Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 11 21:43:21 2025
| Host         : hein_yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tracker_top_timing_summary_routed.rpt -pb tracker_top_timing_summary_routed.pb -rpx tracker_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tracker_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                            4           
TIMING-9   Warning   Unknown CDC Logic                                       1           
TIMING-18  Warning   Missing input or output delay                           34          
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.069        0.000                      0                10572        0.027        0.000                      0                10572        3.000        0.000                       0                  3801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
clk_100                                                     {0.000 5.000}        10.000          100.000         
  clk_out1_mb_block_clk_wiz_0_0_1                           {0.000 5.000}        10.000          100.000         
    clk_out1_clk_wiz_ip_1                                   {0.000 4.000}        8.000           125.000         
    clk_out2_clk_wiz_ip_1                                   {0.000 20.000}       40.000          25.000          
    clkfbout_clk_wiz_ip_1                                   {0.000 5.000}        10.000          100.000         
  clkfbout_mb_block_clk_wiz_0_0_1                           {0.000 5.000}        10.000          100.000         
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_mb_block_clk_wiz_0_0_1                                 0.683        0.000                      0                10024        0.027        0.000                      0                10024        3.000        0.000                       0                  3359  
    clk_out1_clk_wiz_ip_1                                                                                                                                                                                     5.845        0.000                       0                    10  
    clk_out2_clk_wiz_ip_1                                        30.928        0.000                      0                  182        0.123        0.000                      0                  182       19.020        0.000                       0                   150  
    clkfbout_clk_wiz_ip_1                                                                                                                                                                                     7.845        0.000                       0                     3  
  clkfbout_mb_block_clk_wiz_0_0_1                                                                                                                                                                             7.845        0.000                       0                     3  
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.702        0.000                      0                  222        0.131        0.000                      0                  222       15.686        0.000                       0                   234  
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.215        0.000                      0                   47        0.262        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_ip_1            clk_out1_mb_block_clk_wiz_0_0_1        3.542        0.000                      0                   33        0.185        0.000                      0                   33  
clk_out1_mb_block_clk_wiz_0_0_1  clk_out2_clk_wiz_ip_1                  0.069        0.000                      0                   20        0.296        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_mb_block_clk_wiz_0_0_1  clk_out2_clk_wiz_ip_1                  2.067        0.000                      0                   66        1.784        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_mb_block_clk_wiz_0_0_1                             
(none)                                                      clk_out1_mb_block_clk_wiz_0_0_1                             clk_out1_mb_block_clk_wiz_0_0_1                             
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_mb_block_clk_wiz_0_0_1                             
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_mb_block_clk_wiz_0_0_1                             
(none)                                                                                                                  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_mb_block_clk_wiz_0_0_1                             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_mb_block_clk_wiz_0_0_1                             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_clk_wiz_ip_1                                             
(none)                           clk_out1_mb_block_clk_wiz_0_0_1                                   
(none)                           clkfbout_clk_wiz_ip_1                                             
(none)                           clkfbout_mb_block_clk_wiz_0_0_1                                   
(none)                                                            clk_out1_mb_block_clk_wiz_0_0_1  
(none)                                                            clk_out2_clk_wiz_ip_1            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_block_clk_wiz_0_0_1
  To Clock:  clk_out1_mb_block_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 0.518ns (5.873%)  route 8.302ns (94.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.566    -0.963    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clka
    SLICE_X46Y42         FDRE                                         r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=33, routed)          8.302     7.858    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.494     8.483    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.490     8.973    
                         clock uncertainty           -0.074     8.899    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359     8.540    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 0.518ns (5.882%)  route 8.288ns (94.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.566    -0.963    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clka
    SLICE_X46Y42         FDRE                                         r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=33, routed)          8.288     7.844    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.493     8.482    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.490     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359     8.539    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 0.518ns (5.921%)  route 8.231ns (94.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.566    -0.963    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clka
    SLICE_X46Y42         FDRE                                         r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=33, routed)          8.231     7.786    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y7          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.490     8.479    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.490     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359     8.536    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.474ns  (logic 0.518ns (6.113%)  route 7.956ns (93.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.566    -0.963    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clka
    SLICE_X46Y42         FDRE                                         r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=33, routed)          7.956     7.511    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y6          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.486     8.475    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.490     8.965    
                         clock uncertainty           -0.074     8.891    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359     8.532    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 1.057ns (13.130%)  route 6.993ns (86.870%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.620    -0.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X62Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=63, routed)          2.158     1.705    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_0
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     1.857 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/I_AS_INST_0_i_1/O
                         net (fo=5, routed)           1.093     2.950    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.332     3.282 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=10, routed)          1.276     4.558    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.117     4.675 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__0/O
                         net (fo=10, routed)          2.466     7.142    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1
    RAMB36_X2Y12         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.482     8.471    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.953    
                         clock uncertainty           -0.074     8.880    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651     8.229    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 1.057ns (13.133%)  route 6.991ns (86.867%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.620    -0.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X62Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=63, routed)          2.158     1.705    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_0
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     1.857 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/I_AS_INST_0_i_1/O
                         net (fo=5, routed)           1.093     2.950    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.332     3.282 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=10, routed)          1.276     4.558    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.117     4.675 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__0/O
                         net (fo=10, routed)          2.465     7.140    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.485     8.474    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.956    
                         clock uncertainty           -0.074     8.883    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651     8.232    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.232    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 1.057ns (13.228%)  route 6.934ns (86.772%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.620    -0.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X62Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=63, routed)          2.158     1.705    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_0
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     1.857 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/I_AS_INST_0_i_1/O
                         net (fo=5, routed)           1.093     2.950    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.332     3.282 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=10, routed)          1.276     4.558    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.117     4.675 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__0/O
                         net (fo=10, routed)          2.407     7.082    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1
    RAMB36_X1Y12         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.480     8.469    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.951    
                         clock uncertainty           -0.074     8.878    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651     8.227    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 1.060ns (13.324%)  route 6.895ns (86.676%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.620    -0.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X62Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=63, routed)          2.158     1.705    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_0
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     1.857 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/I_AS_INST_0_i_1/O
                         net (fo=5, routed)           1.093     2.950    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.332     3.282 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=10, routed)          1.277     4.559    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.120     4.679 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__1/O
                         net (fo=10, routed)          2.368     7.047    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1
    RAMB36_X1Y11         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.483     8.472    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.954    
                         clock uncertainty           -0.074     8.881    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646     8.235    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.060ns (13.354%)  route 6.878ns (86.646%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.620    -0.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X62Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=63, routed)          2.158     1.705    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_0
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     1.857 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/I_AS_INST_0_i_1/O
                         net (fo=5, routed)           1.093     2.950    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.332     3.282 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=10, routed)          1.277     4.559    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.120     4.679 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__1/O
                         net (fo=10, routed)          2.350     7.029    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1
    RAMB36_X2Y10         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.486     8.475    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.957    
                         clock uncertainty           -0.074     8.884    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646     8.238    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 0.518ns (6.269%)  route 7.745ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.566    -0.963    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clka
    SLICE_X46Y42         FDRE                                         r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=33, routed)          7.745     7.301    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.488     8.477    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.490     8.967    
                         clock uncertainty           -0.074     8.893    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359     8.534    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                  1.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (47.977%)  route 0.160ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.561    -0.638    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X34Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.490 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/Q
                         net (fo=1, routed)           0.160    -0.330    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]
    SLICE_X36Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.830    -0.876    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X36Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]/C
                         clock pessimism              0.503    -0.373    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.017    -0.356    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_RST_AX2S_1_CDC/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_RST_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.644%)  route 0.195ns (54.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.562    -0.637    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X38Y50         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_RST_AX2S_1_CDC/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_RST_AX2S_1_CDC/Q
                         net (fo=2, routed)           0.195    -0.278    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/reset_RcFIFO_ptr_cdc_from_axi_d1
    SLICE_X35Y53         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_RST_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.828    -0.878    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X35Y53         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_RST_AX2S_2/C
                         clock pessimism              0.503    -0.375    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.070    -0.305    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_RST_AX2S_2
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.499%)  route 0.164ns (52.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.561    -0.638    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X34Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.490 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/Q
                         net (fo=1, routed)           0.164    -0.327    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]
    SLICE_X36Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.830    -0.876    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X36Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]/C
                         clock pessimism              0.503    -0.373    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.016    -0.357    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.696%)  route 0.214ns (60.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.560    -0.639    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X35Y54         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.214    -0.284    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X39Y55         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.829    -0.877    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y55         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.503    -0.374    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.046    -0.328    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.360%)  route 0.198ns (48.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.560    -0.639    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X34Y55         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/Q
                         net (fo=3, routed)           0.198    -0.277    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/almost_full
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.232 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_i_1/O
                         net (fo=1, routed)           0.000    -0.232    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/Rx_FIFO_Full_Fifo
    SLICE_X39Y50         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.830    -0.876    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ext_spi_clk
    SLICE_X39Y50         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
                         clock pessimism              0.503    -0.373    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.091    -0.282    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.775%)  route 0.242ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.565    -0.634    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y52         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=5, routed)           0.242    -0.251    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2
    SLICE_X50Y48         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.838    -0.869    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X50Y48         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                         clock pessimism              0.508    -0.361    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.052    -0.309    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.887%)  route 0.228ns (58.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.564    -0.635    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X38Y49         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.228    -0.244    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg_0
    SLICE_X42Y50         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.832    -0.875    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi_aclk
    SLICE_X42Y50         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/C
                         clock pessimism              0.508    -0.367    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.064    -0.303    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_4_CPHA_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.623%)  route 0.255ns (64.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.562    -0.637    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X40Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg[5]/Q
                         net (fo=2, routed)           0.255    -0.241    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_4_cpha_frm_axi_clk
    SLICE_X38Y49         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_4_CPHA_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.833    -0.874    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X38Y49         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_4_CPHA_AX2S_1_CDC/C
                         clock pessimism              0.508    -0.366    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.064    -0.302    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_4_CPHA_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.818%)  route 0.219ns (57.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.560    -0.639    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X34Y53         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/Q
                         net (fo=1, routed)           0.219    -0.256    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]
    SLICE_X38Y54         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.829    -0.877    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X38Y54         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]/C
                         clock pessimism              0.503    -0.374    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.052    -0.322    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.458%)  route 0.268ns (65.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.566    -0.633    mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X57Y53         FDSE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDSE (Prop_fdse_C_Q)         0.141    -0.492 r  mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.268    -0.224    mb_block_i/rst_clk_wiz_1_100M/U0/Bsr_out
    SLICE_X57Y44         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.837    -0.870    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y44         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                         clock pessimism              0.508    -0.362    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.070    -0.292    mb_block_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_block_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y33     mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_ip_1
  To Clock:  clk_out1_clk_wiz_ip_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_ip_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_ip_1
  To Clock:  clk_out2_clk_wiz_ip_1

Setup :            0  Failing Endpoints,  Worst Slack       30.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.928ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 1.692ns (19.007%)  route 7.210ns (80.993%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.557    -0.972    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[3]/Q
                         net (fo=162, routed)         2.409     1.893    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/Q[3]
    SLICE_X47Y42         LUT3 (Prop_lut3_I1_O)        0.124     2.017 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.080     3.097    mb_block_i/hdmi_tc_v2_0/inst/vga/A[1]
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.221 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609     3.830    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.954 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871     4.825    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.949 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000     4.949    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     5.158 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000     5.158    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088     5.246 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836     6.082    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319     6.401 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.792     7.193    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.317 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.614     7.930    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.440    38.429    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.577    39.006    
                         clock uncertainty           -0.101    38.906    
    SLICE_X38Y36         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.859    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                 30.928    

Slack (MET) :             30.955ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 1.636ns (18.611%)  route 7.155ns (81.389%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.557    -0.972    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y34         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.454 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/Q
                         net (fo=240, routed)         3.765     3.312    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[2]
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.436 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5/O
                         net (fo=1, routed)           0.670     4.106    mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     4.230 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.724     4.954    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.078 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98/O
                         net (fo=1, routed)           0.000     5.078    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98_n_0
    SLICE_X39Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     5.290 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65/O
                         net (fo=1, routed)           0.000     5.290    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65_n_0
    SLICE_X39Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     5.384 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_49/O
                         net (fo=1, routed)           0.792     6.176    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data6
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.316     6.492 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.655     7.147    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.271 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.548     7.819    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.442    38.431    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.490    38.921    
                         clock uncertainty           -0.101    38.821    
    SLICE_X38Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.774    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                 30.955    

Slack (MET) :             30.959ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 1.692ns (19.074%)  route 7.179ns (80.926%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.557    -0.972    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[3]/Q
                         net (fo=162, routed)         2.409     1.893    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/Q[3]
    SLICE_X47Y42         LUT3 (Prop_lut3_I1_O)        0.124     2.017 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.080     3.097    mb_block_i/hdmi_tc_v2_0/inst/vga/A[1]
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.221 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609     3.830    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.954 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871     4.825    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.949 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000     4.949    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     5.158 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000     5.158    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088     5.246 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836     6.082    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319     6.401 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.762     7.163    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.287 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.612     7.899    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.439    38.428    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.577    39.005    
                         clock uncertainty           -0.101    38.905    
    SLICE_X38Y34         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.858    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                 30.959    

Slack (MET) :             30.959ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 1.636ns (18.559%)  route 7.179ns (81.441%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.557    -0.972    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y34         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.454 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/Q
                         net (fo=240, routed)         3.765     3.312    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[2]
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.436 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5/O
                         net (fo=1, routed)           0.670     4.106    mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     4.230 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.724     4.954    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.078 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98/O
                         net (fo=1, routed)           0.000     5.078    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98_n_0
    SLICE_X39Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     5.290 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65/O
                         net (fo=1, routed)           0.000     5.290    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65_n_0
    SLICE_X39Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     5.384 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_49/O
                         net (fo=1, routed)           0.792     6.176    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data6
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.316     6.492 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.722     7.214    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_1
    SLICE_X38Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.338 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.506     7.844    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.442    38.431    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.490    38.921    
                         clock uncertainty           -0.101    38.821    
    SLICE_X38Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.803    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         38.803    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                 30.959    

Slack (MET) :             31.006ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 1.692ns (19.181%)  route 7.129ns (80.819%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.557    -0.972    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.516 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[3]/Q
                         net (fo=162, routed)         2.409     1.893    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/Q[3]
    SLICE_X47Y42         LUT3 (Prop_lut3_I1_O)        0.124     2.017 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_2/O
                         net (fo=231, routed)         1.080     3.097    mb_block_i/hdmi_tc_v2_0/inst/vga/A[1]
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.221 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609     3.830    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.954 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871     4.825    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124     4.949 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000     4.949    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209     5.158 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000     5.158    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088     5.246 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836     6.082    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319     6.401 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.995     7.395    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.519 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.330     7.850    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.442    38.431    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.577    39.008    
                         clock uncertainty           -0.101    38.908    
    SLICE_X38Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.856    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                 31.006    

Slack (MET) :             31.077ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 1.636ns (18.857%)  route 7.040ns (81.143%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.557    -0.972    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y34         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.454 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/Q
                         net (fo=240, routed)         3.765     3.312    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[2]
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.436 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5/O
                         net (fo=1, routed)           0.670     4.106    mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     4.230 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.724     4.954    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.078 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98/O
                         net (fo=1, routed)           0.000     5.078    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98_n_0
    SLICE_X39Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     5.290 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65/O
                         net (fo=1, routed)           0.000     5.290    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65_n_0
    SLICE_X39Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     5.384 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_49/O
                         net (fo=1, routed)           0.792     6.176    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data6
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.316     6.492 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.478     6.971    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.095 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.610     7.704    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.442    38.431    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.490    38.921    
                         clock uncertainty           -0.101    38.821    
    SLICE_X38Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.782    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 31.077    

Slack (MET) :             31.159ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 1.636ns (19.042%)  route 6.956ns (80.958%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.557    -0.972    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y34         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.454 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/Q
                         net (fo=240, routed)         3.765     3.312    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[2]
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.436 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5/O
                         net (fo=1, routed)           0.670     4.106    mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     4.230 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.724     4.954    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.078 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98/O
                         net (fo=1, routed)           0.000     5.078    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98_n_0
    SLICE_X39Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     5.290 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65/O
                         net (fo=1, routed)           0.000     5.290    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65_n_0
    SLICE_X39Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     5.384 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_49/O
                         net (fo=1, routed)           0.792     6.176    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data6
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.316     6.492 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.540     7.033    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_1
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.157 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.463     7.620    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.439    38.428    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.490    38.918    
                         clock uncertainty           -0.101    38.818    
    SLICE_X38Y34         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.779    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         38.779    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                 31.159    

Slack (MET) :             31.160ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 1.636ns (18.995%)  route 6.977ns (81.005%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.557    -0.972    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y34         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.454 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/Q
                         net (fo=240, routed)         3.765     3.312    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[2]
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.436 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5/O
                         net (fo=1, routed)           0.670     4.106    mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     4.230 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.724     4.954    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.078 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98/O
                         net (fo=1, routed)           0.000     5.078    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98_n_0
    SLICE_X39Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     5.290 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65/O
                         net (fo=1, routed)           0.000     5.290    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65_n_0
    SLICE_X39Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     5.384 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_49/O
                         net (fo=1, routed)           0.792     6.176    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data6
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.316     6.492 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.646     7.139    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.263 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.378     7.641    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.440    38.429    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.490    38.919    
                         clock uncertainty           -0.101    38.819    
    SLICE_X38Y36         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.801    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.801    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                 31.160    

Slack (MET) :             31.205ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 1.636ns (19.098%)  route 6.931ns (80.902%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.557    -0.972    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y34         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.454 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/Q
                         net (fo=240, routed)         3.765     3.312    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[2]
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.436 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5/O
                         net (fo=1, routed)           0.670     4.106    mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     4.230 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.724     4.954    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.078 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98/O
                         net (fo=1, routed)           0.000     5.078    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98_n_0
    SLICE_X39Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     5.290 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65/O
                         net (fo=1, routed)           0.000     5.290    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65_n_0
    SLICE_X39Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     5.384 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_49/O
                         net (fo=1, routed)           0.792     6.176    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data6
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.316     6.492 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.515     7.007    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_1
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.464     7.595    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.439    38.428    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.490    38.918    
                         clock uncertainty           -0.101    38.818    
    SLICE_X38Y34         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.800    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         38.800    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                 31.205    

Slack (MET) :             31.291ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 1.636ns (19.367%)  route 6.811ns (80.633%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.557    -0.972    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y34         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.454 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[2]/Q
                         net (fo=240, routed)         3.765     3.312    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[2]
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.436 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5/O
                         net (fo=1, routed)           0.670     4.106    mb_block_i/hdmi_tc_v2_0/inst/vga/g22_b5_n_0
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124     4.230 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.724     4.954    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_187_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.078 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98/O
                         net (fo=1, routed)           0.000     5.078    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_98_n_0
    SLICE_X39Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     5.290 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65/O
                         net (fo=1, routed)           0.000     5.290    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_65_n_0
    SLICE_X39Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     5.384 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_49/O
                         net (fo=1, routed)           0.792     6.176    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data6
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.316     6.492 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.519     7.011    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_1
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.135 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.341     7.476    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.440    38.429    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.490    38.919    
                         clock uncertainty           -0.101    38.819    
    SLICE_X38Y36         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.767    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.767    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                 31.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.990%)  route 0.291ns (61.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.557    -0.642    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.501 f  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[9]/Q
                         net (fo=9, routed)           0.291    -0.210    mb_block_i/hdmi_tc_v2_0/inst/vga/Q[9]
    SLICE_X35Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.165 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    mb_block_i/hdmi_tc_v2_0/inst/vga/hc[8]
    SLICE_X35Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.824    -0.883    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X35Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[8]/C
                         clock pessimism              0.503    -0.380    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.092    -0.288    mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.587    -0.612    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y19          FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.096    -0.375    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[1]
    SLICE_X1Y19          LUT6 (Prop_lut6_I2_O)        0.045    -0.330 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout[1]_i_1_n_0
    SLICE_X1Y19          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.856    -0.851    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y19          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X1Y19          FDCE (Hold_fdce_C_D)         0.091    -0.507    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.264%)  route 0.357ns (65.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.557    -0.642    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X35Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.501 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[8]/Q
                         net (fo=10, routed)          0.357    -0.144    mb_block_i/hdmi_tc_v2_0/inst/vga/Q[8]
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.045    -0.099 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    mb_block_i/hdmi_tc_v2_0/inst/vga/hc[9]
    SLICE_X37Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.824    -0.883    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[9]/C
                         clock pessimism              0.503    -0.380    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.091    -0.289    mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.791%)  route 0.364ns (66.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.556    -0.643    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X35Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.502 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[6]/Q
                         net (fo=12, routed)          0.364    -0.138    mb_block_i/hdmi_tc_v2_0/inst/vga/Q[6]
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.093 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    mb_block_i/hdmi_tc_v2_0/inst/vga/hc[5]
    SLICE_X37Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.824    -0.883    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[5]/C
                         clock pessimism              0.503    -0.380    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.092    -0.288    mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.212ns (35.959%)  route 0.378ns (64.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.558    -0.641    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y34         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.477 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[1]/Q
                         net (fo=125, routed)         0.378    -0.100    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[1]
    SLICE_X37Y35         LUT5 (Prop_lut5_I1_O)        0.048    -0.052 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc[0]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.052    mb_block_i/hdmi_tc_v2_0/inst/vga/vc[0]_rep_i_1_n_0
    SLICE_X37Y35         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.827    -0.880    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y35         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[0]_rep/C
                         clock pessimism              0.503    -0.377    
    SLICE_X37Y35         FDCE (Hold_fdce_C_D)         0.105    -0.272    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.469%)  route 0.148ns (41.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.581    -0.618    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X6Y23          FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.148    -0.306    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/p_0_in1_in
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.045    -0.261 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.261    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/q_m_reg[5]_i_1__0_n_0
    SLICE_X6Y22          FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.851    -0.856    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X6Y22          FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[5]/C
                         clock pessimism              0.253    -0.603    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121    -0.482    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.470%)  route 0.103ns (29.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.581    -0.618    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X6Y23          FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/vdin_q_reg[4]/Q
                         net (fo=8, routed)           0.103    -0.367    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/p_0_in2_in
    SLICE_X6Y23          LUT3 (Prop_lut3_I1_O)        0.098    -0.269 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.269    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/q_m_6
    SLICE_X6Y23          FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.849    -0.858    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X6Y23          FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism              0.240    -0.618    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.120    -0.498    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.657%)  route 0.153ns (42.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.558    -0.641    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y34         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.477 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[1]/Q
                         net (fo=125, routed)         0.153    -0.324    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[1]
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.279 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    mb_block_i/hdmi_tc_v2_0/inst/vga/vc[5]_i_1_n_0
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.824    -0.883    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
                         clock pessimism              0.255    -0.628    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.120    -0.508    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/vde_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.585    -0.614    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y21          FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/vde_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/vde_q_reg/Q
                         net (fo=1, routed)           0.119    -0.367    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/vde_q
    SLICE_X3Y21          FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.854    -0.853    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y21          FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg/C
                         clock pessimism              0.239    -0.614    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.017    -0.597    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.558    -0.641    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y35         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.477 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[0]/Q
                         net (fo=119, routed)         0.130    -0.348    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[0]
    SLICE_X35Y35         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    mb_block_i/hdmi_tc_v2_0/inst/vga/vc[4]_i_1_n_0
    SLICE_X35Y35         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.826    -0.881    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X35Y35         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[4]/C
                         clock pessimism              0.253    -0.628    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.092    -0.536    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_ip_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y25      mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y25      mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y38     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y38     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y38     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y38     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y38     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y38     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y25      mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y25      mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y38     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y38     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y38     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y38     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y38     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y38     mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_ip_1
  To Clock:  clkfbout_clk_wiz_ip_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_ip_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_block_clk_wiz_0_0_1
  To Clock:  clkfbout_mb_block_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_block_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    mb_block_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.702ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.769ns  (logic 0.707ns (18.760%)  route 3.062ns (81.240%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 19.982 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626    19.982    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.459    20.441 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.830    21.271    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.395 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.619    23.014    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X61Y32         LUT3 (Prop_lut3_I2_O)        0.124    23.138 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.612    23.750    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X60Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.510    36.299    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.234    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)       -0.045    36.452    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.452    
                         arrival time                         -23.750    
  -------------------------------------------------------------------
                         slack                                 12.702    

Slack (MET) :             13.053ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.704ns (21.104%)  route 2.632ns (78.896%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 19.630 - 16.667 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.627     3.316    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.456     3.772 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.421     5.193    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X61Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.317 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.661     5.978    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.102 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.550     6.652    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509    19.630    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.312    19.943    
                         clock uncertainty           -0.035    19.907    
    SLICE_X59Y51         FDRE (Setup_fdre_C_CE)      -0.202    19.705    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.705    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                 13.053    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.159ns  (logic 0.707ns (22.383%)  route 2.452ns (77.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 19.982 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626    19.982    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.459    20.441 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.830    21.271    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.395 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.621    23.016    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X61Y32         LUT4 (Prop_lut4_I2_O)        0.124    23.140 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.140    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X61Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.510    36.299    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.234    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.031    36.528    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                         -23.140    
  -------------------------------------------------------------------
                         slack                                 13.388    

Slack (MET) :             13.404ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.187ns  (logic 0.735ns (23.065%)  route 2.452ns (76.935%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 19.982 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626    19.982    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.459    20.441 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.830    21.271    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.395 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.621    23.016    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X61Y32         LUT5 (Prop_lut5_I3_O)        0.152    23.168 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.168    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X61Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.510    36.299    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.234    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.075    36.572    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.572    
                         arrival time                         -23.168    
  -------------------------------------------------------------------
                         slack                                 13.404    

Slack (MET) :             13.424ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.119ns  (logic 0.707ns (22.664%)  route 2.412ns (77.336%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 36.298 - 33.333 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 19.982 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626    19.982    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.459    20.441 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.830    21.271    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.395 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.582    22.977    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.124    23.101 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.101    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X63Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509    36.298    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.234    36.532    
                         clock uncertainty           -0.035    36.496    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)        0.029    36.525    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.525    
                         arrival time                         -23.101    
  -------------------------------------------------------------------
                         slack                                 13.424    

Slack (MET) :             13.442ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.147ns  (logic 0.735ns (23.352%)  route 2.412ns (76.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 36.298 - 33.333 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 19.982 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626    19.982    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.459    20.441 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.830    21.271    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.395 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.582    22.977    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X63Y31         LUT4 (Prop_lut4_I2_O)        0.152    23.129 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.129    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X63Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509    36.298    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.234    36.532    
                         clock uncertainty           -0.035    36.496    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)        0.075    36.571    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.571    
                         arrival time                         -23.129    
  -------------------------------------------------------------------
                         slack                                 13.442    

Slack (MET) :             13.557ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.989ns  (logic 0.707ns (23.656%)  route 2.282ns (76.344%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 36.300 - 33.333 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 19.982 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626    19.982    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.459    20.441 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.830    21.271    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.395 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.451    22.846    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124    22.970 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.970    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X62Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.511    36.300    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.234    36.534    
                         clock uncertainty           -0.035    36.498    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)        0.029    36.527    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.527    
                         arrival time                         -22.970    
  -------------------------------------------------------------------
                         slack                                 13.557    

Slack (MET) :             13.625ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.922ns  (logic 0.707ns (24.199%)  route 2.215ns (75.801%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 19.982 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626    19.982    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.459    20.441 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.830    21.271    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.395 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.384    22.779    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.903 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.903    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X61Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.510    36.299    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.234    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.031    36.528    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                         -22.903    
  -------------------------------------------------------------------
                         slack                                 13.625    

Slack (MET) :             13.712ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.835ns  (logic 0.707ns (24.937%)  route 2.128ns (75.062%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 19.982 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626    19.982    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.459    20.441 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.830    21.271    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124    21.395 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.298    22.693    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.817 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.817    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X61Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.510    36.299    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.234    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.032    36.529    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.529    
                         arrival time                         -22.817    
  -------------------------------------------------------------------
                         slack                                 13.712    

Slack (MET) :             14.256ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.414ns  (logic 0.707ns (29.291%)  route 1.707ns (70.709%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 36.298 - 33.333 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 19.982 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626    19.982    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.459    20.441 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.966    21.407    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X65Y51         LUT6 (Prop_lut6_I4_O)        0.124    21.531 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.740    22.271    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.395 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.395    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.510    36.298    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.312    36.610    
                         clock uncertainty           -0.035    36.575    
    SLICE_X64Y51         FDRE (Setup_fdre_C_D)        0.077    36.652    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.652    
                         arrival time                         -22.395    
  -------------------------------------------------------------------
                         slack                                 14.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.596     1.216    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y47         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDCE (Prop_fdce_C_Q)         0.141     1.357 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.065     1.422    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X62Y47         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.867     1.590    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y47         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.374     1.216    
    SLICE_X62Y47         FDPE (Hold_fdpe_C_D)         0.075     1.291    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.888%)  route 0.080ns (36.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.208    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.349 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.080     1.428    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK
    SLICE_X62Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.857     1.580    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                         clock pessimism             -0.372     1.208    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.075     1.283    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.213    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y53         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.354 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.102     1.456    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[4]
    SLICE_X64Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.501 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.501    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X64Y53         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.587    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y53         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.361     1.226    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.121     1.347    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.892%)  route 0.119ns (48.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.596     1.216    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y47         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.344 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.119     1.462    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X60Y46         SRL16E                                       r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.587    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y46         SRL16E                                       r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.337     1.250    
    SLICE_X60Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.305    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.680%)  route 0.117ns (45.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.208    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X62Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.349 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.117     1.466    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_brki_hit_synced
    SLICE_X61Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.854     1.577    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.337     1.240    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.066     1.306    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.587     1.207    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y18         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.125     1.473    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X63Y18         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.857     1.580    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y18         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.337     1.243    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.070     1.313    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.062%)  route 0.172ns (54.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.596     1.216    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y47         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.357 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.172     1.529    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X60Y46         SRL16E                                       r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.587    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y46         SRL16E                                       r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.337     1.250    
    SLICE_X60Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.367    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.587     1.207    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y18         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.112     1.460    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X61Y18         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.855     1.578    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y18         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
                         clock pessimism             -0.357     1.221    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.075     1.296    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.179    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y18         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.110     1.430    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X49Y17         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.551    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y17         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.357     1.194    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.070     1.264    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.594     1.214    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X65Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.355 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/Q
                         net (fo=4, routed)           0.120     1.475    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.520 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     1.520    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.588    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism             -0.361     1.227    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.120     1.347    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X63Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X63Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X63Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X61Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X64Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X64Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y46   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X64Y47   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.215ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.921ns  (logic 0.856ns (14.457%)  route 5.065ns (85.543%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 36.333 - 33.333 ) 
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293    23.951    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149    24.100 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.846    25.947    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507    36.333    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.241    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X64Y21         FDRE (Setup_fdre_C_CE)      -0.377    36.161    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.161    
                         arrival time                         -25.947    
  -------------------------------------------------------------------
                         slack                                 10.215    

Slack (MET) :             10.215ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.921ns  (logic 0.856ns (14.457%)  route 5.065ns (85.543%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 36.333 - 33.333 ) 
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293    23.951    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149    24.100 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.846    25.947    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507    36.333    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.241    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X64Y21         FDRE (Setup_fdre_C_CE)      -0.377    36.161    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.161    
                         arrival time                         -25.947    
  -------------------------------------------------------------------
                         slack                                 10.215    

Slack (MET) :             10.215ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.921ns  (logic 0.856ns (14.457%)  route 5.065ns (85.543%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 36.333 - 33.333 ) 
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293    23.951    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149    24.100 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.846    25.947    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507    36.333    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.241    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X64Y21         FDRE (Setup_fdre_C_CE)      -0.377    36.161    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.161    
                         arrival time                         -25.947    
  -------------------------------------------------------------------
                         slack                                 10.215    

Slack (MET) :             10.215ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.921ns  (logic 0.856ns (14.457%)  route 5.065ns (85.543%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 36.333 - 33.333 ) 
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293    23.951    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149    24.100 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.846    25.947    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507    36.333    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.241    36.574    
                         clock uncertainty           -0.035    36.538    
    SLICE_X64Y21         FDRE (Setup_fdre_C_CE)      -0.377    36.161    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.161    
                         arrival time                         -25.947    
  -------------------------------------------------------------------
                         slack                                 10.215    

Slack (MET) :             10.323ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.772ns  (logic 0.856ns (14.830%)  route 4.916ns (85.170%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 36.328 - 33.333 ) 
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293    23.951    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149    24.100 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.697    25.798    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X63Y24         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.502    36.328    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y24         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.241    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X63Y24         FDCE (Setup_fdce_C_CE)      -0.413    36.120    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.120    
                         arrival time                         -25.798    
  -------------------------------------------------------------------
                         slack                                 10.323    

Slack (MET) :             10.615ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.482ns  (logic 0.856ns (15.614%)  route 4.626ns (84.386%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 36.331 - 33.333 ) 
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293    23.951    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149    24.100 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.408    25.508    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X62Y27         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505    36.331    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y27         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.241    36.572    
                         clock uncertainty           -0.035    36.536    
    SLICE_X62Y27         FDRE (Setup_fdre_C_CE)      -0.413    36.123    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.123    
                         arrival time                         -25.508    
  -------------------------------------------------------------------
                         slack                                 10.615    

Slack (MET) :             10.670ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.461ns  (logic 0.856ns (15.675%)  route 4.605ns (84.325%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 36.328 - 33.333 ) 
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293    23.951    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149    24.100 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.386    25.487    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y25         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.502    36.328    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y25         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.241    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X64Y25         FDCE (Setup_fdce_C_CE)      -0.377    36.156    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.156    
                         arrival time                         -25.487    
  -------------------------------------------------------------------
                         slack                                 10.670    

Slack (MET) :             10.972ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.161ns  (logic 0.856ns (16.585%)  route 4.305ns (83.415%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 36.331 - 33.333 ) 
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293    23.951    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149    24.100 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.086    25.187    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y27         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505    36.331    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y27         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.241    36.572    
                         clock uncertainty           -0.035    36.536    
    SLICE_X64Y27         FDCE (Setup_fdce_C_CE)      -0.377    36.159    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.159    
                         arrival time                         -25.187    
  -------------------------------------------------------------------
                         slack                                 10.972    

Slack (MET) :             11.203ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.138ns  (logic 0.831ns (16.175%)  route 4.307ns (83.825%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 36.330 - 33.333 ) 
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293    23.951    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.124    24.075 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.088    25.163    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504    36.330    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.241    36.571    
                         clock uncertainty           -0.035    36.535    
    SLICE_X64Y23         FDCE (Setup_fdce_C_CE)      -0.169    36.366    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.366    
                         arrival time                         -25.163    
  -------------------------------------------------------------------
                         slack                                 11.203    

Slack (MET) :             11.203ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.138ns  (logic 0.831ns (16.175%)  route 4.307ns (83.825%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 36.330 - 33.333 ) 
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293    23.951    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.124    24.075 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.088    25.163    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504    36.330    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.241    36.571    
                         clock uncertainty           -0.035    36.535    
    SLICE_X64Y23         FDCE (Setup_fdce_C_CE)      -0.169    36.366    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.366    
                         arrival time                         -25.163    
  -------------------------------------------------------------------
                         slack                                 11.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.231    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.372 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.167     1.539    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X61Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.584 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.584    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X61Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.608    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.377     1.231    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.091     1.322    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.232    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.185     1.558    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.045     1.603 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.603    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X62Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.610    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.378     1.232    
    SLICE_X62Y52         FDRE (Hold_fdre_C_D)         0.091     1.323    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.089%)  route 0.246ns (56.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.232    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.246     1.619    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.664 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.664    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X63Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.610    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.378     1.232    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.092     1.324    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.617ns  (logic 0.212ns (34.385%)  route 0.405ns (65.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 18.274 - 16.667 ) 
    Source Clock Delay      (SCD):    1.231ns = ( 17.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.593    17.897    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y51         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDCE (Prop_fdce_C_Q)         0.167    18.064 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.200    18.264    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y51         LUT1 (Prop_lut1_I0_O)        0.045    18.309 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.205    18.514    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X60Y51         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.863    18.274    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y51         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.377    17.897    
    SLICE_X60Y51         FDCE (Hold_fdce_C_D)         0.063    17.960    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.960    
                         arrival time                          18.514    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.573ns  (logic 0.191ns (33.362%)  route 0.382ns (66.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 18.276 - 16.667 ) 
    Source Clock Delay      (SCD):    1.230ns = ( 17.896 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592    17.896    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.042 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.244    18.287    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.045    18.332 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.137    18.469    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.276    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.935    
    SLICE_X63Y52         FDRE (Hold_fdre_C_CE)       -0.032    17.903    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.903    
                         arrival time                          18.469    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.573ns  (logic 0.191ns (33.362%)  route 0.382ns (66.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 18.276 - 16.667 ) 
    Source Clock Delay      (SCD):    1.230ns = ( 17.896 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592    17.896    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.042 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.244    18.287    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.045    18.332 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.137    18.469    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.276    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.935    
    SLICE_X63Y52         FDRE (Hold_fdre_C_CE)       -0.032    17.903    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.903    
                         arrival time                          18.469    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.573ns  (logic 0.191ns (33.324%)  route 0.382ns (66.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 18.274 - 16.667 ) 
    Source Clock Delay      (SCD):    1.230ns = ( 17.896 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592    17.896    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.042 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.244    18.287    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.045    18.332 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    18.469    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.863    18.274    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.913    
    SLICE_X61Y52         FDRE (Hold_fdre_C_CE)       -0.032    17.881    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.881    
                         arrival time                          18.470    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.573ns  (logic 0.191ns (33.324%)  route 0.382ns (66.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 18.274 - 16.667 ) 
    Source Clock Delay      (SCD):    1.230ns = ( 17.896 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592    17.896    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.042 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.244    18.287    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.045    18.332 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    18.469    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.863    18.274    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.913    
    SLICE_X61Y52         FDRE (Hold_fdre_C_CE)       -0.032    17.881    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.881    
                         arrival time                          18.470    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.629ns  (logic 0.191ns (30.369%)  route 0.438ns (69.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 18.276 - 16.667 ) 
    Source Clock Delay      (SCD):    1.230ns = ( 17.896 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592    17.896    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.042 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.244    18.287    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.045    18.332 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.194    18.525    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.276    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.935    
    SLICE_X62Y51         FDRE (Hold_fdre_C_CE)       -0.032    17.903    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.903    
                         arrival time                          18.525    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.629ns  (logic 0.191ns (30.369%)  route 0.438ns (69.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 18.276 - 16.667 ) 
    Source Clock Delay      (SCD):    1.230ns = ( 17.896 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592    17.896    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.042 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.244    18.287    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.045    18.332 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.194    18.525    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.276    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.935    
    SLICE_X62Y51         FDRE (Hold_fdre_C_CE)       -0.032    17.903    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.903    
                         arrival time                          18.525    
  -------------------------------------------------------------------
                         slack                                  0.622    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y53   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y53   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y53   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y53   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X61Y50   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y53   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y53   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y54   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X61Y53   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y53   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_ip_1
  To Clock:  clk_out1_mb_block_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 2.080ns (38.395%)  route 3.337ns (61.605%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.556    -0.973    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.455 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/Q
                         net (fo=16, routed)          1.116     0.661    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[5]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.209 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_16/O[1]
                         net (fo=2, routed)           0.988     2.197    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/O[1]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     2.500 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_i_17/O
                         net (fo=1, routed)           0.000     2.500    mb_block_i/hdmi_tc_v2_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.898 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.898    mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.211 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_1/O[3]
                         net (fo=2, routed)           1.234     4.445    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y8          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.494     8.483    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.482     8.965    
                         clock uncertainty           -0.230     8.734    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748     7.986    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.986    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 2.101ns (39.110%)  route 3.271ns (60.890%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.556    -0.973    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.455 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/Q
                         net (fo=16, routed)          1.116     0.661    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[5]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.209 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_16/O[1]
                         net (fo=2, routed)           0.988     2.197    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/O[1]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     2.500 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_i_17/O
                         net (fo=1, routed)           0.000     2.500    mb_block_i/hdmi_tc_v2_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.898 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.898    mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.232 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_1/O[1]
                         net (fo=2, routed)           1.168     4.400    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y8          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.494     8.483    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.482     8.965    
                         clock uncertainty           -0.230     8.734    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745     7.989    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -4.400    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 2.006ns (39.099%)  route 3.125ns (60.901%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.556    -0.973    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.455 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/Q
                         net (fo=16, routed)          1.116     0.661    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[5]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.209 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_16/O[1]
                         net (fo=2, routed)           0.988     2.197    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/O[1]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     2.500 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_i_17/O
                         net (fo=1, routed)           0.000     2.500    mb_block_i/hdmi_tc_v2_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.898 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.898    mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.137 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_1/O[2]
                         net (fo=2, routed)           1.021     4.158    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y8          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.494     8.483    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.482     8.965    
                         clock uncertainty           -0.230     8.734    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744     7.990    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.989ns (38.956%)  route 3.117ns (61.044%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.556    -0.973    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.455 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/Q
                         net (fo=16, routed)          1.116     0.661    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[5]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.209 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_16/O[1]
                         net (fo=2, routed)           0.988     2.197    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/O[1]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     2.500 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_i_17/O
                         net (fo=1, routed)           0.000     2.500    mb_block_i/hdmi_tc_v2_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.898 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.898    mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.120 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_1/O[0]
                         net (fo=2, routed)           1.014     4.133    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y8          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.494     8.483    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.482     8.965    
                         clock uncertainty           -0.230     8.734    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741     7.993    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.080ns (40.950%)  route 2.999ns (59.050%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.556    -0.973    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.455 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/Q
                         net (fo=16, routed)          1.116     0.661    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[5]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.209 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_16/O[1]
                         net (fo=2, routed)           0.988     2.197    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/O[1]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     2.500 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_i_17/O
                         net (fo=1, routed)           0.000     2.500    mb_block_i/hdmi_tc_v2_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.898 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.898    mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.211 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_1/O[3]
                         net (fo=2, routed)           0.896     4.107    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.491     8.480    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.482     8.962    
                         clock uncertainty           -0.230     8.731    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748     7.983    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 2.101ns (41.735%)  route 2.933ns (58.265%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.556    -0.973    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.455 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/Q
                         net (fo=16, routed)          1.116     0.661    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[5]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.209 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_16/O[1]
                         net (fo=2, routed)           0.988     2.197    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/O[1]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     2.500 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_i_17/O
                         net (fo=1, routed)           0.000     2.500    mb_block_i/hdmi_tc_v2_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.898 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.898    mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.232 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_1/O[1]
                         net (fo=2, routed)           0.830     4.062    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.491     8.480    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.482     8.962    
                         clock uncertainty           -0.230     8.731    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745     7.986    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.986    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.721ns (34.529%)  route 3.263ns (65.471%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.556    -0.973    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.455 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/Q
                         net (fo=16, routed)          1.116     0.661    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[5]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.209 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_16/O[1]
                         net (fo=2, routed)           0.988     2.197    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/O[1]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     2.500 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_i_17/O
                         net (fo=1, routed)           0.000     2.500    mb_block_i/hdmi_tc_v2_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     2.852 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2/O[3]
                         net (fo=2, routed)           1.160     4.012    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y8          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.494     8.483    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.482     8.965    
                         clock uncertainty           -0.230     8.734    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748     7.986    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.986    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.617ns (33.104%)  route 3.268ns (66.896%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.556    -0.973    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.455 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/Q
                         net (fo=16, routed)          1.116     0.661    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[5]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.209 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_16/O[1]
                         net (fo=2, routed)           0.988     2.197    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/O[1]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     2.500 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_i_17/O
                         net (fo=1, routed)           0.000     2.500    mb_block_i/hdmi_tc_v2_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     2.748 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2/O[2]
                         net (fo=2, routed)           1.164     3.912    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y8          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.494     8.483    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.482     8.965    
                         clock uncertainty           -0.230     8.734    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.744     7.990    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 2.006ns (41.857%)  route 2.787ns (58.143%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.556    -0.973    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.455 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/Q
                         net (fo=16, routed)          1.116     0.661    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[5]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.209 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_16/O[1]
                         net (fo=2, routed)           0.988     2.197    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/O[1]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     2.500 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_i_17/O
                         net (fo=1, routed)           0.000     2.500    mb_block_i/hdmi_tc_v2_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.898 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.898    mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.137 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_1/O[2]
                         net (fo=2, routed)           0.683     3.820    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.491     8.480    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.482     8.962    
                         clock uncertainty           -0.230     8.731    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744     7.987    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -3.820    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@10.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 1.989ns (41.718%)  route 2.779ns (58.282%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.556    -0.973    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.518    -0.455 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/Q
                         net (fo=16, routed)          1.116     0.661    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[5]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.209 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_16/O[1]
                         net (fo=2, routed)           0.988     2.197    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/O[1]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     2.500 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram_i_17/O
                         net (fo=1, routed)           0.000     2.500    mb_block_i/hdmi_tc_v2_0/inst/vga/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.898 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.898    mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.120 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_1/O[0]
                         net (fo=2, routed)           0.676     3.795    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.491     8.480    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.482     8.962    
                         clock uncertainty           -0.230     8.731    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741     7.990    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  4.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.231ns (29.797%)  route 0.544ns (70.203%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.558    -0.641    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.500 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[4]/Q
                         net (fo=7, routed)           0.221    -0.280    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/addra[0]
    SLICE_X37Y33         LUT5 (Prop_lut5_I2_O)        0.045    -0.235 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.324     0.089    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[4]
    SLICE_X43Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.134 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.134    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[4]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.827    -0.880    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y34         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.508    -0.372    
                         clock uncertainty            0.230    -0.142    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.091    -0.051    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vsync_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.290%)  route 0.630ns (81.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.557    -0.642    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X35Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.501 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vs_reg/Q
                         net (fo=2, routed)           0.630     0.129    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vsync
    SLICE_X33Y31         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vsync_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.823    -0.884    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X33Y31         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vsync_d1_reg/C
                         clock pessimism              0.508    -0.376    
                         clock uncertainty            0.230    -0.146    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.070    -0.076    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vsync_d1_reg
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.730%)  route 0.573ns (71.270%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.559    -0.640    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X41Y35         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[0]/Q
                         net (fo=11, routed)          0.246    -0.253    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/Q[0]
    SLICE_X37Y33         LUT5 (Prop_lut5_I2_O)        0.045    -0.208 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.327     0.119    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.045     0.164 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.164    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.828    -0.879    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y36         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.508    -0.371    
                         clock uncertainty            0.230    -0.141    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.092    -0.049    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.231ns (27.555%)  route 0.607ns (72.445%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.557    -0.642    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.501 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[5]/Q
                         net (fo=12, routed)          0.243    -0.259    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/addra[1]
    SLICE_X38Y32         LUT5 (Prop_lut5_I2_O)        0.045    -0.214 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.365     0.151    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[5]
    SLICE_X43Y37         LUT5 (Prop_lut5_I0_O)        0.045     0.196 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.196    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[5]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.829    -0.878    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y37         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.508    -0.370    
                         clock uncertainty            0.230    -0.140    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092    -0.048    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.265ns (28.639%)  route 0.660ns (71.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.558    -0.641    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X35Y35         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.500 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[4]/Q
                         net (fo=12, routed)          0.350    -0.150    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[9]_0[4]
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.026 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vram_i_2/O[1]
                         net (fo=2, routed)           0.310     0.284    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.876    -0.830    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508    -0.323    
                         clock uncertainty            0.230    -0.092    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.121     0.029    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.231ns (27.025%)  route 0.624ns (72.975%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.558    -0.641    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X35Y35         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.500 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[6]/Q
                         net (fo=12, routed)          0.375    -0.126    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[9]_0[6]
    SLICE_X37Y34         LUT5 (Prop_lut5_I0_O)        0.045    -0.081 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.249     0.169    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[6]
    SLICE_X43Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.214 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.214    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[6]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.827    -0.880    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y34         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.508    -0.372    
                         clock uncertainty            0.230    -0.142    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.092    -0.050    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.272ns (31.399%)  route 0.594ns (68.601%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.559    -0.640    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X41Y35         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.128    -0.512 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[1]/Q
                         net (fo=10, routed)          0.362    -0.150    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/Q[1]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.099    -0.051 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.232     0.181    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[1]
    SLICE_X45Y37         LUT5 (Prop_lut5_I0_O)        0.045     0.226 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.226    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[1]_i_1_n_0
    SLICE_X45Y37         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.830    -0.877    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y37         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.508    -0.369    
                         clock uncertainty            0.230    -0.139    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.091    -0.048    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.231ns (26.543%)  route 0.639ns (73.457%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.558    -0.641    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.500 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[3]/Q
                         net (fo=162, routed)         0.322    -0.178    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/Q[3]
    SLICE_X37Y35         LUT5 (Prop_lut5_I2_O)        0.045    -0.133 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.317     0.184    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[3]
    SLICE_X43Y37         LUT5 (Prop_lut5_I0_O)        0.045     0.229 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.229    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.829    -0.878    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y37         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.508    -0.370    
                         clock uncertainty            0.230    -0.140    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092    -0.048    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.945%)  route 0.870ns (86.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.558    -0.641    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.500 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[4]/Q
                         net (fo=7, routed)           0.870     0.370    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.876    -0.830    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508    -0.323    
                         clock uncertainty            0.230    -0.092    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.091    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns - clk_out2_clk_wiz_ip_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.873%)  route 0.875ns (86.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.556    -0.643    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X35Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.502 r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[6]/Q
                         net (fo=12, routed)          0.875     0.373    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.876    -0.830    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508    -0.323    
                         clock uncertainty            0.230    -0.092    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.091    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_block_clk_wiz_0_0_1
  To Clock:  clk_out2_clk_wiz_ip_1

Setup :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        9.479ns  (logic 3.690ns (38.929%)  route 5.789ns (61.071%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 29.081 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.610    29.081    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    31.535 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.992    32.527    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/cm_vram_dout[8]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    32.651 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.075    33.726    mb_block_i/hdmi_tc_v2_0/inst/vga/A[0]
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.850 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609    34.459    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124    34.583 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871    35.454    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    35.578 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000    35.578    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    35.787 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000    35.787    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088    35.875 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836    36.711    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319    37.030 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.792    37.822    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    37.946 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.614    38.560    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.440    38.429    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.482    38.911    
                         clock uncertainty           -0.236    38.675    
    SLICE_X38Y36         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.628    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                         -38.560    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        9.448ns  (logic 3.690ns (39.058%)  route 5.758ns (60.942%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 29.081 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.610    29.081    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    31.535 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.992    32.527    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/cm_vram_dout[8]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    32.651 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.075    33.726    mb_block_i/hdmi_tc_v2_0/inst/vga/A[0]
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.850 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609    34.459    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124    34.583 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871    35.454    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    35.578 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000    35.578    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    35.787 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000    35.787    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088    35.875 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836    36.711    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319    37.030 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.762    37.792    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.916 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.612    38.528    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.439    38.428    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.482    38.910    
                         clock uncertainty           -0.236    38.674    
    SLICE_X38Y34         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.627    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                         -38.528    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        9.458ns  (logic 3.690ns (39.013%)  route 5.768ns (60.987%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 29.081 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.610    29.081    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    31.535 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.992    32.527    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/cm_vram_dout[8]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    32.651 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.075    33.726    mb_block_i/hdmi_tc_v2_0/inst/vga/A[0]
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.850 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609    34.459    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124    34.583 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871    35.454    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    35.578 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000    35.578    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    35.787 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000    35.787    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088    35.875 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836    36.711    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319    37.030 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.879    37.910    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    38.034 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.506    38.539    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.442    38.431    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.482    38.913    
                         clock uncertainty           -0.236    38.677    
    SLICE_X38Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.659    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         38.659    
                         arrival time                         -38.539    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        9.398ns  (logic 3.690ns (39.264%)  route 5.708ns (60.736%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 29.081 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.610    29.081    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    31.535 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.992    32.527    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/cm_vram_dout[8]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    32.651 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.075    33.726    mb_block_i/hdmi_tc_v2_0/inst/vga/A[0]
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.850 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609    34.459    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124    34.583 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871    35.454    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    35.578 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000    35.578    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    35.787 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000    35.787    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088    35.875 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836    36.711    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319    37.030 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.995    38.025    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    38.149 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.330    38.479    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.442    38.431    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.482    38.913    
                         clock uncertainty           -0.236    38.677    
    SLICE_X38Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.625    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                         -38.479    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        9.383ns  (logic 3.690ns (39.328%)  route 5.693ns (60.672%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 29.081 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.610    29.081    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    31.535 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.992    32.527    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/cm_vram_dout[8]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    32.651 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.075    33.726    mb_block_i/hdmi_tc_v2_0/inst/vga/A[0]
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.850 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609    34.459    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124    34.583 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871    35.454    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    35.578 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000    35.578    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    35.787 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000    35.787    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088    35.875 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836    36.711    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319    37.030 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.762    37.792    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.916 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.548    38.463    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.442    38.431    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.482    38.913    
                         clock uncertainty           -0.236    38.677    
    SLICE_X38Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.630    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         38.630    
                         arrival time                         -38.463    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        9.333ns  (logic 3.690ns (39.537%)  route 5.643ns (60.462%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 29.081 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.610    29.081    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    31.535 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.992    32.527    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/cm_vram_dout[8]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    32.651 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.075    33.726    mb_block_i/hdmi_tc_v2_0/inst/vga/A[0]
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.850 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609    34.459    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124    34.583 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871    35.454    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    35.578 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000    35.578    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    35.787 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000    35.787    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088    35.875 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836    36.711    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319    37.030 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.650    37.680    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.804 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.610    38.414    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.442    38.431    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.482    38.913    
                         clock uncertainty           -0.236    38.677    
    SLICE_X38Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.638    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                         -38.414    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        9.230ns  (logic 3.690ns (39.979%)  route 5.540ns (60.021%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 29.081 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.610    29.081    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    31.535 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.992    32.527    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/cm_vram_dout[8]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    32.651 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.075    33.726    mb_block_i/hdmi_tc_v2_0/inst/vga/A[0]
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.850 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609    34.459    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124    34.583 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871    35.454    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    35.578 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000    35.578    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    35.787 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000    35.787    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088    35.875 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836    36.711    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319    37.030 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.693    37.723    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    37.847 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.463    38.311    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.439    38.428    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.482    38.910    
                         clock uncertainty           -0.236    38.674    
    SLICE_X38Y34         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.635    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         38.635    
                         arrival time                         -38.311    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        9.245ns  (logic 3.690ns (39.913%)  route 5.555ns (60.087%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 29.081 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.610    29.081    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    31.535 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.992    32.527    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/cm_vram_dout[8]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    32.651 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.075    33.726    mb_block_i/hdmi_tc_v2_0/inst/vga/A[0]
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.850 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609    34.459    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124    34.583 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871    35.454    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    35.578 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000    35.578    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    35.787 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000    35.787    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088    35.875 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836    36.711    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319    37.030 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.794    37.824    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    37.948 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.378    38.326    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.440    38.429    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.482    38.911    
                         clock uncertainty           -0.236    38.675    
    SLICE_X38Y36         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.657    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                         -38.326    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        9.229ns  (logic 3.690ns (39.981%)  route 5.539ns (60.019%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 38.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 29.081 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.610    29.081    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    31.535 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.992    32.527    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/cm_vram_dout[8]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    32.651 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.075    33.726    mb_block_i/hdmi_tc_v2_0/inst/vga/A[0]
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.850 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609    34.459    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124    34.583 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871    35.454    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    35.578 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000    35.578    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    35.787 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000    35.787    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088    35.875 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836    36.711    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319    37.030 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.692    37.722    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    37.846 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.464    38.310    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.439    38.428    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.482    38.910    
                         clock uncertainty           -0.236    38.674    
    SLICE_X38Y34         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.656    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                         -38.310    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        9.104ns  (logic 3.690ns (40.532%)  route 5.414ns (59.468%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 29.081 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.610    29.081    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    31.535 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.992    32.527    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/cm_vram_dout[8]
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    32.651 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.075    33.726    mb_block_i/hdmi_tc_v2_0/inst/vga/A[0]
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.850 r  mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7/O
                         net (fo=1, routed)           0.609    34.459    mb_block_i/hdmi_tc_v2_0/inst/vga/g18_b7_n_0
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124    34.583 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157/O
                         net (fo=1, routed)           0.871    35.454    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_157_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    35.578 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90/O
                         net (fo=1, routed)           0.000    35.578    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_90_n_0
    SLICE_X34Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    35.787 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61/O
                         net (fo=1, routed)           0.000    35.787    mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_61_n_0
    SLICE_X34Y38         MUXF8 (Prop_muxf8_I1_O)      0.088    35.875 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_47/O
                         net (fo=1, routed)           0.836    36.711    mb_block_i/hdmi_tc_v2_0/inst/vga/hdmi_text_controller_v1_0_AXI_inst/data0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.319    37.030 r  mb_block_i/hdmi_tc_v2_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          0.690    37.720    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i
    SLICE_X40Y36         LUT6 (Prop_lut6_I1_O)        0.124    37.844 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.341    38.185    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.440    38.429    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.482    38.911    
                         clock uncertainty           -0.236    38.675    
    SLICE_X38Y36         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.623    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                         -38.185    
  -------------------------------------------------------------------
                         slack                                  0.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_50_31/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.557ns (61.146%)  route 0.354ns (38.854%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.560    -0.639    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_50_31/WCLK
    SLICE_X38Y37         RAMD32                                       r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_50_31/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.245 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_50_31/RAMB/O
                         net (fo=1, routed)           0.162    -0.083    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/bg1[25]
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.118     0.035 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_23/O
                         net (fo=1, routed)           0.082     0.116    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_23_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.161 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.110     0.272    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.830    -0.877    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.508    -0.369    
                         clock uncertainty            0.236    -0.133    
    SLICE_X38Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.024    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_10_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.557ns (52.765%)  route 0.499ns (47.235%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.559    -0.640    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_10_11/WCLK
    SLICE_X42Y35         RAMD32                                       r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_10_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.246 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_10_11/RAMB/O
                         net (fo=1, routed)           0.142    -0.104    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/bg1[5]
    SLICE_X43Y35         LUT5 (Prop_lut5_I4_O)        0.118     0.014 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_31/O
                         net (fo=1, routed)           0.240     0.254    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_31_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.299 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.116     0.415    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.826    -0.881    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.508    -0.373    
                         clock uncertainty            0.236    -0.137    
    SLICE_X38Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.028    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_22_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.557ns (51.517%)  route 0.524ns (48.483%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.561    -0.638    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_22_23/WCLK
    SLICE_X42Y38         RAMD32                                       r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_22_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.244 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_22_23/RAMB/O
                         net (fo=1, routed)           0.129    -0.115    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/bg1[11]
    SLICE_X41Y37         LUT5 (Prop_lut5_I4_O)        0.118     0.003 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           0.197     0.200    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_15_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.245 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.198     0.443    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.830    -0.877    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.508    -0.369    
                         clock uncertainty            0.236    -0.133    
    SLICE_X38Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.025    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_14_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.557ns (50.810%)  route 0.539ns (49.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.559    -0.640    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_14_15/WCLK
    SLICE_X38Y35         RAMD32                                       r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_14_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.246 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_14_15/RAMB/O
                         net (fo=1, routed)           0.177    -0.069    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/bg1[7]
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.118     0.049 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_27/O
                         net (fo=1, routed)           0.201     0.250    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_27_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.295 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.161     0.456    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.826    -0.881    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.508    -0.373    
                         clock uncertainty            0.236    -0.137    
    SLICE_X38Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.029    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_6_7/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.557ns (50.448%)  route 0.547ns (49.552%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.559    -0.640    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_6_7/WCLK
    SLICE_X42Y36         RAMD32                                       r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_6_7/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.246 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_6_7/RAMB/O
                         net (fo=1, routed)           0.154    -0.092    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/bg1[3]
    SLICE_X41Y36         LUT5 (Prop_lut5_I4_O)        0.118     0.026 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_35/O
                         net (fo=1, routed)           0.284     0.310    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_35_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.109     0.464    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.827    -0.880    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.508    -0.372    
                         clock uncertainty            0.236    -0.136    
    SLICE_X38Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.028    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_48_31/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.557ns (50.499%)  route 0.546ns (49.501%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.562    -0.637    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_48_31/WCLK
    SLICE_X46Y38         RAMD32                                       r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_48_31/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.243 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_48_31/RAMB/O
                         net (fo=1, routed)           0.205    -0.038    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/bg1[24]
    SLICE_X45Y37         LUT5 (Prop_lut5_I0_O)        0.118     0.080 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_25/O
                         net (fo=1, routed)           0.161     0.241    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_25_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.286 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.180     0.466    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.830    -0.877    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y38         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.508    -0.369    
                         clock uncertainty            0.236    -0.133    
    SLICE_X38Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.031    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_2_3/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.648ns (57.360%)  route 0.482ns (42.640%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.560    -0.639    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_2_3/WCLK
    SLICE_X46Y36         RAMD32                                       r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_2_3/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492    -0.147 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_2_3/RAMA/O
                         net (fo=1, routed)           0.156     0.009    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/fg1[1]
    SLICE_X45Y36         LUT5 (Prop_lut5_I4_O)        0.111     0.120 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_40/O
                         net (fo=1, routed)           0.208     0.328    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_40_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.118     0.490    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.827    -0.880    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.508    -0.372    
                         clock uncertainty            0.236    -0.136    
    SLICE_X38Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.027    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_36_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.648ns (57.960%)  route 0.470ns (42.040%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.559    -0.640    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_36_31/WCLK
    SLICE_X42Y34         RAMD32                                       r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_36_31/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492    -0.148 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_36_31/RAMA/O
                         net (fo=1, routed)           0.097    -0.052    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/fg1[18]
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.111     0.059 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_38/O
                         net (fo=1, routed)           0.258     0.317    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_38_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.362 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.115     0.478    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.827    -0.880    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.508    -0.372    
                         clock uncertainty            0.236    -0.136    
    SLICE_X38Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.042    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.557ns (45.582%)  route 0.665ns (54.418%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.558    -0.641    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/WCLK
    SLICE_X38Y33         RAMD32                                       r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.247 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_0_1/RAMB/O
                         net (fo=1, routed)           0.179    -0.068    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/bg1[0]
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.118     0.050 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_41/O
                         net (fo=1, routed)           0.261     0.311    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_41_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.356 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.225     0.581    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.827    -0.880    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y36         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.508    -0.372    
                         clock uncertainty            0.236    -0.136    
    SLICE_X38Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.034    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_8_9/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_ip_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.557ns (44.449%)  route 0.696ns (55.551%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.558    -0.641    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_8_9/WCLK
    SLICE_X42Y33         RAMD32                                       r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_8_9/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.247 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/color_regs_reg_0_7_8_9/RAMB/O
                         net (fo=1, routed)           0.146    -0.101    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/bg1[4]
    SLICE_X43Y35         LUT5 (Prop_lut5_I4_O)        0.118     0.017 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_33/O
                         net (fo=1, routed)           0.328     0.345    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_33_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.390 r  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.222     0.612    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.826    -0.881    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X38Y34         SRL16E                                       r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.508    -0.373    
                         clock uncertainty            0.236    -0.137    
    SLICE_X38Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.035    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.647    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mb_block_clk_wiz_0_0_1
  To Clock:  clk_out2_clk_wiz_ip_1

Setup :            0  Failing Endpoints,  Worst Slack        2.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        7.170ns  (logic 0.580ns (8.090%)  route 6.590ns (91.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 29.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    29.097    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    29.553 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.784    33.337    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124    33.461 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.806    36.267    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X7Y27          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.503    38.492    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X7Y27          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.482    38.974    
                         clock uncertainty           -0.236    38.738    
    SLICE_X7Y27          FDCE (Recov_fdce_C_CLR)     -0.405    38.333    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                         -36.267    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        7.170ns  (logic 0.580ns (8.090%)  route 6.590ns (91.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 29.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    29.097    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    29.553 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.784    33.337    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124    33.461 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.806    36.267    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X6Y27          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.503    38.492    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X6Y27          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.482    38.974    
                         clock uncertainty           -0.236    38.738    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    38.419    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.419    
                         arrival time                         -36.267    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        7.007ns  (logic 0.580ns (8.278%)  route 6.427ns (91.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 29.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    29.097    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    29.553 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.784    33.337    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124    33.461 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.643    36.104    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X7Y25          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.500    38.489    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X7Y25          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.482    38.971    
                         clock uncertainty           -0.236    38.735    
    SLICE_X7Y25          FDCE (Recov_fdce_C_CLR)     -0.405    38.330    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                         -36.104    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.875ns  (logic 0.580ns (8.437%)  route 6.295ns (91.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 29.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    29.097    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    29.553 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.784    33.337    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124    33.461 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.511    35.972    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X5Y25          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.500    38.489    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y25          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.482    38.971    
                         clock uncertainty           -0.236    38.735    
    SLICE_X5Y25          FDCE (Recov_fdce_C_CLR)     -0.405    38.330    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                         -35.972    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.847ns  (logic 0.580ns (8.471%)  route 6.267ns (91.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 29.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    29.097    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    29.553 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.784    33.337    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124    33.461 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.483    35.944    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y15          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.513    38.502    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y15          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/C
                         clock pessimism              0.482    38.984    
                         clock uncertainty           -0.236    38.748    
    SLICE_X2Y15          FDCE (Recov_fdce_C_CLR)     -0.319    38.429    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -35.944    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.847ns  (logic 0.580ns (8.471%)  route 6.267ns (91.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 29.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    29.097    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    29.553 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.784    33.337    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124    33.461 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.483    35.944    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y15          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.513    38.502    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y15          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.482    38.984    
                         clock uncertainty           -0.236    38.748    
    SLICE_X2Y15          FDCE (Recov_fdce_C_CLR)     -0.319    38.429    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -35.944    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.731ns  (logic 0.580ns (8.616%)  route 6.151ns (91.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 29.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    29.097    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    29.553 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.784    33.337    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124    33.461 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.368    35.828    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y25          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.502    38.491    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/C
                         clock pessimism              0.482    38.973    
                         clock uncertainty           -0.236    38.737    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.405    38.332    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -35.828    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.731ns  (logic 0.580ns (8.616%)  route 6.151ns (91.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 29.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    29.097    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    29.553 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.784    33.337    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124    33.461 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.368    35.828    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y25          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.502    38.491    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/C
                         clock pessimism              0.482    38.973    
                         clock uncertainty           -0.236    38.737    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.405    38.332    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -35.828    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.731ns  (logic 0.580ns (8.616%)  route 6.151ns (91.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 29.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    29.097    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    29.553 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.784    33.337    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124    33.461 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.368    35.828    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y25          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.502    38.491    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism              0.482    38.973    
                         clock uncertainty           -0.236    38.737    
    SLICE_X3Y25          FDCE (Recov_fdce_C_CLR)     -0.405    38.332    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -35.828    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_ip_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.706ns  (logic 0.580ns (8.649%)  route 6.126ns (91.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 29.097 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    29.097    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    29.553 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.784    33.337    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124    33.461 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.342    35.803    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y17          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    38.446    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    35.317 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.898    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.989 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.511    38.500    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y17          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.482    38.982    
                         clock uncertainty           -0.236    38.746    
    SLICE_X2Y17          FDCE (Recov_fdce_C_CLR)     -0.319    38.427    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                         -35.803    
  -------------------------------------------------------------------
                         slack                                  2.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/hs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.189ns (8.909%)  route 1.932ns (91.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.593    -0.606    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.492     1.026    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.048     1.074 f  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=165, routed)         0.441     1.515    mb_block_i/hdmi_tc_v2_0/inst/vga/SR[0]
    SLICE_X34Y32         FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga/hs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.823    -0.884    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hs_reg/C
                         clock pessimism              0.508    -0.376    
                         clock uncertainty            0.236    -0.140    
    SLICE_X34Y32         FDCE (Remov_fdce_C_CLR)     -0.129    -0.269    mb_block_i/hdmi_tc_v2_0/inst/vga/hs_reg
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.809ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.189ns (8.909%)  route 1.932ns (91.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.593    -0.606    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.492     1.026    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.048     1.074 f  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=165, routed)         0.441     1.515    mb_block_i/hdmi_tc_v2_0/inst/vga/SR[0]
    SLICE_X35Y32         FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.823    -0.884    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X35Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[6]/C
                         clock pessimism              0.508    -0.376    
                         clock uncertainty            0.236    -0.140    
    SLICE_X35Y32         FDCE (Remov_fdce_C_CLR)     -0.154    -0.294    mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.809ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.189ns (8.909%)  route 1.932ns (91.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.593    -0.606    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.492     1.026    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.048     1.074 f  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=165, routed)         0.441     1.515    mb_block_i/hdmi_tc_v2_0/inst/vga/SR[0]
    SLICE_X35Y32         FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.823    -0.884    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X35Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[7]/C
                         clock pessimism              0.508    -0.376    
                         clock uncertainty            0.236    -0.140    
    SLICE_X35Y32         FDCE (Remov_fdce_C_CLR)     -0.154    -0.294    mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.825ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.189ns (8.827%)  route 1.952ns (91.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.593    -0.606    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.492     1.026    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.048     1.074 f  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=165, routed)         0.461     1.535    mb_block_i/hdmi_tc_v2_0/inst/vga/SR[0]
    SLICE_X37Y35         FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.827    -0.880    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y35         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[0]_rep/C
                         clock pessimism              0.508    -0.372    
                         clock uncertainty            0.236    -0.136    
    SLICE_X37Y35         FDCE (Remov_fdce_C_CLR)     -0.154    -0.290    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[1]_rep/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.189ns (8.827%)  route 1.952ns (91.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.593    -0.606    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.492     1.026    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.048     1.074 f  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=165, routed)         0.461     1.535    mb_block_i/hdmi_tc_v2_0/inst/vga/SR[0]
    SLICE_X37Y35         FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.827    -0.880    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y35         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[1]_rep/C
                         clock pessimism              0.508    -0.372    
                         clock uncertainty            0.236    -0.136    
    SLICE_X37Y35         FDCE (Remov_fdce_C_CLR)     -0.154    -0.290    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.854ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.189ns (8.622%)  route 2.003ns (91.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.593    -0.606    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.492     1.026    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.048     1.074 f  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=165, routed)         0.512     1.586    mb_block_i/hdmi_tc_v2_0/inst/vga/SR[0]
    SLICE_X34Y33         FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.824    -0.883    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X34Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]/C
                         clock pessimism              0.508    -0.375    
                         clock uncertainty            0.236    -0.139    
    SLICE_X34Y33         FDCE (Remov_fdce_C_CLR)     -0.129    -0.268    mb_block_i/hdmi_tc_v2_0/inst/vga/vc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.872ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.189ns (8.648%)  route 1.997ns (91.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.593    -0.606    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.492     1.026    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.048     1.074 f  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=165, routed)         0.505     1.579    mb_block_i/hdmi_tc_v2_0/inst/vga/SR[0]
    SLICE_X37Y32         FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.824    -0.883    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[5]/C
                         clock pessimism              0.508    -0.375    
                         clock uncertainty            0.236    -0.139    
    SLICE_X37Y32         FDCE (Remov_fdce_C_CLR)     -0.154    -0.293    mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.872ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.189ns (8.648%)  route 1.997ns (91.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.593    -0.606    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.492     1.026    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.048     1.074 f  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=165, routed)         0.505     1.579    mb_block_i/hdmi_tc_v2_0/inst/vga/SR[0]
    SLICE_X37Y32         FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.824    -0.883    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X37Y32         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[9]/C
                         clock pessimism              0.508    -0.375    
                         clock uncertainty            0.236    -0.139    
    SLICE_X37Y32         FDCE (Remov_fdce_C_CLR)     -0.154    -0.293    mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.879ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.189ns (8.622%)  route 2.003ns (91.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.593    -0.606    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.492     1.026    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.048     1.074 f  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=165, routed)         0.512     1.586    mb_block_i/hdmi_tc_v2_0/inst/vga/SR[0]
    SLICE_X35Y33         FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.824    -0.883    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X35Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[8]/C
                         clock pessimism              0.508    -0.375    
                         clock uncertainty            0.236    -0.139    
    SLICE_X35Y33         FDCE (Remov_fdce_C_CLR)     -0.154    -0.293    mb_block_i/hdmi_tc_v2_0/inst/vga/hc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.879ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga/vs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_ip_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.189ns (8.622%)  route 2.003ns (91.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.593    -0.606    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.492     1.026    mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.048     1.074 f  mb_block_i/hdmi_tc_v2_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=165, routed)         0.512     1.586    mb_block_i/hdmi_tc_v2_0/inst/vga/SR[0]
    SLICE_X35Y33         FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga/vs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.824    -0.883    mb_block_i/hdmi_tc_v2_0/inst/vga/clk_out2
    SLICE_X35Y33         FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga/vs_reg/C
                         clock pessimism              0.508    -0.375    
                         clock uncertainty            0.236    -0.139    
    SLICE_X35Y33         FDCE (Remov_fdce_C_CLR)     -0.154    -0.293    mb_block_i/hdmi_tc_v2_0/inst/vga/vs_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  1.879    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_block_clk_wiz_0_0_1

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 play_switch
                            (input port)
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.893ns  (logic 2.274ns (25.576%)  route 6.618ns (74.424%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  play_switch (IN)
                         net (fo=0)                   0.000     0.000    play_switch
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 f  play_switch_IBUF_inst/O
                         net (fo=1, routed)           3.115     4.440    PhraseData_1/play_switch_IBUF
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.152     4.592 f  PhraseData_1/i__carry_i_4__1/O
                         net (fo=16, routed)          0.836     5.428    PhraseData_1/play_switch
    SLICE_X30Y31         LUT5 (Prop_lut5_I1_O)        0.325     5.753 f  PhraseData_1/i__carry_i_7/O
                         net (fo=4, routed)           0.741     6.494    PhraseData_1_n_5
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.348     6.842 r  mb_block_i_i_9/O
                         net (fo=1, routed)           0.940     7.782    mb_block_i_i_9_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.906 r  mb_block_i_i_1/O
                         net (fo=1, routed)           0.987     8.893    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[14]
    SLICE_X40Y43         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.447    -1.564    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X40Y43         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_usb_int_tri_i
                            (input port)
  Destination:            mb_block_i/usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.438ns (26.683%)  route 3.951ns (73.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i
    T13                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  gpio_usb_int_tri_i_IBUF_inst/O
                         net (fo=1, routed)           3.951     5.389    mb_block_i/usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X58Y52         FDRE                                         r  mb_block_i/usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.509    -1.503    mb_block_i/usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.702ns  (logic 1.494ns (31.769%)  route 3.208ns (68.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.208     4.702    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X48Y52         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.442    -1.570    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y52         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.215ns  (logic 1.440ns (44.805%)  route 1.775ns (55.195%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           1.240     2.557    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.681 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.534     3.215    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.443    -1.569    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.439ns (38.133%)  route 0.712ns (61.867%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.859    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X60Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.904 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.246     1.150    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.834    -0.872    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.261ns (15.371%)  route 1.439ns (84.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.439     1.700    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X48Y52         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.834    -0.872    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y52         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_usb_int_tri_i
                            (input port)
  Destination:            mb_block_i/usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.069ns  (logic 0.206ns (9.973%)  route 1.862ns (90.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i
    T13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  gpio_usb_int_tri_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.069    mb_block_i/usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X58Y52         FDRE                                         r  mb_block_i/usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.863    -0.844    mb_block_i/usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 play_switch
                            (input port)
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.988ns  (logic 0.647ns (21.662%)  route 2.341ns (78.338%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  play_switch (IN)
                         net (fo=0)                   0.000     0.000    play_switch
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 f  play_switch_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.737    PhraseData_1/play_switch_IBUF
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.043     1.780 f  PhraseData_1/i__carry_i_4__1/O
                         net (fo=16, routed)          0.354     2.134    PhraseData_1/play_switch
    SLICE_X30Y31         LUT5 (Prop_lut5_I1_O)        0.112     2.246 f  PhraseData_1/mb_block_i_i_5/O
                         net (fo=5, routed)           0.151     2.397    PhraseData_1_n_2
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.045     2.442 r  mb_block_i_i_6/O
                         net (fo=1, routed)           0.102     2.544    mb_block_i_i_6_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.045     2.589 r  mb_block_i_i_1/O
                         net (fo=1, routed)           0.399     2.988    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[14]
    SLICE_X40Y43         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.833    -0.874    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X40Y43         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_0_0_1
  To Clock:  clk_out1_mb_block_clk_wiz_0_0_1

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.628ns  (logic 1.496ns (22.572%)  route 5.132ns (77.428%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.565    -0.964    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X36Y45         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[2]/Q
                         net (fo=10, routed)          1.364     0.856    PhraseData_1/cursor_y_1[2]
    SLICE_X31Y36         LUT5 (Prop_lut5_I1_O)        0.124     0.980 r  PhraseData_1/i__carry_i_10/O
                         net (fo=1, routed)           0.264     1.245    PhraseData_1/i__carry_i_10_n_0
    SLICE_X31Y36         LUT4 (Prop_lut4_I3_O)        0.119     1.364 f  PhraseData_1/i__carry_i_4__1/O
                         net (fo=16, routed)          0.836     2.200    PhraseData_1/play_switch
    SLICE_X30Y31         LUT5 (Prop_lut5_I1_O)        0.325     2.525 f  PhraseData_1/i__carry_i_7/O
                         net (fo=4, routed)           0.741     3.265    PhraseData_1_n_5
    SLICE_X32Y32         LUT6 (Prop_lut6_I0_O)        0.348     3.613 r  mb_block_i_i_9/O
                         net (fo=1, routed)           0.940     4.553    mb_block_i_i_9_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.677 r  mb_block_i_i_1/O
                         net (fo=1, routed)           0.987     5.664    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[14]
    SLICE_X40Y43         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.447    -1.564    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X40Y43         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 0.774ns (30.319%)  route 1.779ns (69.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.625    -0.904    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X60Y53         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.478    -0.426 r  mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           1.122     0.696    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.296     0.992 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.656     1.649    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X58Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.518    -1.493    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X58Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 0.419ns (22.558%)  route 1.438ns (77.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.558    -0.971    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/axi_aclk
    SLICE_X29Y33         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.552 r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[5]/Q
                         net (fo=2, routed)           1.438     0.887    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X36Y49         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.446    -1.565    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X36Y49         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.636ns  (logic 0.456ns (27.866%)  route 1.180ns (72.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.563    -0.966    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X35Y41         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[1]/Q
                         net (fo=10, routed)          1.180     0.671    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X34Y41         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.443    -1.568    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y41         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.476ns  (logic 0.456ns (30.900%)  route 1.020ns (69.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.559    -0.970    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/axi_aclk
    SLICE_X28Y34         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[8]/Q
                         net (fo=2, routed)           1.020     0.506    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X36Y47         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.446    -1.565    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X36Y47         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.463ns  (logic 0.456ns (31.165%)  route 1.007ns (68.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.559    -0.970    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/axi_aclk
    SLICE_X28Y34         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[8]/Q
                         net (fo=2, routed)           1.007     0.494    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[8]
    SLICE_X35Y48         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.445    -1.566    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X35Y48         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.404ns  (logic 0.419ns (29.842%)  route 0.985ns (70.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.558    -0.971    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/axi_aclk
    SLICE_X29Y33         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.552 r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[5]/Q
                         net (fo=2, routed)           0.985     0.433    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X32Y47         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.446    -1.565    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X32Y47         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.555    -0.974    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X42Y52         RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     0.370 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     0.370    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X42Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.438    -1.574    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X42Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.555    -0.974    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X42Y52         RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     0.369 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     0.369    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X42Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.438    -1.574    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X42Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.553    -0.976    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X34Y52         RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     0.368 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     0.368    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X34Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.435    -1.577    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X34Y52         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.677ns  (logic 0.367ns (54.213%)  route 0.310ns (45.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.445    -1.566    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X36Y45         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[2]/Q
                         net (fo=10, routed)          0.310    -0.889    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X36Y45         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.565    -0.964    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y45         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.681ns  (logic 0.367ns (53.882%)  route 0.314ns (46.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.445    -1.566    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X37Y44         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[5]/Q
                         net (fo=10, routed)          0.314    -0.885    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X37Y44         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.565    -0.964    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y44         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.697ns  (logic 0.367ns (52.647%)  route 0.330ns (47.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    -1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.431    -1.581    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X40Y65         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.214 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.330    -0.884    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X40Y65         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.547    -0.982    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X40Y65         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.702ns  (logic 0.367ns (52.268%)  route 0.335ns (47.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.434    -1.578    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y61         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367    -1.211 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.335    -0.875    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X40Y61         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.551    -0.978    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X40Y61         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.701ns  (logic 0.418ns (59.631%)  route 0.283ns (40.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.445    -1.566    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X38Y43         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.418    -1.148 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_y_out_reg[4]/Q
                         net (fo=10, routed)          0.283    -0.865    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X41Y43         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.566    -0.963    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y43         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.367ns (48.355%)  route 0.392ns (51.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.434    -1.578    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X32Y57         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.367    -1.211 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.392    -0.819    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X32Y61         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.550    -0.979    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X32Y61         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.367ns (42.169%)  route 0.503ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.445    -1.566    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X36Y44         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[6]/Q
                         net (fo=27, routed)          0.503    -0.696    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[13]
    SLICE_X36Y44         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.565    -0.964    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y44         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.873ns  (logic 0.367ns (42.041%)  route 0.506ns (57.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.445    -1.566    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X33Y45         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[1]/Q
                         net (fo=37, routed)          0.506    -0.693    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X37Y47         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.566    -0.963    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y47         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.880ns  (logic 0.367ns (41.720%)  route 0.513ns (58.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.445    -1.566    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X33Y45         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[2]/Q
                         net (fo=37, routed)          0.513    -0.686    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[9]
    SLICE_X37Y45         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.565    -0.964    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y45         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.367ns (41.631%)  route 0.515ns (58.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.445    -1.566    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X33Y45         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[0]/Q
                         net (fo=35, routed)          0.515    -0.684    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X35Y47         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.565    -0.964    mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X35Y47         FDRE                                         r  mb_block_i/axi_cursor/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_mb_block_clk_wiz_0_0_1

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 3.257ns (61.774%)  route 2.015ns (38.226%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.249    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y19         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.866 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     5.556    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.416 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.425    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.539 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.539    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.832 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.805     7.638    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.373     8.011 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.510     8.521    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X62Y25         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.502    -1.509    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X62Y25         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 3.257ns (62.987%)  route 1.914ns (37.013%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.249    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y19         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.866 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     5.556    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.416 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.425    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.539 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.539    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.832 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.805     7.638    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.373     8.011 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.409     8.420    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X62Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.504    -1.507    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X62Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.064ns  (logic 3.381ns (66.768%)  route 1.683ns (33.232%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.249    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y19         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.866 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     5.556    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.416 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.425    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.539 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.539    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.832 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.805     7.638    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.373     8.011 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.178     8.188    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.312 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.312    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X63Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.504    -1.507    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X63Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 2.884ns (80.471%)  route 0.700ns (19.529%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.249    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y19         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.866 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     5.556    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.416 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.425    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.539 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.539    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.832 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.832    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X57Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.438    -1.573    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X57Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.820ns  (logic 0.608ns (21.559%)  route 2.212ns (78.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.558     3.248    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y20         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     3.704 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           1.294     4.997    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X53Y20         LUT5 (Prop_lut5_I1_O)        0.152     5.149 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.918     6.068    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Y[0]
    SLICE_X52Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Clk
    SLICE_X52Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.676ns  (logic 0.580ns (21.672%)  route 2.096ns (78.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.619     3.309    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     3.765 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           1.220     4.985    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.124     5.109 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.876     5.985    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Y[0]
    SLICE_X52Y19         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.441    -1.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Clk
    SLICE_X52Y19         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.667ns  (logic 0.580ns (21.748%)  route 2.087ns (78.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626     3.316    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y19         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     3.772 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           1.353     5.125    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X49Y19         LUT6 (Prop_lut6_I3_O)        0.124     5.249 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.734     5.982    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Y[0]
    SLICE_X52Y10         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Clk
    SLICE_X52Y10         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.565ns  (logic 0.580ns (22.609%)  route 1.985ns (77.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.627     3.317    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y18         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     3.773 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           1.155     4.928    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X53Y16         LUT6 (Prop_lut6_I3_O)        0.124     5.052 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.830     5.882    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Y[0]
    SLICE_X52Y10         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Clk
    SLICE_X52Y10         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.616ns  (logic 0.608ns (23.242%)  route 2.008ns (76.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y17         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           1.158     4.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X54Y18         LUT5 (Prop_lut5_I1_O)        0.152     5.016 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.850     5.867    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Y[0]
    SLICE_X52Y10         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Clk
    SLICE_X52Y10         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.525ns  (logic 0.642ns (25.426%)  route 1.883ns (74.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.315    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y19         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     3.833 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.943     4.776    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X57Y18         LUT6 (Prop_lut6_I3_O)        0.124     4.900 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.940     5.840    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Y[0]
    SLICE_X52Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.450    -1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Clk
    SLICE_X52Y9          SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.621%)  route 0.149ns (51.379%))
  Logic Levels:           0  
  Clock Path Skew:        -2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.208    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.349 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.149     1.498    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X62Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.856    -0.851    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y30         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.339%)  route 0.174ns (57.661%))
  Logic Levels:           0  
  Clock Path Skew:        -2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.208    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.128     1.336 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.174     1.510    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X62Y28         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.854    -0.853    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X62Y28         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.936%)  route 0.164ns (50.064%))
  Logic Levels:           0  
  Clock Path Skew:        -2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.208    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     1.372 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.164     1.536    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X59Y32         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.856    -0.851    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y32         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.207ns (34.980%)  route 0.385ns (65.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.174    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164     1.338 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/Q
                         net (fo=2, routed)           0.280     1.618    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X51Y26         LUT5 (Prop_lut5_I1_O)        0.043     1.661 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.104     1.766    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Y[0]
    SLICE_X52Y25         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.821    -0.886    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Clk
    SLICE_X52Y25         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.719%)  route 0.462ns (71.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.177    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y20         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.266     1.583    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X57Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.628 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.196     1.824    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Y[0]
    SLICE_X56Y17         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.829    -0.878    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Clk
    SLICE_X56Y17         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.209ns (33.181%)  route 0.421ns (66.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.586     1.206    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y19         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.370 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.365     1.735    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X57Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.056     1.836    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Y[0]
    SLICE_X56Y18         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.828    -0.879    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Clk
    SLICE_X56Y18         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.208ns (31.135%)  route 0.460ns (68.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.553     1.173    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y24         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164     1.337 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           0.354     1.691    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X51Y25         LUT5 (Prop_lut5_I1_O)        0.044     1.735 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.106     1.841    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Y[0]
    SLICE_X52Y25         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.821    -0.886    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Clk
    SLICE_X52Y25         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.829%)  route 0.459ns (71.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.587     1.207    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X58Y18         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.346     1.694    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X54Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.739 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.113     1.852    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Y[0]
    SLICE_X56Y17         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.829    -0.878    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Clk
    SLICE_X56Y17         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.184ns (27.219%)  route 0.492ns (72.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y19         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.220     1.539    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X49Y19         LUT5 (Prop_lut5_I1_O)        0.043     1.582 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.272     1.854    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Y[0]
    SLICE_X56Y15         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.831    -0.876    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Clk
    SLICE_X56Y15         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.208ns (29.623%)  route 0.494ns (70.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.174    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164     1.338 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.223     1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X50Y26         LUT5 (Prop_lut5_I1_O)        0.044     1.605 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.271     1.876    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Y[0]
    SLICE_X52Y25         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.821    -0.886    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Clk
    SLICE_X52Y25         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_mb_block_clk_wiz_0_0_1

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.098ns  (logic 0.580ns (27.646%)  route 1.518ns (72.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.627     3.360    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.984     4.800    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X60Y54         LUT2 (Prop_lut2_I0_O)        0.124     4.924 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.534     5.458    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.443    -1.569    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.849%)  route 3.594ns (80.151%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.624     3.358    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.876 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           1.364     5.239    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.669     6.033    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X54Y20         LUT5 (Prop_lut5_I1_O)        0.124     6.157 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           1.050     7.207    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.510     7.841    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X62Y25         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.502    -1.509    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X62Y25         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 0.890ns (20.308%)  route 3.492ns (79.692%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.624     3.358    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.876 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           1.364     5.239    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.669     6.033    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X54Y20         LUT5 (Prop_lut5_I1_O)        0.124     6.157 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           1.050     7.207    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.409     7.740    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X62Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.504    -1.507    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X62Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.275ns  (logic 1.014ns (23.717%)  route 3.261ns (76.283%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.624     3.358    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.876 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           1.364     5.239    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.669     6.033    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X54Y20         LUT5 (Prop_lut5_I1_O)        0.124     6.157 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           1.050     7.207    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.178     7.509    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.633 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.633    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X63Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.504    -1.507    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X63Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 0.890ns (20.913%)  route 3.366ns (79.087%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.624     3.358    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.876 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           1.364     5.239    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.669     6.033    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X54Y20         LUT5 (Prop_lut5_I1_O)        0.124     6.157 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           1.333     7.489    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X63Y29         LUT3 (Prop_lut3_I2_O)        0.124     7.613 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     7.613    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X63Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.508    -1.503    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.376ns  (logic 1.443ns (60.727%)  route 0.933ns (39.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621     3.355    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y27         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456     3.811 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.924     4.735    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.315 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     5.324    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.438    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.731 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.731    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X57Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.438    -1.573    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X57Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.027ns  (logic 0.580ns (28.615%)  route 1.447ns (71.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621     3.355    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y27         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456     3.811 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.670     4.480    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.604 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.777     5.381    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X62Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.504    -1.507    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X62Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.606ns (30.948%)  route 1.352ns (69.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621     3.355    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y27         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456     3.811 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.670     4.480    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.150     4.630 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85/O
                         net (fo=1, routed)           0.682     5.313    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0
    SLICE_X63Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.504    -1.507    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X63Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.596ns  (logic 0.642ns (40.218%)  route 0.954ns (59.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.624     3.358    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.876 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.954     4.830    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     4.954 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.954    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.502    -1.509    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X65Y24         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.592ns  (logic 0.642ns (40.320%)  route 0.950ns (59.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.624     3.358    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.876 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.950     4.826    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     4.950 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.950    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.502    -1.509    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X65Y24         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.310%)  route 0.612ns (76.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.232    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.366     1.739    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X60Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.784 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.246     2.030    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.834    -0.872    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y25         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     1.384 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.105     1.489    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X65Y25         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.850    -0.857    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X65Y25         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.223    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y27         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.164     1.387 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.105     1.492    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X65Y27         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.853    -0.854    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X65Y27         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.221    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.385 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.495    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X64Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.853    -0.854    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X64Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.926%)  route 0.164ns (50.074%))
  Logic Levels:           0  
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.221    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.385 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.164     1.549    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X65Y23         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.851    -0.856    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X65Y23         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.790%)  route 0.189ns (57.210%))
  Logic Levels:           0  
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y24         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.361 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.189     1.549    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X63Y25         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.850    -0.857    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X63Y25         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.223    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.387 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.166     1.553    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X64Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.853    -0.854    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X64Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.725%)  route 0.197ns (58.275%))
  Logic Levels:           0  
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.223    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y28         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.364 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.197     1.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X63Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.855    -0.852    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X63Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.918%)  route 0.347ns (65.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.231    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.372 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.102     1.474    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X60Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.519 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.244     1.764    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X58Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.864    -0.843    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X58Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.354%)  route 0.355ns (65.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.223    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y27         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.364 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.235     1.598    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.643 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.121     1.764    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X62Y25         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.850    -0.857    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X62Y25         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.856ns  (logic 0.481ns (8.213%)  route 5.375ns (91.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.268     4.268    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X63Y55         LUT2 (Prop_lut2_I1_O)        0.154     4.422 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           1.107     5.529    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X64Y51         LUT6 (Prop_lut6_I0_O)        0.327     5.856 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     5.856    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.510     2.965    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.714ns  (logic 0.481ns (8.417%)  route 5.233ns (91.583%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.268     4.268    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X63Y55         LUT2 (Prop_lut2_I1_O)        0.154     4.422 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.965     5.387    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X64Y51         LUT6 (Prop_lut6_I0_O)        0.327     5.714 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.714    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.510     2.965    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.017ns  (logic 0.248ns (4.944%)  route 4.769ns (95.056%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.537     2.537    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.661 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.619     4.280    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X61Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.404 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.612     5.017    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X60Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.510     2.966    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X60Y32         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 0.568ns (11.866%)  route 4.219ns (88.134%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.332     3.332    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.456 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.573     4.029    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X63Y55         LUT4 (Prop_lut4_I0_O)        0.118     4.147 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.314     4.461    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.326     4.787 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.787    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X64Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 0.124ns (2.599%)  route 4.648ns (97.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.268     4.268    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X63Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.392 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[5]_i_1/O
                         net (fo=1, routed)           0.379     4.772    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1[0]
    SLICE_X63Y55         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y55         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.622ns  (logic 0.149ns (3.224%)  route 4.473ns (96.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.932     3.932    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X62Y54         LUT3 (Prop_lut3_I1_O)        0.149     4.081 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.541     4.622    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X62Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.622ns  (logic 0.149ns (3.224%)  route 4.473ns (96.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.932     3.932    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X62Y54         LUT3 (Prop_lut3_I1_O)        0.149     4.081 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.541     4.622    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X62Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.622ns  (logic 0.149ns (3.224%)  route 4.473ns (96.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.932     3.932    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X62Y54         LUT3 (Prop_lut3_I1_O)        0.149     4.081 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.541     4.622    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X62Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.622ns  (logic 0.149ns (3.224%)  route 4.473ns (96.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.932     3.932    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X62Y54         LUT3 (Prop_lut3_I1_O)        0.149     4.081 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.541     4.622    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X62Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.622ns  (logic 0.149ns (3.224%)  route 4.473ns (96.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.932     3.932    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X62Y54         LUT3 (Prop_lut3_I1_O)        0.149     4.081 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.541     4.622    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X62Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X62Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.045ns (4.932%)  route 0.867ns (95.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.728     0.728    mb_block_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X54Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.773 r  mb_block_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           0.140     0.912    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_TDI
    SLICE_X56Y29         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.549    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X56Y29         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.000ns (0.000%)  route 0.913ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.913     0.913    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.853     1.576    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.000ns (0.000%)  route 0.913ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.913     0.913    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.853     1.576    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.000ns (0.000%)  route 0.913ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.913     0.913    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.853     1.576    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.000ns (0.000%)  route 0.913ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.913     0.913    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.853     1.576    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.000ns (0.000%)  route 0.913ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.913     0.913    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.853     1.576    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.000ns (0.000%)  route 0.913ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.913     0.913    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.853     1.576    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.000ns (0.000%)  route 0.933ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.933     0.933    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X61Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.855     1.578    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.000ns (0.000%)  route 0.933ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.933     0.933    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X61Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.855     1.578    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.000ns (0.000%)  route 0.933ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.933     0.933    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X61Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.855     1.578    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_0_0_1
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.098ns  (logic 0.456ns (14.721%)  route 2.642ns (85.279%))
  Logic Levels:           0  
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.637    -0.892    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X58Y44         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=432, routed)         2.642     2.206    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.963    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.018ns  (logic 1.794ns (59.444%)  route 1.224ns (40.556%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.553    -0.976    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X54Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.478    -0.498 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.215     0.717    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[29]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.295     1.012 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     1.012    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.545 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.545    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.662 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.662    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.009     1.788    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.042 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     2.042    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X54Y25         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.891    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X54Y25         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/load_Store_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.298ns  (logic 0.580ns (25.239%)  route 1.718ns (74.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.559    -0.970    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X51Y19         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/load_Store_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/load_Store_i_reg/Q
                         net (fo=12, routed)          1.718     1.204    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/load_Store_i
    SLICE_X61Y21         LUT5 (Prop_lut5_I0_O)        0.124     1.328 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.328    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X61Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.506     2.962    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.715ns  (logic 0.478ns (27.865%)  route 1.237ns (72.135%))
  Logic Levels:           0  
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.628    -0.901    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X60Y17         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.478    -0.423 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/Q
                         net (fo=3, routed)           1.237     0.815    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X61Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.963    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X61Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 0.456ns (32.146%)  route 0.963ns (67.854%))
  Logic Levels:           0  
  Clock Path Skew:        3.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.620    -0.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y27         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.963     0.510    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[2]
    SLICE_X61Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     2.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.062%)  route 0.923ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.624    -0.905    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X65Y28         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/Q
                         net (fo=2, routed)           0.923     0.475    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[1]
    SLICE_X62Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     2.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.337ns  (logic 0.456ns (34.111%)  route 0.881ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        3.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.620    -0.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X63Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          0.881     0.428    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X61Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.963    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X61Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.202ns  (logic 0.456ns (37.940%)  route 0.746ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.623    -0.906    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X59Y28         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.746     0.296    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]
    SLICE_X61Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     2.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y31         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.187ns  (logic 0.518ns (43.639%)  route 0.669ns (56.361%))
  Logic Levels:           0  
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.623    -0.906    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y28         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.669     0.281    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[10]
    SLICE_X62Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     2.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.183ns  (logic 0.518ns (43.803%)  route 0.665ns (56.197%))
  Logic Levels:           0  
  Clock Path Skew:        3.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.619    -0.910    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.665     0.273    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[9]
    SLICE_X62Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     2.964    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.619ns  (logic 0.337ns (54.473%)  route 0.282ns (45.527%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.506    -1.505    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y28         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.337    -1.168 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.282    -0.886    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624     3.314    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.619ns  (logic 0.337ns (54.445%)  route 0.282ns (45.555%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.506    -1.505    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y28         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.337    -1.168 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.282    -0.886    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624     3.314    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.367ns (59.010%)  route 0.255ns (40.990%))
  Logic Levels:           0  
  Clock Path Skew:        4.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.504    -1.507    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.140 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.255    -0.885    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[17]
    SLICE_X63Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.311    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.153%)  route 0.285ns (45.847%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.506    -1.505    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X58Y28         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.337    -1.168 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/Q
                         net (fo=1, routed)           0.285    -0.883    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624     3.314    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X59Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        4.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    -1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.507    -1.504    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y20         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.367    -1.137 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.278    -0.859    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[13]
    SLICE_X61Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623     3.313    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.367ns (56.542%)  route 0.282ns (43.458%))
  Logic Levels:           0  
  Clock Path Skew:        4.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    -1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.507    -1.504    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.137 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.282    -0.855    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[24]
    SLICE_X62Y23         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620     3.310    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y23         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.367ns (56.138%)  route 0.287ns (43.862%))
  Logic Levels:           0  
  Clock Path Skew:        4.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.504    -1.507    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.140 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.287    -0.853    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[29]
    SLICE_X63Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.311    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.367ns (55.880%)  route 0.290ns (44.120%))
  Logic Levels:           0  
  Clock Path Skew:        4.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.503    -1.508    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X61Y23         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.141 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.290    -0.851    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[22]
    SLICE_X62Y23         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.620     3.310    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y23         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.662ns  (logic 0.367ns (55.445%)  route 0.295ns (44.555%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.502    -1.509    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X62Y24         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.142 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.295    -0.847    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[32]
    SLICE_X63Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.621     3.311    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y22         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.713ns  (logic 0.418ns (58.611%)  route 0.295ns (41.389%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.315ns
    Source Clock Delay      (SCD):    -1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.506    -1.505    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X60Y28         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.418    -1.087 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.295    -0.792    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[11]
    SLICE_X62Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.315    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.883ns  (logic 1.790ns (18.113%)  route 8.093ns (81.887%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.516    24.174    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.152    24.326 r  mb_block_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.027    25.353    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.326    25.679 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.659    26.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I1_O)        0.124    26.462 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.859    28.320    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X63Y55         LUT2 (Prop_lut2_I0_O)        0.154    28.474 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           1.107    29.581    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X64Y51         LUT6 (Prop_lut6_I0_O)        0.327    29.908 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    29.908    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.510     2.965    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.741ns  (logic 1.790ns (18.377%)  route 7.951ns (81.623%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.516    24.174    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.152    24.326 r  mb_block_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.027    25.353    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.326    25.679 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.659    26.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I1_O)        0.124    26.462 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.859    28.320    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X63Y55         LUT2 (Prop_lut2_I0_O)        0.154    28.474 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.965    29.439    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X64Y51         LUT6 (Prop_lut6_I0_O)        0.327    29.766 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    29.766    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.510     2.965    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.245ns  (logic 1.433ns (17.380%)  route 6.812ns (82.620%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.658 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.516    24.174    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.152    24.326 f  mb_block_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.027    25.353    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.326    25.679 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.659    26.338    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I1_O)        0.124    26.462 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.685    28.147    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I0_O)        0.124    28.271 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.271    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X64Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.063ns (18.071%)  route 4.819ns (81.929%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.153    22.687 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.407    23.093    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I5_O)        0.327    23.420 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.488    25.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X56Y19         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X56Y19         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.063ns (18.071%)  route 4.819ns (81.929%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.153    22.687 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.407    23.093    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I5_O)        0.327    23.420 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.488    25.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X56Y19         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X56Y19         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 1.063ns (18.515%)  route 4.678ns (81.485%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.153    22.687 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.407    23.093    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I5_O)        0.327    23.420 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.346    25.767    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X56Y21         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441     2.897    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X56Y21         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.406ns  (logic 1.063ns (19.663%)  route 4.343ns (80.337%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.153    22.687 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.407    23.093    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I5_O)        0.327    23.420 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.011    25.432    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X56Y23         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.894    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X56Y23         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.256ns  (logic 1.063ns (20.223%)  route 4.193ns (79.777%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.153    22.687 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.407    23.093    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I5_O)        0.327    23.420 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.861    25.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X56Y24         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.436     2.892    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X56Y24         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 1.063ns (20.801%)  route 4.047ns (79.199%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.153    22.687 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.407    23.093    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I5_O)        0.327    23.420 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.716    25.136    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc__0
    SLICE_X56Y29         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X56Y29         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.078ns  (logic 1.063ns (20.932%)  route 4.015ns (79.068%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    3.359ns = ( 20.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.626    20.026    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.459    20.485 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.094    21.579    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    21.703 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831    22.534    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.153    22.687 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.407    23.093    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I5_O)        0.327    23.420 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.683    25.104    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X56Y25         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.436     2.892    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X56Y25         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.080%)  route 0.201ns (51.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.232    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.373 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.201     1.574    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X64Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.619 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.619    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X64Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.588    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.191ns (58.876%)  route 0.133ns (41.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.230ns = ( 17.896 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592    17.896    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.146    18.042 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.133    18.176    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X60Y52         LUT5 (Prop_lut5_I3_O)        0.045    18.221 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.221    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X60Y52         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.586    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y52         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.071ns (4.511%)  route 1.503ns (95.489%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.686    17.991    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X60Y52         LUT6 (Prop_lut6_I0_O)        0.045    18.036 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.204    18.240    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X60Y52         FDPE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.586    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y52         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.236ns (50.809%)  route 0.228ns (49.191%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.232ns = ( 17.898 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.898    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.146    18.044 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.153    18.197    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X64Y51         LUT6 (Prop_lut6_I0_O)        0.045    18.242 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_2/O
                         net (fo=4, routed)           0.075    18.318    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun137_out
    SLICE_X64Y51         LUT6 (Prop_lut6_I2_O)        0.045    18.363 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    18.363    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.588    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.236ns (50.591%)  route 0.230ns (49.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.232ns = ( 17.898 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.898    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.146    18.044 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.153    18.197    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X64Y51         LUT6 (Prop_lut6_I0_O)        0.045    18.242 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_2/O
                         net (fo=4, routed)           0.077    18.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun137_out
    SLICE_X64Y51         LUT6 (Prop_lut6_I2_O)        0.045    18.365 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    18.365    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.864     1.588    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.212ns (41.089%)  route 0.304ns (58.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 18.252 - 16.667 ) 
    Source Clock Delay      (SCD):    1.231ns = ( 17.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.593    17.897    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y51         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDCE (Prop_fdce_C_Q)         0.167    18.064 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.200    18.264    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y51         LUT1 (Prop_lut1_I0_O)        0.045    18.309 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.104    18.413    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/D
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694    17.361    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.390 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863    18.252    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.212ns (38.189%)  route 0.343ns (61.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.231ns = ( 17.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.593    17.897    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y51         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDCE (Prop_fdce_C_Q)         0.167    18.064 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.230    18.295    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I1_O)        0.045    18.340 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.113    18.452    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X64Y53         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.587    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y53         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.212ns (38.189%)  route 0.343ns (61.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.231ns = ( 17.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.593    17.897    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y51         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDCE (Prop_fdce_C_Q)         0.167    18.064 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.230    18.295    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I1_O)        0.045    18.340 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.113    18.452    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X64Y53         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.587    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y53         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.191ns (34.129%)  route 0.369ns (65.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.232ns = ( 17.898 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.898    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.146    18.044 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.161    18.206    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[5]
    SLICE_X63Y52         LUT6 (Prop_lut6_I1_O)        0.045    18.251 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.207    18.458    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X63Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.587    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.191ns (34.129%)  route 0.369ns (65.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.232ns = ( 17.898 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.594    17.898    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.146    18.044 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.161    18.206    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[5]
    SLICE_X63Y52         LUT6 (Prop_lut6_I1_O)        0.045    18.251 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.207    18.458    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X63Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.587    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X63Y54         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.124ns (3.200%)  route 3.751ns (96.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.130     3.130    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     3.254 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.620     3.875    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X63Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.510     3.002    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.124ns (3.200%)  route 3.751ns (96.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.130     3.130    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     3.254 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.620     3.875    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X63Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.510     3.002    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.124ns (3.200%)  route 3.751ns (96.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.130     3.130    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     3.254 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.620     3.875    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X63Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.510     3.002    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.835ns  (logic 0.124ns (3.234%)  route 3.711ns (96.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.130     3.130    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     3.254 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.580     3.835    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X61Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.509     3.001    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.835ns  (logic 0.124ns (3.234%)  route 3.711ns (96.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.130     3.130    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     3.254 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.580     3.835    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X61Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.509     3.001    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.835ns  (logic 0.124ns (3.234%)  route 3.711ns (96.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.130     3.130    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     3.254 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.580     3.835    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X61Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.509     3.001    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.835ns  (logic 0.124ns (3.234%)  route 3.711ns (96.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.130     3.130    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     3.254 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.580     3.835    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X61Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.509     3.001    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.835ns  (logic 0.124ns (3.234%)  route 3.711ns (96.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.130     3.130    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     3.254 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.580     3.835    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X61Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.509     3.001    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.749ns  (logic 0.124ns (3.308%)  route 3.625ns (96.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.080     3.080    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X61Y52         LUT5 (Prop_lut5_I0_O)        0.124     3.204 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.545     3.749    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.510    19.668    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.749ns  (logic 0.124ns (3.308%)  route 3.625ns (96.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.080     3.080    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X61Y52         LUT5 (Prop_lut5_I0_O)        0.124     3.204 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.545     3.749    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.510    19.668    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.045ns (3.101%)  route 1.406ns (96.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.280     1.280    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.325 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.126     1.451    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X61Y53         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.273    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.045ns (3.101%)  route 1.406ns (96.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.280     1.280    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.325 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.126     1.451    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X61Y53         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.273    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.045ns (3.101%)  route 1.406ns (96.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.280     1.280    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.325 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.126     1.451    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X61Y53         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.273    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.045ns (3.101%)  route 1.406ns (96.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.280     1.280    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.325 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.126     1.451    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X61Y53         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.273    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y53         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.045ns (2.972%)  route 1.469ns (97.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.280     1.280    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.325 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.189     1.514    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X61Y54         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.607    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y54         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.045ns (2.972%)  route 1.469ns (97.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.280     1.280    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.325 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.189     1.514    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X61Y54         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.607    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y54         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.045ns (2.972%)  route 1.469ns (97.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.280     1.280    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.325 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.189     1.514    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X61Y54         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.607    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y54         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.045ns (2.972%)  route 1.469ns (97.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.280     1.280    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.325 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.189     1.514    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X61Y54         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.607    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y54         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.045ns (2.934%)  route 1.488ns (97.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.351     1.351    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X61Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.396 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.137     1.533    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.276    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.045ns (2.934%)  route 1.488ns (97.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.351     1.351    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X61Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.396 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.137     1.533    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864    18.276    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_0_0_1
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.172ns  (logic 0.642ns (29.562%)  route 1.530ns (70.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.620    -0.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.391 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.833     0.443    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.124     0.567 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.697     1.263    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X63Y24         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.502     2.995    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y24         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.004ns  (logic 0.668ns (33.332%)  route 1.336ns (66.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.624    -0.905    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y28         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.651     0.264    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.150     0.414 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.686     1.100    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X64Y25         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.502     2.995    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y25         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.758ns  (logic 0.518ns (29.466%)  route 1.240ns (70.534%))
  Logic Levels:           0  
  Clock Path Skew:        3.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.618    -0.911    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y24         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.393 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           1.240     0.847    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X64Y27         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505     2.998    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y27         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.247%)  route 0.802ns (63.753%))
  Logic Levels:           0  
  Clock Path Skew:        3.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.620    -0.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X65Y23         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.453 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.802     0.349    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X64Y23         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.997    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.247%)  route 0.802ns (63.753%))
  Logic Levels:           0  
  Clock Path Skew:        3.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.620    -0.909    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X65Y23         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.453 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.802     0.349    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X64Y23         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.997    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.007ns  (logic 0.456ns (45.303%)  route 0.551ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.625    -0.904    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.551     0.103    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X63Y28         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     3.000    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y28         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.831ns  (logic 0.367ns (44.188%)  route 0.464ns (55.812%))
  Logic Levels:           0  
  Clock Path Skew:        4.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.508    -1.503    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y29         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.367    -1.136 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.464    -0.672    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X63Y28         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.624     3.358    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y28         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.061ns  (logic 0.367ns (34.589%)  route 0.694ns (65.411%))
  Logic Levels:           0  
  Clock Path Skew:        4.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.504    -1.507    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X65Y23         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.140 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.694    -0.446    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X64Y23         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.620     3.354    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.061ns  (logic 0.367ns (34.589%)  route 0.694ns (65.411%))
  Logic Levels:           0  
  Clock Path Skew:        4.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.504    -1.507    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X65Y23         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.140 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.694    -0.446    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X64Y23         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.620     3.354    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.376ns  (logic 0.518ns (37.649%)  route 0.858ns (62.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    -1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.504    -1.507    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y26         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.418    -1.089 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.271    -0.818    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.100    -0.718 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.587    -0.131    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X63Y24         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.618     3.352    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y24         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.430ns  (logic 0.461ns (32.231%)  route 0.969ns (67.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    -1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.505    -1.506    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X63Y27         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.139 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=6, routed)           0.394    -0.745    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.094    -0.651 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.576    -0.076    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X64Y25         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.618     3.352    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y25         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.495ns  (logic 0.418ns (27.961%)  route 1.077ns (72.039%))
  Logic Levels:           0  
  Clock Path Skew:        4.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.502    -1.509    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X64Y24         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.418    -1.091 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           1.077    -0.014    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X64Y27         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621     3.355    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y27         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.666ns  (logic 0.915ns (16.149%)  route 4.751ns (83.851%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.627     3.316    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     3.834 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.780     4.614    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.738 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831     5.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124     5.694 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293     6.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149     7.136 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.846     8.982    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     3.000    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.666ns  (logic 0.915ns (16.149%)  route 4.751ns (83.851%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.627     3.316    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     3.834 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.780     4.614    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.738 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831     5.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124     5.694 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293     6.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149     7.136 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.846     8.982    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     3.000    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.666ns  (logic 0.915ns (16.149%)  route 4.751ns (83.851%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.627     3.316    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     3.834 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.780     4.614    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.738 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831     5.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124     5.694 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293     6.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149     7.136 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.846     8.982    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     3.000    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.666ns  (logic 0.915ns (16.149%)  route 4.751ns (83.851%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.627     3.316    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     3.834 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.780     4.614    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.738 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831     5.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124     5.694 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293     6.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149     7.136 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.846     8.982    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     3.000    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 0.915ns (16.585%)  route 4.602ns (83.415%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.627     3.316    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     3.834 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.780     4.614    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.738 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831     5.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124     5.694 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293     6.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149     7.136 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.697     8.833    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X63Y24         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.502     2.995    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X63Y24         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.228ns  (logic 0.915ns (17.504%)  route 4.313ns (82.496%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.627     3.316    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     3.834 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.780     4.614    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.738 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831     5.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124     5.694 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293     6.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149     7.136 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.408     8.544    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X62Y27         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505     2.998    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y27         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.206ns  (logic 0.915ns (17.576%)  route 4.291ns (82.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.627     3.316    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     3.834 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.780     4.614    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.738 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831     5.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124     5.694 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293     6.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149     7.136 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.386     8.522    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y25         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.502     2.995    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y25         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 0.915ns (18.649%)  route 3.991ns (81.351%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.627     3.316    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     3.834 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.780     4.614    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.738 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831     5.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124     5.694 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293     6.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.149     7.136 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.086     8.223    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X64Y27         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505     2.998    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y27         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 0.890ns (18.228%)  route 3.993ns (81.772%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.627     3.316    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     3.834 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.780     4.614    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.738 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831     5.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124     5.694 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293     6.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.088     8.199    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.997    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 0.890ns (18.228%)  route 3.993ns (81.772%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.627     3.316    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X64Y52         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.518     3.834 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.780     4.614    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.738 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.831     5.570    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X62Y50         LUT4 (Prop_lut4_I0_O)        0.124     5.694 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.293     6.987    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X63Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.088     8.199    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.997    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.592     1.212    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y55         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.141     1.353 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.110     1.463    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X61Y54         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.607    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y54         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.592     1.212    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y55         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.141     1.353 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.474    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X61Y54         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.607    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y54         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.592     1.212    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y55         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.141     1.353 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.122     1.475    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X61Y54         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.607    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y54         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.592     1.212    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X61Y55         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.141     1.353 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.122     1.475    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X61Y54         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.607    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y54         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.213    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     1.377 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.119     1.496    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X61Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.608    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y51         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.984%)  route 0.124ns (43.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.213    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X60Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     1.377 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.124     1.501    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X63Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.610    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y50         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.292%)  route 0.177ns (55.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.587     1.207    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y19         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.177     1.525    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.854     1.599    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.006%)  route 0.179ns (55.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.587     1.207    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y19         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.179     1.527    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.854     1.599    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.711%)  route 0.182ns (56.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.586     1.206    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y20         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.347 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.182     1.528    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.596    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y23         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.840%)  route 0.202ns (61.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.587     1.207    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y19         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.128     1.335 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.202     1.536    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.854     1.599    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X64Y21         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_ip_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           1.671    -0.858    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     1.453 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.453    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           1.671    -0.858    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     1.452 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.452    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           1.665    -0.864    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     1.447 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           1.666    -0.863    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     1.447 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           1.665    -0.864    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     1.446 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           1.666    -0.863    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     1.446 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           1.663    -0.866    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     1.433 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.433    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.575    -0.954    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           1.663    -0.866    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     1.432 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.432    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580    -0.619    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     0.333 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.333    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580    -0.619    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     0.334 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.334    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           0.582    -0.617    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     0.346 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581    -0.618    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     0.346 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           0.582    -0.617    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     0.347 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581    -0.618    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     0.347 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           0.584    -0.615    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     0.349 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.349    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_ip_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.549    -0.650    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=8, routed)           0.584    -0.615    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     0.350 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.350    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_0_0_1
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.717ns  (logic 3.858ns (28.123%)  route 9.859ns (71.877%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    -0.903    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.447 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.672     3.225    mb_block_i/hdmi_tc_v2_0/inst/hex_b/axi_aresetn
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.124     3.349 r  mb_block_i/hdmi_tc_v2_0/inst/hex_b/hex_seg_b_0[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.943     4.292    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[6]_INST_0_i_1_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.416 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.452     4.868    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[6]_INST_0_i_3_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.992 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.683     5.675    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[6]_INST_0_i_1_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.799 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[6]_INST_0/O
                         net (fo=1, routed)           4.109     9.908    hex_seg_b_0_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    12.814 r  hex_seg_b_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.814    hex_seg_b_0[6]
    E5                                                                r  hex_seg_b_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.929ns  (logic 4.060ns (34.038%)  route 7.869ns (65.962%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.563    -0.966    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X34Y42         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[3]/Q
                         net (fo=27, routed)          2.119     1.671    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[6]_0[3]
    SLICE_X29Y35         LUT4 (Prop_lut4_I0_O)        0.124     1.795 f  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.947     2.743    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[0]_INST_0_i_3_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.867 f  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.030     3.896    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[0]_INST_0_i_1_n_0
    SLICE_X30Y36         LUT4 (Prop_lut4_I0_O)        0.152     4.048 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[0]_INST_0/O
                         net (fo=1, routed)           3.773     7.821    hex_seg_b_0_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         3.142    10.963 r  hex_seg_b_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.963    hex_seg_b_0[0]
    F3                                                                r  hex_seg_b_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.415ns  (logic 3.790ns (33.198%)  route 7.626ns (66.802%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.563    -0.966    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X34Y42         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[3]/Q
                         net (fo=27, routed)          2.574     2.126    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[6]_0[3]
    SLICE_X28Y36         LUT4 (Prop_lut4_I3_O)        0.124     2.250 f  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.655     2.905    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[1]_INST_0_i_4_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.029 f  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.805     3.834    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[1]_INST_0_i_1_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.124     3.958 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[1]_INST_0/O
                         net (fo=1, routed)           3.592     7.550    hex_seg_b_0_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    10.450 r  hex_seg_b_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.450    hex_seg_b_0[1]
    G5                                                                r  hex_seg_b_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.972ns  (logic 3.495ns (31.850%)  route 7.478ns (68.150%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    -0.903    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.447 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.517     3.070    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aresetn
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     3.194 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[4]_INST_0/O
                         net (fo=1, routed)           3.961     7.155    hex_seg_b_0_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    10.069 r  hex_seg_b_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.069    hex_seg_b_0[4]
    F4                                                                r  hex_seg_b_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.944ns  (logic 4.027ns (36.797%)  route 6.917ns (63.203%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.563    -0.966    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X34Y42         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[3]/Q
                         net (fo=27, routed)          2.574     2.126    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[6]_0[3]
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.152     2.278 f  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.627     2.906    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[5]_INST_0_i_4_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.332     3.238 f  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     3.671    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[5]_INST_0_i_2_n_0
    SLICE_X29Y36         LUT4 (Prop_lut4_I3_O)        0.124     3.795 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[5]_INST_0/O
                         net (fo=1, routed)           3.283     7.077    hex_seg_b_0_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901     9.979 r  hex_seg_b_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.979    hex_seg_b_0[5]
    H3                                                                r  hex_seg_b_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.748ns  (logic 3.996ns (37.184%)  route 6.751ns (62.816%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.563    -0.966    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aclk
    SLICE_X34Y42         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[3]/Q
                         net (fo=27, routed)          2.119     1.671    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/cursor_x_out_reg[6]_0[3]
    SLICE_X29Y35         LUT4 (Prop_lut4_I3_O)        0.150     1.821 f  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.803     2.624    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[2]_INST_0_i_4_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I5_O)        0.326     2.950 f  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.313     3.263    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[2]_INST_0_i_2_n_0
    SLICE_X30Y36         LUT4 (Prop_lut4_I3_O)        0.124     3.387 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[2]_INST_0/O
                         net (fo=1, routed)           3.517     6.904    hex_seg_b_0_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878     9.782 r  hex_seg_b_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.782    hex_seg_b_0[2]
    J3                                                                r  hex_seg_b_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.716ns  (logic 4.226ns (39.440%)  route 6.489ns (60.560%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.567    -0.962    mb_block_i/usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y43         FDRE                                         r  mb_block_i/usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  mb_block_i/usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=8, routed)           1.078     0.572    mb_block_i/hdmi_tc_v2_0/keycode_0[14]
    SLICE_X47Y44         LUT4 (Prop_lut4_I2_O)        0.153     0.725 r  mb_block_i/hdmi_tc_v2_0/hex_seg_a_0[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.099     1.824    mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0_6_sn_1
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.327     2.151 r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.670     2.821    mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0[6]_INST_0_i_1_n_0
    SLICE_X46Y47         LUT4 (Prop_lut4_I0_O)        0.152     2.973 r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0[6]_INST_0/O
                         net (fo=1, routed)           3.643     6.616    hex_seg_a_0_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.138     9.754 r  hex_seg_a_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.754    hex_seg_a_0[6]
    C4                                                                r  hex_seg_a_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.499ns  (logic 3.962ns (37.734%)  route 6.537ns (62.266%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.568    -0.961    mb_block_i/usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y47         FDRE                                         r  mb_block_i/usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  mb_block_i/usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=8, routed)           1.204     0.699    mb_block_i/hdmi_tc_v2_0/keycode_0[11]
    SLICE_X44Y48         LUT4 (Prop_lut4_I0_O)        0.124     0.823 f  mb_block_i/hdmi_tc_v2_0/hex_seg_a_0[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.669     1.492    mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0[3]_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.616 f  mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.936     2.552    mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0[3]_INST_0_i_2_n_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.146     2.698 r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0[3]_INST_0/O
                         net (fo=1, routed)           3.729     6.427    hex_seg_a_0_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.112     9.539 r  hex_seg_a_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.539    hex_seg_a_0[3]
    C5                                                                r  hex_seg_a_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.386ns  (logic 3.478ns (33.484%)  route 6.908ns (66.516%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.626    -0.903    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X58Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.447 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.561     3.114    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/axi_aresetn
    SLICE_X32Y35         LUT4 (Prop_lut4_I2_O)        0.124     3.238 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[3]_INST_0/O
                         net (fo=1, routed)           3.348     6.585    hex_seg_b_0_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898     9.483 r  hex_seg_b_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.483    hex_seg_b_0[3]
    H4                                                                r  hex_seg_b_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.192ns  (logic 4.199ns (41.196%)  route 5.993ns (58.804%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.567    -0.962    mb_block_i/usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y43         FDRE                                         r  mb_block_i/usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  mb_block_i/usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=8, routed)           0.817     0.312    mb_block_i/hdmi_tc_v2_0/keycode_0[12]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.152     0.464 f  mb_block_i/hdmi_tc_v2_0/hex_seg_a_0[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.959     1.423    mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0_5_sn_1
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.332     1.755 f  mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.680     2.435    mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0[5]_INST_0_i_1_n_0
    SLICE_X46Y48         LUT4 (Prop_lut4_I1_O)        0.150     2.585 r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0[5]_INST_0/O
                         net (fo=1, routed)           3.536     6.122    hex_seg_a_0_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.109     9.230 r  hex_seg_a_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.230    hex_seg_a_0[5]
    D6                                                                r  hex_seg_a_0[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 1.384ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.587    -0.612    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y10         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.177    -0.435 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.434    usb_spi_sclk_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.207     0.773 r  usb_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.773    usb_spi_sclk
    V14                                                               r  usb_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.351ns (58.711%)  route 0.950ns (41.289%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.565    -0.634    mb_block_i/hdmi_tc_v2_0/inst/hex_a/axi_aclk
    SLICE_X47Y49         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[16]/Q
                         net (fo=23, routed)          0.158    -0.336    mb_block_i/hdmi_tc_v2_0/inst/hex_a/p_0_in[1]
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.291 r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_grid_a_0[1]_INST_0/O
                         net (fo=1, routed)           0.792     0.502    hex_grid_a_0_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     1.666 r  hex_grid_a_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.666    hex_grid_a_0[1]
    H6                                                                r  hex_grid_a_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.357ns (56.206%)  route 1.058ns (43.794%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.565    -0.634    mb_block_i/hdmi_tc_v2_0/inst/hex_a/axi_aclk
    SLICE_X47Y48         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[15]/Q
                         net (fo=13, routed)          0.312    -0.181    mb_block_i/hdmi_tc_v2_0/inst/hex_a/p_0_in[0]
    SLICE_X46Y47         LUT3 (Prop_lut3_I0_O)        0.045    -0.136 r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_grid_a_0[0]_INST_0/O
                         net (fo=1, routed)           0.745     0.609    hex_grid_a_0_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.171     1.781 r  hex_grid_a_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.781    hex_grid_a_0[0]
    G6                                                                r  hex_grid_a_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hex_b/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_b_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.426ns (52.138%)  route 1.309ns (47.862%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.559    -0.640    mb_block_i/hdmi_tc_v2_0/inst/hex_b/axi_aclk
    SLICE_X36Y36         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hex_b/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.499 f  mb_block_i/hdmi_tc_v2_0/inst/hex_b/counter_reg[16]/Q
                         net (fo=24, routed)          0.502     0.003    mb_block_i/hdmi_tc_v2_0/inst/hex_b/p_0_in[1]
    SLICE_X42Y49         LUT3 (Prop_lut3_I2_O)        0.047     0.050 r  mb_block_i/hdmi_tc_v2_0/inst/hex_b/hex_grid_b_0[3]_INST_0/O
                         net (fo=1, routed)           0.807     0.856    hex_grid_b_0_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.238     2.094 r  hex_grid_b_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.094    hex_grid_b_0[3]
    H5                                                                r  hex_grid_b_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.334ns (48.309%)  route 1.427ns (51.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.564    -0.635    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X36Y49         FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           1.427     0.933    usb_spi_ss_OBUF
    T12                  OBUF (Prop_obuf_I_O)         1.193     2.126 r  usb_spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     2.126    usb_spi_ss
    T12                                                               r  usb_spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.350ns (48.858%)  route 1.413ns (51.142%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.565    -0.634    mb_block_i/hdmi_tc_v2_0/inst/hex_a/axi_aclk
    SLICE_X47Y49         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.493 f  mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[16]/Q
                         net (fo=23, routed)          0.162    -0.332    mb_block_i/hdmi_tc_v2_0/inst/hex_a/p_0_in[1]
    SLICE_X46Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.287 r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_seg_a_0[0]_INST_0/O
                         net (fo=1, routed)           1.251     0.965    hex_seg_a_0_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.164     2.128 r  hex_seg_a_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.128    hex_seg_a_0[0]
    E6                                                                r  hex_seg_a_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.361ns (49.133%)  route 1.410ns (50.867%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.565    -0.634    mb_block_i/hdmi_tc_v2_0/inst/hex_a/axi_aclk
    SLICE_X47Y49         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.493 f  mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[16]/Q
                         net (fo=23, routed)          0.244    -0.249    mb_block_i/hdmi_tc_v2_0/inst/hex_a/p_0_in[1]
    SLICE_X46Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.204 r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_grid_a_0[2]_INST_0/O
                         net (fo=1, routed)           1.165     0.961    hex_grid_a_0_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     2.137 r  hex_grid_a_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.137    hex_grid_a_0[2]
    C3                                                                r  hex_grid_a_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.348ns (48.438%)  route 1.435ns (51.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.562    -0.637    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X36Y50         FDSE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDSE (Prop_fdse_C_Q)         0.141    -0.496 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           1.435     0.939    usb_spi_mosi_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.207     2.146 r  usb_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     2.146    usb_spi_mosi
    V15                                                               r  usb_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hex_b/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.351ns (47.864%)  route 1.472ns (52.136%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.559    -0.640    mb_block_i/hdmi_tc_v2_0/inst/hex_b/axi_aclk
    SLICE_X36Y35         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hex_b/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_i/hdmi_tc_v2_0/inst/hex_b/counter_reg[15]/Q
                         net (fo=17, routed)          0.394    -0.105    mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/p_0_in[0]
    SLICE_X29Y36         LUT4 (Prop_lut4_I2_O)        0.045    -0.060 r  mb_block_i/hdmi_tc_v2_0/inst/kc_mapper/hex_seg_b_0[5]_INST_0/O
                         net (fo=1, routed)           1.078     1.018    hex_seg_b_0_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     2.183 r  hex_seg_b_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.183    hex_seg_b_0[5]
    H3                                                                r  hex_seg_b_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.366ns (48.062%)  route 1.477ns (51.938%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.565    -0.634    mb_block_i/hdmi_tc_v2_0/inst/hex_a/axi_aclk
    SLICE_X47Y48         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.493 f  mb_block_i/hdmi_tc_v2_0/inst/hex_a/counter_reg[15]/Q
                         net (fo=13, routed)          0.311    -0.182    mb_block_i/hdmi_tc_v2_0/inst/hex_a/p_0_in[0]
    SLICE_X46Y47         LUT3 (Prop_lut3_I0_O)        0.045    -0.137 r  mb_block_i/hdmi_tc_v2_0/inst/hex_a/hex_grid_a_0[3]_INST_0/O
                         net (fo=1, routed)           1.165     1.028    hex_grid_a_0_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.180     2.209 r  hex_grid_a_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.209    hex_grid_a_0[3]
    B3                                                                r  hex_grid_a_0[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_ip_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_ip_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_ip_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.731 f  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.265    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.294 f  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817     4.110    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375     2.735 f  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.265    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkfbout_clk_wiz_ip
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.294 f  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.110    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_ip
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_ip_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    -1.554    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129    -4.683 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkfbout_clk_wiz_ip
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.554    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_ip
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mb_block_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_block_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_block_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    mb_block_i/clk_wiz_0/inst/clkfbout_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.294 f  mb_block_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    mb_block_i/clk_wiz_0/inst/clkfbout_buf_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_block_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clkfbout_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    mb_block_i/clk_wiz_0/inst/clkfbout_buf_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_block_clk_wiz_0_0_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 play_switch
                            (input port)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.471ns  (logic 3.703ns (35.366%)  route 6.768ns (64.634%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  play_switch (IN)
                         net (fo=0)                   0.000     0.000    play_switch
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 f  play_switch_IBUF_inst/O
                         net (fo=1, routed)           3.115     4.440    PhraseData_1/play_switch_IBUF
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.152     4.592 f  PhraseData_1/i__carry_i_4__1/O
                         net (fo=16, routed)          0.686     5.278    PhraseData_1/play_switch
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.326     5.604 f  PhraseData_1/get_parameter2_carry_i_8/O
                         net (fo=8, routed)           0.803     6.407    PhraseData_1/bbstub_cursor_x[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I3_O)        0.352     6.759 r  PhraseData_1/i__carry_i_6__1/O
                         net (fo=1, routed)           0.310     7.069    PhraseData_1/i__carry_i_6__1_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.328     7.397 r  PhraseData_1/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     7.397    PhraseData_1/i__carry_i_3__1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.935 r  PhraseData_1/get_parameter2_inferred__5/i__carry/CO[2]
                         net (fo=3, routed)           0.600     8.535    PhraseData_1/get_parameter2_inferred__5/i__carry_n_1
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.310     8.845 f  PhraseData_1/mb_block_i_i_11/O
                         net (fo=2, routed)           0.311     9.156    PhraseData_1/mb_block_i_i_11_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  PhraseData_1/mb_block_i_i_10/O
                         net (fo=1, routed)           0.620     9.900    PhraseData_1/mb_block_i_i_10_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.024 f  PhraseData_1/mb_block_i_i_3/O
                         net (fo=3, routed)           0.323    10.347    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/selection_type[0]
    SLICE_X28Y34         LUT1 (Prop_lut1_I0_O)        0.124    10.471 r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes[8]_i_1/O
                         net (fo=1, routed)           0.000    10.471    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes[8]_i_1_n_0
    SLICE_X28Y34         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.441    -1.570    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/axi_aclk
    SLICE_X28Y34         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[8]/C

Slack:                    inf
  Source:                 play_switch
                            (input port)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.377ns  (logic 3.579ns (34.493%)  route 6.798ns (65.507%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  play_switch (IN)
                         net (fo=0)                   0.000     0.000    play_switch
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 f  play_switch_IBUF_inst/O
                         net (fo=1, routed)           3.115     4.440    PhraseData_1/play_switch_IBUF
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.152     4.592 f  PhraseData_1/i__carry_i_4__1/O
                         net (fo=16, routed)          0.686     5.278    PhraseData_1/play_switch
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.326     5.604 f  PhraseData_1/get_parameter2_carry_i_8/O
                         net (fo=8, routed)           0.803     6.407    PhraseData_1/bbstub_cursor_x[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I3_O)        0.352     6.759 r  PhraseData_1/i__carry_i_6__1/O
                         net (fo=1, routed)           0.310     7.069    PhraseData_1/i__carry_i_6__1_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.328     7.397 r  PhraseData_1/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     7.397    PhraseData_1/i__carry_i_3__1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.935 f  PhraseData_1/get_parameter2_inferred__5/i__carry/CO[2]
                         net (fo=3, routed)           0.600     8.535    PhraseData_1/get_parameter2_inferred__5/i__carry_n_1
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.310     8.845 r  PhraseData_1/mb_block_i_i_11/O
                         net (fo=2, routed)           0.311     9.156    PhraseData_1/mb_block_i_i_11_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  PhraseData_1/mb_block_i_i_10/O
                         net (fo=1, routed)           0.620     9.900    PhraseData_1/mb_block_i_i_10_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.024 r  PhraseData_1/mb_block_i_i_3/O
                         net (fo=3, routed)           0.353    10.377    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/selection_type[0]
    SLICE_X29Y33         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.440    -1.571    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/axi_aclk
    SLICE_X29Y33         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[5]/C

Slack:                    inf
  Source:                 play_switch
                            (input port)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.326ns  (logic 3.703ns (35.864%)  route 6.623ns (64.136%))
  Logic Levels:           10  (CARRY4=1 IBUF=1 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  play_switch (IN)
                         net (fo=0)                   0.000     0.000    play_switch
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 f  play_switch_IBUF_inst/O
                         net (fo=1, routed)           3.115     4.440    PhraseData_1/play_switch_IBUF
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.152     4.592 f  PhraseData_1/i__carry_i_4__1/O
                         net (fo=16, routed)          0.686     5.278    PhraseData_1/play_switch
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.326     5.604 f  PhraseData_1/get_parameter2_carry_i_8/O
                         net (fo=8, routed)           0.803     6.407    PhraseData_1/bbstub_cursor_x[3]
    SLICE_X30Y31         LUT5 (Prop_lut5_I3_O)        0.352     6.759 r  PhraseData_1/i__carry_i_6__1/O
                         net (fo=1, routed)           0.310     7.069    PhraseData_1/i__carry_i_6__1_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.328     7.397 r  PhraseData_1/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     7.397    PhraseData_1/i__carry_i_3__1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.935 r  PhraseData_1/get_parameter2_inferred__5/i__carry/CO[2]
                         net (fo=3, routed)           0.600     8.535    PhraseData_1/get_parameter2_inferred__5/i__carry_n_1
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.310     8.845 f  PhraseData_1/mb_block_i_i_11/O
                         net (fo=2, routed)           0.311     9.156    PhraseData_1/mb_block_i_i_11_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.280 f  PhraseData_1/mb_block_i_i_10/O
                         net (fo=1, routed)           0.620     9.900    PhraseData_1/mb_block_i_i_10_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.024 f  PhraseData_1/mb_block_i_i_3/O
                         net (fo=3, routed)           0.178    10.202    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/selection_type[0]
    SLICE_X29Y33         LUT1 (Prop_lut1_I0_O)        0.124    10.326 r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes[13]_i_1/O
                         net (fo=1, routed)           0.000    10.326    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/VRAM_pix_codes[13]
    SLICE_X29Y33         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.440    -1.571    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/axi_aclk
    SLICE_X29Y33         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[13]/C

Slack:                    inf
  Source:                 mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 0.124ns (3.032%)  route 3.966ns (96.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.966     3.966    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X57Y54         LUT4 (Prop_lut4_I0_O)        0.124     4.090 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.090    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X57Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.443    -1.569    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X57Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.455    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.533    -1.479    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.223    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.859    -0.848    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.853ns  (logic 0.045ns (2.428%)  route 1.808ns (97.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.808     1.808    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X57Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.853 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.853    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X57Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.834    -0.872    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X57Y54         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 play_switch
                            (input port)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.447ns  (logic 0.647ns (26.455%)  route 1.800ns (73.545%))
  Logic Levels:           5  (IBUF=1 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  play_switch (IN)
                         net (fo=0)                   0.000     0.000    play_switch
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  play_switch_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.737    PhraseData_1/play_switch_IBUF
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.043     1.780 r  PhraseData_1/i__carry_i_4__1/O
                         net (fo=16, routed)          0.339     2.119    PhraseData_1/play_switch
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.112     2.231 f  PhraseData_1/mb_block_i_i_15/O
                         net (fo=1, routed)           0.050     2.281    PhraseData_1/mb_block_i_i_15_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.326 f  PhraseData_1/mb_block_i_i_3/O
                         net (fo=3, routed)           0.076     2.402    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/selection_type[0]
    SLICE_X29Y33         LUT1 (Prop_lut1_I0_O)        0.045     2.447 r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes[13]_i_1/O
                         net (fo=1, routed)           0.000     2.447    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/VRAM_pix_codes[13]
    SLICE_X29Y33         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.826    -0.881    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/axi_aclk
    SLICE_X29Y33         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[13]/C

Slack:                    inf
  Source:                 play_switch
                            (input port)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.459ns  (logic 0.602ns (24.497%)  route 1.857ns (75.503%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  play_switch (IN)
                         net (fo=0)                   0.000     0.000    play_switch
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 f  play_switch_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.737    PhraseData_1/play_switch_IBUF
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.043     1.780 f  PhraseData_1/i__carry_i_4__1/O
                         net (fo=16, routed)          0.339     2.119    PhraseData_1/play_switch
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.112     2.231 r  PhraseData_1/mb_block_i_i_15/O
                         net (fo=1, routed)           0.050     2.281    PhraseData_1/mb_block_i_i_15_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.326 r  PhraseData_1/mb_block_i_i_3/O
                         net (fo=3, routed)           0.133     2.459    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/selection_type[0]
    SLICE_X29Y33         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.826    -0.881    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/axi_aclk
    SLICE_X29Y33         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[5]/C

Slack:                    inf
  Source:                 play_switch
                            (input port)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.508ns  (logic 0.647ns (25.808%)  route 1.861ns (74.192%))
  Logic Levels:           5  (IBUF=1 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  play_switch (IN)
                         net (fo=0)                   0.000     0.000    play_switch
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  play_switch_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.737    PhraseData_1/play_switch_IBUF
    SLICE_X31Y36         LUT4 (Prop_lut4_I2_O)        0.043     1.780 r  PhraseData_1/i__carry_i_4__1/O
                         net (fo=16, routed)          0.339     2.119    PhraseData_1/play_switch
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.112     2.231 f  PhraseData_1/mb_block_i_i_15/O
                         net (fo=1, routed)           0.050     2.281    PhraseData_1/mb_block_i_i_15_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.326 f  PhraseData_1/mb_block_i_i_3/O
                         net (fo=3, routed)           0.137     2.463    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/selection_type[0]
    SLICE_X28Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.508 r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes[8]_i_1/O
                         net (fo=1, routed)           0.000     2.508    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes[8]_i_1_n_0
    SLICE_X28Y34         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.827    -0.880    mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/axi_aclk
    SLICE_X28Y34         FDRE                                         r  mb_block_i/hdmi_tc_v2_0/inst/PixelCode_1/pix_codes_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_ip_1

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 0.124ns (2.326%)  route 5.206ns (97.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.317     2.317    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.889     5.330    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y17         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    -1.554    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -4.683 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.527    -1.485    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y17         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 0.124ns (2.348%)  route 5.157ns (97.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.317     2.317    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.840     5.281    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    -1.554    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -4.683 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.527    -1.485    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.247ns  (logic 0.124ns (2.363%)  route 5.123ns (97.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.317     2.317    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.441 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.806     5.247    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X7Y27          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    -1.554    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -4.683 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.503    -1.508    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X7Y27          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.247ns  (logic 0.124ns (2.363%)  route 5.123ns (97.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.317     2.317    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.441 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.806     5.247    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X6Y27          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    -1.554    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -4.683 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.503    -1.508    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X6Y27          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.180ns  (logic 0.124ns (2.394%)  route 5.056ns (97.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.317     2.317    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.739     5.180    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/AR[0]
    OLOGIC_X0Y19         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    -1.554    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -4.683 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.523    -1.489    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/pix_clk
    OLOGIC_X0Y19         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 0.124ns (2.417%)  route 5.007ns (97.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.317     2.317    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.690     5.131    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/AR[0]
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    -1.554    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -4.683 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.523    -1.489    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/pix_clk
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.099ns  (logic 0.124ns (2.432%)  route 4.975ns (97.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.317     2.317    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.658     5.099    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    -1.554    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -4.683 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.520    -1.492    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.084ns  (logic 0.124ns (2.439%)  route 4.960ns (97.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.317     2.317    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.441 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.643     5.084    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X7Y25          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    -1.554    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -4.683 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.500    -1.511    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X7Y25          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.961ns  (logic 0.124ns (2.499%)  route 4.837ns (97.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.317     2.317    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.520     4.961    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    -1.554    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -4.683 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.520    -1.492    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 0.124ns (2.504%)  route 4.829ns (97.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.317     2.317    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.441 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.511     4.953    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X5Y25          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        1.457    -1.554    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -4.683 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.102    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         1.500    -1.511    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y25          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.045ns (2.580%)  route 1.699ns (97.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.036     1.036    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.081 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.663     1.744    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X6Y18          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.855    -0.852    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X6Y18          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.045ns (2.519%)  route 1.741ns (97.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.036     1.036    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.081 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.705     1.786    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X5Y19          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.854    -0.853    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X5Y19          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.045ns (2.519%)  route 1.741ns (97.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.036     1.036    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.081 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.705     1.786    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X5Y19          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.854    -0.853    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X5Y19          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.045ns (2.481%)  route 1.769ns (97.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.036     1.036    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.081 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.732     1.814    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X6Y20          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.853    -0.854    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X6Y20          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.045ns (2.375%)  route 1.850ns (97.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.036     1.036    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.081 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.814     1.895    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y20          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.855    -0.852    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y20          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.045ns (2.375%)  route 1.850ns (97.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.036     1.036    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.081 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.814     1.895    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X2Y20          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.855    -0.852    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y20          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[9]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.045ns (2.361%)  route 1.861ns (97.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.036     1.036    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.081 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.825     1.906    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y20          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.855    -0.852    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y20          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.045ns (2.361%)  route 1.861ns (97.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.036     1.036    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.081 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.825     1.906    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y20          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.855    -0.852    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y20          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[6]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.910ns  (logic 0.045ns (2.356%)  route 1.865ns (97.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.036     1.036    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.081 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.829     1.910    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y20          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.855    -0.852    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_ip_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.910ns  (logic 0.045ns (2.356%)  route 1.865ns (97.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.036     1.036    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X32Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.081 f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.829     1.910    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y20          FDCE                                         f  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_ip_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mb_block_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_i/clk_wiz_0/inst/clk_in1_mb_block_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_i/clk_wiz_0/inst/clk_out1_mb_block_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3357, routed)        0.817    -0.890    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -2.265 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.735    mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clk_out2_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_i/hdmi_tc_v2_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=148, routed)         0.855    -0.852    mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  mb_block_i/hdmi_tc_v2_0/inst/vga_to_hdmi/inst/encb/dout_reg[2]/C





