Analysis & Synthesis report for ex15_top
Fri Dec 08 14:04:18 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Dec 08 14:04:18 2017               ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name               ; ex15_top                                        ;
; Top-level Entity Name       ; ex15_top                                        ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ex15_top           ; ex15_top           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Fri Dec 08 14:04:09 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex15_op -c ex15_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ex15_top.v
    Info (12023): Found entity 1: ex15_top File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi2adc.v
    Info (12023): Found entity 1: spi2adc File: H:/VERI/part_3/ex15_op/spi2adc.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file spi2dac_v3.v
    Info (12023): Found entity 1: spi2dac_v3 File: H:/VERI/part_3/ex15_op/spi2dac_v3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: H:/VERI/part_3/ex15_op/ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pwm.v
    Info (12023): Found entity 1: pwm File: H:/VERI/part_3/ex15_op/pwm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file phase_acc.v
    Info (12023): Found entity 1: phase_acc File: H:/VERI/part_3/ex15_op/phase_acc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult File: H:/VERI/part_3/ex15_op/mult.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file hex_to_7seg.v
    Info (12023): Found entity 1: hex_to_7seg File: H:/VERI/part_3/ex15_op/hex_to_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: divider File: H:/VERI/part_3/ex15_op/divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd_16.v
    Info (12023): Found entity 1: bin2bcd_16 File: H:/VERI/part_3/ex15_op/bin2bcd_16.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file add3_ge5.v
    Info (12023): Found entity 1: add3_ge5 File: H:/VERI/part_3/ex15_op/add3_ge5.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at ex15_top.v(34): created implicit net for "SW" File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 34
Error (10206): Verilog HDL Module Declaration error at ex15_top.v(13): top module port "ADC_SDI" is not found in the port list File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 13
Error (10206): Verilog HDL Module Declaration error at ex15_top.v(13): top module port "ADC_CS" is not found in the port list File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 13
Error (10206): Verilog HDL Module Declaration error at ex15_top.v(13): top module port "ADC_SCK" is not found in the port list File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 13
Error (10206): Verilog HDL Module Declaration error at ex15_top.v(14): top module port "ADC_SDO" is not found in the port list File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 14
Critical Warning (10846): Verilog HDL Instantiation warning at ex15_top.v(23): instance has no name File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 23
Critical Warning (10846): Verilog HDL Instantiation warning at ex15_top.v(34): instance has no name File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 34
Critical Warning (10846): Verilog HDL Instantiation warning at ex15_top.v(37): instance has no name File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 37
Critical Warning (10846): Verilog HDL Instantiation warning at ex15_top.v(42): instance has no name File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 42
Critical Warning (10846): Verilog HDL Instantiation warning at ex15_top.v(43): instance has no name File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 43
Critical Warning (10846): Verilog HDL Instantiation warning at ex15_top.v(44): instance has no name File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 44
Critical Warning (10846): Verilog HDL Instantiation warning at ex15_top.v(45): instance has no name File: H:/VERI/part_3/ex15_op/ex15_top.v Line: 45
Info (144001): Generated suppressed messages file H:/VERI/part_3/ex15_op/output_files/ex15_top.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 9 warnings
    Error: Peak virtual memory: 831 megabytes
    Error: Processing ended: Fri Dec 08 14:04:19 2017
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/VERI/part_3/ex15_op/output_files/ex15_top.map.smsg.


