m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/simulation/modelsim
vJK_ff_tb
!s110 1679106427
!i10b 1
!s100 fmd=7N2UQ@HSS2CFE>4^43
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I5eTl2Q[a9b3KKm:ZezE9a1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1678951819
8C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/jk_flip_flop_testbench.v
FC:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/jk_flip_flop_testbench.v
!i122 1
L0 1 43
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1679106427.000000
!s107 C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/jk_flip_flop_testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop|C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/jk_flip_flop_testbench.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop
Z7 tCvgOpt 0
n@j@k_ff_tb
vjk_flip_flop
!s110 1679106426
!i10b 1
!s100 CGU2kS=BanbLIKE4>bLWi0
R1
Ie<V??8L<0bJOF@haaeOLW1
R2
R0
R3
8C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/jk_flip_flop.v
FC:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/jk_flip_flop.v
!i122 0
L0 2 40
R4
r1
!s85 0
31
!s108 1679106426.000000
!s107 C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/jk_flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop|C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/5.JK_Flip_Flop/jk_flip_flop.v|
!i113 1
R5
R6
R7
