<html>
<head>
<title>DPHY_CSR - RPi Registers</title>
</head>
<body>
<font face='sans-serif'><a href='index.html'>&lt;&lt; RPi Registers Index</a><br><br>
<h1>Register Region: DPHY_CSR (base: 0x7ee07000</h1>
<h2>Info</h2>
<table border=1><tr><th>Name</th><th>Value</th></tr>
<tr><td>description</td><td>SDRAM Data (pin) control</td></tr>
<tr><td>base</td><td>0x7ee07000</td></tr>
</table>

<h2>Registers</h2>
<table border=1><tr><th>Register Name</th><th>Address</th><th>Type</th><th>Width</th><th>Mask</th><th>Reset</th></tr>
<tr><td>DPHY_CSR_DQ_REV_ID</td><td>0x7ee07000</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_GLBL_DQ_DLL_RESET</td><td>0x7ee07004</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_GLBL_DQ_DLL_RECALIBRATE</td><td>0x7ee07008</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_GLBL_DQ_DLL_CNTRL</td><td>0x7ee0700c</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_GLBL_DQ_DLL_PHASE_LD_VL</td><td>0x7ee07010</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_GLBL_DQ_MSTR_DLL_BYP_EN</td><td>0x7ee07014</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_GLBL_MSTR_DLL_LOCK_STAT</td><td>0x7ee07018</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_BYTE0_SLAVE_DLL_OFFSET</td><td>0x7ee0701c</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_BYTE1_SLAVE_DLL_OFFSET</td><td>0x7ee07020</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_BYTE2_SLAVE_DLL_OFFSET</td><td>0x7ee07024</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_BYTE3_SLAVE_DLL_OFFSET</td><td>0x7ee07028</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_BYTE0_MASTER_DLL_OUTPUT</td><td>0x7ee0702c</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_BYTE1_MASTER_DLL_OUTPUT</td><td>0x7ee07030</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_BYTE2_MASTER_DLL_OUTPUT</td><td>0x7ee07034</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_BYTE3_MASTER_DLL_OUTPUT</td><td>0x7ee07038</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_NORM_READ_DQS_GATE_CTRL</td><td>0x7ee0703c</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_BOOT_READ_DQS_GATE_CTRL</td><td>0x7ee07040</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_PHY_FIFO_PNTRS</td><td>0x7ee07044</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_DQ_PHY_MISC_CTRL</td><td>0x7ee07048</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_DQ_PAD_DRV_SLEW_CTRL</td><td>0x7ee0704c</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_DQ_PAD_MISC_CTRL</td><td>0x7ee07050</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_DQ_PVT_COMP_CTRL</td><td>0x7ee07054</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_DQ_PVT_COMP_OVERRD_CTRL</td><td>0x7ee07058</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_DQ_PVT_COMP_STATUS</td><td>0x7ee0705c</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_DQ_PVT_COMP_DEBUG</td><td>0x7ee07060</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_DQ_PHY_READ_CTRL</td><td>0x7ee07064</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_DQ_PHY_READ_STATUS</td><td>0x7ee07068</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_DQ_SPR_RW</td><td>0x7ee0706c</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_DQ_SPR1_RO</td><td>0x7ee07070</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_DQ_SPR_RO</td><td>0x7ee07074</td><td>RW</td><td></td><td></td><td></td></tr>
<tr><td>DPHY_CSR_CRC_CTRL</td><td>0x7ee07800</td><td>RW</td><td>9</td><td>0x00000111</td><td>0000000000</td></tr>
<tr><td>DPHY_CSR_CRC_DATA</td><td>0x7ee07804</td><td>RW</td><td>28</td><td>0x0fffffff</td><td>0000000000</td></tr>
</table>

<h2>Register info</h2>
</font>
</body>
</html>
