<profile>

<section name = "Vitis HLS Report for 'fir'" level="0">
<item name = "Date">Wed Sep  6 15:54:28 2023
</item>
<item name = "Version">2021.2.1 (Build 3414424 on Sun Dec 19 10:57:14 MST 2021)</item>
<item name = "Project">fir</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.996 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">70, 70, 0.700 us, 0.700 us, 71, 71, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fir_Pipeline_loop_fu_76">fir_Pipeline_loop, 62, 62, 0.620 us, 0.620 us, 62, 62, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 1, 226, 232, 0</column>
<column name="Memory">0, -, 32, 15, 0</column>
<column name="Multiplexer">-, -, -, 116, -</column>
<column name="Register">-, -, 82, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_fir_Pipeline_loop_fu_76">fir_Pipeline_loop, 0, 1, 139, 126, 0</column>
<column name="fir_io_s_axi_U">fir_io_s_axi, 0, 0, 87, 106, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_10s_31s_31_4_1_U8">mac_muladd_16s_10s_31s_31_4_1, i0 + i1 * i2</column>
<column name="mul_mul_16s_10s_25_4_1_U7">mul_mul_16s_10s_25_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="shift_reg_U">shift_reg_RAM_AUTO_1R1W, 0, 32, 15, 0, 58, 16, 1, 928</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="shift_reg_address0">20, 4, 6, 24</column>
<column name="shift_reg_ce0">14, 3, 1, 3</column>
<column name="shift_reg_d0">14, 3, 16, 48</column>
<column name="shift_reg_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_01_loc_fu_52">31, 0, 31, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="grp_fir_Pipeline_loop_fu_76_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_ln44_reg_133">25, 0, 25, 0</column>
<column name="x_read_reg_138">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_fir_io_AWVALID">in, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_AWREADY">out, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_AWADDR">in, 6, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_WVALID">in, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_WREADY">out, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_WDATA">in, 32, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_WSTRB">in, 4, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_ARVALID">in, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_ARREADY">out, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_ARADDR">in, 6, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_RVALID">out, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_RREADY">in, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_RDATA">out, 32, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_RRESP">out, 2, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_BVALID">out, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_BREADY">in, 1, s_axi, fir_io, scalar</column>
<column name="s_axi_fir_io_BRESP">out, 2, s_axi, fir_io, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fir, return value</column>
</table>
</item>
</section>
</profile>
