// Seed: 2697443385
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire _id_6;
  input wire id_5;
  output tri id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  tri0 [  -1 : 1] id_9;
  wor  [1 : id_6] id_10;
  assign id_9 = 1'b0;
  always disable id_11;
  assign id_10 = -1;
  logic id_12;
  wire  id_13;
  module_0 modCall_1 (
      id_9,
      id_3,
      id_9,
      id_8,
      id_5,
      id_12,
      id_12
  );
endmodule
