Version:
	9.0 Build 184 04/29/2009 SP 1 SJ Web Edition

Chip Device Options:
	Device Name:	EP1S10F484C5
	Device JTAG code:	ffffffff
	Programming_mode:	Passive Serial
	NWS_NRS_NCS:	UNRESERVED
	RDYNBUSY:	UNRESERVED
	DATA 7 to 1:	UNRESERVED
	nCEO:	UNRESERVED
	UNUSED PINS:	RESERVED_GND
	Default IO Standard::	3.3-V LVTTL
	User Start-up Clock:	0
	Auto Restart on Error:	1
	Release Clears Before Tristates:	0
	Device Clear:	0
	Test And Scan:	0
	Device OE:	0
	Enable Lock Output:	0
	Enable Init Done:	0
	Enable JTAG BST:	0
	Enable Vref A:	0
	Enable Vref B:	0



****************************
******Individual Atoms******
****************************

- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 56
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[0]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a0~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 0
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 58
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[1]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[1]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a1~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 1
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 59
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[2]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a2~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 2
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 60
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[3]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[3]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a3~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 3
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 61
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[4]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[4]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a4~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 4
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 62
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[5]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[5]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a5~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 5
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 63
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[6]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[6]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a6~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 6
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 64
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[7]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[7]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a7~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 7
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 65
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[8]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[8]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a8~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 8
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 66
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[9]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[9]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a9~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 9
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 67
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[10]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[10]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a10~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 10
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 68
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[11]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[11]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a11~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 11
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 69
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[12]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[12]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a12~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 12
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 70
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[13]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[13]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a13~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 13
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 71
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[14]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[14]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a14~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 14
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 72
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[15]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[15]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a15~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 15
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 73
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[16]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[16]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a16~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 16
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 74
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[17]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[17]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a17~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 17
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 75
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[18]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[18]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a18~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 18
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 76
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[19]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[19]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a19~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 19
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 77
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[20]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[20]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a20~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 20
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 78
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[21]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[21]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a21~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 21
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 79
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[22]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[22]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a22~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 22
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 80
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[23]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[23]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a23~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 23
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 81
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[24]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[24]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a24~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 24
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 82
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[25]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[25]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a25~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 25
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 83
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[26]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[26]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a26~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 26
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 84
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[27]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[27]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a27~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 27
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 85
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[28]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[28]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a28~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 28
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 86
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[29]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[29]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a29~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 29
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 87
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[30]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[30]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a30~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 30
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 88
	Atom Type: stratix_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ !(pWE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [CLK0]	  !(pClock)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: [PORTADATAIN]	  pWriteData[31]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: [PORTAADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		10: [PORTAADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [PORTAADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: [PORTAADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		13: [PORTAADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		14: [PORTAADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTBADDR]	  pAddress[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTBADDR]	  pAddress[3]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTBADDR]	  pAddress[4]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  pAddress[5]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		21: [PORTBADDR]	  pAddress[6]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		22: [PORTBADDR]	  pAddress[7]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		23: [PORTBADDR]	  pAddress[8]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		24: [PORTBADDR]	  pAddress[9]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[31]	LIT INDEX 0 FANOUTS 1
		1: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~porta_we_reg	LIT INDEX 0 FANOUTS 0
		2: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ram_block1a31~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = single_port
		ram_block_type                 = auto
		logical_ram_name               = lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|ALTSYNCRAM
		init_file                      = dmem.mif
		init_file_layout               = port_a
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_address_width           = 8
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_in_clear           = none
		port_a_address_clear           = none
		port_a_write_enable_clear      = none
		port_a_byte_enable_clear       = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 31
		port_a_data_width              = 1


- ATOM ------------------------
	ATOM_NAME: pAddress[0] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 0
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[0]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[1] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 1
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[1]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[10] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 2
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[10]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[11] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 3
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[11]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[12] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 4
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[12]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[13] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 5
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[13]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[14] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 6
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[14]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[15] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 7
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[15]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[16] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 8
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[16]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[17] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 9
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[17]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[18] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 10
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[18]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[19] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 11
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[19]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[20] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 12
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[20]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[21] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 13
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[21]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[22] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 14
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[22]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[23] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 15
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[23]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[24] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 16
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[24]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[25] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 17
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[25]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[26] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 18
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[26]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[27] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 19
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[27]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[28] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 20
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[28]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[29] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 21
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[29]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[30] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 22
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[30]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[31] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 23
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[31]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pOE -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 57
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pOE	LIT INDEX 0 FANOUTS 32
		1: NONE
		2: NONE
		3: [PADIO]	pOE	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWE -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 89
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWE	LIT INDEX 0 FANOUTS 32
		1: NONE
		2: NONE
		3: [PADIO]	pWE	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pClock -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 90
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pClock	LIT INDEX 0 FANOUTS 32
		1: NONE
		2: NONE
		3: [PADIO]	pClock	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[0] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 91
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[0]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[0]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[2] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 92
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pAddress[2]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[2]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[3] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 93
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pAddress[3]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[3]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[4] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 94
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pAddress[4]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[4]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[5] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 95
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pAddress[5]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[5]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[6] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 96
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pAddress[6]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[6]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[7] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 97
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pAddress[7]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[7]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[8] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 98
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pAddress[8]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[8]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pAddress[9] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 99
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pAddress[9]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: [PADIO]	pAddress[9]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[1] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 100
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[1]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[1]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[2] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 101
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[2]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[2]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[3] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 102
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[3]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[3]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[4] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 103
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[4]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[4]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[5] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 104
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[5]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[5]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[6] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 105
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[6]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[6]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[7] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 106
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[7]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[7]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[8] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 107
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[8]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[8]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[9] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 108
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[9]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[9]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[10] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 109
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[10]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[10]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[11] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 110
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[11]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[11]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[12] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 111
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[12]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[12]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[13] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 112
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[13]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[13]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[14] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 113
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[14]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[14]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[15] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 114
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[15]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[15]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[16] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 115
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[16]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[16]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[17] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 116
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[17]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[17]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[18] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 117
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[18]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[18]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[19] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 118
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[19]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[19]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[20] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 119
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[20]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[20]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[21] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 120
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[21]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[21]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[22] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 121
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[22]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[22]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[23] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 122
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[23]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[23]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[24] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 123
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[24]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[24]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[25] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 124
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[25]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[25]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[26] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 125
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[26]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[26]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[27] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 126
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[27]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[27]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[28] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 127
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[28]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[28]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[29] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 128
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[29]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[29]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[30] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 129
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[30]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[30]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pWriteData[31] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 130
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	pWriteData[31]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: [PADIO]	pWriteData[31]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[0] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 24
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[0]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[1] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 25
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[1]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[1]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[2] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 26
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[2]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[3] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 27
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[3]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[3]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[4] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 28
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[4]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[4]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[5] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 29
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[5]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[5]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[6] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 30
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[6]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[6]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[7] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 31
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[7]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[7]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[8] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 32
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[8]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[8]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[9] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 33
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[9]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[9]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[10] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 34
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[10]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[10]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[11] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 35
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[11]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[11]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[12] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 36
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[12]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[12]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[13] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 37
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[13]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[13]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[14] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 38
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[14]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[14]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[15] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 39
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[15]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[15]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[16] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 40
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[16]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[16]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[17] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 41
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[17]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[17]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[18] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 42
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[18]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[18]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[19] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 43
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[19]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[19]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[20] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 44
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[20]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[20]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[21] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 45
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[21]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[21]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[22] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 46
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[22]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[22]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[23] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 47
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[23]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[23]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[24] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 48
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[24]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[24]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[25] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 49
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[25]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[25]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[26] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 50
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[26]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[26]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[27] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 51
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[27]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[27]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[28] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 52
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[28]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[28]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[29] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 53
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[29]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[29]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[30] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 54
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[30]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[30]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: pReadData[31] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 55
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_ha91:auto_generated|q_a[31]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: [OE]	~ !(pOE)	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	pReadData[31]	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: ~STRATIX_FITTER_CREATED_GND~I -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 131
	Atom Type: stratix_lcell

	Assembler Lutmask : I very much like HEX numbers. 
	power up = low

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	~STRATIX_FITTER_CREATED_GND~I	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE

	PARAMETER LIST:
		(Skipping parameters for lcell or lcell comb with no fanout)


- ATOM ------------------------
	ATOM_NAME: ~DATA0~ -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 132
	Atom Type: stratix_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: [PADIO]	~DATA0~	LIT INDEX 0 FANOUTS 0
		4: NONE
		5: NONE
		6: NONE
		7: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low

	DELAY CHAINS:
		PAD TO CORE 0:	OFF
		PAD TO CORE 1:	OFF
		TCO CHAIN:	OFF
		TCOE CHAIN:	OFF
		PAD TO INPUT REG:	OFF
		CORE TO OUTPUT REG:	OFF
		ZBT:	OFF
		CE TO INPUT_REG:	OFF
		CE TO OUTPUT_REG:	OFF
		CE TO OE_REG:	OFF

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

