{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 15:37:00 2023 " "Info: Processing started: Thu May 25 15:37:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mino_Machine -c Mino_Machine " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mino_Machine -c Mino_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50MHZ " "Info: Assuming node \"Clk_50MHZ\" is an undefined clock" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_50MHZ register Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\] register Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 229.73 MHz 4.353 ns Internal " "Info: Clock \"Clk_50MHZ\" has Internal fmax of 229.73 MHz between source register \"Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\]\" and destination register \"Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]\" (period= 4.353 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.644 ns + Longest register register " "Info: + Longest register to register delay is 3.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\] 1 REG LC_X7_Y1_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y1_N0; Fanout = 3; REG Node = 'Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.747 ns) 1.647 ns Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella0~COUT 2 COMB LC_X7_Y1_N0 2 " "Info: 2: + IC(0.900 ns) + CELL(0.747 ns) = 1.647 ns; Loc. = LC_X7_Y1_N0; Fanout = 2; COMB Node = 'Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.770 ns Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella1~COUT 3 COMB LC_X7_Y1_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.770 ns; Loc. = LC_X7_Y1_N1; Fanout = 2; COMB Node = 'Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.893 ns Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella2~COUT 4 COMB LC_X7_Y1_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 1.893 ns; Loc. = LC_X7_Y1_N2; Fanout = 2; COMB Node = 'Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.016 ns Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella3~COUT 5 COMB LC_X7_Y1_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.016 ns; Loc. = LC_X7_Y1_N3; Fanout = 2; COMB Node = 'Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 2.277 ns Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella4~COUT 6 COMB LC_X7_Y1_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 2.277 ns; Loc. = LC_X7_Y1_N4; Fanout = 3; COMB Node = 'Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella4~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 3.644 ns Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 7 REG LC_X7_Y1_N7 4 " "Info: 7: + IC(0.000 ns) + CELL(1.367 ns) = 3.644 ns; Loc. = LC_X7_Y1_N7; Fanout = 4; REG Node = 'Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.744 ns ( 75.30 % ) " "Info: Total cell delay = 2.744 ns ( 75.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 24.70 % ) " "Info: Total interconnect delay = 0.900 ns ( 24.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 3.458 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_50MHZ\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 2 REG LC_X7_Y1_N7 4 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X7_Y1_N7; Fanout = 4; REG Node = 'Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 3.458 ns - Longest register " "Info: - Longest clock path from clock \"Clk_50MHZ\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\] 2 REG LC_X7_Y1_N0 3 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X7_Y1_N0; Fanout = 3; REG Node = 'Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst3 Button_2 Clk_50MHZ -1.546 ns register " "Info: tsu for register \"inst3\" (data pin = \"Button_2\", clock pin = \"Clk_50MHZ\") is -1.546 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.487 ns + Longest pin register " "Info: + Longest pin to register delay is 7.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.667 ns) 1.667 ns Button_2 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.667 ns) = 1.667 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'Button_2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button_2 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 352 32 200 368 "Button_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.759 ns) + CELL(1.061 ns) 7.487 ns inst3 2 REG LC_X6_Y2_N1 2 " "Info: 2: + IC(4.759 ns) + CELL(1.061 ns) = 7.487 ns; Loc. = LC_X6_Y2_N1; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.820 ns" { Button_2 inst3 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 304 368 432 384 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.728 ns ( 36.44 % ) " "Info: Total cell delay = 2.728 ns ( 36.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.759 ns ( 63.56 % ) " "Info: Total interconnect delay = 4.759 ns ( 63.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.487 ns" { Button_2 inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.487 ns" { Button_2 {} Button_2~combout {} inst3 {} } { 0.000ns 0.000ns 4.759ns } { 0.000ns 1.667ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 304 368 432 384 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 9.366 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_50MHZ\" to destination register is 9.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 2 REG LC_X7_Y1_N7 4 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X7_Y1_N7; Fanout = 4; REG Node = 'Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.614 ns) + CELL(0.918 ns) 9.366 ns inst3 3 REG LC_X6_Y2_N1 2 " "Info: 3: + IC(4.614 ns) + CELL(0.918 ns) = 9.366 ns; Loc. = LC_X6_Y2_N1; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.532 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] inst3 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 304 368 432 384 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.03 % ) " "Info: Total cell delay = 3.375 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.991 ns ( 63.97 % ) " "Info: Total interconnect delay = 5.991 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.366 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.366 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} inst3 {} } { 0.000ns 0.000ns 1.377ns 4.614ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.487 ns" { Button_2 inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.487 ns" { Button_2 {} Button_2~combout {} inst3 {} } { 0.000ns 0.000ns 4.759ns } { 0.000ns 1.667ns 1.061ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.366 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.366 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} inst3 {} } { 0.000ns 0.000ns 1.377ns 4.614ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_50MHZ Seg_B Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 19.305 ns register " "Info: tco from clock \"Clk_50MHZ\" to destination pin \"Seg_B\" through register \"Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]\" is 19.305 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 9.366 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to source register is 9.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 2 REG LC_X7_Y1_N7 4 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X7_Y1_N7; Fanout = 4; REG Node = 'Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.614 ns) + CELL(0.918 ns) 9.366 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 3 REG LC_X2_Y2_N7 14 " "Info: 3: + IC(4.614 ns) + CELL(0.918 ns) = 9.366 ns; Loc. = LC_X2_Y2_N7; Fanout = 14; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.532 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.03 % ) " "Info: Total cell delay = 3.375 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.991 ns ( 63.97 % ) " "Info: Total interconnect delay = 5.991 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.366 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.366 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns 4.614ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.563 ns + Longest register pin " "Info: + Longest register to pin delay is 9.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 1 REG LC_X2_Y2_N7 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N7; Fanout = 14; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.740 ns) 1.734 ns Display_mux:inst16\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[0\]~156 2 COMB LC_X2_Y2_N5 1 " "Info: 2: + IC(0.994 ns) + CELL(0.740 ns) = 1.734 ns; Loc. = LC_X2_Y2_N5; Fanout = 1; COMB Node = 'Display_mux:inst16\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[0\]~156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~156 } "NODE_NAME" } } { "db/mux_vld.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_vld.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 2.239 ns Display_mux:inst16\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[0\]~157 3 COMB LC_X2_Y2_N6 7 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.239 ns; Loc. = LC_X2_Y2_N6; Fanout = 7; COMB Node = 'Display_mux:inst16\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[0\]~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~156 Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157 } "NODE_NAME" } } { "db/mux_vld.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_vld.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.914 ns) 4.973 ns Seven_Seg_Driver:inst18\|Mux1~25 4 COMB LC_X4_Y2_N6 1 " "Info: 4: + IC(1.820 ns) + CELL(0.914 ns) = 4.973 ns; Loc. = LC_X4_Y2_N6; Fanout = 1; COMB Node = 'Seven_Seg_Driver:inst18\|Mux1~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157 Seven_Seg_Driver:inst18|Mux1~25 } "NODE_NAME" } } { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Seven_Seg_Driver.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(2.322 ns) 9.563 ns Seg_B 5 PIN PIN_47 0 " "Info: 5: + IC(2.268 ns) + CELL(2.322 ns) = 9.563 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'Seg_B'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.590 ns" { Seven_Seg_Driver:inst18|Mux1~25 Seg_B } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 320 1400 1576 336 "Seg_B" "" } { 304 1080 1357 320 "Seg_A, Seg_B, Seg_C, Seg_D, Seg_E, Seg_F, Seg_G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.176 ns ( 43.67 % ) " "Info: Total cell delay = 4.176 ns ( 43.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.387 ns ( 56.33 % ) " "Info: Total interconnect delay = 5.387 ns ( 56.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.563 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~156 Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157 Seven_Seg_Driver:inst18|Mux1~25 Seg_B } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.563 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~156 {} Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157 {} Seven_Seg_Driver:inst18|Mux1~25 {} Seg_B {} } { 0.000ns 0.994ns 0.305ns 1.820ns 2.268ns } { 0.000ns 0.740ns 0.200ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.366 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.366 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns 4.614ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.563 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~156 Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157 Seven_Seg_Driver:inst18|Mux1~25 Seg_B } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.563 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~156 {} Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157 {} Seven_Seg_Driver:inst18|Mux1~25 {} Seg_B {} } { 0.000ns 0.994ns 0.305ns 1.820ns 2.268ns } { 0.000ns 0.740ns 0.200ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Bus\[11\] Seg_B 11.945 ns Longest " "Info: Longest tpd from source pin \"Bus\[11\]\" to destination pin \"Seg_B\" is 11.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Bus\[11\] 1 PIN PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_7; Fanout = 1; PIN Node = 'Bus\[11\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[11] } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Bus~4 2 COMB IOC_X1_Y3_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X1_Y3_N1; Fanout = 1; COMB Node = 'Bus~4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { Bus[11] Bus~4 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(0.914 ns) 4.113 ns Display_mux:inst16\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[3\]~162 3 COMB LC_X2_Y2_N2 1 " "Info: 3: + IC(2.067 ns) + CELL(0.914 ns) = 4.113 ns; Loc. = LC_X2_Y2_N2; Fanout = 1; COMB Node = 'Display_mux:inst16\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[3\]~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { Bus~4 Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[3]~162 } "NODE_NAME" } } { "db/mux_vld.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_vld.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.200 ns) 5.026 ns Display_mux:inst16\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[3\]~163 4 COMB LC_X2_Y2_N9 7 " "Info: 4: + IC(0.713 ns) + CELL(0.200 ns) = 5.026 ns; Loc. = LC_X2_Y2_N9; Fanout = 7; COMB Node = 'Display_mux:inst16\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[3\]~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[3]~162 Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[3]~163 } "NODE_NAME" } } { "db/mux_vld.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_vld.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.511 ns) 7.355 ns Seven_Seg_Driver:inst18\|Mux1~25 5 COMB LC_X4_Y2_N6 1 " "Info: 5: + IC(1.818 ns) + CELL(0.511 ns) = 7.355 ns; Loc. = LC_X4_Y2_N6; Fanout = 1; COMB Node = 'Seven_Seg_Driver:inst18\|Mux1~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[3]~163 Seven_Seg_Driver:inst18|Mux1~25 } "NODE_NAME" } } { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Seven_Seg_Driver.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(2.322 ns) 11.945 ns Seg_B 6 PIN PIN_47 0 " "Info: 6: + IC(2.268 ns) + CELL(2.322 ns) = 11.945 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'Seg_B'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.590 ns" { Seven_Seg_Driver:inst18|Mux1~25 Seg_B } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 320 1400 1576 336 "Seg_B" "" } { 304 1080 1357 320 "Seg_A, Seg_B, Seg_C, Seg_D, Seg_E, Seg_F, Seg_G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.079 ns ( 42.52 % ) " "Info: Total cell delay = 5.079 ns ( 42.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.866 ns ( 57.48 % ) " "Info: Total interconnect delay = 6.866 ns ( 57.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.945 ns" { Bus[11] Bus~4 Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[3]~162 Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[3]~163 Seven_Seg_Driver:inst18|Mux1~25 Seg_B } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.945 ns" { Bus[11] {} Bus~4 {} Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[3]~162 {} Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[3]~163 {} Seven_Seg_Driver:inst18|Mux1~25 {} Seg_B {} } { 0.000ns 0.000ns 2.067ns 0.713ns 1.818ns 2.268ns } { 0.000ns 1.132ns 0.914ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst3 Button_1 Clk_50MHZ 2.311 ns register " "Info: th for register \"inst3\" (data pin = \"Button_1\", clock pin = \"Clk_50MHZ\") is 2.311 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 9.366 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to destination register is 9.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 2 REG LC_X7_Y1_N7 4 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X7_Y1_N7; Fanout = 4; REG Node = 'Clock_Divider:inst20\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.614 ns) + CELL(0.918 ns) 9.366 ns inst3 3 REG LC_X6_Y2_N1 2 " "Info: 3: + IC(4.614 ns) + CELL(0.918 ns) = 9.366 ns; Loc. = LC_X6_Y2_N1; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.532 ns" { Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] inst3 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 304 368 432 384 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.03 % ) " "Info: Total cell delay = 3.375 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.991 ns ( 63.97 % ) " "Info: Total interconnect delay = 5.991 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.366 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.366 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} inst3 {} } { 0.000ns 0.000ns 1.377ns 4.614ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 304 368 432 384 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.276 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.667 ns) 1.667 ns Button_1 1 PIN PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.667 ns) = 1.667 ns; Loc. = PIN_27; Fanout = 1; PIN Node = 'Button_1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button_1 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 320 32 200 336 "Button_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.805 ns) + CELL(0.804 ns) 7.276 ns inst3 2 REG LC_X6_Y2_N1 2 " "Info: 2: + IC(4.805 ns) + CELL(0.804 ns) = 7.276 ns; Loc. = LC_X6_Y2_N1; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.609 ns" { Button_1 inst3 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 304 368 432 384 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.471 ns ( 33.96 % ) " "Info: Total cell delay = 2.471 ns ( 33.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.805 ns ( 66.04 % ) " "Info: Total interconnect delay = 4.805 ns ( 66.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { Button_1 inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.276 ns" { Button_1 {} Button_1~combout {} inst3 {} } { 0.000ns 0.000ns 4.805ns } { 0.000ns 1.667ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.366 ns" { Clk_50MHZ Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.366 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst20|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} inst3 {} } { 0.000ns 0.000ns 1.377ns 4.614ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { Button_1 inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.276 ns" { Button_1 {} Button_1~combout {} inst3 {} } { 0.000ns 0.000ns 4.805ns } { 0.000ns 1.667ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 15:37:00 2023 " "Info: Processing ended: Thu May 25 15:37:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
