<stg><name>dense_latency<ap_fixed<13, 4, 4, 0, 0>, ap_fixed<13, 4, 4, 0, 0>, config5_dense>.1</name>


<trans_list>

<trans id="689" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:2 %idx_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:3 %weights_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_23_val

]]></Node>
<StgValue><ssdm name="weights_23_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:4 %weights_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_22_val

]]></Node>
<StgValue><ssdm name="weights_22_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:5 %weights_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_21_val

]]></Node>
<StgValue><ssdm name="weights_21_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:6 %weights_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_20_val

]]></Node>
<StgValue><ssdm name="weights_20_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:7 %weights_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_19_val

]]></Node>
<StgValue><ssdm name="weights_19_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:8 %weights_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_18_val

]]></Node>
<StgValue><ssdm name="weights_18_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:9 %weights_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_17_val

]]></Node>
<StgValue><ssdm name="weights_17_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:10 %weights_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_16_val

]]></Node>
<StgValue><ssdm name="weights_16_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:11 %weights_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_15_val

]]></Node>
<StgValue><ssdm name="weights_15_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:12 %weights_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_14_val

]]></Node>
<StgValue><ssdm name="weights_14_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:13 %weights_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_13_val

]]></Node>
<StgValue><ssdm name="weights_13_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:14 %weights_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_12_val

]]></Node>
<StgValue><ssdm name="weights_12_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:15 %data_71_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_71_val

]]></Node>
<StgValue><ssdm name="data_71_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:16 %data_70_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_70_val

]]></Node>
<StgValue><ssdm name="data_70_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:17 %data_69_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_69_val

]]></Node>
<StgValue><ssdm name="data_69_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:18 %data_68_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_68_val

]]></Node>
<StgValue><ssdm name="data_68_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:19 %data_67_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_67_val

]]></Node>
<StgValue><ssdm name="data_67_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:20 %data_66_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_66_val

]]></Node>
<StgValue><ssdm name="data_66_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:21 %data_65_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_65_val

]]></Node>
<StgValue><ssdm name="data_65_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:22 %data_64_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_64_val

]]></Node>
<StgValue><ssdm name="data_64_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:23 %data_63_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_63_val

]]></Node>
<StgValue><ssdm name="data_63_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:24 %data_62_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_62_val

]]></Node>
<StgValue><ssdm name="data_62_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:25 %data_61_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_61_val

]]></Node>
<StgValue><ssdm name="data_61_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:26 %data_60_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_60_val

]]></Node>
<StgValue><ssdm name="data_60_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:27 %data_59_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_59_val

]]></Node>
<StgValue><ssdm name="data_59_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:28 %data_58_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_58_val

]]></Node>
<StgValue><ssdm name="data_58_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:29 %data_57_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_57_val

]]></Node>
<StgValue><ssdm name="data_57_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:30 %data_56_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_56_val

]]></Node>
<StgValue><ssdm name="data_56_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:31 %data_55_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_55_val

]]></Node>
<StgValue><ssdm name="data_55_val_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:32 %data_54_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_54_val

]]></Node>
<StgValue><ssdm name="data_54_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:33 %data_53_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_53_val

]]></Node>
<StgValue><ssdm name="data_53_val_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:34 %data_52_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_52_val

]]></Node>
<StgValue><ssdm name="data_52_val_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:35 %data_51_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_51_val

]]></Node>
<StgValue><ssdm name="data_51_val_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:36 %data_50_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_50_val

]]></Node>
<StgValue><ssdm name="data_50_val_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:37 %data_49_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_49_val

]]></Node>
<StgValue><ssdm name="data_49_val_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:38 %data_48_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_48_val

]]></Node>
<StgValue><ssdm name="data_48_val_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:39 %data_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_47_val

]]></Node>
<StgValue><ssdm name="data_47_val_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:40 %data_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_46_val

]]></Node>
<StgValue><ssdm name="data_46_val_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:41 %data_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_45_val

]]></Node>
<StgValue><ssdm name="data_45_val_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:42 %data_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_44_val

]]></Node>
<StgValue><ssdm name="data_44_val_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:43 %data_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_43_val

]]></Node>
<StgValue><ssdm name="data_43_val_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:44 %data_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_42_val

]]></Node>
<StgValue><ssdm name="data_42_val_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:45 %data_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_41_val

]]></Node>
<StgValue><ssdm name="data_41_val_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:46 %data_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_40_val

]]></Node>
<StgValue><ssdm name="data_40_val_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:47 %data_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_39_val

]]></Node>
<StgValue><ssdm name="data_39_val_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:48 %data_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_38_val

]]></Node>
<StgValue><ssdm name="data_38_val_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:49 %data_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_37_val

]]></Node>
<StgValue><ssdm name="data_37_val_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:50 %data_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_36_val

]]></Node>
<StgValue><ssdm name="data_36_val_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="13" op_3_bw="7" op_4_bw="13" op_5_bw="7" op_6_bw="13" op_7_bw="7" op_8_bw="13" op_9_bw="7" op_10_bw="13" op_11_bw="7" op_12_bw="13" op_13_bw="7" op_14_bw="13" op_15_bw="7" op_16_bw="13" op_17_bw="7" op_18_bw="13" op_19_bw="7" op_20_bw="13" op_21_bw="7" op_22_bw="13" op_23_bw="7" op_24_bw="13" op_25_bw="7" op_26_bw="13" op_27_bw="7" op_28_bw="13" op_29_bw="7" op_30_bw="13" op_31_bw="7" op_32_bw="13" op_33_bw="7" op_34_bw="13" op_35_bw="7" op_36_bw="13" op_37_bw="7" op_38_bw="13" op_39_bw="7" op_40_bw="13" op_41_bw="7" op_42_bw="13" op_43_bw="7" op_44_bw="13" op_45_bw="7" op_46_bw="13" op_47_bw="7" op_48_bw="13" op_49_bw="7" op_50_bw="13" op_51_bw="7" op_52_bw="13" op_53_bw="7" op_54_bw="13" op_55_bw="7" op_56_bw="13" op_57_bw="7" op_58_bw="13" op_59_bw="7" op_60_bw="13" op_61_bw="7" op_62_bw="13" op_63_bw="13" op_64_bw="7">
<![CDATA[
entry_ifconv:51 %a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 36, i13 %data_36_val_read, i7 37, i13 %data_37_val_read, i7 38, i13 %data_38_val_read, i7 39, i13 %data_39_val_read, i7 40, i13 %data_40_val_read, i7 41, i13 %data_41_val_read, i7 42, i13 %data_42_val_read, i7 43, i13 %data_43_val_read, i7 44, i13 %data_44_val_read, i7 45, i13 %data_45_val_read, i7 46, i13 %data_46_val_read, i7 47, i13 %data_47_val_read, i7 48, i13 %data_48_val_read, i7 49, i13 %data_49_val_read, i7 50, i13 %data_50_val_read, i7 51, i13 %data_51_val_read, i7 52, i13 %data_52_val_read, i7 53, i13 %data_53_val_read, i7 54, i13 %data_54_val_read, i7 55, i13 %data_55_val_read, i7 56, i13 %data_56_val_read, i7 57, i13 %data_57_val_read, i7 58, i13 %data_58_val_read, i7 59, i13 %data_59_val_read, i7 60, i13 %data_60_val_read, i7 61, i13 %data_61_val_read, i7 62, i13 %data_62_val_read, i7 63, i13 %data_63_val_read, i7 64, i13 %data_64_val_read, i7 65, i13 %data_65_val_read, i7 66, i13 %data_66_val_read, i13 0, i7 %idx_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:52 %sext_ln73 = sext i13 %a

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:53 %sext_ln73_35 = sext i13 %weights_12_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_35"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:54 %mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_35

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:55 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:56 %trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:57 %tmp_7837 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7837"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:58 %tmp_7838 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7838"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:59 %trunc_ln42 = trunc i26 %mul_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:60 %icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:61 %tmp_7839 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7839"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %or_ln42 = or i1 %tmp_7837, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %and_ln42 = and i1 %or_ln42, i1 %tmp_7838

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:64 %zext_ln42 = zext i1 %and_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:65 %add_ln42 = add i13 %trunc_ln, i13 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:66 %tmp_7840 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7840"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %xor_ln42 = xor i1 %tmp_7840, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:68 %and_ln42_167 = and i1 %tmp_7839, i1 %xor_ln42

]]></Node>
<StgValue><ssdm name="and_ln42_167"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:69 %tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:70 %icmp_ln42_95 = icmp_eq  i3 %tmp_8, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_95"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:71 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:72 %icmp_ln42_96 = icmp_eq  i4 %tmp_s, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_96"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:73 %icmp_ln42_97 = icmp_eq  i4 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_97"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:91 %sext_ln73_36 = sext i13 %weights_13_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_36"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:92 %mul_ln73_23 = mul i26 %sext_ln73, i26 %sext_ln73_36

]]></Node>
<StgValue><ssdm name="mul_ln73_23"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:93 %tmp_7842 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7842"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:94 %trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_23, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:95 %tmp_7843 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7843"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:96 %tmp_7844 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7844"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:97 %trunc_ln42_34 = trunc i26 %mul_ln73_23

]]></Node>
<StgValue><ssdm name="trunc_ln42_34"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:98 %icmp_ln42_98 = icmp_ne  i8 %trunc_ln42_34, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_98"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:99 %tmp_7845 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7845"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:100 %or_ln42_73 = or i1 %tmp_7843, i1 %icmp_ln42_98

]]></Node>
<StgValue><ssdm name="or_ln42_73"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:101 %and_ln42_173 = and i1 %or_ln42_73, i1 %tmp_7844

]]></Node>
<StgValue><ssdm name="and_ln42_173"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:102 %zext_ln42_23 = zext i1 %and_ln42_173

]]></Node>
<StgValue><ssdm name="zext_ln42_23"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:103 %add_ln42_23 = add i13 %trunc_ln42_s, i13 %zext_ln42_23

]]></Node>
<StgValue><ssdm name="add_ln42_23"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:104 %tmp_7846 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_23, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7846"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:105 %xor_ln42_98 = xor i1 %tmp_7846, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_98"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:106 %and_ln42_174 = and i1 %tmp_7845, i1 %xor_ln42_98

]]></Node>
<StgValue><ssdm name="and_ln42_174"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:107 %tmp_2960 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_23, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2960"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:108 %icmp_ln42_99 = icmp_eq  i3 %tmp_2960, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_99"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:109 %tmp_2961 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_23, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2961"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:110 %icmp_ln42_100 = icmp_eq  i4 %tmp_2961, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_100"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:111 %icmp_ln42_101 = icmp_eq  i4 %tmp_2961, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_101"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="13" op_3_bw="7" op_4_bw="13" op_5_bw="7" op_6_bw="13" op_7_bw="7" op_8_bw="13" op_9_bw="7" op_10_bw="13" op_11_bw="7" op_12_bw="13" op_13_bw="7" op_14_bw="13" op_15_bw="7" op_16_bw="13" op_17_bw="7" op_18_bw="13" op_19_bw="7" op_20_bw="13" op_21_bw="7" op_22_bw="13" op_23_bw="7" op_24_bw="13" op_25_bw="7" op_26_bw="13" op_27_bw="7" op_28_bw="13" op_29_bw="7" op_30_bw="13" op_31_bw="7" op_32_bw="13" op_33_bw="7" op_34_bw="13" op_35_bw="7" op_36_bw="13" op_37_bw="7" op_38_bw="13" op_39_bw="7" op_40_bw="13" op_41_bw="7" op_42_bw="13" op_43_bw="7" op_44_bw="13" op_45_bw="7" op_46_bw="13" op_47_bw="7" op_48_bw="13" op_49_bw="7" op_50_bw="13" op_51_bw="7" op_52_bw="13" op_53_bw="7" op_54_bw="13" op_55_bw="7" op_56_bw="13" op_57_bw="7" op_58_bw="13" op_59_bw="7" op_60_bw="13" op_61_bw="7" op_62_bw="13" op_63_bw="13" op_64_bw="7">
<![CDATA[
entry_ifconv:129 %a_11 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 36, i13 %data_37_val_read, i7 37, i13 %data_38_val_read, i7 38, i13 %data_39_val_read, i7 39, i13 %data_40_val_read, i7 40, i13 %data_41_val_read, i7 41, i13 %data_42_val_read, i7 42, i13 %data_43_val_read, i7 43, i13 %data_44_val_read, i7 44, i13 %data_45_val_read, i7 45, i13 %data_46_val_read, i7 46, i13 %data_47_val_read, i7 47, i13 %data_48_val_read, i7 48, i13 %data_49_val_read, i7 49, i13 %data_50_val_read, i7 50, i13 %data_51_val_read, i7 51, i13 %data_52_val_read, i7 52, i13 %data_53_val_read, i7 53, i13 %data_54_val_read, i7 54, i13 %data_55_val_read, i7 55, i13 %data_56_val_read, i7 56, i13 %data_57_val_read, i7 57, i13 %data_58_val_read, i7 58, i13 %data_59_val_read, i7 59, i13 %data_60_val_read, i7 60, i13 %data_61_val_read, i7 61, i13 %data_62_val_read, i7 62, i13 %data_63_val_read, i7 63, i13 %data_64_val_read, i7 64, i13 %data_65_val_read, i7 65, i13 %data_66_val_read, i7 66, i13 %data_67_val_read, i13 0, i7 %idx_read

]]></Node>
<StgValue><ssdm name="a_11"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:130 %sext_ln73_37 = sext i13 %a_11

]]></Node>
<StgValue><ssdm name="sext_ln73_37"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:131 %sext_ln73_38 = sext i13 %weights_14_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_38"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:132 %mul_ln73_24 = mul i26 %sext_ln73_37, i26 %sext_ln73_38

]]></Node>
<StgValue><ssdm name="mul_ln73_24"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:133 %tmp_7848 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7848"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:134 %trunc_ln42_21 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_24, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_21"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:135 %tmp_7849 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7849"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:136 %tmp_7850 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7850"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:137 %trunc_ln42_35 = trunc i26 %mul_ln73_24

]]></Node>
<StgValue><ssdm name="trunc_ln42_35"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:138 %icmp_ln42_102 = icmp_ne  i8 %trunc_ln42_35, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_102"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:139 %tmp_7851 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7851"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %or_ln42_76 = or i1 %tmp_7849, i1 %icmp_ln42_102

]]></Node>
<StgValue><ssdm name="or_ln42_76"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %and_ln42_180 = and i1 %or_ln42_76, i1 %tmp_7850

]]></Node>
<StgValue><ssdm name="and_ln42_180"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:142 %zext_ln42_24 = zext i1 %and_ln42_180

]]></Node>
<StgValue><ssdm name="zext_ln42_24"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:143 %add_ln42_24 = add i13 %trunc_ln42_21, i13 %zext_ln42_24

]]></Node>
<StgValue><ssdm name="add_ln42_24"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:144 %tmp_7852 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_24, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7852"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:145 %xor_ln42_102 = xor i1 %tmp_7852, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_102"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:146 %and_ln42_181 = and i1 %tmp_7851, i1 %xor_ln42_102

]]></Node>
<StgValue><ssdm name="and_ln42_181"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:147 %tmp_2962 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_24, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2962"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:148 %icmp_ln42_103 = icmp_eq  i3 %tmp_2962, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_103"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:149 %tmp_2963 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_24, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2963"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:150 %icmp_ln42_104 = icmp_eq  i4 %tmp_2963, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_104"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:151 %icmp_ln42_105 = icmp_eq  i4 %tmp_2963, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_105"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:169 %sext_ln73_39 = sext i13 %weights_15_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_39"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:170 %mul_ln73_25 = mul i26 %sext_ln73_37, i26 %sext_ln73_39

]]></Node>
<StgValue><ssdm name="mul_ln73_25"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:171 %tmp_7854 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7854"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:172 %trunc_ln42_22 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_25, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_22"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:173 %tmp_7855 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7855"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:174 %tmp_7856 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7856"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:175 %trunc_ln42_36 = trunc i26 %mul_ln73_25

]]></Node>
<StgValue><ssdm name="trunc_ln42_36"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:176 %icmp_ln42_106 = icmp_ne  i8 %trunc_ln42_36, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_106"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:177 %tmp_7857 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7857"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %or_ln42_79 = or i1 %tmp_7855, i1 %icmp_ln42_106

]]></Node>
<StgValue><ssdm name="or_ln42_79"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %and_ln42_187 = and i1 %or_ln42_79, i1 %tmp_7856

]]></Node>
<StgValue><ssdm name="and_ln42_187"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:180 %zext_ln42_25 = zext i1 %and_ln42_187

]]></Node>
<StgValue><ssdm name="zext_ln42_25"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:181 %add_ln42_25 = add i13 %trunc_ln42_22, i13 %zext_ln42_25

]]></Node>
<StgValue><ssdm name="add_ln42_25"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:182 %tmp_7858 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_25, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7858"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:183 %xor_ln42_106 = xor i1 %tmp_7858, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_106"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:184 %and_ln42_188 = and i1 %tmp_7857, i1 %xor_ln42_106

]]></Node>
<StgValue><ssdm name="and_ln42_188"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:185 %tmp_2964 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_25, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2964"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:186 %icmp_ln42_107 = icmp_eq  i3 %tmp_2964, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_107"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:187 %tmp_2965 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_25, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2965"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:188 %icmp_ln42_108 = icmp_eq  i4 %tmp_2965, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_108"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:189 %icmp_ln42_109 = icmp_eq  i4 %tmp_2965, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_109"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="13" op_3_bw="7" op_4_bw="13" op_5_bw="7" op_6_bw="13" op_7_bw="7" op_8_bw="13" op_9_bw="7" op_10_bw="13" op_11_bw="7" op_12_bw="13" op_13_bw="7" op_14_bw="13" op_15_bw="7" op_16_bw="13" op_17_bw="7" op_18_bw="13" op_19_bw="7" op_20_bw="13" op_21_bw="7" op_22_bw="13" op_23_bw="7" op_24_bw="13" op_25_bw="7" op_26_bw="13" op_27_bw="7" op_28_bw="13" op_29_bw="7" op_30_bw="13" op_31_bw="7" op_32_bw="13" op_33_bw="7" op_34_bw="13" op_35_bw="7" op_36_bw="13" op_37_bw="7" op_38_bw="13" op_39_bw="7" op_40_bw="13" op_41_bw="7" op_42_bw="13" op_43_bw="7" op_44_bw="13" op_45_bw="7" op_46_bw="13" op_47_bw="7" op_48_bw="13" op_49_bw="7" op_50_bw="13" op_51_bw="7" op_52_bw="13" op_53_bw="7" op_54_bw="13" op_55_bw="7" op_56_bw="13" op_57_bw="7" op_58_bw="13" op_59_bw="7" op_60_bw="13" op_61_bw="7" op_62_bw="13" op_63_bw="13" op_64_bw="7">
<![CDATA[
entry_ifconv:207 %a_12 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 36, i13 %data_38_val_read, i7 37, i13 %data_39_val_read, i7 38, i13 %data_40_val_read, i7 39, i13 %data_41_val_read, i7 40, i13 %data_42_val_read, i7 41, i13 %data_43_val_read, i7 42, i13 %data_44_val_read, i7 43, i13 %data_45_val_read, i7 44, i13 %data_46_val_read, i7 45, i13 %data_47_val_read, i7 46, i13 %data_48_val_read, i7 47, i13 %data_49_val_read, i7 48, i13 %data_50_val_read, i7 49, i13 %data_51_val_read, i7 50, i13 %data_52_val_read, i7 51, i13 %data_53_val_read, i7 52, i13 %data_54_val_read, i7 53, i13 %data_55_val_read, i7 54, i13 %data_56_val_read, i7 55, i13 %data_57_val_read, i7 56, i13 %data_58_val_read, i7 57, i13 %data_59_val_read, i7 58, i13 %data_60_val_read, i7 59, i13 %data_61_val_read, i7 60, i13 %data_62_val_read, i7 61, i13 %data_63_val_read, i7 62, i13 %data_64_val_read, i7 63, i13 %data_65_val_read, i7 64, i13 %data_66_val_read, i7 65, i13 %data_67_val_read, i7 66, i13 %data_68_val_read, i13 0, i7 %idx_read

]]></Node>
<StgValue><ssdm name="a_12"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:208 %sext_ln73_40 = sext i13 %a_12

]]></Node>
<StgValue><ssdm name="sext_ln73_40"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:209 %sext_ln73_41 = sext i13 %weights_16_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_41"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:210 %mul_ln73_26 = mul i26 %sext_ln73_40, i26 %sext_ln73_41

]]></Node>
<StgValue><ssdm name="mul_ln73_26"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:211 %tmp_7860 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7860"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:212 %trunc_ln42_23 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_26, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_23"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:213 %tmp_7861 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7861"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:214 %tmp_7862 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7862"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:215 %trunc_ln42_37 = trunc i26 %mul_ln73_26

]]></Node>
<StgValue><ssdm name="trunc_ln42_37"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:216 %icmp_ln42_110 = icmp_ne  i8 %trunc_ln42_37, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_110"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:217 %tmp_7863 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7863"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:218 %or_ln42_82 = or i1 %tmp_7861, i1 %icmp_ln42_110

]]></Node>
<StgValue><ssdm name="or_ln42_82"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:219 %and_ln42_194 = and i1 %or_ln42_82, i1 %tmp_7862

]]></Node>
<StgValue><ssdm name="and_ln42_194"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:220 %zext_ln42_26 = zext i1 %and_ln42_194

]]></Node>
<StgValue><ssdm name="zext_ln42_26"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:221 %add_ln42_26 = add i13 %trunc_ln42_23, i13 %zext_ln42_26

]]></Node>
<StgValue><ssdm name="add_ln42_26"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:222 %tmp_7864 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_26, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7864"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:223 %xor_ln42_110 = xor i1 %tmp_7864, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_110"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:224 %and_ln42_195 = and i1 %tmp_7863, i1 %xor_ln42_110

]]></Node>
<StgValue><ssdm name="and_ln42_195"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:225 %tmp_2966 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_26, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2966"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:226 %icmp_ln42_111 = icmp_eq  i3 %tmp_2966, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_111"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:227 %tmp_2967 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_26, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2967"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:228 %icmp_ln42_112 = icmp_eq  i4 %tmp_2967, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_112"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:229 %icmp_ln42_113 = icmp_eq  i4 %tmp_2967, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_113"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:247 %sext_ln73_42 = sext i13 %weights_17_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_42"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:248 %mul_ln73_27 = mul i26 %sext_ln73_40, i26 %sext_ln73_42

]]></Node>
<StgValue><ssdm name="mul_ln73_27"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:249 %tmp_7866 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7866"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:250 %trunc_ln42_24 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_27, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_24"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:251 %tmp_7867 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7867"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:252 %tmp_7868 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7868"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:253 %trunc_ln42_38 = trunc i26 %mul_ln73_27

]]></Node>
<StgValue><ssdm name="trunc_ln42_38"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:254 %icmp_ln42_114 = icmp_ne  i8 %trunc_ln42_38, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_114"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:255 %tmp_7869 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7869"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:256 %or_ln42_85 = or i1 %tmp_7867, i1 %icmp_ln42_114

]]></Node>
<StgValue><ssdm name="or_ln42_85"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:257 %and_ln42_201 = and i1 %or_ln42_85, i1 %tmp_7868

]]></Node>
<StgValue><ssdm name="and_ln42_201"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:258 %zext_ln42_27 = zext i1 %and_ln42_201

]]></Node>
<StgValue><ssdm name="zext_ln42_27"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:259 %add_ln42_27 = add i13 %trunc_ln42_24, i13 %zext_ln42_27

]]></Node>
<StgValue><ssdm name="add_ln42_27"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:260 %tmp_7870 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_27, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7870"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:261 %xor_ln42_114 = xor i1 %tmp_7870, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_114"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:262 %and_ln42_202 = and i1 %tmp_7869, i1 %xor_ln42_114

]]></Node>
<StgValue><ssdm name="and_ln42_202"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:263 %tmp_2968 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_27, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2968"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:264 %icmp_ln42_115 = icmp_eq  i3 %tmp_2968, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_115"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:265 %tmp_2969 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_27, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2969"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:266 %icmp_ln42_116 = icmp_eq  i4 %tmp_2969, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_116"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:267 %icmp_ln42_117 = icmp_eq  i4 %tmp_2969, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_117"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="13" op_3_bw="7" op_4_bw="13" op_5_bw="7" op_6_bw="13" op_7_bw="7" op_8_bw="13" op_9_bw="7" op_10_bw="13" op_11_bw="7" op_12_bw="13" op_13_bw="7" op_14_bw="13" op_15_bw="7" op_16_bw="13" op_17_bw="7" op_18_bw="13" op_19_bw="7" op_20_bw="13" op_21_bw="7" op_22_bw="13" op_23_bw="7" op_24_bw="13" op_25_bw="7" op_26_bw="13" op_27_bw="7" op_28_bw="13" op_29_bw="7" op_30_bw="13" op_31_bw="7" op_32_bw="13" op_33_bw="7" op_34_bw="13" op_35_bw="7" op_36_bw="13" op_37_bw="7" op_38_bw="13" op_39_bw="7" op_40_bw="13" op_41_bw="7" op_42_bw="13" op_43_bw="7" op_44_bw="13" op_45_bw="7" op_46_bw="13" op_47_bw="7" op_48_bw="13" op_49_bw="7" op_50_bw="13" op_51_bw="7" op_52_bw="13" op_53_bw="7" op_54_bw="13" op_55_bw="7" op_56_bw="13" op_57_bw="7" op_58_bw="13" op_59_bw="7" op_60_bw="13" op_61_bw="7" op_62_bw="13" op_63_bw="13" op_64_bw="7">
<![CDATA[
entry_ifconv:285 %a_13 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 36, i13 %data_39_val_read, i7 37, i13 %data_40_val_read, i7 38, i13 %data_41_val_read, i7 39, i13 %data_42_val_read, i7 40, i13 %data_43_val_read, i7 41, i13 %data_44_val_read, i7 42, i13 %data_45_val_read, i7 43, i13 %data_46_val_read, i7 44, i13 %data_47_val_read, i7 45, i13 %data_48_val_read, i7 46, i13 %data_49_val_read, i7 47, i13 %data_50_val_read, i7 48, i13 %data_51_val_read, i7 49, i13 %data_52_val_read, i7 50, i13 %data_53_val_read, i7 51, i13 %data_54_val_read, i7 52, i13 %data_55_val_read, i7 53, i13 %data_56_val_read, i7 54, i13 %data_57_val_read, i7 55, i13 %data_58_val_read, i7 56, i13 %data_59_val_read, i7 57, i13 %data_60_val_read, i7 58, i13 %data_61_val_read, i7 59, i13 %data_62_val_read, i7 60, i13 %data_63_val_read, i7 61, i13 %data_64_val_read, i7 62, i13 %data_65_val_read, i7 63, i13 %data_66_val_read, i7 64, i13 %data_67_val_read, i7 65, i13 %data_68_val_read, i7 66, i13 %data_69_val_read, i13 0, i7 %idx_read

]]></Node>
<StgValue><ssdm name="a_13"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="13" op_3_bw="7" op_4_bw="13" op_5_bw="7" op_6_bw="13" op_7_bw="7" op_8_bw="13" op_9_bw="7" op_10_bw="13" op_11_bw="7" op_12_bw="13" op_13_bw="7" op_14_bw="13" op_15_bw="7" op_16_bw="13" op_17_bw="7" op_18_bw="13" op_19_bw="7" op_20_bw="13" op_21_bw="7" op_22_bw="13" op_23_bw="7" op_24_bw="13" op_25_bw="7" op_26_bw="13" op_27_bw="7" op_28_bw="13" op_29_bw="7" op_30_bw="13" op_31_bw="7" op_32_bw="13" op_33_bw="7" op_34_bw="13" op_35_bw="7" op_36_bw="13" op_37_bw="7" op_38_bw="13" op_39_bw="7" op_40_bw="13" op_41_bw="7" op_42_bw="13" op_43_bw="7" op_44_bw="13" op_45_bw="7" op_46_bw="13" op_47_bw="7" op_48_bw="13" op_49_bw="7" op_50_bw="13" op_51_bw="7" op_52_bw="13" op_53_bw="7" op_54_bw="13" op_55_bw="7" op_56_bw="13" op_57_bw="7" op_58_bw="13" op_59_bw="7" op_60_bw="13" op_61_bw="7" op_62_bw="13" op_63_bw="13" op_64_bw="7">
<![CDATA[
entry_ifconv:363 %a_14 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 36, i13 %data_40_val_read, i7 37, i13 %data_41_val_read, i7 38, i13 %data_42_val_read, i7 39, i13 %data_43_val_read, i7 40, i13 %data_44_val_read, i7 41, i13 %data_45_val_read, i7 42, i13 %data_46_val_read, i7 43, i13 %data_47_val_read, i7 44, i13 %data_48_val_read, i7 45, i13 %data_49_val_read, i7 46, i13 %data_50_val_read, i7 47, i13 %data_51_val_read, i7 48, i13 %data_52_val_read, i7 49, i13 %data_53_val_read, i7 50, i13 %data_54_val_read, i7 51, i13 %data_55_val_read, i7 52, i13 %data_56_val_read, i7 53, i13 %data_57_val_read, i7 54, i13 %data_58_val_read, i7 55, i13 %data_59_val_read, i7 56, i13 %data_60_val_read, i7 57, i13 %data_61_val_read, i7 58, i13 %data_62_val_read, i7 59, i13 %data_63_val_read, i7 60, i13 %data_64_val_read, i7 61, i13 %data_65_val_read, i7 62, i13 %data_66_val_read, i7 63, i13 %data_67_val_read, i7 64, i13 %data_68_val_read, i7 65, i13 %data_69_val_read, i7 66, i13 %data_70_val_read, i13 0, i7 %idx_read

]]></Node>
<StgValue><ssdm name="a_14"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="13" op_3_bw="7" op_4_bw="13" op_5_bw="7" op_6_bw="13" op_7_bw="7" op_8_bw="13" op_9_bw="7" op_10_bw="13" op_11_bw="7" op_12_bw="13" op_13_bw="7" op_14_bw="13" op_15_bw="7" op_16_bw="13" op_17_bw="7" op_18_bw="13" op_19_bw="7" op_20_bw="13" op_21_bw="7" op_22_bw="13" op_23_bw="7" op_24_bw="13" op_25_bw="7" op_26_bw="13" op_27_bw="7" op_28_bw="13" op_29_bw="7" op_30_bw="13" op_31_bw="7" op_32_bw="13" op_33_bw="7" op_34_bw="13" op_35_bw="7" op_36_bw="13" op_37_bw="7" op_38_bw="13" op_39_bw="7" op_40_bw="13" op_41_bw="7" op_42_bw="13" op_43_bw="7" op_44_bw="13" op_45_bw="7" op_46_bw="13" op_47_bw="7" op_48_bw="13" op_49_bw="7" op_50_bw="13" op_51_bw="7" op_52_bw="13" op_53_bw="7" op_54_bw="13" op_55_bw="7" op_56_bw="13" op_57_bw="7" op_58_bw="13" op_59_bw="7" op_60_bw="13" op_61_bw="7" op_62_bw="13" op_63_bw="13" op_64_bw="7">
<![CDATA[
entry_ifconv:441 %a_15 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 36, i13 %data_41_val_read, i7 37, i13 %data_42_val_read, i7 38, i13 %data_43_val_read, i7 39, i13 %data_44_val_read, i7 40, i13 %data_45_val_read, i7 41, i13 %data_46_val_read, i7 42, i13 %data_47_val_read, i7 43, i13 %data_48_val_read, i7 44, i13 %data_49_val_read, i7 45, i13 %data_50_val_read, i7 46, i13 %data_51_val_read, i7 47, i13 %data_52_val_read, i7 48, i13 %data_53_val_read, i7 49, i13 %data_54_val_read, i7 50, i13 %data_55_val_read, i7 51, i13 %data_56_val_read, i7 52, i13 %data_57_val_read, i7 53, i13 %data_58_val_read, i7 54, i13 %data_59_val_read, i7 55, i13 %data_60_val_read, i7 56, i13 %data_61_val_read, i7 57, i13 %data_62_val_read, i7 58, i13 %data_63_val_read, i7 59, i13 %data_64_val_read, i7 60, i13 %data_65_val_read, i7 61, i13 %data_66_val_read, i7 62, i13 %data_67_val_read, i7 63, i13 %data_68_val_read, i7 64, i13 %data_69_val_read, i7 65, i13 %data_70_val_read, i7 66, i13 %data_71_val_read, i13 0, i7 %idx_read

]]></Node>
<StgValue><ssdm name="a_15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="188" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:74 %select_ln42 = select i1 %and_ln42_167, i1 %icmp_ln42_96, i1 %icmp_ln42_97

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:75 %tmp_7841 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7841"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:76 %xor_ln42_142 = xor i1 %tmp_7841, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_142"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:77 %and_ln42_168 = and i1 %icmp_ln42_95, i1 %xor_ln42_142

]]></Node>
<StgValue><ssdm name="and_ln42_168"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:78 %select_ln42_95 = select i1 %and_ln42_167, i1 %and_ln42_168, i1 %icmp_ln42_96

]]></Node>
<StgValue><ssdm name="select_ln42_95"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:79 %and_ln42_169 = and i1 %and_ln42_167, i1 %icmp_ln42_96

]]></Node>
<StgValue><ssdm name="and_ln42_169"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:80 %xor_ln42_95 = xor i1 %select_ln42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_95"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %or_ln42_71 = or i1 %tmp_7840, i1 %xor_ln42_95

]]></Node>
<StgValue><ssdm name="or_ln42_71"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82 %xor_ln42_96 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_96"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:83 %and_ln42_170 = and i1 %or_ln42_71, i1 %xor_ln42_96

]]></Node>
<StgValue><ssdm name="and_ln42_170"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:84 %and_ln42_171 = and i1 %tmp_7840, i1 %select_ln42_95

]]></Node>
<StgValue><ssdm name="and_ln42_171"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %or_ln42_106 = or i1 %and_ln42_169, i1 %and_ln42_171

]]></Node>
<StgValue><ssdm name="or_ln42_106"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %xor_ln42_97 = xor i1 %or_ln42_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_97"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87 %and_ln42_172 = and i1 %tmp, i1 %xor_ln42_97

]]></Node>
<StgValue><ssdm name="and_ln42_172"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:88 %select_ln42_96 = select i1 %and_ln42_170, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_96"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:89 %or_ln42_72 = or i1 %and_ln42_170, i1 %and_ln42_172

]]></Node>
<StgValue><ssdm name="or_ln42_72"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:90 %select_ln42_97 = select i1 %or_ln42_72, i13 %select_ln42_96, i13 %add_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_97"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:112 %select_ln42_98 = select i1 %and_ln42_174, i1 %icmp_ln42_100, i1 %icmp_ln42_101

]]></Node>
<StgValue><ssdm name="select_ln42_98"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:113 %tmp_7847 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_23, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7847"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:114 %xor_ln42_143 = xor i1 %tmp_7847, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_143"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:115 %and_ln42_175 = and i1 %icmp_ln42_99, i1 %xor_ln42_143

]]></Node>
<StgValue><ssdm name="and_ln42_175"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:116 %select_ln42_99 = select i1 %and_ln42_174, i1 %and_ln42_175, i1 %icmp_ln42_100

]]></Node>
<StgValue><ssdm name="select_ln42_99"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:117 %and_ln42_176 = and i1 %and_ln42_174, i1 %icmp_ln42_100

]]></Node>
<StgValue><ssdm name="and_ln42_176"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:118 %xor_ln42_99 = xor i1 %select_ln42_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_99"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:119 %or_ln42_74 = or i1 %tmp_7846, i1 %xor_ln42_99

]]></Node>
<StgValue><ssdm name="or_ln42_74"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:120 %xor_ln42_100 = xor i1 %tmp_7842, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_100"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:121 %and_ln42_177 = and i1 %or_ln42_74, i1 %xor_ln42_100

]]></Node>
<StgValue><ssdm name="and_ln42_177"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:122 %and_ln42_178 = and i1 %tmp_7846, i1 %select_ln42_99

]]></Node>
<StgValue><ssdm name="and_ln42_178"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:123 %or_ln42_107 = or i1 %and_ln42_176, i1 %and_ln42_178

]]></Node>
<StgValue><ssdm name="or_ln42_107"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:124 %xor_ln42_101 = xor i1 %or_ln42_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_101"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:125 %and_ln42_179 = and i1 %tmp_7842, i1 %xor_ln42_101

]]></Node>
<StgValue><ssdm name="and_ln42_179"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:126 %select_ln42_100 = select i1 %and_ln42_177, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_100"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:127 %or_ln42_75 = or i1 %and_ln42_177, i1 %and_ln42_179

]]></Node>
<StgValue><ssdm name="or_ln42_75"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:128 %select_ln42_101 = select i1 %or_ln42_75, i13 %select_ln42_100, i13 %add_ln42_23

]]></Node>
<StgValue><ssdm name="select_ln42_101"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:152 %select_ln42_102 = select i1 %and_ln42_181, i1 %icmp_ln42_104, i1 %icmp_ln42_105

]]></Node>
<StgValue><ssdm name="select_ln42_102"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:153 %tmp_7853 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_24, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7853"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:154 %xor_ln42_144 = xor i1 %tmp_7853, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_144"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:155 %and_ln42_182 = and i1 %icmp_ln42_103, i1 %xor_ln42_144

]]></Node>
<StgValue><ssdm name="and_ln42_182"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:156 %select_ln42_103 = select i1 %and_ln42_181, i1 %and_ln42_182, i1 %icmp_ln42_104

]]></Node>
<StgValue><ssdm name="select_ln42_103"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:157 %and_ln42_183 = and i1 %and_ln42_181, i1 %icmp_ln42_104

]]></Node>
<StgValue><ssdm name="and_ln42_183"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:158 %xor_ln42_103 = xor i1 %select_ln42_102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_103"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:159 %or_ln42_77 = or i1 %tmp_7852, i1 %xor_ln42_103

]]></Node>
<StgValue><ssdm name="or_ln42_77"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:160 %xor_ln42_104 = xor i1 %tmp_7848, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_104"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:161 %and_ln42_184 = and i1 %or_ln42_77, i1 %xor_ln42_104

]]></Node>
<StgValue><ssdm name="and_ln42_184"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:162 %and_ln42_185 = and i1 %tmp_7852, i1 %select_ln42_103

]]></Node>
<StgValue><ssdm name="and_ln42_185"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:163 %or_ln42_108 = or i1 %and_ln42_183, i1 %and_ln42_185

]]></Node>
<StgValue><ssdm name="or_ln42_108"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:164 %xor_ln42_105 = xor i1 %or_ln42_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_105"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:165 %and_ln42_186 = and i1 %tmp_7848, i1 %xor_ln42_105

]]></Node>
<StgValue><ssdm name="and_ln42_186"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:166 %select_ln42_104 = select i1 %and_ln42_184, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_104"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:167 %or_ln42_78 = or i1 %and_ln42_184, i1 %and_ln42_186

]]></Node>
<StgValue><ssdm name="or_ln42_78"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:168 %select_ln42_105 = select i1 %or_ln42_78, i13 %select_ln42_104, i13 %add_ln42_24

]]></Node>
<StgValue><ssdm name="select_ln42_105"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:190 %select_ln42_106 = select i1 %and_ln42_188, i1 %icmp_ln42_108, i1 %icmp_ln42_109

]]></Node>
<StgValue><ssdm name="select_ln42_106"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:191 %tmp_7859 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_25, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7859"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:192 %xor_ln42_145 = xor i1 %tmp_7859, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_145"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:193 %and_ln42_189 = and i1 %icmp_ln42_107, i1 %xor_ln42_145

]]></Node>
<StgValue><ssdm name="and_ln42_189"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:194 %select_ln42_107 = select i1 %and_ln42_188, i1 %and_ln42_189, i1 %icmp_ln42_108

]]></Node>
<StgValue><ssdm name="select_ln42_107"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:195 %and_ln42_190 = and i1 %and_ln42_188, i1 %icmp_ln42_108

]]></Node>
<StgValue><ssdm name="and_ln42_190"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:196 %xor_ln42_107 = xor i1 %select_ln42_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_107"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:197 %or_ln42_80 = or i1 %tmp_7858, i1 %xor_ln42_107

]]></Node>
<StgValue><ssdm name="or_ln42_80"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:198 %xor_ln42_108 = xor i1 %tmp_7854, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_108"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:199 %and_ln42_191 = and i1 %or_ln42_80, i1 %xor_ln42_108

]]></Node>
<StgValue><ssdm name="and_ln42_191"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:200 %and_ln42_192 = and i1 %tmp_7858, i1 %select_ln42_107

]]></Node>
<StgValue><ssdm name="and_ln42_192"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:201 %or_ln42_109 = or i1 %and_ln42_190, i1 %and_ln42_192

]]></Node>
<StgValue><ssdm name="or_ln42_109"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:202 %xor_ln42_109 = xor i1 %or_ln42_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_109"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:203 %and_ln42_193 = and i1 %tmp_7854, i1 %xor_ln42_109

]]></Node>
<StgValue><ssdm name="and_ln42_193"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:204 %select_ln42_108 = select i1 %and_ln42_191, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_108"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:205 %or_ln42_81 = or i1 %and_ln42_191, i1 %and_ln42_193

]]></Node>
<StgValue><ssdm name="or_ln42_81"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:206 %select_ln42_109 = select i1 %or_ln42_81, i13 %select_ln42_108, i13 %add_ln42_25

]]></Node>
<StgValue><ssdm name="select_ln42_109"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:230 %select_ln42_110 = select i1 %and_ln42_195, i1 %icmp_ln42_112, i1 %icmp_ln42_113

]]></Node>
<StgValue><ssdm name="select_ln42_110"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:231 %tmp_7865 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_26, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7865"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:232 %xor_ln42_146 = xor i1 %tmp_7865, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_146"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:233 %and_ln42_196 = and i1 %icmp_ln42_111, i1 %xor_ln42_146

]]></Node>
<StgValue><ssdm name="and_ln42_196"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:234 %select_ln42_111 = select i1 %and_ln42_195, i1 %and_ln42_196, i1 %icmp_ln42_112

]]></Node>
<StgValue><ssdm name="select_ln42_111"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:235 %and_ln42_197 = and i1 %and_ln42_195, i1 %icmp_ln42_112

]]></Node>
<StgValue><ssdm name="and_ln42_197"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:236 %xor_ln42_111 = xor i1 %select_ln42_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_111"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:237 %or_ln42_83 = or i1 %tmp_7864, i1 %xor_ln42_111

]]></Node>
<StgValue><ssdm name="or_ln42_83"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:238 %xor_ln42_112 = xor i1 %tmp_7860, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_112"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:239 %and_ln42_198 = and i1 %or_ln42_83, i1 %xor_ln42_112

]]></Node>
<StgValue><ssdm name="and_ln42_198"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:240 %and_ln42_199 = and i1 %tmp_7864, i1 %select_ln42_111

]]></Node>
<StgValue><ssdm name="and_ln42_199"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:241 %or_ln42_110 = or i1 %and_ln42_197, i1 %and_ln42_199

]]></Node>
<StgValue><ssdm name="or_ln42_110"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:242 %xor_ln42_113 = xor i1 %or_ln42_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_113"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:243 %and_ln42_200 = and i1 %tmp_7860, i1 %xor_ln42_113

]]></Node>
<StgValue><ssdm name="and_ln42_200"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:244 %select_ln42_112 = select i1 %and_ln42_198, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_112"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:245 %or_ln42_84 = or i1 %and_ln42_198, i1 %and_ln42_200

]]></Node>
<StgValue><ssdm name="or_ln42_84"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:246 %select_ln42_113 = select i1 %or_ln42_84, i13 %select_ln42_112, i13 %add_ln42_26

]]></Node>
<StgValue><ssdm name="select_ln42_113"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:268 %select_ln42_114 = select i1 %and_ln42_202, i1 %icmp_ln42_116, i1 %icmp_ln42_117

]]></Node>
<StgValue><ssdm name="select_ln42_114"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:269 %tmp_7871 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_27, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7871"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:270 %xor_ln42_147 = xor i1 %tmp_7871, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_147"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:271 %and_ln42_203 = and i1 %icmp_ln42_115, i1 %xor_ln42_147

]]></Node>
<StgValue><ssdm name="and_ln42_203"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:272 %select_ln42_115 = select i1 %and_ln42_202, i1 %and_ln42_203, i1 %icmp_ln42_116

]]></Node>
<StgValue><ssdm name="select_ln42_115"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:273 %and_ln42_204 = and i1 %and_ln42_202, i1 %icmp_ln42_116

]]></Node>
<StgValue><ssdm name="and_ln42_204"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:274 %xor_ln42_115 = xor i1 %select_ln42_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_115"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:275 %or_ln42_86 = or i1 %tmp_7870, i1 %xor_ln42_115

]]></Node>
<StgValue><ssdm name="or_ln42_86"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:276 %xor_ln42_116 = xor i1 %tmp_7866, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_116"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:277 %and_ln42_205 = and i1 %or_ln42_86, i1 %xor_ln42_116

]]></Node>
<StgValue><ssdm name="and_ln42_205"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:278 %and_ln42_206 = and i1 %tmp_7870, i1 %select_ln42_115

]]></Node>
<StgValue><ssdm name="and_ln42_206"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:279 %or_ln42_111 = or i1 %and_ln42_204, i1 %and_ln42_206

]]></Node>
<StgValue><ssdm name="or_ln42_111"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:280 %xor_ln42_117 = xor i1 %or_ln42_111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_117"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:281 %and_ln42_207 = and i1 %tmp_7866, i1 %xor_ln42_117

]]></Node>
<StgValue><ssdm name="and_ln42_207"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:282 %select_ln42_116 = select i1 %and_ln42_205, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_116"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:283 %or_ln42_87 = or i1 %and_ln42_205, i1 %and_ln42_207

]]></Node>
<StgValue><ssdm name="or_ln42_87"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:284 %select_ln42_117 = select i1 %or_ln42_87, i13 %select_ln42_116, i13 %add_ln42_27

]]></Node>
<StgValue><ssdm name="select_ln42_117"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:286 %sext_ln73_43 = sext i13 %a_13

]]></Node>
<StgValue><ssdm name="sext_ln73_43"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:287 %sext_ln73_44 = sext i13 %weights_18_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_44"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:288 %mul_ln73_28 = mul i26 %sext_ln73_43, i26 %sext_ln73_44

]]></Node>
<StgValue><ssdm name="mul_ln73_28"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:289 %tmp_7872 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7872"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:290 %trunc_ln42_25 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_28, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_25"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:291 %tmp_7873 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7873"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:292 %tmp_7874 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7874"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:293 %trunc_ln42_39 = trunc i26 %mul_ln73_28

]]></Node>
<StgValue><ssdm name="trunc_ln42_39"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:294 %icmp_ln42_118 = icmp_ne  i8 %trunc_ln42_39, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_118"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:295 %tmp_7875 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7875"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:296 %or_ln42_88 = or i1 %tmp_7873, i1 %icmp_ln42_118

]]></Node>
<StgValue><ssdm name="or_ln42_88"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:297 %and_ln42_208 = and i1 %or_ln42_88, i1 %tmp_7874

]]></Node>
<StgValue><ssdm name="and_ln42_208"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:298 %zext_ln42_28 = zext i1 %and_ln42_208

]]></Node>
<StgValue><ssdm name="zext_ln42_28"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:299 %add_ln42_28 = add i13 %trunc_ln42_25, i13 %zext_ln42_28

]]></Node>
<StgValue><ssdm name="add_ln42_28"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:300 %tmp_7876 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_28, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7876"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:301 %xor_ln42_118 = xor i1 %tmp_7876, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_118"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:302 %and_ln42_209 = and i1 %tmp_7875, i1 %xor_ln42_118

]]></Node>
<StgValue><ssdm name="and_ln42_209"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:303 %tmp_2970 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_28, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2970"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:304 %icmp_ln42_119 = icmp_eq  i3 %tmp_2970, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_119"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:305 %tmp_2971 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_28, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2971"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:306 %icmp_ln42_120 = icmp_eq  i4 %tmp_2971, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_120"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:307 %icmp_ln42_121 = icmp_eq  i4 %tmp_2971, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_121"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:308 %select_ln42_118 = select i1 %and_ln42_209, i1 %icmp_ln42_120, i1 %icmp_ln42_121

]]></Node>
<StgValue><ssdm name="select_ln42_118"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:309 %tmp_7877 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_28, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7877"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:310 %xor_ln42_148 = xor i1 %tmp_7877, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_148"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:311 %and_ln42_210 = and i1 %icmp_ln42_119, i1 %xor_ln42_148

]]></Node>
<StgValue><ssdm name="and_ln42_210"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:312 %select_ln42_119 = select i1 %and_ln42_209, i1 %and_ln42_210, i1 %icmp_ln42_120

]]></Node>
<StgValue><ssdm name="select_ln42_119"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:313 %and_ln42_211 = and i1 %and_ln42_209, i1 %icmp_ln42_120

]]></Node>
<StgValue><ssdm name="and_ln42_211"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:314 %xor_ln42_119 = xor i1 %select_ln42_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_119"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:315 %or_ln42_89 = or i1 %tmp_7876, i1 %xor_ln42_119

]]></Node>
<StgValue><ssdm name="or_ln42_89"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:316 %xor_ln42_120 = xor i1 %tmp_7872, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_120"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:317 %and_ln42_212 = and i1 %or_ln42_89, i1 %xor_ln42_120

]]></Node>
<StgValue><ssdm name="and_ln42_212"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:318 %and_ln42_213 = and i1 %tmp_7876, i1 %select_ln42_119

]]></Node>
<StgValue><ssdm name="and_ln42_213"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:319 %or_ln42_112 = or i1 %and_ln42_211, i1 %and_ln42_213

]]></Node>
<StgValue><ssdm name="or_ln42_112"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:320 %xor_ln42_121 = xor i1 %or_ln42_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_121"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:321 %and_ln42_214 = and i1 %tmp_7872, i1 %xor_ln42_121

]]></Node>
<StgValue><ssdm name="and_ln42_214"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:322 %select_ln42_120 = select i1 %and_ln42_212, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_120"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:323 %or_ln42_90 = or i1 %and_ln42_212, i1 %and_ln42_214

]]></Node>
<StgValue><ssdm name="or_ln42_90"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:324 %select_ln42_121 = select i1 %or_ln42_90, i13 %select_ln42_120, i13 %add_ln42_28

]]></Node>
<StgValue><ssdm name="select_ln42_121"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:325 %sext_ln73_45 = sext i13 %weights_19_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_45"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:326 %mul_ln73_29 = mul i26 %sext_ln73_43, i26 %sext_ln73_45

]]></Node>
<StgValue><ssdm name="mul_ln73_29"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:327 %tmp_7878 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7878"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:328 %trunc_ln42_26 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_29, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_26"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:329 %tmp_7879 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7879"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:330 %tmp_7880 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7880"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:331 %trunc_ln42_40 = trunc i26 %mul_ln73_29

]]></Node>
<StgValue><ssdm name="trunc_ln42_40"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:332 %icmp_ln42_122 = icmp_ne  i8 %trunc_ln42_40, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_122"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:333 %tmp_7881 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7881"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:334 %or_ln42_91 = or i1 %tmp_7879, i1 %icmp_ln42_122

]]></Node>
<StgValue><ssdm name="or_ln42_91"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:335 %and_ln42_215 = and i1 %or_ln42_91, i1 %tmp_7880

]]></Node>
<StgValue><ssdm name="and_ln42_215"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:336 %zext_ln42_29 = zext i1 %and_ln42_215

]]></Node>
<StgValue><ssdm name="zext_ln42_29"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:337 %add_ln42_29 = add i13 %trunc_ln42_26, i13 %zext_ln42_29

]]></Node>
<StgValue><ssdm name="add_ln42_29"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:338 %tmp_7882 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_29, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7882"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:339 %xor_ln42_122 = xor i1 %tmp_7882, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_122"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:340 %and_ln42_216 = and i1 %tmp_7881, i1 %xor_ln42_122

]]></Node>
<StgValue><ssdm name="and_ln42_216"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:341 %tmp_2972 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_29, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2972"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:342 %icmp_ln42_123 = icmp_eq  i3 %tmp_2972, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_123"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:343 %tmp_2973 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_29, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2973"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:344 %icmp_ln42_124 = icmp_eq  i4 %tmp_2973, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_124"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:345 %icmp_ln42_125 = icmp_eq  i4 %tmp_2973, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_125"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:346 %select_ln42_122 = select i1 %and_ln42_216, i1 %icmp_ln42_124, i1 %icmp_ln42_125

]]></Node>
<StgValue><ssdm name="select_ln42_122"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:347 %tmp_7883 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_29, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7883"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:348 %xor_ln42_149 = xor i1 %tmp_7883, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_149"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:349 %and_ln42_217 = and i1 %icmp_ln42_123, i1 %xor_ln42_149

]]></Node>
<StgValue><ssdm name="and_ln42_217"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:350 %select_ln42_123 = select i1 %and_ln42_216, i1 %and_ln42_217, i1 %icmp_ln42_124

]]></Node>
<StgValue><ssdm name="select_ln42_123"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:351 %and_ln42_218 = and i1 %and_ln42_216, i1 %icmp_ln42_124

]]></Node>
<StgValue><ssdm name="and_ln42_218"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:352 %xor_ln42_123 = xor i1 %select_ln42_122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_123"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:353 %or_ln42_92 = or i1 %tmp_7882, i1 %xor_ln42_123

]]></Node>
<StgValue><ssdm name="or_ln42_92"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:354 %xor_ln42_124 = xor i1 %tmp_7878, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_124"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:355 %and_ln42_219 = and i1 %or_ln42_92, i1 %xor_ln42_124

]]></Node>
<StgValue><ssdm name="and_ln42_219"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:356 %and_ln42_220 = and i1 %tmp_7882, i1 %select_ln42_123

]]></Node>
<StgValue><ssdm name="and_ln42_220"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:357 %or_ln42_113 = or i1 %and_ln42_218, i1 %and_ln42_220

]]></Node>
<StgValue><ssdm name="or_ln42_113"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:358 %xor_ln42_125 = xor i1 %or_ln42_113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_125"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:359 %and_ln42_221 = and i1 %tmp_7878, i1 %xor_ln42_125

]]></Node>
<StgValue><ssdm name="and_ln42_221"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:360 %select_ln42_124 = select i1 %and_ln42_219, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_124"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:361 %or_ln42_93 = or i1 %and_ln42_219, i1 %and_ln42_221

]]></Node>
<StgValue><ssdm name="or_ln42_93"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:362 %select_ln42_125 = select i1 %or_ln42_93, i13 %select_ln42_124, i13 %add_ln42_29

]]></Node>
<StgValue><ssdm name="select_ln42_125"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:364 %sext_ln73_46 = sext i13 %a_14

]]></Node>
<StgValue><ssdm name="sext_ln73_46"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:365 %sext_ln73_47 = sext i13 %weights_20_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_47"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:366 %mul_ln73_30 = mul i26 %sext_ln73_46, i26 %sext_ln73_47

]]></Node>
<StgValue><ssdm name="mul_ln73_30"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:367 %tmp_7884 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7884"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:368 %trunc_ln42_27 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_30, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_27"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:369 %tmp_7885 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7885"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:370 %tmp_7886 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7886"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:371 %trunc_ln42_41 = trunc i26 %mul_ln73_30

]]></Node>
<StgValue><ssdm name="trunc_ln42_41"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:372 %icmp_ln42_126 = icmp_ne  i8 %trunc_ln42_41, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_126"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:373 %tmp_7887 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7887"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:374 %or_ln42_94 = or i1 %tmp_7885, i1 %icmp_ln42_126

]]></Node>
<StgValue><ssdm name="or_ln42_94"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:375 %and_ln42_222 = and i1 %or_ln42_94, i1 %tmp_7886

]]></Node>
<StgValue><ssdm name="and_ln42_222"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:376 %zext_ln42_30 = zext i1 %and_ln42_222

]]></Node>
<StgValue><ssdm name="zext_ln42_30"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:377 %add_ln42_30 = add i13 %trunc_ln42_27, i13 %zext_ln42_30

]]></Node>
<StgValue><ssdm name="add_ln42_30"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:378 %tmp_7888 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_30, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7888"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:379 %xor_ln42_126 = xor i1 %tmp_7888, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_126"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:380 %and_ln42_223 = and i1 %tmp_7887, i1 %xor_ln42_126

]]></Node>
<StgValue><ssdm name="and_ln42_223"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:381 %tmp_2974 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_30, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2974"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:382 %icmp_ln42_127 = icmp_eq  i3 %tmp_2974, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_127"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:383 %tmp_2975 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_30, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2975"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:384 %icmp_ln42_128 = icmp_eq  i4 %tmp_2975, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_128"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:385 %icmp_ln42_129 = icmp_eq  i4 %tmp_2975, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_129"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:386 %select_ln42_126 = select i1 %and_ln42_223, i1 %icmp_ln42_128, i1 %icmp_ln42_129

]]></Node>
<StgValue><ssdm name="select_ln42_126"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:387 %tmp_7889 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_30, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7889"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:388 %xor_ln42_150 = xor i1 %tmp_7889, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_150"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:389 %and_ln42_224 = and i1 %icmp_ln42_127, i1 %xor_ln42_150

]]></Node>
<StgValue><ssdm name="and_ln42_224"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:390 %select_ln42_127 = select i1 %and_ln42_223, i1 %and_ln42_224, i1 %icmp_ln42_128

]]></Node>
<StgValue><ssdm name="select_ln42_127"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:391 %and_ln42_225 = and i1 %and_ln42_223, i1 %icmp_ln42_128

]]></Node>
<StgValue><ssdm name="and_ln42_225"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:392 %xor_ln42_127 = xor i1 %select_ln42_126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_127"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:393 %or_ln42_95 = or i1 %tmp_7888, i1 %xor_ln42_127

]]></Node>
<StgValue><ssdm name="or_ln42_95"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:394 %xor_ln42_128 = xor i1 %tmp_7884, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_128"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:395 %and_ln42_226 = and i1 %or_ln42_95, i1 %xor_ln42_128

]]></Node>
<StgValue><ssdm name="and_ln42_226"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:396 %and_ln42_227 = and i1 %tmp_7888, i1 %select_ln42_127

]]></Node>
<StgValue><ssdm name="and_ln42_227"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:397 %or_ln42_114 = or i1 %and_ln42_225, i1 %and_ln42_227

]]></Node>
<StgValue><ssdm name="or_ln42_114"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:398 %xor_ln42_129 = xor i1 %or_ln42_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_129"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:399 %and_ln42_228 = and i1 %tmp_7884, i1 %xor_ln42_129

]]></Node>
<StgValue><ssdm name="and_ln42_228"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:400 %select_ln42_128 = select i1 %and_ln42_226, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_128"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:401 %or_ln42_96 = or i1 %and_ln42_226, i1 %and_ln42_228

]]></Node>
<StgValue><ssdm name="or_ln42_96"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:402 %select_ln42_129 = select i1 %or_ln42_96, i13 %select_ln42_128, i13 %add_ln42_30

]]></Node>
<StgValue><ssdm name="select_ln42_129"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:403 %sext_ln73_48 = sext i13 %weights_21_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_48"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:404 %mul_ln73_31 = mul i26 %sext_ln73_46, i26 %sext_ln73_48

]]></Node>
<StgValue><ssdm name="mul_ln73_31"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:405 %tmp_7890 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7890"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:406 %trunc_ln42_28 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_31, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_28"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:407 %tmp_7891 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7891"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:408 %tmp_7892 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7892"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:409 %trunc_ln42_42 = trunc i26 %mul_ln73_31

]]></Node>
<StgValue><ssdm name="trunc_ln42_42"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:410 %icmp_ln42_130 = icmp_ne  i8 %trunc_ln42_42, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_130"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:411 %tmp_7893 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7893"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:412 %or_ln42_97 = or i1 %tmp_7891, i1 %icmp_ln42_130

]]></Node>
<StgValue><ssdm name="or_ln42_97"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:413 %and_ln42_229 = and i1 %or_ln42_97, i1 %tmp_7892

]]></Node>
<StgValue><ssdm name="and_ln42_229"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:414 %zext_ln42_31 = zext i1 %and_ln42_229

]]></Node>
<StgValue><ssdm name="zext_ln42_31"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:415 %add_ln42_31 = add i13 %trunc_ln42_28, i13 %zext_ln42_31

]]></Node>
<StgValue><ssdm name="add_ln42_31"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:416 %tmp_7894 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_31, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7894"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:417 %xor_ln42_130 = xor i1 %tmp_7894, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_130"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:418 %and_ln42_230 = and i1 %tmp_7893, i1 %xor_ln42_130

]]></Node>
<StgValue><ssdm name="and_ln42_230"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:419 %tmp_2976 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_31, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2976"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:420 %icmp_ln42_131 = icmp_eq  i3 %tmp_2976, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_131"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:421 %tmp_2977 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_31, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2977"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:422 %icmp_ln42_132 = icmp_eq  i4 %tmp_2977, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_132"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:423 %icmp_ln42_133 = icmp_eq  i4 %tmp_2977, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_133"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:424 %select_ln42_130 = select i1 %and_ln42_230, i1 %icmp_ln42_132, i1 %icmp_ln42_133

]]></Node>
<StgValue><ssdm name="select_ln42_130"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:425 %tmp_7895 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_31, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7895"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:426 %xor_ln42_151 = xor i1 %tmp_7895, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_151"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:427 %and_ln42_231 = and i1 %icmp_ln42_131, i1 %xor_ln42_151

]]></Node>
<StgValue><ssdm name="and_ln42_231"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:428 %select_ln42_131 = select i1 %and_ln42_230, i1 %and_ln42_231, i1 %icmp_ln42_132

]]></Node>
<StgValue><ssdm name="select_ln42_131"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:429 %and_ln42_232 = and i1 %and_ln42_230, i1 %icmp_ln42_132

]]></Node>
<StgValue><ssdm name="and_ln42_232"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:430 %xor_ln42_131 = xor i1 %select_ln42_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_131"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:431 %or_ln42_98 = or i1 %tmp_7894, i1 %xor_ln42_131

]]></Node>
<StgValue><ssdm name="or_ln42_98"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:432 %xor_ln42_132 = xor i1 %tmp_7890, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_132"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:433 %and_ln42_233 = and i1 %or_ln42_98, i1 %xor_ln42_132

]]></Node>
<StgValue><ssdm name="and_ln42_233"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:434 %and_ln42_234 = and i1 %tmp_7894, i1 %select_ln42_131

]]></Node>
<StgValue><ssdm name="and_ln42_234"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:435 %or_ln42_115 = or i1 %and_ln42_232, i1 %and_ln42_234

]]></Node>
<StgValue><ssdm name="or_ln42_115"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:436 %xor_ln42_133 = xor i1 %or_ln42_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_133"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:437 %and_ln42_235 = and i1 %tmp_7890, i1 %xor_ln42_133

]]></Node>
<StgValue><ssdm name="and_ln42_235"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:438 %select_ln42_132 = select i1 %and_ln42_233, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_132"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:439 %or_ln42_99 = or i1 %and_ln42_233, i1 %and_ln42_235

]]></Node>
<StgValue><ssdm name="or_ln42_99"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:440 %select_ln42_133 = select i1 %or_ln42_99, i13 %select_ln42_132, i13 %add_ln42_31

]]></Node>
<StgValue><ssdm name="select_ln42_133"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:442 %sext_ln73_49 = sext i13 %a_15

]]></Node>
<StgValue><ssdm name="sext_ln73_49"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:443 %sext_ln73_50 = sext i13 %weights_22_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_50"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:444 %mul_ln73_32 = mul i26 %sext_ln73_49, i26 %sext_ln73_50

]]></Node>
<StgValue><ssdm name="mul_ln73_32"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:445 %tmp_7896 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7896"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:446 %trunc_ln42_29 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_32, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_29"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:447 %tmp_7897 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7897"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:448 %tmp_7898 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7898"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:449 %trunc_ln42_43 = trunc i26 %mul_ln73_32

]]></Node>
<StgValue><ssdm name="trunc_ln42_43"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:450 %icmp_ln42_134 = icmp_ne  i8 %trunc_ln42_43, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_134"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:451 %tmp_7899 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7899"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:452 %or_ln42_100 = or i1 %tmp_7897, i1 %icmp_ln42_134

]]></Node>
<StgValue><ssdm name="or_ln42_100"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:453 %and_ln42_236 = and i1 %or_ln42_100, i1 %tmp_7898

]]></Node>
<StgValue><ssdm name="and_ln42_236"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:454 %zext_ln42_32 = zext i1 %and_ln42_236

]]></Node>
<StgValue><ssdm name="zext_ln42_32"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:455 %add_ln42_32 = add i13 %trunc_ln42_29, i13 %zext_ln42_32

]]></Node>
<StgValue><ssdm name="add_ln42_32"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:456 %tmp_7900 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_32, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7900"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:457 %xor_ln42_134 = xor i1 %tmp_7900, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_134"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:458 %and_ln42_237 = and i1 %tmp_7899, i1 %xor_ln42_134

]]></Node>
<StgValue><ssdm name="and_ln42_237"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:459 %tmp_2978 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_32, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2978"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:460 %icmp_ln42_135 = icmp_eq  i3 %tmp_2978, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_135"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:461 %tmp_2979 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_32, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2979"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:462 %icmp_ln42_136 = icmp_eq  i4 %tmp_2979, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_136"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:463 %icmp_ln42_137 = icmp_eq  i4 %tmp_2979, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_137"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:464 %select_ln42_134 = select i1 %and_ln42_237, i1 %icmp_ln42_136, i1 %icmp_ln42_137

]]></Node>
<StgValue><ssdm name="select_ln42_134"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:465 %tmp_7901 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_32, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7901"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:466 %xor_ln42_152 = xor i1 %tmp_7901, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_152"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:467 %and_ln42_238 = and i1 %icmp_ln42_135, i1 %xor_ln42_152

]]></Node>
<StgValue><ssdm name="and_ln42_238"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:468 %select_ln42_135 = select i1 %and_ln42_237, i1 %and_ln42_238, i1 %icmp_ln42_136

]]></Node>
<StgValue><ssdm name="select_ln42_135"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:469 %and_ln42_239 = and i1 %and_ln42_237, i1 %icmp_ln42_136

]]></Node>
<StgValue><ssdm name="and_ln42_239"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:470 %xor_ln42_135 = xor i1 %select_ln42_134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_135"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:471 %or_ln42_101 = or i1 %tmp_7900, i1 %xor_ln42_135

]]></Node>
<StgValue><ssdm name="or_ln42_101"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:472 %xor_ln42_136 = xor i1 %tmp_7896, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_136"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:473 %and_ln42_240 = and i1 %or_ln42_101, i1 %xor_ln42_136

]]></Node>
<StgValue><ssdm name="and_ln42_240"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:474 %and_ln42_241 = and i1 %tmp_7900, i1 %select_ln42_135

]]></Node>
<StgValue><ssdm name="and_ln42_241"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:475 %or_ln42_116 = or i1 %and_ln42_239, i1 %and_ln42_241

]]></Node>
<StgValue><ssdm name="or_ln42_116"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:476 %xor_ln42_137 = xor i1 %or_ln42_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_137"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:477 %and_ln42_242 = and i1 %tmp_7896, i1 %xor_ln42_137

]]></Node>
<StgValue><ssdm name="and_ln42_242"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:478 %select_ln42_136 = select i1 %and_ln42_240, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_136"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:479 %or_ln42_102 = or i1 %and_ln42_240, i1 %and_ln42_242

]]></Node>
<StgValue><ssdm name="or_ln42_102"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:480 %select_ln42_137 = select i1 %or_ln42_102, i13 %select_ln42_136, i13 %add_ln42_32

]]></Node>
<StgValue><ssdm name="select_ln42_137"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:481 %sext_ln73_51 = sext i13 %weights_23_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_51"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:482 %mul_ln73_33 = mul i26 %sext_ln73_49, i26 %sext_ln73_51

]]></Node>
<StgValue><ssdm name="mul_ln73_33"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:483 %tmp_7902 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7902"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:484 %trunc_ln42_30 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_33, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_30"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:485 %tmp_7903 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7903"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:486 %tmp_7904 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7904"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:487 %trunc_ln42_44 = trunc i26 %mul_ln73_33

]]></Node>
<StgValue><ssdm name="trunc_ln42_44"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:488 %icmp_ln42_138 = icmp_ne  i8 %trunc_ln42_44, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_138"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:489 %tmp_7905 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7905"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:490 %or_ln42_103 = or i1 %tmp_7903, i1 %icmp_ln42_138

]]></Node>
<StgValue><ssdm name="or_ln42_103"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:491 %and_ln42_243 = and i1 %or_ln42_103, i1 %tmp_7904

]]></Node>
<StgValue><ssdm name="and_ln42_243"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:492 %zext_ln42_33 = zext i1 %and_ln42_243

]]></Node>
<StgValue><ssdm name="zext_ln42_33"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:493 %add_ln42_33 = add i13 %trunc_ln42_30, i13 %zext_ln42_33

]]></Node>
<StgValue><ssdm name="add_ln42_33"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:494 %tmp_7906 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_33, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7906"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:495 %xor_ln42_138 = xor i1 %tmp_7906, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_138"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:496 %and_ln42_244 = and i1 %tmp_7905, i1 %xor_ln42_138

]]></Node>
<StgValue><ssdm name="and_ln42_244"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:497 %tmp_2980 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_33, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2980"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:498 %icmp_ln42_139 = icmp_eq  i3 %tmp_2980, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_139"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:499 %tmp_2981 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_33, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2981"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:500 %icmp_ln42_140 = icmp_eq  i4 %tmp_2981, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_140"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:501 %icmp_ln42_141 = icmp_eq  i4 %tmp_2981, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_141"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:502 %select_ln42_138 = select i1 %and_ln42_244, i1 %icmp_ln42_140, i1 %icmp_ln42_141

]]></Node>
<StgValue><ssdm name="select_ln42_138"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:503 %tmp_7907 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_33, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7907"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:504 %xor_ln42_153 = xor i1 %tmp_7907, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_153"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:505 %and_ln42_245 = and i1 %icmp_ln42_139, i1 %xor_ln42_153

]]></Node>
<StgValue><ssdm name="and_ln42_245"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:506 %select_ln42_139 = select i1 %and_ln42_244, i1 %and_ln42_245, i1 %icmp_ln42_140

]]></Node>
<StgValue><ssdm name="select_ln42_139"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:507 %and_ln42_246 = and i1 %and_ln42_244, i1 %icmp_ln42_140

]]></Node>
<StgValue><ssdm name="and_ln42_246"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:508 %xor_ln42_139 = xor i1 %select_ln42_138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_139"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:509 %or_ln42_104 = or i1 %tmp_7906, i1 %xor_ln42_139

]]></Node>
<StgValue><ssdm name="or_ln42_104"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:510 %xor_ln42_140 = xor i1 %tmp_7902, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_140"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:511 %and_ln42_247 = and i1 %or_ln42_104, i1 %xor_ln42_140

]]></Node>
<StgValue><ssdm name="and_ln42_247"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:512 %and_ln42_248 = and i1 %tmp_7906, i1 %select_ln42_139

]]></Node>
<StgValue><ssdm name="and_ln42_248"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:513 %or_ln42_117 = or i1 %and_ln42_246, i1 %and_ln42_248

]]></Node>
<StgValue><ssdm name="or_ln42_117"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:514 %xor_ln42_141 = xor i1 %or_ln42_117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_141"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:515 %and_ln42_249 = and i1 %tmp_7902, i1 %xor_ln42_141

]]></Node>
<StgValue><ssdm name="and_ln42_249"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:516 %select_ln42_140 = select i1 %and_ln42_247, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_140"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:517 %or_ln42_105 = or i1 %and_ln42_247, i1 %and_ln42_249

]]></Node>
<StgValue><ssdm name="or_ln42_105"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:518 %select_ln42_141 = select i1 %or_ln42_105, i13 %select_ln42_140, i13 %add_ln42_33

]]></Node>
<StgValue><ssdm name="select_ln42_141"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:519 %sext_ln58 = sext i13 %select_ln42_97

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:520 %sext_ln58_39 = sext i13 %select_ln42_105

]]></Node>
<StgValue><ssdm name="sext_ln58_39"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:521 %add_ln58_30 = add i13 %select_ln42_105, i13 %select_ln42_97

]]></Node>
<StgValue><ssdm name="add_ln58_30"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:522 %add_ln58 = add i14 %sext_ln58_39, i14 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:523 %tmp_7908 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7908"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:524 %tmp_7909 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_30, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7909"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:525 %xor_ln58 = xor i1 %tmp_7908, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:526 %and_ln58 = and i1 %tmp_7909, i1 %xor_ln58

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:527 %xor_ln58_79 = xor i1 %tmp_7909, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_79"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:528 %and_ln58_39 = and i1 %tmp_7908, i1 %xor_ln58_79

]]></Node>
<StgValue><ssdm name="and_ln58_39"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:529 %xor_ln58_80 = xor i1 %tmp_7908, i1 %tmp_7909

]]></Node>
<StgValue><ssdm name="xor_ln58_80"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:530 %xor_ln58_81 = xor i1 %xor_ln58_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_81"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:531 %or_ln58 = or i1 %and_ln58, i1 %xor_ln58_81

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:532 %select_ln58 = select i1 %xor_ln58_80, i13 4095, i13 %add_ln58_30

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:533 %select_ln58_59 = select i1 %and_ln58_39, i13 4096, i13 %add_ln58_30

]]></Node>
<StgValue><ssdm name="select_ln58_59"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:534 %select_ln58_60 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_59

]]></Node>
<StgValue><ssdm name="select_ln58_60"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:535 %sext_ln58_40 = sext i13 %select_ln42_101

]]></Node>
<StgValue><ssdm name="sext_ln58_40"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:536 %sext_ln58_41 = sext i13 %select_ln42_109

]]></Node>
<StgValue><ssdm name="sext_ln58_41"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:537 %add_ln58_31 = add i13 %select_ln42_109, i13 %select_ln42_101

]]></Node>
<StgValue><ssdm name="add_ln58_31"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:538 %add_ln58_19 = add i14 %sext_ln58_41, i14 %sext_ln58_40

]]></Node>
<StgValue><ssdm name="add_ln58_19"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:539 %tmp_7910 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_19, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7910"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:540 %tmp_7911 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_31, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7911"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:541 %xor_ln58_82 = xor i1 %tmp_7910, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_82"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:542 %and_ln58_40 = and i1 %tmp_7911, i1 %xor_ln58_82

]]></Node>
<StgValue><ssdm name="and_ln58_40"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:543 %xor_ln58_83 = xor i1 %tmp_7911, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_83"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:544 %and_ln58_41 = and i1 %tmp_7910, i1 %xor_ln58_83

]]></Node>
<StgValue><ssdm name="and_ln58_41"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:545 %xor_ln58_84 = xor i1 %tmp_7910, i1 %tmp_7911

]]></Node>
<StgValue><ssdm name="xor_ln58_84"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:546 %xor_ln58_85 = xor i1 %xor_ln58_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_85"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:547 %or_ln58_19 = or i1 %and_ln58_40, i1 %xor_ln58_85

]]></Node>
<StgValue><ssdm name="or_ln58_19"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:548 %select_ln58_61 = select i1 %xor_ln58_84, i13 4095, i13 %add_ln58_31

]]></Node>
<StgValue><ssdm name="select_ln58_61"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:549 %select_ln58_62 = select i1 %and_ln58_41, i13 4096, i13 %add_ln58_31

]]></Node>
<StgValue><ssdm name="select_ln58_62"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:550 %select_ln58_63 = select i1 %or_ln58_19, i13 %select_ln58_61, i13 %select_ln58_62

]]></Node>
<StgValue><ssdm name="select_ln58_63"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:551 %sext_ln58_42 = sext i13 %select_ln58_60

]]></Node>
<StgValue><ssdm name="sext_ln58_42"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:552 %sext_ln58_43 = sext i13 %select_ln42_113

]]></Node>
<StgValue><ssdm name="sext_ln58_43"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:553 %add_ln58_32 = add i13 %select_ln42_113, i13 %select_ln58_60

]]></Node>
<StgValue><ssdm name="add_ln58_32"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:554 %add_ln58_20 = add i14 %sext_ln58_43, i14 %sext_ln58_42

]]></Node>
<StgValue><ssdm name="add_ln58_20"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:555 %tmp_7912 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_20, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7912"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:556 %tmp_7913 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_32, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7913"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:557 %xor_ln58_86 = xor i1 %tmp_7912, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_86"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:558 %and_ln58_42 = and i1 %tmp_7913, i1 %xor_ln58_86

]]></Node>
<StgValue><ssdm name="and_ln58_42"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:559 %xor_ln58_87 = xor i1 %tmp_7913, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_87"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:560 %and_ln58_43 = and i1 %tmp_7912, i1 %xor_ln58_87

]]></Node>
<StgValue><ssdm name="and_ln58_43"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:561 %xor_ln58_88 = xor i1 %tmp_7912, i1 %tmp_7913

]]></Node>
<StgValue><ssdm name="xor_ln58_88"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:562 %xor_ln58_89 = xor i1 %xor_ln58_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_89"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:563 %or_ln58_20 = or i1 %and_ln58_42, i1 %xor_ln58_89

]]></Node>
<StgValue><ssdm name="or_ln58_20"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:564 %select_ln58_64 = select i1 %xor_ln58_88, i13 4095, i13 %add_ln58_32

]]></Node>
<StgValue><ssdm name="select_ln58_64"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:565 %select_ln58_65 = select i1 %and_ln58_43, i13 4096, i13 %add_ln58_32

]]></Node>
<StgValue><ssdm name="select_ln58_65"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:566 %select_ln58_66 = select i1 %or_ln58_20, i13 %select_ln58_64, i13 %select_ln58_65

]]></Node>
<StgValue><ssdm name="select_ln58_66"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:567 %sext_ln58_44 = sext i13 %select_ln58_63

]]></Node>
<StgValue><ssdm name="sext_ln58_44"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:568 %sext_ln58_45 = sext i13 %select_ln42_117

]]></Node>
<StgValue><ssdm name="sext_ln58_45"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:569 %add_ln58_33 = add i13 %select_ln42_117, i13 %select_ln58_63

]]></Node>
<StgValue><ssdm name="add_ln58_33"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:570 %add_ln58_21 = add i14 %sext_ln58_45, i14 %sext_ln58_44

]]></Node>
<StgValue><ssdm name="add_ln58_21"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:571 %tmp_7914 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_21, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7914"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:572 %tmp_7915 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_33, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7915"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:573 %xor_ln58_90 = xor i1 %tmp_7914, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_90"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:574 %and_ln58_44 = and i1 %tmp_7915, i1 %xor_ln58_90

]]></Node>
<StgValue><ssdm name="and_ln58_44"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:575 %xor_ln58_91 = xor i1 %tmp_7915, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_91"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:576 %and_ln58_45 = and i1 %tmp_7914, i1 %xor_ln58_91

]]></Node>
<StgValue><ssdm name="and_ln58_45"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:577 %xor_ln58_92 = xor i1 %tmp_7914, i1 %tmp_7915

]]></Node>
<StgValue><ssdm name="xor_ln58_92"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:578 %xor_ln58_93 = xor i1 %xor_ln58_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_93"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:579 %or_ln58_21 = or i1 %and_ln58_44, i1 %xor_ln58_93

]]></Node>
<StgValue><ssdm name="or_ln58_21"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:580 %select_ln58_67 = select i1 %xor_ln58_92, i13 4095, i13 %add_ln58_33

]]></Node>
<StgValue><ssdm name="select_ln58_67"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:581 %select_ln58_68 = select i1 %and_ln58_45, i13 4096, i13 %add_ln58_33

]]></Node>
<StgValue><ssdm name="select_ln58_68"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:582 %select_ln58_69 = select i1 %or_ln58_21, i13 %select_ln58_67, i13 %select_ln58_68

]]></Node>
<StgValue><ssdm name="select_ln58_69"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:583 %sext_ln58_46 = sext i13 %select_ln58_66

]]></Node>
<StgValue><ssdm name="sext_ln58_46"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:584 %sext_ln58_47 = sext i13 %select_ln42_121

]]></Node>
<StgValue><ssdm name="sext_ln58_47"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:585 %add_ln58_34 = add i13 %select_ln42_121, i13 %select_ln58_66

]]></Node>
<StgValue><ssdm name="add_ln58_34"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:586 %add_ln58_22 = add i14 %sext_ln58_47, i14 %sext_ln58_46

]]></Node>
<StgValue><ssdm name="add_ln58_22"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:587 %tmp_7916 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_22, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7916"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:588 %tmp_7917 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_34, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7917"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:589 %xor_ln58_94 = xor i1 %tmp_7916, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_94"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:590 %and_ln58_46 = and i1 %tmp_7917, i1 %xor_ln58_94

]]></Node>
<StgValue><ssdm name="and_ln58_46"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:591 %xor_ln58_95 = xor i1 %tmp_7917, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_95"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:592 %and_ln58_47 = and i1 %tmp_7916, i1 %xor_ln58_95

]]></Node>
<StgValue><ssdm name="and_ln58_47"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:593 %xor_ln58_96 = xor i1 %tmp_7916, i1 %tmp_7917

]]></Node>
<StgValue><ssdm name="xor_ln58_96"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:594 %xor_ln58_97 = xor i1 %xor_ln58_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_97"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:595 %or_ln58_22 = or i1 %and_ln58_46, i1 %xor_ln58_97

]]></Node>
<StgValue><ssdm name="or_ln58_22"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:596 %select_ln58_70 = select i1 %xor_ln58_96, i13 4095, i13 %add_ln58_34

]]></Node>
<StgValue><ssdm name="select_ln58_70"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:597 %select_ln58_71 = select i1 %and_ln58_47, i13 4096, i13 %add_ln58_34

]]></Node>
<StgValue><ssdm name="select_ln58_71"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:598 %select_ln58_72 = select i1 %or_ln58_22, i13 %select_ln58_70, i13 %select_ln58_71

]]></Node>
<StgValue><ssdm name="select_ln58_72"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:599 %sext_ln58_48 = sext i13 %select_ln58_69

]]></Node>
<StgValue><ssdm name="sext_ln58_48"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:600 %sext_ln58_49 = sext i13 %select_ln42_125

]]></Node>
<StgValue><ssdm name="sext_ln58_49"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:601 %add_ln58_35 = add i13 %select_ln42_125, i13 %select_ln58_69

]]></Node>
<StgValue><ssdm name="add_ln58_35"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:602 %add_ln58_23 = add i14 %sext_ln58_49, i14 %sext_ln58_48

]]></Node>
<StgValue><ssdm name="add_ln58_23"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:603 %tmp_7918 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_23, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7918"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:604 %tmp_7919 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_35, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7919"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:605 %xor_ln58_98 = xor i1 %tmp_7918, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_98"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:606 %and_ln58_48 = and i1 %tmp_7919, i1 %xor_ln58_98

]]></Node>
<StgValue><ssdm name="and_ln58_48"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:607 %xor_ln58_99 = xor i1 %tmp_7919, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_99"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:608 %and_ln58_49 = and i1 %tmp_7918, i1 %xor_ln58_99

]]></Node>
<StgValue><ssdm name="and_ln58_49"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:609 %xor_ln58_100 = xor i1 %tmp_7918, i1 %tmp_7919

]]></Node>
<StgValue><ssdm name="xor_ln58_100"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:610 %xor_ln58_101 = xor i1 %xor_ln58_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_101"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:611 %or_ln58_23 = or i1 %and_ln58_48, i1 %xor_ln58_101

]]></Node>
<StgValue><ssdm name="or_ln58_23"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:612 %select_ln58_73 = select i1 %xor_ln58_100, i13 4095, i13 %add_ln58_35

]]></Node>
<StgValue><ssdm name="select_ln58_73"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:613 %select_ln58_74 = select i1 %and_ln58_49, i13 4096, i13 %add_ln58_35

]]></Node>
<StgValue><ssdm name="select_ln58_74"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:614 %select_ln58_75 = select i1 %or_ln58_23, i13 %select_ln58_73, i13 %select_ln58_74

]]></Node>
<StgValue><ssdm name="select_ln58_75"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:615 %sext_ln58_50 = sext i13 %select_ln58_72

]]></Node>
<StgValue><ssdm name="sext_ln58_50"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:616 %sext_ln58_51 = sext i13 %select_ln42_129

]]></Node>
<StgValue><ssdm name="sext_ln58_51"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:617 %add_ln58_36 = add i13 %select_ln42_129, i13 %select_ln58_72

]]></Node>
<StgValue><ssdm name="add_ln58_36"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:618 %add_ln58_24 = add i14 %sext_ln58_51, i14 %sext_ln58_50

]]></Node>
<StgValue><ssdm name="add_ln58_24"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:619 %tmp_7920 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_24, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7920"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:620 %tmp_7921 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_36, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7921"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:621 %xor_ln58_102 = xor i1 %tmp_7920, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_102"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:622 %and_ln58_50 = and i1 %tmp_7921, i1 %xor_ln58_102

]]></Node>
<StgValue><ssdm name="and_ln58_50"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:623 %xor_ln58_103 = xor i1 %tmp_7921, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_103"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:624 %and_ln58_51 = and i1 %tmp_7920, i1 %xor_ln58_103

]]></Node>
<StgValue><ssdm name="and_ln58_51"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:625 %xor_ln58_104 = xor i1 %tmp_7920, i1 %tmp_7921

]]></Node>
<StgValue><ssdm name="xor_ln58_104"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:626 %xor_ln58_105 = xor i1 %xor_ln58_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_105"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:627 %or_ln58_24 = or i1 %and_ln58_50, i1 %xor_ln58_105

]]></Node>
<StgValue><ssdm name="or_ln58_24"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:628 %select_ln58_76 = select i1 %xor_ln58_104, i13 4095, i13 %add_ln58_36

]]></Node>
<StgValue><ssdm name="select_ln58_76"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:629 %select_ln58_77 = select i1 %and_ln58_51, i13 4096, i13 %add_ln58_36

]]></Node>
<StgValue><ssdm name="select_ln58_77"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:630 %select_ln58_78 = select i1 %or_ln58_24, i13 %select_ln58_76, i13 %select_ln58_77

]]></Node>
<StgValue><ssdm name="select_ln58_78"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:631 %sext_ln58_52 = sext i13 %select_ln58_75

]]></Node>
<StgValue><ssdm name="sext_ln58_52"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:632 %sext_ln58_53 = sext i13 %select_ln42_133

]]></Node>
<StgValue><ssdm name="sext_ln58_53"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:633 %add_ln58_37 = add i13 %select_ln42_133, i13 %select_ln58_75

]]></Node>
<StgValue><ssdm name="add_ln58_37"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:634 %add_ln58_25 = add i14 %sext_ln58_53, i14 %sext_ln58_52

]]></Node>
<StgValue><ssdm name="add_ln58_25"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:635 %tmp_7922 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_25, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7922"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:636 %tmp_7923 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_37, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7923"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:637 %xor_ln58_106 = xor i1 %tmp_7922, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_106"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:638 %and_ln58_52 = and i1 %tmp_7923, i1 %xor_ln58_106

]]></Node>
<StgValue><ssdm name="and_ln58_52"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:639 %xor_ln58_107 = xor i1 %tmp_7923, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_107"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:640 %and_ln58_53 = and i1 %tmp_7922, i1 %xor_ln58_107

]]></Node>
<StgValue><ssdm name="and_ln58_53"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:641 %xor_ln58_108 = xor i1 %tmp_7922, i1 %tmp_7923

]]></Node>
<StgValue><ssdm name="xor_ln58_108"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:642 %xor_ln58_109 = xor i1 %xor_ln58_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_109"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:643 %or_ln58_25 = or i1 %and_ln58_52, i1 %xor_ln58_109

]]></Node>
<StgValue><ssdm name="or_ln58_25"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:644 %select_ln58_79 = select i1 %xor_ln58_108, i13 4095, i13 %add_ln58_37

]]></Node>
<StgValue><ssdm name="select_ln58_79"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:645 %select_ln58_80 = select i1 %and_ln58_53, i13 4096, i13 %add_ln58_37

]]></Node>
<StgValue><ssdm name="select_ln58_80"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:646 %select_ln58_81 = select i1 %or_ln58_25, i13 %select_ln58_79, i13 %select_ln58_80

]]></Node>
<StgValue><ssdm name="select_ln58_81"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:647 %sext_ln58_54 = sext i13 %select_ln58_78

]]></Node>
<StgValue><ssdm name="sext_ln58_54"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:648 %sext_ln58_55 = sext i13 %select_ln42_137

]]></Node>
<StgValue><ssdm name="sext_ln58_55"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:649 %add_ln58_38 = add i13 %select_ln42_137, i13 %select_ln58_78

]]></Node>
<StgValue><ssdm name="add_ln58_38"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:650 %add_ln58_26 = add i14 %sext_ln58_55, i14 %sext_ln58_54

]]></Node>
<StgValue><ssdm name="add_ln58_26"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:651 %tmp_7924 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_26, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7924"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:652 %tmp_7925 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_38, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7925"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:653 %xor_ln58_110 = xor i1 %tmp_7924, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_110"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:654 %and_ln58_54 = and i1 %tmp_7925, i1 %xor_ln58_110

]]></Node>
<StgValue><ssdm name="and_ln58_54"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:655 %xor_ln58_111 = xor i1 %tmp_7925, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_111"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:656 %and_ln58_55 = and i1 %tmp_7924, i1 %xor_ln58_111

]]></Node>
<StgValue><ssdm name="and_ln58_55"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:657 %xor_ln58_112 = xor i1 %tmp_7924, i1 %tmp_7925

]]></Node>
<StgValue><ssdm name="xor_ln58_112"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:658 %xor_ln58_113 = xor i1 %xor_ln58_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_113"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:659 %or_ln58_26 = or i1 %and_ln58_54, i1 %xor_ln58_113

]]></Node>
<StgValue><ssdm name="or_ln58_26"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:660 %select_ln58_82 = select i1 %xor_ln58_112, i13 4095, i13 %add_ln58_38

]]></Node>
<StgValue><ssdm name="select_ln58_82"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:661 %select_ln58_83 = select i1 %and_ln58_55, i13 4096, i13 %add_ln58_38

]]></Node>
<StgValue><ssdm name="select_ln58_83"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:662 %select_ln58_84 = select i1 %or_ln58_26, i13 %select_ln58_82, i13 %select_ln58_83

]]></Node>
<StgValue><ssdm name="select_ln58_84"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:663 %sext_ln58_56 = sext i13 %select_ln58_81

]]></Node>
<StgValue><ssdm name="sext_ln58_56"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:664 %sext_ln58_57 = sext i13 %select_ln42_141

]]></Node>
<StgValue><ssdm name="sext_ln58_57"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:665 %add_ln58_39 = add i13 %select_ln42_141, i13 %select_ln58_81

]]></Node>
<StgValue><ssdm name="add_ln58_39"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:666 %add_ln58_27 = add i14 %sext_ln58_57, i14 %sext_ln58_56

]]></Node>
<StgValue><ssdm name="add_ln58_27"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:667 %tmp_7926 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_27, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7926"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:668 %tmp_7927 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_39, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7927"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:669 %xor_ln58_114 = xor i1 %tmp_7926, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_114"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:670 %and_ln58_56 = and i1 %tmp_7927, i1 %xor_ln58_114

]]></Node>
<StgValue><ssdm name="and_ln58_56"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:671 %xor_ln58_115 = xor i1 %tmp_7927, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_115"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:672 %and_ln58_57 = and i1 %tmp_7926, i1 %xor_ln58_115

]]></Node>
<StgValue><ssdm name="and_ln58_57"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:673 %xor_ln58_116 = xor i1 %tmp_7926, i1 %tmp_7927

]]></Node>
<StgValue><ssdm name="xor_ln58_116"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:674 %xor_ln58_117 = xor i1 %xor_ln58_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_117"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:675 %or_ln58_27 = or i1 %and_ln58_56, i1 %xor_ln58_117

]]></Node>
<StgValue><ssdm name="or_ln58_27"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:676 %select_ln58_85 = select i1 %xor_ln58_116, i13 4095, i13 %add_ln58_39

]]></Node>
<StgValue><ssdm name="select_ln58_85"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:677 %select_ln58_86 = select i1 %and_ln58_57, i13 4096, i13 %add_ln58_39

]]></Node>
<StgValue><ssdm name="select_ln58_86"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:678 %select_ln58_87 = select i1 %or_ln58_27, i13 %select_ln58_85, i13 %select_ln58_86

]]></Node>
<StgValue><ssdm name="select_ln58_87"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="26" op_0_bw="26" op_1_bw="13">
<![CDATA[
entry_ifconv:679 %mrv = insertvalue i26 <undef>, i13 %select_ln58_84

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="26" op_0_bw="26" op_1_bw="13">
<![CDATA[
entry_ifconv:680 %mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_87

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="26">
<![CDATA[
entry_ifconv:681 %ret_ln68 = ret i26 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
