verilog work ../../../../../../rtl/verilog/code/pkg/ntm_arithmetic_pkg.sv
verilog work ../../../../../../rtl/verilog/code/pkg/ntm_math_pkg.sv
verilog work ../../../../../../rtl/verilog/code/pkg/dnc_core_pkg.sv
verilog work ../../../../../../rtl/verilog/code/pkg/ntm_lstm_controller_pkg.sv

verilog work ../../../../../../rtl/verilog/code/arithmetic/float/scalar/ntm_scalar_float_adder.sv
verilog work ../../../../../../rtl/verilog/code/arithmetic/float/scalar/ntm_scalar_float_multiplier.sv
verilog work ../../../../../../rtl/verilog/code/arithmetic/float/scalar/ntm_scalar_float_divider.sv

verilog work ../../../../../../rtl/verilog/code/arithmetic/float/vector/ntm_vector_float_adder.sv
verilog work ../../../../../../rtl/verilog/code/arithmetic/float/vector/ntm_vector_float_multiplier.sv
verilog work ../../../../../../rtl/verilog/code/arithmetic/float/vector/ntm_vector_float_divider.sv

verilog work ../../../../../../rtl/verilog/code/arithmetic/float/matrix/ntm_matrix_float_adder.sv
verilog work ../../../../../../rtl/verilog/code/arithmetic/float/matrix/ntm_matrix_float_multiplier.sv
verilog work ../../../../../../rtl/verilog/code/arithmetic/float/matrix/ntm_matrix_float_divider.sv

verilog work ../../../../../../rtl/verilog/code/math/algebra/vector/ntm_dot_product.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/vector/ntm_vector_convolution.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/vector/ntm_vector_cosine_similarity.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/vector/ntm_vector_multiplication.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/vector/ntm_vector_summation.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/vector/ntm_vector_module.sv

verilog work ../../../../../../rtl/verilog/code/math/algebra/matrix/ntm_matrix_convolution.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/matrix/ntm_matrix_inverse.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/matrix/ntm_matrix_multiplication.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/matrix/ntm_matrix_product.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/matrix/ntm_matrix_summation.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/matrix/ntm_matrix_transpose.sv

verilog work ../../../../../../rtl/verilog/code/math/algebra/tensor/ntm_tensor_convolution.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/tensor/ntm_tensor_inverse.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/tensor/ntm_tensor_multiplication.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/tensor/ntm_tensor_product.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/tensor/ntm_tensor_summation.sv
verilog work ../../../../../../rtl/verilog/code/math/algebra/tensor/ntm_tensor_transpose.sv

verilog work ../../../../../../rtl/verilog/code/math/series/scalar/ntm_scalar_cosh_function.sv
verilog work ../../../../../../rtl/verilog/code/math/series/scalar/ntm_scalar_exponentiator_function.sv
verilog work ../../../../../../rtl/verilog/code/math/series/scalar/ntm_scalar_logarithm_function.sv
verilog work ../../../../../../rtl/verilog/code/math/series/scalar/ntm_scalar_sinh_function.sv
verilog work ../../../../../../rtl/verilog/code/math/series/scalar/ntm_scalar_tanh_function.sv

verilog work ../../../../../../rtl/verilog/code/math/series/vector/ntm_vector_cosh_function.sv
verilog work ../../../../../../rtl/verilog/code/math/series/vector/ntm_vector_exponentiator_function.sv
verilog work ../../../../../../rtl/verilog/code/math/series/vector/ntm_vector_logarithm_function.sv
verilog work ../../../../../../rtl/verilog/code/math/series/vector/ntm_vector_sinh_function.sv
verilog work ../../../../../../rtl/verilog/code/math/series/vector/ntm_vector_tanh_function.sv

verilog work ../../../../../../rtl/verilog/code/math/series/matrix/ntm_matrix_cosh_function.sv
verilog work ../../../../../../rtl/verilog/code/math/series/matrix/ntm_matrix_exponentiator_function.sv
verilog work ../../../../../../rtl/verilog/code/math/series/matrix/ntm_matrix_logarithm_function.sv
verilog work ../../../../../../rtl/verilog/code/math/series/matrix/ntm_matrix_sinh_function.sv
verilog work ../../../../../../rtl/verilog/code/math/series/matrix/ntm_matrix_tanh_function.sv

verilog work ../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_logistic_function.sv
verilog work ../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_oneplus_function.sv

verilog work ../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_logistic_function.sv
verilog work ../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_oneplus_function.sv

verilog work ../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_logistic_function.sv
verilog work ../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_oneplus_function.sv

verilog work ../../../../../../rtl/verilog/code/math/calculus/vector/ntm_vector_differentiation.sv
verilog work ../../../../../../rtl/verilog/code/math/calculus/vector/ntm_vector_integration.sv
verilog work ../../../../../../rtl/verilog/code/math/calculus/vector/ntm_vector_softmax.sv

verilog work ../../../../../../rtl/verilog/code/math/calculus/matrix/ntm_matrix_differentiation.sv
verilog work ../../../../../../rtl/verilog/code/math/calculus/matrix/ntm_matrix_integration.sv
verilog work ../../../../../../rtl/verilog/code/math/calculus/matrix/ntm_matrix_softmax.sv

verilog work ../../../../../../rtl/verilog/code/math/calculus/tensor/ntm_tensor_differentiation.sv
verilog work ../../../../../../rtl/verilog/code/math/calculus/tensor/ntm_tensor_integration.sv
verilog work ../../../../../../rtl/verilog/code/math/calculus/tensor/ntm_tensor_softmax.sv

verilog work ../../../../../../rtl/verilog/code/trainer/LSTM/ntm_activation_trainer.sv
verilog work ../../../../../../rtl/verilog/code/trainer/LSTM/ntm_forget_trainer.sv
verilog work ../../../../../../rtl/verilog/code/trainer/LSTM/ntm_input_trainer.sv
verilog work ../../../../../../rtl/verilog/code/trainer/LSTM/ntm_output_trainer.sv

verilog work ../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_controller.sv
verilog work ../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_activation_gate_vector.sv
verilog work ../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_forget_gate_vector.sv
verilog work ../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_hidden_gate_vector.sv
verilog work ../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_input_gate_vector.sv
verilog work ../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_output_gate_vector.sv
verilog work ../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_state_gate_vector.sv

verilog work ../../../../../../rtl/verilog/code/dnc/read_heads/dnc_free_gates.sv
verilog work ../../../../../../rtl/verilog/code/dnc/read_heads/dnc_read_keys.sv
verilog work ../../../../../../rtl/verilog/code/dnc/read_heads/dnc_read_modes.sv
verilog work ../../../../../../rtl/verilog/code/dnc/read_heads/dnc_read_strengths.sv

verilog work ../../../../../../rtl/verilog/code/dnc/write_heads/dnc_allocation_gate.sv
verilog work ../../../../../../rtl/verilog/code/dnc/write_heads/dnc_erase_vector.sv
verilog work ../../../../../../rtl/verilog/code/dnc/write_heads/dnc_write_gate.sv
verilog work ../../../../../../rtl/verilog/code/dnc/write_heads/dnc_write_key.sv
verilog work ../../../../../../rtl/verilog/code/dnc/write_heads/dnc_write_strength.sv
verilog work ../../../../../../rtl/verilog/code/dnc/write_heads/dnc_write_vector.sv

verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_content_based_addressing.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_allocation_weighting.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_backward_weighting.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_forward_weighting.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_memory_matrix.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_memory_retention_vector.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_precedence_weighting.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_read_content_weighting.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_read_vectors.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_read_weighting.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_sort_vector.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_temporal_link_matrix.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_usage_vector.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_write_content_weighting.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_write_weighting.sv
verilog work ../../../../../../rtl/verilog/code/dnc/memory/dnc_addressing.sv

verilog work ../../../../../../rtl/verilog/code/dnc/top/dnc_top.sv
verilog work ../../../../../../rtl/verilog/code/dnc/top/dnc_output_vector.sv
verilog work ../../../../../../rtl/verilog/code/dnc/top/dnc_interface_vector.sv

verilog work ../../../../../../bench/verilog/code/tests/dnc/top/dnc_top_pkg.sv
verilog work ../../../../../../bench/verilog/code/tests/dnc/top/dnc_top_stimulus.sv
verilog work ../../../../../../bench/verilog/code/tests/dnc/top/dnc_top_testbench.sv