

================================================================
== Vitis HLS Report for 'radix2_bfly'
================================================================
* Date:           Wed Jun 25 09:29:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       opt4_just_pipe_all (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w_imag_val_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %w_imag_val"   --->   Operation 6 'read' 'w_imag_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w_real_val_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %w_real_val"   --->   Operation 7 'read' 'w_real_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_imag_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_imag_read"   --->   Operation 8 'read' 'b_imag_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_real_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_real_read"   --->   Operation 9 'read' 'b_real_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i16 %b_real_read_1" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 10 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i14 %w_real_val_read" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 11 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln10_2 = sext i16 %b_imag_read_1" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 12 'sext' 'sext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln10_3 = sext i14 %w_imag_val_read" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 13 'sext' 'sext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (5.58ns)   --->   "%mul_ln10 = mul i28 %sext_ln10, i28 %sext_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 14 'mul' 'mul_ln10' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 15 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%a_imag_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_imag_read"   --->   Operation 16 'read' 'a_imag_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%a_real_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_real_read"   --->   Operation 17 'read' 'a_real_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 18 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [3/3] (1.05ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 19 'mul' 'mul_ln11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/1] (5.58ns)   --->   "%mul_ln11_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 20 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 21 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 21 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 22 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 22 'sub' 'sub_ln10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 23 [2/3] (1.05ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 23 'mul' 'mul_ln11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 24 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 24 'sub' 'sub_ln10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%r_real = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43]   --->   Operation 25 'partselect' 'r_real' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/3] (0.00ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 26 'mul' 'mul_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 27 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11 = add i28 %mul_ln11_1, i28 %mul_ln11" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 27 'add' 'add_ln11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 28 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11 = add i28 %mul_ln11_1, i28 %mul_ln11" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 28 'add' 'add_ln11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%r_imag = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43]   --->   Operation 29 'partselect' 'r_imag' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (2.07ns)   --->   "%add_ln45 = add i16 %r_real, i16 %a_real_read_1" [FFT32_check.cpp:45]   --->   Operation 30 'add' 'add_ln45' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (2.07ns)   --->   "%add_ln46 = add i16 %r_imag, i16 %a_imag_read_1" [FFT32_check.cpp:46]   --->   Operation 31 'add' 'add_ln46' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (2.07ns)   --->   "%sub_ln47 = sub i16 %a_real_read_1, i16 %r_real" [FFT32_check.cpp:47]   --->   Operation 32 'sub' 'sub_ln47' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (2.07ns)   --->   "%sub_ln48 = sub i16 %a_imag_read_1, i16 %r_imag" [FFT32_check.cpp:48]   --->   Operation 33 'sub' 'sub_ln48' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i16 %add_ln45" [FFT32_check.cpp:49]   --->   Operation 34 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i16 %add_ln46" [FFT32_check.cpp:49]   --->   Operation 35 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i16 %sub_ln47" [FFT32_check.cpp:49]   --->   Operation 36 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i16 %sub_ln48" [FFT32_check.cpp:49]   --->   Operation 37 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln49 = ret i64 %mrv_3" [FFT32_check.cpp:49]   --->   Operation 38 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.580ns
The critical path consists of the following:
	wire read operation ('w_real_val_read') on port 'w_real_val' [8]  (0.000 ns)
	'mul' operation ('mul_ln10', FFT32_check.cpp:10->FFT32_check.cpp:43) [17]  (5.580 ns)

 <State 2>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_1', FFT32_check.cpp:11->FFT32_check.cpp:43) [22]  (5.580 ns)

 <State 3>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[19] ('mul_ln10_1', FFT32_check.cpp:10->FFT32_check.cpp:43) [18]  (0.000 ns)
	'sub' operation of DSP[19] ('sub_ln10', FFT32_check.cpp:10->FFT32_check.cpp:43) [19]  (2.100 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'sub' operation of DSP[19] ('sub_ln10', FFT32_check.cpp:10->FFT32_check.cpp:43) [19]  (2.100 ns)

 <State 5>: 4.177ns
The critical path consists of the following:
	'add' operation of DSP[23] ('add_ln11', FFT32_check.cpp:11->FFT32_check.cpp:43) [23]  (2.100 ns)
	'add' operation ('add_ln46', FFT32_check.cpp:46) [26]  (2.077 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
