

================================================================
== Vitis HLS Report for 'pu_comp'
================================================================
* Date:           Wed Sep  3 20:05:54 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        2|  1073741830|  8.000 ns|  4.295 sec|    2|  1073741830|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                    |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |      Loop Name     |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_136_1  |        0|  1073741828|         7|          1|          1|  0 ~ 1073741823|       yes|
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       83|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      143|       78|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      107|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      250|      206|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U93  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                              |                               |        0|   3|  143|  78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln136_fu_114_p2        |         +|   0|  0|  37|          30|           1|
    |add_ln138_fu_124_p2        |         +|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln136_fu_108_p2       |      icmp|   0|  0|  19|          30|          30|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  83|          78|          50|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|   30|         60|
    |i_fu_54                  |   9|          2|   30|         60|
    |streamA38_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   63|        126|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Dbuf_load_reg_165                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_fu_54                           |  30|   0|   30|          0|
    |mul_reg_170                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 107|   0|  107|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|       pu_comp|  return value|
|streamA38_din     |  out|   32|     ap_fifo|     streamA38|       pointer|
|streamA38_full_n  |   in|    1|     ap_fifo|     streamA38|       pointer|
|streamA38_write   |  out|    1|     ap_fifo|     streamA38|       pointer|
|a_value           |   in|   32|     ap_none|       a_value|        scalar|
|Dbuf_address0     |  out|   16|   ap_memory|          Dbuf|         array|
|Dbuf_ce0          |  out|    1|   ap_memory|          Dbuf|         array|
|Dbuf_q0           |   in|   32|   ap_memory|          Dbuf|         array|
|K                 |   in|   30|     ap_none|             K|        scalar|
|begin_r           |   in|   16|     ap_none|       begin_r|        scalar|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%begin_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %begin_r"   --->   Operation 11 'read' 'begin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K"   --->   Operation 12 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_value_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_value"   --->   Operation 13 'read' 'a_value_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamA38, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln136 = store i30 0, i30 %i" [src/spmm_device_fpga.cpp:136]   --->   Operation 16 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln136 = br void %for.inc" [src/spmm_device_fpga.cpp:136]   --->   Operation 17 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_6 = load i30 %i" [src/spmm_device_fpga.cpp:138]   --->   Operation 18 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.83ns)   --->   "%icmp_ln136 = icmp_eq  i30 %i_6, i30 %K_read" [src/spmm_device_fpga.cpp:136]   --->   Operation 19 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1073741823, i64 0"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.86ns)   --->   "%add_ln136 = add i30 %i_6, i30 1" [src/spmm_device_fpga.cpp:136]   --->   Operation 21 'add' 'add_ln136' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.inc.split, void %for.end.loopexit" [src/spmm_device_fpga.cpp:136]   --->   Operation 22 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i30 %i_6" [src/spmm_device_fpga.cpp:138]   --->   Operation 23 'trunc' 'trunc_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln138 = add i16 %trunc_ln138, i16 %begin_read" [src/spmm_device_fpga.cpp:138]   --->   Operation 24 'add' 'add_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i16 %add_ln138" [src/spmm_device_fpga.cpp:138]   --->   Operation 25 'zext' 'zext_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Dbuf_addr = getelementptr i32 %Dbuf, i64 0, i64 %zext_ln138" [src/spmm_device_fpga.cpp:138]   --->   Operation 26 'getelementptr' 'Dbuf_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.24ns)   --->   "%Dbuf_load = load i16 %Dbuf_addr" [src/spmm_device_fpga.cpp:138]   --->   Operation 27 'load' 'Dbuf_load' <Predicate = (!icmp_ln136)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln136 = store i30 %add_ln136, i30 %i" [src/spmm_device_fpga.cpp:136]   --->   Operation 28 'store' 'store_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 29 [1/2] (1.24ns)   --->   "%Dbuf_load = load i16 %Dbuf_addr" [src/spmm_device_fpga.cpp:138]   --->   Operation 29 'load' 'Dbuf_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 30 [4/4] (2.32ns)   --->   "%mul = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:138]   --->   Operation 30 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 31 [3/4] (2.32ns)   --->   "%mul = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:138]   --->   Operation 31 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 32 [2/4] (2.32ns)   --->   "%mul = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:138]   --->   Operation 32 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 33 [1/4] (2.32ns)   --->   "%mul = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:138]   --->   Operation 33 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln140 = ret" [src/spmm_device_fpga.cpp:140]   --->   Operation 39 'ret' 'ret_ln140' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln137 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15" [src/spmm_device_fpga.cpp:137]   --->   Operation 34 'specpipeline' 'specpipeline_ln137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/spmm_device_fpga.cpp:136]   --->   Operation 35 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln138 = bitcast i32 %mul" [src/spmm_device_fpga.cpp:138]   --->   Operation 36 'bitcast' 'bitcast_ln138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (1.19ns)   --->   "%write_ln138 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %streamA38, i32 %bitcast_ln138" [src/spmm_device_fpga.cpp:138]   --->   Operation 37 'write' 'write_ln138' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 61278> <FIFO>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln136 = br void %for.inc" [src/spmm_device_fpga.cpp:136]   --->   Operation 38 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ streamA38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_value]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Dbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ begin_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01000000]
begin_read         (read             ) [ 00000000]
K_read             (read             ) [ 00000000]
a_value_read       (read             ) [ 01111110]
specmemcore_ln0    (specmemcore      ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
store_ln136        (store            ) [ 00000000]
br_ln136           (br               ) [ 00000000]
i_6                (load             ) [ 00000000]
icmp_ln136         (icmp             ) [ 01111110]
empty              (speclooptripcount) [ 00000000]
add_ln136          (add              ) [ 00000000]
br_ln136           (br               ) [ 00000000]
trunc_ln138        (trunc            ) [ 00000000]
add_ln138          (add              ) [ 00000000]
zext_ln138         (zext             ) [ 00000000]
Dbuf_addr          (getelementptr    ) [ 01100000]
store_ln136        (store            ) [ 00000000]
Dbuf_load          (load             ) [ 01011110]
mul                (fmul             ) [ 01000001]
specpipeline_ln137 (specpipeline     ) [ 00000000]
specloopname_ln136 (specloopname     ) [ 00000000]
bitcast_ln138      (bitcast          ) [ 00000000]
write_ln138        (write            ) [ 00000000]
br_ln136           (br               ) [ 00000000]
ret_ln140          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="streamA38">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamA38"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_value">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_value"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Dbuf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="K">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="begin_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="begin_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="begin_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="begin_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="K_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="30" slack="0"/>
<pin id="66" dir="0" index="1" bw="30" slack="0"/>
<pin id="67" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="a_value_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_value_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln138_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln138/7 "/>
</bind>
</comp>

<comp id="83" class="1004" name="Dbuf_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="16" slack="0"/>
<pin id="87" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dbuf_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Dbuf_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="32" slack="2"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln136_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="30" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_6_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="30" slack="0"/>
<pin id="107" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln136_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="30" slack="0"/>
<pin id="110" dir="0" index="1" bw="30" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln136_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="30" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln138_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="30" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln138_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln138_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln136_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="30" slack="0"/>
<pin id="137" dir="0" index="1" bw="30" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bitcast_ln138_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln138/7 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="30" slack="0"/>
<pin id="146" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="151" class="1005" name="a_value_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2"/>
<pin id="153" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_value_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="icmp_ln136_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="5"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="160" class="1005" name="Dbuf_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Dbuf_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="Dbuf_load_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Dbuf_load "/>
</bind>
</comp>

<comp id="170" class="1005" name="mul_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="52" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="64" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="105" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="58" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="139"><net_src comp="114" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="147"><net_src comp="54" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="154"><net_src comp="70" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="159"><net_src comp="108" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="83" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="168"><net_src comp="90" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="173"><net_src comp="96" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="140" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: streamA38 | {7 }
 - Input state : 
	Port: pu_comp : a_value | {1 }
	Port: pu_comp : Dbuf | {1 2 }
	Port: pu_comp : K | {1 }
	Port: pu_comp : begin_r | {1 }
  - Chain level:
	State 1
		store_ln136 : 1
		i_6 : 1
		icmp_ln136 : 2
		add_ln136 : 2
		br_ln136 : 3
		trunc_ln138 : 2
		add_ln138 : 3
		zext_ln138 : 4
		Dbuf_addr : 5
		Dbuf_load : 6
		store_ln136 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		write_ln138 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_96        |    3    |   143   |    78   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln136_fu_114    |    0    |    0    |    37   |
|          |     add_ln138_fu_124    |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln136_fu_108    |    0    |    0    |    19   |
|----------|-------------------------|---------|---------|---------|
|          |  begin_read_read_fu_58  |    0    |    0    |    0    |
|   read   |    K_read_read_fu_64    |    0    |    0    |    0    |
|          | a_value_read_read_fu_70 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln138_write_fu_76 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln138_fu_120   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln138_fu_130    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |   143   |   157   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  Dbuf_addr_reg_160 |   16   |
|  Dbuf_load_reg_165 |   32   |
|a_value_read_reg_151|   32   |
|      i_reg_144     |   30   |
| icmp_ln136_reg_156 |    1   |
|     mul_reg_170    |   32   |
+--------------------+--------+
|        Total       |   143  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |   157  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   143  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   286  |   166  |
+-----------+--------+--------+--------+--------+
