#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x560d09b7e900 .scope module, "SCICA_CORDIC_wrapper" "SCICA_CORDIC_wrapper" 2 22;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 2 "scica_stage_in";
    .port_info 3 /INPUT 1 "evd_cordic_vec_en";
    .port_info 4 /INPUT 16 "evd_cordic_vec_xin";
    .port_info 5 /INPUT 16 "evd_cordic_vec_yin";
    .port_info 6 /INPUT 1 "evd_cordic_vec_angle_calc_en";
    .port_info 7 /INPUT 1 "evd_cordic_rot1_en";
    .port_info 8 /INPUT 16 "evd_cordic_rot1_xin";
    .port_info 9 /INPUT 16 "evd_cordic_rot1_yin";
    .port_info 10 /INPUT 1 "evd_cordic_rot1_angle_microRot_n";
    .port_info 11 /INPUT 16 "evd_cordic_rot1_angle_in";
    .port_info 12 /INPUT 1 "evd_cordic_rot2_en";
    .port_info 13 /INPUT 16 "evd_cordic_rot2_xin";
    .port_info 14 /INPUT 16 "evd_cordic_rot2_yin";
    .port_info 15 /INPUT 1 "evd_cordic_rot2_angle_microRot_n";
    .port_info 16 /INPUT 1 "ica_cordic_vec_en";
    .port_info 17 /INPUT 16 "ica_cordic_vec_xin";
    .port_info 18 /INPUT 16 "ica_cordic_vec_yin";
    .port_info 19 /INPUT 1 "ica_cordic_vec_angle_calc_en";
    .port_info 20 /INPUT 1 "ica_cordic_rot1_en";
    .port_info 21 /INPUT 16 "ica_cordic_rot1_xin";
    .port_info 22 /INPUT 16 "ica_cordic_rot1_yin";
    .port_info 23 /INPUT 16 "ica_cordic_rot1_angle_in";
    .port_info 24 /INPUT 1 "ica_cordic_rot1_angle_microRot_n";
    .port_info 25 /INPUT 16 "ica_cordic_rot1_microRot_ext_in";
    .port_info 26 /INPUT 1 "ica_cordic_rot1_microRot_ext_vld";
    .port_info 27 /INPUT 2 "ica_cordic_rot1_quad_in";
    .port_info 28 /INPUT 1 "ica_cordic_rot2_en";
    .port_info 29 /INPUT 16 "ica_cordic_rot2_xin";
    .port_info 30 /INPUT 16 "ica_cordic_rot2_yin";
    .port_info 31 /INPUT 2 "ica_cordic_rot2_quad_in";
    .port_info 32 /INPUT 16 "ica_cordic_rot2_microRot_in";
    .port_info 33 /INPUT 1 "fft_cordic_rot_en";
    .port_info 34 /INPUT 16 "fft_cordic_rot_xin";
    .port_info 35 /INPUT 16 "fft_cordic_rot_yin";
    .port_info 36 /INPUT 16 "fft_cordic_rot_angle_in";
    .port_info 37 /INPUT 1 "kmeans_cordic_vec_en";
    .port_info 38 /INPUT 16 "kmeans_cordic_vec_xin";
    .port_info 39 /INPUT 16 "kmeans_cordic_vec_yin";
    .port_info 40 /OUTPUT 1 "cordic_vec_opvld";
    .port_info 41 /OUTPUT 16 "cordic_vec_xout";
    .port_info 42 /OUTPUT 16 "cordic_vec_microRot_out";
    .port_info 43 /OUTPUT 2 "cordic_vec_quad_out";
    .port_info 44 /OUTPUT 1 "cordic_vec_microRot_out_start";
    .port_info 45 /OUTPUT 16 "cordic_vec_angle_out";
    .port_info 46 /OUTPUT 1 "cordic_rot1_opvld";
    .port_info 47 /OUTPUT 16 "cordic_rot1_xout";
    .port_info 48 /OUTPUT 16 "cordic_rot1_yout";
    .port_info 49 /OUTPUT 1 "cordic_rot2_opvld";
    .port_info 50 /OUTPUT 16 "cordic_rot2_xout";
    .port_info 51 /OUTPUT 16 "cordic_rot2_yout";
P_0x560d09c4b210 .param/l "ANGLE_WIDTH" 0 2 25, +C4<00000000000000000000000000010000>;
P_0x560d09c4b250 .param/l "CORDIC_STAGES" 0 2 26, +C4<00000000000000000000000000010000>;
P_0x560d09c4b290 .param/l "CORDIC_WIDTH" 0 2 24, +C4<00000000000000000000000000010110>;
P_0x560d09c4b2d0 .param/l "DATA_WIDTH" 0 2 23, +C4<00000000000000000000000000010000>;
o0x774fda685228 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c67710_0 .net "clk", 0 0, o0x774fda685228;  0 drivers
v0x560d09c677d0_0 .var/s "cordic_rot1_angle_in", 15 0;
v0x560d09c67890_0 .var "cordic_rot1_angle_microRot_n", 0 0;
v0x560d09c67930_0 .var "cordic_rot1_en", 0 0;
v0x560d09c679d0_0 .var "cordic_rot1_microRot_ext_in", 15 0;
v0x560d09c67a70_0 .var "cordic_rot1_microRot_ext_vld", 0 0;
v0x560d09c67b40_0 .net "cordic_rot1_opvld", 0 0, L_0x560d09cd0b20;  1 drivers
v0x560d09c67c30_0 .var "cordic_rot1_quad_in", 1 0;
v0x560d09c67cd0_0 .var/s "cordic_rot1_xin", 15 0;
v0x560d09c67e00_0 .net/s "cordic_rot1_xout", 15 0, L_0x560d09cd0a10;  1 drivers
v0x560d09c67ea0_0 .var/s "cordic_rot1_yin", 15 0;
v0x560d09c67f60_0 .net/s "cordic_rot1_yout", 15 0, L_0x560d09cd0ab0;  1 drivers
v0x560d09c68070_0 .var/s "cordic_rot2_angle_in", 15 0;
v0x560d09c68180_0 .var "cordic_rot2_angle_microRot_n", 0 0;
v0x560d09c68220_0 .var "cordic_rot2_en", 0 0;
v0x560d09c68350_0 .var "cordic_rot2_microRot_in", 15 0;
v0x560d09c68410_0 .net "cordic_rot2_opvld", 0 0, L_0x560d09cf62b0;  1 drivers
v0x560d09c684b0_0 .var "cordic_rot2_quad_in", 1 0;
v0x560d09c685a0_0 .var/s "cordic_rot2_xin", 15 0;
v0x560d09c686b0_0 .net/s "cordic_rot2_xout", 15 0, L_0x560d09cf6100;  1 drivers
v0x560d09c68770_0 .var/s "cordic_rot2_yin", 15 0;
v0x560d09c68860_0 .net/s "cordic_rot2_yout", 15 0, L_0x560d09cf61f0;  1 drivers
v0x560d09c68920_0 .var "cordic_vec_angle_calc_en", 0 0;
v0x560d09c68a10_0 .net/s "cordic_vec_angle_out", 15 0, v0x560d09a4f2e0_0;  1 drivers
v0x560d09c68ab0_0 .var "cordic_vec_en", 0 0;
v0x560d09c68b50_0 .net "cordic_vec_microRot_out", 15 0, L_0x560d09cd7700;  1 drivers
v0x560d09c68c10_0 .net "cordic_vec_microRot_out_start", 0 0, v0x560d09b20d30_0;  1 drivers
v0x560d09c68cb0_0 .net "cordic_vec_opvld", 0 0, L_0x560d09ce8e80;  1 drivers
v0x560d09c68d50_0 .net "cordic_vec_quad_out", 1 0, L_0x560d09cd53a0;  1 drivers
v0x560d09c68ea0_0 .var/s "cordic_vec_xin", 15 0;
v0x560d09c68f60_0 .net/s "cordic_vec_xout", 15 0, L_0x560d09ce8d70;  1 drivers
v0x560d09c69020_0 .var/s "cordic_vec_yin", 15 0;
o0x774fda695f68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c690e0_0 .net/s "evd_cordic_rot1_angle_in", 15 0, o0x774fda695f68;  0 drivers
o0x774fda695f98 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c693d0_0 .net "evd_cordic_rot1_angle_microRot_n", 0 0, o0x774fda695f98;  0 drivers
o0x774fda695fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c69490_0 .net "evd_cordic_rot1_en", 0 0, o0x774fda695fc8;  0 drivers
o0x774fda695ff8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c69550_0 .net/s "evd_cordic_rot1_xin", 15 0, o0x774fda695ff8;  0 drivers
o0x774fda696028 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c69630_0 .net/s "evd_cordic_rot1_yin", 15 0, o0x774fda696028;  0 drivers
o0x774fda696058 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c69710_0 .net "evd_cordic_rot2_angle_microRot_n", 0 0, o0x774fda696058;  0 drivers
o0x774fda696088 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c697d0_0 .net "evd_cordic_rot2_en", 0 0, o0x774fda696088;  0 drivers
o0x774fda6960b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c69890_0 .net/s "evd_cordic_rot2_xin", 15 0, o0x774fda6960b8;  0 drivers
o0x774fda6960e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c69970_0 .net/s "evd_cordic_rot2_yin", 15 0, o0x774fda6960e8;  0 drivers
o0x774fda696118 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c69a50_0 .net "evd_cordic_vec_angle_calc_en", 0 0, o0x774fda696118;  0 drivers
o0x774fda696148 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c69b10_0 .net "evd_cordic_vec_en", 0 0, o0x774fda696148;  0 drivers
o0x774fda696178 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c69bd0_0 .net/s "evd_cordic_vec_xin", 15 0, o0x774fda696178;  0 drivers
o0x774fda6961a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c69cb0_0 .net/s "evd_cordic_vec_yin", 15 0, o0x774fda6961a8;  0 drivers
o0x774fda6961d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c69d90_0 .net/s "fft_cordic_rot_angle_in", 15 0, o0x774fda6961d8;  0 drivers
o0x774fda696208 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c69e70_0 .net "fft_cordic_rot_en", 0 0, o0x774fda696208;  0 drivers
o0x774fda696238 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c69f30_0 .net/s "fft_cordic_rot_xin", 15 0, o0x774fda696238;  0 drivers
o0x774fda696268 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c6a010_0 .net/s "fft_cordic_rot_yin", 15 0, o0x774fda696268;  0 drivers
o0x774fda696298 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c6a0f0_0 .net/s "ica_cordic_rot1_angle_in", 15 0, o0x774fda696298;  0 drivers
o0x774fda6962c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c6a1d0_0 .net "ica_cordic_rot1_angle_microRot_n", 0 0, o0x774fda6962c8;  0 drivers
o0x774fda6962f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c6a290_0 .net "ica_cordic_rot1_en", 0 0, o0x774fda6962f8;  0 drivers
o0x774fda696328 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c6a350_0 .net "ica_cordic_rot1_microRot_ext_in", 15 0, o0x774fda696328;  0 drivers
o0x774fda696358 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c6a430_0 .net "ica_cordic_rot1_microRot_ext_vld", 0 0, o0x774fda696358;  0 drivers
o0x774fda696388 .functor BUFZ 2, C4<zz>; HiZ drive
v0x560d09c6a4f0_0 .net "ica_cordic_rot1_quad_in", 1 0, o0x774fda696388;  0 drivers
o0x774fda6963b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c6a5d0_0 .net/s "ica_cordic_rot1_xin", 15 0, o0x774fda6963b8;  0 drivers
o0x774fda6963e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c6a6b0_0 .net/s "ica_cordic_rot1_yin", 15 0, o0x774fda6963e8;  0 drivers
o0x774fda696418 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c6a790_0 .net "ica_cordic_rot2_en", 0 0, o0x774fda696418;  0 drivers
o0x774fda696448 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c6a850_0 .net "ica_cordic_rot2_microRot_in", 15 0, o0x774fda696448;  0 drivers
o0x774fda696478 .functor BUFZ 2, C4<zz>; HiZ drive
v0x560d09c6a930_0 .net "ica_cordic_rot2_quad_in", 1 0, o0x774fda696478;  0 drivers
o0x774fda6964a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c6aa10_0 .net/s "ica_cordic_rot2_xin", 15 0, o0x774fda6964a8;  0 drivers
o0x774fda6964d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c6aaf0_0 .net/s "ica_cordic_rot2_yin", 15 0, o0x774fda6964d8;  0 drivers
o0x774fda696508 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c6abd0_0 .net "ica_cordic_vec_angle_calc_en", 0 0, o0x774fda696508;  0 drivers
o0x774fda696538 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c6ac90_0 .net "ica_cordic_vec_en", 0 0, o0x774fda696538;  0 drivers
o0x774fda696568 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c6ad50_0 .net/s "ica_cordic_vec_xin", 15 0, o0x774fda696568;  0 drivers
o0x774fda696598 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c6b240_0 .net/s "ica_cordic_vec_yin", 15 0, o0x774fda696598;  0 drivers
o0x774fda6965c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c6b320_0 .net "kmeans_cordic_vec_en", 0 0, o0x774fda6965c8;  0 drivers
o0x774fda6965f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c6b3e0_0 .net/s "kmeans_cordic_vec_xin", 15 0, o0x774fda6965f8;  0 drivers
o0x774fda696628 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x560d09c6b4c0_0 .net/s "kmeans_cordic_vec_yin", 15 0, o0x774fda696628;  0 drivers
o0x774fda6852e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d09c6b5a0_0 .net "nreset", 0 0, o0x774fda6852e8;  0 drivers
o0x774fda696658 .functor BUFZ 2, C4<zz>; HiZ drive
v0x560d09c6b640_0 .net "scica_stage_in", 1 0, o0x774fda696658;  0 drivers
S_0x560d09bfe3a0 .scope module, "CORDIC1" "CORDIC_doubly_pipe_top" 2 280, 3 26 0, S_0x560d09b7e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "cordic_vec_en";
    .port_info 3 /INPUT 16 "cordic_vec_xin";
    .port_info 4 /INPUT 16 "cordic_vec_yin";
    .port_info 5 /INPUT 1 "cordic_vec_angle_calc_en";
    .port_info 6 /INPUT 1 "cordic_rot_en";
    .port_info 7 /INPUT 16 "cordic_rot_xin";
    .port_info 8 /INPUT 16 "cordic_rot_yin";
    .port_info 9 /INPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 10 /INPUT 16 "cordic_rot_angle_in";
    .port_info 11 /INPUT 16 "cordic_rot_microRot_ext_in";
    .port_info 12 /INPUT 1 "cordic_rot_microRot_ext_vld";
    .port_info 13 /INPUT 2 "cordic_rot_quad_in";
    .port_info 14 /OUTPUT 1 "cordic_vec_opvld";
    .port_info 15 /OUTPUT 16 "cordic_vec_xout";
    .port_info 16 /OUTPUT 2 "vec_quad";
    .port_info 17 /OUTPUT 16 "vec_angle_out";
    .port_info 18 /OUTPUT 16 "vec_microRot_dir";
    .port_info 19 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 20 /OUTPUT 1 "cordic_rot_opvld";
    .port_info 21 /OUTPUT 16 "cordic_rot_xout";
    .port_info 22 /OUTPUT 16 "cordic_rot_yout";
P_0x560d09c4b320 .param/l "ANGLE_WIDTH" 0 3 29, +C4<00000000000000000000000000010000>;
P_0x560d09c4b360 .param/l "CORDIC_STAGES" 0 3 30, +C4<00000000000000000000000000010000>;
P_0x560d09c4b3a0 .param/l "CORDIC_WIDTH" 0 3 28, +C4<00000000000000000000000000010110>;
P_0x560d09c4b3e0 .param/l "DATA_WIDTH" 0 3 27, +C4<00000000000000000000000000010000>;
v0x560d099d78b0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d099d7970_0 .net/s "cordic_rot_angle_in", 15 0, v0x560d09c677d0_0;  1 drivers
v0x560d09a69b50_0 .net "cordic_rot_angle_microRot_n", 0 0, v0x560d09c67890_0;  1 drivers
v0x560d09a69bf0_0 .net "cordic_rot_en", 0 0, v0x560d09c67930_0;  1 drivers
v0x560d09a69c90_0 .net "cordic_rot_microRot", 15 0, L_0x560d09cc2b00;  1 drivers
v0x560d09a651a0_0 .net "cordic_rot_microRot_ext_in", 15 0, v0x560d09c679d0_0;  1 drivers
v0x560d09a65260_0 .var "cordic_rot_microRot_ext_r", 15 0;
v0x560d09a607f0_0 .net "cordic_rot_microRot_ext_vld", 0 0, v0x560d09c67a70_0;  1 drivers
v0x560d09a608b0_0 .var "cordic_rot_microRot_ext_vld_r", 15 0;
v0x560d09a57c90_0 .net "cordic_rot_opvld", 0 0, L_0x560d09cd0b20;  alias, 1 drivers
v0x560d09a57d30_0 .net "cordic_rot_quad_in", 1 0, v0x560d09c67c30_0;  1 drivers
v0x560d09a57df0_0 .net/s "cordic_rot_xin", 15 0, v0x560d09c67cd0_0;  1 drivers
v0x560d099bb290_0 .net/s "cordic_rot_xout", 15 0, L_0x560d09cd0a10;  alias, 1 drivers
v0x560d099bb350_0 .net/s "cordic_rot_yin", 15 0, v0x560d09c67ea0_0;  1 drivers
v0x560d09a41090_0 .net/s "cordic_rot_yout", 15 0, L_0x560d09cd0ab0;  alias, 1 drivers
v0x560d09a41150_0 .net "cordic_vec_angle_calc_en", 0 0, v0x560d09c68920_0;  1 drivers
v0x560d09a411f0_0 .net "cordic_vec_en", 0 0, v0x560d09c68ab0_0;  1 drivers
v0x560d09a45b20_0 .net "cordic_vec_opvld", 0 0, L_0x560d09ce8e80;  alias, 1 drivers
v0x560d09a4a390_0 .net/s "cordic_vec_xin", 15 0, v0x560d09c68ea0_0;  1 drivers
v0x560d09a4a430_0 .net/s "cordic_vec_xout", 15 0, L_0x560d09ce8d70;  alias, 1 drivers
v0x560d09a4a4d0_0 .net/s "cordic_vec_yin", 15 0, v0x560d09c69020_0;  1 drivers
v0x560d09a4ed10_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09a4edb0_0 .net "rot_quad", 1 0, L_0x560d09cc3950;  1 drivers
v0x560d09a53690_0 .net/s "vec_angle_out", 15 0, v0x560d09a4f2e0_0;  alias, 1 drivers
v0x560d09a537a0_0 .net "vec_microRot_dir", 15 0, L_0x560d09cd7700;  alias, 1 drivers
v0x560d09a3c6c0_0 .net "vec_microRot_out_start", 0 0, v0x560d09b20d30_0;  alias, 1 drivers
v0x560d09a3c7b0_0 .net "vec_quad", 1 0, L_0x560d09cd53a0;  alias, 1 drivers
L_0x560d09cbbcf0 .part v0x560d09c679d0_0, 0, 1;
L_0x560d09cbbde0 .part L_0x560d09cd7700, 0, 1;
L_0x560d09cbc010 .part v0x560d09a608b0_0, 0, 1;
L_0x560d09cbc340 .part v0x560d09c679d0_0, 1, 1;
L_0x560d09cbc410 .part L_0x560d09cd7700, 1, 1;
L_0x560d09cbc640 .part v0x560d09a608b0_0, 1, 1;
L_0x560d09cbc9e0 .part v0x560d09c679d0_0, 2, 1;
L_0x560d09cbcb10 .part L_0x560d09cd7700, 2, 1;
L_0x560d09cbcd40 .part v0x560d09a608b0_0, 2, 1;
L_0x560d09cbd060 .part v0x560d09c679d0_0, 3, 1;
L_0x560d09cbd160 .part L_0x560d09cd7700, 3, 1;
L_0x560d09cbd340 .part v0x560d09a608b0_0, 3, 1;
L_0x560d09cbd6c0 .part v0x560d09c679d0_0, 4, 1;
L_0x560d09cbd760 .part L_0x560d09cd7700, 4, 1;
L_0x560d09cbdb20 .part v0x560d09a608b0_0, 4, 1;
L_0x560d09cbddf0 .part v0x560d09c679d0_0, 5, 1;
L_0x560d09cbdf20 .part L_0x560d09cd7700, 5, 1;
L_0x560d09cbe150 .part v0x560d09a608b0_0, 5, 1;
L_0x560d09cbe5d0 .part v0x560d09c679d0_0, 6, 1;
L_0x560d09cbe780 .part L_0x560d09cd7700, 6, 1;
L_0x560d09cbe9f0 .part v0x560d09a608b0_0, 6, 1;
L_0x560d09cbec70 .part v0x560d09c679d0_0, 7, 1;
L_0x560d09cbedd0 .part L_0x560d09cd7700, 7, 1;
L_0x560d09cbf000 .part v0x560d09a608b0_0, 7, 1;
L_0x560d09cbf4b0 .part v0x560d09c679d0_0, 8, 1;
L_0x560d09cbf550 .part L_0x560d09cd7700, 8, 1;
L_0x560d09cbf890 .part v0x560d09a608b0_0, 8, 1;
L_0x560d09cbfb60 .part v0x560d09c679d0_0, 9, 1;
L_0x560d09cbfcf0 .part L_0x560d09cd7700, 9, 1;
L_0x560d09cbff50 .part v0x560d09a608b0_0, 9, 1;
L_0x560d09cc0320 .part v0x560d09c679d0_0, 10, 1;
L_0x560d09cc03c0 .part L_0x560d09cd7700, 10, 1;
L_0x560d09cc0730 .part v0x560d09a608b0_0, 10, 1;
L_0x560d09cc0a00 .part v0x560d09c679d0_0, 11, 1;
L_0x560d09cc0bc0 .part L_0x560d09cd7700, 11, 1;
L_0x560d09cc0e20 .part v0x560d09a608b0_0, 11, 1;
L_0x560d09cc1130 .part v0x560d09c679d0_0, 12, 1;
L_0x560d09cc11d0 .part L_0x560d09cd7700, 12, 1;
L_0x560d09cc1750 .part v0x560d09a608b0_0, 12, 1;
L_0x560d09cc1a20 .part v0x560d09c679d0_0, 13, 1;
L_0x560d09cc1c10 .part L_0x560d09cd7700, 13, 1;
L_0x560d09cc1e70 .part v0x560d09a608b0_0, 13, 1;
L_0x560d09cc24b0 .part v0x560d09c679d0_0, 14, 1;
L_0x560d09cc2760 .part L_0x560d09cd7700, 14, 1;
LS_0x560d09cc2b00_0_0 .concat8 [ 1 1 1 1], L_0x560d09cbbe80, L_0x560d09cbc4b0, L_0x560d09cbcc00, L_0x560d09cbd200;
LS_0x560d09cc2b00_0_4 .concat8 [ 1 1 1 1], L_0x560d09cbd990, L_0x560d09cbdfc0, L_0x560d09cbe1f0, L_0x560d09cbee70;
LS_0x560d09cc2b00_0_8 .concat8 [ 1 1 1 1], L_0x560d09cbf6d0, L_0x560d09cbfd90, L_0x560d09cc0570, L_0x560d09cc0c60;
LS_0x560d09cc2b00_0_12 .concat8 [ 1 1 1 1], L_0x560d09cc15c0, L_0x560d09cc1cb0, L_0x560d09cc2970, L_0x560d09cc3770;
L_0x560d09cc2b00 .concat8 [ 4 4 4 4], LS_0x560d09cc2b00_0_0, LS_0x560d09cc2b00_0_4, LS_0x560d09cc2b00_0_8, LS_0x560d09cc2b00_0_12;
L_0x560d09cc3050 .part v0x560d09a608b0_0, 14, 1;
L_0x560d09cc34a0 .part v0x560d09c679d0_0, 15, 1;
L_0x560d09cc3540 .part L_0x560d09cd7700, 15, 1;
L_0x560d09cc3950 .functor MUXZ 2, L_0x560d09cd53a0, v0x560d09c67c30_0, v0x560d09c67a70_0, C4<>;
S_0x560d09bf9950 .scope module, "CORDIC_Rotation_Mode" "CORDIC_Rotation_top" 3 99, 4 21 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "x_in";
    .port_info 5 /INPUT 16 "y_in";
    .port_info 6 /INPUT 16 "angle_in";
    .port_info 7 /INPUT 16 "microRot_dir_in";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 1 "output_valid_o";
P_0x560d09a3b690 .param/l "ANGLE_WIDTH" 0 4 24, +C4<00000000000000000000000000010000>;
P_0x560d09a3b6d0 .param/l "CORDIC_STAGES" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x560d09a3b710 .param/l "CORDIC_WIDTH" 0 4 23, +C4<00000000000000000000000000010110>;
P_0x560d09a3b750 .param/l "DATA_WIDTH" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x560d09cc9fc0 .functor BUFZ 22, L_0x560d09cc8250, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x560d099c2230 .functor BUFZ 22, L_0x560d09cc8340, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x560d09ccef70 .functor BUFZ 1, v0x560d09c67930_0, C4<0>, C4<0>, C4<0>;
L_0x560d09cd0a10 .functor BUFZ 16, v0x560d09b944a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560d09cd0ab0 .functor BUFZ 16, v0x560d09bd3d60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560d09cd0b20 .functor BUFZ 1, v0x560d09b8c0a0_0, C4<0>, C4<0>, C4<0>;
v0x560d09b6e1e0_0 .net *"_ivl_143", 21 0, L_0x560d09cc9fc0;  1 drivers
v0x560d09b72610_0 .net *"_ivl_147", 21 0, L_0x560d099c2230;  1 drivers
v0x560d09b76a40_0 .net *"_ivl_151", 0 0, L_0x560d09ccef70;  1 drivers
v0x560d09b7ae70_0 .net/s "angle", 15 0, v0x560d099dc1f0_0;  1 drivers
v0x560d09b7f410_0 .net/s "angle_in", 15 0, v0x560d09c677d0_0;  alias, 1 drivers
v0x560d09b614f0_0 .net "angle_microRot_n", 0 0, v0x560d09c67890_0;  alias, 1 drivers
v0x560d09b83800_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09b87c50_0 .net "downscale_vld", 0 0, v0x560d09b8c0a0_0;  1 drivers
v0x560d09be3270_0 .net "enable", 15 0, L_0x560d09ccfb20;  1 drivers
v0x560d09c03e40_0 .net "enable_in", 0 0, v0x560d09c67930_0;  alias, 1 drivers
v0x560d09c08860_0 .net "microRot_dir", 15 0, L_0x560d09cce210;  1 drivers
v0x560d09c0d2e0_0 .net "microRot_dir_in", 15 0, L_0x560d09cc2b00;  alias, 1 drivers
v0x560d09c11d60_0 .net "micro_rot_quadChk_out", 15 0, L_0x560d09cbd470;  1 drivers
v0x560d09c23ea0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c0d440_0 .net "output_valid_o", 0 0, L_0x560d09cd0b20;  alias, 1 drivers
v0x560d09c0da90_0 .net "quad_in", 1 0, L_0x560d09cc3950;  alias, 1 drivers
v0x560d09c11ec0_0 .net "rot_LastStage_opvld", 0 0, v0x560d09a0cf20_0;  1 drivers
v0x560d09c12510_0 .net "rot_active_o", 0 0, v0x560d099cb660_0;  1 drivers
v0x560d09c16f70_0 .net/s "rot_lastStage_xout", 21 0, v0x560d09a0e1e0_0;  1 drivers
v0x560d09c1b380_0 .net/s "rot_lastStage_yout", 21 0, v0x560d09a0f4a0_0;  1 drivers
v0x560d09c1b740_0 .net "rot_stage_xin", 351 0, L_0x560d09ccf310;  1 drivers
v0x560d09c1ba00_0 .net "rot_stage_yin", 351 0, L_0x560d09ccf5c0;  1 drivers
v0x560d09c1fe10_0 .net/s "x_downscale", 15 0, v0x560d09b944a0_0;  1 drivers
v0x560d09c20450_0 .net/s "x_in", 15 0, v0x560d09c67cd0_0;  alias, 1 drivers
v0x560d09c27cb0_0 .net/s "x_out", 15 0, L_0x560d09cd0a10;  alias, 1 drivers
v0x560d09c28040_0 .net/s "x_quadChk_out", 15 0, v0x560d09a0b790_0;  1 drivers
v0x560d09c28720_0 .net/s "x_scaled_out", 21 0, v0x560d09bde390_0;  1 drivers
v0x560d09c28b80_0 .net/s "x_upscaled", 21 0, L_0x560d09cc8250;  1 drivers
v0x560d09c291f0_0 .net/s "y_downscale", 15 0, v0x560d09bd3d60_0;  1 drivers
v0x560d09be8630_0 .net/s "y_in", 15 0, v0x560d09c67ea0_0;  alias, 1 drivers
v0x560d09c2ef10_0 .net/s "y_out", 15 0, L_0x560d09cd0ab0;  alias, 1 drivers
v0x560d09c489c0_0 .net/s "y_quadChk_out", 15 0, v0x560d099ece30_0;  1 drivers
v0x560d09bed080_0 .net/s "y_scaled_out", 21 0, v0x560d09b69db0_0;  1 drivers
v0x560d09bf1ad0_0 .net/s "y_upscaled", 21 0, L_0x560d09cc8340;  1 drivers
L_0x560d09cc3a40 .part L_0x560d09ccfb20, 1, 1;
L_0x560d09cc3ae0 .part L_0x560d09ccf310, 22, 22;
L_0x560d09cc3b80 .part L_0x560d09ccf5c0, 22, 22;
L_0x560d09cc3c20 .part L_0x560d09cce210, 1, 1;
L_0x560d09cc3d10 .part L_0x560d09ccfb20, 2, 1;
L_0x560d09cc3e00 .part L_0x560d09ccf310, 44, 22;
L_0x560d09cc3f30 .part L_0x560d09ccf5c0, 44, 22;
L_0x560d09cc4020 .part L_0x560d09cce210, 2, 1;
L_0x560d09cc4110 .part L_0x560d09ccfb20, 3, 1;
L_0x560d09cc41b0 .part L_0x560d09ccf310, 66, 22;
L_0x560d09cc42b0 .part L_0x560d09ccf5c0, 66, 22;
L_0x560d09cc4350 .part L_0x560d09cce210, 3, 1;
L_0x560d09cc4460 .part L_0x560d09ccfb20, 4, 1;
L_0x560d09cc4500 .part L_0x560d09ccf310, 88, 22;
L_0x560d09cc4620 .part L_0x560d09ccf5c0, 88, 22;
L_0x560d09cc46c0 .part L_0x560d09cce210, 4, 1;
L_0x560d09cc47f0 .part L_0x560d09ccfb20, 5, 1;
L_0x560d09cc4890 .part L_0x560d09ccf310, 110, 22;
L_0x560d09cc49d0 .part L_0x560d09ccf5c0, 110, 22;
L_0x560d09cc4a70 .part L_0x560d09cce210, 5, 1;
L_0x560d09cc4930 .part L_0x560d09ccfb20, 6, 1;
L_0x560d09cc4bc0 .part L_0x560d09ccf310, 132, 22;
L_0x560d09cc4d20 .part L_0x560d09ccf5c0, 132, 22;
L_0x560d09cc4dc0 .part L_0x560d09cce210, 6, 1;
L_0x560d09cc4f30 .part L_0x560d09ccfb20, 7, 1;
L_0x560d09cc4fd0 .part L_0x560d09ccf310, 154, 22;
L_0x560d09cc5150 .part L_0x560d09ccf5c0, 154, 22;
L_0x560d09cc51f0 .part L_0x560d09cce210, 7, 1;
L_0x560d09cc5380 .part L_0x560d09ccfb20, 8, 1;
L_0x560d09cc5420 .part L_0x560d09ccf310, 176, 22;
L_0x560d09cc55c0 .part L_0x560d09ccf5c0, 176, 22;
L_0x560d09cc5770 .part L_0x560d09cce210, 8, 1;
L_0x560d09cc5920 .part L_0x560d09ccfb20, 9, 1;
L_0x560d09cc59c0 .part L_0x560d09ccf310, 198, 22;
L_0x560d09cc5b80 .part L_0x560d09ccf5c0, 198, 22;
L_0x560d09cc5c50 .part L_0x560d09cce210, 9, 1;
L_0x560d09cc5a60 .part L_0x560d09ccfb20, 10, 1;
L_0x560d09cc5e50 .part L_0x560d09ccf310, 220, 22;
L_0x560d09cc6030 .part L_0x560d09ccf5c0, 220, 22;
L_0x560d09cc60d0 .part L_0x560d09cce210, 10, 1;
L_0x560d09cc62f0 .part L_0x560d09ccfb20, 11, 1;
L_0x560d09cc6390 .part L_0x560d09ccf310, 242, 22;
L_0x560d09cc65c0 .part L_0x560d09ccf5c0, 242, 22;
L_0x560d09cc6660 .part L_0x560d09cce210, 11, 1;
L_0x560d09cc68a0 .part L_0x560d09ccfb20, 12, 1;
L_0x560d09cc6970 .part L_0x560d09ccf310, 264, 22;
L_0x560d09cc6b90 .part L_0x560d09ccf5c0, 264, 22;
L_0x560d09cc6c60 .part L_0x560d09cce210, 12, 1;
L_0x560d09cc6ec0 .part L_0x560d09ccfb20, 13, 1;
L_0x560d09cc6f90 .part L_0x560d09ccf310, 286, 22;
L_0x560d09cc71d0 .part L_0x560d09ccf5c0, 286, 22;
L_0x560d09cc72a0 .part L_0x560d09cce210, 13, 1;
L_0x560d09cc7520 .part L_0x560d09ccfb20, 14, 1;
L_0x560d09cc75c0 .part L_0x560d09ccf310, 308, 22;
L_0x560d09cc7820 .part L_0x560d09ccf5c0, 308, 22;
L_0x560d09cc78c0 .part L_0x560d09cce210, 14, 1;
L_0x560d09ccefe0 .part L_0x560d09ccfb20, 0, 1;
L_0x560d09ccf080 .part L_0x560d09ccf310, 0, 22;
L_0x560d09cc7960 .part L_0x560d09ccf5c0, 0, 22;
L_0x560d09cc7a00 .part L_0x560d09cce210, 0, 1;
LS_0x560d09ccf310_0_0 .concat8 [ 22 22 22 22], L_0x560d09cc9fc0, v0x560d099cf950_0, v0x560d09aa6810_0, v0x560d09ad3dc0_0;
LS_0x560d09ccf310_0_4 .concat8 [ 22 22 22 22], v0x560d09b79080_0, v0x560d09bb23b0_0, v0x560d09c08680_0, v0x560d09c0d100_0;
LS_0x560d09ccf310_0_8 .concat8 [ 22 22 22 22], v0x560d09c12430_0, v0x560d09b7eb60_0, v0x560d09836fb0_0, v0x560d097cca60_0;
LS_0x560d09ccf310_0_12 .concat8 [ 22 22 22 22], v0x560d09850b50_0, v0x560d09843a60_0, v0x560d0982e870_0, v0x560d09bec090_0;
L_0x560d09ccf310 .concat8 [ 88 88 88 88], LS_0x560d09ccf310_0_0, LS_0x560d09ccf310_0_4, LS_0x560d09ccf310_0_8, LS_0x560d09ccf310_0_12;
LS_0x560d09ccf5c0_0_0 .concat8 [ 22 22 22 22], L_0x560d099c2230, v0x560d099d3c40_0, v0x560d09acfab0_0, v0x560d09b74c50_0;
LS_0x560d09ccf5c0_0_4 .concat8 [ 22 22 22 22], v0x560d09b8a2f0_0, v0x560d09bd1550_0, v0x560d09c11410_0, v0x560d09a6aa90_0;
LS_0x560d09ccf5c0_0_8 .concat8 [ 22 22 22 22], v0x560d09adce40_0, v0x560d09836e40_0, v0x560d097bbf60_0, v0x560d097ed280_0;
LS_0x560d09ccf5c0_0_12 .concat8 [ 22 22 22 22], v0x560d09798fe0_0, v0x560d09c4ad30_0, v0x560d09850590_0, v0x560d09a5bcf0_0;
L_0x560d09ccf5c0 .concat8 [ 88 88 88 88], LS_0x560d09ccf5c0_0_0, LS_0x560d09ccf5c0_0_4, LS_0x560d09ccf5c0_0_8, LS_0x560d09ccf5c0_0_12;
LS_0x560d09ccfb20_0_0 .concat8 [ 1 1 1 1], L_0x560d09ccef70, v0x560d099c3310_0, v0x560d09ac7490_0, v0x560d09b0a200_0;
LS_0x560d09ccfb20_0_4 .concat8 [ 1 1 1 1], v0x560d09b67fc0_0, v0x560d09b7dd70_0, v0x560d09bd2da0_0, v0x560d09c255e0_0;
LS_0x560d09ccfb20_0_8 .concat8 [ 1 1 1 1], v0x560d09a73df0_0, v0x560d09b8fc40_0, v0x560d09821e60_0, v0x560d097c1c30_0;
LS_0x560d09ccfb20_0_12 .concat8 [ 1 1 1 1], v0x560d0985a440_0, v0x560d097992c0_0, v0x560d097ddc20_0, v0x560d09a60ef0_0;
L_0x560d09ccfb20 .concat8 [ 4 4 4 4], LS_0x560d09ccfb20_0_0, LS_0x560d09ccfb20_0_4, LS_0x560d09ccfb20_0_8, LS_0x560d09ccfb20_0_12;
L_0x560d09cd0090 .part L_0x560d09ccfb20, 15, 1;
L_0x560d09cd0340 .part L_0x560d09ccf310, 330, 22;
L_0x560d09cd0410 .part L_0x560d09ccf5c0, 330, 22;
L_0x560d09cd0700 .part L_0x560d09cce210, 15, 1;
S_0x560d09beba60 .scope module, "Quad" "quad_chk" 4 71, 5 21 0, S_0x560d09bf9950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "y_in";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 1 "angle_microRot_n";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 16 "angle_out";
    .port_info 12 /OUTPUT 16 "micro_rot_out";
P_0x560d09c26810 .param/l "ANGLE_WIDTH" 0 5 23, +C4<00000000000000000000000000010000>;
P_0x560d09c26850 .param/l "CORDIC_STAGES" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x560d09c26890 .param/l "DATA_WIDTH" 0 5 22, +C4<00000000000000000000000000010000>;
L_0x560d09cc43f0 .functor XOR 1, L_0x560d09cc7ca0, L_0x560d09cc7d70, C4<0>, C4<0>;
L_0x560d09cbd470 .functor XOR 16, L_0x560d09cc80c0, L_0x560d09cc2b00, C4<0000000000000000>, C4<0000000000000000>;
v0x560d09b3ef40_0 .net *"_ivl_1", 1 0, L_0x560d09cc7b30;  1 drivers
v0x560d09c2ecd0_0 .net *"_ivl_10", 1 0, L_0x560d09cc7ea0;  1 drivers
v0x560d09c2daa0_0 .net *"_ivl_15", 0 0, L_0x560d09cc8020;  1 drivers
v0x560d09c1f160_0 .net *"_ivl_16", 15 0, L_0x560d09cc80c0;  1 drivers
v0x560d09bb2d10_0 .net *"_ivl_3", 0 0, L_0x560d09cc7bd0;  1 drivers
v0x560d09b9a550_0 .net *"_ivl_5", 0 0, L_0x560d09cc7ca0;  1 drivers
v0x560d09b40410_0 .net *"_ivl_7", 0 0, L_0x560d09cc7d70;  1 drivers
v0x560d099b99b0_0 .net *"_ivl_8", 0 0, L_0x560d09cc43f0;  1 drivers
v0x560d099e4810_0 .net/s "angle_in", 15 0, v0x560d09c677d0_0;  alias, 1 drivers
v0x560d099e0500_0 .net "angle_microRot_n", 0 0, v0x560d09c67890_0;  alias, 1 drivers
v0x560d099dc1f0_0 .var/s "angle_out", 15 0;
v0x560d099c3750_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d099bf460_0 .net "enable", 0 0, v0x560d09c67930_0;  alias, 1 drivers
v0x560d099bb4e0_0 .net "micro_rot_in", 15 0, L_0x560d09cc2b00;  alias, 1 drivers
v0x560d099bb150_0 .net "micro_rot_out", 15 0, L_0x560d09cbd470;  alias, 1 drivers
v0x560d099e8b20_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09a407f0_0 .net "quad", 1 0, L_0x560d09cc7f40;  1 drivers
v0x560d09a77f90_0 .net "quad_in", 1 0, L_0x560d09cc3950;  alias, 1 drivers
v0x560d09a20080_0 .var "quad_r", 14 0;
v0x560d09a1ed70_0 .net/s "x_in", 15 0, v0x560d09c67cd0_0;  alias, 1 drivers
v0x560d09a0b790_0 .var/s "x_out", 15 0;
v0x560d09a0ae30_0 .net/s "y_in", 15 0, v0x560d09c67ea0_0;  alias, 1 drivers
v0x560d099ece30_0 .var/s "y_out", 15 0;
E_0x560d0978dfa0/0 .event anyedge, v0x560d099bf460_0, v0x560d09a407f0_0, v0x560d09a1ed70_0, v0x560d09a0ae30_0;
E_0x560d0978dfa0/1 .event anyedge, v0x560d099e4810_0;
E_0x560d0978dfa0 .event/or E_0x560d0978dfa0/0, E_0x560d0978dfa0/1;
E_0x560d0978b8c0/0 .event negedge, v0x560d099e8b20_0;
E_0x560d0978b8c0/1 .event posedge, v0x560d099c3750_0;
E_0x560d0978b8c0 .event/or E_0x560d0978b8c0/0, E_0x560d0978b8c0/1;
L_0x560d09cc7b30 .part v0x560d09c677d0_0, 14, 2;
L_0x560d09cc7bd0 .part L_0x560d09cc3950, 1, 1;
L_0x560d09cc7ca0 .part L_0x560d09cc3950, 1, 1;
L_0x560d09cc7d70 .part L_0x560d09cc3950, 0, 1;
L_0x560d09cc7ea0 .concat [ 1 1 0 0], L_0x560d09cc43f0, L_0x560d09cc7bd0;
L_0x560d09cc7f40 .functor MUXZ 2, L_0x560d09cc7ea0, L_0x560d09cc7b30, v0x560d09c67890_0, C4<>;
L_0x560d09cc8020 .part L_0x560d09cc7f40, 0, 1;
L_0x560d09cc80c0 .concat [ 1 15 0 0], L_0x560d09cc8020, v0x560d09a20080_0;
S_0x560d09be7010 .scope generate, "Rot_Stage[1]" "Rot_Stage[1]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d09b60040 .param/l "i" 1 4 136, +C4<01>;
S_0x560d09b82d90 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09be7010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c2cf40 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09c2cf80 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000001>;
v0x560d09a45170_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09acb7a0_0 .net "enable", 0 0, L_0x560d09cc3a40;  1 drivers
v0x560d09ac7490_0 .var "enable_next", 0 0;
v0x560d09aaee10_0 .net "microRot_dir_in", 0 0, L_0x560d09cc3c20;  1 drivers
v0x560d09aaab20_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09aa6ba0_0 .net/s "x_in", 21 0, L_0x560d09cc3ae0;  1 drivers
v0x560d09aa6810_0 .var/s "x_out", 21 0;
v0x560d09a9c5c0_0 .net/s "y_in", 21 0, L_0x560d09cc3b80;  1 drivers
v0x560d09acfab0_0 .var/s "y_out", 21 0;
S_0x560d09bf04b0 .scope generate, "Rot_Stage[2]" "Rot_Stage[2]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d09ac3900 .param/l "i" 1 4 136, +C4<010>;
S_0x560d09c02df0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09bf04b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c51bb0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09c51bf0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000010>;
v0x560d09b0c820_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09b0b510_0 .net "enable", 0 0, L_0x560d09cc3d10;  1 drivers
v0x560d09b0a200_0 .var "enable_next", 0 0;
v0x560d09af6c20_0 .net "microRot_dir_in", 0 0, L_0x560d09cc4020;  1 drivers
v0x560d09af62c0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09ad80d0_0 .net/s "x_in", 21 0, L_0x560d09cc3e00;  1 drivers
v0x560d09ad3dc0_0 .var/s "x_out", 21 0;
v0x560d09b5f630_0 .net/s "y_in", 21 0, L_0x560d09cc3f30;  1 drivers
v0x560d09b74c50_0 .var/s "y_out", 21 0;
S_0x560d09b71bf0 .scope generate, "Rot_Stage[3]" "Rot_Stage[3]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d097fc100 .param/l "i" 1 4 136, +C4<011>;
S_0x560d09b76020 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09b71bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c49a60 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09c49aa0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000011>;
v0x560d09b70820_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09b6c3f0_0 .net "enable", 0 0, L_0x560d09cc4110;  1 drivers
v0x560d09b67fc0_0 .var "enable_next", 0 0;
v0x560d09b61150_0 .net "microRot_dir_in", 0 0, L_0x560d09cc4350;  1 drivers
v0x560d09b63b90_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09b2a7c0_0 .net/s "x_in", 21 0, L_0x560d09cc41b0;  1 drivers
v0x560d09b79080_0 .var/s "x_out", 21 0;
v0x560d09b86940_0 .net/s "y_in", 21 0, L_0x560d09cc42b0;  1 drivers
v0x560d09b8a2f0_0 .var/s "y_out", 21 0;
S_0x560d09b7a450 .scope generate, "Rot_Stage[4]" "Rot_Stage[4]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d097fdfd0 .param/l "i" 1 4 136, +C4<0100>;
S_0x560d09c251a0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09b7a450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c51a90 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09c51ad0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000100>;
v0x560d09b824f0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09b85ea0_0 .net "enable", 0 0, L_0x560d09cc4460;  1 drivers
v0x560d09b7dd70_0 .var "enable_next", 0 0;
v0x560d09b81a50_0 .net "microRot_dir_in", 0 0, L_0x560d09cc46c0;  1 drivers
v0x560d09b7d4b0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09b8ad90_0 .net/s "x_in", 21 0, L_0x560d09cc4500;  1 drivers
v0x560d09bb23b0_0 .var/s "x_out", 21 0;
v0x560d09bb1a50_0 .net/s "y_in", 21 0, L_0x560d09cc4620;  1 drivers
v0x560d09bd1550_0 .var/s "y_out", 21 0;
S_0x560d09bdf0a0 .scope generate, "Rot_Stage[5]" "Rot_Stage[5]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d097fbd10 .param/l "i" 1 4 136, +C4<0101>;
S_0x560d09b871e0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09bdf0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09bc6ca0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09bc6ce0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000101>;
v0x560d09bdf5b0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09be1f40_0 .net "enable", 0 0, L_0x560d09cc47f0;  1 drivers
v0x560d09bd2da0_0 .var "enable_next", 0 0;
v0x560d09b96fe0_0 .net "microRot_dir_in", 0 0, L_0x560d09cc4a70;  1 drivers
v0x560d09b8f1e0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09b92ba0_0 .net/s "x_in", 21 0, L_0x560d09cc4890;  1 drivers
v0x560d09c08680_0 .var/s "x_out", 21 0;
v0x560d09c443a0_0 .net/s "y_in", 21 0, L_0x560d09cc49d0;  1 drivers
v0x560d09c11410_0 .var/s "y_out", 21 0;
S_0x560d0995ee90 .scope generate, "Rot_Stage[6]" "Rot_Stage[6]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d097edf60 .param/l "i" 1 4 136, +C4<0110>;
S_0x560d09b60b60 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d0995ee90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09b36950 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09b36990 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000110>;
v0x560d09c1b920_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09b2c080_0 .net "enable", 0 0, L_0x560d09cc4930;  1 drivers
v0x560d09c255e0_0 .var "enable_next", 0 0;
v0x560d09c1b040_0 .net "microRot_dir_in", 0 0, L_0x560d09cc4dc0;  1 drivers
v0x560d09c15cb0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c11b80_0 .net/s "x_in", 21 0, L_0x560d09cc4bc0;  1 drivers
v0x560d09c0d100_0 .var/s "x_out", 21 0;
v0x560d09c16e90_0 .net/s "y_in", 21 0, L_0x560d09cc4d20;  1 drivers
v0x560d09a6aa90_0 .var/s "y_out", 21 0;
S_0x560d09b98340 .scope generate, "Rot_Stage[7]" "Rot_Stage[7]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d097f4160 .param/l "i" 1 4 136, +C4<0111>;
S_0x560d09b64f60 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09b98340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09a61730 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09a61770 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000111>;
v0x560d09a5cde0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09a6f440_0 .net "enable", 0 0, L_0x560d09cc4f30;  1 drivers
v0x560d09a73df0_0 .var "enable_next", 0 0;
v0x560d09c04510_0 .net "microRot_dir_in", 0 0, L_0x560d09cc51f0;  1 drivers
v0x560d09c08f30_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c0d9b0_0 .net/s "x_in", 21 0, L_0x560d09cc4fd0;  1 drivers
v0x560d09c12430_0 .var/s "x_out", 21 0;
v0x560d09b873a0_0 .net/s "y_in", 21 0, L_0x560d09cc5150;  1 drivers
v0x560d09adce40_0 .var/s "y_out", 21 0;
S_0x560d09bd4000 .scope generate, "Rot_Stage[8]" "Rot_Stage[8]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d097f1e90 .param/l "i" 1 4 136, +C4<01000>;
S_0x560d09bd45a0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09bd4000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d099ed890 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d099ed8d0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001000>;
v0x560d0983de30_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09b8b7f0_0 .net "enable", 0 0, L_0x560d09cc5380;  1 drivers
v0x560d09b8fc40_0 .var "enable_next", 0 0;
v0x560d09b643b0_0 .net "microRot_dir_in", 0 0, L_0x560d09cc5770;  1 drivers
v0x560d09b687e0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09b8e740_0 .net/s "x_in", 21 0, L_0x560d09cc5420;  1 drivers
v0x560d09b7eb60_0 .var/s "x_out", 21 0;
v0x560d09b82f50_0 .net/s "y_in", 21 0, L_0x560d09cc55c0;  1 drivers
v0x560d09836e40_0 .var/s "y_out", 21 0;
S_0x560d09bde8a0 .scope generate, "Rot_Stage[9]" "Rot_Stage[9]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d09849e00 .param/l "i" 1 4 136, +C4<01001>;
S_0x560d09b69390 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09bde8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09811e20 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09811e60 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001001>;
v0x560d09831520_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09824cc0_0 .net "enable", 0 0, L_0x560d09cc5920;  1 drivers
v0x560d09821e60_0 .var "enable_next", 0 0;
v0x560d0982a6e0_0 .net "microRot_dir_in", 0 0, L_0x560d09cc5c50;  1 drivers
v0x560d09828580_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09828410_0 .net/s "x_in", 21 0, L_0x560d09cc59c0;  1 drivers
v0x560d09836fb0_0 .var/s "x_out", 21 0;
v0x560d097d7370_0 .net/s "y_in", 21 0, L_0x560d09cc5b80;  1 drivers
v0x560d097bbf60_0 .var/s "y_out", 21 0;
S_0x560d09b6d7c0 .scope generate, "Rot_Stage[10]" "Rot_Stage[10]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d09844930 .param/l "i" 1 4 136, +C4<01010>;
S_0x560d09b93ec0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09b6d7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d097ad510 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d097ad550 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001010>;
v0x560d097b63e0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d097bbdf0_0 .net "enable", 0 0, L_0x560d09cc5a60;  1 drivers
v0x560d097c1c30_0 .var "enable_next", 0 0;
v0x560d097d0860_0 .net "microRot_dir_in", 0 0, L_0x560d09cc60d0;  1 drivers
v0x560d097cc8f0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d097ccbd0_0 .net/s "x_in", 21 0, L_0x560d09cc5e50;  1 drivers
v0x560d097cca60_0 .var/s "x_out", 21 0;
v0x560d097aa850_0 .net/s "y_in", 21 0, L_0x560d09cc6030;  1 drivers
v0x560d097ed280_0 .var/s "y_out", 21 0;
S_0x560d09abb430 .scope generate, "Rot_Stage[11]" "Rot_Stage[11]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d0979a890 .param/l "i" 1 4 136, +C4<01011>;
S_0x560d09abf720 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09abb430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d097ed110 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d097ed150 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001011>;
v0x560d097ecfa0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d0974c5e0_0 .net "enable", 0 0, L_0x560d09cc62f0;  1 drivers
v0x560d0985a440_0 .var "enable_next", 0 0;
v0x560d09850870_0 .net "microRot_dir_in", 0 0, L_0x560d09cc6660;  1 drivers
v0x560d09850420_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d098509e0_0 .net/s "x_in", 21 0, L_0x560d09cc6390;  1 drivers
v0x560d09850b50_0 .var/s "x_out", 21 0;
v0x560d09843d40_0 .net/s "y_in", 21 0, L_0x560d09cc65c0;  1 drivers
v0x560d09798fe0_0 .var/s "y_out", 21 0;
S_0x560d09ac39e0 .scope generate, "Rot_Stage[12]" "Rot_Stage[12]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d0979e8e0 .param/l "i" 1 4 136, +C4<01100>;
S_0x560d09ac7d30 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09ac39e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09786e70 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09786eb0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001100>;
v0x560d09786b90_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09799150_0 .net "enable", 0 0, L_0x560d09cc68a0;  1 drivers
v0x560d097992c0_0 .var "enable_next", 0 0;
v0x560d09799430_0 .net "microRot_dir_in", 0 0, L_0x560d09cc6c60;  1 drivers
v0x560d0984ca10_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d098438f0_0 .net/s "x_in", 21 0, L_0x560d09cc6970;  1 drivers
v0x560d09843a60_0 .var/s "x_out", 21 0;
v0x560d0983c5c0_0 .net/s "y_in", 21 0, L_0x560d09cc6b90;  1 drivers
v0x560d09c4ad30_0 .var/s "y_out", 21 0;
S_0x560d09acc040 .scope generate, "Rot_Stage[13]" "Rot_Stage[13]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d0979d2e0 .param/l "i" 1 4 136, +C4<01101>;
S_0x560d09b8b630 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09acc040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09b15760 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09b157a0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001101>;
v0x560d09843bd0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d097aa9c0_0 .net "enable", 0 0, L_0x560d09cc6ec0;  1 drivers
v0x560d097ddc20_0 .var "enable_next", 0 0;
v0x560d097ddab0_0 .net "microRot_dir_in", 0 0, L_0x560d09cc72a0;  1 drivers
v0x560d09c15b30_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d098383c0_0 .net/s "x_in", 21 0, L_0x560d09cc6f90;  1 drivers
v0x560d0982e870_0 .var/s "x_out", 21 0;
v0x560d097e5500_0 .net/s "y_in", 21 0, L_0x560d09cc71d0;  1 drivers
v0x560d09850590_0 .var/s "y_out", 21 0;
S_0x560d09b8fa80 .scope generate, "Rot_Stage[14]" "Rot_Stage[14]" 4 136, 4 136 0, S_0x560d09bf9950;
 .timescale -9 -12;
P_0x560d0978e970 .param/l "i" 1 4 136, +C4<01110>;
S_0x560d09ab7140 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09b8fa80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09a735b0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09a735f0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001110>;
v0x560d09a6a250_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09a658a0_0 .net "enable", 0 0, L_0x560d09cc7520;  1 drivers
v0x560d09a60ef0_0 .var "enable_next", 0 0;
v0x560d09be2ad0_0 .net "microRot_dir_in", 0 0, L_0x560d09cc78c0;  1 drivers
v0x560d09a40ec0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c03420_0 .net/s "x_in", 21 0, L_0x560d09cc75c0;  1 drivers
v0x560d09bec090_0 .var/s "x_out", 21 0;
v0x560d09be7640_0 .net/s "y_in", 21 0, L_0x560d09cc7820;  1 drivers
v0x560d09a5bcf0_0 .var/s "y_out", 21 0;
S_0x560d09adcc80 .scope module, "Rot_Stage_0" "rot_block_first_stage" 4 121, 7 22 0, S_0x560d09bf9950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
    .port_info 9 /OUTPUT 1 "rot_active";
P_0x560d09789f40 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000010110>;
v0x560d09a403f0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d099bf020_0 .net "enable", 0 0, L_0x560d09ccefe0;  1 drivers
v0x560d099c3310_0 .var "enable_next", 0 0;
v0x560d099c7370_0 .net "microRot_dir_in", 0 0, L_0x560d09cc7a00;  1 drivers
v0x560d099c76b0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d099cb660_0 .var "rot_active", 0 0;
v0x560d099cb9a0_0 .net/s "x_in", 21 0, L_0x560d09ccf080;  1 drivers
v0x560d099cf950_0 .var/s "x_out", 21 0;
v0x560d099cfc90_0 .net/s "y_in", 21 0, L_0x560d09cc7960;  1 drivers
v0x560d099d3c40_0 .var/s "y_out", 21 0;
S_0x560d09aaa870 .scope module, "Rot_Stage_Last" "rot_block_last_stage" 4 156, 8 22 0, S_0x560d09bf9950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "op_valid";
P_0x560d099d3f80 .param/l "CORDIC_WIDTH" 0 8 23, +C4<00000000000000000000000000010110>;
P_0x560d099d3fc0 .param/l "MICRO_ROT_STAGE" 0 8 24, +C4<00000000000000000000000000001111>;
v0x560d099f1ba0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09a0b300_0 .net "enable", 0 0, L_0x560d09cd0090;  1 drivers
v0x560d09a0bc60_0 .net "microRot_dir_in", 0 0, L_0x560d09cd0700;  1 drivers
v0x560d09a0c5c0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09a0cf20_0 .var "op_valid", 0 0;
v0x560d09a0d880_0 .net/s "x_in", 21 0, L_0x560d09cd0340;  1 drivers
v0x560d09a0e1e0_0 .var/s "x_out", 21 0;
v0x560d09a0eb40_0 .net/s "y_in", 21 0, L_0x560d09cd0410;  1 drivers
v0x560d09a0f4a0_0 .var/s "y_out", 21 0;
S_0x560d09b18770 .scope module, "ip_up" "ip_upscale" 4 90, 9 21 0, S_0x560d09bf9950;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x560d09a0fe00 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000010110>;
P_0x560d09a0fe40 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
L_0x774fda3b74e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560d09a110c0_0 .net/2u *"_ivl_0", 5 0, L_0x774fda3b74e0;  1 drivers
L_0x774fda3b7528 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560d09a11a20_0 .net/2u *"_ivl_4", 5 0, L_0x774fda3b7528;  1 drivers
v0x560d09a12380_0 .net "enable", 0 0, v0x560d09c67930_0;  alias, 1 drivers
v0x560d09a12ce0_0 .net "x_in", 15 0, v0x560d09a0b790_0;  alias, 1 drivers
v0x560d099e5b20_0 .net "x_out", 21 0, L_0x560d09cc8250;  alias, 1 drivers
v0x560d099e9e30_0 .net "y_in", 15 0, v0x560d099ece30_0;  alias, 1 drivers
v0x560d099ee140_0 .net "y_out", 21 0, L_0x560d09cc8340;  alias, 1 drivers
L_0x560d09cc8250 .concat [ 6 16 0 0], L_0x774fda3b74e0, v0x560d09a0b790_0;
L_0x560d09cc8340 .concat [ 6 16 0 0], L_0x774fda3b7528, v0x560d099ece30_0;
S_0x560d09b18d10 .scope module, "microRot_Gen" "micro_rot_gen" 4 104, 10 22 0, S_0x560d09bf9950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /OUTPUT 16 "micro_rot_out";
P_0x560d09a10760 .param/l "ANGLE_WIDTH" 0 10 23, +C4<00000000000000000000000000010000>;
P_0x560d09a107a0 .param/l "CORDIC_STAGES" 0 10 24, +C4<00000000000000000000000000010000>;
v0x560d09b75b50_0 .net *"_ivl_109", 0 0, L_0x560d09cce120;  1 drivers
v0x560d09b75e90_0 .net *"_ivl_114", 0 0, L_0x560d09cceb00;  1 drivers
v0x560d09b79f80_0 .net *"_ivl_116", 0 0, L_0x560d09cceba0;  1 drivers
v0x560d09b7a2c0_0 .net *"_ivl_117", 0 0, L_0x560d09ccede0;  1 drivers
v0x560d09bb13d0 .array/s "angle_diff", 0 14, 15 0;
v0x560d09bb1f20_0 .net/s "angle_in", 15 0, v0x560d099dc1f0_0;  alias, 1 drivers
v0x560d09bb2880_0 .net "angle_microRot_n", 0 0, v0x560d09c67890_0;  alias, 1 drivers
v0x560d09bb31e0_0 .var "angle_microRot_n_r", 14 0;
v0x560d09bb3b40 .array "atan", 0 15, 15 0;
v0x560d09bb44a0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09bb4e00_0 .net "enable_in", 0 0, v0x560d09c67930_0;  alias, 1 drivers
v0x560d09bb5760_0 .net "micro_rot", 15 0, L_0x560d09ccd840;  1 drivers
v0x560d09bb60c0_0 .net "micro_rot_in", 15 0, L_0x560d09cbd470;  alias, 1 drivers
v0x560d09bb6a20_0 .net "micro_rot_out", 15 0, L_0x560d09cce210;  alias, 1 drivers
v0x560d09bb7380_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
E_0x560d0976f650 .event posedge, v0x560d099c3750_0;
L_0x560d09cc9110 .part v0x560d09bb31e0_0, 0, 1;
L_0x560d09cc91b0 .part L_0x560d09ccd840, 1, 1;
L_0x560d09cc9250 .part L_0x560d09cbd470, 1, 1;
L_0x560d09cc9430 .part v0x560d09bb31e0_0, 1, 1;
L_0x560d09cc9580 .part L_0x560d09ccd840, 2, 1;
L_0x560d09cc96a0 .part L_0x560d09cbd470, 2, 1;
L_0x560d09cc9900 .part v0x560d09bb31e0_0, 2, 1;
L_0x560d09cc99a0 .part L_0x560d09ccd840, 3, 1;
L_0x560d09cc9a90 .part L_0x560d09cbd470, 3, 1;
L_0x560d09cc9cf0 .part v0x560d09bb31e0_0, 3, 1;
L_0x560d09cc9df0 .part L_0x560d09ccd840, 4, 1;
L_0x560d09cc9f20 .part L_0x560d09cbd470, 4, 1;
L_0x560d09cca100 .part v0x560d09bb31e0_0, 4, 1;
L_0x560d09cca1a0 .part L_0x560d09ccd840, 5, 1;
L_0x560d09cca2c0 .part L_0x560d09cbd470, 5, 1;
L_0x560d09cca520 .part v0x560d09bb31e0_0, 5, 1;
L_0x560d09cca650 .part L_0x560d09ccd840, 6, 1;
L_0x560d09cca6f0 .part L_0x560d09cbd470, 6, 1;
L_0x560d09cca9f0 .part v0x560d09bb31e0_0, 6, 1;
L_0x560d09ccaa90 .part L_0x560d09ccd840, 7, 1;
L_0x560d09cca790 .part L_0x560d09cbd470, 7, 1;
L_0x560d09ccada0 .part v0x560d09bb31e0_0, 7, 1;
L_0x560d09ccb010 .part L_0x560d09ccd840, 8, 1;
L_0x560d09ccb1c0 .part L_0x560d09cbd470, 8, 1;
L_0x560d09ccb4f0 .part v0x560d09bb31e0_0, 8, 1;
L_0x560d09ccb590 .part L_0x560d09ccd840, 9, 1;
L_0x560d09ccb710 .part L_0x560d09cbd470, 9, 1;
L_0x560d09ccb970 .part v0x560d09bb31e0_0, 9, 1;
L_0x560d09ccbb00 .part L_0x560d09ccd840, 10, 1;
L_0x560d09ccbba0 .part L_0x560d09cbd470, 10, 1;
L_0x560d09ccbf00 .part v0x560d09bb31e0_0, 10, 1;
L_0x560d09ccbfa0 .part L_0x560d09ccd840, 11, 1;
L_0x560d09ccc150 .part L_0x560d09cbd470, 11, 1;
L_0x560d09ccc3b0 .part v0x560d09bb31e0_0, 11, 1;
L_0x560d09ccc570 .part L_0x560d09ccd840, 12, 1;
L_0x560d09ccc610 .part L_0x560d09cbd470, 12, 1;
L_0x560d09ccc880 .part v0x560d09bb31e0_0, 12, 1;
L_0x560d09ccc920 .part L_0x560d09ccd840, 13, 1;
L_0x560d09cccb00 .part L_0x560d09cbd470, 13, 1;
L_0x560d09cccf70 .part v0x560d09bb31e0_0, 13, 1;
L_0x560d09ccc9c0 .part L_0x560d09ccd840, 14, 1;
L_0x560d09ccca60 .part L_0x560d09cbd470, 14, 1;
L_0x560d09ccd330 .part v0x560d09bb31e0_0, 14, 1;
L_0x560d09ccd3d0 .part L_0x560d09ccd840, 15, 1;
L_0x560d09ccd5e0 .part L_0x560d09cbd470, 15, 1;
LS_0x560d09ccd840_0_0 .concat8 [ 1 1 1 1], L_0x560d09cce120, L_0x560d09cc8480, L_0x560d09cc8520, L_0x560d09cc85c0;
LS_0x560d09ccd840_0_4 .concat8 [ 1 1 1 1], L_0x560d09cc8660, L_0x560d09cc8700, L_0x560d09cc8800, L_0x560d09cc8900;
LS_0x560d09ccd840_0_8 .concat8 [ 1 1 1 1], L_0x560d09cc8a00, L_0x560d09cc8b00, L_0x560d09cc8c00, L_0x560d09cc8d00;
LS_0x560d09ccd840_0_12 .concat8 [ 1 1 1 1], L_0x560d09cc8e00, L_0x560d09cc8f00, L_0x560d09cc8fd0, L_0x560d09cc9070;
L_0x560d09ccd840 .concat8 [ 4 4 4 4], LS_0x560d09ccd840_0_0, LS_0x560d09ccd840_0_4, LS_0x560d09ccd840_0_8, LS_0x560d09ccd840_0_12;
L_0x560d09cce120 .part v0x560d099dc1f0_0, 15, 1;
LS_0x560d09cce210_0_0 .concat8 [ 1 1 1 1], L_0x560d09ccede0, L_0x560d09cc92f0, L_0x560d09cc9770, L_0x560d09cc9b30;
LS_0x560d09cce210_0_4 .concat8 [ 1 1 1 1], L_0x560d09cca030, L_0x560d09cca360, L_0x560d09cca830, L_0x560d09ccabe0;
LS_0x560d09cce210_0_8 .concat8 [ 1 1 1 1], L_0x560d09ccb330, L_0x560d09ccb7b0, L_0x560d09ccbd40, L_0x560d09ccc1f0;
LS_0x560d09cce210_0_12 .concat8 [ 1 1 1 1], L_0x560d09ccc450, L_0x560d09cccdb0, L_0x560d09ccd170, L_0x560d09ccd680;
L_0x560d09cce210 .concat8 [ 4 4 4 4], LS_0x560d09cce210_0_0, LS_0x560d09cce210_0_4, LS_0x560d09cce210_0_8, LS_0x560d09cce210_0_12;
L_0x560d09cceb00 .part L_0x560d09ccd840, 0, 1;
L_0x560d09cceba0 .part L_0x560d09cbd470, 0, 1;
L_0x560d09ccede0 .functor MUXZ 1, L_0x560d09cceba0, L_0x560d09cceb00, v0x560d09c67890_0, C4<>;
S_0x560d09b22c80 .scope generate, "genblk_CRM_angle_diff[1]" "genblk_CRM_angle_diff[1]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d0978d6e0 .param/l "i" 1 10 82, +C4<01>;
S_0x560d09aaeb60 .scope generate, "genblk_CRM_angle_diff[2]" "genblk_CRM_angle_diff[2]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d0978d530 .param/l "i" 1 10 82, +C4<010>;
S_0x560d09ab2e50 .scope generate, "genblk_CRM_angle_diff[3]" "genblk_CRM_angle_diff[3]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d0978ba30 .param/l "i" 1 10 82, +C4<011>;
S_0x560d09ad8970 .scope generate, "genblk_CRM_angle_diff[4]" "genblk_CRM_angle_diff[4]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09789740 .param/l "i" 1 10 82, +C4<0100>;
S_0x560d09a4dae0 .scope generate, "genblk_CRM_angle_diff[5]" "genblk_CRM_angle_diff[5]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d0978e7c0 .param/l "i" 1 10 82, +C4<0101>;
S_0x560d09a52460 .scope generate, "genblk_CRM_angle_diff[6]" "genblk_CRM_angle_diff[6]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d099c33b0 .param/l "i" 1 10 82, +C4<0110>;
S_0x560d09a56de0 .scope generate, "genblk_CRM_angle_diff[7]" "genblk_CRM_angle_diff[7]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a0bd00 .param/l "i" 1 10 82, +C4<0111>;
S_0x560d09a5b760 .scope generate, "genblk_CRM_angle_diff[8]" "genblk_CRM_angle_diff[8]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a12d80 .param/l "i" 1 10 82, +C4<01000>;
S_0x560d098fffc0 .scope generate, "genblk_CRM_angle_diff[9]" "genblk_CRM_angle_diff[9]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d0978b450 .param/l "i" 1 10 82, +C4<01001>;
S_0x560d09ad0350 .scope generate, "genblk_CRM_angle_diff[10]" "genblk_CRM_angle_diff[10]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a2d040 .param/l "i" 1 10 82, +C4<01010>;
S_0x560d09ad4660 .scope generate, "genblk_CRM_angle_diff[11]" "genblk_CRM_angle_diff[11]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a2d710 .param/l "i" 1 10 82, +C4<01011>;
S_0x560d09a49160 .scope generate, "genblk_CRM_angle_diff[12]" "genblk_CRM_angle_diff[12]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a2dce0 .param/l "i" 1 10 82, +C4<01100>;
S_0x560d099d8740 .scope generate, "genblk_CRM_angle_diff[13]" "genblk_CRM_angle_diff[13]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a2f120 .param/l "i" 1 10 82, +C4<01101>;
S_0x560d099dca90 .scope generate, "genblk_CRM_angle_diff[14]" "genblk_CRM_angle_diff[14]" 10 82, 10 82 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a2f3f0 .param/l "i" 1 10 82, +C4<01110>;
S_0x560d099e0da0 .scope generate, "genblk_microRot_angle_direct[1]" "genblk_microRot_angle_direct[1]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a37330 .param/l "i" 1 10 100, +C4<01>;
v0x560d099bfbd0_0 .net *"_ivl_2", 0 0, L_0x560d09cc8480;  1 drivers
v0x560d09bb13d0_0 .array/port v0x560d09bb13d0, 0;
L_0x560d09cc8480 .part v0x560d09bb13d0_0, 15, 1;
S_0x560d09a37ff0 .scope generate, "genblk_microRot_angle_direct[2]" "genblk_microRot_angle_direct[2]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d099c3f30 .param/l "i" 1 10 100, +C4<010>;
v0x560d099c8260_0 .net *"_ivl_2", 0 0, L_0x560d09cc8520;  1 drivers
v0x560d09bb13d0_1 .array/port v0x560d09bb13d0, 1;
L_0x560d09cc8520 .part v0x560d09bb13d0_1, 15, 1;
S_0x560d09a7d590 .scope generate, "genblk_microRot_angle_direct[3]" "genblk_microRot_angle_direct[3]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d099cc5c0 .param/l "i" 1 10 100, +C4<011>;
v0x560d099d0840_0 .net *"_ivl_2", 0 0, L_0x560d09cc85c0;  1 drivers
v0x560d09bb13d0_2 .array/port v0x560d09bb13d0, 2;
L_0x560d09cc85c0 .part v0x560d09bb13d0_2, 15, 1;
S_0x560d09a3fe60 .scope generate, "genblk_microRot_angle_direct[4]" "genblk_microRot_angle_direct[4]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d099d4ba0 .param/l "i" 1 10 100, +C4<0100>;
v0x560d099d9250_0 .net *"_ivl_2", 0 0, L_0x560d09cc8660;  1 drivers
v0x560d09bb13d0_3 .array/port v0x560d09bb13d0, 3;
L_0x560d09cc8660 .part v0x560d09bb13d0_3, 15, 1;
S_0x560d09a447e0 .scope generate, "genblk_microRot_angle_direct[5]" "genblk_microRot_angle_direct[5]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d099bb8f0 .param/l "i" 1 10 100, +C4<0101>;
v0x560d099dd500_0 .net *"_ivl_2", 0 0, L_0x560d09cc8700;  1 drivers
v0x560d09bb13d0_4 .array/port v0x560d09bb13d0, 4;
L_0x560d09cc8700 .part v0x560d09bb13d0_4, 15, 1;
S_0x560d099d4110 .scope generate, "genblk_microRot_angle_direct[6]" "genblk_microRot_angle_direct[6]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d099e1880 .param/l "i" 1 10 100, +C4<0110>;
v0x560d09a3c130_0 .net *"_ivl_2", 0 0, L_0x560d09cc8800;  1 drivers
v0x560d09bb13d0_5 .array/port v0x560d09bb13d0, 5;
L_0x560d09cc8800 .part v0x560d09bb13d0_5, 15, 1;
S_0x560d09a2d2e0 .scope generate, "genblk_microRot_angle_direct[7]" "genblk_microRot_angle_direct[7]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a40b20 .param/l "i" 1 10 100, +C4<0111>;
v0x560d09a5c710_0 .net *"_ivl_2", 0 0, L_0x560d09cc8900;  1 drivers
v0x560d09bb13d0_6 .array/port v0x560d09bb13d0, 6;
L_0x560d09cc8900 .part v0x560d09bb13d0_6, 15, 1;
S_0x560d09a2d880 .scope generate, "genblk_microRot_angle_direct[8]" "genblk_microRot_angle_direct[8]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a610d0 .param/l "i" 1 10 100, +C4<01000>;
v0x560d09a65a10_0 .net *"_ivl_2", 0 0, L_0x560d09cc8a00;  1 drivers
v0x560d09bb13d0_7 .array/port v0x560d09bb13d0, 7;
L_0x560d09cc8a00 .part v0x560d09bb13d0_7, 15, 1;
S_0x560d09a377f0 .scope generate, "genblk_microRot_angle_direct[9]" "genblk_microRot_angle_direct[9]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a6a430 .param/l "i" 1 10 100, +C4<01001>;
v0x560d09a6ed70_0 .net *"_ivl_2", 0 0, L_0x560d09cc8b00;  1 drivers
v0x560d09bb13d0_8 .array/port v0x560d09bb13d0, 8;
L_0x560d09cc8b00 .part v0x560d09bb13d0_8, 15, 1;
S_0x560d099c34a0 .scope generate, "genblk_microRot_angle_direct[10]" "genblk_microRot_angle_direct[10]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a73790 .param/l "i" 1 10 100, +C4<01010>;
v0x560d09a65b70_0 .net *"_ivl_2", 0 0, L_0x560d09cc8c00;  1 drivers
v0x560d09bb13d0_9 .array/port v0x560d09bb13d0, 9;
L_0x560d09cc8c00 .part v0x560d09bb13d0_9, 15, 1;
S_0x560d099c7840 .scope generate, "genblk_microRot_angle_direct[11]" "genblk_microRot_angle_direct[11]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a66230 .param/l "i" 1 10 100, +C4<01011>;
v0x560d09a6a520_0 .net *"_ivl_2", 0 0, L_0x560d09cc8d00;  1 drivers
v0x560d09bb13d0_10 .array/port v0x560d09bb13d0, 10;
L_0x560d09cc8d00 .part v0x560d09bb13d0_10, 15, 1;
S_0x560d099cbb30 .scope generate, "genblk_microRot_angle_direct[12]" "genblk_microRot_angle_direct[12]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a6abe0 .param/l "i" 1 10 100, +C4<01100>;
v0x560d09a6eed0_0 .net *"_ivl_2", 0 0, L_0x560d09cc8e00;  1 drivers
v0x560d09bb13d0_11 .array/port v0x560d09bb13d0, 11;
L_0x560d09cc8e00 .part v0x560d09bb13d0_11, 15, 1;
S_0x560d099cfe20 .scope generate, "genblk_microRot_angle_direct[13]" "genblk_microRot_angle_direct[13]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a6f590 .param/l "i" 1 10 100, +C4<01101>;
v0x560d09a73880_0 .net *"_ivl_2", 0 0, L_0x560d09cc8f00;  1 drivers
v0x560d09bb13d0_12 .array/port v0x560d09bb13d0, 12;
L_0x560d09cc8f00 .part v0x560d09bb13d0_12, 15, 1;
S_0x560d099bf1b0 .scope generate, "genblk_microRot_angle_direct[14]" "genblk_microRot_angle_direct[14]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a73f40 .param/l "i" 1 10 100, +C4<01110>;
v0x560d09a78230_0 .net *"_ivl_2", 0 0, L_0x560d09cc8fd0;  1 drivers
v0x560d09bb13d0_13 .array/port v0x560d09bb13d0, 13;
L_0x560d09cc8fd0 .part v0x560d09bb13d0_13, 15, 1;
S_0x560d09a40ce0 .scope generate, "genblk_microRot_angle_direct[15]" "genblk_microRot_angle_direct[15]" 10 100, 10 100 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a788f0 .param/l "i" 1 10 100, +C4<01111>;
v0x560d09a803b0_0 .net *"_ivl_2", 0 0, L_0x560d09cc9070;  1 drivers
v0x560d09bb13d0_14 .array/port v0x560d09bb13d0, 14;
L_0x560d09cc9070 .part v0x560d09bb13d0_14, 15, 1;
S_0x560d0991d6c0 .scope generate, "genblk_microRot_out[1]" "genblk_microRot_out[1]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a81110 .param/l "i" 1 10 108, +C4<01>;
v0x560d09a413e0_0 .net *"_ivl_0", 0 0, L_0x560d09cc9110;  1 drivers
v0x560d09aa0be0_0 .net *"_ivl_1", 0 0, L_0x560d09cc91b0;  1 drivers
v0x560d09a45d60_0 .net *"_ivl_2", 0 0, L_0x560d09cc9250;  1 drivers
v0x560d09a4a6e0_0 .net *"_ivl_3", 0 0, L_0x560d09cc92f0;  1 drivers
L_0x560d09cc92f0 .functor MUXZ 1, L_0x560d09cc9250, L_0x560d09cc91b0, L_0x560d09cc9110, C4<>;
S_0x560d0997c540 .scope generate, "genblk_microRot_out[2]" "genblk_microRot_out[2]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a4f060 .param/l "i" 1 10 108, +C4<010>;
v0x560d09a539e0_0 .net *"_ivl_0", 0 0, L_0x560d09cc9430;  1 drivers
v0x560d09a58360_0 .net *"_ivl_1", 0 0, L_0x560d09cc9580;  1 drivers
v0x560d09a5c870_0 .net *"_ivl_2", 0 0, L_0x560d09cc96a0;  1 drivers
v0x560d09a5cec0_0 .net *"_ivl_3", 0 0, L_0x560d09cc9770;  1 drivers
L_0x560d09cc9770 .functor MUXZ 1, L_0x560d09cc96a0, L_0x560d09cc9580, L_0x560d09cc9430, C4<>;
S_0x560d099e50b0 .scope generate, "genblk_microRot_out[3]" "genblk_microRot_out[3]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09a5c930 .param/l "i" 1 10 108, +C4<011>;
v0x560d09a3cae0_0 .net *"_ivl_0", 0 0, L_0x560d09cc9900;  1 drivers
v0x560d09a611c0_0 .net *"_ivl_1", 0 0, L_0x560d09cc99a0;  1 drivers
v0x560d09a61810_0 .net *"_ivl_2", 0 0, L_0x560d09cc9a90;  1 drivers
v0x560d09aa63e0_0 .net *"_ivl_3", 0 0, L_0x560d09cc9b30;  1 drivers
L_0x560d09cc9b30 .functor MUXZ 1, L_0x560d09cc9a90, L_0x560d09cc99a0, L_0x560d09cc9900, C4<>;
S_0x560d099e93c0 .scope generate, "genblk_microRot_out[4]" "genblk_microRot_out[4]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09aaa6e0 .param/l "i" 1 10 108, +C4<0100>;
v0x560d09aae9d0_0 .net *"_ivl_0", 0 0, L_0x560d09cc9cf0;  1 drivers
v0x560d09ab2980_0 .net *"_ivl_1", 0 0, L_0x560d09cc9df0;  1 drivers
v0x560d09ab2cc0_0 .net *"_ivl_2", 0 0, L_0x560d09cc9f20;  1 drivers
v0x560d09ab6c70_0 .net *"_ivl_3", 0 0, L_0x560d09cca030;  1 drivers
L_0x560d09cca030 .functor MUXZ 1, L_0x560d09cc9f20, L_0x560d09cc9df0, L_0x560d09cc9cf0, C4<>;
S_0x560d099ed6d0 .scope generate, "genblk_microRot_out[5]" "genblk_microRot_out[5]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09ab2d80 .param/l "i" 1 10 108, +C4<0101>;
v0x560d09ab7020_0 .net *"_ivl_0", 0 0, L_0x560d09cca100;  1 drivers
v0x560d09abaf60_0 .net *"_ivl_1", 0 0, L_0x560d09cca1a0;  1 drivers
v0x560d09abb2a0_0 .net *"_ivl_2", 0 0, L_0x560d09cca2c0;  1 drivers
v0x560d09abf250_0 .net *"_ivl_3", 0 0, L_0x560d09cca360;  1 drivers
L_0x560d09cca360 .functor MUXZ 1, L_0x560d09cca2c0, L_0x560d09cca1a0, L_0x560d09cca100, C4<>;
S_0x560d099f19e0 .scope generate, "genblk_microRot_out[6]" "genblk_microRot_out[6]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09abf590 .param/l "i" 1 10 108, +C4<0110>;
v0x560d09af5c40_0 .net *"_ivl_0", 0 0, L_0x560d09cca520;  1 drivers
v0x560d09af6790_0 .net *"_ivl_1", 0 0, L_0x560d09cca650;  1 drivers
v0x560d09af70f0_0 .net *"_ivl_2", 0 0, L_0x560d09cca6f0;  1 drivers
v0x560d09af7a50_0 .net *"_ivl_3", 0 0, L_0x560d09cca830;  1 drivers
L_0x560d09cca830 .functor MUXZ 1, L_0x560d09cca6f0, L_0x560d09cca650, L_0x560d09cca520, C4<>;
S_0x560d09b23c40 .scope generate, "genblk_microRot_out[7]" "genblk_microRot_out[7]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09af71b0 .param/l "i" 1 10 108, +C4<0111>;
v0x560d09af8420_0 .net *"_ivl_0", 0 0, L_0x560d09cca9f0;  1 drivers
v0x560d09af8d10_0 .net *"_ivl_1", 0 0, L_0x560d09ccaa90;  1 drivers
v0x560d09af9670_0 .net *"_ivl_2", 0 0, L_0x560d09cca790;  1 drivers
v0x560d09af9fd0_0 .net *"_ivl_3", 0 0, L_0x560d09ccabe0;  1 drivers
L_0x560d09ccabe0 .functor MUXZ 1, L_0x560d09cca790, L_0x560d09ccaa90, L_0x560d09cca9f0, C4<>;
S_0x560d09b25650 .scope generate, "genblk_microRot_out[8]" "genblk_microRot_out[8]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09afa930 .param/l "i" 1 10 108, +C4<01000>;
v0x560d09afb290_0 .net *"_ivl_0", 0 0, L_0x560d09ccada0;  1 drivers
v0x560d09afbbf0_0 .net *"_ivl_1", 0 0, L_0x560d09ccb010;  1 drivers
v0x560d09afc550_0 .net *"_ivl_2", 0 0, L_0x560d09ccb1c0;  1 drivers
v0x560d09afceb0_0 .net *"_ivl_3", 0 0, L_0x560d09ccb330;  1 drivers
L_0x560d09ccb330 .functor MUXZ 1, L_0x560d09ccb1c0, L_0x560d09ccb010, L_0x560d09ccada0, C4<>;
S_0x560d09b28330 .scope generate, "genblk_microRot_out[9]" "genblk_microRot_out[9]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09afc610 .param/l "i" 1 10 108, +C4<01001>;
v0x560d09afd880_0 .net *"_ivl_0", 0 0, L_0x560d09ccb4f0;  1 drivers
v0x560d09afe170_0 .net *"_ivl_1", 0 0, L_0x560d09ccb590;  1 drivers
v0x560d09ad0dc0_0 .net *"_ivl_2", 0 0, L_0x560d09ccb710;  1 drivers
v0x560d09ad50d0_0 .net *"_ivl_3", 0 0, L_0x560d09ccb7b0;  1 drivers
L_0x560d09ccb7b0 .functor MUXZ 1, L_0x560d09ccb710, L_0x560d09ccb590, L_0x560d09ccb4f0, C4<>;
S_0x560d09b2a5a0 .scope generate, "genblk_microRot_out[10]" "genblk_microRot_out[10]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09ad93e0 .param/l "i" 1 10 108, +C4<01010>;
v0x560d09add220_0 .net *"_ivl_0", 0 0, L_0x560d09ccb970;  1 drivers
v0x560d09add6f0_0 .net *"_ivl_1", 0 0, L_0x560d09ccbb00;  1 drivers
v0x560d09af5650_0 .net *"_ivl_2", 0 0, L_0x560d09ccbba0;  1 drivers
v0x560d09b184d0_0 .net *"_ivl_3", 0 0, L_0x560d09ccbd40;  1 drivers
L_0x560d09ccbd40 .functor MUXZ 1, L_0x560d09ccbba0, L_0x560d09ccbb00, L_0x560d09ccb970, C4<>;
S_0x560d09aa5fb0 .scope generate, "genblk_microRot_out[11]" "genblk_microRot_out[11]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09af5710 .param/l "i" 1 10 108, +C4<01011>;
v0x560d09b18bc0_0 .net *"_ivl_0", 0 0, L_0x560d09ccbf00;  1 drivers
v0x560d09b19100_0 .net *"_ivl_1", 0 0, L_0x560d09ccbfa0;  1 drivers
v0x560d09b1a540_0 .net *"_ivl_2", 0 0, L_0x560d09ccc150;  1 drivers
v0x560d09b1a810_0 .net *"_ivl_3", 0 0, L_0x560d09ccc1f0;  1 drivers
L_0x560d09ccc1f0 .functor MUXZ 1, L_0x560d09ccc150, L_0x560d09ccbfa0, L_0x560d09ccbf00, C4<>;
S_0x560d09957030 .scope generate, "genblk_microRot_out[12]" "genblk_microRot_out[12]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09b22770 .param/l "i" 1 10 108, +C4<01100>;
v0x560d09aab290_0 .net *"_ivl_0", 0 0, L_0x560d09ccc3b0;  1 drivers
v0x560d09aaf580_0 .net *"_ivl_1", 0 0, L_0x560d09ccc570;  1 drivers
v0x560d09ab3870_0 .net *"_ivl_2", 0 0, L_0x560d09ccc610;  1 drivers
v0x560d09ab7b60_0 .net *"_ivl_3", 0 0, L_0x560d09ccc450;  1 drivers
L_0x560d09ccc450 .functor MUXZ 1, L_0x560d09ccc610, L_0x560d09ccc570, L_0x560d09ccc3b0, C4<>;
S_0x560d09c4aaa0 .scope generate, "genblk_microRot_out[13]" "genblk_microRot_out[13]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09ab3930 .param/l "i" 1 10 108, +C4<01101>;
v0x560d09abbec0_0 .net *"_ivl_0", 0 0, L_0x560d09ccc880;  1 drivers
v0x560d09ac0140_0 .net *"_ivl_1", 0 0, L_0x560d09ccc920;  1 drivers
v0x560d09ac44f0_0 .net *"_ivl_2", 0 0, L_0x560d09cccb00;  1 drivers
v0x560d09aa6f40_0 .net *"_ivl_3", 0 0, L_0x560d09cccdb0;  1 drivers
L_0x560d09cccdb0 .functor MUXZ 1, L_0x560d09cccb00, L_0x560d09ccc920, L_0x560d09ccc880, C4<>;
S_0x560d09c4a7c0 .scope generate, "genblk_microRot_out[14]" "genblk_microRot_out[14]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09ac87a0 .param/l "i" 1 10 108, +C4<01110>;
v0x560d09accab0_0 .net *"_ivl_0", 0 0, L_0x560d09cccf70;  1 drivers
v0x560d09b60960_0 .net *"_ivl_1", 0 0, L_0x560d09ccc9c0;  1 drivers
v0x560d09b64dd0_0 .net *"_ivl_2", 0 0, L_0x560d09ccca60;  1 drivers
v0x560d09b69200_0 .net *"_ivl_3", 0 0, L_0x560d09ccd170;  1 drivers
L_0x560d09ccd170 .functor MUXZ 1, L_0x560d09ccca60, L_0x560d09ccc9c0, L_0x560d09cccf70, C4<>;
S_0x560d09b2b040 .scope generate, "genblk_microRot_out[15]" "genblk_microRot_out[15]" 10 108, 10 108 0, S_0x560d09b18d10;
 .timescale -9 -12;
P_0x560d09b64e90 .param/l "i" 1 10 108, +C4<01111>;
v0x560d09b6d360_0 .net *"_ivl_0", 0 0, L_0x560d09ccd330;  1 drivers
v0x560d09b6d630_0 .net *"_ivl_1", 0 0, L_0x560d09ccd3d0;  1 drivers
v0x560d09b71720_0 .net *"_ivl_2", 0 0, L_0x560d09ccd5e0;  1 drivers
v0x560d09b71a60_0 .net *"_ivl_3", 0 0, L_0x560d09ccd680;  1 drivers
L_0x560d09ccd680 .functor MUXZ 1, L_0x560d09ccd5e0, L_0x560d09ccd3d0, L_0x560d09ccd330, C4<>;
S_0x560d09c2d900 .scope module, "op_down" "op_downscale" 4 181, 11 21 0, S_0x560d09bf9950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 22 "x_in";
    .port_info 3 /INPUT 22 "y_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 16 "x_out";
    .port_info 6 /OUTPUT 16 "y_out";
    .port_info 7 /OUTPUT 1 "op_vld";
P_0x560d09bb7ce0 .param/l "CORDIC_WIDTH" 0 11 22, +C4<00000000000000000000000000010110>;
P_0x560d09bb7d20 .param/l "DATA_WIDTH" 0 11 23, +C4<00000000000000000000000000010000>;
v0x560d09bb8fa0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09bb9900_0 .net "enable", 0 0, v0x560d09a0cf20_0;  alias, 1 drivers
v0x560d09b8c0a0_0 .var "enable_r", 0 0;
v0x560d09b90020_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09b90500_0 .net "op_vld", 0 0, v0x560d09b8c0a0_0;  alias, 1 drivers
v0x560d09b944a0_0 .var/s "x_downscaled", 15 0;
v0x560d09b988e0_0 .net "x_in", 21 0, v0x560d09bde390_0;  alias, 1 drivers
v0x560d09bb0de0_0 .net "x_out", 15 0, v0x560d09b944a0_0;  alias, 1 drivers
v0x560d09bd3d60_0 .var/s "y_downscaled", 15 0;
v0x560d09bd43e0_0 .net "y_in", 21 0, v0x560d09b69db0_0;  alias, 1 drivers
v0x560d09bd4990_0 .net "y_out", 15 0, v0x560d09bd3d60_0;  alias, 1 drivers
S_0x560d09c1b1c0 .scope module, "scaling" "output_scale" 4 170, 12 21 0, S_0x560d09bf9950;
 .timescale -9 -12;
    .port_info 0 /INPUT 22 "x_in";
    .port_info 1 /INPUT 22 "y_in";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x560d09bb3c00 .param/l "CORDIC_WIDTH" 0 12 22, +C4<00000000000000000000000000010110>;
v0x560d09bd5f40_0 .net "en", 0 0, v0x560d09a0cf20_0;  alias, 1 drivers
v0x560d09bd6210_0 .net/s "x_in", 21 0, v0x560d09a0e1e0_0;  alias, 1 drivers
v0x560d09bde390_0 .var/s "x_out", 21 0;
v0x560d09b65980_0 .net/s "y_in", 21 0, v0x560d09a0f4a0_0;  alias, 1 drivers
v0x560d09b69db0_0 .var/s "y_out", 21 0;
E_0x560d09793180 .event anyedge, v0x560d09a0cf20_0, v0x560d09a0e1e0_0, v0x560d09a0f4a0_0;
S_0x560d09c23a50 .scope module, "CORDIC_Vectoring_Mode" "CORDIC_Vectoring_top1" 3 119, 13 21 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "vec_en";
    .port_info 3 /INPUT 16 "x_vec_in";
    .port_info 4 /INPUT 16 "y_vec_in";
    .port_info 5 /INPUT 1 "angle_calc_enable_in";
    .port_info 6 /OUTPUT 16 "x_vec_out";
    .port_info 7 /OUTPUT 1 "output_valid_o";
    .port_info 8 /OUTPUT 16 "micro_angle_o";
    .port_info 9 /OUTPUT 2 "quad_out";
    .port_info 10 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 11 /OUTPUT 16 "angle_out";
P_0x560d09be78e0 .param/l "ANGLE_WIDTH" 0 13 25, +C4<00000000000000000000000000010000>;
P_0x560d09be7920 .param/l "CORDIC_STAGES" 0 13 24, +C4<00000000000000000000000000010000>;
P_0x560d09be7960 .param/l "CORDIC_WIDTH" 0 13 23, +C4<00000000000000000000000000010110>;
P_0x560d09be79a0 .param/l "DATA_WIDTH" 0 13 22, +C4<00000000000000000000000000010000>;
L_0x560d09cd5900 .functor BUFZ 1, v0x560d09c68ab0_0, C4<0>, C4<0>, C4<0>;
L_0x560d09cd5970 .functor BUFZ 22, L_0x560d09cd5720, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x560d09cd59e0 .functor BUFZ 22, L_0x560d09cd57c0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x560d09ce8d70 .functor BUFZ 16, v0x560d09c4a510_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560d09ce8e80 .functor BUFZ 1, v0x560d09c4a290_0, C4<0>, C4<0>, C4<0>;
v0x560d09b82a20_0 .net *"_ivl_161", 0 0, L_0x560d09cd5900;  1 drivers
v0x560d09b61330_0 .net *"_ivl_165", 21 0, L_0x560d09cd5970;  1 drivers
v0x560d09b7acb0_0 .net *"_ivl_169", 21 0, L_0x560d09cd59e0;  1 drivers
v0x560d09b7ad70_0 .net *"_ivl_197", 14 0, L_0x560d09cd7ba0;  1 drivers
v0x560d09b76880_0 .net *"_ivl_198", 15 0, L_0x560d09cd7c70;  1 drivers
L_0x774fda3b7600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d09b72450_0 .net/2u *"_ivl_200", 15 0, L_0x774fda3b7600;  1 drivers
v0x560d09b6e020_0 .net *"_ivl_205", 0 0, L_0x560d09ce80a0;  1 drivers
v0x560d09b69bf0_0 .net *"_ivl_206", 1 0, L_0x560d09cd7e20;  1 drivers
L_0x774fda3b7648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560d09b657c0_0 .net *"_ivl_209", 0 0, L_0x774fda3b7648;  1 drivers
L_0x774fda3b7690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09bd63c0_0 .net/2u *"_ivl_210", 1 0, L_0x774fda3b7690;  1 drivers
v0x560d09b8b2c0_0 .net *"_ivl_212", 1 0, L_0x560d09ce8320;  1 drivers
v0x560d09b97530_0 .net "angle_calc_enable", 15 0, L_0x560d09ce8000;  1 drivers
v0x560d09b975f0_0 .net "angle_calc_enable_in", 0 0, v0x560d09c68920_0;  alias, 1 drivers
v0x560d09b937e0_0 .net "angle_calc_quad_vld", 0 0, L_0x560d09ce85b0;  1 drivers
v0x560d09b93880_0 .net/s "angle_out", 15 0, v0x560d09a4f2e0_0;  alias, 1 drivers
v0x560d09b930f0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09b93190_0 .net "downscale_vld", 0 0, v0x560d09c4a290_0;  1 drivers
v0x560d09b8a840_0 .net "micro_angle_o", 15 0, L_0x560d09cd7700;  alias, 1 drivers
v0x560d09b863f0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09b86490_0 .net "output_valid_o", 0 0, L_0x560d09ce8e80;  alias, 1 drivers
v0x560d09b81fa0_0 .net "quad_out", 1 0, L_0x560d09cd53a0;  alias, 1 drivers
v0x560d09b82040_0 .net "vec_en", 0 0, v0x560d09c68ab0_0;  alias, 1 drivers
v0x560d09b7da00_0 .net "vec_microRot_out_start", 0 0, v0x560d09b20d30_0;  alias, 1 drivers
v0x560d09b7daa0_0 .net "vec_op_vld", 0 0, v0x560d09a73cb0_0;  1 drivers
v0x560d09b795d0_0 .net "vect_stage_enable", 15 0, L_0x560d09cd6e90;  1 drivers
v0x560d09b79670_0 .net "vect_stage_xin", 351 0, L_0x560d09cd5fb0;  1 drivers
v0x560d09b751a0_0 .net "vect_stage_yin", 351 0, L_0x560d09cd66e0;  1 drivers
v0x560d09b75240_0 .net "x_abs", 15 0, v0x560d09a6adf0_0;  1 drivers
v0x560d09b70d70_0 .net/s "x_downscale", 15 0, v0x560d09c4a510_0;  1 drivers
v0x560d09b70e10_0 .net/s "x_last_stage_out", 21 0, L_0x560d09cbd850;  1 drivers
v0x560d09b6c940_0 .net/s "x_scaled_o", 21 0, v0x560d09b86e70_0;  1 drivers
v0x560d09b68510_0 .net "x_upscaled", 21 0, L_0x560d09cd5720;  1 drivers
v0x560d09b685b0_0 .net/s "x_vec_in", 15 0, v0x560d09c68ea0_0;  alias, 1 drivers
v0x560d09b640e0_0 .net/s "x_vec_out", 15 0, L_0x560d09ce8d70;  alias, 1 drivers
v0x560d09b64180_0 .net "y_abs", 15 0, v0x560d09a66440_0;  1 drivers
v0x560d09b5fbe0_0 .net "y_upscaled", 21 0, L_0x560d09cd57c0;  1 drivers
v0x560d09b5fc80_0 .net/s "y_vec_in", 15 0, v0x560d09c69020_0;  alias, 1 drivers
L_0x560d09cd0d00 .part L_0x560d09cd6e90, 1, 1;
L_0x560d09cd0e00 .part L_0x560d09cd5fb0, 22, 22;
L_0x560d09cd0f00 .part L_0x560d09cd66e0, 22, 22;
L_0x560d09cd11a0 .part L_0x560d09cd6e90, 2, 1;
L_0x560d09cd12f0 .part L_0x560d09cd5fb0, 44, 22;
L_0x560d09cd13e0 .part L_0x560d09cd66e0, 44, 22;
L_0x560d09cd1610 .part L_0x560d09cd6e90, 3, 1;
L_0x560d09cd16e0 .part L_0x560d09cd5fb0, 66, 22;
L_0x560d09cd1800 .part L_0x560d09cd66e0, 66, 22;
L_0x560d09cd1a70 .part L_0x560d09cd6e90, 4, 1;
L_0x560d09cd1bd0 .part L_0x560d09cd5fb0, 88, 22;
L_0x560d09cd1d30 .part L_0x560d09cd66e0, 88, 22;
L_0x560d09cd20a0 .part L_0x560d09cd6e90, 5, 1;
L_0x560d09cd2170 .part L_0x560d09cd5fb0, 110, 22;
L_0x560d09cd22c0 .part L_0x560d09cd66e0, 110, 22;
L_0x560d09cd24c0 .part L_0x560d09cd6e90, 6, 1;
L_0x560d09cd2620 .part L_0x560d09cd5fb0, 132, 22;
L_0x560d09cd26f0 .part L_0x560d09cd66e0, 132, 22;
L_0x560d09cd2a00 .part L_0x560d09cd6e90, 7, 1;
L_0x560d09cd2ad0 .part L_0x560d09cd5fb0, 154, 22;
L_0x560d09cd27c0 .part L_0x560d09cd66e0, 154, 22;
L_0x560d09cd2e20 .part L_0x560d09cd6e90, 8, 1;
L_0x560d09cd2fb0 .part L_0x560d09cd5fb0, 176, 22;
L_0x560d09cd3080 .part L_0x560d09cd66e0, 176, 22;
L_0x560d09cd33c0 .part L_0x560d09cd6e90, 9, 1;
L_0x560d09cd3490 .part L_0x560d09cd5fb0, 198, 22;
L_0x560d09cd3640 .part L_0x560d09cd66e0, 198, 22;
L_0x560d09cd38b0 .part L_0x560d09cd6e90, 10, 1;
L_0x560d09cd3a70 .part L_0x560d09cd5fb0, 220, 22;
L_0x560d09cd3b40 .part L_0x560d09cd66e0, 220, 22;
L_0x560d09cd3eb0 .part L_0x560d09cd6e90, 11, 1;
L_0x560d09cd3f80 .part L_0x560d09cd5fb0, 242, 22;
L_0x560d09cd4160 .part L_0x560d09cd66e0, 242, 22;
L_0x560d09cd43d0 .part L_0x560d09cd6e90, 12, 1;
L_0x560d09cd45c0 .part L_0x560d09cd5fb0, 264, 22;
L_0x560d09cd4690 .part L_0x560d09cd66e0, 264, 22;
L_0x560d09cd4930 .part L_0x560d09cd6e90, 13, 1;
L_0x560d09cd4a00 .part L_0x560d09cd5fb0, 286, 22;
L_0x560d09cd4c10 .part L_0x560d09cd66e0, 286, 22;
L_0x560d09cd4e80 .part L_0x560d09cd6e90, 14, 1;
L_0x560d09cd4ad0 .part L_0x560d09cd5fb0, 308, 22;
L_0x560d09cd50a0 .part L_0x560d09cd66e0, 308, 22;
L_0x560d09cd5470 .part v0x560d09c68ea0_0, 15, 1;
L_0x560d09cd5510 .part v0x560d09c69020_0, 15, 1;
L_0x560d09cd5bc0 .part L_0x560d09cd6e90, 0, 1;
L_0x560d09cd5c90 .part L_0x560d09cd5fb0, 0, 22;
L_0x560d09cd5ee0 .part L_0x560d09cd66e0, 0, 22;
LS_0x560d09cd5fb0_0_0 .concat8 [ 22 22 22 22], L_0x560d09cd5970, v0x560d09a52d40_0, v0x560d09a08dc0_0, v0x560d09a92ed0_0;
LS_0x560d09cd5fb0_0_4 .concat8 [ 22 22 22 22], v0x560d09ae6510_0, v0x560d09b22410_0, v0x560d09bb0be0_0, v0x560d09c3acb0_0;
LS_0x560d09cd5fb0_0_8 .concat8 [ 22 22 22 22], v0x560d09c274c0_0, v0x560d09b86ae0_0, v0x560d09aa9e80_0, v0x560d099dc390_0;
LS_0x560d09cd5fb0_0_12 .concat8 [ 22 22 22 22], v0x560d09bfed20_0, v0x560d09bf1d50_0, v0x560d09c12a40_0, v0x560d09bde5f0_0;
L_0x560d09cd5fb0 .concat8 [ 88 88 88 88], LS_0x560d09cd5fb0_0_0, LS_0x560d09cd5fb0_0_4, LS_0x560d09cd5fb0_0_8, LS_0x560d09cd5fb0_0_12;
LS_0x560d09cd66e0_0_0 .concat8 [ 22 22 22 22], L_0x560d09cd59e0, v0x560d09a7fbd0_0, v0x560d09a3ad20_0, v0x560d09a96200_0;
LS_0x560d09cd66e0_0_4 .concat8 [ 22 22 22 22], v0x560d09aea0e0_0, v0x560d09ba3090_0, v0x560d09c31320_0, v0x560d09c3dfe0_0;
LS_0x560d09cd66e0_0_8 .concat8 [ 22 22 22 22], v0x560d09bebef0_0, v0x560d09b689a0_0, v0x560d09a7f830_0, v0x560d099be7c0_0;
LS_0x560d09cd66e0_0_12 .concat8 [ 22 22 22 22], v0x560d09bf5880_0, v0x560d09be88b0_0, v0x560d09c0dd10_0, v0x560d09bdcbc0_0;
L_0x560d09cd66e0 .concat8 [ 88 88 88 88], LS_0x560d09cd66e0_0_0, LS_0x560d09cd66e0_0_4, LS_0x560d09cd66e0_0_8, LS_0x560d09cd66e0_0_12;
LS_0x560d09cd6e90_0_0 .concat8 [ 1 1 1 1], L_0x560d09cd5900, v0x560d09b229d0_0, v0x560d09b2d2f0_0, v0x560d09a8d980_0;
LS_0x560d09cd6e90_0_4 .concat8 [ 1 1 1 1], v0x560d09aa1530_0, v0x560d09af0490_0, v0x560d09baa830_0, v0x560d09c36870_0;
LS_0x560d09cd6e90_0_8 .concat8 [ 1 1 1 1], v0x560d09c167e0_0, v0x560d09b94300_0, v0x560d09acfc50_0, v0x560d099f12e0_0;
LS_0x560d09cd6e90_0_12 .concat8 [ 1 1 1 1], v0x560d099e0f60_0, v0x560d09be2ea0_0, v0x560d09bffc40_0, v0x560d09c1bf30_0;
L_0x560d09cd6e90 .concat8 [ 4 4 4 4], LS_0x560d09cd6e90_0_0, LS_0x560d09cd6e90_0_4, LS_0x560d09cd6e90_0_8, LS_0x560d09cd6e90_0_12;
L_0x560d09cd7370 .part L_0x560d09cd6e90, 15, 1;
L_0x560d09cd7410 .part L_0x560d09cd5fb0, 330, 22;
L_0x560d09cd7660 .part L_0x560d09cd66e0, 330, 22;
LS_0x560d09cd7700_0_0 .concat8 [ 1 1 1 1], v0x560d09b22a70_0, v0x560d09b2db50_0, v0x560d09a8ea90_0, v0x560d09ae0a00_0;
LS_0x560d09cd7700_0_4 .concat8 [ 1 1 1 1], v0x560d09af1880_0, v0x560d09babc20_0, v0x560d09c37980_0, v0x560d09c16880_0;
LS_0x560d09cd7700_0_8 .concat8 [ 1 1 1 1], v0x560d09b943a0_0, v0x560d09acb940_0, v0x560d099ecfd0_0, v0x560d099dcc50_0;
LS_0x560d09cd7700_0_12 .concat8 [ 1 1 1 1], v0x560d09bed300_0, v0x560d09c04870_0, v0x560d09c1bc80_0, v0x560d09a83e80_0;
L_0x560d09cd7700 .concat8 [ 4 4 4 4], LS_0x560d09cd7700_0_0, LS_0x560d09cd7700_0_4, LS_0x560d09cd7700_0_8, LS_0x560d09cd7700_0_12;
L_0x560d09cd7ba0 .part L_0x560d09cd6e90, 1, 15;
L_0x560d09cd7c70 .concat [ 15 1 0 0], L_0x560d09cd7ba0, v0x560d09a73cb0_0;
L_0x560d09ce8000 .functor MUXZ 16, L_0x774fda3b7600, L_0x560d09cd7c70, v0x560d09c68920_0, C4<>;
L_0x560d09ce80a0 .part L_0x560d09cd6e90, 0, 1;
L_0x560d09cd7e20 .concat [ 1 1 0 0], L_0x560d09ce80a0, L_0x774fda3b7648;
L_0x560d09ce8320 .functor MUXZ 2, L_0x774fda3b7690, L_0x560d09cd7e20, v0x560d09c68920_0, C4<>;
L_0x560d09ce85b0 .part L_0x560d09ce8320, 0, 1;
S_0x560d09c231a0 .scope module, "Vec_Quad_chk" "vec_quad_check" 13 57, 14 22 0, S_0x560d09c23a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "x_in_MSB";
    .port_info 4 /INPUT 1 "y_in_MSB";
    .port_info 5 /OUTPUT 2 "quad_out";
v0x560d09bfaf70_0 .net *"_ivl_0", 1 0, L_0x560d09cd52a0;  1 drivers
v0x560d09bff9c0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c03fa0_0 .net "enable", 0 0, v0x560d09c68ab0_0;  alias, 1 drivers
v0x560d09c045f0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09be3bf0_0 .var "quad", 1 0;
v0x560d09c089c0_0 .net "quad_out", 1 0, L_0x560d09cd53a0;  alias, 1 drivers
v0x560d09c09010_0 .net "x_in_MSB", 0 0, L_0x560d09cd5470;  1 drivers
v0x560d09b3e6f0_0 .net "y_in_MSB", 0 0, L_0x560d09cd5510;  1 drivers
L_0x560d09cd52a0 .concat [ 1 1 0 0], L_0x560d09cd5470, L_0x560d09cd5510;
L_0x560d09cd53a0 .functor MUXZ 2, v0x560d09be3bf0_0, L_0x560d09cd52a0, v0x560d09c68ab0_0, C4<>;
S_0x560d09c3fc50 .scope generate, "Vec_Stage[1]" "Vec_Stage[1]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09c287e0 .param/l "i" 1 13 111, +C4<01>;
S_0x560d09c3f810 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c3fc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09bd5ae0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09bd5b20 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000001>;
v0x560d09b2c330_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09b2cb10_0 .net "enable", 0 0, L_0x560d09cd0d00;  1 drivers
v0x560d09b2d2f0_0 .var "enable_next_stage", 0 0;
v0x560d09b2db50_0 .var "micro_rot_o", 0 0;
v0x560d09b2ea40_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09a065e0_0 .net/s "x_in", 21 0, L_0x560d09cd0e00;  1 drivers
v0x560d09a079d0_0 .net/s "x_out", 21 0, v0x560d09a08dc0_0;  1 drivers
v0x560d09a08dc0_0 .var/s "x_temp_out", 21 0;
v0x560d09a0a1b0_0 .net/s "y_in", 21 0, L_0x560d09cd0f00;  1 drivers
v0x560d09a36f80_0 .net/s "y_out", 21 0, v0x560d09a3ad20_0;  1 drivers
v0x560d09a3ad20_0 .var/s "y_temp_out", 21 0;
S_0x560d09c40b40 .scope generate, "Vec_Stage[2]" "Vec_Stage[2]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09b2cbd0 .param/l "i" 1 13 111, +C4<010>;
S_0x560d09c1f520 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c40b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09a883d0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09a88410 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000010>;
v0x560d09a8b760_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09a8c870_0 .net "enable", 0 0, L_0x560d09cd11a0;  1 drivers
v0x560d09a8d980_0 .var "enable_next_stage", 0 0;
v0x560d09a8ea90_0 .var "micro_rot_o", 0 0;
v0x560d09a8fba0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09a90cb0_0 .net/s "x_in", 21 0, L_0x560d09cd12f0;  1 drivers
v0x560d09a91dc0_0 .net/s "x_out", 21 0, v0x560d09a92ed0_0;  1 drivers
v0x560d09a92ed0_0 .var/s "x_temp_out", 21 0;
v0x560d09a93fe0_0 .net/s "y_in", 21 0, L_0x560d09cd13e0;  1 drivers
v0x560d09a950f0_0 .net/s "y_out", 21 0, v0x560d09a96200_0;  1 drivers
v0x560d09a96200_0 .var/s "y_temp_out", 21 0;
S_0x560d09b9f0a0 .scope generate, "Vec_Stage[3]" "Vec_Stage[3]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09a884b0 .param/l "i" 1 13 111, +C4<011>;
S_0x560d09b9afc0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09b9f0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09aa0940 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09aa0980 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000011>;
v0x560d09aa20e0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09aa2180_0 .net "enable", 0 0, L_0x560d09cd1610;  1 drivers
v0x560d09aa1530_0 .var "enable_next_stage", 0 0;
v0x560d09ae0a00_0 .var "micro_rot_o", 0 0;
v0x560d09aa4fd0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09aa5070_0 .net/s "x_in", 21 0, L_0x560d09cd16e0;  1 drivers
v0x560d09ae50c0_0 .net/s "x_out", 21 0, v0x560d09ae6510_0;  1 drivers
v0x560d09ae6510_0 .var/s "x_temp_out", 21 0;
v0x560d09ae7900_0 .net/s "y_in", 21 0, L_0x560d09cd1800;  1 drivers
v0x560d09ae8cf0_0 .net/s "y_out", 21 0, v0x560d09aea0e0_0;  1 drivers
v0x560d09aea0e0_0 .var/s "y_temp_out", 21 0;
S_0x560d09b9a3b0 .scope generate, "Vec_Stage[4]" "Vec_Stage[4]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09ae8dd0 .param/l "i" 1 13 111, +C4<0100>;
S_0x560d09ae3910 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09b9a3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09aeb4d0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09aeb510 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000100>;
v0x560d09aef0a0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09aef140_0 .net "enable", 0 0, L_0x560d09cd1a70;  1 drivers
v0x560d09af0490_0 .var "enable_next_stage", 0 0;
v0x560d09af1880_0 .var "micro_rot_o", 0 0;
v0x560d09af2c70_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09af4060_0 .net/s "x_in", 21 0, L_0x560d09cd1bd0;  1 drivers
v0x560d09af5450_0 .net/s "x_out", 21 0, v0x560d09b22410_0;  1 drivers
v0x560d09b22410_0 .var/s "x_temp_out", 21 0;
v0x560d09ba0850_0 .net/s "y_in", 21 0, L_0x560d09cd1d30;  1 drivers
v0x560d09ba1ca0_0 .net/s "y_out", 21 0, v0x560d09ba3090_0;  1 drivers
v0x560d09ba3090_0 .var/s "y_temp_out", 21 0;
S_0x560d09adf930 .scope generate, "Vec_Stage[5]" "Vec_Stage[5]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09af5530 .param/l "i" 1 13 111, +C4<0101>;
S_0x560d09aded20 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09adf930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09ba4480 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09ba44c0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000101>;
v0x560d09ba8050_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09ba9440_0 .net "enable", 0 0, L_0x560d09cd20a0;  1 drivers
v0x560d09baa830_0 .var "enable_next_stage", 0 0;
v0x560d09babc20_0 .var "micro_rot_o", 0 0;
v0x560d09bad010_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09bae400_0 .net/s "x_in", 21 0, L_0x560d09cd2170;  1 drivers
v0x560d09baf7f0_0 .net/s "x_out", 21 0, v0x560d09bb0be0_0;  1 drivers
v0x560d09bb0be0_0 .var/s "x_temp_out", 21 0;
v0x560d09bde030_0 .net/s "y_in", 21 0, L_0x560d09cd22c0;  1 drivers
v0x560d09c301b0_0 .net/s "y_out", 21 0, v0x560d09c31320_0;  1 drivers
v0x560d09c31320_0 .var/s "y_temp_out", 21 0;
S_0x560d09a7be40 .scope generate, "Vec_Stage[6]" "Vec_Stage[6]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09bae4e0 .param/l "i" 1 13 111, +C4<0110>;
S_0x560d09a7b590 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09a7be40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c32430 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09c32470 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000110>;
v0x560d09c35760_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c35800_0 .net "enable", 0 0, L_0x560d09cd24c0;  1 drivers
v0x560d09c36870_0 .var "enable_next_stage", 0 0;
v0x560d09c37980_0 .var "micro_rot_o", 0 0;
v0x560d09c38a90_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c38b30_0 .net/s "x_in", 21 0, L_0x560d09cd2620;  1 drivers
v0x560d09c39ba0_0 .net/s "x_out", 21 0, v0x560d09c3acb0_0;  1 drivers
v0x560d09c3acb0_0 .var/s "x_temp_out", 21 0;
v0x560d09c3bdc0_0 .net/s "y_in", 21 0, L_0x560d09cd26f0;  1 drivers
v0x560d09c3ced0_0 .net/s "y_out", 21 0, v0x560d09c3dfe0_0;  1 drivers
v0x560d09c3dfe0_0 .var/s "y_temp_out", 21 0;
S_0x560d09a97e70 .scope generate, "Vec_Stage[7]" "Vec_Stage[7]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09baa900 .param/l "i" 1 13 111, +C4<0111>;
S_0x560d09a97a30 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09a97e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c48720 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09c48760 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000111>;
v0x560d09c49ec0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c49310_0 .net "enable", 0 0, L_0x560d09cd2a00;  1 drivers
v0x560d09c167e0_0 .var "enable_next_stage", 0 0;
v0x560d09c16880_0 .var "micro_rot_o", 0 0;
v0x560d09c28e00_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c03160_0 .net/s "x_in", 21 0, L_0x560d09cd2ad0;  1 drivers
v0x560d09c26d40_0 .net/s "x_out", 21 0, v0x560d09c274c0_0;  1 drivers
v0x560d09c274c0_0 .var/s "x_temp_out", 21 0;
v0x560d09c16c90_0 .net/s "y_in", 21 0, L_0x560d09cd27c0;  1 drivers
v0x560d09c03610_0 .net/s "y_out", 21 0, v0x560d09bebef0_0;  1 drivers
v0x560d09bebef0_0 .var/s "y_temp_out", 21 0;
S_0x560d09a98d60 .scope generate, "Vec_Stage[8]" "Vec_Stage[8]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09be7530 .param/l "i" 1 13 111, +C4<01000>;
S_0x560d099f8670 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09a98d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c209e0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09c20a20 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001000>;
v0x560d09b93b20_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09b8f710_0 .net "enable", 0 0, L_0x560d09cd2e20;  1 drivers
v0x560d09b94300_0 .var "enable_next_stage", 0 0;
v0x560d09b943a0_0 .var "micro_rot_o", 0 0;
v0x560d09b8fec0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09b8f380_0 .net/s "x_in", 21 0, L_0x560d09cd2fb0;  1 drivers
v0x560d09b8af30_0 .net/s "x_out", 21 0, v0x560d09b86ae0_0;  1 drivers
v0x560d09b86ae0_0 .var/s "x_temp_out", 21 0;
v0x560d09b82690_0 .net/s "y_in", 21 0, L_0x560d09cd3080;  1 drivers
v0x560d09b7e220_0 .net/s "y_out", 21 0, v0x560d09b689a0_0;  1 drivers
v0x560d09b689a0_0 .var/s "y_temp_out", 21 0;
S_0x560d09c121f0 .scope generate, "Vec_Stage[9]" "Vec_Stage[9]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09b86bc0 .param/l "i" 1 13 111, +C4<01001>;
S_0x560d09998e90 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c121f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09b64570 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09b645b0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001001>;
v0x560d09ad8270_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09ad3f60_0 .net "enable", 0 0, L_0x560d09cd33c0;  1 drivers
v0x560d09acfc50_0 .var "enable_next_stage", 0 0;
v0x560d09acb940_0 .var "micro_rot_o", 0 0;
v0x560d09ac7630_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09ac3300_0 .net/s "x_in", 21 0, L_0x560d09cd3490;  1 drivers
v0x560d09aae170_0 .net/s "x_out", 21 0, v0x560d09aa9e80_0;  1 drivers
v0x560d09aa9e80_0 .var/s "x_temp_out", 21 0;
v0x560d09aa65a0_0 .net/s "y_in", 21 0, L_0x560d09cd3640;  1 drivers
v0x560d09a5ba30_0 .net/s "y_out", 21 0, v0x560d09a7f830_0;  1 drivers
v0x560d09a7f830_0 .var/s "y_temp_out", 21 0;
S_0x560d099c39d0 .scope generate, "Vec_Stage[10]" "Vec_Stage[10]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09aae250 .param/l "i" 1 13 111, +C4<01010>;
S_0x560d09a4e690 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d099c39d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09a5bee0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09a5bf20 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001010>;
v0x560d09a78e10_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09a2cca0_0 .net "enable", 0 0, L_0x560d09cd38b0;  1 drivers
v0x560d099f12e0_0 .var "enable_next_stage", 0 0;
v0x560d099ecfd0_0 .var "micro_rot_o", 0 0;
v0x560d099e8cc0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d099e49b0_0 .net/s "x_in", 21 0, L_0x560d09cd3a70;  1 drivers
v0x560d099e06a0_0 .net/s "x_out", 21 0, v0x560d099dc390_0;  1 drivers
v0x560d099dc390_0 .var/s "x_temp_out", 21 0;
v0x560d099d8060_0 .net/s "y_in", 21 0, L_0x560d09cd3b40;  1 drivers
v0x560d099c2ab0_0 .net/s "y_out", 21 0, v0x560d099be7c0_0;  1 drivers
v0x560d099be7c0_0 .var/s "y_temp_out", 21 0;
S_0x560d09a53010 .scope generate, "Vec_Stage[11]" "Vec_Stage[11]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d099e4a90 .param/l "i" 1 13 111, +C4<01011>;
S_0x560d09a57990 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09a53010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09acc200 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09acc240 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001011>;
v0x560d09ad4820_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09ad0510_0 .net "enable", 0 0, L_0x560d09cd3eb0;  1 drivers
v0x560d099e0f60_0 .var "enable_next_stage", 0 0;
v0x560d099dcc50_0 .var "micro_rot_o", 0 0;
v0x560d099d89a0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d099e9580_0 .net/s "x_in", 21 0, L_0x560d09cd3f80;  1 drivers
v0x560d099e5270_0 .net/s "x_out", 21 0, v0x560d09bfed20_0;  1 drivers
v0x560d09bfed20_0 .var/s "x_temp_out", 21 0;
v0x560d09c27860_0 .net/s "y_in", 21 0, L_0x560d09cd4160;  1 drivers
v0x560d09c48bb0_0 .net/s "y_out", 21 0, v0x560d09bf5880_0;  1 drivers
v0x560d09bf5880_0 .var/s "y_temp_out", 21 0;
S_0x560d09a7c290 .scope generate, "Vec_Stage[12]" "Vec_Stage[12]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09ac3d20 .param/l "i" 1 13 111, +C4<01100>;
S_0x560d09a45390 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09a7c290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09bfa2d0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09bfa310 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001100>;
v0x560d09be3e20_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09be3ec0_0 .net "enable", 0 0, L_0x560d09cd43d0;  1 drivers
v0x560d09be2ea0_0 .var "enable_next_stage", 0 0;
v0x560d09bed300_0 .var "micro_rot_o", 0 0;
v0x560d09bed3a0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09bfb1f0_0 .net/s "x_in", 21 0, L_0x560d09cd45c0;  1 drivers
v0x560d09bfb4a0_0 .net/s "x_out", 21 0, v0x560d09bf1d50_0;  1 drivers
v0x560d09bf1d50_0 .var/s "x_temp_out", 21 0;
v0x560d09bf2000_0 .net/s "y_in", 21 0, L_0x560d09cd4690;  1 drivers
v0x560d09bed5b0_0 .net/s "y_out", 21 0, v0x560d09be88b0_0;  1 drivers
v0x560d09be88b0_0 .var/s "y_temp_out", 21 0;
S_0x560d09aaf090 .scope generate, "Vec_Stage[13]" "Vec_Stage[13]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09c48800 .param/l "i" 1 13 111, +C4<01101>;
S_0x560d09b65490 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09aaf090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09be8b60 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09be8ba0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001101>;
v0x560d09bffef0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09bfff90_0 .net "enable", 0 0, L_0x560d09cd4930;  1 drivers
v0x560d09bffc40_0 .var "enable_next_stage", 0 0;
v0x560d09c04870_0 .var "micro_rot_o", 0 0;
v0x560d09c04b20_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c09290_0 .net/s "x_in", 21 0, L_0x560d09cd4a00;  1 drivers
v0x560d09c12790_0 .net/s "x_out", 21 0, v0x560d09c12a40_0;  1 drivers
v0x560d09c12a40_0 .var/s "x_temp_out", 21 0;
v0x560d09c0dfc0_0 .net/s "y_in", 21 0, L_0x560d09cd4c10;  1 drivers
v0x560d09c09540_0 .net/s "y_out", 21 0, v0x560d09c0dd10_0;  1 drivers
v0x560d09c0dd10_0 .var/s "y_temp_out", 21 0;
S_0x560d09b698c0 .scope generate, "Vec_Stage[14]" "Vec_Stage[14]" 13 111, 13 111 0, S_0x560d09c23a50;
 .timescale -9 -12;
P_0x560d09bfee00 .param/l "i" 1 13 111, +C4<01110>;
S_0x560d09b6dc50 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09b698c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c04930 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x560d09c04970 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001110>;
v0x560d09c171f0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c17290_0 .net "enable", 0 0, L_0x560d09cd4e80;  1 drivers
v0x560d09c1bf30_0 .var "enable_next_stage", 0 0;
v0x560d09c1bc80_0 .var "micro_rot_o", 0 0;
v0x560d09c1bd20_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c2bb80_0 .net/s "x_in", 21 0, L_0x560d09cd4ad0;  1 drivers
v0x560d09c2be70_0 .net/s "x_out", 21 0, v0x560d09bde5f0_0;  1 drivers
v0x560d09bde5f0_0 .var/s "x_temp_out", 21 0;
v0x560d09b98d90_0 .net/s "y_in", 21 0, L_0x560d09cd50a0;  1 drivers
v0x560d09b94950_0 .net/s "y_out", 21 0, v0x560d09bdcbc0_0;  1 drivers
v0x560d09bdcbc0_0 .var/s "y_temp_out", 21 0;
S_0x560d09b72080 .scope module, "Vec_Stage_0" "vec_block_first_stage" 13 96, 16 22 0, S_0x560d09c23a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
    .port_info 9 /OUTPUT 1 "vec_microRot_out_start";
P_0x560d09bfb2d0 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000010110>;
v0x560d0993c4f0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d0993c590_0 .net "enable", 0 0, L_0x560d09cd5bc0;  1 drivers
v0x560d09b229d0_0 .var "enable_next_stage", 0 0;
v0x560d09b22a70_0 .var "micro_rot_o", 0 0;
v0x560d09b21020_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09b20d30_0 .var "vec_microRot_out_start", 0 0;
v0x560d09a785c0_0 .net/s "x_in", 21 0, L_0x560d09cd5c90;  1 drivers
v0x560d09a576c0_0 .net/s "x_out", 21 0, v0x560d09a52d40_0;  1 drivers
v0x560d09a52d40_0 .var/s "x_temp_out", 21 0;
v0x560d09a4e3c0_0 .net/s "y_in", 21 0, L_0x560d09cd5ee0;  1 drivers
v0x560d09aa0dd0_0 .net/s "y_out", 21 0, v0x560d09a7fbd0_0;  1 drivers
v0x560d09a7fbd0_0 .var/s "y_temp_out", 21 0;
S_0x560d09b764b0 .scope module, "Vec_Stage_Last" "vec_block_last_stage" 13 132, 17 22 0, S_0x560d09c23a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 1 "micro_rot_o";
    .port_info 7 /OUTPUT 1 "op_valid";
P_0x560d09be74a0 .param/l "CORDIC_WIDTH" 0 17 23, +C4<00000000000000000000000000010110>;
P_0x560d09be74e0 .param/l "MICRO_ROT_STAGE" 0 17 24, +C4<000000000000000000000000000001111>;
L_0x560d09cbd850 .functor BUFZ 22, v0x560d09a6fa50_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0x560d09a84170_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09a84210_0 .net "enable", 0 0, L_0x560d09cd7370;  1 drivers
v0x560d09a83e80_0 .var "micro_rot_o", 0 0;
v0x560d09a73c10_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09a73cb0_0 .var "op_valid", 0 0;
v0x560d09a74400_0 .net/s "x_in", 21 0, L_0x560d09cd7410;  1 drivers
v0x560d09a74150_0 .net/s "x_out", 21 0, L_0x560d09cbd850;  alias, 1 drivers
v0x560d09a6fa50_0 .var/s "x_temp_out", 21 0;
v0x560d09a6f7a0_0 .net/s "y_in", 21 0, L_0x560d09cd7660;  1 drivers
S_0x560d09b7a8e0 .scope module, "abs" "absolute_value" 13 68, 18 22 0, S_0x560d09c23a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /OUTPUT 16 "x_out";
    .port_info 3 /OUTPUT 16 "y_out";
P_0x560d09c09370 .param/l "DATA_WIDTH" 0 18 23, +C4<00000000000000000000000000010000>;
v0x560d09a6b0a0_0 .net/s "x_in", 15 0, v0x560d09c68ea0_0;  alias, 1 drivers
v0x560d09a6adf0_0 .var "x_out", 15 0;
v0x560d09a666f0_0 .net/s "y_in", 15 0, v0x560d09c69020_0;  alias, 1 drivers
v0x560d09a66440_0 .var "y_out", 15 0;
E_0x560d09c1b820 .event anyedge, v0x560d09a6b0a0_0, v0x560d09a666f0_0;
S_0x560d09bf5b50 .scope module, "angle_calculation" "vec_angle_calc" 13 176, 19 22 0, S_0x560d09c23a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "enable_in";
    .port_info 3 /INPUT 16 "micro_rot_dir_in";
    .port_info 4 /INPUT 2 "quad_in";
    .port_info 5 /INPUT 1 "quad_vld_in";
    .port_info 6 /OUTPUT 16 "angle_out";
P_0x560d09a744c0 .param/l "ANGLE_WIDTH" 0 19 23, +C4<00000000000000000000000000010000>;
P_0x560d09a74500 .param/l "CORDIC_STAGES" 0 19 24, +C4<00000000000000000000000000010000>;
L_0x560d09ce8790 .functor AND 1, L_0x560d09ce8650, L_0x560d09ce86f0, C4<1>, C4<1>;
L_0x560d09ce8940 .functor NOT 16, L_0x560d09ce8af0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560d09a61d40_0 .net *"_ivl_1", 0 0, L_0x560d09ce8650;  1 drivers
v0x560d09a61a90_0 .net *"_ivl_12", 15 0, L_0x560d09ce89b0;  1 drivers
v0x560d09a5d3f0_0 .net *"_ivl_16", 15 0, L_0x560d09ce8940;  1 drivers
L_0x774fda3b76d8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560d09a5d140_0 .net/2u *"_ivl_18", 15 0, L_0x774fda3b76d8;  1 drivers
v0x560d09a58890_0 .net *"_ivl_3", 0 0, L_0x560d09ce86f0;  1 drivers
v0x560d09a585e0_0 .net *"_ivl_5", 0 0, L_0x560d09ce8790;  1 drivers
v0x560d09a53f10_0 .net *"_ivl_8", 15 0, L_0x560d09ce88a0;  1 drivers
v0x560d09a53c60_0 .net/s "angle_final", 15 0, L_0x560d09ce8af0;  1 drivers
v0x560d09a4f590_0 .net/s "angle_final_neg", 15 0, L_0x560d09ce8cd0;  1 drivers
v0x560d09a4f2e0_0 .var/s "angle_out", 15 0;
v0x560d09a4ac10 .array/s "angle_temp", 0 14, 15 0;
v0x560d09a4a960 .array "atan", 0 15, 15 0;
v0x560d09a46290_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09a46330_0 .net "enable_in", 15 0, L_0x560d09ce8000;  alias, 1 drivers
v0x560d09a45fe0_0 .var/i "k", 31 0;
v0x560d09a41910_0 .net "micro_rot_dir_in", 15 0, L_0x560d09cd7700;  alias, 1 drivers
v0x560d09a41660_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09a41700_0 .net "quad_in", 1 0, L_0x560d09cd53a0;  alias, 1 drivers
v0x560d09a3cca0 .array "quad_r", 0 15, 1 0;
v0x560d09a3cd40_0 .net "quad_vld_in", 0 0, L_0x560d09ce85b0;  alias, 1 drivers
L_0x560d09ce8650 .part L_0x560d09ce8000, 15, 1;
L_0x560d09ce86f0 .part L_0x560d09cd7700, 15, 1;
v0x560d09a4ac10_14 .array/port v0x560d09a4ac10, 14;
v0x560d09a4a960_15 .array/port v0x560d09a4a960, 15;
L_0x560d09ce88a0 .arith/sub 16, v0x560d09a4ac10_14, v0x560d09a4a960_15;
L_0x560d09ce89b0 .arith/sum 16, v0x560d09a4ac10_14, v0x560d09a4a960_15;
L_0x560d09ce8af0 .functor MUXZ 16, L_0x560d09ce89b0, L_0x560d09ce88a0, L_0x560d09ce8790, C4<>;
L_0x560d09ce8cd0 .arith/sum 16, L_0x560d09ce8940, L_0x774fda3b76d8;
S_0x560d09bfa5a0 .scope generate, "CVM_angle_acc[1]" "CVM_angle_acc[1]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09c17580 .param/l "i" 1 19 76, +C4<01>;
S_0x560d09bfeff0 .scope generate, "CVM_angle_acc[2]" "CVM_angle_acc[2]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09b98e70 .param/l "i" 1 19 76, +C4<010>;
S_0x560d09c16940 .scope generate, "CVM_angle_acc[3]" "CVM_angle_acc[3]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09a577a0 .param/l "i" 1 19 76, +C4<011>;
S_0x560d09be7c60 .scope generate, "CVM_angle_acc[4]" "CVM_angle_acc[4]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09aa0eb0 .param/l "i" 1 19 76, +C4<0100>;
S_0x560d09bec6b0 .scope generate, "CVM_angle_acc[5]" "CVM_angle_acc[5]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09bb9040 .param/l "i" 1 19 76, +C4<0101>;
S_0x560d09c079c0 .scope generate, "CVM_angle_acc[6]" "CVM_angle_acc[6]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09b838a0 .param/l "i" 1 19 76, +C4<0110>;
S_0x560d09c15940 .scope generate, "CVM_angle_acc[7]" "CVM_angle_acc[7]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09c03ee0 .param/l "i" 1 19 76, +C4<0111>;
S_0x560d09c0c440 .scope generate, "CVM_angle_acc[8]" "CVM_angle_acc[8]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09c23f40 .param/l "i" 1 19 76, +C4<01000>;
S_0x560d09c10ec0 .scope generate, "CVM_angle_acc[9]" "CVM_angle_acc[9]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09a6aed0 .param/l "i" 1 19 76, +C4<01001>;
S_0x560d09a60260 .scope generate, "CVM_angle_acc[10]" "CVM_angle_acc[10]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09be86d0 .param/l "i" 1 19 76, +C4<01010>;
S_0x560d09a772d0 .scope generate, "CVM_angle_acc[11]" "CVM_angle_acc[11]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09bffa60 .param/l "i" 1 19 76, +C4<01011>;
S_0x560d09a72920 .scope generate, "CVM_angle_acc[12]" "CVM_angle_acc[12]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09a8b820 .param/l "i" 1 19 76, +C4<01100>;
S_0x560d09a6df70 .scope generate, "CVM_angle_acc[13]" "CVM_angle_acc[13]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09ae0ac0 .param/l "i" 1 19 76, +C4<01101>;
S_0x560d09a695c0 .scope generate, "CVM_angle_acc[14]" "CVM_angle_acc[14]" 19 76, 19 76 0, S_0x560d09bf5b50;
 .timescale -9 -12;
P_0x560d09af1940 .param/l "i" 1 19 76, +C4<01110>;
S_0x560d09a64c10 .scope module, "ip_up" "ip_upscale" 13 78, 9 21 0, S_0x560d09c23a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x560d09a5d4b0 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000010110>;
P_0x560d09a5d4f0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
L_0x774fda3b7570 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560d09a37540_0 .net/2u *"_ivl_0", 5 0, L_0x774fda3b7570;  1 drivers
L_0x774fda3b75b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560d09a35b90_0 .net/2u *"_ivl_4", 5 0, L_0x774fda3b75b8;  1 drivers
v0x560d09a358a0_0 .net "enable", 0 0, v0x560d09c68ab0_0;  alias, 1 drivers
v0x560d09a35940_0 .net "x_in", 15 0, v0x560d09a6adf0_0;  alias, 1 drivers
v0x560d09c1a3a0_0 .net "x_out", 21 0, L_0x560d09cd5720;  alias, 1 drivers
v0x560d09c1a440_0 .net "y_in", 15 0, v0x560d09a66440_0;  alias, 1 drivers
v0x560d09c21b90_0 .net "y_out", 21 0, L_0x560d09cd57c0;  alias, 1 drivers
L_0x560d09cd5720 .concat [ 6 16 0 0], L_0x774fda3b7570, v0x560d09a6adf0_0;
L_0x560d09cd57c0 .concat [ 6 16 0 0], L_0x774fda3b75b8, v0x560d09a66440_0;
S_0x560d09a98850 .scope module, "op_down" "vec_op_downscale" 13 154, 20 22 0, S_0x560d09c23a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /OUTPUT 16 "x_out";
    .port_info 5 /OUTPUT 1 "op_vld";
P_0x560d099032f0 .param/l "CORDIC_WIDTH" 0 20 23, +C4<00000000000000000000000000010110>;
P_0x560d09903330 .param/l "DATA_WIDTH" 0 20 24, +C4<00000000000000000000000000010000>;
v0x560d09c1ee90_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09b3ede0_0 .net "enable", 0 0, v0x560d09a73cb0_0;  alias, 1 drivers
v0x560d09c4a290_0 .var "enable_r", 0 0;
v0x560d09b2e660_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09b2e700_0 .net "op_vld", 0 0, v0x560d09c4a290_0;  alias, 1 drivers
v0x560d09c4a510_0 .var/s "x_downscaled", 15 0;
v0x560d09c4a5b0_0 .net/s "x_in", 21 0, v0x560d09b86e70_0;  alias, 1 drivers
v0x560d09c4ae20_0 .net/s "x_out", 15 0, v0x560d09c4a510_0;  alias, 1 drivers
S_0x560d09a98630 .scope module, "scaling" "vec_scaling" 13 145, 21 21 0, S_0x560d09c23a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 22 "x_in";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 22 "scale_out";
P_0x560d09a419f0 .param/l "CORDIC_WIDTH" 0 21 22, +C4<00000000000000000000000000010110>;
v0x560d09be24f0_0 .net "en", 0 0, v0x560d09a73cb0_0;  alias, 1 drivers
v0x560d09b86e70_0 .var/s "scale_out", 21 0;
v0x560d09b86f30_0 .net/s "x_in", 21 0, L_0x560d09cbd850;  alias, 1 drivers
E_0x560d09b726f0 .event anyedge, v0x560d09a73cb0_0, v0x560d09a74150_0;
S_0x560d099f7e30 .scope generate, "genblk_CRM_microRot[0]" "genblk_CRM_microRot[0]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09b8f7d0 .param/l "i" 1 3 86, +C4<00>;
L_0x774fda3b7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x560d09acbcd0_0 .net *"_ivl_0", 0 0, L_0x774fda3b7018;  1 drivers
v0x560d09ac79c0_0 .net *"_ivl_10", 0 0, L_0x560d09cbbe80;  1 drivers
v0x560d09aa6d80_0 .net *"_ivl_2", 1 0, L_0x560d09cbbb30;  1 drivers
L_0x774fda3b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09aa6e40_0 .net/2u *"_ivl_4", 1 0, L_0x774fda3b7060;  1 drivers
v0x560d09abff80_0 .net *"_ivl_6", 0 0, L_0x560d09cbbc00;  1 drivers
v0x560d09abbc90_0 .net *"_ivl_8", 0 0, L_0x560d09cbbcf0;  1 drivers
v0x560d09ab79a0_0 .net *"_ivl_9", 0 0, L_0x560d09cbbde0;  1 drivers
L_0x560d09cbbb30 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x774fda3b7018;
L_0x560d09cbbc00 .cmp/ne 2, L_0x560d09cbbb30, L_0x774fda3b7060;
L_0x560d09cbbe80 .functor MUXZ 1, L_0x560d09cbbde0, L_0x560d09cbbcf0, L_0x560d09cbbc00, C4<>;
S_0x560d09b97c20 .scope generate, "genblk_CRM_microRot[1]" "genblk_CRM_microRot[1]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09ac0070 .param/l "i" 1 3 86, +C4<01>;
v0x560d09ab36b0_0 .net *"_ivl_0", 0 0, L_0x560d09cbc010;  1 drivers
v0x560d09aaf3c0_0 .net *"_ivl_1", 1 0, L_0x560d09cbc0b0;  1 drivers
L_0x774fda3b70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09aab0d0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b70a8;  1 drivers
v0x560d09aab190_0 .net *"_ivl_5", 0 0, L_0x560d09cbc1d0;  1 drivers
v0x560d09b1a9c0_0 .net *"_ivl_7", 0 0, L_0x560d09cbc340;  1 drivers
v0x560d09b1a0a0_0 .net *"_ivl_8", 0 0, L_0x560d09cbc410;  1 drivers
v0x560d09adc910_0 .net *"_ivl_9", 0 0, L_0x560d09cbc4b0;  1 drivers
L_0x560d09cbc0b0 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cbc010;
L_0x560d09cbc1d0 .cmp/ne 2, L_0x560d09cbc0b0, L_0x774fda3b70a8;
L_0x560d09cbc4b0 .functor MUXZ 1, L_0x560d09cbc410, L_0x560d09cbc340, L_0x560d09cbc1d0, C4<>;
S_0x560d09a49a40 .scope generate, "genblk_CRM_microRot[2]" "genblk_CRM_microRot[2]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09acba00 .param/l "i" 1 3 86, +C4<010>;
v0x560d09ad8600_0 .net *"_ivl_0", 0 0, L_0x560d09cbc640;  1 drivers
v0x560d09ad42f0_0 .net *"_ivl_1", 1 0, L_0x560d09cbc770;  1 drivers
L_0x774fda3b70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09acffe0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b70f0;  1 drivers
v0x560d09ad00a0_0 .net *"_ivl_5", 0 0, L_0x560d09cbc8a0;  1 drivers
v0x560d09adbfd0_0 .net *"_ivl_7", 0 0, L_0x560d09cbc9e0;  1 drivers
v0x560d09ad7cc0_0 .net *"_ivl_8", 0 0, L_0x560d09cbcb10;  1 drivers
v0x560d09ad39b0_0 .net *"_ivl_9", 0 0, L_0x560d09cbcc00;  1 drivers
L_0x560d09cbc770 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cbc640;
L_0x560d09cbc8a0 .cmp/ne 2, L_0x560d09cbc770, L_0x774fda3b70f0;
L_0x560d09cbcc00 .functor MUXZ 1, L_0x560d09cbcb10, L_0x560d09cbc9e0, L_0x560d09cbc8a0, C4<>;
S_0x560d09b2e140 .scope generate, "genblk_CRM_microRot[3]" "genblk_CRM_microRot[3]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09b2e2d0 .param/l "i" 1 3 86, +C4<011>;
v0x560d09acf6a0_0 .net *"_ivl_0", 0 0, L_0x560d09cbcd40;  1 drivers
v0x560d09acb390_0 .net *"_ivl_1", 1 0, L_0x560d09cbcde0;  1 drivers
L_0x774fda3b7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09ac7080_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7138;  1 drivers
v0x560d09ac7140_0 .net *"_ivl_5", 0 0, L_0x560d09cbcf20;  1 drivers
v0x560d09ac2cd0_0 .net *"_ivl_7", 0 0, L_0x560d09cbd060;  1 drivers
v0x560d09abe9e0_0 .net *"_ivl_8", 0 0, L_0x560d09cbd160;  1 drivers
v0x560d09aba6f0_0 .net *"_ivl_9", 0 0, L_0x560d09cbd200;  1 drivers
L_0x560d09cbcde0 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cbcd40;
L_0x560d09cbcf20 .cmp/ne 2, L_0x560d09cbcde0, L_0x774fda3b7138;
L_0x560d09cbd200 .functor MUXZ 1, L_0x560d09cbd160, L_0x560d09cbd060, L_0x560d09cbcf20, C4<>;
S_0x560d09c15f70 .scope generate, "genblk_CRM_microRot[4]" "genblk_CRM_microRot[4]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09c16100 .param/l "i" 1 3 86, +C4<0100>;
v0x560d09ab6400_0 .net *"_ivl_0", 0 0, L_0x560d09cbd340;  1 drivers
v0x560d09ab2110_0 .net *"_ivl_1", 1 0, L_0x560d09cbd4e0;  1 drivers
L_0x774fda3b7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09aade20_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7180;  1 drivers
v0x560d09aadee0_0 .net *"_ivl_5", 0 0, L_0x560d09cbd580;  1 drivers
v0x560d09aa9b30_0 .net *"_ivl_7", 0 0, L_0x560d09cbd6c0;  1 drivers
v0x560d09aa5620_0 .net *"_ivl_8", 0 0, L_0x560d09cbd760;  1 drivers
v0x560d09a809d0_0 .net *"_ivl_9", 0 0, L_0x560d09cbd990;  1 drivers
L_0x560d09cbd4e0 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cbd340;
L_0x560d09cbd580 .cmp/ne 2, L_0x560d09cbd4e0, L_0x774fda3b7180;
L_0x560d09cbd990 .functor MUXZ 1, L_0x560d09cbd760, L_0x560d09cbd6c0, L_0x560d09cbd580, C4<>;
S_0x560d09c114f0 .scope generate, "genblk_CRM_microRot[5]" "genblk_CRM_microRot[5]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09c11680 .param/l "i" 1 3 86, +C4<0101>;
v0x560d09a80020_0 .net *"_ivl_0", 0 0, L_0x560d09cbdb20;  1 drivers
v0x560d09a7f0b0_0 .net *"_ivl_1", 1 0, L_0x560d09cbdbc0;  1 drivers
L_0x774fda3b71c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09a7a000_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b71c8;  1 drivers
v0x560d09a7a0c0_0 .net *"_ivl_5", 0 0, L_0x560d09cbdcb0;  1 drivers
v0x560d09a79bd0_0 .net *"_ivl_7", 0 0, L_0x560d09cbddf0;  1 drivers
v0x560d09a77cb0_0 .net *"_ivl_8", 0 0, L_0x560d09cbdf20;  1 drivers
v0x560d09a3b370_0 .net *"_ivl_9", 0 0, L_0x560d09cbdfc0;  1 drivers
L_0x560d09cbdbc0 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cbdb20;
L_0x560d09cbdcb0 .cmp/ne 2, L_0x560d09cbdbc0, L_0x774fda3b71c8;
L_0x560d09cbdfc0 .functor MUXZ 1, L_0x560d09cbdf20, L_0x560d09cbddf0, L_0x560d09cbdcb0, C4<>;
S_0x560d09c0ca70 .scope generate, "genblk_CRM_microRot[6]" "genblk_CRM_microRot[6]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09ad4020 .param/l "i" 1 3 86, +C4<0110>;
v0x560d099e0a30_0 .net *"_ivl_0", 0 0, L_0x560d09cbe150;  1 drivers
v0x560d099dc720_0 .net *"_ivl_1", 1 0, L_0x560d09cbe290;  1 drivers
L_0x774fda3b7210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d099bb6c0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7210;  1 drivers
v0x560d099bb780_0 .net *"_ivl_5", 0 0, L_0x560d09cbe490;  1 drivers
v0x560d099d4970_0 .net *"_ivl_7", 0 0, L_0x560d09cbe5d0;  1 drivers
v0x560d099d0680_0 .net *"_ivl_8", 0 0, L_0x560d09cbe780;  1 drivers
v0x560d099cc390_0 .net *"_ivl_9", 0 0, L_0x560d09cbe1f0;  1 drivers
L_0x560d09cbe290 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cbe150;
L_0x560d09cbe490 .cmp/ne 2, L_0x560d09cbe290, L_0x774fda3b7210;
L_0x560d09cbe1f0 .functor MUXZ 1, L_0x560d09cbe780, L_0x560d09cbe5d0, L_0x560d09cbe490, C4<>;
S_0x560d09c07ff0 .scope generate, "genblk_CRM_microRot[7]" "genblk_CRM_microRot[7]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09c1c000 .param/l "i" 1 3 86, +C4<0111>;
v0x560d099c80a0_0 .net *"_ivl_0", 0 0, L_0x560d09cbe9f0;  1 drivers
v0x560d099c3d00_0 .net *"_ivl_1", 1 0, L_0x560d09cbea90;  1 drivers
L_0x774fda3b7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d099bfa10_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7258;  1 drivers
v0x560d099bfad0_0 .net *"_ivl_5", 0 0, L_0x560d09cbeb80;  1 drivers
v0x560d09a2f530_0 .net *"_ivl_7", 0 0, L_0x560d09cbec70;  1 drivers
v0x560d09a2ec10_0 .net *"_ivl_8", 0 0, L_0x560d09cbedd0;  1 drivers
v0x560d099f1670_0 .net *"_ivl_9", 0 0, L_0x560d09cbee70;  1 drivers
L_0x560d09cbea90 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cbe9f0;
L_0x560d09cbeb80 .cmp/ne 2, L_0x560d09cbea90, L_0x774fda3b7258;
L_0x560d09cbee70 .functor MUXZ 1, L_0x560d09cbedd0, L_0x560d09cbec70, L_0x560d09cbeb80, C4<>;
S_0x560d09bff2f0 .scope generate, "genblk_CRM_microRot[8]" "genblk_CRM_microRot[8]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09bff480 .param/l "i" 1 3 86, +C4<01000>;
v0x560d099ed360_0 .net *"_ivl_0", 0 0, L_0x560d09cbf000;  1 drivers
v0x560d099e9050_0 .net *"_ivl_1", 1 0, L_0x560d09cbf280;  1 drivers
L_0x774fda3b72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d099e4d40_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b72a0;  1 drivers
v0x560d099e4e00_0 .net *"_ivl_5", 0 0, L_0x560d09cbf370;  1 drivers
v0x560d099f0d30_0 .net *"_ivl_7", 0 0, L_0x560d09cbf4b0;  1 drivers
v0x560d099eca20_0 .net *"_ivl_8", 0 0, L_0x560d09cbf550;  1 drivers
v0x560d099e8710_0 .net *"_ivl_9", 0 0, L_0x560d09cbf6d0;  1 drivers
L_0x560d09cbf280 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cbf000;
L_0x560d09cbf370 .cmp/ne 2, L_0x560d09cbf280, L_0x774fda3b72a0;
L_0x560d09cbf6d0 .functor MUXZ 1, L_0x560d09cbf550, L_0x560d09cbf4b0, L_0x560d09cbf370, C4<>;
S_0x560d09bf1400 .scope generate, "genblk_CRM_microRot[9]" "genblk_CRM_microRot[9]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09bf15b0 .param/l "i" 1 3 86, +C4<01001>;
v0x560d099e4400_0 .net *"_ivl_0", 0 0, L_0x560d09cbf890;  1 drivers
v0x560d099e00f0_0 .net *"_ivl_1", 1 0, L_0x560d09cbf930;  1 drivers
L_0x774fda3b72e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d099dbde0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b72e8;  1 drivers
v0x560d099dbea0_0 .net *"_ivl_5", 0 0, L_0x560d09cbfa20;  1 drivers
v0x560d099d76c0_0 .net *"_ivl_7", 0 0, L_0x560d09cbfb60;  1 drivers
v0x560d099d33d0_0 .net *"_ivl_8", 0 0, L_0x560d09cbfcf0;  1 drivers
v0x560d099cf0e0_0 .net *"_ivl_9", 0 0, L_0x560d09cbfd90;  1 drivers
L_0x560d09cbf930 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cbf890;
L_0x560d09cbfa20 .cmp/ne 2, L_0x560d09cbf930, L_0x774fda3b72e8;
L_0x560d09cbfd90 .functor MUXZ 1, L_0x560d09cbfcf0, L_0x560d09cbfb60, L_0x560d09cbfa20, C4<>;
S_0x560d09bec910 .scope generate, "genblk_CRM_microRot[10]" "genblk_CRM_microRot[10]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09becaa0 .param/l "i" 1 3 86, +C4<01010>;
v0x560d099cadf0_0 .net *"_ivl_0", 0 0, L_0x560d09cbff50;  1 drivers
v0x560d099c6a50_0 .net *"_ivl_1", 1 0, L_0x560d09cc00f0;  1 drivers
L_0x774fda3b7330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d099c2760_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7330;  1 drivers
v0x560d099c2820_0 .net *"_ivl_5", 0 0, L_0x560d09cc01e0;  1 drivers
v0x560d09b2ece0_0 .net *"_ivl_7", 0 0, L_0x560d09cc0320;  1 drivers
v0x560d09c27ab0_0 .net *"_ivl_8", 0 0, L_0x560d09cc03c0;  1 drivers
v0x560d09b60fa0_0 .net *"_ivl_9", 0 0, L_0x560d09cc0570;  1 drivers
L_0x560d09cc00f0 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cbff50;
L_0x560d09cc01e0 .cmp/ne 2, L_0x560d09cc00f0, L_0x774fda3b7330;
L_0x560d09cc0570 .functor MUXZ 1, L_0x560d09cc03c0, L_0x560d09cc0320, L_0x560d09cc01e0, C4<>;
S_0x560d09be7ec0 .scope generate, "genblk_CRM_microRot[11]" "genblk_CRM_microRot[11]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09be8070 .param/l "i" 1 3 86, +C4<01011>;
v0x560d09bdc640_0 .net *"_ivl_0", 0 0, L_0x560d09cc0730;  1 drivers
v0x560d09b93640_0 .net *"_ivl_1", 1 0, L_0x560d09cc07d0;  1 drivers
L_0x774fda3b7378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09b20aa0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7378;  1 drivers
v0x560d09b20b60_0 .net *"_ivl_5", 0 0, L_0x560d09cc08c0;  1 drivers
v0x560d09a7fe20_0 .net *"_ivl_7", 0 0, L_0x560d09cc0a00;  1 drivers
v0x560d09a53310_0 .net *"_ivl_8", 0 0, L_0x560d09cc0bc0;  1 drivers
v0x560d09a4e990_0 .net *"_ivl_9", 0 0, L_0x560d09cc0c60;  1 drivers
L_0x560d09cc07d0 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cc0730;
L_0x560d09cc08c0 .cmp/ne 2, L_0x560d09cc07d0, L_0x774fda3b7378;
L_0x560d09cc0c60 .functor MUXZ 1, L_0x560d09cc0bc0, L_0x560d09cc0a00, L_0x560d09cc08c0, C4<>;
S_0x560d09aa6950 .scope generate, "genblk_CRM_microRot[12]" "genblk_CRM_microRot[12]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09aa6ae0 .param/l "i" 1 3 86, +C4<01100>;
v0x560d09a4a010_0 .net *"_ivl_0", 0 0, L_0x560d09cc0e20;  1 drivers
v0x560d09a45690_0 .net *"_ivl_1", 1 0, L_0x560d09cc0aa0;  1 drivers
L_0x774fda3b73c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09a35610_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b73c0;  1 drivers
v0x560d09a356d0_0 .net *"_ivl_5", 0 0, L_0x560d09cc0ff0;  1 drivers
v0x560d09b17470_0 .net *"_ivl_7", 0 0, L_0x560d09cc1130;  1 drivers
v0x560d09a2bfe0_0 .net *"_ivl_8", 0 0, L_0x560d09cc11d0;  1 drivers
v0x560d09c20140_0 .net *"_ivl_9", 0 0, L_0x560d09cc15c0;  1 drivers
L_0x560d09cc0aa0 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cc0e20;
L_0x560d09cc0ff0 .cmp/ne 2, L_0x560d09cc0aa0, L_0x774fda3b73c0;
L_0x560d09cc15c0 .functor MUXZ 1, L_0x560d09cc11d0, L_0x560d09cc1130, L_0x560d09cc0ff0, C4<>;
S_0x560d09a77860 .scope generate, "genblk_CRM_microRot[13]" "genblk_CRM_microRot[13]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09a77a10 .param/l "i" 1 3 86, +C4<01101>;
v0x560d09bded70_0 .net *"_ivl_0", 0 0, L_0x560d09cc1750;  1 drivers
v0x560d09a37cc0_0 .net *"_ivl_1", 1 0, L_0x560d09cc17f0;  1 drivers
L_0x774fda3b7408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09c163c0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7408;  1 drivers
v0x560d09c16480_0 .net *"_ivl_5", 0 0, L_0x560d09cc18e0;  1 drivers
v0x560d09c04300_0 .net *"_ivl_7", 0 0, L_0x560d09cc1a20;  1 drivers
v0x560d09c08d20_0 .net *"_ivl_8", 0 0, L_0x560d09cc1c10;  1 drivers
v0x560d09c08e00_0 .net *"_ivl_9", 0 0, L_0x560d09cc1cb0;  1 drivers
L_0x560d09cc17f0 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cc1750;
L_0x560d09cc18e0 .cmp/ne 2, L_0x560d09cc17f0, L_0x774fda3b7408;
L_0x560d09cc1cb0 .functor MUXZ 1, L_0x560d09cc1c10, L_0x560d09cc1a20, L_0x560d09cc18e0, C4<>;
S_0x560d09a72eb0 .scope generate, "genblk_CRM_microRot[14]" "genblk_CRM_microRot[14]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09bdee90 .param/l "i" 1 3 86, +C4<01110>;
v0x560d09c0d7a0_0 .net *"_ivl_0", 0 0, L_0x560d09cc1e70;  1 drivers
v0x560d09c0d880_0 .net *"_ivl_1", 1 0, L_0x560d09cc2070;  1 drivers
L_0x774fda3b7450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09b60590_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7450;  1 drivers
v0x560d09b60630_0 .net *"_ivl_5", 0 0, L_0x560d09cc2370;  1 drivers
v0x560d09a6f230_0 .net *"_ivl_7", 0 0, L_0x560d09cc24b0;  1 drivers
v0x560d09a6a880_0 .net *"_ivl_8", 0 0, L_0x560d09cc2760;  1 drivers
v0x560d09a6a960_0 .net *"_ivl_9", 0 0, L_0x560d09cc2970;  1 drivers
L_0x560d09cc2070 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cc1e70;
L_0x560d09cc2370 .cmp/ne 2, L_0x560d09cc2070, L_0x774fda3b7450;
L_0x560d09cc2970 .functor MUXZ 1, L_0x560d09cc2760, L_0x560d09cc24b0, L_0x560d09cc2370, C4<>;
S_0x560d09a6e500 .scope generate, "genblk_CRM_microRot[15]" "genblk_CRM_microRot[15]" 3 86, 3 86 0, S_0x560d09bfe3a0;
 .timescale -9 -12;
P_0x560d09ac7aa0 .param/l "i" 1 3 86, +C4<01111>;
v0x560d09a65ed0_0 .net *"_ivl_0", 0 0, L_0x560d09cc3050;  1 drivers
v0x560d09a61520_0 .net *"_ivl_1", 1 0, L_0x560d09cc3270;  1 drivers
L_0x774fda3b7498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09a61600_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7498;  1 drivers
v0x560d09a5cbd0_0 .net *"_ivl_5", 0 0, L_0x560d09cc3360;  1 drivers
v0x560d09a5cc90_0 .net *"_ivl_7", 0 0, L_0x560d09cc34a0;  1 drivers
v0x560d09ac2ec0_0 .net *"_ivl_8", 0 0, L_0x560d09cc3540;  1 drivers
v0x560d09ac2fa0_0 .net *"_ivl_9", 0 0, L_0x560d09cc3770;  1 drivers
L_0x560d09cc3270 .concat [ 1 1 0 0], v0x560d09c67a70_0, L_0x560d09cc3050;
L_0x560d09cc3360 .cmp/ne 2, L_0x560d09cc3270, L_0x774fda3b7498;
L_0x560d09cc3770 .functor MUXZ 1, L_0x560d09cc3540, L_0x560d09cc34a0, L_0x560d09cc3360, C4<>;
S_0x560d09a58010 .scope module, "CORDIC2_Rotation_Mode" "CORDIC_Rotation_top" 2 315, 4 21 0, S_0x560d09b7e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "x_in";
    .port_info 5 /INPUT 16 "y_in";
    .port_info 6 /INPUT 16 "angle_in";
    .port_info 7 /INPUT 16 "microRot_dir_in";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 1 "output_valid_o";
P_0x560d09be82e0 .param/l "ANGLE_WIDTH" 0 4 24, +C4<00000000000000000000000000010000>;
P_0x560d09be8320 .param/l "CORDIC_STAGES" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x560d09be8360 .param/l "CORDIC_WIDTH" 0 4 23, +C4<00000000000000000000000000010110>;
P_0x560d09be83a0 .param/l "DATA_WIDTH" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x560d09cef910 .functor BUFZ 22, L_0x560d09ceda90, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x560d09cf4670 .functor BUFZ 22, L_0x560d09cedbd0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x560d09cf46e0 .functor BUFZ 1, v0x560d09c68220_0, C4<0>, C4<0>, C4<0>;
L_0x560d09cf6100 .functor BUFZ 16, v0x560d09c64a10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560d09cf61f0 .functor BUFZ 16, v0x560d09c64c90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560d09cf62b0 .functor BUFZ 1, v0x560d09c647b0_0, C4<0>, C4<0>, C4<0>;
v0x560d09c65900_0 .net *"_ivl_143", 21 0, L_0x560d09cef910;  1 drivers
v0x560d09c65a00_0 .net *"_ivl_147", 21 0, L_0x560d09cf4670;  1 drivers
v0x560d09c65ae0_0 .net *"_ivl_151", 0 0, L_0x560d09cf46e0;  1 drivers
v0x560d09c65ba0_0 .net/s "angle", 15 0, v0x560d09bff810_0;  1 drivers
v0x560d09c65cb0_0 .net/s "angle_in", 15 0, v0x560d09c68070_0;  1 drivers
v0x560d09c65dc0_0 .net "angle_microRot_n", 0 0, v0x560d09c68180_0;  1 drivers
v0x560d09c65eb0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c65f50_0 .net "downscale_vld", 0 0, v0x560d09c647b0_0;  1 drivers
v0x560d09c65ff0_0 .net "enable", 15 0, L_0x560d09cf5230;  1 drivers
v0x560d09c66090_0 .net "enable_in", 0 0, v0x560d09c68220_0;  1 drivers
v0x560d09c66130_0 .net "microRot_dir", 15 0, L_0x560d09cf3910;  1 drivers
v0x560d09c661d0_0 .net "microRot_dir_in", 15 0, v0x560d09c68350_0;  1 drivers
v0x560d09c66270_0 .net "micro_rot_quadChk_out", 15 0, L_0x560d09ced9d0;  1 drivers
v0x560d09c66310_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c663b0_0 .net "output_valid_o", 0 0, L_0x560d09cf62b0;  alias, 1 drivers
v0x560d09c66450_0 .net "quad_in", 1 0, v0x560d09c684b0_0;  1 drivers
v0x560d09c664f0_0 .net "rot_LastStage_opvld", 0 0, v0x560d09c55f10_0;  1 drivers
v0x560d09c66590_0 .net "rot_active_o", 0 0, v0x560d09c551d0_0;  1 drivers
v0x560d09c66630_0 .net/s "rot_lastStage_xout", 21 0, v0x560d09c56100_0;  1 drivers
v0x560d09c66720_0 .net/s "rot_lastStage_yout", 21 0, v0x560d09c562c0_0;  1 drivers
v0x560d09c66810_0 .net "rot_stage_xin", 351 0, L_0x560d09cf4a80;  1 drivers
v0x560d09c668b0_0 .net "rot_stage_yin", 351 0, L_0x560d09cf4d30;  1 drivers
v0x560d09c66990_0 .net/s "x_downscale", 15 0, v0x560d09c64a10_0;  1 drivers
v0x560d09c66a50_0 .net/s "x_in", 15 0, v0x560d09c685a0_0;  1 drivers
v0x560d09c66af0_0 .net/s "x_out", 15 0, L_0x560d09cf6100;  alias, 1 drivers
v0x560d09c66bb0_0 .net/s "x_quadChk_out", 15 0, v0x560d09a60d40_0;  1 drivers
v0x560d09c66cc0_0 .net/s "x_scaled_out", 21 0, v0x560d09c655b0_0;  1 drivers
v0x560d09c66dd0_0 .net/s "x_upscaled", 21 0, L_0x560d09ceda90;  1 drivers
v0x560d09c66e90_0 .net/s "y_downscale", 15 0, v0x560d09c64c90_0;  1 drivers
v0x560d09c66f30_0 .net/s "y_in", 15 0, v0x560d09c68770_0;  1 drivers
v0x560d09c67000_0 .net/s "y_out", 15 0, L_0x560d09cf61f0;  alias, 1 drivers
v0x560d09c670c0_0 .net/s "y_quadChk_out", 15 0, v0x560d099cc000_0;  1 drivers
v0x560d09c671d0_0 .net/s "y_scaled_out", 21 0, v0x560d09c65780_0;  1 drivers
v0x560d09c674f0_0 .net/s "y_upscaled", 21 0, L_0x560d09cedbd0;  1 drivers
L_0x560d09ce8ef0 .part L_0x560d09cf5230, 1, 1;
L_0x560d09ce8f90 .part L_0x560d09cf4a80, 22, 22;
L_0x560d09ce9030 .part L_0x560d09cf4d30, 22, 22;
L_0x560d09ce90d0 .part L_0x560d09cf3910, 1, 1;
L_0x560d09ce91c0 .part L_0x560d09cf5230, 2, 1;
L_0x560d09ce92b0 .part L_0x560d09cf4a80, 44, 22;
L_0x560d09ce93a0 .part L_0x560d09cf4d30, 44, 22;
L_0x560d09ce9490 .part L_0x560d09cf3910, 2, 1;
L_0x560d09ce9580 .part L_0x560d09cf5230, 3, 1;
L_0x560d09ce9620 .part L_0x560d09cf4a80, 66, 22;
L_0x560d09ce9720 .part L_0x560d09cf4d30, 66, 22;
L_0x560d09ce97c0 .part L_0x560d09cf3910, 3, 1;
L_0x560d09ce9960 .part L_0x560d09cf5230, 4, 1;
L_0x560d09ce9a90 .part L_0x560d09cf4a80, 88, 22;
L_0x560d09ce9c40 .part L_0x560d09cf4d30, 88, 22;
L_0x560d09ce9d70 .part L_0x560d09cf3910, 4, 1;
L_0x560d09ce9ea0 .part L_0x560d09cf5230, 5, 1;
L_0x560d09ce9f40 .part L_0x560d09cf4a80, 110, 22;
L_0x560d09cea080 .part L_0x560d09cf4d30, 110, 22;
L_0x560d09cea120 .part L_0x560d09cf3910, 5, 1;
L_0x560d09ce9fe0 .part L_0x560d09cf5230, 6, 1;
L_0x560d09cea270 .part L_0x560d09cf4a80, 132, 22;
L_0x560d09cea3d0 .part L_0x560d09cf4d30, 132, 22;
L_0x560d09cea470 .part L_0x560d09cf3910, 6, 1;
L_0x560d09cea5e0 .part L_0x560d09cf5230, 7, 1;
L_0x560d09cea6b0 .part L_0x560d09cf4a80, 154, 22;
L_0x560d09cea860 .part L_0x560d09cf4d30, 154, 22;
L_0x560d09cea930 .part L_0x560d09cf3910, 7, 1;
L_0x560d09ceaaf0 .part L_0x560d09cf5230, 8, 1;
L_0x560d09ceabc0 .part L_0x560d09cf4a80, 176, 22;
L_0x560d09cead90 .part L_0x560d09cf4d30, 176, 22;
L_0x560d09ceae60 .part L_0x560d09cf3910, 8, 1;
L_0x560d09ceb040 .part L_0x560d09cf5230, 9, 1;
L_0x560d09ceb110 .part L_0x560d09cf4a80, 198, 22;
L_0x560d09ceb300 .part L_0x560d09cf4d30, 198, 22;
L_0x560d09ceb3d0 .part L_0x560d09cf3910, 9, 1;
L_0x560d09ceb1e0 .part L_0x560d09cf5230, 10, 1;
L_0x560d09ceb5d0 .part L_0x560d09cf4a80, 220, 22;
L_0x560d09ceb7b0 .part L_0x560d09cf4d30, 220, 22;
L_0x560d09ceb880 .part L_0x560d09cf3910, 10, 1;
L_0x560d09ceb670 .part L_0x560d09cf5230, 11, 1;
L_0x560d09cebaa0 .part L_0x560d09cf4a80, 242, 22;
L_0x560d09cebca0 .part L_0x560d09cf4d30, 242, 22;
L_0x560d09cebd40 .part L_0x560d09cf3910, 11, 1;
L_0x560d09cebf80 .part L_0x560d09cf5230, 12, 1;
L_0x560d09cec050 .part L_0x560d09cf4a80, 264, 22;
L_0x560d09cec2a0 .part L_0x560d09cf4d30, 264, 22;
L_0x560d09cec370 .part L_0x560d09cf3910, 12, 1;
L_0x560d09cec5d0 .part L_0x560d09cf5230, 13, 1;
L_0x560d09cec6a0 .part L_0x560d09cf4a80, 286, 22;
L_0x560d09cec910 .part L_0x560d09cf4d30, 286, 22;
L_0x560d09cec9e0 .part L_0x560d09cf3910, 13, 1;
L_0x560d09cecc60 .part L_0x560d09cf5230, 14, 1;
L_0x560d09cecd30 .part L_0x560d09cf4a80, 308, 22;
L_0x560d09cecf90 .part L_0x560d09cf4d30, 308, 22;
L_0x560d09ced060 .part L_0x560d09cf3910, 14, 1;
L_0x560d09cf4750 .part L_0x560d09cf5230, 0, 1;
L_0x560d09cf47f0 .part L_0x560d09cf4a80, 0, 22;
L_0x560d09ced130 .part L_0x560d09cf4d30, 0, 22;
L_0x560d09ced1d0 .part L_0x560d09cf3910, 0, 1;
LS_0x560d09cf4a80_0_0 .concat8 [ 22 22 22 22], L_0x560d09cef910, v0x560d09c55370_0, v0x560d09abb900_0, v0x560d099bf720_0;
LS_0x560d09cf4a80_0_4 .concat8 [ 22 22 22 22], v0x560d09ac3660_0, v0x560d09b8bb20_0, v0x560d09ad0840_0, v0x560d099e55a0_0;
LS_0x560d09cf4a80_0_8 .concat8 [ 22 22 22 22], v0x560d09a5c300_0, v0x560d09871c60_0, v0x560d097bbac0_0, v0x560d097d6fb0_0;
LS_0x560d09cf4a80_0_12 .concat8 [ 22 22 22 22], v0x560d0982e400_0, v0x560d09836c30_0, v0x560d09c53e80_0, v0x560d09c54940_0;
L_0x560d09cf4a80 .concat8 [ 88 88 88 88], LS_0x560d09cf4a80_0_0, LS_0x560d09cf4a80_0_4, LS_0x560d09cf4a80_0_8, LS_0x560d09cf4a80_0_12;
LS_0x560d09cf4d30_0_0 .concat8 [ 22 22 22 22], L_0x560d09cf4670, v0x560d09c55530_0, v0x560d09abfb10_0, v0x560d09a3c390_0;
LS_0x560d09cf4d30_0_4 .concat8 [ 22 22 22 22], v0x560d099d82e0_0, v0x560d09b875f0_0, v0x560d09acc450_0, v0x560d099e11b0_0;
LS_0x560d09cf4d30_0_8 .concat8 [ 22 22 22 22], v0x560d09be3510_0, v0x560d09871e20_0, v0x560d097c1710_0, v0x560d097d7170_0;
LS_0x560d09cf4d30_0_12 .concat8 [ 22 22 22 22], v0x560d0982e5c0_0, v0x560d0983aec0_0, v0x560d09c53fc0_0, v0x560d09c54a80_0;
L_0x560d09cf4d30 .concat8 [ 88 88 88 88], LS_0x560d09cf4d30_0_0, LS_0x560d09cf4d30_0_4, LS_0x560d09cf4d30_0_8, LS_0x560d09cf4d30_0_12;
LS_0x560d09cf5230_0_0 .concat8 [ 1 1 1 1], L_0x560d09cf46e0, v0x560d09c54f80_0, v0x560d09ab7530_0, v0x560d09aaad00_0;
LS_0x560d09cf5230_0_4 .concat8 [ 1 1 1 1], v0x560d09b7e4a0_0, v0x560d09b7edb0_0, v0x560d09ad4a70_0, v0x560d099e97d0_0;
LS_0x560d09cf5230_0_8 .concat8 [ 1 1 1 1], v0x560d099e13b0_0, v0x560d09850090_0, v0x560d097ad210_0, v0x560d097e5200_0;
LS_0x560d09cf5230_0_12 .concat8 [ 1 1 1 1], v0x560d098119e0_0, v0x560d098368b0_0, v0x560d09786750_0, v0x560d09c546c0_0;
L_0x560d09cf5230 .concat8 [ 4 4 4 4], LS_0x560d09cf5230_0_0, LS_0x560d09cf5230_0_4, LS_0x560d09cf5230_0_8, LS_0x560d09cf5230_0_12;
L_0x560d09cf5750 .part L_0x560d09cf5230, 15, 1;
L_0x560d09cf5a30 .part L_0x560d09cf4a80, 330, 22;
L_0x560d09cf5b00 .part L_0x560d09cf4d30, 330, 22;
L_0x560d09cf5df0 .part L_0x560d09cf3910, 15, 1;
S_0x560d09bf1780 .scope module, "Quad" "quad_chk" 4 71, 5 21 0, S_0x560d09a58010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "y_in";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 1 "angle_microRot_n";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 16 "angle_out";
    .port_info 12 /OUTPUT 16 "micro_rot_out";
P_0x560d09b722e0 .param/l "ANGLE_WIDTH" 0 5 23, +C4<00000000000000000000000000010000>;
P_0x560d09b72320 .param/l "CORDIC_STAGES" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x560d09b72360 .param/l "DATA_WIDTH" 0 5 22, +C4<00000000000000000000000000010000>;
L_0x560d09ce98f0 .functor XOR 1, L_0x560d09ced470, L_0x560d09ced540, C4<0>, C4<0>;
L_0x560d09ced9d0 .functor XOR 16, L_0x560d09ced890, v0x560d09c68350_0, C4<0000000000000000>, C4<0000000000000000>;
v0x560d09bece60_0 .net *"_ivl_1", 1 0, L_0x560d09ced300;  1 drivers
v0x560d09bf61d0_0 .net *"_ivl_10", 1 0, L_0x560d09ced670;  1 drivers
v0x560d09bf62b0_0 .net *"_ivl_15", 0 0, L_0x560d09ced7f0;  1 drivers
v0x560d09bf6370_0 .net *"_ivl_16", 15 0, L_0x560d09ced890;  1 drivers
v0x560d09bfac20_0 .net *"_ivl_3", 0 0, L_0x560d09ced3d0;  1 drivers
v0x560d09bfad50_0 .net *"_ivl_5", 0 0, L_0x560d09ced470;  1 drivers
v0x560d09be3810_0 .net *"_ivl_7", 0 0, L_0x560d09ced540;  1 drivers
v0x560d09be38f0_0 .net *"_ivl_8", 0 0, L_0x560d09ce98f0;  1 drivers
v0x560d09bff670_0 .net/s "angle_in", 15 0, v0x560d09c68070_0;  alias, 1 drivers
v0x560d09bff750_0 .net "angle_microRot_n", 0 0, v0x560d09c68180_0;  alias, 1 drivers
v0x560d09bff810_0 .var/s "angle_out", 15 0;
v0x560d09c1ad30_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c1add0_0 .net "enable", 0 0, v0x560d09c68220_0;  alias, 1 drivers
v0x560d09c1ae70_0 .net "micro_rot_in", 15 0, v0x560d09c68350_0;  alias, 1 drivers
v0x560d09c083a0_0 .net "micro_rot_out", 15 0, L_0x560d09ced9d0;  alias, 1 drivers
v0x560d09c08460_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c08500_0 .net "quad", 1 0, L_0x560d09ced710;  1 drivers
v0x560d09a733b0_0 .net "quad_in", 1 0, v0x560d09c684b0_0;  alias, 1 drivers
v0x560d09a60ba0_0 .var "quad_r", 14 0;
v0x560d09a60c60_0 .net/s "x_in", 15 0, v0x560d09c685a0_0;  alias, 1 drivers
v0x560d09a60d40_0 .var/s "x_out", 15 0;
v0x560d099cbf20_0 .net/s "y_in", 15 0, v0x560d09c68770_0;  alias, 1 drivers
v0x560d099cc000_0 .var/s "y_out", 15 0;
E_0x560d09ba9540/0 .event anyedge, v0x560d09c1add0_0, v0x560d09c08500_0, v0x560d09a60c60_0, v0x560d099cbf20_0;
E_0x560d09ba9540/1 .event anyedge, v0x560d09bff670_0;
E_0x560d09ba9540 .event/or E_0x560d09ba9540/0, E_0x560d09ba9540/1;
L_0x560d09ced300 .part v0x560d09c68070_0, 14, 2;
L_0x560d09ced3d0 .part v0x560d09c684b0_0, 1, 1;
L_0x560d09ced470 .part v0x560d09c684b0_0, 1, 1;
L_0x560d09ced540 .part v0x560d09c684b0_0, 0, 1;
L_0x560d09ced670 .concat [ 1 1 0 0], L_0x560d09ce98f0, L_0x560d09ced3d0;
L_0x560d09ced710 .functor MUXZ 2, L_0x560d09ced670, L_0x560d09ced300, v0x560d09c68180_0, C4<>;
L_0x560d09ced7f0 .part L_0x560d09ced710, 0, 1;
L_0x560d09ced890 .concat [ 1 15 0 0], L_0x560d09ced7f0, v0x560d09a60ba0_0;
S_0x560d099d0210 .scope generate, "Rot_Stage[1]" "Rot_Stage[1]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d099d03e0 .param/l "i" 1 4 136, +C4<01>;
S_0x560d099d4500 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d099d0210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09b3eeb0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09b3eef0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000001>;
v0x560d09a49df0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09a49eb0_0 .net "enable", 0 0, L_0x560d09ce8ef0;  1 drivers
v0x560d09ab7530_0 .var "enable_next", 0 0;
v0x560d09ab75d0_0 .net "microRot_dir_in", 0 0, L_0x560d09ce90d0;  1 drivers
v0x560d09ab7690_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09abb820_0 .net/s "x_in", 21 0, L_0x560d09ce8f90;  1 drivers
v0x560d09abb900_0 .var/s "x_out", 21 0;
v0x560d09abb9e0_0 .net/s "y_in", 21 0, L_0x560d09ce9030;  1 drivers
v0x560d09abfb10_0 .var/s "y_out", 21 0;
S_0x560d09bf1100 .scope generate, "Rot_Stage[2]" "Rot_Stage[2]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d09bf12b0 .param/l "i" 1 4 136, +C4<010>;
S_0x560d09a81370 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09bf1100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c20220 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09c20260 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000010>;
v0x560d09c1aab0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c1ab70_0 .net "enable", 0 0, L_0x560d09ce91c0;  1 drivers
v0x560d09aaad00_0 .var "enable_next", 0 0;
v0x560d09aaada0_0 .net "microRot_dir_in", 0 0, L_0x560d09ce9490;  1 drivers
v0x560d09aaae60_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d099bf640_0 .net/s "x_in", 21 0, L_0x560d09ce92b0;  1 drivers
v0x560d099bf720_0 .var/s "x_out", 21 0;
v0x560d099bf800_0 .net/s "y_in", 21 0, L_0x560d09ce93a0;  1 drivers
v0x560d09a3c390_0 .var/s "y_out", 21 0;
S_0x560d09a6e890 .scope generate, "Rot_Stage[3]" "Rot_Stage[3]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d09a6ea20 .param/l "i" 1 4 136, +C4<011>;
S_0x560d09a69ee0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09a6e890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09b8a910 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09b8a950 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000011>;
v0x560d09c1f870_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c1f930_0 .net "enable", 0 0, L_0x560d09ce9580;  1 drivers
v0x560d09b7e4a0_0 .var "enable_next", 0 0;
v0x560d09b7e560_0 .net "microRot_dir_in", 0 0, L_0x560d09ce97c0;  1 drivers
v0x560d09b7e620_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09ac3580_0 .net/s "x_in", 21 0, L_0x560d09ce9620;  1 drivers
v0x560d09ac3660_0 .var/s "x_out", 21 0;
v0x560d09ac3740_0 .net/s "y_in", 21 0, L_0x560d09ce9720;  1 drivers
v0x560d099d82e0_0 .var/s "y_out", 21 0;
S_0x560d09c0cdd0 .scope generate, "Rot_Stage[4]" "Rot_Stage[4]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d09c0cf80 .param/l "i" 1 4 136, +C4<0100>;
S_0x560d09a65500 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c0cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09a45bc0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09a45c00 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000100>;
v0x560d09b83280_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09b83320_0 .net "enable", 0 0, L_0x560d09ce9960;  1 drivers
v0x560d09b7edb0_0 .var "enable_next", 0 0;
v0x560d09b7ee50_0 .net "microRot_dir_in", 0 0, L_0x560d09ce9d70;  1 drivers
v0x560d09b7ef10_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09b8ba40_0 .net/s "x_in", 21 0, L_0x560d09ce9a90;  1 drivers
v0x560d09b8bb20_0 .var/s "x_out", 21 0;
v0x560d09b8bc00_0 .net/s "y_in", 21 0, L_0x560d09ce9c40;  1 drivers
v0x560d09b875f0_0 .var/s "y_out", 21 0;
S_0x560d09ac8140 .scope generate, "Rot_Stage[5]" "Rot_Stage[5]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d09ac82f0 .param/l "i" 1 4 136, +C4<0101>;
S_0x560d09ac3e90 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09ac8140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09ac4070 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09ac40b0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000101>;
v0x560d09ad8e60_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09ad8f00_0 .net "enable", 0 0, L_0x560d09ce9ea0;  1 drivers
v0x560d09ad4a70_0 .var "enable_next", 0 0;
v0x560d09ad4b10_0 .net "microRot_dir_in", 0 0, L_0x560d09cea120;  1 drivers
v0x560d09ad4bd0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09ad0760_0 .net/s "x_in", 21 0, L_0x560d09ce9f40;  1 drivers
v0x560d09ad0840_0 .var/s "x_out", 21 0;
v0x560d09ad0920_0 .net/s "y_in", 21 0, L_0x560d09cea080;  1 drivers
v0x560d09acc450_0 .var/s "y_out", 21 0;
S_0x560d099dcea0 .scope generate, "Rot_Stage[6]" "Rot_Stage[6]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d099dd050 .param/l "i" 1 4 136, +C4<0110>;
S_0x560d099d8bf0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d099dcea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09ad8fa0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09ad8fe0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000110>;
v0x560d099edbc0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d099edc60_0 .net "enable", 0 0, L_0x560d09ce9fe0;  1 drivers
v0x560d099e97d0_0 .var "enable_next", 0 0;
v0x560d099e9870_0 .net "microRot_dir_in", 0 0, L_0x560d09cea470;  1 drivers
v0x560d099e9930_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d099e54c0_0 .net/s "x_in", 21 0, L_0x560d09cea270;  1 drivers
v0x560d099e55a0_0 .var/s "x_out", 21 0;
v0x560d099e5680_0 .net/s "y_in", 21 0, L_0x560d09cea3d0;  1 drivers
v0x560d099e11b0_0 .var/s "y_out", 21 0;
S_0x560d099c7b90 .scope generate, "Rot_Stage[7]" "Rot_Stage[7]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d099c7d40 .param/l "i" 1 4 136, +C4<0111>;
S_0x560d09ab31a0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d099c7b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d099edd00 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d099edd40 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000111>;
v0x560d09c03940_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c039e0_0 .net "enable", 0 0, L_0x560d09cea5e0;  1 drivers
v0x560d099e13b0_0 .var "enable_next", 0 0;
v0x560d09c03aa0_0 .net "microRot_dir_in", 0 0, L_0x560d09cea930;  1 drivers
v0x560d09a5c130_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09a5c220_0 .net/s "x_in", 21 0, L_0x560d09cea6b0;  1 drivers
v0x560d09a5c300_0 .var/s "x_out", 21 0;
v0x560d09be3430_0 .net/s "y_in", 21 0, L_0x560d09cea860;  1 drivers
v0x560d09be3510_0 .var/s "y_out", 21 0;
S_0x560d09798ae0 .scope generate, "Rot_Stage[8]" "Rot_Stage[8]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d099d8510 .param/l "i" 1 4 136, +C4<01000>;
S_0x560d0974b490 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09798ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d0974b670 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d0974b6b0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001000>;
v0x560d0984ff10_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d0984ffd0_0 .net "enable", 0 0, L_0x560d09ceaaf0;  1 drivers
v0x560d09850090_0 .var "enable_next", 0 0;
v0x560d09850130_0 .net "microRot_dir_in", 0 0, L_0x560d09ceae60;  1 drivers
v0x560d098501f0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d098502e0_0 .net/s "x_in", 21 0, L_0x560d09ceabc0;  1 drivers
v0x560d09871c60_0 .var/s "x_out", 21 0;
v0x560d09871d40_0 .net/s "y_in", 21 0, L_0x560d09cead90;  1 drivers
v0x560d09871e20_0 .var/s "y_out", 21 0;
S_0x560d097aa2e0 .scope generate, "Rot_Stage[9]" "Rot_Stage[9]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d097aa490 .param/l "i" 1 4 136, +C4<01001>;
S_0x560d097aa570 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d097aa2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09872020 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09872060 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001001>;
v0x560d097ad090_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d097ad150_0 .net "enable", 0 0, L_0x560d09ceb040;  1 drivers
v0x560d097ad210_0 .var "enable_next", 0 0;
v0x560d097bb880_0 .net "microRot_dir_in", 0 0, L_0x560d09ceb3d0;  1 drivers
v0x560d097bb940_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d097bb9e0_0 .net/s "x_in", 21 0, L_0x560d09ceb110;  1 drivers
v0x560d097bbac0_0 .var/s "x_out", 21 0;
v0x560d097bbba0_0 .net/s "y_in", 21 0, L_0x560d09ceb300;  1 drivers
v0x560d097c1710_0 .var/s "y_out", 21 0;
S_0x560d097c1910 .scope generate, "Rot_Stage[10]" "Rot_Stage[10]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d097c1ac0 .param/l "i" 1 4 136, +C4<01010>;
S_0x560d097cc3c0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d097c1910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d097cc5a0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d097cc5e0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001010>;
v0x560d097e5080_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d097e5140_0 .net "enable", 0 0, L_0x560d09ceb1e0;  1 drivers
v0x560d097e5200_0 .var "enable_next", 0 0;
v0x560d097e52d0_0 .net "microRot_dir_in", 0 0, L_0x560d09ceb880;  1 drivers
v0x560d097d6de0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d097d6ed0_0 .net/s "x_in", 21 0, L_0x560d09ceb5d0;  1 drivers
v0x560d097d6fb0_0 .var/s "x_out", 21 0;
v0x560d097d7090_0 .net/s "y_in", 21 0, L_0x560d09ceb7b0;  1 drivers
v0x560d097d7170_0 .var/s "y_out", 21 0;
S_0x560d097dd570 .scope generate, "Rot_Stage[11]" "Rot_Stage[11]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d097dd720 .param/l "i" 1 4 136, +C4<01011>;
S_0x560d097dd800 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d097dd570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d097cc7b0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d097cc7f0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001011>;
v0x560d09811860_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09811920_0 .net "enable", 0 0, L_0x560d09ceb670;  1 drivers
v0x560d098119e0_0 .var "enable_next", 0 0;
v0x560d09811a80_0 .net "microRot_dir_in", 0 0, L_0x560d09cebd40;  1 drivers
v0x560d09811b40_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d0982e340_0 .net/s "x_in", 21 0, L_0x560d09cebaa0;  1 drivers
v0x560d0982e400_0 .var/s "x_out", 21 0;
v0x560d0982e4e0_0 .net/s "y_in", 21 0, L_0x560d09cebca0;  1 drivers
v0x560d0982e5c0_0 .var/s "y_out", 21 0;
S_0x560d098218a0 .scope generate, "Rot_Stage[12]" "Rot_Stage[12]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d09821a30 .param/l "i" 1 4 136, +C4<01100>;
S_0x560d09821b10 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d098218a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09827ec0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09827f00 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001100>;
v0x560d098281b0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09828270_0 .net "enable", 0 0, L_0x560d09cebf80;  1 drivers
v0x560d098368b0_0 .var "enable_next", 0 0;
v0x560d098369a0_0 .net "microRot_dir_in", 0 0, L_0x560d09cec370;  1 drivers
v0x560d09836a60_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09836b50_0 .net/s "x_in", 21 0, L_0x560d09cec050;  1 drivers
v0x560d09836c30_0 .var/s "x_out", 21 0;
v0x560d0983ae00_0 .net/s "y_in", 21 0, L_0x560d09cec2a0;  1 drivers
v0x560d0983aec0_0 .var/s "y_out", 21 0;
S_0x560d0983b0c0 .scope generate, "Rot_Stage[13]" "Rot_Stage[13]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d099e9130 .param/l "i" 1 4 136, +C4<01101>;
S_0x560d0983d8d0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d0983b0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d0983dad0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d0983db10 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001101>;
v0x560d097865d0_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09786690_0 .net "enable", 0 0, L_0x560d09cec5d0;  1 drivers
v0x560d09786750_0 .var "enable_next", 0 0;
v0x560d097867f0_0 .net "microRot_dir_in", 0 0, L_0x560d09cec9e0;  1 drivers
v0x560d097868b0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c53de0_0 .net/s "x_in", 21 0, L_0x560d09cec6a0;  1 drivers
v0x560d09c53e80_0 .var/s "x_out", 21 0;
v0x560d09c53f20_0 .net/s "y_in", 21 0, L_0x560d09cec910;  1 drivers
v0x560d09c53fc0_0 .var/s "y_out", 21 0;
S_0x560d09c54060 .scope generate, "Rot_Stage[14]" "Rot_Stage[14]" 4 136, 4 136 0, S_0x560d09a58010;
 .timescale -9 -12;
P_0x560d099caed0 .param/l "i" 1 4 136, +C4<01110>;
S_0x560d09c541f0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c54060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c54380 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x560d09c543c0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001110>;
v0x560d09c54580_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c54620_0 .net "enable", 0 0, L_0x560d09cecc60;  1 drivers
v0x560d09c546c0_0 .var "enable_next", 0 0;
v0x560d09c54760_0 .net "microRot_dir_in", 0 0, L_0x560d09ced060;  1 drivers
v0x560d09c54800_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c548a0_0 .net/s "x_in", 21 0, L_0x560d09cecd30;  1 drivers
v0x560d09c54940_0 .var/s "x_out", 21 0;
v0x560d09c549e0_0 .net/s "y_in", 21 0, L_0x560d09cecf90;  1 drivers
v0x560d09c54a80_0 .var/s "y_out", 21 0;
S_0x560d09c54b20 .scope module, "Rot_Stage_0" "rot_block_first_stage" 4 121, 7 22 0, S_0x560d09a58010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
    .port_info 9 /OUTPUT 1 "rot_active";
P_0x560d09798e40 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000010110>;
v0x560d09c54e40_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c54ee0_0 .net "enable", 0 0, L_0x560d09cf4750;  1 drivers
v0x560d09c54f80_0 .var "enable_next", 0 0;
v0x560d09c55020_0 .net "microRot_dir_in", 0 0, L_0x560d09ced1d0;  1 drivers
v0x560d09c550e0_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c551d0_0 .var "rot_active", 0 0;
v0x560d09c55290_0 .net/s "x_in", 21 0, L_0x560d09cf47f0;  1 drivers
v0x560d09c55370_0 .var/s "x_out", 21 0;
v0x560d09c55450_0 .net/s "y_in", 21 0, L_0x560d09ced130;  1 drivers
v0x560d09c55530_0 .var/s "y_out", 21 0;
S_0x560d09c55750 .scope module, "Rot_Stage_Last" "rot_block_last_stage" 4 156, 8 22 0, S_0x560d09a58010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "op_valid";
P_0x560d09798c90 .param/l "CORDIC_WIDTH" 0 8 23, +C4<00000000000000000000000000010110>;
P_0x560d09798cd0 .param/l "MICRO_ROT_STAGE" 0 8 24, +C4<00000000000000000000000000001111>;
v0x560d09c55c50_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c55d10_0 .net "enable", 0 0, L_0x560d09cf5750;  1 drivers
v0x560d09c55dd0_0 .net "microRot_dir_in", 0 0, L_0x560d09cf5df0;  1 drivers
v0x560d09c55e70_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c55f10_0 .var "op_valid", 0 0;
v0x560d09c56020_0 .net/s "x_in", 21 0, L_0x560d09cf5a30;  1 drivers
v0x560d09c56100_0 .var/s "x_out", 21 0;
v0x560d09c561e0_0 .net/s "y_in", 21 0, L_0x560d09cf5b00;  1 drivers
v0x560d09c562c0_0 .var/s "y_out", 21 0;
S_0x560d09c564c0 .scope module, "ip_up" "ip_upscale" 4 90, 9 21 0, S_0x560d09a58010;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x560d09c56650 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000010110>;
P_0x560d09c56690 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
L_0x774fda3b7720 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560d09c56870_0 .net/2u *"_ivl_0", 5 0, L_0x774fda3b7720;  1 drivers
L_0x774fda3b7768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560d09c56970_0 .net/2u *"_ivl_4", 5 0, L_0x774fda3b7768;  1 drivers
v0x560d09c56a50_0 .net "enable", 0 0, v0x560d09c68220_0;  alias, 1 drivers
v0x560d09c56b50_0 .net "x_in", 15 0, v0x560d09a60d40_0;  alias, 1 drivers
v0x560d09c56c20_0 .net "x_out", 21 0, L_0x560d09ceda90;  alias, 1 drivers
v0x560d09c56d10_0 .net "y_in", 15 0, v0x560d099cc000_0;  alias, 1 drivers
v0x560d09c56dd0_0 .net "y_out", 21 0, L_0x560d09cedbd0;  alias, 1 drivers
L_0x560d09ceda90 .concat [ 6 16 0 0], L_0x774fda3b7720, v0x560d09a60d40_0;
L_0x560d09cedbd0 .concat [ 6 16 0 0], L_0x774fda3b7768, v0x560d099cc000_0;
S_0x560d09c56f60 .scope module, "microRot_Gen" "micro_rot_gen" 4 104, 10 22 0, S_0x560d09a58010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /OUTPUT 16 "micro_rot_out";
P_0x560d09c56730 .param/l "ANGLE_WIDTH" 0 10 23, +C4<00000000000000000000000000010000>;
P_0x560d09c56770 .param/l "CORDIC_STAGES" 0 10 24, +C4<00000000000000000000000000010000>;
v0x560d09c63300_0 .net *"_ivl_109", 0 0, L_0x560d09cf3820;  1 drivers
v0x560d09c63400_0 .net *"_ivl_114", 0 0, L_0x560d09cf4200;  1 drivers
v0x560d09c634e0_0 .net *"_ivl_116", 0 0, L_0x560d09cf42a0;  1 drivers
v0x560d09c635d0_0 .net *"_ivl_117", 0 0, L_0x560d09cf44e0;  1 drivers
v0x560d09c636b0 .array/s "angle_diff", 0 14, 15 0;
v0x560d09c639a0_0 .net/s "angle_in", 15 0, v0x560d09bff810_0;  alias, 1 drivers
v0x560d09c63a60_0 .net "angle_microRot_n", 0 0, v0x560d09c68180_0;  alias, 1 drivers
v0x560d09c63b30_0 .var "angle_microRot_n_r", 14 0;
v0x560d09c63bd0 .array "atan", 0 15, 15 0;
v0x560d09c63c90_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c63d30_0 .net "enable_in", 0 0, v0x560d09c68220_0;  alias, 1 drivers
v0x560d09c63dd0_0 .net "micro_rot", 15 0, L_0x560d09cf2f40;  1 drivers
v0x560d09c63eb0_0 .net "micro_rot_in", 15 0, L_0x560d09ced9d0;  alias, 1 drivers
v0x560d09c63f70_0 .net "micro_rot_out", 15 0, L_0x560d09cf3910;  alias, 1 drivers
v0x560d09c64030_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
L_0x560d09ceea90 .part v0x560d09c63b30_0, 0, 1;
L_0x560d09ceeb90 .part L_0x560d09cf2f40, 1, 1;
L_0x560d09ceec90 .part L_0x560d09ced9d0, 1, 1;
L_0x560d09ceeed0 .part v0x560d09c63b30_0, 1, 1;
L_0x560d09ceeff0 .part L_0x560d09cf2f40, 2, 1;
L_0x560d09cef0e0 .part L_0x560d09ced9d0, 2, 1;
L_0x560d09cef310 .part v0x560d09c63b30_0, 2, 1;
L_0x560d09cef3b0 .part L_0x560d09cf2f40, 3, 1;
L_0x560d09cef4a0 .part L_0x560d09ced9d0, 3, 1;
L_0x560d09cef6d0 .part v0x560d09c63b30_0, 3, 1;
L_0x560d09cef7d0 .part L_0x560d09cf2f40, 4, 1;
L_0x560d09cef870 .part L_0x560d09ced9d0, 4, 1;
L_0x560d09cefa20 .part v0x560d09c63b30_0, 4, 1;
L_0x560d09cefac0 .part L_0x560d09cf2f40, 5, 1;
L_0x560d09cefbe0 .part L_0x560d09ced9d0, 5, 1;
L_0x560d09cefe40 .part v0x560d09c63b30_0, 5, 1;
L_0x560d09ceff70 .part L_0x560d09cf2f40, 6, 1;
L_0x560d09cf0010 .part L_0x560d09ced9d0, 6, 1;
L_0x560d09cf0310 .part v0x560d09c63b30_0, 6, 1;
L_0x560d09cf03b0 .part L_0x560d09cf2f40, 7, 1;
L_0x560d09cf00b0 .part L_0x560d09ced9d0, 7, 1;
L_0x560d09cf06c0 .part v0x560d09c63b30_0, 7, 1;
L_0x560d09cf0820 .part L_0x560d09cf2f40, 8, 1;
L_0x560d09cf08c0 .part L_0x560d09ced9d0, 8, 1;
L_0x560d09cf0bf0 .part v0x560d09c63b30_0, 8, 1;
L_0x560d09cf0c90 .part L_0x560d09cf2f40, 9, 1;
L_0x560d09cf0e10 .part L_0x560d09ced9d0, 9, 1;
L_0x560d09cf1070 .part v0x560d09c63b30_0, 9, 1;
L_0x560d09cf1200 .part L_0x560d09cf2f40, 10, 1;
L_0x560d09cf12a0 .part L_0x560d09ced9d0, 10, 1;
L_0x560d09cf1600 .part v0x560d09c63b30_0, 10, 1;
L_0x560d09cf16a0 .part L_0x560d09cf2f40, 11, 1;
L_0x560d09cf1850 .part L_0x560d09ced9d0, 11, 1;
L_0x560d09cf1ab0 .part v0x560d09c63b30_0, 11, 1;
L_0x560d09cf1c70 .part L_0x560d09cf2f40, 12, 1;
L_0x560d09cf1d10 .part L_0x560d09ced9d0, 12, 1;
L_0x560d09cf1f80 .part v0x560d09c63b30_0, 12, 1;
L_0x560d09cf2020 .part L_0x560d09cf2f40, 13, 1;
L_0x560d09cf2200 .part L_0x560d09ced9d0, 13, 1;
L_0x560d09cf2670 .part v0x560d09c63b30_0, 13, 1;
L_0x560d09cf20c0 .part L_0x560d09cf2f40, 14, 1;
L_0x560d09cf2160 .part L_0x560d09ced9d0, 14, 1;
L_0x560d09cf2a30 .part v0x560d09c63b30_0, 14, 1;
L_0x560d09cf2ad0 .part L_0x560d09cf2f40, 15, 1;
L_0x560d09cf2ce0 .part L_0x560d09ced9d0, 15, 1;
LS_0x560d09cf2f40_0_0 .concat8 [ 1 1 1 1], L_0x560d09cf3820, L_0x560d09cedd10, L_0x560d09ceddb0, L_0x560d09cede50;
LS_0x560d09cf2f40_0_4 .concat8 [ 1 1 1 1], L_0x560d09cedef0, L_0x560d09cedf90, L_0x560d09cee090, L_0x560d09cee190;
LS_0x560d09cf2f40_0_8 .concat8 [ 1 1 1 1], L_0x560d09cee290, L_0x560d09cee390, L_0x560d09cee490, L_0x560d09cee590;
LS_0x560d09cf2f40_0_12 .concat8 [ 1 1 1 1], L_0x560d09cee690, L_0x560d09cee790, L_0x560d09cee890, L_0x560d09cee990;
L_0x560d09cf2f40 .concat8 [ 4 4 4 4], LS_0x560d09cf2f40_0_0, LS_0x560d09cf2f40_0_4, LS_0x560d09cf2f40_0_8, LS_0x560d09cf2f40_0_12;
L_0x560d09cf3820 .part v0x560d09bff810_0, 15, 1;
LS_0x560d09cf3910_0_0 .concat8 [ 1 1 1 1], L_0x560d09cf44e0, L_0x560d09ceed60, L_0x560d09cef180, L_0x560d09cef540;
LS_0x560d09cf3910_0_4 .concat8 [ 1 1 1 1], L_0x560d09cef980, L_0x560d09cefc80, L_0x560d09cf0150, L_0x560d09cf0500;
LS_0x560d09cf3910_0_8 .concat8 [ 1 1 1 1], L_0x560d09cf0a30, L_0x560d09cf0eb0, L_0x560d09cf1440, L_0x560d09cf18f0;
LS_0x560d09cf3910_0_12 .concat8 [ 1 1 1 1], L_0x560d09cf1b50, L_0x560d09cf24b0, L_0x560d09cf2870, L_0x560d09cf2d80;
L_0x560d09cf3910 .concat8 [ 4 4 4 4], LS_0x560d09cf3910_0_0, LS_0x560d09cf3910_0_4, LS_0x560d09cf3910_0_8, LS_0x560d09cf3910_0_12;
L_0x560d09cf4200 .part L_0x560d09cf2f40, 0, 1;
L_0x560d09cf42a0 .part L_0x560d09ced9d0, 0, 1;
L_0x560d09cf44e0 .functor MUXZ 1, L_0x560d09cf42a0, L_0x560d09cf4200, v0x560d09c68180_0, C4<>;
S_0x560d09c572a0 .scope generate, "genblk_CRM_angle_diff[1]" "genblk_CRM_angle_diff[1]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c574c0 .param/l "i" 1 10 82, +C4<01>;
S_0x560d09c575a0 .scope generate, "genblk_CRM_angle_diff[2]" "genblk_CRM_angle_diff[2]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c577a0 .param/l "i" 1 10 82, +C4<010>;
S_0x560d09c57860 .scope generate, "genblk_CRM_angle_diff[3]" "genblk_CRM_angle_diff[3]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c57a70 .param/l "i" 1 10 82, +C4<011>;
S_0x560d09c57b30 .scope generate, "genblk_CRM_angle_diff[4]" "genblk_CRM_angle_diff[4]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c57d10 .param/l "i" 1 10 82, +C4<0100>;
S_0x560d09c57df0 .scope generate, "genblk_CRM_angle_diff[5]" "genblk_CRM_angle_diff[5]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c58020 .param/l "i" 1 10 82, +C4<0101>;
S_0x560d09c58100 .scope generate, "genblk_CRM_angle_diff[6]" "genblk_CRM_angle_diff[6]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c582e0 .param/l "i" 1 10 82, +C4<0110>;
S_0x560d09c583c0 .scope generate, "genblk_CRM_angle_diff[7]" "genblk_CRM_angle_diff[7]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c585a0 .param/l "i" 1 10 82, +C4<0111>;
S_0x560d09c58680 .scope generate, "genblk_CRM_angle_diff[8]" "genblk_CRM_angle_diff[8]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c58860 .param/l "i" 1 10 82, +C4<01000>;
S_0x560d09c58940 .scope generate, "genblk_CRM_angle_diff[9]" "genblk_CRM_angle_diff[9]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c57fd0 .param/l "i" 1 10 82, +C4<01001>;
S_0x560d09c58bb0 .scope generate, "genblk_CRM_angle_diff[10]" "genblk_CRM_angle_diff[10]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c58d90 .param/l "i" 1 10 82, +C4<01010>;
S_0x560d09c58e70 .scope generate, "genblk_CRM_angle_diff[11]" "genblk_CRM_angle_diff[11]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c59050 .param/l "i" 1 10 82, +C4<01011>;
S_0x560d09c59130 .scope generate, "genblk_CRM_angle_diff[12]" "genblk_CRM_angle_diff[12]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c59310 .param/l "i" 1 10 82, +C4<01100>;
S_0x560d09c593f0 .scope generate, "genblk_CRM_angle_diff[13]" "genblk_CRM_angle_diff[13]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c595d0 .param/l "i" 1 10 82, +C4<01101>;
S_0x560d09c596b0 .scope generate, "genblk_CRM_angle_diff[14]" "genblk_CRM_angle_diff[14]" 10 82, 10 82 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c59890 .param/l "i" 1 10 82, +C4<01110>;
S_0x560d09c59970 .scope generate, "genblk_microRot_angle_direct[1]" "genblk_microRot_angle_direct[1]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c59b50 .param/l "i" 1 10 100, +C4<01>;
v0x560d09c59c30_0 .net *"_ivl_2", 0 0, L_0x560d09cedd10;  1 drivers
v0x560d09c636b0_0 .array/port v0x560d09c636b0, 0;
L_0x560d09cedd10 .part v0x560d09c636b0_0, 15, 1;
S_0x560d09c59d10 .scope generate, "genblk_microRot_angle_direct[2]" "genblk_microRot_angle_direct[2]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c59f10 .param/l "i" 1 10 100, +C4<010>;
v0x560d09c59ff0_0 .net *"_ivl_2", 0 0, L_0x560d09ceddb0;  1 drivers
v0x560d09c636b0_1 .array/port v0x560d09c636b0, 1;
L_0x560d09ceddb0 .part v0x560d09c636b0_1, 15, 1;
S_0x560d09c5a0d0 .scope generate, "genblk_microRot_angle_direct[3]" "genblk_microRot_angle_direct[3]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5a3e0 .param/l "i" 1 10 100, +C4<011>;
v0x560d09c5a4c0_0 .net *"_ivl_2", 0 0, L_0x560d09cede50;  1 drivers
v0x560d09c636b0_2 .array/port v0x560d09c636b0, 2;
L_0x560d09cede50 .part v0x560d09c636b0_2, 15, 1;
S_0x560d09c5a5a0 .scope generate, "genblk_microRot_angle_direct[4]" "genblk_microRot_angle_direct[4]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5a7a0 .param/l "i" 1 10 100, +C4<0100>;
v0x560d09c5a880_0 .net *"_ivl_2", 0 0, L_0x560d09cedef0;  1 drivers
v0x560d09c636b0_3 .array/port v0x560d09c636b0, 3;
L_0x560d09cedef0 .part v0x560d09c636b0_3, 15, 1;
S_0x560d09c5a960 .scope generate, "genblk_microRot_angle_direct[5]" "genblk_microRot_angle_direct[5]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5ab60 .param/l "i" 1 10 100, +C4<0101>;
v0x560d09c5ac40_0 .net *"_ivl_2", 0 0, L_0x560d09cedf90;  1 drivers
v0x560d09c636b0_4 .array/port v0x560d09c636b0, 4;
L_0x560d09cedf90 .part v0x560d09c636b0_4, 15, 1;
S_0x560d09c5ad20 .scope generate, "genblk_microRot_angle_direct[6]" "genblk_microRot_angle_direct[6]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5af20 .param/l "i" 1 10 100, +C4<0110>;
v0x560d09c5b000_0 .net *"_ivl_2", 0 0, L_0x560d09cee090;  1 drivers
v0x560d09c636b0_5 .array/port v0x560d09c636b0, 5;
L_0x560d09cee090 .part v0x560d09c636b0_5, 15, 1;
S_0x560d09c5b0e0 .scope generate, "genblk_microRot_angle_direct[7]" "genblk_microRot_angle_direct[7]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5b2e0 .param/l "i" 1 10 100, +C4<0111>;
v0x560d09c5b3c0_0 .net *"_ivl_2", 0 0, L_0x560d09cee190;  1 drivers
v0x560d09c636b0_6 .array/port v0x560d09c636b0, 6;
L_0x560d09cee190 .part v0x560d09c636b0_6, 15, 1;
S_0x560d09c5b4a0 .scope generate, "genblk_microRot_angle_direct[8]" "genblk_microRot_angle_direct[8]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5b6a0 .param/l "i" 1 10 100, +C4<01000>;
v0x560d09c5b780_0 .net *"_ivl_2", 0 0, L_0x560d09cee290;  1 drivers
v0x560d09c636b0_7 .array/port v0x560d09c636b0, 7;
L_0x560d09cee290 .part v0x560d09c636b0_7, 15, 1;
S_0x560d09c5b860 .scope generate, "genblk_microRot_angle_direct[9]" "genblk_microRot_angle_direct[9]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5ba60 .param/l "i" 1 10 100, +C4<01001>;
v0x560d09c5bb40_0 .net *"_ivl_2", 0 0, L_0x560d09cee390;  1 drivers
v0x560d09c636b0_8 .array/port v0x560d09c636b0, 8;
L_0x560d09cee390 .part v0x560d09c636b0_8, 15, 1;
S_0x560d09c5bc20 .scope generate, "genblk_microRot_angle_direct[10]" "genblk_microRot_angle_direct[10]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5be20 .param/l "i" 1 10 100, +C4<01010>;
v0x560d09c5bf00_0 .net *"_ivl_2", 0 0, L_0x560d09cee490;  1 drivers
v0x560d09c636b0_9 .array/port v0x560d09c636b0, 9;
L_0x560d09cee490 .part v0x560d09c636b0_9, 15, 1;
S_0x560d09c5bfe0 .scope generate, "genblk_microRot_angle_direct[11]" "genblk_microRot_angle_direct[11]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5c1e0 .param/l "i" 1 10 100, +C4<01011>;
v0x560d09c5c2c0_0 .net *"_ivl_2", 0 0, L_0x560d09cee590;  1 drivers
v0x560d09c636b0_10 .array/port v0x560d09c636b0, 10;
L_0x560d09cee590 .part v0x560d09c636b0_10, 15, 1;
S_0x560d09c5c3a0 .scope generate, "genblk_microRot_angle_direct[12]" "genblk_microRot_angle_direct[12]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5c5a0 .param/l "i" 1 10 100, +C4<01100>;
v0x560d09c5c680_0 .net *"_ivl_2", 0 0, L_0x560d09cee690;  1 drivers
v0x560d09c636b0_11 .array/port v0x560d09c636b0, 11;
L_0x560d09cee690 .part v0x560d09c636b0_11, 15, 1;
S_0x560d09c5c760 .scope generate, "genblk_microRot_angle_direct[13]" "genblk_microRot_angle_direct[13]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5c960 .param/l "i" 1 10 100, +C4<01101>;
v0x560d09c5ca40_0 .net *"_ivl_2", 0 0, L_0x560d09cee790;  1 drivers
v0x560d09c636b0_12 .array/port v0x560d09c636b0, 12;
L_0x560d09cee790 .part v0x560d09c636b0_12, 15, 1;
S_0x560d09c5cb20 .scope generate, "genblk_microRot_angle_direct[14]" "genblk_microRot_angle_direct[14]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5cd20 .param/l "i" 1 10 100, +C4<01110>;
v0x560d09c5ce00_0 .net *"_ivl_2", 0 0, L_0x560d09cee890;  1 drivers
v0x560d09c636b0_13 .array/port v0x560d09c636b0, 13;
L_0x560d09cee890 .part v0x560d09c636b0_13, 15, 1;
S_0x560d09c5cee0 .scope generate, "genblk_microRot_angle_direct[15]" "genblk_microRot_angle_direct[15]" 10 100, 10 100 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5d0e0 .param/l "i" 1 10 100, +C4<01111>;
v0x560d09c5d1c0_0 .net *"_ivl_2", 0 0, L_0x560d09cee990;  1 drivers
v0x560d09c636b0_14 .array/port v0x560d09c636b0, 14;
L_0x560d09cee990 .part v0x560d09c636b0_14, 15, 1;
S_0x560d09c5d2a0 .scope generate, "genblk_microRot_out[1]" "genblk_microRot_out[1]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5d4a0 .param/l "i" 1 10 108, +C4<01>;
v0x560d09c5d580_0 .net *"_ivl_0", 0 0, L_0x560d09ceea90;  1 drivers
v0x560d09c5d660_0 .net *"_ivl_1", 0 0, L_0x560d09ceeb90;  1 drivers
v0x560d09c5d740_0 .net *"_ivl_2", 0 0, L_0x560d09ceec90;  1 drivers
v0x560d09c5d800_0 .net *"_ivl_3", 0 0, L_0x560d09ceed60;  1 drivers
L_0x560d09ceed60 .functor MUXZ 1, L_0x560d09ceec90, L_0x560d09ceeb90, L_0x560d09ceea90, C4<>;
S_0x560d09c5d8e0 .scope generate, "genblk_microRot_out[2]" "genblk_microRot_out[2]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5dae0 .param/l "i" 1 10 108, +C4<010>;
v0x560d09c5dbc0_0 .net *"_ivl_0", 0 0, L_0x560d09ceeed0;  1 drivers
v0x560d09c5dca0_0 .net *"_ivl_1", 0 0, L_0x560d09ceeff0;  1 drivers
v0x560d09c5dd80_0 .net *"_ivl_2", 0 0, L_0x560d09cef0e0;  1 drivers
v0x560d09c5de70_0 .net *"_ivl_3", 0 0, L_0x560d09cef180;  1 drivers
L_0x560d09cef180 .functor MUXZ 1, L_0x560d09cef0e0, L_0x560d09ceeff0, L_0x560d09ceeed0, C4<>;
S_0x560d09c5df50 .scope generate, "genblk_microRot_out[3]" "genblk_microRot_out[3]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5e150 .param/l "i" 1 10 108, +C4<011>;
v0x560d09c5e230_0 .net *"_ivl_0", 0 0, L_0x560d09cef310;  1 drivers
v0x560d09c5e310_0 .net *"_ivl_1", 0 0, L_0x560d09cef3b0;  1 drivers
v0x560d09c5e3f0_0 .net *"_ivl_2", 0 0, L_0x560d09cef4a0;  1 drivers
v0x560d09c5e4e0_0 .net *"_ivl_3", 0 0, L_0x560d09cef540;  1 drivers
L_0x560d09cef540 .functor MUXZ 1, L_0x560d09cef4a0, L_0x560d09cef3b0, L_0x560d09cef310, C4<>;
S_0x560d09c5e5c0 .scope generate, "genblk_microRot_out[4]" "genblk_microRot_out[4]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5e7c0 .param/l "i" 1 10 108, +C4<0100>;
v0x560d09c5e8a0_0 .net *"_ivl_0", 0 0, L_0x560d09cef6d0;  1 drivers
v0x560d09c5e980_0 .net *"_ivl_1", 0 0, L_0x560d09cef7d0;  1 drivers
v0x560d09c5ea60_0 .net *"_ivl_2", 0 0, L_0x560d09cef870;  1 drivers
v0x560d09c5eb50_0 .net *"_ivl_3", 0 0, L_0x560d09cef980;  1 drivers
L_0x560d09cef980 .functor MUXZ 1, L_0x560d09cef870, L_0x560d09cef7d0, L_0x560d09cef6d0, C4<>;
S_0x560d09c5ec30 .scope generate, "genblk_microRot_out[5]" "genblk_microRot_out[5]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5ee30 .param/l "i" 1 10 108, +C4<0101>;
v0x560d09c5ef10_0 .net *"_ivl_0", 0 0, L_0x560d09cefa20;  1 drivers
v0x560d09c5eff0_0 .net *"_ivl_1", 0 0, L_0x560d09cefac0;  1 drivers
v0x560d09c5f0d0_0 .net *"_ivl_2", 0 0, L_0x560d09cefbe0;  1 drivers
v0x560d09c5f1c0_0 .net *"_ivl_3", 0 0, L_0x560d09cefc80;  1 drivers
L_0x560d09cefc80 .functor MUXZ 1, L_0x560d09cefbe0, L_0x560d09cefac0, L_0x560d09cefa20, C4<>;
S_0x560d09c5f2a0 .scope generate, "genblk_microRot_out[6]" "genblk_microRot_out[6]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5f4a0 .param/l "i" 1 10 108, +C4<0110>;
v0x560d09c5f580_0 .net *"_ivl_0", 0 0, L_0x560d09cefe40;  1 drivers
v0x560d09c5f660_0 .net *"_ivl_1", 0 0, L_0x560d09ceff70;  1 drivers
v0x560d09c5f740_0 .net *"_ivl_2", 0 0, L_0x560d09cf0010;  1 drivers
v0x560d09c5f830_0 .net *"_ivl_3", 0 0, L_0x560d09cf0150;  1 drivers
L_0x560d09cf0150 .functor MUXZ 1, L_0x560d09cf0010, L_0x560d09ceff70, L_0x560d09cefe40, C4<>;
S_0x560d09c5f910 .scope generate, "genblk_microRot_out[7]" "genblk_microRot_out[7]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c5fb10 .param/l "i" 1 10 108, +C4<0111>;
v0x560d09c5fbf0_0 .net *"_ivl_0", 0 0, L_0x560d09cf0310;  1 drivers
v0x560d09c5fcd0_0 .net *"_ivl_1", 0 0, L_0x560d09cf03b0;  1 drivers
v0x560d09c5fdb0_0 .net *"_ivl_2", 0 0, L_0x560d09cf00b0;  1 drivers
v0x560d09c5fea0_0 .net *"_ivl_3", 0 0, L_0x560d09cf0500;  1 drivers
L_0x560d09cf0500 .functor MUXZ 1, L_0x560d09cf00b0, L_0x560d09cf03b0, L_0x560d09cf0310, C4<>;
S_0x560d09c5ff80 .scope generate, "genblk_microRot_out[8]" "genblk_microRot_out[8]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c60180 .param/l "i" 1 10 108, +C4<01000>;
v0x560d09c60260_0 .net *"_ivl_0", 0 0, L_0x560d09cf06c0;  1 drivers
v0x560d09c60340_0 .net *"_ivl_1", 0 0, L_0x560d09cf0820;  1 drivers
v0x560d09c60420_0 .net *"_ivl_2", 0 0, L_0x560d09cf08c0;  1 drivers
v0x560d09c60510_0 .net *"_ivl_3", 0 0, L_0x560d09cf0a30;  1 drivers
L_0x560d09cf0a30 .functor MUXZ 1, L_0x560d09cf08c0, L_0x560d09cf0820, L_0x560d09cf06c0, C4<>;
S_0x560d09c605f0 .scope generate, "genblk_microRot_out[9]" "genblk_microRot_out[9]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c607f0 .param/l "i" 1 10 108, +C4<01001>;
v0x560d09c608d0_0 .net *"_ivl_0", 0 0, L_0x560d09cf0bf0;  1 drivers
v0x560d09c609b0_0 .net *"_ivl_1", 0 0, L_0x560d09cf0c90;  1 drivers
v0x560d09c60a90_0 .net *"_ivl_2", 0 0, L_0x560d09cf0e10;  1 drivers
v0x560d09c60b80_0 .net *"_ivl_3", 0 0, L_0x560d09cf0eb0;  1 drivers
L_0x560d09cf0eb0 .functor MUXZ 1, L_0x560d09cf0e10, L_0x560d09cf0c90, L_0x560d09cf0bf0, C4<>;
S_0x560d09c60c60 .scope generate, "genblk_microRot_out[10]" "genblk_microRot_out[10]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c60e60 .param/l "i" 1 10 108, +C4<01010>;
v0x560d09c60f40_0 .net *"_ivl_0", 0 0, L_0x560d09cf1070;  1 drivers
v0x560d09c61020_0 .net *"_ivl_1", 0 0, L_0x560d09cf1200;  1 drivers
v0x560d09c61100_0 .net *"_ivl_2", 0 0, L_0x560d09cf12a0;  1 drivers
v0x560d09c611f0_0 .net *"_ivl_3", 0 0, L_0x560d09cf1440;  1 drivers
L_0x560d09cf1440 .functor MUXZ 1, L_0x560d09cf12a0, L_0x560d09cf1200, L_0x560d09cf1070, C4<>;
S_0x560d09c612d0 .scope generate, "genblk_microRot_out[11]" "genblk_microRot_out[11]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c614d0 .param/l "i" 1 10 108, +C4<01011>;
v0x560d09c615b0_0 .net *"_ivl_0", 0 0, L_0x560d09cf1600;  1 drivers
v0x560d09c61690_0 .net *"_ivl_1", 0 0, L_0x560d09cf16a0;  1 drivers
v0x560d09c61770_0 .net *"_ivl_2", 0 0, L_0x560d09cf1850;  1 drivers
v0x560d09c61860_0 .net *"_ivl_3", 0 0, L_0x560d09cf18f0;  1 drivers
L_0x560d09cf18f0 .functor MUXZ 1, L_0x560d09cf1850, L_0x560d09cf16a0, L_0x560d09cf1600, C4<>;
S_0x560d09c61940 .scope generate, "genblk_microRot_out[12]" "genblk_microRot_out[12]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c61b40 .param/l "i" 1 10 108, +C4<01100>;
v0x560d09c61c20_0 .net *"_ivl_0", 0 0, L_0x560d09cf1ab0;  1 drivers
v0x560d09c61d00_0 .net *"_ivl_1", 0 0, L_0x560d09cf1c70;  1 drivers
v0x560d09c61de0_0 .net *"_ivl_2", 0 0, L_0x560d09cf1d10;  1 drivers
v0x560d09c61ed0_0 .net *"_ivl_3", 0 0, L_0x560d09cf1b50;  1 drivers
L_0x560d09cf1b50 .functor MUXZ 1, L_0x560d09cf1d10, L_0x560d09cf1c70, L_0x560d09cf1ab0, C4<>;
S_0x560d09c61fb0 .scope generate, "genblk_microRot_out[13]" "genblk_microRot_out[13]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c621b0 .param/l "i" 1 10 108, +C4<01101>;
v0x560d09c62290_0 .net *"_ivl_0", 0 0, L_0x560d09cf1f80;  1 drivers
v0x560d09c62370_0 .net *"_ivl_1", 0 0, L_0x560d09cf2020;  1 drivers
v0x560d09c62450_0 .net *"_ivl_2", 0 0, L_0x560d09cf2200;  1 drivers
v0x560d09c62540_0 .net *"_ivl_3", 0 0, L_0x560d09cf24b0;  1 drivers
L_0x560d09cf24b0 .functor MUXZ 1, L_0x560d09cf2200, L_0x560d09cf2020, L_0x560d09cf1f80, C4<>;
S_0x560d09c62620 .scope generate, "genblk_microRot_out[14]" "genblk_microRot_out[14]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c62820 .param/l "i" 1 10 108, +C4<01110>;
v0x560d09c62900_0 .net *"_ivl_0", 0 0, L_0x560d09cf2670;  1 drivers
v0x560d09c629e0_0 .net *"_ivl_1", 0 0, L_0x560d09cf20c0;  1 drivers
v0x560d09c62ac0_0 .net *"_ivl_2", 0 0, L_0x560d09cf2160;  1 drivers
v0x560d09c62bb0_0 .net *"_ivl_3", 0 0, L_0x560d09cf2870;  1 drivers
L_0x560d09cf2870 .functor MUXZ 1, L_0x560d09cf2160, L_0x560d09cf20c0, L_0x560d09cf2670, C4<>;
S_0x560d09c62c90 .scope generate, "genblk_microRot_out[15]" "genblk_microRot_out[15]" 10 108, 10 108 0, S_0x560d09c56f60;
 .timescale -9 -12;
P_0x560d09c62e90 .param/l "i" 1 10 108, +C4<01111>;
v0x560d09c62f70_0 .net *"_ivl_0", 0 0, L_0x560d09cf2a30;  1 drivers
v0x560d09c63050_0 .net *"_ivl_1", 0 0, L_0x560d09cf2ad0;  1 drivers
v0x560d09c63130_0 .net *"_ivl_2", 0 0, L_0x560d09cf2ce0;  1 drivers
v0x560d09c63220_0 .net *"_ivl_3", 0 0, L_0x560d09cf2d80;  1 drivers
L_0x560d09cf2d80 .functor MUXZ 1, L_0x560d09cf2ce0, L_0x560d09cf2ad0, L_0x560d09cf2a30, C4<>;
S_0x560d09c641b0 .scope module, "op_down" "op_downscale" 4 181, 11 21 0, S_0x560d09a58010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 22 "x_in";
    .port_info 3 /INPUT 22 "y_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 16 "x_out";
    .port_info 6 /OUTPUT 16 "y_out";
    .port_info 7 /OUTPUT 1 "op_vld";
P_0x560d09c64390 .param/l "CORDIC_WIDTH" 0 11 22, +C4<00000000000000000000000000010110>;
P_0x560d09c643d0 .param/l "DATA_WIDTH" 0 11 23, +C4<00000000000000000000000000010000>;
v0x560d09c64600_0 .net "clk", 0 0, o0x774fda685228;  alias, 0 drivers
v0x560d09c646c0_0 .net "enable", 0 0, v0x560d09c55f10_0;  alias, 1 drivers
v0x560d09c647b0_0 .var "enable_r", 0 0;
v0x560d09c64880_0 .net "nreset", 0 0, o0x774fda6852e8;  alias, 0 drivers
v0x560d09c64920_0 .net "op_vld", 0 0, v0x560d09c647b0_0;  alias, 1 drivers
v0x560d09c64a10_0 .var/s "x_downscaled", 15 0;
v0x560d09c64ad0_0 .net "x_in", 21 0, v0x560d09c655b0_0;  alias, 1 drivers
v0x560d09c64bb0_0 .net "x_out", 15 0, v0x560d09c64a10_0;  alias, 1 drivers
v0x560d09c64c90_0 .var/s "y_downscaled", 15 0;
v0x560d09c64d70_0 .net "y_in", 21 0, v0x560d09c65780_0;  alias, 1 drivers
v0x560d09c64e50_0 .net "y_out", 15 0, v0x560d09c64c90_0;  alias, 1 drivers
S_0x560d09c65030 .scope module, "scaling" "output_scale" 4 170, 12 21 0, S_0x560d09a58010;
 .timescale -9 -12;
    .port_info 0 /INPUT 22 "x_in";
    .port_info 1 /INPUT 22 "y_in";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x560d09c651c0 .param/l "CORDIC_WIDTH" 0 12 22, +C4<00000000000000000000000000010110>;
v0x560d09c653e0_0 .net "en", 0 0, v0x560d09c55f10_0;  alias, 1 drivers
v0x560d09c654f0_0 .net/s "x_in", 21 0, v0x560d09c56100_0;  alias, 1 drivers
v0x560d09c655b0_0 .var/s "x_out", 21 0;
v0x560d09c656b0_0 .net/s "y_in", 21 0, v0x560d09c562c0_0;  alias, 1 drivers
v0x560d09c65780_0 .var/s "y_out", 21 0;
E_0x560d099dd110 .event anyedge, v0x560d09c55f10_0, v0x560d09c56100_0, v0x560d09c562c0_0;
S_0x560d09bf4f00 .scope module, "gso_top_tb" "gso_top_tb" 22 2;
 .timescale -9 -12;
P_0x560d09c419b0 .param/l "ANGLE_WIDTH" 1 22 6, +C4<00000000000000000000000000010000>;
P_0x560d09c419f0 .param/l "CORDIC_STAGES" 1 22 11, +C4<00000000000000000000000000010000>;
P_0x560d09c41a30 .param/l "CORDIC_WIDTH" 1 22 10, +C4<00000000000000000000000000100110>;
P_0x560d09c41a70 .param/l "DATA_WIDTH" 1 22 5, +C4<00000000000000000000000000100000>;
P_0x560d09c41ab0 .param/l "FRAC_WIDTH" 1 22 9, +C4<00000000000000000000000000010100>;
P_0x560d09c41af0 .param/l "K_VECTORS" 1 22 8, +C4<000000000000000000000000000000110>;
P_0x560d09c41b30 .param/l "N_DIM" 1 22 7, +C4<00000000000000000000000000000111>;
v0x560d09cb6d10_0 .var "clk", 0 0;
v0x560d09cbaa90_0 .net/s "cordic_rot_angle_in_reg", 15 0, v0x560d09cb8db0_0;  1 drivers
L_0x774fda3b77b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560d09cbab50_0 .net "cordic_rot_angle_microRot_n", 0 0, L_0x774fda3b77b0;  1 drivers
v0x560d09cbabf0_0 .net "cordic_rot_en", 0 0, v0x560d09cb8f60_0;  1 drivers
L_0x774fda3b77f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560d09cbac90_0 .net "cordic_rot_microRot_ext_vld", 0 0, L_0x774fda3b77f8;  1 drivers
v0x560d09cbad80_0 .net "cordic_rot_opvld", 0 0, L_0x560d09d09cd0;  1 drivers
L_0x774fda3b7840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cbae20_0 .net "cordic_rot_quad_in", 1 0, L_0x774fda3b7840;  1 drivers
v0x560d09cbaf10_0 .net/s "cordic_rot_xin_reg", 31 0, v0x560d09cb9270_0;  1 drivers
v0x560d09cbb060_0 .net/s "cordic_rot_xout", 31 0, L_0x560d09d09aa0;  1 drivers
v0x560d09cbb1b0_0 .net/s "cordic_rot_yin_reg", 31 0, v0x560d09cb93d0_0;  1 drivers
v0x560d09cbb300_0 .net/s "cordic_rot_yout", 31 0, L_0x560d09d09bd0;  1 drivers
v0x560d09cbb3c0_0 .net "done", 0 0, L_0x560d09cf6b70;  1 drivers
v0x560d09cbb460_0 .var "en", 0 0;
v0x560d09cbb500_0 .var/i "fd", 31 0;
v0x560d09cbb5a0_0 .var "k_in", 2 0;
v0x560d09cbb660_0 .var "rst_n", 0 0;
v0x560d09cbb700_0 .var/s "thetas_in_flat", 575 0;
v0x560d09cbb7a0 .array/s "thetas_in_temp", 0 0, 575 0;
v0x560d09cbb860_0 .var/s "w_in_flat", 223 0;
v0x560d09cbb950 .array/s "w_in_temp", 0 0, 223 0;
v0x560d09cbba10_0 .net/s "w_out_flat", 223 0, L_0x560d09cf6790;  1 drivers
E_0x560d09b7e6e0 .event anyedge, v0x560d09cb9680_0;
S_0x560d09c6bf90 .scope module, "cordic_inst" "CORDIC_doubly_pipe_top" 22 73, 3 26 0, S_0x560d09bf4f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "cordic_vec_en";
    .port_info 3 /INPUT 32 "cordic_vec_xin";
    .port_info 4 /INPUT 32 "cordic_vec_yin";
    .port_info 5 /INPUT 1 "cordic_vec_angle_calc_en";
    .port_info 6 /INPUT 1 "cordic_rot_en";
    .port_info 7 /INPUT 32 "cordic_rot_xin";
    .port_info 8 /INPUT 32 "cordic_rot_yin";
    .port_info 9 /INPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 10 /INPUT 16 "cordic_rot_angle_in";
    .port_info 11 /INPUT 16 "cordic_rot_microRot_ext_in";
    .port_info 12 /INPUT 1 "cordic_rot_microRot_ext_vld";
    .port_info 13 /INPUT 2 "cordic_rot_quad_in";
    .port_info 14 /OUTPUT 1 "cordic_vec_opvld";
    .port_info 15 /OUTPUT 32 "cordic_vec_xout";
    .port_info 16 /OUTPUT 2 "vec_quad";
    .port_info 17 /OUTPUT 16 "vec_angle_out";
    .port_info 18 /OUTPUT 16 "vec_microRot_dir";
    .port_info 19 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 20 /OUTPUT 1 "cordic_rot_opvld";
    .port_info 21 /OUTPUT 32 "cordic_rot_xout";
    .port_info 22 /OUTPUT 32 "cordic_rot_yout";
P_0x560d09c5a2d0 .param/l "ANGLE_WIDTH" 0 3 29, +C4<00000000000000000000000000010000>;
P_0x560d09c5a310 .param/l "CORDIC_STAGES" 0 3 30, +C4<00000000000000000000000000010000>;
P_0x560d09c5a350 .param/l "CORDIC_WIDTH" 0 3 28, +C4<00000000000000000000000000100110>;
P_0x560d09c5a390 .param/l "DATA_WIDTH" 0 3 27, +C4<00000000000000000000000000100000>;
L_0x560d09d10fa0 .functor BUFT 2, L_0x774fda3b7840, C4<00>, C4<00>, C4<00>;
v0x560d09cb4460_0 .net "clk", 0 0, v0x560d09cb6d10_0;  1 drivers
v0x560d09cb4520_0 .net/s "cordic_rot_angle_in", 15 0, v0x560d09cb8db0_0;  alias, 1 drivers
v0x560d09cb4630_0 .net "cordic_rot_angle_microRot_n", 0 0, L_0x774fda3b77b0;  alias, 1 drivers
v0x560d09cb46d0_0 .net "cordic_rot_en", 0 0, v0x560d09cb8f60_0;  alias, 1 drivers
v0x560d09cb4770_0 .net "cordic_rot_microRot", 15 0, L_0x560d09cfd240;  1 drivers
L_0x774fda3b80b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d09cb4860_0 .net "cordic_rot_microRot_ext_in", 15 0, L_0x774fda3b80b0;  1 drivers
v0x560d09cb4940_0 .var "cordic_rot_microRot_ext_r", 15 0;
v0x560d09cb4a20_0 .net "cordic_rot_microRot_ext_vld", 0 0, L_0x774fda3b77f8;  alias, 1 drivers
v0x560d09cb4ae0_0 .var "cordic_rot_microRot_ext_vld_r", 15 0;
v0x560d09cb4c50_0 .net "cordic_rot_opvld", 0 0, L_0x560d09d09cd0;  alias, 1 drivers
v0x560d09cb4cf0_0 .net "cordic_rot_quad_in", 1 0, L_0x774fda3b7840;  alias, 1 drivers
v0x560d09cb4db0_0 .net/s "cordic_rot_xin", 31 0, v0x560d09cb9270_0;  alias, 1 drivers
v0x560d09cb4e70_0 .net/s "cordic_rot_xout", 31 0, L_0x560d09d09aa0;  alias, 1 drivers
v0x560d09cb4f30_0 .net/s "cordic_rot_yin", 31 0, v0x560d09cb93d0_0;  alias, 1 drivers
v0x560d09cb5020_0 .net/s "cordic_rot_yout", 31 0, L_0x560d09d09bd0;  alias, 1 drivers
L_0x774fda3b8068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560d09cb50e0_0 .net "cordic_vec_angle_calc_en", 0 0, L_0x774fda3b8068;  1 drivers
L_0x774fda3b7f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560d09cb5180_0 .net "cordic_vec_en", 0 0, L_0x774fda3b7f90;  1 drivers
v0x560d09cb5330_0 .net "cordic_vec_opvld", 0 0, L_0x560d09d10d90;  1 drivers
L_0x774fda3b7fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d09cb53d0_0 .net/s "cordic_vec_xin", 31 0, L_0x774fda3b7fd8;  1 drivers
v0x560d09cb54c0_0 .net/s "cordic_vec_xout", 31 0, L_0x560d09d10c00;  1 drivers
L_0x774fda3b8020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560d09cb5560_0 .net/s "cordic_vec_yin", 31 0, L_0x774fda3b8020;  1 drivers
v0x560d09cb5650_0 .net "nreset", 0 0, v0x560d09cbb660_0;  1 drivers
v0x560d09cb56f0_0 .net "rot_quad", 1 0, L_0x560d09d10fa0;  1 drivers
v0x560d09cb57e0_0 .net/s "vec_angle_out", 15 0, v0x560d09ca6700_0;  1 drivers
v0x560d09cb58f0_0 .net "vec_microRot_dir", 15 0, L_0x560d09d0f7b0;  1 drivers
v0x560d09cb5a00_0 .net "vec_microRot_out_start", 0 0, v0x560d09ca1930_0;  1 drivers
v0x560d09cb5af0_0 .net "vec_quad", 1 0, v0x560d09c90990_0;  1 drivers
L_0x560d09cf6da0 .part L_0x774fda3b80b0, 0, 1;
L_0x560d09cf6e40 .part L_0x560d09d0f7b0, 0, 1;
L_0x560d09cf7070 .part v0x560d09cb4ae0_0, 0, 1;
L_0x560d09cf72e0 .part L_0x774fda3b80b0, 1, 1;
L_0x560d09cf73d0 .part L_0x560d09d0f7b0, 1, 1;
L_0x560d09cf7640 .part v0x560d09cb4ae0_0, 1, 1;
L_0x560d09cf7960 .part L_0x774fda3b80b0, 2, 1;
L_0x560d09cf7a00 .part L_0x560d09d0f7b0, 2, 1;
L_0x560d09cf7c80 .part v0x560d09cb4ae0_0, 2, 1;
L_0x560d09cf7f50 .part L_0x774fda3b80b0, 3, 1;
L_0x560d09cf8080 .part L_0x560d09d0f7b0, 3, 1;
L_0x560d09cf8240 .part v0x560d09cb4ae0_0, 3, 1;
L_0x560d09cf85c0 .part L_0x774fda3b80b0, 4, 1;
L_0x560d09cf8660 .part L_0x560d09d0f7b0, 4, 1;
L_0x560d09cf8940 .part v0x560d09cb4ae0_0, 4, 1;
L_0x560d09cf8c10 .part L_0x774fda3b80b0, 5, 1;
L_0x560d09cf8d40 .part L_0x560d09d0f7b0, 5, 1;
L_0x560d09cf8fa0 .part v0x560d09cb4ae0_0, 5, 1;
L_0x560d09cf9310 .part L_0x774fda3b80b0, 6, 1;
L_0x560d09cf93b0 .part L_0x560d09d0f7b0, 6, 1;
L_0x560d09cf9620 .part v0x560d09cb4ae0_0, 6, 1;
L_0x560d09cf98f0 .part L_0x774fda3b80b0, 7, 1;
L_0x560d09cf9450 .part L_0x560d09d0f7b0, 7, 1;
L_0x560d09cf9c10 .part v0x560d09cb4ae0_0, 7, 1;
L_0x560d09cf9f10 .part L_0x774fda3b80b0, 8, 1;
L_0x560d09cf9fb0 .part L_0x560d09d0f7b0, 8, 1;
L_0x560d09cfa2f0 .part v0x560d09cb4ae0_0, 8, 1;
L_0x560d09cfa5c0 .part L_0x774fda3b80b0, 9, 1;
L_0x560d09cfa750 .part L_0x560d09d0f7b0, 9, 1;
L_0x560d09cfa9b0 .part v0x560d09cb4ae0_0, 9, 1;
L_0x560d09cfad80 .part L_0x774fda3b80b0, 10, 1;
L_0x560d09cfae20 .part L_0x560d09d0f7b0, 10, 1;
L_0x560d09cfb190 .part v0x560d09cb4ae0_0, 10, 1;
L_0x560d09cfb460 .part L_0x774fda3b80b0, 11, 1;
L_0x560d09cfb620 .part L_0x560d09d0f7b0, 11, 1;
L_0x560d09cfb880 .part v0x560d09cb4ae0_0, 11, 1;
L_0x560d09cfbb90 .part L_0x774fda3b80b0, 12, 1;
L_0x560d09cfbc30 .part L_0x560d09d0f7b0, 12, 1;
L_0x560d09cfbfa0 .part v0x560d09cb4ae0_0, 12, 1;
L_0x560d09cfc480 .part L_0x774fda3b80b0, 13, 1;
L_0x560d09cfbcd0 .part L_0x560d09d0f7b0, 13, 1;
L_0x560d09cfc9a0 .part v0x560d09cb4ae0_0, 13, 1;
L_0x560d09cfcdd0 .part L_0x774fda3b80b0, 14, 1;
L_0x560d09cfce70 .part L_0x560d09d0f7b0, 14, 1;
LS_0x560d09cfd240_0_0 .concat8 [ 1 1 1 1], L_0x560d09cf6ee0, L_0x560d09cf7500, L_0x560d09cf7af0, L_0x560d09cf8120;
LS_0x560d09cfd240_0_4 .concat8 [ 1 1 1 1], L_0x560d09cf8780, L_0x560d09cf8de0, L_0x560d09cf9040, L_0x560d09cf9a50;
LS_0x560d09cfd240_0_8 .concat8 [ 1 1 1 1], L_0x560d09cfa130, L_0x560d09cfa7f0, L_0x560d09cfafd0, L_0x560d09cfb6c0;
LS_0x560d09cfd240_0_12 .concat8 [ 1 1 1 1], L_0x560d09cfbe10, L_0x560d09cfbd70, L_0x560d09cfd080, L_0x560d09cfe0c0;
L_0x560d09cfd240 .concat8 [ 4 4 4 4], LS_0x560d09cfd240_0_0, LS_0x560d09cfd240_0_4, LS_0x560d09cfd240_0_8, LS_0x560d09cfd240_0_12;
L_0x560d09cfd790 .part v0x560d09cb4ae0_0, 14, 1;
L_0x560d09cfdbe0 .part L_0x774fda3b80b0, 15, 1;
L_0x560d09cfde90 .part L_0x560d09d0f7b0, 15, 1;
S_0x560d09c6c590 .scope module, "CORDIC_Rotation_Mode" "CORDIC_Rotation_top" 3 99, 4 21 0, S_0x560d09c6bf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 32 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /INPUT 16 "angle_in";
    .port_info 7 /INPUT 16 "microRot_dir_in";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 32 "x_out";
    .port_info 10 /OUTPUT 32 "y_out";
    .port_info 11 /OUTPUT 1 "output_valid_o";
P_0x560d09c6c790 .param/l "ANGLE_WIDTH" 0 4 24, +C4<00000000000000000000000000010000>;
P_0x560d09c6c7d0 .param/l "CORDIC_STAGES" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x560d09c6c810 .param/l "CORDIC_WIDTH" 0 4 23, +C4<00000000000000000000000000100110>;
P_0x560d09c6c850 .param/l "DATA_WIDTH" 0 4 22, +C4<00000000000000000000000000100000>;
L_0x560d09d03f40 .functor BUFZ 38, L_0x560d09d02070, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x560d09d07f50 .functor BUFZ 38, L_0x560d09d02160, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x560d09d07fc0 .functor BUFZ 1, v0x560d09cb8f60_0, C4<0>, C4<0>, C4<0>;
L_0x560d09d09aa0 .functor BUFZ 32, v0x560d09c8d0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560d09d09bd0 .functor BUFZ 32, v0x560d09c8d320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560d09d09cd0 .functor BUFZ 1, v0x560d09c8ce40_0, C4<0>, C4<0>, C4<0>;
v0x560d09c8df90_0 .net *"_ivl_143", 37 0, L_0x560d09d03f40;  1 drivers
v0x560d09c8e090_0 .net *"_ivl_147", 37 0, L_0x560d09d07f50;  1 drivers
v0x560d09c8e170_0 .net *"_ivl_151", 0 0, L_0x560d09d07fc0;  1 drivers
v0x560d09c8e230_0 .net/s "angle", 15 0, v0x560d09c6d8f0_0;  1 drivers
v0x560d09c8e340_0 .net/s "angle_in", 15 0, v0x560d09cb8db0_0;  alias, 1 drivers
v0x560d09c8e450_0 .net "angle_microRot_n", 0 0, L_0x774fda3b77b0;  alias, 1 drivers
v0x560d09c8e540_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c8e5e0_0 .net "downscale_vld", 0 0, v0x560d09c8ce40_0;  1 drivers
v0x560d09c8e680_0 .net "enable", 15 0, L_0x560d09d08bd0;  1 drivers
v0x560d09c8e720_0 .net "enable_in", 0 0, v0x560d09cb8f60_0;  alias, 1 drivers
v0x560d09c8e7c0_0 .net "microRot_dir", 15 0, L_0x560d09d076a0;  1 drivers
v0x560d09c8e880_0 .net "microRot_dir_in", 15 0, L_0x560d09cfd240;  alias, 1 drivers
v0x560d09c8e950_0 .net "micro_rot_quadChk_out", 15 0, L_0x560d09cf8370;  1 drivers
v0x560d09c8e9f0_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c8ea90_0 .net "output_valid_o", 0 0, L_0x560d09d09cd0;  alias, 1 drivers
v0x560d09c8eb50_0 .net "quad_in", 1 0, L_0x560d09d10fa0;  alias, 1 drivers
v0x560d09c8ec10_0 .net "rot_LastStage_opvld", 0 0, v0x560d09c7e2e0_0;  1 drivers
v0x560d09c8ecb0_0 .net "rot_active_o", 0 0, v0x560d09c7d330_0;  1 drivers
v0x560d09c8ed80_0 .net/s "rot_lastStage_xout", 37 0, v0x560d09c7e4d0_0;  1 drivers
v0x560d09c8ee70_0 .net/s "rot_lastStage_yout", 37 0, v0x560d09c7e690_0;  1 drivers
v0x560d09c8ef60_0 .net "rot_stage_xin", 607 0, L_0x560d09d08360;  1 drivers
v0x560d09c8f040_0 .net "rot_stage_yin", 607 0, L_0x560d09d08610;  1 drivers
v0x560d09c8f120_0 .net/s "x_downscale", 31 0, v0x560d09c8d0a0_0;  1 drivers
v0x560d09c8f1e0_0 .net/s "x_in", 31 0, v0x560d09cb9270_0;  alias, 1 drivers
v0x560d09c8f280_0 .net/s "x_out", 31 0, L_0x560d09d09aa0;  alias, 1 drivers
v0x560d09c8f340_0 .net/s "x_quadChk_out", 31 0, v0x560d09c6e260_0;  1 drivers
v0x560d09c8f450_0 .net/s "x_scaled_out", 37 0, v0x560d09c8dc40_0;  1 drivers
v0x560d09c8f560_0 .net/s "x_upscaled", 37 0, L_0x560d09d02070;  1 drivers
v0x560d09c8f620_0 .net/s "y_downscale", 31 0, v0x560d09c8d320_0;  1 drivers
v0x560d09c8f6c0_0 .net/s "y_in", 31 0, v0x560d09cb93d0_0;  alias, 1 drivers
v0x560d09c8f790_0 .net/s "y_out", 31 0, L_0x560d09d09bd0;  alias, 1 drivers
v0x560d09c8f850_0 .net/s "y_quadChk_out", 31 0, v0x560d09c6e420_0;  1 drivers
v0x560d09c8f960_0 .net/s "y_scaled_out", 37 0, v0x560d09c8de10_0;  1 drivers
v0x560d09c8fc80_0 .net/s "y_upscaled", 37 0, L_0x560d09d02160;  1 drivers
L_0x560d09cfe2a0 .part L_0x560d09d08bd0, 1, 1;
L_0x560d09cfe340 .part L_0x560d09d08360, 38, 38;
L_0x560d09cfe3e0 .part L_0x560d09d08610, 38, 38;
L_0x560d09cfe480 .part L_0x560d09d076a0, 1, 1;
L_0x560d09cfe570 .part L_0x560d09d08bd0, 2, 1;
L_0x560d09cfe660 .part L_0x560d09d08360, 76, 38;
L_0x560d09cfe750 .part L_0x560d09d08610, 76, 38;
L_0x560d09cfe840 .part L_0x560d09d076a0, 2, 1;
L_0x560d09cfe930 .part L_0x560d09d08bd0, 3, 1;
L_0x560d09cfe9d0 .part L_0x560d09d08360, 114, 38;
L_0x560d09cfea70 .part L_0x560d09d08610, 114, 38;
L_0x560d09cfeb10 .part L_0x560d09d076a0, 3, 1;
L_0x560d09cfec20 .part L_0x560d09d08bd0, 4, 1;
L_0x560d09cfecc0 .part L_0x560d09d08360, 152, 38;
L_0x560d09cfede0 .part L_0x560d09d08610, 152, 38;
L_0x560d09cfee80 .part L_0x560d09d076a0, 4, 1;
L_0x560d09cfefb0 .part L_0x560d09d08bd0, 5, 1;
L_0x560d09cff050 .part L_0x560d09d08360, 190, 38;
L_0x560d09cff190 .part L_0x560d09d08610, 190, 38;
L_0x560d09cff230 .part L_0x560d09d076a0, 5, 1;
L_0x560d09cff0f0 .part L_0x560d09d08bd0, 6, 1;
L_0x560d09cff3e0 .part L_0x560d09d08360, 228, 38;
L_0x560d09cff300 .part L_0x560d09d08610, 228, 38;
L_0x560d09cff5a0 .part L_0x560d09d076a0, 6, 1;
L_0x560d09cff4b0 .part L_0x560d09d08bd0, 7, 1;
L_0x560d09cff770 .part L_0x560d09d08360, 266, 38;
L_0x560d09cff670 .part L_0x560d09d08610, 266, 38;
L_0x560d09cff920 .part L_0x560d09d076a0, 7, 1;
L_0x560d09cff840 .part L_0x560d09d08bd0, 8, 1;
L_0x560d09cffae0 .part L_0x560d09d08360, 304, 38;
L_0x560d09cff9f0 .part L_0x560d09d08610, 304, 38;
L_0x560d09cffcb0 .part L_0x560d09d076a0, 8, 1;
L_0x560d09cffbb0 .part L_0x560d09d08bd0, 9, 1;
L_0x560d09cffe90 .part L_0x560d09d08360, 342, 38;
L_0x560d09d00050 .part L_0x560d09d08610, 342, 38;
L_0x560d09d00120 .part L_0x560d09d076a0, 9, 1;
L_0x560d09cfff30 .part L_0x560d09d08bd0, 10, 1;
L_0x560d09d00320 .part L_0x560d09d08360, 380, 38;
L_0x560d09d001f0 .part L_0x560d09d08610, 380, 38;
L_0x560d09d00500 .part L_0x560d09d076a0, 10, 1;
L_0x560d09d003c0 .part L_0x560d09d08bd0, 11, 1;
L_0x560d09d00460 .part L_0x560d09d08360, 418, 38;
L_0x560d09d00880 .part L_0x560d09d08610, 418, 38;
L_0x560d09d00950 .part L_0x560d09d076a0, 11, 1;
L_0x560d09d00720 .part L_0x560d09d08bd0, 12, 1;
L_0x560d09d00b90 .part L_0x560d09d08360, 456, 38;
L_0x560d09d00a20 .part L_0x560d09d08610, 456, 38;
L_0x560d09d00af0 .part L_0x560d09d076a0, 12, 1;
L_0x560d09d00dc0 .part L_0x560d09d08bd0, 13, 1;
L_0x560d09d00e60 .part L_0x560d09d08360, 494, 38;
L_0x560d09d010d0 .part L_0x560d09d08610, 494, 38;
L_0x560d09d011a0 .part L_0x560d09d076a0, 13, 1;
L_0x560d09d01420 .part L_0x560d09d08bd0, 14, 1;
L_0x560d09d014f0 .part L_0x560d09d08360, 532, 38;
L_0x560d09d01780 .part L_0x560d09d08610, 532, 38;
L_0x560d09d01850 .part L_0x560d09d076a0, 14, 1;
L_0x560d09d08030 .part L_0x560d09d08bd0, 0, 1;
L_0x560d09d080d0 .part L_0x560d09d08360, 0, 38;
L_0x560d09d01920 .part L_0x560d09d08610, 0, 38;
L_0x560d09d019c0 .part L_0x560d09d076a0, 0, 1;
LS_0x560d09d08360_0_0 .concat8 [ 38 38 38 38], L_0x560d09d03f40, v0x560d09c7d4d0_0, v0x560d09c6f2e0_0, v0x560d09c703c0_0;
LS_0x560d09d08360_0_4 .concat8 [ 38 38 38 38], v0x560d09c713c0_0, v0x560d09c72450_0, v0x560d09c734c0_0, v0x560d09c744f0_0;
LS_0x560d09d08360_0_8 .concat8 [ 38 38 38 38], v0x560d09c75520_0, v0x560d09c767b0_0, v0x560d09c776c0_0, v0x560d09c786f0_0;
LS_0x560d09d08360_0_12 .concat8 [ 38 38 38 38], v0x560d09c79720_0, v0x560d09c7a750_0, v0x560d09c7b780_0, v0x560d09c7c7b0_0;
L_0x560d09d08360 .concat8 [ 152 152 152 152], LS_0x560d09d08360_0_0, LS_0x560d09d08360_0_4, LS_0x560d09d08360_0_8, LS_0x560d09d08360_0_12;
LS_0x560d09d08610_0_0 .concat8 [ 38 38 38 38], L_0x560d09d07f50, v0x560d09c7d690_0, v0x560d09c6f4a0_0, v0x560d09c70580_0;
LS_0x560d09d08610_0_4 .concat8 [ 38 38 38 38], v0x560d09c71580_0, v0x560d09c72610_0, v0x560d09c73680_0, v0x560d09c746b0_0;
LS_0x560d09d08610_0_8 .concat8 [ 38 38 38 38], v0x560d09c756e0_0, v0x560d09c76970_0, v0x560d09c77880_0, v0x560d09c788b0_0;
LS_0x560d09d08610_0_12 .concat8 [ 38 38 38 38], v0x560d09c798e0_0, v0x560d09c7a910_0, v0x560d09c7b940_0, v0x560d09c7c970_0;
L_0x560d09d08610 .concat8 [ 152 152 152 152], LS_0x560d09d08610_0_0, LS_0x560d09d08610_0_4, LS_0x560d09d08610_0_8, LS_0x560d09d08610_0_12;
LS_0x560d09d08bd0_0_0 .concat8 [ 1 1 1 1], L_0x560d09d07fc0, v0x560d09c7d0b0_0, v0x560d09c6efa0_0, v0x560d09c70040_0;
LS_0x560d09d08bd0_0_4 .concat8 [ 1 1 1 1], v0x560d09c71060_0, v0x560d09c720b0_0, v0x560d09c73160_0, v0x560d09c74190_0;
LS_0x560d09d08bd0_0_8 .concat8 [ 1 1 1 1], v0x560d09c751c0_0, v0x560d09c76340_0, v0x560d09c77360_0, v0x560d09c78390_0;
LS_0x560d09d08bd0_0_12 .concat8 [ 1 1 1 1], v0x560d09c793c0_0, v0x560d09c7a3f0_0, v0x560d09c7b420_0, v0x560d09c7c450_0;
L_0x560d09d08bd0 .concat8 [ 4 4 4 4], LS_0x560d09d08bd0_0_0, LS_0x560d09d08bd0_0_4, LS_0x560d09d08bd0_0_8, LS_0x560d09d08bd0_0_12;
L_0x560d09d090f0 .part L_0x560d09d08bd0, 15, 1;
L_0x560d09d093d0 .part L_0x560d09d08360, 570, 38;
L_0x560d09d094a0 .part L_0x560d09d08610, 570, 38;
L_0x560d09d09790 .part L_0x560d09d076a0, 15, 1;
S_0x560d09c6cb70 .scope module, "Quad" "quad_chk" 4 71, 5 21 0, S_0x560d09c6c590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 32 "x_in";
    .port_info 3 /INPUT 32 "y_in";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 1 "angle_microRot_n";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 32 "x_out";
    .port_info 10 /OUTPUT 32 "y_out";
    .port_info 11 /OUTPUT 16 "angle_out";
    .port_info 12 /OUTPUT 16 "micro_rot_out";
P_0x560d09a7ea80 .param/l "ANGLE_WIDTH" 0 5 23, +C4<00000000000000000000000000010000>;
P_0x560d09a7eac0 .param/l "CORDIC_STAGES" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x560d09a7eb00 .param/l "DATA_WIDTH" 0 5 22, +C4<00000000000000000000000000100000>;
L_0x560d09cfebb0 .functor XOR 1, L_0x560d09d01c90, L_0x560d09d01d60, C4<0>, C4<0>;
L_0x560d09cf8370 .functor XOR 16, L_0x560d09d01fd0, L_0x560d09cfd240, C4<0000000000000000>, C4<0000000000000000>;
L_0x560d09d110a0 .functor BUFT 2, L_0x560d09d01af0, C4<00>, C4<00>, C4<00>;
v0x560d09c6cfd0_0 .net *"_ivl_1", 1 0, L_0x560d09d01af0;  1 drivers
v0x560d09c6d0d0_0 .net *"_ivl_10", 1 0, L_0x560d09d01e90;  1 drivers
v0x560d09c6d1b0_0 .net *"_ivl_15", 0 0, L_0x560d09d01f30;  1 drivers
v0x560d09c6d2a0_0 .net *"_ivl_16", 15 0, L_0x560d09d01fd0;  1 drivers
v0x560d09c6d380_0 .net *"_ivl_3", 0 0, L_0x560d09d01bc0;  1 drivers
v0x560d09c6d4b0_0 .net *"_ivl_5", 0 0, L_0x560d09d01c90;  1 drivers
v0x560d09c6d590_0 .net *"_ivl_7", 0 0, L_0x560d09d01d60;  1 drivers
v0x560d09c6d670_0 .net *"_ivl_8", 0 0, L_0x560d09cfebb0;  1 drivers
v0x560d09c6d750_0 .net/s "angle_in", 15 0, v0x560d09cb8db0_0;  alias, 1 drivers
v0x560d09c6d830_0 .net "angle_microRot_n", 0 0, L_0x774fda3b77b0;  alias, 1 drivers
v0x560d09c6d8f0_0 .var/s "angle_out", 15 0;
v0x560d09c6d9d0_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c6da90_0 .net "enable", 0 0, v0x560d09cb8f60_0;  alias, 1 drivers
v0x560d09c6db50_0 .net "micro_rot_in", 15 0, L_0x560d09cfd240;  alias, 1 drivers
v0x560d09c6dc30_0 .net "micro_rot_out", 15 0, L_0x560d09cf8370;  alias, 1 drivers
v0x560d09c6dd10_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c6ddd0_0 .net "quad", 1 0, L_0x560d09d110a0;  1 drivers
v0x560d09c6dfc0_0 .net "quad_in", 1 0, L_0x560d09d10fa0;  alias, 1 drivers
v0x560d09c6e0a0_0 .var "quad_r", 14 0;
v0x560d09c6e180_0 .net/s "x_in", 31 0, v0x560d09cb9270_0;  alias, 1 drivers
v0x560d09c6e260_0 .var/s "x_out", 31 0;
v0x560d09c6e340_0 .net/s "y_in", 31 0, v0x560d09cb93d0_0;  alias, 1 drivers
v0x560d09c6e420_0 .var/s "y_out", 31 0;
E_0x560d09bd4a70/0 .event anyedge, v0x560d09c6da90_0, v0x560d09c6ddd0_0, v0x560d09c6e180_0, v0x560d09c6e340_0;
E_0x560d09bd4a70/1 .event anyedge, v0x560d09c6d750_0;
E_0x560d09bd4a70 .event/or E_0x560d09bd4a70/0, E_0x560d09bd4a70/1;
E_0x560d09bd44c0/0 .event negedge, v0x560d09c6dd10_0;
E_0x560d09bd44c0/1 .event posedge, v0x560d09c6d9d0_0;
E_0x560d09bd44c0 .event/or E_0x560d09bd44c0/0, E_0x560d09bd44c0/1;
L_0x560d09d01af0 .part v0x560d09cb8db0_0, 14, 2;
L_0x560d09d01bc0 .part L_0x560d09d10fa0, 1, 1;
L_0x560d09d01c90 .part L_0x560d09d10fa0, 1, 1;
L_0x560d09d01d60 .part L_0x560d09d10fa0, 0, 1;
L_0x560d09d01e90 .concat [ 1 1 0 0], L_0x560d09cfebb0, L_0x560d09d01bc0;
L_0x560d09d01f30 .part L_0x560d09d110a0, 0, 1;
L_0x560d09d01fd0 .concat [ 1 15 0 0], L_0x560d09d01f30, v0x560d09c6e0a0_0;
S_0x560d09c6e710 .scope generate, "Rot_Stage[1]" "Rot_Stage[1]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c6e8e0 .param/l "i" 1 4 136, +C4<01>;
S_0x560d09c6e9a0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c6e710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c6c1e0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c6c220 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000001>;
v0x560d09c6ee10_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c6ef00_0 .net "enable", 0 0, L_0x560d09cfe2a0;  1 drivers
v0x560d09c6efa0_0 .var "enable_next", 0 0;
v0x560d09c6f070_0 .net "microRot_dir_in", 0 0, L_0x560d09cfe480;  1 drivers
v0x560d09c6f130_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c6f220_0 .net/s "x_in", 37 0, L_0x560d09cfe340;  1 drivers
v0x560d09c6f2e0_0 .var/s "x_out", 37 0;
v0x560d09c6f3c0_0 .net/s "y_in", 37 0, L_0x560d09cfe3e0;  1 drivers
v0x560d09c6f4a0_0 .var/s "y_out", 37 0;
S_0x560d09c6f6a0 .scope generate, "Rot_Stage[2]" "Rot_Stage[2]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c6f880 .param/l "i" 1 4 136, +C4<010>;
S_0x560d09c6f940 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c6f6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c6fb20 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c6fb60 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000010>;
v0x560d09c6fe70_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c6ff80_0 .net "enable", 0 0, L_0x560d09cfe570;  1 drivers
v0x560d09c70040_0 .var "enable_next", 0 0;
v0x560d09c700e0_0 .net "microRot_dir_in", 0 0, L_0x560d09cfe840;  1 drivers
v0x560d09c701a0_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c702e0_0 .net/s "x_in", 37 0, L_0x560d09cfe660;  1 drivers
v0x560d09c703c0_0 .var/s "x_out", 37 0;
v0x560d09c704a0_0 .net/s "y_in", 37 0, L_0x560d09cfe750;  1 drivers
v0x560d09c70580_0 .var/s "y_out", 37 0;
S_0x560d09c70780 .scope generate, "Rot_Stage[3]" "Rot_Stage[3]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c70930 .param/l "i" 1 4 136, +C4<011>;
S_0x560d09c70a10 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c70780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c70bf0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c70c30 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000011>;
v0x560d09c70ee0_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c70fa0_0 .net "enable", 0 0, L_0x560d09cfe930;  1 drivers
v0x560d09c71060_0 .var "enable_next", 0 0;
v0x560d09c71130_0 .net "microRot_dir_in", 0 0, L_0x560d09cfeb10;  1 drivers
v0x560d09c711f0_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c712e0_0 .net/s "x_in", 37 0, L_0x560d09cfe9d0;  1 drivers
v0x560d09c713c0_0 .var/s "x_out", 37 0;
v0x560d09c714a0_0 .net/s "y_in", 37 0, L_0x560d09cfea70;  1 drivers
v0x560d09c71580_0 .var/s "y_out", 37 0;
S_0x560d09c71780 .scope generate, "Rot_Stage[4]" "Rot_Stage[4]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c71980 .param/l "i" 1 4 136, +C4<0100>;
S_0x560d09c71a60 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c71780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c71c40 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c71c80 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000100>;
v0x560d09c71f30_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c71ff0_0 .net "enable", 0 0, L_0x560d09cfec20;  1 drivers
v0x560d09c720b0_0 .var "enable_next", 0 0;
v0x560d09c72180_0 .net "microRot_dir_in", 0 0, L_0x560d09cfee80;  1 drivers
v0x560d09c72240_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c72370_0 .net/s "x_in", 37 0, L_0x560d09cfecc0;  1 drivers
v0x560d09c72450_0 .var/s "x_out", 37 0;
v0x560d09c72530_0 .net/s "y_in", 37 0, L_0x560d09cfede0;  1 drivers
v0x560d09c72610_0 .var/s "y_out", 37 0;
S_0x560d09c728a0 .scope generate, "Rot_Stage[5]" "Rot_Stage[5]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c70290 .param/l "i" 1 4 136, +C4<0101>;
S_0x560d09c72ae0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c728a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c72cc0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c72d00 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000101>;
v0x560d09c72fe0_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c730a0_0 .net "enable", 0 0, L_0x560d09cfefb0;  1 drivers
v0x560d09c73160_0 .var "enable_next", 0 0;
v0x560d09c73230_0 .net "microRot_dir_in", 0 0, L_0x560d09cff230;  1 drivers
v0x560d09c732f0_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c733e0_0 .net/s "x_in", 37 0, L_0x560d09cff050;  1 drivers
v0x560d09c734c0_0 .var/s "x_out", 37 0;
v0x560d09c735a0_0 .net/s "y_in", 37 0, L_0x560d09cff190;  1 drivers
v0x560d09c73680_0 .var/s "y_out", 37 0;
S_0x560d09c73880 .scope generate, "Rot_Stage[6]" "Rot_Stage[6]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c73a30 .param/l "i" 1 4 136, +C4<0110>;
S_0x560d09c73b10 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c73880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c73cf0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c73d30 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000110>;
v0x560d09c74010_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c740d0_0 .net "enable", 0 0, L_0x560d09cff0f0;  1 drivers
v0x560d09c74190_0 .var "enable_next", 0 0;
v0x560d09c74260_0 .net "microRot_dir_in", 0 0, L_0x560d09cff5a0;  1 drivers
v0x560d09c74320_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c74410_0 .net/s "x_in", 37 0, L_0x560d09cff3e0;  1 drivers
v0x560d09c744f0_0 .var/s "x_out", 37 0;
v0x560d09c745d0_0 .net/s "y_in", 37 0, L_0x560d09cff300;  1 drivers
v0x560d09c746b0_0 .var/s "y_out", 37 0;
S_0x560d09c748b0 .scope generate, "Rot_Stage[7]" "Rot_Stage[7]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c74a60 .param/l "i" 1 4 136, +C4<0111>;
S_0x560d09c74b40 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c748b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c74d20 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c74d60 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000111>;
v0x560d09c75040_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c75100_0 .net "enable", 0 0, L_0x560d09cff4b0;  1 drivers
v0x560d09c751c0_0 .var "enable_next", 0 0;
v0x560d09c75290_0 .net "microRot_dir_in", 0 0, L_0x560d09cff920;  1 drivers
v0x560d09c75350_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c75440_0 .net/s "x_in", 37 0, L_0x560d09cff770;  1 drivers
v0x560d09c75520_0 .var/s "x_out", 37 0;
v0x560d09c75600_0 .net/s "y_in", 37 0, L_0x560d09cff670;  1 drivers
v0x560d09c756e0_0 .var/s "y_out", 37 0;
S_0x560d09c758e0 .scope generate, "Rot_Stage[8]" "Rot_Stage[8]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c71930 .param/l "i" 1 4 136, +C4<01000>;
S_0x560d09c75bb0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c758e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c75d90 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c75dd0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001000>;
v0x560d09c760b0_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c76280_0 .net "enable", 0 0, L_0x560d09cff840;  1 drivers
v0x560d09c76340_0 .var "enable_next", 0 0;
v0x560d09c76410_0 .net "microRot_dir_in", 0 0, L_0x560d09cffcb0;  1 drivers
v0x560d09c764d0_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c766d0_0 .net/s "x_in", 37 0, L_0x560d09cffae0;  1 drivers
v0x560d09c767b0_0 .var/s "x_out", 37 0;
v0x560d09c76890_0 .net/s "y_in", 37 0, L_0x560d09cff9f0;  1 drivers
v0x560d09c76970_0 .var/s "y_out", 37 0;
S_0x560d09c76b70 .scope generate, "Rot_Stage[9]" "Rot_Stage[9]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c76d20 .param/l "i" 1 4 136, +C4<01001>;
S_0x560d09c76e00 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c76b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c71d20 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c71d60 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001001>;
v0x560d09c771e0_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c772a0_0 .net "enable", 0 0, L_0x560d09cffbb0;  1 drivers
v0x560d09c77360_0 .var "enable_next", 0 0;
v0x560d09c77430_0 .net "microRot_dir_in", 0 0, L_0x560d09d00120;  1 drivers
v0x560d09c774f0_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c775e0_0 .net/s "x_in", 37 0, L_0x560d09cffe90;  1 drivers
v0x560d09c776c0_0 .var/s "x_out", 37 0;
v0x560d09c777a0_0 .net/s "y_in", 37 0, L_0x560d09d00050;  1 drivers
v0x560d09c77880_0 .var/s "y_out", 37 0;
S_0x560d09c77a80 .scope generate, "Rot_Stage[10]" "Rot_Stage[10]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c77c30 .param/l "i" 1 4 136, +C4<01010>;
S_0x560d09c77d10 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c77a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c77ef0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c77f30 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001010>;
v0x560d09c78210_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c782d0_0 .net "enable", 0 0, L_0x560d09cfff30;  1 drivers
v0x560d09c78390_0 .var "enable_next", 0 0;
v0x560d09c78460_0 .net "microRot_dir_in", 0 0, L_0x560d09d00500;  1 drivers
v0x560d09c78520_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c78610_0 .net/s "x_in", 37 0, L_0x560d09d00320;  1 drivers
v0x560d09c786f0_0 .var/s "x_out", 37 0;
v0x560d09c787d0_0 .net/s "y_in", 37 0, L_0x560d09d001f0;  1 drivers
v0x560d09c788b0_0 .var/s "y_out", 37 0;
S_0x560d09c78ab0 .scope generate, "Rot_Stage[11]" "Rot_Stage[11]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c78c60 .param/l "i" 1 4 136, +C4<01011>;
S_0x560d09c78d40 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c78ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c78f20 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c78f60 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001011>;
v0x560d09c79240_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c79300_0 .net "enable", 0 0, L_0x560d09d003c0;  1 drivers
v0x560d09c793c0_0 .var "enable_next", 0 0;
v0x560d09c79490_0 .net "microRot_dir_in", 0 0, L_0x560d09d00950;  1 drivers
v0x560d09c79550_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c79640_0 .net/s "x_in", 37 0, L_0x560d09d00460;  1 drivers
v0x560d09c79720_0 .var/s "x_out", 37 0;
v0x560d09c79800_0 .net/s "y_in", 37 0, L_0x560d09d00880;  1 drivers
v0x560d09c798e0_0 .var/s "y_out", 37 0;
S_0x560d09c79ae0 .scope generate, "Rot_Stage[12]" "Rot_Stage[12]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c79c90 .param/l "i" 1 4 136, +C4<01100>;
S_0x560d09c79d70 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c79ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c79f50 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c79f90 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001100>;
v0x560d09c7a270_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c7a330_0 .net "enable", 0 0, L_0x560d09d00720;  1 drivers
v0x560d09c7a3f0_0 .var "enable_next", 0 0;
v0x560d09c7a4c0_0 .net "microRot_dir_in", 0 0, L_0x560d09d00af0;  1 drivers
v0x560d09c7a580_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c7a670_0 .net/s "x_in", 37 0, L_0x560d09d00b90;  1 drivers
v0x560d09c7a750_0 .var/s "x_out", 37 0;
v0x560d09c7a830_0 .net/s "y_in", 37 0, L_0x560d09d00a20;  1 drivers
v0x560d09c7a910_0 .var/s "y_out", 37 0;
S_0x560d09c7ab10 .scope generate, "Rot_Stage[13]" "Rot_Stage[13]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c7acc0 .param/l "i" 1 4 136, +C4<01101>;
S_0x560d09c7ada0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c7ab10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c7af80 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c7afc0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001101>;
v0x560d09c7b2a0_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c7b360_0 .net "enable", 0 0, L_0x560d09d00dc0;  1 drivers
v0x560d09c7b420_0 .var "enable_next", 0 0;
v0x560d09c7b4f0_0 .net "microRot_dir_in", 0 0, L_0x560d09d011a0;  1 drivers
v0x560d09c7b5b0_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c7b6a0_0 .net/s "x_in", 37 0, L_0x560d09d00e60;  1 drivers
v0x560d09c7b780_0 .var/s "x_out", 37 0;
v0x560d09c7b860_0 .net/s "y_in", 37 0, L_0x560d09d010d0;  1 drivers
v0x560d09c7b940_0 .var/s "y_out", 37 0;
S_0x560d09c7bb40 .scope generate, "Rot_Stage[14]" "Rot_Stage[14]" 4 136, 4 136 0, S_0x560d09c6c590;
 .timescale -9 -12;
P_0x560d09c7bcf0 .param/l "i" 1 4 136, +C4<01110>;
S_0x560d09c7bdd0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x560d09c7bb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x560d09c7bfb0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x560d09c7bff0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001110>;
v0x560d09c7c2d0_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c7c390_0 .net "enable", 0 0, L_0x560d09d01420;  1 drivers
v0x560d09c7c450_0 .var "enable_next", 0 0;
v0x560d09c7c520_0 .net "microRot_dir_in", 0 0, L_0x560d09d01850;  1 drivers
v0x560d09c7c5e0_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c7c6d0_0 .net/s "x_in", 37 0, L_0x560d09d014f0;  1 drivers
v0x560d09c7c7b0_0 .var/s "x_out", 37 0;
v0x560d09c7c890_0 .net/s "y_in", 37 0, L_0x560d09d01780;  1 drivers
v0x560d09c7c970_0 .var/s "y_out", 37 0;
S_0x560d09c7cb70 .scope module, "Rot_Stage_0" "rot_block_first_stage" 4 121, 7 22 0, S_0x560d09c6c590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
    .port_info 9 /OUTPUT 1 "rot_active";
P_0x560d09c7cd00 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
v0x560d09c7cf30_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c7cff0_0 .net "enable", 0 0, L_0x560d09d08030;  1 drivers
v0x560d09c7d0b0_0 .var "enable_next", 0 0;
v0x560d09c7d180_0 .net "microRot_dir_in", 0 0, L_0x560d09d019c0;  1 drivers
v0x560d09c7d240_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c7d330_0 .var "rot_active", 0 0;
v0x560d09c7d3f0_0 .net/s "x_in", 37 0, L_0x560d09d080d0;  1 drivers
v0x560d09c7d4d0_0 .var/s "x_out", 37 0;
v0x560d09c7d5b0_0 .net/s "y_in", 37 0, L_0x560d09d01920;  1 drivers
v0x560d09c7d690_0 .var/s "y_out", 37 0;
S_0x560d09c7d8b0 .scope module, "Rot_Stage_Last" "rot_block_last_stage" 4 156, 8 22 0, S_0x560d09c6c590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "op_valid";
P_0x560d09c75a90 .param/l "CORDIC_WIDTH" 0 8 23, +C4<00000000000000000000000000100110>;
P_0x560d09c75ad0 .param/l "MICRO_ROT_STAGE" 0 8 24, +C4<00000000000000000000000000001111>;
v0x560d09c7dde0_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c7dea0_0 .net "enable", 0 0, L_0x560d09d090f0;  1 drivers
v0x560d09c7df60_0 .net "microRot_dir_in", 0 0, L_0x560d09d09790;  1 drivers
v0x560d09c7e030_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c7e2e0_0 .var "op_valid", 0 0;
v0x560d09c7e3f0_0 .net/s "x_in", 37 0, L_0x560d09d093d0;  1 drivers
v0x560d09c7e4d0_0 .var/s "x_out", 37 0;
v0x560d09c7e5b0_0 .net/s "y_in", 37 0, L_0x560d09d094a0;  1 drivers
v0x560d09c7e690_0 .var/s "y_out", 37 0;
S_0x560d09c7e890 .scope module, "ip_up" "ip_upscale" 4 90, 9 21 0, S_0x560d09c6c590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x_in";
    .port_info 1 /INPUT 32 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 38 "x_out";
    .port_info 4 /OUTPUT 38 "y_out";
P_0x560d09c7ea20 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000100110>;
P_0x560d09c7ea60 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000100000>;
L_0x774fda3b7d50 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560d09c7ecc0_0 .net/2u *"_ivl_0", 5 0, L_0x774fda3b7d50;  1 drivers
L_0x774fda3b7d98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560d09c7edc0_0 .net/2u *"_ivl_4", 5 0, L_0x774fda3b7d98;  1 drivers
v0x560d09c7eea0_0 .net "enable", 0 0, v0x560d09cb8f60_0;  alias, 1 drivers
v0x560d09c7efa0_0 .net "x_in", 31 0, v0x560d09c6e260_0;  alias, 1 drivers
v0x560d09c7f070_0 .net "x_out", 37 0, L_0x560d09d02070;  alias, 1 drivers
v0x560d09c7f160_0 .net "y_in", 31 0, v0x560d09c6e420_0;  alias, 1 drivers
v0x560d09c7f220_0 .net "y_out", 37 0, L_0x560d09d02160;  alias, 1 drivers
L_0x560d09d02070 .concat [ 6 32 0 0], L_0x774fda3b7d50, v0x560d09c6e260_0;
L_0x560d09d02160 .concat [ 6 32 0 0], L_0x774fda3b7d98, v0x560d09c6e420_0;
S_0x560d09c7f3b0 .scope module, "microRot_Gen" "micro_rot_gen" 4 104, 10 22 0, S_0x560d09c6c590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /OUTPUT 16 "micro_rot_out";
P_0x560d09c7eb00 .param/l "ANGLE_WIDTH" 0 10 23, +C4<00000000000000000000000000010000>;
P_0x560d09c7eb40 .param/l "CORDIC_STAGES" 0 10 24, +C4<00000000000000000000000000010000>;
L_0x560d09d11160 .functor BUFT 1, L_0x560d09d07520, C4<0>, C4<0>, C4<0>;
v0x560d09c8b8d0_0 .net *"_ivl_109", 0 0, L_0x560d09d06b30;  1 drivers
v0x560d09c8b9d0_0 .net *"_ivl_114", 0 0, L_0x560d09d07520;  1 drivers
v0x560d09c8bab0_0 .net *"_ivl_116", 0 0, L_0x560d09d075c0;  1 drivers
v0x560d09c8bba0_0 .net *"_ivl_117", 0 0, L_0x560d09d11160;  1 drivers
v0x560d09c8bc80 .array/s "angle_diff", 0 14, 15 0;
v0x560d09c8bff0_0 .net/s "angle_in", 15 0, v0x560d09c6d8f0_0;  alias, 1 drivers
v0x560d09c8c0b0_0 .net "angle_microRot_n", 0 0, L_0x774fda3b77b0;  alias, 1 drivers
v0x560d09c8c180_0 .var "angle_microRot_n_r", 14 0;
v0x560d09c8c220 .array "atan", 0 15, 15 0;
v0x560d09c8c2e0_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c8c380_0 .net "enable_in", 0 0, v0x560d09cb8f60_0;  alias, 1 drivers
v0x560d09c8c420_0 .net "micro_rot", 15 0, L_0x560d09d06dc0;  1 drivers
v0x560d09c8c500_0 .net "micro_rot_in", 15 0, L_0x560d09cf8370;  alias, 1 drivers
v0x560d09c8c5c0_0 .net "micro_rot_out", 15 0, L_0x560d09d076a0;  alias, 1 drivers
v0x560d09c8c680_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
E_0x560d09c7f6f0 .event posedge, v0x560d09c6d9d0_0;
L_0x560d09d030e0 .part v0x560d09c8c180_0, 0, 1;
L_0x560d09d031e0 .part L_0x560d09d06dc0, 1, 1;
L_0x560d09d032e0 .part L_0x560d09cf8370, 1, 1;
L_0x560d09d03520 .part v0x560d09c8c180_0, 1, 1;
L_0x560d09d03640 .part L_0x560d09d06dc0, 2, 1;
L_0x560d09d03730 .part L_0x560d09cf8370, 2, 1;
L_0x560d09d039a0 .part v0x560d09c8c180_0, 2, 1;
L_0x560d09d03a40 .part L_0x560d09d06dc0, 3, 1;
L_0x560d09d03b30 .part L_0x560d09cf8370, 3, 1;
L_0x560d09d03d60 .part v0x560d09c8c180_0, 3, 1;
L_0x560d09d03e00 .part L_0x560d09d06dc0, 4, 1;
L_0x560d09d03ea0 .part L_0x560d09cf8370, 4, 1;
L_0x560d09d04050 .part v0x560d09c8c180_0, 4, 1;
L_0x560d09d040f0 .part L_0x560d09d06dc0, 5, 1;
L_0x560d09d04190 .part L_0x560d09cf8370, 5, 1;
L_0x560d09d043f0 .part v0x560d09c8c180_0, 5, 1;
L_0x560d09d04520 .part L_0x560d09d06dc0, 6, 1;
L_0x560d09d045c0 .part L_0x560d09cf8370, 6, 1;
L_0x560d09d048c0 .part v0x560d09c8c180_0, 6, 1;
L_0x560d09d04960 .part L_0x560d09d06dc0, 7, 1;
L_0x560d09d04660 .part L_0x560d09cf8370, 7, 1;
L_0x560d09d04c70 .part v0x560d09c8c180_0, 7, 1;
L_0x560d09d04a00 .part L_0x560d09d06dc0, 8, 1;
L_0x560d09d04dd0 .part L_0x560d09cf8370, 8, 1;
L_0x560d09d05060 .part v0x560d09c8c180_0, 8, 1;
L_0x560d09d05100 .part L_0x560d09d06dc0, 9, 1;
L_0x560d09d04e70 .part L_0x560d09cf8370, 9, 1;
L_0x560d09d05410 .part v0x560d09c8c180_0, 9, 1;
L_0x560d09d051a0 .part L_0x560d09d06dc0, 10, 1;
L_0x560d09d055a0 .part L_0x560d09cf8370, 10, 1;
L_0x560d09d057e0 .part v0x560d09c8c180_0, 10, 1;
L_0x560d09d05880 .part L_0x560d09d06dc0, 11, 1;
L_0x560d09d05640 .part L_0x560d09cf8370, 11, 1;
L_0x560d09d05bc0 .part v0x560d09c8c180_0, 11, 1;
L_0x560d09d05d80 .part L_0x560d09d06dc0, 12, 1;
L_0x560d09d05e20 .part L_0x560d09cf8370, 12, 1;
L_0x560d09d06090 .part v0x560d09c8c180_0, 12, 1;
L_0x560d09d06130 .part L_0x560d09d06dc0, 13, 1;
L_0x560d09d05ec0 .part L_0x560d09cf8370, 13, 1;
L_0x560d09d06660 .part v0x560d09c8c180_0, 13, 1;
L_0x560d09d061d0 .part L_0x560d09d06dc0, 14, 1;
L_0x560d09d06270 .part L_0x560d09cf8370, 14, 1;
L_0x560d09d069f0 .part v0x560d09c8c180_0, 14, 1;
L_0x560d09d06a90 .part L_0x560d09d06dc0, 15, 1;
L_0x560d09d06700 .part L_0x560d09cf8370, 15, 1;
LS_0x560d09d06dc0_0_0 .concat8 [ 1 1 1 1], L_0x560d09d06b30, L_0x560d09d022a0, L_0x560d09d02340, L_0x560d09d023e0;
LS_0x560d09d06dc0_0_4 .concat8 [ 1 1 1 1], L_0x560d09d024e0, L_0x560d09d025e0, L_0x560d09d026e0, L_0x560d09d027e0;
LS_0x560d09d06dc0_0_8 .concat8 [ 1 1 1 1], L_0x560d09d028e0, L_0x560d09d029e0, L_0x560d09d02ae0, L_0x560d09d02be0;
LS_0x560d09d06dc0_0_12 .concat8 [ 1 1 1 1], L_0x560d09d02ce0, L_0x560d09d02de0, L_0x560d09d02ee0, L_0x560d09d02fe0;
L_0x560d09d06dc0 .concat8 [ 4 4 4 4], LS_0x560d09d06dc0_0_0, LS_0x560d09d06dc0_0_4, LS_0x560d09d06dc0_0_8, LS_0x560d09d06dc0_0_12;
L_0x560d09d06b30 .part v0x560d09c6d8f0_0, 15, 1;
LS_0x560d09d076a0_0_0 .concat8 [ 1 1 1 1], L_0x560d09d11160, L_0x560d09d033b0, L_0x560d09d03810, L_0x560d09d03bd0;
LS_0x560d09d076a0_0_4 .concat8 [ 1 1 1 1], L_0x560d09d03fb0, L_0x560d09d04230, L_0x560d09d04700, L_0x560d09d04ab0;
LS_0x560d09d076a0_0_8 .concat8 [ 1 1 1 1], L_0x560d09d04d10, L_0x560d09d05280, L_0x560d09d054b0, L_0x560d09d05a30;
LS_0x560d09d076a0_0_12 .concat8 [ 1 1 1 1], L_0x560d09d05c60, L_0x560d09d06520, L_0x560d09d06860, L_0x560d09d067a0;
L_0x560d09d076a0 .concat8 [ 4 4 4 4], LS_0x560d09d076a0_0_0, LS_0x560d09d076a0_0_4, LS_0x560d09d076a0_0_8, LS_0x560d09d076a0_0_12;
L_0x560d09d07520 .part L_0x560d09d06dc0, 0, 1;
L_0x560d09d075c0 .part L_0x560d09cf8370, 0, 1;
S_0x560d09c7f770 .scope generate, "genblk_CRM_angle_diff[1]" "genblk_CRM_angle_diff[1]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c7f990 .param/l "i" 1 10 82, +C4<01>;
S_0x560d09c7fa70 .scope generate, "genblk_CRM_angle_diff[2]" "genblk_CRM_angle_diff[2]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c7fc70 .param/l "i" 1 10 82, +C4<010>;
S_0x560d09c7fd30 .scope generate, "genblk_CRM_angle_diff[3]" "genblk_CRM_angle_diff[3]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c7ff40 .param/l "i" 1 10 82, +C4<011>;
S_0x560d09c80000 .scope generate, "genblk_CRM_angle_diff[4]" "genblk_CRM_angle_diff[4]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c801e0 .param/l "i" 1 10 82, +C4<0100>;
S_0x560d09c802c0 .scope generate, "genblk_CRM_angle_diff[5]" "genblk_CRM_angle_diff[5]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c804f0 .param/l "i" 1 10 82, +C4<0101>;
S_0x560d09c805d0 .scope generate, "genblk_CRM_angle_diff[6]" "genblk_CRM_angle_diff[6]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c807b0 .param/l "i" 1 10 82, +C4<0110>;
S_0x560d09c80890 .scope generate, "genblk_CRM_angle_diff[7]" "genblk_CRM_angle_diff[7]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c80a70 .param/l "i" 1 10 82, +C4<0111>;
S_0x560d09c80b50 .scope generate, "genblk_CRM_angle_diff[8]" "genblk_CRM_angle_diff[8]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c80d30 .param/l "i" 1 10 82, +C4<01000>;
S_0x560d09c80e10 .scope generate, "genblk_CRM_angle_diff[9]" "genblk_CRM_angle_diff[9]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c804a0 .param/l "i" 1 10 82, +C4<01001>;
S_0x560d09c81080 .scope generate, "genblk_CRM_angle_diff[10]" "genblk_CRM_angle_diff[10]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c81260 .param/l "i" 1 10 82, +C4<01010>;
S_0x560d09c81340 .scope generate, "genblk_CRM_angle_diff[11]" "genblk_CRM_angle_diff[11]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c81520 .param/l "i" 1 10 82, +C4<01011>;
S_0x560d09c81600 .scope generate, "genblk_CRM_angle_diff[12]" "genblk_CRM_angle_diff[12]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c817e0 .param/l "i" 1 10 82, +C4<01100>;
S_0x560d09c818c0 .scope generate, "genblk_CRM_angle_diff[13]" "genblk_CRM_angle_diff[13]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c81aa0 .param/l "i" 1 10 82, +C4<01101>;
S_0x560d09c81b80 .scope generate, "genblk_CRM_angle_diff[14]" "genblk_CRM_angle_diff[14]" 10 82, 10 82 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c81d60 .param/l "i" 1 10 82, +C4<01110>;
S_0x560d09c81e40 .scope generate, "genblk_microRot_angle_direct[1]" "genblk_microRot_angle_direct[1]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c82020 .param/l "i" 1 10 100, +C4<01>;
v0x560d09c82100_0 .net *"_ivl_2", 0 0, L_0x560d09d022a0;  1 drivers
v0x560d09c8bc80_0 .array/port v0x560d09c8bc80, 0;
L_0x560d09d022a0 .part v0x560d09c8bc80_0, 15, 1;
S_0x560d09c821e0 .scope generate, "genblk_microRot_angle_direct[2]" "genblk_microRot_angle_direct[2]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c823e0 .param/l "i" 1 10 100, +C4<010>;
v0x560d09c824c0_0 .net *"_ivl_2", 0 0, L_0x560d09d02340;  1 drivers
v0x560d09c8bc80_1 .array/port v0x560d09c8bc80, 1;
L_0x560d09d02340 .part v0x560d09c8bc80_1, 15, 1;
S_0x560d09c825a0 .scope generate, "genblk_microRot_angle_direct[3]" "genblk_microRot_angle_direct[3]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c827a0 .param/l "i" 1 10 100, +C4<011>;
v0x560d09c82880_0 .net *"_ivl_2", 0 0, L_0x560d09d023e0;  1 drivers
v0x560d09c8bc80_2 .array/port v0x560d09c8bc80, 2;
L_0x560d09d023e0 .part v0x560d09c8bc80_2, 15, 1;
S_0x560d09c82960 .scope generate, "genblk_microRot_angle_direct[4]" "genblk_microRot_angle_direct[4]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c82b60 .param/l "i" 1 10 100, +C4<0100>;
v0x560d09c82c40_0 .net *"_ivl_2", 0 0, L_0x560d09d024e0;  1 drivers
v0x560d09c8bc80_3 .array/port v0x560d09c8bc80, 3;
L_0x560d09d024e0 .part v0x560d09c8bc80_3, 15, 1;
S_0x560d09c82d20 .scope generate, "genblk_microRot_angle_direct[5]" "genblk_microRot_angle_direct[5]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c82f20 .param/l "i" 1 10 100, +C4<0101>;
v0x560d09c83000_0 .net *"_ivl_2", 0 0, L_0x560d09d025e0;  1 drivers
v0x560d09c8bc80_4 .array/port v0x560d09c8bc80, 4;
L_0x560d09d025e0 .part v0x560d09c8bc80_4, 15, 1;
S_0x560d09c830e0 .scope generate, "genblk_microRot_angle_direct[6]" "genblk_microRot_angle_direct[6]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c832e0 .param/l "i" 1 10 100, +C4<0110>;
v0x560d09c833c0_0 .net *"_ivl_2", 0 0, L_0x560d09d026e0;  1 drivers
v0x560d09c8bc80_5 .array/port v0x560d09c8bc80, 5;
L_0x560d09d026e0 .part v0x560d09c8bc80_5, 15, 1;
S_0x560d09c834a0 .scope generate, "genblk_microRot_angle_direct[7]" "genblk_microRot_angle_direct[7]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c836a0 .param/l "i" 1 10 100, +C4<0111>;
v0x560d09c83780_0 .net *"_ivl_2", 0 0, L_0x560d09d027e0;  1 drivers
v0x560d09c8bc80_6 .array/port v0x560d09c8bc80, 6;
L_0x560d09d027e0 .part v0x560d09c8bc80_6, 15, 1;
S_0x560d09c83860 .scope generate, "genblk_microRot_angle_direct[8]" "genblk_microRot_angle_direct[8]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c83a60 .param/l "i" 1 10 100, +C4<01000>;
v0x560d09c83b40_0 .net *"_ivl_2", 0 0, L_0x560d09d028e0;  1 drivers
v0x560d09c8bc80_7 .array/port v0x560d09c8bc80, 7;
L_0x560d09d028e0 .part v0x560d09c8bc80_7, 15, 1;
S_0x560d09c83c20 .scope generate, "genblk_microRot_angle_direct[9]" "genblk_microRot_angle_direct[9]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c83e20 .param/l "i" 1 10 100, +C4<01001>;
v0x560d09c83f00_0 .net *"_ivl_2", 0 0, L_0x560d09d029e0;  1 drivers
v0x560d09c8bc80_8 .array/port v0x560d09c8bc80, 8;
L_0x560d09d029e0 .part v0x560d09c8bc80_8, 15, 1;
S_0x560d09c83fe0 .scope generate, "genblk_microRot_angle_direct[10]" "genblk_microRot_angle_direct[10]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c841e0 .param/l "i" 1 10 100, +C4<01010>;
v0x560d09c842c0_0 .net *"_ivl_2", 0 0, L_0x560d09d02ae0;  1 drivers
v0x560d09c8bc80_9 .array/port v0x560d09c8bc80, 9;
L_0x560d09d02ae0 .part v0x560d09c8bc80_9, 15, 1;
S_0x560d09c843a0 .scope generate, "genblk_microRot_angle_direct[11]" "genblk_microRot_angle_direct[11]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c845a0 .param/l "i" 1 10 100, +C4<01011>;
v0x560d09c84680_0 .net *"_ivl_2", 0 0, L_0x560d09d02be0;  1 drivers
v0x560d09c8bc80_10 .array/port v0x560d09c8bc80, 10;
L_0x560d09d02be0 .part v0x560d09c8bc80_10, 15, 1;
S_0x560d09c84760 .scope generate, "genblk_microRot_angle_direct[12]" "genblk_microRot_angle_direct[12]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c84960 .param/l "i" 1 10 100, +C4<01100>;
v0x560d09c84a40_0 .net *"_ivl_2", 0 0, L_0x560d09d02ce0;  1 drivers
v0x560d09c8bc80_11 .array/port v0x560d09c8bc80, 11;
L_0x560d09d02ce0 .part v0x560d09c8bc80_11, 15, 1;
S_0x560d09c84b20 .scope generate, "genblk_microRot_angle_direct[13]" "genblk_microRot_angle_direct[13]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c84d20 .param/l "i" 1 10 100, +C4<01101>;
v0x560d09c84e00_0 .net *"_ivl_2", 0 0, L_0x560d09d02de0;  1 drivers
v0x560d09c8bc80_12 .array/port v0x560d09c8bc80, 12;
L_0x560d09d02de0 .part v0x560d09c8bc80_12, 15, 1;
S_0x560d09c84ee0 .scope generate, "genblk_microRot_angle_direct[14]" "genblk_microRot_angle_direct[14]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c850e0 .param/l "i" 1 10 100, +C4<01110>;
v0x560d09c851c0_0 .net *"_ivl_2", 0 0, L_0x560d09d02ee0;  1 drivers
v0x560d09c8bc80_13 .array/port v0x560d09c8bc80, 13;
L_0x560d09d02ee0 .part v0x560d09c8bc80_13, 15, 1;
S_0x560d09c852a0 .scope generate, "genblk_microRot_angle_direct[15]" "genblk_microRot_angle_direct[15]" 10 100, 10 100 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c854a0 .param/l "i" 1 10 100, +C4<01111>;
v0x560d09c85580_0 .net *"_ivl_2", 0 0, L_0x560d09d02fe0;  1 drivers
v0x560d09c8bc80_14 .array/port v0x560d09c8bc80, 14;
L_0x560d09d02fe0 .part v0x560d09c8bc80_14, 15, 1;
S_0x560d09c85660 .scope generate, "genblk_microRot_out[1]" "genblk_microRot_out[1]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c85860 .param/l "i" 1 10 108, +C4<01>;
v0x560d09c85940_0 .net *"_ivl_0", 0 0, L_0x560d09d030e0;  1 drivers
v0x560d09c85a20_0 .net *"_ivl_1", 0 0, L_0x560d09d031e0;  1 drivers
v0x560d09c85b00_0 .net *"_ivl_2", 0 0, L_0x560d09d032e0;  1 drivers
v0x560d09c85bc0_0 .net *"_ivl_3", 0 0, L_0x560d09d033b0;  1 drivers
L_0x560d09d033b0 .functor MUXZ 1, L_0x560d09d032e0, L_0x560d09d031e0, L_0x560d09d030e0, C4<>;
S_0x560d09c85ca0 .scope generate, "genblk_microRot_out[2]" "genblk_microRot_out[2]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c85ea0 .param/l "i" 1 10 108, +C4<010>;
v0x560d09c85f80_0 .net *"_ivl_0", 0 0, L_0x560d09d03520;  1 drivers
v0x560d09c86060_0 .net *"_ivl_1", 0 0, L_0x560d09d03640;  1 drivers
v0x560d09c86140_0 .net *"_ivl_2", 0 0, L_0x560d09d03730;  1 drivers
v0x560d09c86230_0 .net *"_ivl_3", 0 0, L_0x560d09d03810;  1 drivers
L_0x560d09d03810 .functor MUXZ 1, L_0x560d09d03730, L_0x560d09d03640, L_0x560d09d03520, C4<>;
S_0x560d09c86310 .scope generate, "genblk_microRot_out[3]" "genblk_microRot_out[3]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c86510 .param/l "i" 1 10 108, +C4<011>;
v0x560d09c865f0_0 .net *"_ivl_0", 0 0, L_0x560d09d039a0;  1 drivers
v0x560d09c866d0_0 .net *"_ivl_1", 0 0, L_0x560d09d03a40;  1 drivers
v0x560d09c867b0_0 .net *"_ivl_2", 0 0, L_0x560d09d03b30;  1 drivers
v0x560d09c868a0_0 .net *"_ivl_3", 0 0, L_0x560d09d03bd0;  1 drivers
L_0x560d09d03bd0 .functor MUXZ 1, L_0x560d09d03b30, L_0x560d09d03a40, L_0x560d09d039a0, C4<>;
S_0x560d09c86980 .scope generate, "genblk_microRot_out[4]" "genblk_microRot_out[4]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c86d90 .param/l "i" 1 10 108, +C4<0100>;
v0x560d09c86e70_0 .net *"_ivl_0", 0 0, L_0x560d09d03d60;  1 drivers
v0x560d09c86f50_0 .net *"_ivl_1", 0 0, L_0x560d09d03e00;  1 drivers
v0x560d09c87030_0 .net *"_ivl_2", 0 0, L_0x560d09d03ea0;  1 drivers
v0x560d09c87120_0 .net *"_ivl_3", 0 0, L_0x560d09d03fb0;  1 drivers
L_0x560d09d03fb0 .functor MUXZ 1, L_0x560d09d03ea0, L_0x560d09d03e00, L_0x560d09d03d60, C4<>;
S_0x560d09c87200 .scope generate, "genblk_microRot_out[5]" "genblk_microRot_out[5]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c87400 .param/l "i" 1 10 108, +C4<0101>;
v0x560d09c874e0_0 .net *"_ivl_0", 0 0, L_0x560d09d04050;  1 drivers
v0x560d09c875c0_0 .net *"_ivl_1", 0 0, L_0x560d09d040f0;  1 drivers
v0x560d09c876a0_0 .net *"_ivl_2", 0 0, L_0x560d09d04190;  1 drivers
v0x560d09c87790_0 .net *"_ivl_3", 0 0, L_0x560d09d04230;  1 drivers
L_0x560d09d04230 .functor MUXZ 1, L_0x560d09d04190, L_0x560d09d040f0, L_0x560d09d04050, C4<>;
S_0x560d09c87870 .scope generate, "genblk_microRot_out[6]" "genblk_microRot_out[6]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c87a70 .param/l "i" 1 10 108, +C4<0110>;
v0x560d09c87b50_0 .net *"_ivl_0", 0 0, L_0x560d09d043f0;  1 drivers
v0x560d09c87c30_0 .net *"_ivl_1", 0 0, L_0x560d09d04520;  1 drivers
v0x560d09c87d10_0 .net *"_ivl_2", 0 0, L_0x560d09d045c0;  1 drivers
v0x560d09c87e00_0 .net *"_ivl_3", 0 0, L_0x560d09d04700;  1 drivers
L_0x560d09d04700 .functor MUXZ 1, L_0x560d09d045c0, L_0x560d09d04520, L_0x560d09d043f0, C4<>;
S_0x560d09c87ee0 .scope generate, "genblk_microRot_out[7]" "genblk_microRot_out[7]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c880e0 .param/l "i" 1 10 108, +C4<0111>;
v0x560d09c881c0_0 .net *"_ivl_0", 0 0, L_0x560d09d048c0;  1 drivers
v0x560d09c882a0_0 .net *"_ivl_1", 0 0, L_0x560d09d04960;  1 drivers
v0x560d09c88380_0 .net *"_ivl_2", 0 0, L_0x560d09d04660;  1 drivers
v0x560d09c88470_0 .net *"_ivl_3", 0 0, L_0x560d09d04ab0;  1 drivers
L_0x560d09d04ab0 .functor MUXZ 1, L_0x560d09d04660, L_0x560d09d04960, L_0x560d09d048c0, C4<>;
S_0x560d09c88550 .scope generate, "genblk_microRot_out[8]" "genblk_microRot_out[8]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c88750 .param/l "i" 1 10 108, +C4<01000>;
v0x560d09c88830_0 .net *"_ivl_0", 0 0, L_0x560d09d04c70;  1 drivers
v0x560d09c88910_0 .net *"_ivl_1", 0 0, L_0x560d09d04a00;  1 drivers
v0x560d09c889f0_0 .net *"_ivl_2", 0 0, L_0x560d09d04dd0;  1 drivers
v0x560d09c88ae0_0 .net *"_ivl_3", 0 0, L_0x560d09d04d10;  1 drivers
L_0x560d09d04d10 .functor MUXZ 1, L_0x560d09d04dd0, L_0x560d09d04a00, L_0x560d09d04c70, C4<>;
S_0x560d09c88bc0 .scope generate, "genblk_microRot_out[9]" "genblk_microRot_out[9]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c88dc0 .param/l "i" 1 10 108, +C4<01001>;
v0x560d09c88ea0_0 .net *"_ivl_0", 0 0, L_0x560d09d05060;  1 drivers
v0x560d09c88f80_0 .net *"_ivl_1", 0 0, L_0x560d09d05100;  1 drivers
v0x560d09c89060_0 .net *"_ivl_2", 0 0, L_0x560d09d04e70;  1 drivers
v0x560d09c89150_0 .net *"_ivl_3", 0 0, L_0x560d09d05280;  1 drivers
L_0x560d09d05280 .functor MUXZ 1, L_0x560d09d04e70, L_0x560d09d05100, L_0x560d09d05060, C4<>;
S_0x560d09c89230 .scope generate, "genblk_microRot_out[10]" "genblk_microRot_out[10]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c89430 .param/l "i" 1 10 108, +C4<01010>;
v0x560d09c89510_0 .net *"_ivl_0", 0 0, L_0x560d09d05410;  1 drivers
v0x560d09c895f0_0 .net *"_ivl_1", 0 0, L_0x560d09d051a0;  1 drivers
v0x560d09c896d0_0 .net *"_ivl_2", 0 0, L_0x560d09d055a0;  1 drivers
v0x560d09c897c0_0 .net *"_ivl_3", 0 0, L_0x560d09d054b0;  1 drivers
L_0x560d09d054b0 .functor MUXZ 1, L_0x560d09d055a0, L_0x560d09d051a0, L_0x560d09d05410, C4<>;
S_0x560d09c898a0 .scope generate, "genblk_microRot_out[11]" "genblk_microRot_out[11]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c89aa0 .param/l "i" 1 10 108, +C4<01011>;
v0x560d09c89b80_0 .net *"_ivl_0", 0 0, L_0x560d09d057e0;  1 drivers
v0x560d09c89c60_0 .net *"_ivl_1", 0 0, L_0x560d09d05880;  1 drivers
v0x560d09c89d40_0 .net *"_ivl_2", 0 0, L_0x560d09d05640;  1 drivers
v0x560d09c89e30_0 .net *"_ivl_3", 0 0, L_0x560d09d05a30;  1 drivers
L_0x560d09d05a30 .functor MUXZ 1, L_0x560d09d05640, L_0x560d09d05880, L_0x560d09d057e0, C4<>;
S_0x560d09c89f10 .scope generate, "genblk_microRot_out[12]" "genblk_microRot_out[12]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c8a110 .param/l "i" 1 10 108, +C4<01100>;
v0x560d09c8a1f0_0 .net *"_ivl_0", 0 0, L_0x560d09d05bc0;  1 drivers
v0x560d09c8a2d0_0 .net *"_ivl_1", 0 0, L_0x560d09d05d80;  1 drivers
v0x560d09c8a3b0_0 .net *"_ivl_2", 0 0, L_0x560d09d05e20;  1 drivers
v0x560d09c8a4a0_0 .net *"_ivl_3", 0 0, L_0x560d09d05c60;  1 drivers
L_0x560d09d05c60 .functor MUXZ 1, L_0x560d09d05e20, L_0x560d09d05d80, L_0x560d09d05bc0, C4<>;
S_0x560d09c8a580 .scope generate, "genblk_microRot_out[13]" "genblk_microRot_out[13]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c8a780 .param/l "i" 1 10 108, +C4<01101>;
v0x560d09c8a860_0 .net *"_ivl_0", 0 0, L_0x560d09d06090;  1 drivers
v0x560d09c8a940_0 .net *"_ivl_1", 0 0, L_0x560d09d06130;  1 drivers
v0x560d09c8aa20_0 .net *"_ivl_2", 0 0, L_0x560d09d05ec0;  1 drivers
v0x560d09c8ab10_0 .net *"_ivl_3", 0 0, L_0x560d09d06520;  1 drivers
L_0x560d09d06520 .functor MUXZ 1, L_0x560d09d05ec0, L_0x560d09d06130, L_0x560d09d06090, C4<>;
S_0x560d09c8abf0 .scope generate, "genblk_microRot_out[14]" "genblk_microRot_out[14]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c8adf0 .param/l "i" 1 10 108, +C4<01110>;
v0x560d09c8aed0_0 .net *"_ivl_0", 0 0, L_0x560d09d06660;  1 drivers
v0x560d09c8afb0_0 .net *"_ivl_1", 0 0, L_0x560d09d061d0;  1 drivers
v0x560d09c8b090_0 .net *"_ivl_2", 0 0, L_0x560d09d06270;  1 drivers
v0x560d09c8b180_0 .net *"_ivl_3", 0 0, L_0x560d09d06860;  1 drivers
L_0x560d09d06860 .functor MUXZ 1, L_0x560d09d06270, L_0x560d09d061d0, L_0x560d09d06660, C4<>;
S_0x560d09c8b260 .scope generate, "genblk_microRot_out[15]" "genblk_microRot_out[15]" 10 108, 10 108 0, S_0x560d09c7f3b0;
 .timescale -9 -12;
P_0x560d09c8b460 .param/l "i" 1 10 108, +C4<01111>;
v0x560d09c8b540_0 .net *"_ivl_0", 0 0, L_0x560d09d069f0;  1 drivers
v0x560d09c8b620_0 .net *"_ivl_1", 0 0, L_0x560d09d06a90;  1 drivers
v0x560d09c8b700_0 .net *"_ivl_2", 0 0, L_0x560d09d06700;  1 drivers
v0x560d09c8b7f0_0 .net *"_ivl_3", 0 0, L_0x560d09d067a0;  1 drivers
L_0x560d09d067a0 .functor MUXZ 1, L_0x560d09d06700, L_0x560d09d06a90, L_0x560d09d069f0, C4<>;
S_0x560d09c8c840 .scope module, "op_down" "op_downscale" 4 181, 11 21 0, S_0x560d09c6c590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 38 "x_in";
    .port_info 3 /INPUT 38 "y_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 32 "x_out";
    .port_info 6 /OUTPUT 32 "y_out";
    .port_info 7 /OUTPUT 1 "op_vld";
P_0x560d09c8ca20 .param/l "CORDIC_WIDTH" 0 11 22, +C4<00000000000000000000000000100110>;
P_0x560d09c8ca60 .param/l "DATA_WIDTH" 0 11 23, +C4<00000000000000000000000000100000>;
v0x560d09c8cc90_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c8cd50_0 .net "enable", 0 0, v0x560d09c7e2e0_0;  alias, 1 drivers
v0x560d09c8ce40_0 .var "enable_r", 0 0;
v0x560d09c8cf10_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c8cfb0_0 .net "op_vld", 0 0, v0x560d09c8ce40_0;  alias, 1 drivers
v0x560d09c8d0a0_0 .var/s "x_downscaled", 31 0;
v0x560d09c8d160_0 .net "x_in", 37 0, v0x560d09c8dc40_0;  alias, 1 drivers
v0x560d09c8d240_0 .net "x_out", 31 0, v0x560d09c8d0a0_0;  alias, 1 drivers
v0x560d09c8d320_0 .var/s "y_downscaled", 31 0;
v0x560d09c8d400_0 .net "y_in", 37 0, v0x560d09c8de10_0;  alias, 1 drivers
v0x560d09c8d4e0_0 .net "y_out", 31 0, v0x560d09c8d320_0;  alias, 1 drivers
S_0x560d09c8d6c0 .scope module, "scaling" "output_scale" 4 170, 12 21 0, S_0x560d09c6c590;
 .timescale -9 -12;
    .port_info 0 /INPUT 38 "x_in";
    .port_info 1 /INPUT 38 "y_in";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 38 "x_out";
    .port_info 4 /OUTPUT 38 "y_out";
P_0x560d09c8d850 .param/l "CORDIC_WIDTH" 0 12 22, +C4<00000000000000000000000000100110>;
v0x560d09c8da70_0 .net "en", 0 0, v0x560d09c7e2e0_0;  alias, 1 drivers
v0x560d09c8db80_0 .net/s "x_in", 37 0, v0x560d09c7e4d0_0;  alias, 1 drivers
v0x560d09c8dc40_0 .var/s "x_out", 37 0;
v0x560d09c8dd40_0 .net/s "y_in", 37 0, v0x560d09c7e690_0;  alias, 1 drivers
v0x560d09c8de10_0 .var/s "y_out", 37 0;
E_0x560d09bd3e40 .event anyedge, v0x560d09c7e2e0_0, v0x560d09c7e4d0_0, v0x560d09c7e690_0;
S_0x560d09c8fea0 .scope module, "CORDIC_Vectoring_Mode" "CORDIC_Vectoring_top1" 3 119, 13 21 0, S_0x560d09c6bf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "vec_en";
    .port_info 3 /INPUT 32 "x_vec_in";
    .port_info 4 /INPUT 32 "y_vec_in";
    .port_info 5 /INPUT 1 "angle_calc_enable_in";
    .port_info 6 /OUTPUT 32 "x_vec_out";
    .port_info 7 /OUTPUT 1 "output_valid_o";
    .port_info 8 /OUTPUT 16 "micro_angle_o";
    .port_info 9 /OUTPUT 2 "quad_out";
    .port_info 10 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 11 /OUTPUT 16 "angle_out";
P_0x560d09c765c0 .param/l "ANGLE_WIDTH" 0 13 25, +C4<00000000000000000000000000010000>;
P_0x560d09c76600 .param/l "CORDIC_STAGES" 0 13 24, +C4<00000000000000000000000000010000>;
P_0x560d09c76640 .param/l "CORDIC_WIDTH" 0 13 23, +C4<00000000000000000000000000100110>;
P_0x560d09c76680 .param/l "DATA_WIDTH" 0 13 22, +C4<00000000000000000000000000100000>;
L_0x560d09d0dd40 .functor BUFZ 1, L_0x774fda3b7f90, C4<0>, C4<0>, C4<0>;
L_0x560d09d0ddb0 .functor BUFZ 38, L_0x560d09d0d790, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x560d09d0de20 .functor BUFZ 38, L_0x560d09d0d830, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x560d09d10c00 .functor BUFZ 32, v0x560d09ca8930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560d09d10d90 .functor BUFZ 1, v0x560d09ca86d0_0, C4<0>, C4<0>, C4<0>;
L_0x774fda3b7e70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x560d09d11370 .functor BUFT 16, L_0x774fda3b7e70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x774fda3b7f00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x560d09d11420 .functor BUFT 2, L_0x774fda3b7f00, C4<00>, C4<00>, C4<00>;
v0x560d09ca92f0_0 .net *"_ivl_161", 0 0, L_0x560d09d0dd40;  1 drivers
v0x560d09ca93d0_0 .net *"_ivl_165", 37 0, L_0x560d09d0ddb0;  1 drivers
v0x560d09ca94b0_0 .net *"_ivl_169", 37 0, L_0x560d09d0de20;  1 drivers
v0x560d09ca95a0_0 .net *"_ivl_197", 14 0, L_0x560d09d0fc50;  1 drivers
v0x560d09ca9680_0 .net *"_ivl_198", 15 0, L_0x560d09d0fd20;  1 drivers
v0x560d09ca97b0_0 .net/2u *"_ivl_200", 15 0, L_0x774fda3b7e70;  1 drivers
v0x560d09ca9890_0 .net *"_ivl_205", 0 0, L_0x560d09d100a0;  1 drivers
v0x560d09ca9970_0 .net *"_ivl_206", 1 0, L_0x560d09d10170;  1 drivers
L_0x774fda3b7eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560d09ca9a50_0 .net *"_ivl_209", 0 0, L_0x774fda3b7eb8;  1 drivers
v0x560d09ca9b30_0 .net/2u *"_ivl_210", 1 0, L_0x774fda3b7f00;  1 drivers
v0x560d09ca9c10_0 .net *"_ivl_212", 1 0, L_0x560d09d11420;  1 drivers
v0x560d09ca9cf0_0 .net "angle_calc_enable", 15 0, L_0x560d09d11370;  1 drivers
v0x560d09ca9db0_0 .net "angle_calc_enable_in", 0 0, L_0x774fda3b8068;  alias, 1 drivers
v0x560d09ca9e50_0 .net "angle_calc_quad_vld", 0 0, L_0x560d09d0ff20;  1 drivers
v0x560d09ca9f20_0 .net/s "angle_out", 15 0, v0x560d09ca6700_0;  alias, 1 drivers
v0x560d09ca9ff0_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09caa090_0 .net "downscale_vld", 0 0, v0x560d09ca86d0_0;  1 drivers
v0x560d09caa270_0 .net "micro_angle_o", 15 0, L_0x560d09d0f7b0;  alias, 1 drivers
v0x560d09caa340_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09caa3e0_0 .net "output_valid_o", 0 0, L_0x560d09d10d90;  alias, 1 drivers
v0x560d09caa480_0 .net "quad_out", 1 0, v0x560d09c90990_0;  alias, 1 drivers
v0x560d09caa520_0 .net "vec_en", 0 0, L_0x774fda3b7f90;  alias, 1 drivers
v0x560d09caa610_0 .net "vec_microRot_out_start", 0 0, v0x560d09ca1930_0;  alias, 1 drivers
v0x560d09caa6b0_0 .net "vec_op_vld", 0 0, v0x560d09ca26a0_0;  1 drivers
v0x560d09caa750_0 .net "vect_stage_enable", 15 0, L_0x560d09d0efd0;  1 drivers
v0x560d09caa810_0 .net "vect_stage_xin", 607 0, L_0x560d09d0dc00;  1 drivers
v0x560d09caa8f0_0 .net "vect_stage_yin", 607 0, L_0x560d09d0e1a0;  1 drivers
v0x560d09caa9d0_0 .net "x_abs", 31 0, v0x560d09ca30d0_0;  1 drivers
v0x560d09caaae0_0 .net/s "x_downscale", 31 0, v0x560d09ca8930_0;  1 drivers
v0x560d09caaba0_0 .net/s "x_last_stage_out", 37 0, L_0x560d09cfaf10;  1 drivers
v0x560d09caac90_0 .net/s "x_scaled_o", 37 0, v0x560d09ca90f0_0;  1 drivers
v0x560d09caada0_0 .net "x_upscaled", 37 0, L_0x560d09d0d790;  1 drivers
v0x560d09caae60_0 .net/s "x_vec_in", 31 0, L_0x774fda3b7fd8;  alias, 1 drivers
v0x560d09caaf00_0 .net/s "x_vec_out", 31 0, L_0x560d09d10c00;  alias, 1 drivers
v0x560d09caafc0_0 .net "y_abs", 31 0, v0x560d09ca32a0_0;  1 drivers
v0x560d09cab0d0_0 .net "y_upscaled", 37 0, L_0x560d09d0d830;  1 drivers
v0x560d09cab190_0 .net/s "y_vec_in", 31 0, L_0x774fda3b8020;  alias, 1 drivers
L_0x560d09d09f40 .part L_0x560d09d0efd0, 1, 1;
L_0x560d09d0a040 .part L_0x560d09d0dc00, 38, 38;
L_0x560d09d0a140 .part L_0x560d09d0e1a0, 38, 38;
L_0x560d09d0a3e0 .part L_0x560d09d0efd0, 2, 1;
L_0x560d09d0a4e0 .part L_0x560d09d0dc00, 76, 38;
L_0x560d09d0a580 .part L_0x560d09d0e1a0, 76, 38;
L_0x560d09d0a760 .part L_0x560d09d0efd0, 3, 1;
L_0x560d09d0a830 .part L_0x560d09d0dc00, 114, 38;
L_0x560d09d0a950 .part L_0x560d09d0e1a0, 114, 38;
L_0x560d09d0abc0 .part L_0x560d09d0efd0, 4, 1;
L_0x560d09d0ad20 .part L_0x560d09d0dc00, 152, 38;
L_0x560d09d0ae80 .part L_0x560d09d0e1a0, 152, 38;
L_0x560d09c8bf00 .part L_0x560d09d0efd0, 5, 1;
L_0x560d09c637e0 .part L_0x560d09d0dc00, 190, 38;
L_0x560d09c638b0 .part L_0x560d09d0e1a0, 190, 38;
L_0x560d09d0b0f0 .part L_0x560d09d0efd0, 6, 1;
L_0x560d09d0b250 .part L_0x560d09d0dc00, 228, 38;
L_0x560d09d0b320 .part L_0x560d09d0e1a0, 228, 38;
L_0x560d09d0b630 .part L_0x560d09d0efd0, 7, 1;
L_0x560d09d0b700 .part L_0x560d09d0dc00, 266, 38;
L_0x560d09d0b3f0 .part L_0x560d09d0e1a0, 266, 38;
L_0x560d09d0ba50 .part L_0x560d09d0efd0, 8, 1;
L_0x560d09d0b7d0 .part L_0x560d09d0dc00, 304, 38;
L_0x560d09d0bc10 .part L_0x560d09d0e1a0, 304, 38;
L_0x560d09d0beb0 .part L_0x560d09d0efd0, 9, 1;
L_0x560d09d0bf80 .part L_0x560d09d0dc00, 342, 38;
L_0x560d09d0bce0 .part L_0x560d09d0e1a0, 342, 38;
L_0x560d09d0c2d0 .part L_0x560d09d0efd0, 10, 1;
L_0x560d09d0c050 .part L_0x560d09d0dc00, 380, 38;
L_0x560d09d0c490 .part L_0x560d09d0e1a0, 380, 38;
L_0x560d09d0c730 .part L_0x560d09d0efd0, 11, 1;
L_0x560d09d0c800 .part L_0x560d09d0dc00, 418, 38;
L_0x560d09d0c560 .part L_0x560d09d0e1a0, 418, 38;
L_0x560d09d0cb50 .part L_0x560d09d0efd0, 12, 1;
L_0x560d09d0cd40 .part L_0x560d09d0dc00, 456, 38;
L_0x560d09d0ce10 .part L_0x560d09d0e1a0, 456, 38;
L_0x560d09d0d0b0 .part L_0x560d09d0efd0, 13, 1;
L_0x560d09d0d180 .part L_0x560d09d0dc00, 494, 38;
L_0x560d09d0cee0 .part L_0x560d09d0e1a0, 494, 38;
L_0x560d09d0d4d0 .part L_0x560d09d0efd0, 14, 1;
L_0x560d09d0d250 .part L_0x560d09d0dc00, 532, 38;
L_0x560d09d0d6f0 .part L_0x560d09d0e1a0, 532, 38;
L_0x560d09d0d9f0 .part L_0x774fda3b7fd8, 31, 1;
L_0x560d09d0da90 .part L_0x774fda3b8020, 31, 1;
L_0x560d09d0e000 .part L_0x560d09d0efd0, 0, 1;
L_0x560d09d0e0d0 .part L_0x560d09d0dc00, 0, 38;
L_0x560d09d0db30 .part L_0x560d09d0e1a0, 0, 38;
LS_0x560d09d0dc00_0_0 .concat8 [ 38 38 38 38], L_0x560d09d0ddb0, v0x560d09ca1bb0_0, v0x560d09c91b10_0, v0x560d09c92d10_0;
LS_0x560d09d0dc00_0_4 .concat8 [ 38 38 38 38], v0x560d09c93f00_0, v0x560d09c95110_0, v0x560d09c96300_0, v0x560d09c974f0_0;
LS_0x560d09d0dc00_0_8 .concat8 [ 38 38 38 38], v0x560d09c986e0_0, v0x560d09c99910_0, v0x560d09c9ab00_0, v0x560d09c9bcf0_0;
LS_0x560d09d0dc00_0_12 .concat8 [ 38 38 38 38], v0x560d09c9cee0_0, v0x560d09c9e8f0_0, v0x560d09c9fae0_0, v0x560d09ca0cd0_0;
L_0x560d09d0dc00 .concat8 [ 152 152 152 152], LS_0x560d09d0dc00_0_0, LS_0x560d09d0dc00_0_4, LS_0x560d09d0dc00_0_8, LS_0x560d09d0dc00_0_12;
LS_0x560d09d0e1a0_0_0 .concat8 [ 38 38 38 38], L_0x560d09d0de20, v0x560d09ca1e50_0, v0x560d09c91db0_0, v0x560d09c92fb0_0;
LS_0x560d09d0e1a0_0_4 .concat8 [ 38 38 38 38], v0x560d09c941a0_0, v0x560d09c953b0_0, v0x560d09c965a0_0, v0x560d09c97790_0;
LS_0x560d09d0e1a0_0_8 .concat8 [ 38 38 38 38], v0x560d09c98980_0, v0x560d09c99bb0_0, v0x560d09c9ada0_0, v0x560d09c9bf90_0;
LS_0x560d09d0e1a0_0_12 .concat8 [ 38 38 38 38], v0x560d09c9d180_0, v0x560d09c9eb90_0, v0x560d09c9fd80_0, v0x560d09ca0f70_0;
L_0x560d09d0e1a0 .concat8 [ 152 152 152 152], LS_0x560d09d0e1a0_0_0, LS_0x560d09d0e1a0_0_4, LS_0x560d09d0e1a0_0_8, LS_0x560d09d0e1a0_0_12;
LS_0x560d09d0efd0_0_0 .concat8 [ 1 1 1 1], L_0x560d09d0dd40, v0x560d09ca16b0_0, v0x560d09c916d0_0, v0x560d09c928d0_0;
LS_0x560d09d0efd0_0_4 .concat8 [ 1 1 1 1], v0x560d09c93ac0_0, v0x560d09c94cd0_0, v0x560d09c95ec0_0, v0x560d09c970b0_0;
LS_0x560d09d0efd0_0_8 .concat8 [ 1 1 1 1], v0x560d09c982a0_0, v0x560d09c994d0_0, v0x560d09c9a6c0_0, v0x560d09c9b8b0_0;
LS_0x560d09d0efd0_0_12 .concat8 [ 1 1 1 1], v0x560d09c9caa0_0, v0x560d09c9e0a0_0, v0x560d09c9f6a0_0, v0x560d09ca0890_0;
L_0x560d09d0efd0 .concat8 [ 4 4 4 4], LS_0x560d09d0efd0_0_0, LS_0x560d09d0efd0_0_4, LS_0x560d09d0efd0_0_8, LS_0x560d09d0efd0_0_12;
L_0x560d09d0f420 .part L_0x560d09d0efd0, 15, 1;
L_0x560d09d0f4c0 .part L_0x560d09d0dc00, 570, 38;
L_0x560d09d0f710 .part L_0x560d09d0e1a0, 570, 38;
LS_0x560d09d0f7b0_0_0 .concat8 [ 1 1 1 1], v0x560d09ca1780_0, v0x560d09c917a0_0, v0x560d09c929a0_0, v0x560d09c93b90_0;
LS_0x560d09d0f7b0_0_4 .concat8 [ 1 1 1 1], v0x560d09c94da0_0, v0x560d09c95f90_0, v0x560d09c97180_0, v0x560d09c98370_0;
LS_0x560d09d0f7b0_0_8 .concat8 [ 1 1 1 1], v0x560d09c995a0_0, v0x560d09c9a790_0, v0x560d09c9b980_0, v0x560d09c9cb70_0;
LS_0x560d09d0f7b0_0_12 .concat8 [ 1 1 1 1], v0x560d09c9e170_0, v0x560d09c9f770_0, v0x560d09ca0960_0, v0x560d09ca2530_0;
L_0x560d09d0f7b0 .concat8 [ 4 4 4 4], LS_0x560d09d0f7b0_0_0, LS_0x560d09d0f7b0_0_4, LS_0x560d09d0f7b0_0_8, LS_0x560d09d0f7b0_0_12;
L_0x560d09d0fc50 .part L_0x560d09d0efd0, 1, 15;
L_0x560d09d0fd20 .concat [ 15 1 0 0], L_0x560d09d0fc50, v0x560d09ca26a0_0;
L_0x560d09d100a0 .part L_0x560d09d0efd0, 0, 1;
L_0x560d09d10170 .concat [ 1 1 0 0], L_0x560d09d100a0, L_0x774fda3b7eb8;
L_0x560d09d0ff20 .part L_0x560d09d11420, 0, 1;
S_0x560d09c903a0 .scope module, "Vec_Quad_chk" "vec_quad_check" 13 57, 14 22 0, S_0x560d09c8fea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "x_in_MSB";
    .port_info 4 /INPUT 1 "y_in_MSB";
    .port_info 5 /OUTPUT 2 "quad_out";
v0x560d09c90660_0 .net *"_ivl_0", 1 0, L_0x560d09d0d8f0;  1 drivers
v0x560d09c90760_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c90820_0 .net "enable", 0 0, L_0x774fda3b7f90;  alias, 1 drivers
v0x560d09c908f0_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c90990_0 .var "quad", 1 0;
v0x560d09c90aa0_0 .net "quad_out", 1 0, v0x560d09c90990_0;  alias, 1 drivers
v0x560d09c90b80_0 .net "x_in_MSB", 0 0, L_0x560d09d0d9f0;  1 drivers
v0x560d09c90c40_0 .net "y_in_MSB", 0 0, L_0x560d09d0da90;  1 drivers
L_0x560d09d0d8f0 .concat [ 1 1 0 0], L_0x560d09d0d9f0, L_0x560d09d0da90;
S_0x560d09c90e00 .scope generate, "Vec_Stage[1]" "Vec_Stage[1]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c91020 .param/l "i" 1 13 111, +C4<01>;
S_0x560d09c910e0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c90e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c8d8f0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c8d930 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000001>;
v0x560d09c91550_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c91610_0 .net "enable", 0 0, L_0x560d09d09f40;  1 drivers
v0x560d09c916d0_0 .var "enable_next_stage", 0 0;
v0x560d09c917a0_0 .var "micro_rot_o", 0 0;
v0x560d09c91860_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c91950_0 .net/s "x_in", 37 0, L_0x560d09d0a040;  1 drivers
v0x560d09c91a30_0 .net/s "x_out", 37 0, v0x560d09c91b10_0;  1 drivers
v0x560d09c91b10_0 .var/s "x_temp_out", 37 0;
v0x560d09c91bf0_0 .net/s "y_in", 37 0, L_0x560d09d0a140;  1 drivers
v0x560d09c91cd0_0 .net/s "y_out", 37 0, v0x560d09c91db0_0;  1 drivers
v0x560d09c91db0_0 .var/s "y_temp_out", 37 0;
S_0x560d09c91fb0 .scope generate, "Vec_Stage[2]" "Vec_Stage[2]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c92160 .param/l "i" 1 13 111, +C4<010>;
S_0x560d09c92220 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c91fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c92400 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c92440 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000010>;
v0x560d09c92750_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c92810_0 .net "enable", 0 0, L_0x560d09d0a3e0;  1 drivers
v0x560d09c928d0_0 .var "enable_next_stage", 0 0;
v0x560d09c929a0_0 .var "micro_rot_o", 0 0;
v0x560d09c92a60_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c92b50_0 .net/s "x_in", 37 0, L_0x560d09d0a4e0;  1 drivers
v0x560d09c92c30_0 .net/s "x_out", 37 0, v0x560d09c92d10_0;  1 drivers
v0x560d09c92d10_0 .var/s "x_temp_out", 37 0;
v0x560d09c92df0_0 .net/s "y_in", 37 0, L_0x560d09d0a580;  1 drivers
v0x560d09c92ed0_0 .net/s "y_out", 37 0, v0x560d09c92fb0_0;  1 drivers
v0x560d09c92fb0_0 .var/s "y_temp_out", 37 0;
S_0x560d09c931b0 .scope generate, "Vec_Stage[3]" "Vec_Stage[3]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c93360 .param/l "i" 1 13 111, +C4<011>;
S_0x560d09c93440 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c931b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c93620 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c93660 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000011>;
v0x560d09c93940_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c93a00_0 .net "enable", 0 0, L_0x560d09d0a760;  1 drivers
v0x560d09c93ac0_0 .var "enable_next_stage", 0 0;
v0x560d09c93b90_0 .var "micro_rot_o", 0 0;
v0x560d09c93c50_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c93d40_0 .net/s "x_in", 37 0, L_0x560d09d0a830;  1 drivers
v0x560d09c93e20_0 .net/s "x_out", 37 0, v0x560d09c93f00_0;  1 drivers
v0x560d09c93f00_0 .var/s "x_temp_out", 37 0;
v0x560d09c93fe0_0 .net/s "y_in", 37 0, L_0x560d09d0a950;  1 drivers
v0x560d09c940c0_0 .net/s "y_out", 37 0, v0x560d09c941a0_0;  1 drivers
v0x560d09c941a0_0 .var/s "y_temp_out", 37 0;
S_0x560d09c943a0 .scope generate, "Vec_Stage[4]" "Vec_Stage[4]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c945a0 .param/l "i" 1 13 111, +C4<0100>;
S_0x560d09c94680 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c943a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c94860 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c948a0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000100>;
v0x560d09c94b50_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c94c10_0 .net "enable", 0 0, L_0x560d09d0abc0;  1 drivers
v0x560d09c94cd0_0 .var "enable_next_stage", 0 0;
v0x560d09c94da0_0 .var "micro_rot_o", 0 0;
v0x560d09c94e60_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c94f50_0 .net/s "x_in", 37 0, L_0x560d09d0ad20;  1 drivers
v0x560d09c95030_0 .net/s "x_out", 37 0, v0x560d09c95110_0;  1 drivers
v0x560d09c95110_0 .var/s "x_temp_out", 37 0;
v0x560d09c951f0_0 .net/s "y_in", 37 0, L_0x560d09d0ae80;  1 drivers
v0x560d09c952d0_0 .net/s "y_out", 37 0, v0x560d09c953b0_0;  1 drivers
v0x560d09c953b0_0 .var/s "y_temp_out", 37 0;
S_0x560d09c955b0 .scope generate, "Vec_Stage[5]" "Vec_Stage[5]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c95760 .param/l "i" 1 13 111, +C4<0101>;
S_0x560d09c95840 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c955b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c95a20 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c95a60 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000101>;
v0x560d09c95d40_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c95e00_0 .net "enable", 0 0, L_0x560d09c8bf00;  1 drivers
v0x560d09c95ec0_0 .var "enable_next_stage", 0 0;
v0x560d09c95f90_0 .var "micro_rot_o", 0 0;
v0x560d09c96050_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c96140_0 .net/s "x_in", 37 0, L_0x560d09c637e0;  1 drivers
v0x560d09c96220_0 .net/s "x_out", 37 0, v0x560d09c96300_0;  1 drivers
v0x560d09c96300_0 .var/s "x_temp_out", 37 0;
v0x560d09c963e0_0 .net/s "y_in", 37 0, L_0x560d09c638b0;  1 drivers
v0x560d09c964c0_0 .net/s "y_out", 37 0, v0x560d09c965a0_0;  1 drivers
v0x560d09c965a0_0 .var/s "y_temp_out", 37 0;
S_0x560d09c967a0 .scope generate, "Vec_Stage[6]" "Vec_Stage[6]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c96950 .param/l "i" 1 13 111, +C4<0110>;
S_0x560d09c96a30 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c967a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c96c10 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c96c50 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000110>;
v0x560d09c96f30_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c96ff0_0 .net "enable", 0 0, L_0x560d09d0b0f0;  1 drivers
v0x560d09c970b0_0 .var "enable_next_stage", 0 0;
v0x560d09c97180_0 .var "micro_rot_o", 0 0;
v0x560d09c97240_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c97330_0 .net/s "x_in", 37 0, L_0x560d09d0b250;  1 drivers
v0x560d09c97410_0 .net/s "x_out", 37 0, v0x560d09c974f0_0;  1 drivers
v0x560d09c974f0_0 .var/s "x_temp_out", 37 0;
v0x560d09c975d0_0 .net/s "y_in", 37 0, L_0x560d09d0b320;  1 drivers
v0x560d09c976b0_0 .net/s "y_out", 37 0, v0x560d09c97790_0;  1 drivers
v0x560d09c97790_0 .var/s "y_temp_out", 37 0;
S_0x560d09c97990 .scope generate, "Vec_Stage[7]" "Vec_Stage[7]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c97b40 .param/l "i" 1 13 111, +C4<0111>;
S_0x560d09c97c20 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c97990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c97e00 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c97e40 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000111>;
v0x560d09c98120_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c981e0_0 .net "enable", 0 0, L_0x560d09d0b630;  1 drivers
v0x560d09c982a0_0 .var "enable_next_stage", 0 0;
v0x560d09c98370_0 .var "micro_rot_o", 0 0;
v0x560d09c98430_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c98520_0 .net/s "x_in", 37 0, L_0x560d09d0b700;  1 drivers
v0x560d09c98600_0 .net/s "x_out", 37 0, v0x560d09c986e0_0;  1 drivers
v0x560d09c986e0_0 .var/s "x_temp_out", 37 0;
v0x560d09c987c0_0 .net/s "y_in", 37 0, L_0x560d09d0b3f0;  1 drivers
v0x560d09c988a0_0 .net/s "y_out", 37 0, v0x560d09c98980_0;  1 drivers
v0x560d09c98980_0 .var/s "y_temp_out", 37 0;
S_0x560d09c98b80 .scope generate, "Vec_Stage[8]" "Vec_Stage[8]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c94550 .param/l "i" 1 13 111, +C4<01000>;
S_0x560d09c98e50 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c98b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c99030 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c99070 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001000>;
v0x560d09c99350_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c99410_0 .net "enable", 0 0, L_0x560d09d0ba50;  1 drivers
v0x560d09c994d0_0 .var "enable_next_stage", 0 0;
v0x560d09c995a0_0 .var "micro_rot_o", 0 0;
v0x560d09c99660_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c99750_0 .net/s "x_in", 37 0, L_0x560d09d0b7d0;  1 drivers
v0x560d09c99830_0 .net/s "x_out", 37 0, v0x560d09c99910_0;  1 drivers
v0x560d09c99910_0 .var/s "x_temp_out", 37 0;
v0x560d09c999f0_0 .net/s "y_in", 37 0, L_0x560d09d0bc10;  1 drivers
v0x560d09c99ad0_0 .net/s "y_out", 37 0, v0x560d09c99bb0_0;  1 drivers
v0x560d09c99bb0_0 .var/s "y_temp_out", 37 0;
S_0x560d09c99db0 .scope generate, "Vec_Stage[9]" "Vec_Stage[9]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c99f60 .param/l "i" 1 13 111, +C4<01001>;
S_0x560d09c9a040 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c99db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c9a220 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c9a260 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001001>;
v0x560d09c9a540_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c9a600_0 .net "enable", 0 0, L_0x560d09d0beb0;  1 drivers
v0x560d09c9a6c0_0 .var "enable_next_stage", 0 0;
v0x560d09c9a790_0 .var "micro_rot_o", 0 0;
v0x560d09c9a850_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c9a940_0 .net/s "x_in", 37 0, L_0x560d09d0bf80;  1 drivers
v0x560d09c9aa20_0 .net/s "x_out", 37 0, v0x560d09c9ab00_0;  1 drivers
v0x560d09c9ab00_0 .var/s "x_temp_out", 37 0;
v0x560d09c9abe0_0 .net/s "y_in", 37 0, L_0x560d09d0bce0;  1 drivers
v0x560d09c9acc0_0 .net/s "y_out", 37 0, v0x560d09c9ada0_0;  1 drivers
v0x560d09c9ada0_0 .var/s "y_temp_out", 37 0;
S_0x560d09c9afa0 .scope generate, "Vec_Stage[10]" "Vec_Stage[10]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c9b150 .param/l "i" 1 13 111, +C4<01010>;
S_0x560d09c9b230 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c9afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c9b410 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c9b450 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001010>;
v0x560d09c9b730_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c9b7f0_0 .net "enable", 0 0, L_0x560d09d0c2d0;  1 drivers
v0x560d09c9b8b0_0 .var "enable_next_stage", 0 0;
v0x560d09c9b980_0 .var "micro_rot_o", 0 0;
v0x560d09c9ba40_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c9bb30_0 .net/s "x_in", 37 0, L_0x560d09d0c050;  1 drivers
v0x560d09c9bc10_0 .net/s "x_out", 37 0, v0x560d09c9bcf0_0;  1 drivers
v0x560d09c9bcf0_0 .var/s "x_temp_out", 37 0;
v0x560d09c9bdd0_0 .net/s "y_in", 37 0, L_0x560d09d0c490;  1 drivers
v0x560d09c9beb0_0 .net/s "y_out", 37 0, v0x560d09c9bf90_0;  1 drivers
v0x560d09c9bf90_0 .var/s "y_temp_out", 37 0;
S_0x560d09c9c190 .scope generate, "Vec_Stage[11]" "Vec_Stage[11]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c9c340 .param/l "i" 1 13 111, +C4<01011>;
S_0x560d09c9c420 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c9c190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c9c600 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c9c640 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001011>;
v0x560d09c9c920_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c9c9e0_0 .net "enable", 0 0, L_0x560d09d0c730;  1 drivers
v0x560d09c9caa0_0 .var "enable_next_stage", 0 0;
v0x560d09c9cb70_0 .var "micro_rot_o", 0 0;
v0x560d09c9cc30_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c9cd20_0 .net/s "x_in", 37 0, L_0x560d09d0c800;  1 drivers
v0x560d09c9ce00_0 .net/s "x_out", 37 0, v0x560d09c9cee0_0;  1 drivers
v0x560d09c9cee0_0 .var/s "x_temp_out", 37 0;
v0x560d09c9cfc0_0 .net/s "y_in", 37 0, L_0x560d09d0c560;  1 drivers
v0x560d09c9d0a0_0 .net/s "y_out", 37 0, v0x560d09c9d180_0;  1 drivers
v0x560d09c9d180_0 .var/s "y_temp_out", 37 0;
S_0x560d09c9d380 .scope generate, "Vec_Stage[12]" "Vec_Stage[12]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c9d530 .param/l "i" 1 13 111, +C4<01100>;
S_0x560d09c9d610 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c9d380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c9d7f0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c9d830 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001100>;
v0x560d09c9db10_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c9dfe0_0 .net "enable", 0 0, L_0x560d09d0cb50;  1 drivers
v0x560d09c9e0a0_0 .var "enable_next_stage", 0 0;
v0x560d09c9e170_0 .var "micro_rot_o", 0 0;
v0x560d09c9e230_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c9e730_0 .net/s "x_in", 37 0, L_0x560d09d0cd40;  1 drivers
v0x560d09c9e810_0 .net/s "x_out", 37 0, v0x560d09c9e8f0_0;  1 drivers
v0x560d09c9e8f0_0 .var/s "x_temp_out", 37 0;
v0x560d09c9e9d0_0 .net/s "y_in", 37 0, L_0x560d09d0ce10;  1 drivers
v0x560d09c9eab0_0 .net/s "y_out", 37 0, v0x560d09c9eb90_0;  1 drivers
v0x560d09c9eb90_0 .var/s "y_temp_out", 37 0;
S_0x560d09c9ed90 .scope generate, "Vec_Stage[13]" "Vec_Stage[13]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09c9ef40 .param/l "i" 1 13 111, +C4<01101>;
S_0x560d09c9f020 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c9ed90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09c9f200 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09c9f240 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001101>;
v0x560d09c9f520_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09c9f5e0_0 .net "enable", 0 0, L_0x560d09d0d0b0;  1 drivers
v0x560d09c9f6a0_0 .var "enable_next_stage", 0 0;
v0x560d09c9f770_0 .var "micro_rot_o", 0 0;
v0x560d09c9f830_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09c9f920_0 .net/s "x_in", 37 0, L_0x560d09d0d180;  1 drivers
v0x560d09c9fa00_0 .net/s "x_out", 37 0, v0x560d09c9fae0_0;  1 drivers
v0x560d09c9fae0_0 .var/s "x_temp_out", 37 0;
v0x560d09c9fbc0_0 .net/s "y_in", 37 0, L_0x560d09d0cee0;  1 drivers
v0x560d09c9fca0_0 .net/s "y_out", 37 0, v0x560d09c9fd80_0;  1 drivers
v0x560d09c9fd80_0 .var/s "y_temp_out", 37 0;
S_0x560d09c9ff80 .scope generate, "Vec_Stage[14]" "Vec_Stage[14]" 13 111, 13 111 0, S_0x560d09c8fea0;
 .timescale -9 -12;
P_0x560d09ca0130 .param/l "i" 1 13 111, +C4<01110>;
S_0x560d09ca0210 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x560d09c9ff80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x560d09ca03f0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x560d09ca0430 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001110>;
v0x560d09ca0710_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09ca07d0_0 .net "enable", 0 0, L_0x560d09d0d4d0;  1 drivers
v0x560d09ca0890_0 .var "enable_next_stage", 0 0;
v0x560d09ca0960_0 .var "micro_rot_o", 0 0;
v0x560d09ca0a20_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09ca0b10_0 .net/s "x_in", 37 0, L_0x560d09d0d250;  1 drivers
v0x560d09ca0bf0_0 .net/s "x_out", 37 0, v0x560d09ca0cd0_0;  1 drivers
v0x560d09ca0cd0_0 .var/s "x_temp_out", 37 0;
v0x560d09ca0db0_0 .net/s "y_in", 37 0, L_0x560d09d0d6f0;  1 drivers
v0x560d09ca0e90_0 .net/s "y_out", 37 0, v0x560d09ca0f70_0;  1 drivers
v0x560d09ca0f70_0 .var/s "y_temp_out", 37 0;
S_0x560d09ca1170 .scope module, "Vec_Stage_0" "vec_block_first_stage" 13 96, 16 22 0, S_0x560d09c8fea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
    .port_info 9 /OUTPUT 1 "vec_microRot_out_start";
P_0x560d09ca1300 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
v0x560d09ca1530_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09ca15f0_0 .net "enable", 0 0, L_0x560d09d0e000;  1 drivers
v0x560d09ca16b0_0 .var "enable_next_stage", 0 0;
v0x560d09ca1780_0 .var "micro_rot_o", 0 0;
v0x560d09ca1840_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09ca1930_0 .var "vec_microRot_out_start", 0 0;
v0x560d09ca19f0_0 .net/s "x_in", 37 0, L_0x560d09d0e0d0;  1 drivers
v0x560d09ca1ad0_0 .net/s "x_out", 37 0, v0x560d09ca1bb0_0;  1 drivers
v0x560d09ca1bb0_0 .var/s "x_temp_out", 37 0;
v0x560d09ca1c90_0 .net/s "y_in", 37 0, L_0x560d09d0db30;  1 drivers
v0x560d09ca1d70_0 .net/s "y_out", 37 0, v0x560d09ca1e50_0;  1 drivers
v0x560d09ca1e50_0 .var/s "y_temp_out", 37 0;
S_0x560d09ca2070 .scope module, "Vec_Stage_Last" "vec_block_last_stage" 13 132, 17 22 0, S_0x560d09c8fea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 1 "micro_rot_o";
    .port_info 7 /OUTPUT 1 "op_valid";
P_0x560d09c98d30 .param/l "CORDIC_WIDTH" 0 17 23, +C4<00000000000000000000000000100110>;
P_0x560d09c98d70 .param/l "MICRO_ROT_STAGE" 0 17 24, +C4<000000000000000000000000000001111>;
L_0x560d09cfaf10 .functor BUFZ 38, v0x560d09ca2970_0, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
v0x560d09ca23b0_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09ca2470_0 .net "enable", 0 0, L_0x560d09d0f420;  1 drivers
v0x560d09ca2530_0 .var "micro_rot_o", 0 0;
v0x560d09ca2600_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09ca26a0_0 .var "op_valid", 0 0;
v0x560d09ca27b0_0 .net/s "x_in", 37 0, L_0x560d09d0f4c0;  1 drivers
v0x560d09ca2890_0 .net/s "x_out", 37 0, L_0x560d09cfaf10;  alias, 1 drivers
v0x560d09ca2970_0 .var/s "x_temp_out", 37 0;
v0x560d09ca2a50_0 .net/s "y_in", 37 0, L_0x560d09d0f710;  1 drivers
S_0x560d09ca2c30 .scope module, "abs" "absolute_value" 13 68, 18 22 0, S_0x560d09c8fea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x_in";
    .port_info 1 /INPUT 32 "y_in";
    .port_info 2 /OUTPUT 32 "x_out";
    .port_info 3 /OUTPUT 32 "y_out";
P_0x560d09ca2dc0 .param/l "DATA_WIDTH" 0 18 23, +C4<00000000000000000000000000100000>;
v0x560d09ca2fd0_0 .net/s "x_in", 31 0, L_0x774fda3b7fd8;  alias, 1 drivers
v0x560d09ca30d0_0 .var "x_out", 31 0;
v0x560d09ca31b0_0 .net/s "y_in", 31 0, L_0x774fda3b8020;  alias, 1 drivers
v0x560d09ca32a0_0 .var "y_out", 31 0;
E_0x560d09c90580 .event anyedge, v0x560d09ca2fd0_0, v0x560d09ca31b0_0;
S_0x560d09ca3430 .scope module, "angle_calculation" "vec_angle_calc" 13 176, 19 22 0, S_0x560d09c8fea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "enable_in";
    .port_info 3 /INPUT 16 "micro_rot_dir_in";
    .port_info 4 /INPUT 2 "quad_in";
    .port_info 5 /INPUT 1 "quad_vld_in";
    .port_info 6 /OUTPUT 16 "angle_out";
P_0x560d09ca2e60 .param/l "ANGLE_WIDTH" 0 19 23, +C4<00000000000000000000000000010000>;
P_0x560d09ca2ea0 .param/l "CORDIC_STAGES" 0 19 24, +C4<00000000000000000000000000010000>;
L_0x560d09d10560 .functor AND 1, L_0x560d09d10420, L_0x560d09d104c0, C4<1>, C4<1>;
L_0x560d09d10740 .functor NOT 16, L_0x560d09d10980, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560d09ca5e80_0 .net *"_ivl_1", 0 0, L_0x560d09d10420;  1 drivers
v0x560d09ca5f60_0 .net *"_ivl_12", 15 0, L_0x560d09d107e0;  1 drivers
v0x560d09ca6040_0 .net *"_ivl_16", 15 0, L_0x560d09d10740;  1 drivers
L_0x774fda3b7f48 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560d09ca6100_0 .net/2u *"_ivl_18", 15 0, L_0x774fda3b7f48;  1 drivers
v0x560d09ca61e0_0 .net *"_ivl_3", 0 0, L_0x560d09d104c0;  1 drivers
v0x560d09ca6310_0 .net *"_ivl_5", 0 0, L_0x560d09d10560;  1 drivers
v0x560d09ca63d0_0 .net *"_ivl_8", 15 0, L_0x560d09d106a0;  1 drivers
v0x560d09ca64b0_0 .net/s "angle_final", 15 0, L_0x560d09d10980;  1 drivers
v0x560d09ca6590_0 .net/s "angle_final_neg", 15 0, L_0x560d09d10b60;  1 drivers
v0x560d09ca6700_0 .var/s "angle_out", 15 0;
v0x560d09ca67e0 .array/s "angle_temp", 0 14, 15 0;
v0x560d09ca6b00 .array "atan", 0 15, 15 0;
v0x560d09ca6e50_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09ca6ef0_0 .net "enable_in", 15 0, L_0x560d09d11370;  alias, 1 drivers
v0x560d09ca6fd0_0 .var/i "k", 31 0;
v0x560d09ca70b0_0 .net "micro_rot_dir_in", 15 0, L_0x560d09d0f7b0;  alias, 1 drivers
v0x560d09ca7190_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09ca7340_0 .net "quad_in", 1 0, v0x560d09c90990_0;  alias, 1 drivers
v0x560d09ca7400 .array "quad_r", 0 15, 1 0;
v0x560d09ca74a0_0 .net "quad_vld_in", 0 0, L_0x560d09d0ff20;  alias, 1 drivers
L_0x560d09d10420 .part L_0x560d09d11370, 15, 1;
L_0x560d09d104c0 .part L_0x560d09d0f7b0, 15, 1;
v0x560d09ca67e0_14 .array/port v0x560d09ca67e0, 14;
v0x560d09ca6b00_15 .array/port v0x560d09ca6b00, 15;
L_0x560d09d106a0 .arith/sub 16, v0x560d09ca67e0_14, v0x560d09ca6b00_15;
L_0x560d09d107e0 .arith/sum 16, v0x560d09ca67e0_14, v0x560d09ca6b00_15;
L_0x560d09d10980 .functor MUXZ 16, L_0x560d09d107e0, L_0x560d09d106a0, L_0x560d09d10560, C4<>;
L_0x560d09d10b60 .arith/sum 16, L_0x560d09d10740, L_0x774fda3b7f48;
S_0x560d09ca37b0 .scope generate, "CVM_angle_acc[1]" "CVM_angle_acc[1]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca39d0 .param/l "i" 1 19 76, +C4<01>;
S_0x560d09ca3ab0 .scope generate, "CVM_angle_acc[2]" "CVM_angle_acc[2]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca3cb0 .param/l "i" 1 19 76, +C4<010>;
S_0x560d09ca3d70 .scope generate, "CVM_angle_acc[3]" "CVM_angle_acc[3]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca3f80 .param/l "i" 1 19 76, +C4<011>;
S_0x560d09ca4040 .scope generate, "CVM_angle_acc[4]" "CVM_angle_acc[4]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca4220 .param/l "i" 1 19 76, +C4<0100>;
S_0x560d09ca4300 .scope generate, "CVM_angle_acc[5]" "CVM_angle_acc[5]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca4530 .param/l "i" 1 19 76, +C4<0101>;
S_0x560d09ca4610 .scope generate, "CVM_angle_acc[6]" "CVM_angle_acc[6]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca47f0 .param/l "i" 1 19 76, +C4<0110>;
S_0x560d09ca48d0 .scope generate, "CVM_angle_acc[7]" "CVM_angle_acc[7]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca4ab0 .param/l "i" 1 19 76, +C4<0111>;
S_0x560d09ca4b90 .scope generate, "CVM_angle_acc[8]" "CVM_angle_acc[8]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca4d70 .param/l "i" 1 19 76, +C4<01000>;
S_0x560d09ca4e50 .scope generate, "CVM_angle_acc[9]" "CVM_angle_acc[9]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca44e0 .param/l "i" 1 19 76, +C4<01001>;
S_0x560d09ca50c0 .scope generate, "CVM_angle_acc[10]" "CVM_angle_acc[10]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca52a0 .param/l "i" 1 19 76, +C4<01010>;
S_0x560d09ca5380 .scope generate, "CVM_angle_acc[11]" "CVM_angle_acc[11]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca5560 .param/l "i" 1 19 76, +C4<01011>;
S_0x560d09ca5640 .scope generate, "CVM_angle_acc[12]" "CVM_angle_acc[12]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca5820 .param/l "i" 1 19 76, +C4<01100>;
S_0x560d09ca5900 .scope generate, "CVM_angle_acc[13]" "CVM_angle_acc[13]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca5ae0 .param/l "i" 1 19 76, +C4<01101>;
S_0x560d09ca5bc0 .scope generate, "CVM_angle_acc[14]" "CVM_angle_acc[14]" 19 76, 19 76 0, S_0x560d09ca3430;
 .timescale -9 -12;
P_0x560d09ca5da0 .param/l "i" 1 19 76, +C4<01110>;
S_0x560d09ca7680 .scope module, "ip_up" "ip_upscale" 13 78, 9 21 0, S_0x560d09c8fea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x_in";
    .port_info 1 /INPUT 32 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 38 "x_out";
    .port_info 4 /OUTPUT 38 "y_out";
P_0x560d09ca6630 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000100110>;
P_0x560d09ca6670 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000100000>;
L_0x774fda3b7de0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560d09ca7a50_0 .net/2u *"_ivl_0", 5 0, L_0x774fda3b7de0;  1 drivers
L_0x774fda3b7e28 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560d09ca7b50_0 .net/2u *"_ivl_4", 5 0, L_0x774fda3b7e28;  1 drivers
v0x560d09ca7c30_0 .net "enable", 0 0, L_0x774fda3b7f90;  alias, 1 drivers
v0x560d09ca7d30_0 .net "x_in", 31 0, v0x560d09ca30d0_0;  alias, 1 drivers
v0x560d09ca7e00_0 .net "x_out", 37 0, L_0x560d09d0d790;  alias, 1 drivers
v0x560d09ca7ef0_0 .net "y_in", 31 0, v0x560d09ca32a0_0;  alias, 1 drivers
v0x560d09ca7fb0_0 .net "y_out", 37 0, L_0x560d09d0d830;  alias, 1 drivers
L_0x560d09d0d790 .concat [ 6 32 0 0], L_0x774fda3b7de0, v0x560d09ca30d0_0;
L_0x560d09d0d830 .concat [ 6 32 0 0], L_0x774fda3b7e28, v0x560d09ca32a0_0;
S_0x560d09ca8140 .scope module, "op_down" "vec_op_downscale" 13 154, 20 22 0, S_0x560d09c8fea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /OUTPUT 32 "x_out";
    .port_info 5 /OUTPUT 1 "op_vld";
P_0x560d09ca7860 .param/l "CORDIC_WIDTH" 0 20 23, +C4<00000000000000000000000000100110>;
P_0x560d09ca78a0 .param/l "DATA_WIDTH" 0 20 24, +C4<00000000000000000000000000100000>;
v0x560d09ca8520_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09ca85e0_0 .net "enable", 0 0, v0x560d09ca26a0_0;  alias, 1 drivers
v0x560d09ca86d0_0 .var "enable_r", 0 0;
v0x560d09ca87a0_0 .net "nreset", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09ca8840_0 .net "op_vld", 0 0, v0x560d09ca86d0_0;  alias, 1 drivers
v0x560d09ca8930_0 .var/s "x_downscaled", 31 0;
v0x560d09ca89f0_0 .net/s "x_in", 37 0, v0x560d09ca90f0_0;  alias, 1 drivers
v0x560d09ca8ad0_0 .net/s "x_out", 31 0, v0x560d09ca8930_0;  alias, 1 drivers
S_0x560d09ca8cb0 .scope module, "scaling" "vec_scaling" 13 145, 21 21 0, S_0x560d09c8fea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 38 "x_in";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 38 "scale_out";
P_0x560d09ca8e90 .param/l "CORDIC_WIDTH" 0 21 22, +C4<00000000000000000000000000100110>;
v0x560d09ca8fe0_0 .net "en", 0 0, v0x560d09ca26a0_0;  alias, 1 drivers
v0x560d09ca90f0_0 .var/s "scale_out", 37 0;
v0x560d09ca91b0_0 .net/s "x_in", 37 0, L_0x560d09cfaf10;  alias, 1 drivers
E_0x560d09ca3770 .event anyedge, v0x560d09ca26a0_0, v0x560d09ca2890_0;
S_0x560d09cab400 .scope generate, "genblk_CRM_microRot[0]" "genblk_CRM_microRot[0]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cab630 .param/l "i" 1 3 86, +C4<00>;
v0x560d09cab6f0_0 .net *"_ivl_10", 0 0, L_0x560d09cf6ee0;  1 drivers
L_0x774fda3b80f8 .functor BUFT 1, C4<x1>, C4<0>, C4<0>, C4<0>;
v0x560d09cab7d0_0 .net *"_ivl_2", 1 0, L_0x774fda3b80f8;  1 drivers
L_0x774fda3b78d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cab8b0_0 .net/2u *"_ivl_4", 1 0, L_0x774fda3b78d0;  1 drivers
v0x560d09cab9a0_0 .net *"_ivl_6", 0 0, L_0x560d09cf6cb0;  1 drivers
v0x560d09caba60_0 .net *"_ivl_8", 0 0, L_0x560d09cf6da0;  1 drivers
v0x560d09cabb90_0 .net *"_ivl_9", 0 0, L_0x560d09cf6e40;  1 drivers
L_0x560d09cf6cb0 .cmp/ne 2, L_0x774fda3b80f8, L_0x774fda3b78d0;
L_0x560d09cf6ee0 .functor MUXZ 1, L_0x560d09cf6e40, L_0x560d09cf6da0, L_0x560d09cf6cb0, C4<>;
S_0x560d09cabc70 .scope generate, "genblk_CRM_microRot[1]" "genblk_CRM_microRot[1]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cabe70 .param/l "i" 1 3 86, +C4<01>;
v0x560d09cabf50_0 .net *"_ivl_0", 0 0, L_0x560d09cf7070;  1 drivers
v0x560d09cac030_0 .net *"_ivl_1", 1 0, L_0x560d09cf7110;  1 drivers
L_0x774fda3b7918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cac110_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7918;  1 drivers
v0x560d09cac1d0_0 .net *"_ivl_5", 0 0, L_0x560d09cbe670;  1 drivers
v0x560d09cac290_0 .net *"_ivl_7", 0 0, L_0x560d09cf72e0;  1 drivers
v0x560d09cac3c0_0 .net *"_ivl_8", 0 0, L_0x560d09cf73d0;  1 drivers
v0x560d09cac4a0_0 .net *"_ivl_9", 0 0, L_0x560d09cf7500;  1 drivers
L_0x560d09cf7110 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cf7070;
L_0x560d09cbe670 .cmp/ne 2, L_0x560d09cf7110, L_0x774fda3b7918;
L_0x560d09cf7500 .functor MUXZ 1, L_0x560d09cf73d0, L_0x560d09cf72e0, L_0x560d09cbe670, C4<>;
S_0x560d09cac580 .scope generate, "genblk_CRM_microRot[2]" "genblk_CRM_microRot[2]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cac7d0 .param/l "i" 1 3 86, +C4<010>;
v0x560d09cac8b0_0 .net *"_ivl_0", 0 0, L_0x560d09cf7640;  1 drivers
v0x560d09cac990_0 .net *"_ivl_1", 1 0, L_0x560d09cf7730;  1 drivers
L_0x774fda3b7960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09caca70_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7960;  1 drivers
v0x560d09cacb30_0 .net *"_ivl_5", 0 0, L_0x560d09cf7820;  1 drivers
v0x560d09cacbf0_0 .net *"_ivl_7", 0 0, L_0x560d09cf7960;  1 drivers
v0x560d09cacd20_0 .net *"_ivl_8", 0 0, L_0x560d09cf7a00;  1 drivers
v0x560d09cace00_0 .net *"_ivl_9", 0 0, L_0x560d09cf7af0;  1 drivers
L_0x560d09cf7730 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cf7640;
L_0x560d09cf7820 .cmp/ne 2, L_0x560d09cf7730, L_0x774fda3b7960;
L_0x560d09cf7af0 .functor MUXZ 1, L_0x560d09cf7a00, L_0x560d09cf7960, L_0x560d09cf7820, C4<>;
S_0x560d09cacee0 .scope generate, "genblk_CRM_microRot[3]" "genblk_CRM_microRot[3]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cad0e0 .param/l "i" 1 3 86, +C4<011>;
v0x560d09cad1c0_0 .net *"_ivl_0", 0 0, L_0x560d09cf7c80;  1 drivers
v0x560d09cad2a0_0 .net *"_ivl_1", 1 0, L_0x560d09cf7d20;  1 drivers
L_0x774fda3b79a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cad380_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b79a8;  1 drivers
v0x560d09cad440_0 .net *"_ivl_5", 0 0, L_0x560d09cf7e10;  1 drivers
v0x560d09cad500_0 .net *"_ivl_7", 0 0, L_0x560d09cf7f50;  1 drivers
v0x560d09cad630_0 .net *"_ivl_8", 0 0, L_0x560d09cf8080;  1 drivers
v0x560d09cad710_0 .net *"_ivl_9", 0 0, L_0x560d09cf8120;  1 drivers
L_0x560d09cf7d20 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cf7c80;
L_0x560d09cf7e10 .cmp/ne 2, L_0x560d09cf7d20, L_0x774fda3b79a8;
L_0x560d09cf8120 .functor MUXZ 1, L_0x560d09cf8080, L_0x560d09cf7f50, L_0x560d09cf7e10, C4<>;
S_0x560d09cad7f0 .scope generate, "genblk_CRM_microRot[4]" "genblk_CRM_microRot[4]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cad9f0 .param/l "i" 1 3 86, +C4<0100>;
v0x560d09cadad0_0 .net *"_ivl_0", 0 0, L_0x560d09cf8240;  1 drivers
v0x560d09cadbb0_0 .net *"_ivl_1", 1 0, L_0x560d09cf83e0;  1 drivers
L_0x774fda3b79f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cadc90_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b79f0;  1 drivers
v0x560d09cadd50_0 .net *"_ivl_5", 0 0, L_0x560d09cf8480;  1 drivers
v0x560d09cade10_0 .net *"_ivl_7", 0 0, L_0x560d09cf85c0;  1 drivers
v0x560d09cadf40_0 .net *"_ivl_8", 0 0, L_0x560d09cf8660;  1 drivers
v0x560d09cae020_0 .net *"_ivl_9", 0 0, L_0x560d09cf8780;  1 drivers
L_0x560d09cf83e0 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cf8240;
L_0x560d09cf8480 .cmp/ne 2, L_0x560d09cf83e0, L_0x774fda3b79f0;
L_0x560d09cf8780 .functor MUXZ 1, L_0x560d09cf8660, L_0x560d09cf85c0, L_0x560d09cf8480, C4<>;
S_0x560d09cae100 .scope generate, "genblk_CRM_microRot[5]" "genblk_CRM_microRot[5]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cae300 .param/l "i" 1 3 86, +C4<0101>;
v0x560d09cae3e0_0 .net *"_ivl_0", 0 0, L_0x560d09cf8940;  1 drivers
v0x560d09cae4c0_0 .net *"_ivl_1", 1 0, L_0x560d09cf89e0;  1 drivers
L_0x774fda3b7a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cae5a0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7a38;  1 drivers
v0x560d09cae660_0 .net *"_ivl_5", 0 0, L_0x560d09cf8ad0;  1 drivers
v0x560d09cae720_0 .net *"_ivl_7", 0 0, L_0x560d09cf8c10;  1 drivers
v0x560d09cae850_0 .net *"_ivl_8", 0 0, L_0x560d09cf8d40;  1 drivers
v0x560d09cae930_0 .net *"_ivl_9", 0 0, L_0x560d09cf8de0;  1 drivers
L_0x560d09cf89e0 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cf8940;
L_0x560d09cf8ad0 .cmp/ne 2, L_0x560d09cf89e0, L_0x774fda3b7a38;
L_0x560d09cf8de0 .functor MUXZ 1, L_0x560d09cf8d40, L_0x560d09cf8c10, L_0x560d09cf8ad0, C4<>;
S_0x560d09caea10 .scope generate, "genblk_CRM_microRot[6]" "genblk_CRM_microRot[6]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cac780 .param/l "i" 1 3 86, +C4<0110>;
v0x560d09caeca0_0 .net *"_ivl_0", 0 0, L_0x560d09cf8fa0;  1 drivers
v0x560d09caed80_0 .net *"_ivl_1", 1 0, L_0x560d09cf90e0;  1 drivers
L_0x774fda3b7a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09caee60_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7a80;  1 drivers
v0x560d09caef20_0 .net *"_ivl_5", 0 0, L_0x560d09cf91d0;  1 drivers
v0x560d09caefe0_0 .net *"_ivl_7", 0 0, L_0x560d09cf9310;  1 drivers
v0x560d09caf110_0 .net *"_ivl_8", 0 0, L_0x560d09cf93b0;  1 drivers
v0x560d09caf1f0_0 .net *"_ivl_9", 0 0, L_0x560d09cf9040;  1 drivers
L_0x560d09cf90e0 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cf8fa0;
L_0x560d09cf91d0 .cmp/ne 2, L_0x560d09cf90e0, L_0x774fda3b7a80;
L_0x560d09cf9040 .functor MUXZ 1, L_0x560d09cf93b0, L_0x560d09cf9310, L_0x560d09cf91d0, C4<>;
S_0x560d09caf2d0 .scope generate, "genblk_CRM_microRot[7]" "genblk_CRM_microRot[7]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09caf4d0 .param/l "i" 1 3 86, +C4<0111>;
v0x560d09caf5b0_0 .net *"_ivl_0", 0 0, L_0x560d09cf9620;  1 drivers
v0x560d09caf690_0 .net *"_ivl_1", 1 0, L_0x560d09cf96c0;  1 drivers
L_0x774fda3b7ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09caf770_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7ac8;  1 drivers
v0x560d09caf830_0 .net *"_ivl_5", 0 0, L_0x560d09cf97b0;  1 drivers
v0x560d09caf8f0_0 .net *"_ivl_7", 0 0, L_0x560d09cf98f0;  1 drivers
v0x560d09cafa20_0 .net *"_ivl_8", 0 0, L_0x560d09cf9450;  1 drivers
v0x560d09cafb00_0 .net *"_ivl_9", 0 0, L_0x560d09cf9a50;  1 drivers
L_0x560d09cf96c0 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cf9620;
L_0x560d09cf97b0 .cmp/ne 2, L_0x560d09cf96c0, L_0x774fda3b7ac8;
L_0x560d09cf9a50 .functor MUXZ 1, L_0x560d09cf9450, L_0x560d09cf98f0, L_0x560d09cf97b0, C4<>;
S_0x560d09cafbe0 .scope generate, "genblk_CRM_microRot[8]" "genblk_CRM_microRot[8]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cafde0 .param/l "i" 1 3 86, +C4<01000>;
v0x560d09cafec0_0 .net *"_ivl_0", 0 0, L_0x560d09cf9c10;  1 drivers
v0x560d09caffa0_0 .net *"_ivl_1", 1 0, L_0x560d09cf9990;  1 drivers
L_0x774fda3b7b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cb0080_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7b10;  1 drivers
v0x560d09cb0140_0 .net *"_ivl_5", 0 0, L_0x560d09cf9dd0;  1 drivers
v0x560d09cb0200_0 .net *"_ivl_7", 0 0, L_0x560d09cf9f10;  1 drivers
v0x560d09cb0330_0 .net *"_ivl_8", 0 0, L_0x560d09cf9fb0;  1 drivers
v0x560d09cb0410_0 .net *"_ivl_9", 0 0, L_0x560d09cfa130;  1 drivers
L_0x560d09cf9990 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cf9c10;
L_0x560d09cf9dd0 .cmp/ne 2, L_0x560d09cf9990, L_0x774fda3b7b10;
L_0x560d09cfa130 .functor MUXZ 1, L_0x560d09cf9fb0, L_0x560d09cf9f10, L_0x560d09cf9dd0, C4<>;
S_0x560d09cb04f0 .scope generate, "genblk_CRM_microRot[9]" "genblk_CRM_microRot[9]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cb06f0 .param/l "i" 1 3 86, +C4<01001>;
v0x560d09cb07d0_0 .net *"_ivl_0", 0 0, L_0x560d09cfa2f0;  1 drivers
v0x560d09cb08b0_0 .net *"_ivl_1", 1 0, L_0x560d09cfa390;  1 drivers
L_0x774fda3b7b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cb0990_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7b58;  1 drivers
v0x560d09cb0a50_0 .net *"_ivl_5", 0 0, L_0x560d09cfa480;  1 drivers
v0x560d09cb0b10_0 .net *"_ivl_7", 0 0, L_0x560d09cfa5c0;  1 drivers
v0x560d09cb0c40_0 .net *"_ivl_8", 0 0, L_0x560d09cfa750;  1 drivers
v0x560d09cb0d20_0 .net *"_ivl_9", 0 0, L_0x560d09cfa7f0;  1 drivers
L_0x560d09cfa390 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cfa2f0;
L_0x560d09cfa480 .cmp/ne 2, L_0x560d09cfa390, L_0x774fda3b7b58;
L_0x560d09cfa7f0 .functor MUXZ 1, L_0x560d09cfa750, L_0x560d09cfa5c0, L_0x560d09cfa480, C4<>;
S_0x560d09cb0e00 .scope generate, "genblk_CRM_microRot[10]" "genblk_CRM_microRot[10]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cb1000 .param/l "i" 1 3 86, +C4<01010>;
v0x560d09cb10e0_0 .net *"_ivl_0", 0 0, L_0x560d09cfa9b0;  1 drivers
v0x560d09cb11c0_0 .net *"_ivl_1", 1 0, L_0x560d09cfab50;  1 drivers
L_0x774fda3b7ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cb12a0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7ba0;  1 drivers
v0x560d09cb1360_0 .net *"_ivl_5", 0 0, L_0x560d09cfac40;  1 drivers
v0x560d09cb1420_0 .net *"_ivl_7", 0 0, L_0x560d09cfad80;  1 drivers
v0x560d09cb1550_0 .net *"_ivl_8", 0 0, L_0x560d09cfae20;  1 drivers
v0x560d09cb1630_0 .net *"_ivl_9", 0 0, L_0x560d09cfafd0;  1 drivers
L_0x560d09cfab50 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cfa9b0;
L_0x560d09cfac40 .cmp/ne 2, L_0x560d09cfab50, L_0x774fda3b7ba0;
L_0x560d09cfafd0 .functor MUXZ 1, L_0x560d09cfae20, L_0x560d09cfad80, L_0x560d09cfac40, C4<>;
S_0x560d09cb1710 .scope generate, "genblk_CRM_microRot[11]" "genblk_CRM_microRot[11]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cb1910 .param/l "i" 1 3 86, +C4<01011>;
v0x560d09cb19f0_0 .net *"_ivl_0", 0 0, L_0x560d09cfb190;  1 drivers
v0x560d09cb1ad0_0 .net *"_ivl_1", 1 0, L_0x560d09cfb230;  1 drivers
L_0x774fda3b7be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cb1bb0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7be8;  1 drivers
v0x560d09cb1c70_0 .net *"_ivl_5", 0 0, L_0x560d09cfb320;  1 drivers
v0x560d09cb1d30_0 .net *"_ivl_7", 0 0, L_0x560d09cfb460;  1 drivers
v0x560d09cb1e60_0 .net *"_ivl_8", 0 0, L_0x560d09cfb620;  1 drivers
v0x560d09cb1f40_0 .net *"_ivl_9", 0 0, L_0x560d09cfb6c0;  1 drivers
L_0x560d09cfb230 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cfb190;
L_0x560d09cfb320 .cmp/ne 2, L_0x560d09cfb230, L_0x774fda3b7be8;
L_0x560d09cfb6c0 .functor MUXZ 1, L_0x560d09cfb620, L_0x560d09cfb460, L_0x560d09cfb320, C4<>;
S_0x560d09cb2020 .scope generate, "genblk_CRM_microRot[12]" "genblk_CRM_microRot[12]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cb2220 .param/l "i" 1 3 86, +C4<01100>;
v0x560d09cb2300_0 .net *"_ivl_0", 0 0, L_0x560d09cfb880;  1 drivers
v0x560d09cb23e0_0 .net *"_ivl_1", 1 0, L_0x560d09cfb500;  1 drivers
L_0x774fda3b7c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cb24c0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7c30;  1 drivers
v0x560d09cb2580_0 .net *"_ivl_5", 0 0, L_0x560d09cfba50;  1 drivers
v0x560d09cb2640_0 .net *"_ivl_7", 0 0, L_0x560d09cfbb90;  1 drivers
v0x560d09cb2770_0 .net *"_ivl_8", 0 0, L_0x560d09cfbc30;  1 drivers
v0x560d09cb2850_0 .net *"_ivl_9", 0 0, L_0x560d09cfbe10;  1 drivers
L_0x560d09cfb500 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cfb880;
L_0x560d09cfba50 .cmp/ne 2, L_0x560d09cfb500, L_0x774fda3b7c30;
L_0x560d09cfbe10 .functor MUXZ 1, L_0x560d09cfbc30, L_0x560d09cfbb90, L_0x560d09cfba50, C4<>;
S_0x560d09cb2930 .scope generate, "genblk_CRM_microRot[13]" "genblk_CRM_microRot[13]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cb2b30 .param/l "i" 1 3 86, +C4<01101>;
v0x560d09cb2c10_0 .net *"_ivl_0", 0 0, L_0x560d09cfbfa0;  1 drivers
v0x560d09cb2cf0_0 .net *"_ivl_1", 1 0, L_0x560d09cfc040;  1 drivers
L_0x774fda3b7c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cb2dd0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7c78;  1 drivers
v0x560d09cb2e90_0 .net *"_ivl_5", 0 0, L_0x560d09cfc340;  1 drivers
v0x560d09cb2f50_0 .net *"_ivl_7", 0 0, L_0x560d09cfc480;  1 drivers
v0x560d09cb3080_0 .net *"_ivl_8", 0 0, L_0x560d09cfbcd0;  1 drivers
v0x560d09cb3160_0 .net *"_ivl_9", 0 0, L_0x560d09cfbd70;  1 drivers
L_0x560d09cfc040 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cfbfa0;
L_0x560d09cfc340 .cmp/ne 2, L_0x560d09cfc040, L_0x774fda3b7c78;
L_0x560d09cfbd70 .functor MUXZ 1, L_0x560d09cfbcd0, L_0x560d09cfc480, L_0x560d09cfc340, C4<>;
S_0x560d09cb3240 .scope generate, "genblk_CRM_microRot[14]" "genblk_CRM_microRot[14]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cb3440 .param/l "i" 1 3 86, +C4<01110>;
v0x560d09cb3520_0 .net *"_ivl_0", 0 0, L_0x560d09cfc9a0;  1 drivers
v0x560d09cb3600_0 .net *"_ivl_1", 1 0, L_0x560d09cfcba0;  1 drivers
L_0x774fda3b7cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cb36e0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7cc0;  1 drivers
v0x560d09cb37a0_0 .net *"_ivl_5", 0 0, L_0x560d09cfcc90;  1 drivers
v0x560d09cb3860_0 .net *"_ivl_7", 0 0, L_0x560d09cfcdd0;  1 drivers
v0x560d09cb3990_0 .net *"_ivl_8", 0 0, L_0x560d09cfce70;  1 drivers
v0x560d09cb3a70_0 .net *"_ivl_9", 0 0, L_0x560d09cfd080;  1 drivers
L_0x560d09cfcba0 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cfc9a0;
L_0x560d09cfcc90 .cmp/ne 2, L_0x560d09cfcba0, L_0x774fda3b7cc0;
L_0x560d09cfd080 .functor MUXZ 1, L_0x560d09cfce70, L_0x560d09cfcdd0, L_0x560d09cfcc90, C4<>;
S_0x560d09cb3b50 .scope generate, "genblk_CRM_microRot[15]" "genblk_CRM_microRot[15]" 3 86, 3 86 0, S_0x560d09c6bf90;
 .timescale -9 -12;
P_0x560d09cb3d50 .param/l "i" 1 3 86, +C4<01111>;
v0x560d09cb3e30_0 .net *"_ivl_0", 0 0, L_0x560d09cfd790;  1 drivers
v0x560d09cb3f10_0 .net *"_ivl_1", 1 0, L_0x560d09cfd9b0;  1 drivers
L_0x774fda3b7d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560d09cb3ff0_0 .net/2u *"_ivl_3", 1 0, L_0x774fda3b7d08;  1 drivers
v0x560d09cb40b0_0 .net *"_ivl_5", 0 0, L_0x560d09cfdaa0;  1 drivers
v0x560d09cb4170_0 .net *"_ivl_7", 0 0, L_0x560d09cfdbe0;  1 drivers
v0x560d09cb42a0_0 .net *"_ivl_8", 0 0, L_0x560d09cfde90;  1 drivers
v0x560d09cb4380_0 .net *"_ivl_9", 0 0, L_0x560d09cfe0c0;  1 drivers
L_0x560d09cfd9b0 .concat [ 1 1 0 0], L_0x774fda3b77f8, L_0x560d09cfd790;
L_0x560d09cfdaa0 .cmp/ne 2, L_0x560d09cfd9b0, L_0x774fda3b7d08;
L_0x560d09cfe0c0 .functor MUXZ 1, L_0x560d09cfde90, L_0x560d09cfdbe0, L_0x560d09cfdaa0, C4<>;
S_0x560d09cb5f50 .scope module, "gso_controller_inst" "gso_top" 22 46, 23 2 0, S_0x560d09bf4f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 3 "k_in";
    .port_info 4 /INPUT 224 "w_in_flat";
    .port_info 5 /INPUT 576 "thetas_in_flat";
    .port_info 6 /INPUT 32 "cordic_rot_xout";
    .port_info 7 /INPUT 32 "cordic_rot_yout";
    .port_info 8 /INPUT 1 "cordic_rot_opvld";
    .port_info 9 /OUTPUT 224 "w_out_flat";
    .port_info 10 /OUTPUT 1 "done";
    .port_info 11 /OUTPUT 1 "cordic_rot_en";
    .port_info 12 /OUTPUT 32 "cordic_rot_xin_reg";
    .port_info 13 /OUTPUT 32 "cordic_rot_yin_reg";
    .port_info 14 /OUTPUT 16 "cordic_rot_angle_in_reg";
    .port_info 15 /OUTPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 16 /OUTPUT 1 "cordic_rot_microRot_ext_vld";
    .port_info 17 /OUTPUT 2 "cordic_rot_quad_in";
P_0x560d09cb6150 .param/l "ANGLE_WIDTH" 0 23 4, +C4<00000000000000000000000000010000>;
P_0x560d09cb6190 .param/l "CORDIC_STAGES" 0 23 8, +C4<00000000000000000000000000010000>;
P_0x560d09cb61d0 .param/l "CORDIC_WIDTH" 0 23 7, +C4<00000000000000000000000000100110>;
P_0x560d09cb6210 .param/l "DATA_WIDTH" 0 23 3, +C4<00000000000000000000000000100000>;
P_0x560d09cb6250 .param/l "FRAC_WIDTH" 0 23 6, +C4<00000000000000000000000000010100>;
P_0x560d09cb6290 .param/l "K_VECTORS" 1 23 33, +C4<000000000000000000000000000000110>;
P_0x560d09cb62d0 .param/l "N_DIM" 0 23 5, +C4<00000000000000000000000000000111>;
P_0x560d09cb6310 .param/l "S_CHECK_J_LOOP" 1 23 37, C4<0010>;
P_0x560d09cb6350 .param/l "S_DONE" 1 23 45, C4<1010>;
P_0x560d09cb6390 .param/l "S_IDLE" 1 23 35, C4<0000>;
P_0x560d09cb63d0 .param/l "S_INIT" 1 23 36, C4<0001>;
P_0x560d09cb6410 .param/l "S_PREP_PC" 1 23 40, C4<0101>;
P_0x560d09cb6450 .param/l "S_PROJ_CALC_EN" 1 23 41, C4<0110>;
P_0x560d09cb6490 .param/l "S_PROJ_CALC_WAIT" 1 23 42, C4<0111>;
P_0x560d09cb64d0 .param/l "S_SCALAR_PROD_EN" 1 23 38, C4<0011>;
P_0x560d09cb6510 .param/l "S_SCALAR_PROD_WAIT" 1 23 39, C4<0100>;
P_0x560d09cb6550 .param/l "S_SUBTRACT_PROJECTION" 1 23 43, C4<1000>;
P_0x560d09cb6590 .param/l "S_UPDATE_J_LOOP" 1 23 44, C4<1001>;
v0x560d09cb8ab0 .array/s "R_x_pc", 4 0, 31 0;
v0x560d09cb8b90 .array/s "R_y_pc", 4 0, 31 0;
L_0x774fda3b7888 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x560d09cb8c50_0 .net/2u *"_ivl_21", 3 0, L_0x774fda3b7888;  1 drivers
v0x560d09cb8d10_0 .net "clk", 0 0, v0x560d09cb6d10_0;  alias, 1 drivers
v0x560d09cb8db0_0 .var/s "cordic_rot_angle_in_reg", 15 0;
v0x560d09cb8ec0_0 .net "cordic_rot_angle_microRot_n", 0 0, L_0x774fda3b77b0;  alias, 1 drivers
v0x560d09cb8f60_0 .var "cordic_rot_en", 0 0;
v0x560d09cb9000_0 .net "cordic_rot_microRot_ext_vld", 0 0, L_0x774fda3b77f8;  alias, 1 drivers
v0x560d09cb90a0_0 .net "cordic_rot_opvld", 0 0, L_0x560d09d09cd0;  alias, 1 drivers
v0x560d09cb91d0_0 .net "cordic_rot_quad_in", 1 0, L_0x774fda3b7840;  alias, 1 drivers
v0x560d09cb9270_0 .var/s "cordic_rot_xin_reg", 31 0;
v0x560d09cb9310_0 .net/s "cordic_rot_xout", 31 0, L_0x560d09d09aa0;  alias, 1 drivers
v0x560d09cb93d0_0 .var/s "cordic_rot_yin_reg", 31 0;
v0x560d09cb9490_0 .net/s "cordic_rot_yout", 31 0, L_0x560d09d09bd0;  alias, 1 drivers
v0x560d09cb95a0_0 .var "current_state", 3 0;
v0x560d09cb9680_0 .net "done", 0 0, L_0x560d09cf6b70;  alias, 1 drivers
v0x560d09cb9740_0 .net "en", 0 0, v0x560d09cbb460_0;  1 drivers
v0x560d09cb9910_0 .var/i "i", 31 0;
v0x560d09cb99f0_0 .var/i "j", 31 0;
v0x560d09cb9ad0_0 .var "j_loop_idx", 2 0;
v0x560d09cb9bb0_0 .net "k_in", 2 0, v0x560d09cbb5a0_0;  1 drivers
v0x560d09cb9c90_0 .var "k_reg", 2 0;
v0x560d09cb9d70_0 .var "level_idx", 2 0;
v0x560d09cb9e50_0 .var "next_state", 3 0;
v0x560d09cb9f30 .array/s "rot_x_sp", 5 0, 31 0;
v0x560d09cb9ff0_0 .var/s "rot_y_sp_final", 31 0;
v0x560d09cba0d0_0 .net "rst_n", 0 0, v0x560d09cbb660_0;  alias, 1 drivers
v0x560d09cba170_0 .var/s "temp_sub", 31 0;
v0x560d09cba250 .array/s "thetas", 35 0, 15 0;
v0x560d09cba310_0 .net/s "thetas_in_flat", 575 0, v0x560d09cbb700_0;  1 drivers
v0x560d09cba3f0 .array/s "w_current", 6 0, 31 0;
v0x560d09cba5d0_0 .net/s "w_in_flat", 223 0, v0x560d09cbb860_0;  1 drivers
v0x560d09cba6b0_0 .net/s "w_out_flat", 223 0, L_0x560d09cf6790;  alias, 1 drivers
E_0x560d09cb6f70/0 .event anyedge, v0x560d09cb95a0_0, v0x560d09cb9740_0, v0x560d09cb9c90_0, v0x560d09cb9ad0_0;
E_0x560d09cb6f70/1 .event anyedge, v0x560d09c8ea90_0, v0x560d09cb9d70_0;
E_0x560d09cb6f70 .event/or E_0x560d09cb6f70/0, E_0x560d09cb6f70/1;
v0x560d09cba3f0_0 .array/port v0x560d09cba3f0, 0;
v0x560d09cba3f0_1 .array/port v0x560d09cba3f0, 1;
v0x560d09cba3f0_2 .array/port v0x560d09cba3f0, 2;
v0x560d09cba3f0_3 .array/port v0x560d09cba3f0, 3;
LS_0x560d09cf6790_0_0 .concat8 [ 32 32 32 32], v0x560d09cba3f0_0, v0x560d09cba3f0_1, v0x560d09cba3f0_2, v0x560d09cba3f0_3;
v0x560d09cba3f0_4 .array/port v0x560d09cba3f0, 4;
v0x560d09cba3f0_5 .array/port v0x560d09cba3f0, 5;
v0x560d09cba3f0_6 .array/port v0x560d09cba3f0, 6;
LS_0x560d09cf6790_0_4 .concat8 [ 32 32 32 0], v0x560d09cba3f0_4, v0x560d09cba3f0_5, v0x560d09cba3f0_6;
L_0x560d09cf6790 .concat8 [ 128 96 0 0], LS_0x560d09cf6790_0_0, LS_0x560d09cf6790_0_4;
L_0x560d09cf6b70 .cmp/eq 4, v0x560d09cb95a0_0, L_0x774fda3b7888;
S_0x560d09cb6ff0 .scope generate, "pack_output[0]" "pack_output[0]" 23 177, 23 177 0, S_0x560d09cb5f50;
 .timescale -9 -12;
P_0x560d09cb7210 .param/l "k" 1 23 177, +C4<00>;
v0x560d09cb72f0_0 .net *"_ivl_2", 31 0, v0x560d09cba3f0_0;  1 drivers
S_0x560d09cb73d0 .scope generate, "pack_output[1]" "pack_output[1]" 23 177, 23 177 0, S_0x560d09cb5f50;
 .timescale -9 -12;
P_0x560d09cb75f0 .param/l "k" 1 23 177, +C4<01>;
v0x560d09cb76b0_0 .net *"_ivl_2", 31 0, v0x560d09cba3f0_1;  1 drivers
S_0x560d09cb7790 .scope generate, "pack_output[2]" "pack_output[2]" 23 177, 23 177 0, S_0x560d09cb5f50;
 .timescale -9 -12;
P_0x560d09cb79c0 .param/l "k" 1 23 177, +C4<010>;
v0x560d09cb7a80_0 .net *"_ivl_2", 31 0, v0x560d09cba3f0_2;  1 drivers
S_0x560d09cb7b60 .scope generate, "pack_output[3]" "pack_output[3]" 23 177, 23 177 0, S_0x560d09cb5f50;
 .timescale -9 -12;
P_0x560d09cb7d60 .param/l "k" 1 23 177, +C4<011>;
v0x560d09cb7e40_0 .net *"_ivl_2", 31 0, v0x560d09cba3f0_3;  1 drivers
S_0x560d09cb7f20 .scope generate, "pack_output[4]" "pack_output[4]" 23 177, 23 177 0, S_0x560d09cb5f50;
 .timescale -9 -12;
P_0x560d09cb8170 .param/l "k" 1 23 177, +C4<0100>;
v0x560d09cb8250_0 .net *"_ivl_2", 31 0, v0x560d09cba3f0_4;  1 drivers
S_0x560d09cb8330 .scope generate, "pack_output[5]" "pack_output[5]" 23 177, 23 177 0, S_0x560d09cb5f50;
 .timescale -9 -12;
P_0x560d09cb8530 .param/l "k" 1 23 177, +C4<0101>;
v0x560d09cb8610_0 .net *"_ivl_2", 31 0, v0x560d09cba3f0_5;  1 drivers
S_0x560d09cb86f0 .scope generate, "pack_output[6]" "pack_output[6]" 23 177, 23 177 0, S_0x560d09cb5f50;
 .timescale -9 -12;
P_0x560d09cb88f0 .param/l "k" 1 23 177, +C4<0110>;
v0x560d09cb89d0_0 .net *"_ivl_2", 31 0, v0x560d09cba3f0_6;  1 drivers
    .scope S_0x560d09b82d90;
T_0 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09aaab20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09aa6810_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09acfab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ac7490_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x560d09acb7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09aa6810_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09acfab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ac7490_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09ac7490_0, 0;
    %load/vec4 v0x560d09aaee10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x560d09aa6ba0_0;
    %load/vec4 v0x560d09a9c5c0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09a9c5c0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09aa6810_0, 0;
    %load/vec4 v0x560d09a9c5c0_0;
    %load/vec4 v0x560d09aa6ba0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09aa6ba0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09acfab0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x560d09aa6ba0_0;
    %load/vec4 v0x560d09a9c5c0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09a9c5c0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09aa6810_0, 0;
    %load/vec4 v0x560d09a9c5c0_0;
    %load/vec4 v0x560d09aa6ba0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09aa6ba0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09acfab0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560d09c02df0;
T_1 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09af62c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09ad3dc0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b74c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b0a200_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560d09b0b510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09ad3dc0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b74c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b0a200_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b0a200_0, 0;
    %load/vec4 v0x560d09af6c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x560d09ad80d0_0;
    %load/vec4 v0x560d09b5f630_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x560d09b5f630_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09ad3dc0_0, 0;
    %load/vec4 v0x560d09b5f630_0;
    %load/vec4 v0x560d09ad80d0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x560d09ad80d0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09b74c50_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x560d09ad80d0_0;
    %load/vec4 v0x560d09b5f630_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x560d09b5f630_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09ad3dc0_0, 0;
    %load/vec4 v0x560d09b5f630_0;
    %load/vec4 v0x560d09ad80d0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x560d09ad80d0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09b74c50_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560d09b76020;
T_2 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09b63b90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b79080_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b8a2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b67fc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560d09b6c3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b79080_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b8a2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b67fc0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b67fc0_0, 0;
    %load/vec4 v0x560d09b61150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x560d09b2a7c0_0;
    %load/vec4 v0x560d09b86940_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x560d09b86940_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09b79080_0, 0;
    %load/vec4 v0x560d09b86940_0;
    %load/vec4 v0x560d09b2a7c0_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x560d09b2a7c0_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09b8a2f0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x560d09b2a7c0_0;
    %load/vec4 v0x560d09b86940_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x560d09b86940_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09b79080_0, 0;
    %load/vec4 v0x560d09b86940_0;
    %load/vec4 v0x560d09b2a7c0_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x560d09b2a7c0_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09b8a2f0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560d09c251a0;
T_3 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09b7d4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bb23b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bd1550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b7dd70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560d09b85ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bb23b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bd1550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b7dd70_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b7dd70_0, 0;
    %load/vec4 v0x560d09b81a50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x560d09b8ad90_0;
    %load/vec4 v0x560d09bb1a50_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09bb1a50_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09bb23b0_0, 0;
    %load/vec4 v0x560d09bb1a50_0;
    %load/vec4 v0x560d09b8ad90_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09b8ad90_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09bd1550_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x560d09b8ad90_0;
    %load/vec4 v0x560d09bb1a50_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09bb1a50_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09bb23b0_0, 0;
    %load/vec4 v0x560d09bb1a50_0;
    %load/vec4 v0x560d09b8ad90_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09b8ad90_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09bd1550_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560d09b871e0;
T_4 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09b8f1e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c08680_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c11410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09bd2da0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560d09be1f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c08680_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c11410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09bd2da0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09bd2da0_0, 0;
    %load/vec4 v0x560d09b96fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x560d09b92ba0_0;
    %load/vec4 v0x560d09c443a0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09c443a0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c08680_0, 0;
    %load/vec4 v0x560d09c443a0_0;
    %load/vec4 v0x560d09b92ba0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09b92ba0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c11410_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x560d09b92ba0_0;
    %load/vec4 v0x560d09c443a0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09c443a0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c08680_0, 0;
    %load/vec4 v0x560d09c443a0_0;
    %load/vec4 v0x560d09b92ba0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09b92ba0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c11410_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560d09b60b60;
T_5 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c15cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c0d100_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a6aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c255e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560d09b2c080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c0d100_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a6aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c255e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c255e0_0, 0;
    %load/vec4 v0x560d09c1b040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x560d09c11b80_0;
    %load/vec4 v0x560d09c16e90_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x560d09c16e90_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c0d100_0, 0;
    %load/vec4 v0x560d09c16e90_0;
    %load/vec4 v0x560d09c11b80_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x560d09c11b80_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09a6aa90_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x560d09c11b80_0;
    %load/vec4 v0x560d09c16e90_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x560d09c16e90_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c0d100_0, 0;
    %load/vec4 v0x560d09c16e90_0;
    %load/vec4 v0x560d09c11b80_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x560d09c11b80_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09a6aa90_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560d09b64f60;
T_6 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c08f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c12430_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09adce40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a73df0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560d09a6f440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c12430_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09adce40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a73df0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09a73df0_0, 0;
    %load/vec4 v0x560d09c04510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x560d09c0d9b0_0;
    %load/vec4 v0x560d09b873a0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09b873a0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c12430_0, 0;
    %load/vec4 v0x560d09b873a0_0;
    %load/vec4 v0x560d09c0d9b0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09c0d9b0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09adce40_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x560d09c0d9b0_0;
    %load/vec4 v0x560d09b873a0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09b873a0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c12430_0, 0;
    %load/vec4 v0x560d09b873a0_0;
    %load/vec4 v0x560d09c0d9b0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09c0d9b0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09adce40_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560d09bd45a0;
T_7 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09b687e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b7eb60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09836e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b8fc40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560d09b8b7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b7eb60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09836e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b8fc40_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b8fc40_0, 0;
    %load/vec4 v0x560d09b643b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x560d09b8e740_0;
    %load/vec4 v0x560d09b82f50_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09b82f50_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09b7eb60_0, 0;
    %load/vec4 v0x560d09b82f50_0;
    %load/vec4 v0x560d09b8e740_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09b8e740_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09836e40_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x560d09b8e740_0;
    %load/vec4 v0x560d09b82f50_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09b82f50_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09b7eb60_0, 0;
    %load/vec4 v0x560d09b82f50_0;
    %load/vec4 v0x560d09b8e740_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09b8e740_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09836e40_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560d09b69390;
T_8 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09828580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09836fb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097bbf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09821e60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560d09824cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09836fb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097bbf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09821e60_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09821e60_0, 0;
    %load/vec4 v0x560d0982a6e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x560d09828410_0;
    %load/vec4 v0x560d097d7370_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x560d097d7370_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09836fb0_0, 0;
    %load/vec4 v0x560d097d7370_0;
    %load/vec4 v0x560d09828410_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x560d09828410_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d097bbf60_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x560d09828410_0;
    %load/vec4 v0x560d097d7370_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x560d097d7370_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09836fb0_0, 0;
    %load/vec4 v0x560d097d7370_0;
    %load/vec4 v0x560d09828410_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x560d09828410_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d097bbf60_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560d09b93ec0;
T_9 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d097cc8f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097cca60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097ed280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d097c1c30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x560d097bbdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097cca60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097ed280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d097c1c30_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d097c1c30_0, 0;
    %load/vec4 v0x560d097d0860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x560d097ccbd0_0;
    %load/vec4 v0x560d097aa850_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d097aa850_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d097cca60_0, 0;
    %load/vec4 v0x560d097aa850_0;
    %load/vec4 v0x560d097ccbd0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d097ccbd0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d097ed280_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x560d097ccbd0_0;
    %load/vec4 v0x560d097aa850_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d097aa850_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d097cca60_0, 0;
    %load/vec4 v0x560d097aa850_0;
    %load/vec4 v0x560d097ccbd0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d097ccbd0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d097ed280_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x560d09abf720;
T_10 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09850420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09850b50_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09798fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d0985a440_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560d0974c5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09850b50_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09798fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d0985a440_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d0985a440_0, 0;
    %load/vec4 v0x560d09850870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x560d098509e0_0;
    %load/vec4 v0x560d09843d40_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d09843d40_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09850b50_0, 0;
    %load/vec4 v0x560d09843d40_0;
    %load/vec4 v0x560d098509e0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d098509e0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09798fe0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x560d098509e0_0;
    %load/vec4 v0x560d09843d40_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d09843d40_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09850b50_0, 0;
    %load/vec4 v0x560d09843d40_0;
    %load/vec4 v0x560d098509e0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d098509e0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09798fe0_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560d09ac7d30;
T_11 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d0984ca10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09843a60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c4ad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d097992c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x560d09799150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09843a60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c4ad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d097992c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d097992c0_0, 0;
    %load/vec4 v0x560d09799430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x560d098438f0_0;
    %load/vec4 v0x560d0983c5c0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d0983c5c0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09843a60_0, 0;
    %load/vec4 v0x560d0983c5c0_0;
    %load/vec4 v0x560d098438f0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d098438f0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c4ad30_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x560d098438f0_0;
    %load/vec4 v0x560d0983c5c0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d0983c5c0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09843a60_0, 0;
    %load/vec4 v0x560d0983c5c0_0;
    %load/vec4 v0x560d098438f0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d098438f0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c4ad30_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x560d09b8b630;
T_12 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c15b30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d0982e870_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09850590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d097ddc20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x560d097aa9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d0982e870_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09850590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d097ddc20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d097ddc20_0, 0;
    %load/vec4 v0x560d097ddab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x560d098383c0_0;
    %load/vec4 v0x560d097e5500_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x560d097e5500_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d0982e870_0, 0;
    %load/vec4 v0x560d097e5500_0;
    %load/vec4 v0x560d098383c0_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x560d098383c0_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09850590_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x560d098383c0_0;
    %load/vec4 v0x560d097e5500_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x560d097e5500_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d0982e870_0, 0;
    %load/vec4 v0x560d097e5500_0;
    %load/vec4 v0x560d098383c0_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x560d098383c0_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09850590_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560d09ab7140;
T_13 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a40ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bec090_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a5bcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a60ef0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x560d09a658a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bec090_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a5bcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a60ef0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09a60ef0_0, 0;
    %load/vec4 v0x560d09be2ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x560d09c03420_0;
    %load/vec4 v0x560d09be7640_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09be7640_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09bec090_0, 0;
    %load/vec4 v0x560d09be7640_0;
    %load/vec4 v0x560d09c03420_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09c03420_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09a5bcf0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x560d09c03420_0;
    %load/vec4 v0x560d09be7640_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09be7640_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09bec090_0, 0;
    %load/vec4 v0x560d09be7640_0;
    %load/vec4 v0x560d09c03420_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09c03420_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09a5bcf0_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560d09beba60;
T_14 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d099e8b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x560d09a20080_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x560d09a20080_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x560d099bf460_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.2, 8;
    %load/vec4 v0x560d09a407f0_0;
    %parti/s 1, 0, 2;
    %and;
T_14.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09a20080_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560d09beba60;
T_15 ;
    %wait E_0x560d0978dfa0;
    %load/vec4 v0x560d099bf460_0;
    %load/vec4 v0x560d09a407f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %load/vec4 v0x560d09a1ed70_0;
    %store/vec4 v0x560d09a0b790_0, 0, 16;
    %load/vec4 v0x560d09a0ae30_0;
    %store/vec4 v0x560d099ece30_0, 0, 16;
    %load/vec4 v0x560d099e4810_0;
    %store/vec4 v0x560d099dc1f0_0, 0, 16;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0x560d09a1ed70_0;
    %store/vec4 v0x560d09a0b790_0, 0, 16;
    %load/vec4 v0x560d09a0ae30_0;
    %store/vec4 v0x560d099ece30_0, 0, 16;
    %load/vec4 v0x560d099e4810_0;
    %store/vec4 v0x560d099dc1f0_0, 0, 16;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0x560d09a1ed70_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x560d09a0b790_0, 0, 16;
    %load/vec4 v0x560d09a0ae30_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x560d099ece30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x560d099e4810_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560d099dc1f0_0, 0, 16;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x560d09a1ed70_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x560d09a0b790_0, 0, 16;
    %load/vec4 v0x560d09a0ae30_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x560d099ece30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560d099e4810_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560d099dc1f0_0, 0, 16;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x560d09a1ed70_0;
    %store/vec4 v0x560d09a0b790_0, 0, 16;
    %load/vec4 v0x560d09a0ae30_0;
    %store/vec4 v0x560d099ece30_0, 0, 16;
    %load/vec4 v0x560d099e4810_0;
    %store/vec4 v0x560d099dc1f0_0, 0, 16;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x560d09b22c80;
T_16 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_16.5;
T_16.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560d09aaeb60;
T_17 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_17.5;
T_17.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_17.5 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560d09ab2e50;
T_18 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_18.5;
T_18.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_18.5 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x560d09ad8970;
T_19 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_19.5;
T_19.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_19.5 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x560d09a4dae0;
T_20 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_20.5;
T_20.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x560d09a52460;
T_21 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_21.5;
T_21.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x560d09a56de0;
T_22 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_22.5;
T_22.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x560d09a5b760;
T_23 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_23.5;
T_23.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_23.5 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x560d098fffc0;
T_24 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_24.5;
T_24.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x560d09ad0350;
T_25 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_25.5;
T_25.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x560d09ad4660;
T_26 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_26.5;
T_26.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_26.5 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x560d09a49160;
T_27 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_27.5;
T_27.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_27.5 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x560d099d8740;
T_28 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_28.5;
T_28.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_28.5 ;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x560d099dca90;
T_29 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_29.5;
T_29.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb13d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_29.5 ;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x560d09b18d10;
T_30 ;
    %wait E_0x560d0976f650;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb3b40, 0, 4;
    %jmp T_30;
    .thread T_30;
    .scope S_0x560d09b18d10;
T_31 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x560d09bb31e0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x560d09bb4e00_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_31.2, 8;
    %load/vec4 v0x560d09bb2880_0;
    %and;
T_31.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09bb31e0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x560d09b18d10;
T_32 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bb7380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x560d09bb4e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.4, 9;
    %load/vec4 v0x560d09bb2880_0;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x560d09bb1f20_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %load/vec4 v0x560d09bb1f20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
    %jmp T_32.6;
T_32.5 ;
    %load/vec4 v0x560d09bb1f20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09bb3b40, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_32.6 ;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x560d09bb4e00_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.9, 9;
    %load/vec4 v0x560d09bb31e0_0;
    %parti/s 1, 0, 2;
    %and;
T_32.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.7, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09bb13d0, 0, 4;
T_32.7 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x560d09adcc80;
T_33 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d099c76b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099cf950_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099d3c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099c3310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099cb660_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x560d099bf020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099cf950_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099d3c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099c3310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099cb660_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d099c3310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d099cb660_0, 0;
    %load/vec4 v0x560d099c7370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x560d099cb9a0_0;
    %load/vec4 v0x560d099cfc90_0;
    %add;
    %assign/vec4 v0x560d099cf950_0, 0;
    %load/vec4 v0x560d099cfc90_0;
    %load/vec4 v0x560d099cb9a0_0;
    %sub;
    %assign/vec4 v0x560d099d3c40_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x560d099cb9a0_0;
    %load/vec4 v0x560d099cfc90_0;
    %sub;
    %assign/vec4 v0x560d099cf950_0, 0;
    %load/vec4 v0x560d099cfc90_0;
    %load/vec4 v0x560d099cb9a0_0;
    %add;
    %assign/vec4 v0x560d099d3c40_0, 0;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x560d09aaa870;
T_34 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a0c5c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a0e1e0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a0f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a0cf20_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x560d09a0b300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a0e1e0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a0f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a0cf20_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09a0cf20_0, 0;
    %load/vec4 v0x560d09a0bc60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x560d09a0d880_0;
    %load/vec4 v0x560d09a0eb40_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x560d09a0eb40_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09a0e1e0_0, 0;
    %load/vec4 v0x560d09a0eb40_0;
    %load/vec4 v0x560d09a0d880_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x560d09a0d880_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09a0f4a0_0, 0;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x560d09a0d880_0;
    %load/vec4 v0x560d09a0eb40_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x560d09a0eb40_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09a0e1e0_0, 0;
    %load/vec4 v0x560d09a0eb40_0;
    %load/vec4 v0x560d09a0d880_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x560d09a0d880_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09a0f4a0_0, 0;
T_34.5 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x560d09c1b1c0;
T_35 ;
    %wait E_0x560d09793180;
    %load/vec4 v0x560d09bd5f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09bd6210_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560d09bde390_0, 0, 22;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d09b65980_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09b65980_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560d09b69db0_0, 0, 22;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560d09bde390_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560d09b69db0_0, 0, 22;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x560d09c2d900;
T_36 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09b90020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09b944a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09bd3d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b8c0a0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x560d09bb9900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x560d09b988e0_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x560d09b944a0_0, 0;
    %load/vec4 v0x560d09bd43e0_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x560d09bd3d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b8c0a0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b8c0a0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x560d09c3f810;
T_37 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09b2ea40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a08dc0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a3ad20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b2db50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b2d2f0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x560d09b2cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b2d2f0_0, 0;
    %load/vec4 v0x560d09a0a1b0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x560d09a065e0_0;
    %load/vec4 v0x560d09a0a1b0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09a0a1b0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09a08dc0_0, 0;
    %load/vec4 v0x560d09a0a1b0_0;
    %load/vec4 v0x560d09a065e0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09a065e0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09a3ad20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b2db50_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x560d09a065e0_0;
    %load/vec4 v0x560d09a0a1b0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09a0a1b0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09a08dc0_0, 0;
    %load/vec4 v0x560d09a0a1b0_0;
    %load/vec4 v0x560d09a065e0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09a065e0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09a3ad20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b2db50_0, 0;
T_37.5 ;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b2d2f0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x560d09c1f520;
T_38 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a8fba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a92ed0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a96200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a8ea90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a8d980_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x560d09a8c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09a8d980_0, 0;
    %load/vec4 v0x560d09a93fe0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x560d09a90cb0_0;
    %load/vec4 v0x560d09a93fe0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x560d09a93fe0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09a92ed0_0, 0;
    %load/vec4 v0x560d09a93fe0_0;
    %load/vec4 v0x560d09a90cb0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x560d09a90cb0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09a96200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a8ea90_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x560d09a90cb0_0;
    %load/vec4 v0x560d09a93fe0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x560d09a93fe0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09a92ed0_0, 0;
    %load/vec4 v0x560d09a93fe0_0;
    %load/vec4 v0x560d09a90cb0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x560d09a90cb0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09a96200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09a8ea90_0, 0;
T_38.5 ;
    %jmp T_38.3;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a8d980_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x560d09b9afc0;
T_39 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09aa4fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09ae6510_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09aea0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ae0a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09aa1530_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x560d09aa2180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09aa1530_0, 0;
    %load/vec4 v0x560d09ae7900_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x560d09aa5070_0;
    %load/vec4 v0x560d09ae7900_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x560d09ae7900_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09ae6510_0, 0;
    %load/vec4 v0x560d09ae7900_0;
    %load/vec4 v0x560d09aa5070_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x560d09aa5070_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09aea0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ae0a00_0, 0;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x560d09aa5070_0;
    %load/vec4 v0x560d09ae7900_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x560d09ae7900_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09ae6510_0, 0;
    %load/vec4 v0x560d09ae7900_0;
    %load/vec4 v0x560d09aa5070_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x560d09aa5070_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09aea0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09ae0a00_0, 0;
T_39.5 ;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09aa1530_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x560d09ae3910;
T_40 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09af2c70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b22410_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09ba3090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09af1880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09af0490_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x560d09aef140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09af0490_0, 0;
    %load/vec4 v0x560d09ba0850_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x560d09af4060_0;
    %load/vec4 v0x560d09ba0850_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09ba0850_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09b22410_0, 0;
    %load/vec4 v0x560d09ba0850_0;
    %load/vec4 v0x560d09af4060_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09af4060_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09ba3090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09af1880_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x560d09af4060_0;
    %load/vec4 v0x560d09ba0850_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09ba0850_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09b22410_0, 0;
    %load/vec4 v0x560d09ba0850_0;
    %load/vec4 v0x560d09af4060_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09af4060_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09ba3090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09af1880_0, 0;
T_40.5 ;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09af0490_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x560d09aded20;
T_41 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bad010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bb0be0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c31320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09babc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09baa830_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x560d09ba9440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09baa830_0, 0;
    %load/vec4 v0x560d09bde030_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x560d09bae400_0;
    %load/vec4 v0x560d09bde030_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09bde030_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09bb0be0_0, 0;
    %load/vec4 v0x560d09bde030_0;
    %load/vec4 v0x560d09bae400_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09bae400_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c31320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09babc20_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x560d09bae400_0;
    %load/vec4 v0x560d09bde030_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09bde030_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09bb0be0_0, 0;
    %load/vec4 v0x560d09bde030_0;
    %load/vec4 v0x560d09bae400_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09bae400_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c31320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09babc20_0, 0;
T_41.5 ;
    %jmp T_41.3;
T_41.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09baa830_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x560d09a7b590;
T_42 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c38a90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c3acb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c3dfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c37980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c36870_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x560d09c35800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c36870_0, 0;
    %load/vec4 v0x560d09c3bdc0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x560d09c38b30_0;
    %load/vec4 v0x560d09c3bdc0_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x560d09c3bdc0_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c3acb0_0, 0;
    %load/vec4 v0x560d09c3bdc0_0;
    %load/vec4 v0x560d09c38b30_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x560d09c38b30_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c3dfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c37980_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x560d09c38b30_0;
    %load/vec4 v0x560d09c3bdc0_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x560d09c3bdc0_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c3acb0_0, 0;
    %load/vec4 v0x560d09c3bdc0_0;
    %load/vec4 v0x560d09c38b30_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x560d09c38b30_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c3dfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c37980_0, 0;
T_42.5 ;
    %jmp T_42.3;
T_42.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c36870_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x560d09a97a30;
T_43 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c28e00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c274c0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bebef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c16880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c167e0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x560d09c49310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c167e0_0, 0;
    %load/vec4 v0x560d09c16c90_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x560d09c03160_0;
    %load/vec4 v0x560d09c16c90_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09c16c90_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c274c0_0, 0;
    %load/vec4 v0x560d09c16c90_0;
    %load/vec4 v0x560d09c03160_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09c03160_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09bebef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c16880_0, 0;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x560d09c03160_0;
    %load/vec4 v0x560d09c16c90_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09c16c90_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c274c0_0, 0;
    %load/vec4 v0x560d09c16c90_0;
    %load/vec4 v0x560d09c03160_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09c03160_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09bebef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c16880_0, 0;
T_43.5 ;
    %jmp T_43.3;
T_43.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c167e0_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x560d099f8670;
T_44 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09b8fec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b86ae0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b689a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b943a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b94300_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x560d09b8f710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b94300_0, 0;
    %load/vec4 v0x560d09b82690_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x560d09b8f380_0;
    %load/vec4 v0x560d09b82690_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09b82690_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09b86ae0_0, 0;
    %load/vec4 v0x560d09b82690_0;
    %load/vec4 v0x560d09b8f380_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09b8f380_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09b689a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b943a0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x560d09b8f380_0;
    %load/vec4 v0x560d09b82690_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09b82690_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09b86ae0_0, 0;
    %load/vec4 v0x560d09b82690_0;
    %load/vec4 v0x560d09b8f380_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09b8f380_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09b689a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b943a0_0, 0;
T_44.5 ;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b94300_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x560d09998e90;
T_45 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09ac7630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09aa9e80_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a7f830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09acb940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09acfc50_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x560d09ad3f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09acfc50_0, 0;
    %load/vec4 v0x560d09aa65a0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %load/vec4 v0x560d09ac3300_0;
    %load/vec4 v0x560d09aa65a0_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x560d09aa65a0_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09aa9e80_0, 0;
    %load/vec4 v0x560d09aa65a0_0;
    %load/vec4 v0x560d09ac3300_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x560d09ac3300_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09a7f830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09acb940_0, 0;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v0x560d09ac3300_0;
    %load/vec4 v0x560d09aa65a0_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x560d09aa65a0_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09aa9e80_0, 0;
    %load/vec4 v0x560d09aa65a0_0;
    %load/vec4 v0x560d09ac3300_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x560d09ac3300_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09a7f830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09acb940_0, 0;
T_45.5 ;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09acfc50_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x560d09a4e690;
T_46 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d099e8cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099dc390_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099be7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099ecfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099f12e0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x560d09a2cca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d099f12e0_0, 0;
    %load/vec4 v0x560d099d8060_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x560d099e49b0_0;
    %load/vec4 v0x560d099d8060_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d099d8060_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d099dc390_0, 0;
    %load/vec4 v0x560d099d8060_0;
    %load/vec4 v0x560d099e49b0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d099e49b0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d099be7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099ecfd0_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x560d099e49b0_0;
    %load/vec4 v0x560d099d8060_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d099d8060_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d099dc390_0, 0;
    %load/vec4 v0x560d099d8060_0;
    %load/vec4 v0x560d099e49b0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d099e49b0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d099be7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d099ecfd0_0, 0;
T_46.5 ;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099f12e0_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x560d09a57990;
T_47 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d099d89a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bfed20_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bf5880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099dcc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099e0f60_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x560d09ad0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d099e0f60_0, 0;
    %load/vec4 v0x560d09c27860_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %load/vec4 v0x560d099e9580_0;
    %load/vec4 v0x560d09c27860_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d09c27860_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09bfed20_0, 0;
    %load/vec4 v0x560d09c27860_0;
    %load/vec4 v0x560d099e9580_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d099e9580_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09bf5880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099dcc50_0, 0;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x560d099e9580_0;
    %load/vec4 v0x560d09c27860_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d09c27860_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09bfed20_0, 0;
    %load/vec4 v0x560d09c27860_0;
    %load/vec4 v0x560d099e9580_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d099e9580_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09bf5880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d099dcc50_0, 0;
T_47.5 ;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099e0f60_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x560d09a45390;
T_48 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09bed3a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bf1d50_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09be88b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09bed300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09be2ea0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x560d09be3ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09be2ea0_0, 0;
    %load/vec4 v0x560d09bf2000_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x560d09bfb1f0_0;
    %load/vec4 v0x560d09bf2000_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d09bf2000_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09bf1d50_0, 0;
    %load/vec4 v0x560d09bf2000_0;
    %load/vec4 v0x560d09bfb1f0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d09bfb1f0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09be88b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09bed300_0, 0;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x560d09bfb1f0_0;
    %load/vec4 v0x560d09bf2000_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d09bf2000_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09bf1d50_0, 0;
    %load/vec4 v0x560d09bf2000_0;
    %load/vec4 v0x560d09bfb1f0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d09bfb1f0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09be88b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09bed300_0, 0;
T_48.5 ;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09be2ea0_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x560d09b65490;
T_49 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c04b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c12a40_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c0dd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c04870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09bffc40_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x560d09bfff90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09bffc40_0, 0;
    %load/vec4 v0x560d09c0dfc0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %load/vec4 v0x560d09c09290_0;
    %load/vec4 v0x560d09c0dfc0_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x560d09c0dfc0_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c12a40_0, 0;
    %load/vec4 v0x560d09c0dfc0_0;
    %load/vec4 v0x560d09c09290_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x560d09c09290_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c0dd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c04870_0, 0;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0x560d09c09290_0;
    %load/vec4 v0x560d09c0dfc0_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x560d09c0dfc0_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c12a40_0, 0;
    %load/vec4 v0x560d09c0dfc0_0;
    %load/vec4 v0x560d09c09290_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x560d09c09290_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c0dd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c04870_0, 0;
T_49.5 ;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09bffc40_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x560d09b6dc50;
T_50 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c1bd20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bde5f0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09bdcbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c1bc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c1bf30_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x560d09c17290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c1bf30_0, 0;
    %load/vec4 v0x560d09b98d90_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0x560d09c2bb80_0;
    %load/vec4 v0x560d09b98d90_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09b98d90_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09bde5f0_0, 0;
    %load/vec4 v0x560d09b98d90_0;
    %load/vec4 v0x560d09c2bb80_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09c2bb80_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09bdcbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c1bc80_0, 0;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v0x560d09c2bb80_0;
    %load/vec4 v0x560d09b98d90_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09b98d90_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09bde5f0_0, 0;
    %load/vec4 v0x560d09b98d90_0;
    %load/vec4 v0x560d09c2bb80_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09c2bb80_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09bdcbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c1bc80_0, 0;
T_50.5 ;
    %jmp T_50.3;
T_50.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c1bf30_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x560d09c231a0;
T_51 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c045f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560d09be3bf0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x560d09c03fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x560d09b3e6f0_0;
    %load/vec4 v0x560d09c09010_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09be3bf0_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x560d09b7a8e0;
T_52 ;
    %wait E_0x560d09c1b820;
    %load/vec4 v0x560d09a6b0a0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560d09a6b0a0_0;
    %parti/s 15, 0, 2;
    %inv;
    %addi 1, 0, 15;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0x560d09a6b0a0_0;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0x560d09a6adf0_0, 0, 16;
    %load/vec4 v0x560d09a666f0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_52.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560d09a666f0_0;
    %parti/s 15, 0, 2;
    %inv;
    %addi 1, 0, 15;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_52.3, 8;
T_52.2 ; End of true expr.
    %load/vec4 v0x560d09a666f0_0;
    %jmp/0 T_52.3, 8;
 ; End of false expr.
    %blend;
T_52.3;
    %store/vec4 v0x560d09a66440_0, 0, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x560d09b72080;
T_53 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09b21020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a52d40_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a7fbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b22a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b229d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b20d30_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x560d0993c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x560d09a785c0_0;
    %load/vec4 v0x560d09a4e3c0_0;
    %add;
    %assign/vec4 v0x560d09a52d40_0, 0;
    %load/vec4 v0x560d09a4e3c0_0;
    %load/vec4 v0x560d09a785c0_0;
    %sub;
    %assign/vec4 v0x560d09a7fbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b22a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b229d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b20d30_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b229d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b20d30_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x560d09b764b0;
T_54 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a73c10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a6fa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a83e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a73cb0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x560d09a84210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09a73cb0_0, 0;
    %load/vec4 v0x560d09a6f7a0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %load/vec4 v0x560d09a74400_0;
    %load/vec4 v0x560d09a6f7a0_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x560d09a6f7a0_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09a6fa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a83e80_0, 0;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v0x560d09a74400_0;
    %load/vec4 v0x560d09a6f7a0_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x560d09a6f7a0_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09a6fa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09a83e80_0, 0;
T_54.5 ;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09a73cb0_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x560d09a98630;
T_55 ;
    %wait E_0x560d09b726f0;
    %load/vec4 v0x560d09be24f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09b86f30_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560d09b86e70_0, 0, 22;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560d09b86e70_0, 0, 22;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x560d09a98850;
T_56 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09b2e660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c4a510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c4a290_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x560d09b3ede0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x560d09c4a5b0_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x560d09c4a510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c4a290_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c4a290_0, 0;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x560d09bfa5a0;
T_57 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_57.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_57.5, 8;
T_57.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_57.5, 8;
 ; End of false expr.
    %blend;
T_57.5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x560d09bfeff0;
T_58 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_58.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_58.5, 8;
T_58.4 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_58.5, 8;
 ; End of false expr.
    %blend;
T_58.5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x560d09c16940;
T_59 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_59.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_59.5, 8;
T_59.4 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_59.5, 8;
 ; End of false expr.
    %blend;
T_59.5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x560d09be7c60;
T_60 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_60.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_60.5, 8;
T_60.4 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_60.5, 8;
 ; End of false expr.
    %blend;
T_60.5;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x560d09bec6b0;
T_61 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_61.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_61.5, 8;
T_61.4 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_61.5, 8;
 ; End of false expr.
    %blend;
T_61.5;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x560d09c079c0;
T_62 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0 T_62.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_62.5, 8;
T_62.4 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_62.5, 8;
 ; End of false expr.
    %blend;
T_62.5;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x560d09c15940;
T_63 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_63.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_63.5, 8;
T_63.4 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_63.5, 8;
 ; End of false expr.
    %blend;
T_63.5;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x560d09c0c440;
T_64 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_64.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_64.5, 8;
T_64.4 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_64.5, 8;
 ; End of false expr.
    %blend;
T_64.5;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x560d09c10ec0;
T_65 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0 T_65.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_65.5, 8;
T_65.4 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_65.5, 8;
 ; End of false expr.
    %blend;
T_65.5;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x560d09a60260;
T_66 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0 T_66.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_66.5, 8;
T_66.4 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_66.5, 8;
 ; End of false expr.
    %blend;
T_66.5;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x560d09a772d0;
T_67 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0 T_67.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_67.5, 8;
T_67.4 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_67.5, 8;
 ; End of false expr.
    %blend;
T_67.5;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x560d09a72920;
T_68 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0 T_68.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_68.5, 8;
T_68.4 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_68.5, 8;
 ; End of false expr.
    %blend;
T_68.5;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x560d09a6df70;
T_69 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0 T_69.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_69.5, 8;
T_69.4 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_69.5, 8;
 ; End of false expr.
    %blend;
T_69.5;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x560d09a695c0;
T_70 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0 T_70.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %sub;
    %jmp/1 T_70.5, 8;
T_70.4 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4ac10, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %add;
    %jmp/0 T_70.5, 8;
 ; End of false expr.
    %blend;
T_70.5;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x560d09bf5b50;
T_71 ;
    %wait E_0x560d0976f650;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4a960, 0, 4;
    %jmp T_71;
    .thread T_71;
    .scope S_0x560d09bf5b50;
T_72 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x560d09a41910_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_72.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_72.5, 8;
T_72.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a4a960, 4;
    %jmp/0 T_72.5, 8;
 ; End of false expr.
    %blend;
T_72.5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a4ac10, 0, 4;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x560d09bf5b50;
T_73 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560d09a45fe0_0, 0, 32;
T_73.2 ;
    %load/vec4 v0x560d09a45fe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_73.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x560d09a45fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a3cca0, 0, 4;
    %load/vec4 v0x560d09a45fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09a45fe0_0, 0, 32;
    %jmp T_73.2;
T_73.3 ;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x560d09a3cd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x560d09a41700_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a3cca0, 0, 4;
T_73.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560d09a45fe0_0, 0, 32;
T_73.6 ;
    %load/vec4 v0x560d09a45fe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_73.7, 5;
    %load/vec4 v0x560d09a46330_0;
    %load/vec4 v0x560d09a45fe0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x560d09a45fe0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560d09a3cca0, 4;
    %jmp/1 T_73.9, 8;
T_73.8 ; End of true expr.
    %ix/getv/s 4, v0x560d09a45fe0_0;
    %load/vec4a v0x560d09a3cca0, 4;
    %jmp/0 T_73.9, 8;
 ; End of false expr.
    %blend;
T_73.9;
    %ix/getv/s 3, v0x560d09a45fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09a3cca0, 0, 4;
    %load/vec4 v0x560d09a45fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09a45fe0_0, 0, 32;
    %jmp T_73.6;
T_73.7 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x560d09bf5b50;
T_74 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a41660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09a4f2e0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x560d09a46330_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09a3cca0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %jmp T_74.8;
T_74.4 ;
    %load/vec4 v0x560d09a53c60_0;
    %assign/vec4 v0x560d09a4f2e0_0, 0;
    %jmp T_74.8;
T_74.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560d09a4f590_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09a4f2e0_0, 0;
    %jmp T_74.8;
T_74.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x560d09a53c60_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09a4f2e0_0, 0;
    %jmp T_74.8;
T_74.7 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x560d09a4f590_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09a4f2e0_0, 0;
    %jmp T_74.8;
T_74.8 ;
    %pop/vec4 1;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x560d09bfe3a0;
T_75 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a4ed10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09a65260_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x560d09a651a0_0;
    %assign/vec4 v0x560d09a65260_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x560d09bfe3a0;
T_76 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a4ed10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09a608b0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x560d09a608b0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x560d09a69bf0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.2, 8;
    %load/vec4 v0x560d09a607f0_0;
    %and;
T_76.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09a608b0_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x560d099d4500;
T_77 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09ab7690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09abb900_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09abfb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ab7530_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x560d09a49eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09abb900_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09abfb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ab7530_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09ab7530_0, 0;
    %load/vec4 v0x560d09ab75d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %load/vec4 v0x560d09abb820_0;
    %load/vec4 v0x560d09abb9e0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09abb9e0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09abb900_0, 0;
    %load/vec4 v0x560d09abb9e0_0;
    %load/vec4 v0x560d09abb820_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09abb820_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09abfb10_0, 0;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v0x560d09abb820_0;
    %load/vec4 v0x560d09abb9e0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09abb9e0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09abb900_0, 0;
    %load/vec4 v0x560d09abb9e0_0;
    %load/vec4 v0x560d09abb820_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09abb820_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09abfb10_0, 0;
T_77.5 ;
T_77.3 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x560d09a81370;
T_78 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09aaae60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099bf720_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a3c390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09aaad00_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x560d09c1ab70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099bf720_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a3c390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09aaad00_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09aaad00_0, 0;
    %load/vec4 v0x560d09aaada0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %load/vec4 v0x560d099bf640_0;
    %load/vec4 v0x560d099bf800_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x560d099bf800_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d099bf720_0, 0;
    %load/vec4 v0x560d099bf800_0;
    %load/vec4 v0x560d099bf640_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x560d099bf640_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09a3c390_0, 0;
    %jmp T_78.5;
T_78.4 ;
    %load/vec4 v0x560d099bf640_0;
    %load/vec4 v0x560d099bf800_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x560d099bf800_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d099bf720_0, 0;
    %load/vec4 v0x560d099bf800_0;
    %load/vec4 v0x560d099bf640_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x560d099bf640_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09a3c390_0, 0;
T_78.5 ;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x560d09a69ee0;
T_79 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09b7e620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09ac3660_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099d82e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b7e4a0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x560d09c1f930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09ac3660_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099d82e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b7e4a0_0, 0;
    %jmp T_79.3;
T_79.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b7e4a0_0, 0;
    %load/vec4 v0x560d09b7e560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.4, 8;
    %load/vec4 v0x560d09ac3580_0;
    %load/vec4 v0x560d09ac3740_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x560d09ac3740_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09ac3660_0, 0;
    %load/vec4 v0x560d09ac3740_0;
    %load/vec4 v0x560d09ac3580_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x560d09ac3580_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d099d82e0_0, 0;
    %jmp T_79.5;
T_79.4 ;
    %load/vec4 v0x560d09ac3580_0;
    %load/vec4 v0x560d09ac3740_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x560d09ac3740_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09ac3660_0, 0;
    %load/vec4 v0x560d09ac3740_0;
    %load/vec4 v0x560d09ac3580_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x560d09ac3580_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d099d82e0_0, 0;
T_79.5 ;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x560d09a65500;
T_80 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09b7ef10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b8bb20_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b875f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b7edb0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x560d09b83320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b8bb20_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09b875f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09b7edb0_0, 0;
    %jmp T_80.3;
T_80.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09b7edb0_0, 0;
    %load/vec4 v0x560d09b7ee50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.4, 8;
    %load/vec4 v0x560d09b8ba40_0;
    %load/vec4 v0x560d09b8bc00_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09b8bc00_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09b8bb20_0, 0;
    %load/vec4 v0x560d09b8bc00_0;
    %load/vec4 v0x560d09b8ba40_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09b8ba40_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09b875f0_0, 0;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v0x560d09b8ba40_0;
    %load/vec4 v0x560d09b8bc00_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09b8bc00_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09b8bb20_0, 0;
    %load/vec4 v0x560d09b8bc00_0;
    %load/vec4 v0x560d09b8ba40_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09b8ba40_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09b875f0_0, 0;
T_80.5 ;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x560d09ac3e90;
T_81 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09ad4bd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09ad0840_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09acc450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ad4a70_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x560d09ad8f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09ad0840_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09acc450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ad4a70_0, 0;
    %jmp T_81.3;
T_81.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09ad4a70_0, 0;
    %load/vec4 v0x560d09ad4b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.4, 8;
    %load/vec4 v0x560d09ad0760_0;
    %load/vec4 v0x560d09ad0920_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09ad0920_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09ad0840_0, 0;
    %load/vec4 v0x560d09ad0920_0;
    %load/vec4 v0x560d09ad0760_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09ad0760_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09acc450_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v0x560d09ad0760_0;
    %load/vec4 v0x560d09ad0920_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09ad0920_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09ad0840_0, 0;
    %load/vec4 v0x560d09ad0920_0;
    %load/vec4 v0x560d09ad0760_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09ad0760_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09acc450_0, 0;
T_81.5 ;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x560d099d8bf0;
T_82 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d099e9930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099e55a0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099e11b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099e97d0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x560d099edc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099e55a0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d099e11b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099e97d0_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d099e97d0_0, 0;
    %load/vec4 v0x560d099e9870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v0x560d099e54c0_0;
    %load/vec4 v0x560d099e5680_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x560d099e5680_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d099e55a0_0, 0;
    %load/vec4 v0x560d099e5680_0;
    %load/vec4 v0x560d099e54c0_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x560d099e54c0_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d099e11b0_0, 0;
    %jmp T_82.5;
T_82.4 ;
    %load/vec4 v0x560d099e54c0_0;
    %load/vec4 v0x560d099e5680_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x560d099e5680_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d099e55a0_0, 0;
    %load/vec4 v0x560d099e5680_0;
    %load/vec4 v0x560d099e54c0_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x560d099e54c0_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d099e11b0_0, 0;
T_82.5 ;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x560d09ab31a0;
T_83 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09a5c130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a5c300_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09be3510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099e13b0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x560d09c039e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09a5c300_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09be3510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d099e13b0_0, 0;
    %jmp T_83.3;
T_83.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d099e13b0_0, 0;
    %load/vec4 v0x560d09c03aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x560d09a5c220_0;
    %load/vec4 v0x560d09be3430_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09be3430_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09a5c300_0, 0;
    %load/vec4 v0x560d09be3430_0;
    %load/vec4 v0x560d09a5c220_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09a5c220_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09be3510_0, 0;
    %jmp T_83.5;
T_83.4 ;
    %load/vec4 v0x560d09a5c220_0;
    %load/vec4 v0x560d09be3430_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09be3430_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09a5c300_0, 0;
    %load/vec4 v0x560d09be3430_0;
    %load/vec4 v0x560d09a5c220_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09a5c220_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09be3510_0, 0;
T_83.5 ;
T_83.3 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x560d0974b490;
T_84 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d098501f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09871c60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09871e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09850090_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x560d0984ffd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09871c60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09871e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09850090_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09850090_0, 0;
    %load/vec4 v0x560d09850130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v0x560d098502e0_0;
    %load/vec4 v0x560d09871d40_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09871d40_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09871c60_0, 0;
    %load/vec4 v0x560d09871d40_0;
    %load/vec4 v0x560d098502e0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d098502e0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09871e20_0, 0;
    %jmp T_84.5;
T_84.4 ;
    %load/vec4 v0x560d098502e0_0;
    %load/vec4 v0x560d09871d40_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09871d40_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09871c60_0, 0;
    %load/vec4 v0x560d09871d40_0;
    %load/vec4 v0x560d098502e0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d098502e0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09871e20_0, 0;
T_84.5 ;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x560d097aa570;
T_85 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d097bb940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097bbac0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097c1710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d097ad210_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x560d097ad150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097bbac0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097c1710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d097ad210_0, 0;
    %jmp T_85.3;
T_85.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d097ad210_0, 0;
    %load/vec4 v0x560d097bb880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.4, 8;
    %load/vec4 v0x560d097bb9e0_0;
    %load/vec4 v0x560d097bbba0_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x560d097bbba0_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d097bbac0_0, 0;
    %load/vec4 v0x560d097bbba0_0;
    %load/vec4 v0x560d097bb9e0_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x560d097bb9e0_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d097c1710_0, 0;
    %jmp T_85.5;
T_85.4 ;
    %load/vec4 v0x560d097bb9e0_0;
    %load/vec4 v0x560d097bbba0_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x560d097bbba0_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d097bbac0_0, 0;
    %load/vec4 v0x560d097bbba0_0;
    %load/vec4 v0x560d097bb9e0_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x560d097bb9e0_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d097c1710_0, 0;
T_85.5 ;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x560d097cc3c0;
T_86 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d097d6de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097d6fb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097d7170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d097e5200_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x560d097e5140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097d6fb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d097d7170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d097e5200_0, 0;
    %jmp T_86.3;
T_86.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d097e5200_0, 0;
    %load/vec4 v0x560d097e52d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %load/vec4 v0x560d097d6ed0_0;
    %load/vec4 v0x560d097d7090_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d097d7090_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d097d6fb0_0, 0;
    %load/vec4 v0x560d097d7090_0;
    %load/vec4 v0x560d097d6ed0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d097d6ed0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d097d7170_0, 0;
    %jmp T_86.5;
T_86.4 ;
    %load/vec4 v0x560d097d6ed0_0;
    %load/vec4 v0x560d097d7090_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d097d7090_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d097d6fb0_0, 0;
    %load/vec4 v0x560d097d7090_0;
    %load/vec4 v0x560d097d6ed0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d097d6ed0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d097d7170_0, 0;
T_86.5 ;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x560d097dd800;
T_87 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09811b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d0982e400_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d0982e5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d098119e0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x560d09811920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d0982e400_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d0982e5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d098119e0_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d098119e0_0, 0;
    %load/vec4 v0x560d09811a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v0x560d0982e340_0;
    %load/vec4 v0x560d0982e4e0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d0982e4e0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d0982e400_0, 0;
    %load/vec4 v0x560d0982e4e0_0;
    %load/vec4 v0x560d0982e340_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d0982e340_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d0982e5c0_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %load/vec4 v0x560d0982e340_0;
    %load/vec4 v0x560d0982e4e0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d0982e4e0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d0982e400_0, 0;
    %load/vec4 v0x560d0982e4e0_0;
    %load/vec4 v0x560d0982e340_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d0982e340_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d0982e5c0_0, 0;
T_87.5 ;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x560d09821b10;
T_88 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09836a60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09836c30_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d0983aec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d098368b0_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x560d09828270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09836c30_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d0983aec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d098368b0_0, 0;
    %jmp T_88.3;
T_88.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d098368b0_0, 0;
    %load/vec4 v0x560d098369a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x560d09836b50_0;
    %load/vec4 v0x560d0983ae00_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d0983ae00_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09836c30_0, 0;
    %load/vec4 v0x560d0983ae00_0;
    %load/vec4 v0x560d09836b50_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d09836b50_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d0983aec0_0, 0;
    %jmp T_88.5;
T_88.4 ;
    %load/vec4 v0x560d09836b50_0;
    %load/vec4 v0x560d0983ae00_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d0983ae00_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09836c30_0, 0;
    %load/vec4 v0x560d0983ae00_0;
    %load/vec4 v0x560d09836b50_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d09836b50_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d0983aec0_0, 0;
T_88.5 ;
T_88.3 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x560d0983d8d0;
T_89 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d097868b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c53e80_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c53fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09786750_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x560d09786690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c53e80_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c53fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09786750_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09786750_0, 0;
    %load/vec4 v0x560d097867f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %load/vec4 v0x560d09c53de0_0;
    %load/vec4 v0x560d09c53f20_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x560d09c53f20_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c53e80_0, 0;
    %load/vec4 v0x560d09c53f20_0;
    %load/vec4 v0x560d09c53de0_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x560d09c53de0_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c53fc0_0, 0;
    %jmp T_89.5;
T_89.4 ;
    %load/vec4 v0x560d09c53de0_0;
    %load/vec4 v0x560d09c53f20_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x560d09c53f20_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c53e80_0, 0;
    %load/vec4 v0x560d09c53f20_0;
    %load/vec4 v0x560d09c53de0_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x560d09c53de0_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c53fc0_0, 0;
T_89.5 ;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x560d09c541f0;
T_90 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c54800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c54940_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c54a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c546c0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x560d09c54620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c54940_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c54a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c546c0_0, 0;
    %jmp T_90.3;
T_90.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c546c0_0, 0;
    %load/vec4 v0x560d09c54760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %load/vec4 v0x560d09c548a0_0;
    %load/vec4 v0x560d09c549e0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09c549e0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c54940_0, 0;
    %load/vec4 v0x560d09c549e0_0;
    %load/vec4 v0x560d09c548a0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09c548a0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c54a80_0, 0;
    %jmp T_90.5;
T_90.4 ;
    %load/vec4 v0x560d09c548a0_0;
    %load/vec4 v0x560d09c549e0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09c549e0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c54940_0, 0;
    %load/vec4 v0x560d09c549e0_0;
    %load/vec4 v0x560d09c548a0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09c548a0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c54a80_0, 0;
T_90.5 ;
T_90.3 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x560d09bf1780;
T_91 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c08460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x560d09a60ba0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x560d09a60ba0_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x560d09c1add0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_91.2, 8;
    %load/vec4 v0x560d09c08500_0;
    %parti/s 1, 0, 2;
    %and;
T_91.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09a60ba0_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x560d09bf1780;
T_92 ;
    %wait E_0x560d09ba9540;
    %load/vec4 v0x560d09c1add0_0;
    %load/vec4 v0x560d09c08500_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_92.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_92.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_92.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_92.3, 6;
    %load/vec4 v0x560d09a60c60_0;
    %store/vec4 v0x560d09a60d40_0, 0, 16;
    %load/vec4 v0x560d099cbf20_0;
    %store/vec4 v0x560d099cc000_0, 0, 16;
    %load/vec4 v0x560d09bff670_0;
    %store/vec4 v0x560d09bff810_0, 0, 16;
    %jmp T_92.5;
T_92.0 ;
    %load/vec4 v0x560d09a60c60_0;
    %store/vec4 v0x560d09a60d40_0, 0, 16;
    %load/vec4 v0x560d099cbf20_0;
    %store/vec4 v0x560d099cc000_0, 0, 16;
    %load/vec4 v0x560d09bff670_0;
    %store/vec4 v0x560d09bff810_0, 0, 16;
    %jmp T_92.5;
T_92.1 ;
    %load/vec4 v0x560d09a60c60_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x560d09a60d40_0, 0, 16;
    %load/vec4 v0x560d099cbf20_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x560d099cc000_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x560d09bff670_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560d09bff810_0, 0, 16;
    %jmp T_92.5;
T_92.2 ;
    %load/vec4 v0x560d09a60c60_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x560d09a60d40_0, 0, 16;
    %load/vec4 v0x560d099cbf20_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x560d099cc000_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560d09bff670_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560d09bff810_0, 0, 16;
    %jmp T_92.5;
T_92.3 ;
    %load/vec4 v0x560d09a60c60_0;
    %store/vec4 v0x560d09a60d40_0, 0, 16;
    %load/vec4 v0x560d099cbf20_0;
    %store/vec4 v0x560d099cc000_0, 0, 16;
    %load/vec4 v0x560d09bff670_0;
    %store/vec4 v0x560d09bff810_0, 0, 16;
    %jmp T_92.5;
T_92.5 ;
    %pop/vec4 1;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x560d09c572a0;
T_93 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_93.5;
T_93.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_93.5 ;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x560d09c575a0;
T_94 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_94.5;
T_94.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_94.5 ;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x560d09c57860;
T_95 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_95.5;
T_95.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_95.5 ;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x560d09c57b30;
T_96 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_96.5;
T_96.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_96.5 ;
T_96.2 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x560d09c57df0;
T_97 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_97.5;
T_97.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_97.5 ;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x560d09c58100;
T_98 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_98.5;
T_98.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_98.5 ;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x560d09c583c0;
T_99 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_99.5;
T_99.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_99.5 ;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x560d09c58680;
T_100 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_100.5;
T_100.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_100.5 ;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x560d09c58940;
T_101 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_101.5;
T_101.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_101.5 ;
T_101.2 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x560d09c58bb0;
T_102 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_102.5;
T_102.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_102.5 ;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x560d09c58e70;
T_103 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_103.5;
T_103.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_103.5 ;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x560d09c59130;
T_104 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_104.5;
T_104.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_104.5 ;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x560d09c593f0;
T_105 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_105.5;
T_105.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_105.5 ;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x560d09c596b0;
T_106 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_106.5;
T_106.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c636b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_106.5 ;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x560d09c56f60;
T_107 ;
    %wait E_0x560d0976f650;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c63bd0, 0, 4;
    %jmp T_107;
    .thread T_107;
    .scope S_0x560d09c56f60;
T_108 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x560d09c63b30_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x560d09c63d30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_108.2, 8;
    %load/vec4 v0x560d09c63a60_0;
    %and;
T_108.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09c63b30_0, 0;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x560d09c56f60;
T_109 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x560d09c63d30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_109.4, 9;
    %load/vec4 v0x560d09c63a60_0;
    %and;
T_109.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x560d09c639a0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.5, 8;
    %load/vec4 v0x560d09c639a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
    %jmp T_109.6;
T_109.5 ;
    %load/vec4 v0x560d09c639a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c63bd0, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_109.6 ;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x560d09c63d30_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_109.9, 9;
    %load/vec4 v0x560d09c63b30_0;
    %parti/s 1, 0, 2;
    %and;
T_109.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.7, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c636b0, 0, 4;
T_109.7 ;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x560d09c54b20;
T_110 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c550e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c55370_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c55530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c54f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c551d0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x560d09c54ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c55370_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c55530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c54f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c551d0_0, 0;
    %jmp T_110.3;
T_110.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c54f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c551d0_0, 0;
    %load/vec4 v0x560d09c55020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %load/vec4 v0x560d09c55290_0;
    %load/vec4 v0x560d09c55450_0;
    %add;
    %assign/vec4 v0x560d09c55370_0, 0;
    %load/vec4 v0x560d09c55450_0;
    %load/vec4 v0x560d09c55290_0;
    %sub;
    %assign/vec4 v0x560d09c55530_0, 0;
    %jmp T_110.5;
T_110.4 ;
    %load/vec4 v0x560d09c55290_0;
    %load/vec4 v0x560d09c55450_0;
    %sub;
    %assign/vec4 v0x560d09c55370_0, 0;
    %load/vec4 v0x560d09c55450_0;
    %load/vec4 v0x560d09c55290_0;
    %add;
    %assign/vec4 v0x560d09c55530_0, 0;
T_110.5 ;
T_110.3 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x560d09c55750;
T_111 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c55e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c56100_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c562c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c55f10_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x560d09c55d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c56100_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x560d09c562c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c55f10_0, 0;
    %jmp T_111.3;
T_111.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c55f10_0, 0;
    %load/vec4 v0x560d09c55dd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.4, 8;
    %load/vec4 v0x560d09c56020_0;
    %load/vec4 v0x560d09c561e0_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x560d09c561e0_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c56100_0, 0;
    %load/vec4 v0x560d09c561e0_0;
    %load/vec4 v0x560d09c56020_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x560d09c56020_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c562c0_0, 0;
    %jmp T_111.5;
T_111.4 ;
    %load/vec4 v0x560d09c56020_0;
    %load/vec4 v0x560d09c561e0_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x560d09c561e0_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c56100_0, 0;
    %load/vec4 v0x560d09c561e0_0;
    %load/vec4 v0x560d09c56020_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x560d09c56020_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c562c0_0, 0;
T_111.5 ;
T_111.3 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x560d09c65030;
T_112 ;
    %wait E_0x560d099dd110;
    %load/vec4 v0x560d09c653e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09c654f0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560d09c655b0_0, 0, 22;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x560d09c656b0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560d09c65780_0, 0, 22;
    %jmp T_112.1;
T_112.0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560d09c655b0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560d09c65780_0, 0, 22;
T_112.1 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x560d09c641b0;
T_113 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c64880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c64a10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c64c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c647b0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x560d09c646c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v0x560d09c64ad0_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x560d09c64a10_0, 0;
    %load/vec4 v0x560d09c64d70_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x560d09c64c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c647b0_0, 0;
    %jmp T_113.3;
T_113.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c647b0_0, 0;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x560d09b7e900;
T_114 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c6b5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c67930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c68220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c68ab0_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x560d09c69490_0;
    %flag_set/vec4 8;
    %jmp/1 T_114.3, 8;
    %load/vec4 v0x560d09c6a290_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_114.3;
    %flag_get/vec4 8;
    %jmp/1 T_114.2, 8;
    %load/vec4 v0x560d09c69e70_0;
    %or;
T_114.2;
    %assign/vec4 v0x560d09c67930_0, 0;
    %load/vec4 v0x560d09c69b10_0;
    %flag_set/vec4 8;
    %jmp/1 T_114.5, 8;
    %load/vec4 v0x560d09c6ac90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_114.5;
    %flag_get/vec4 8;
    %jmp/1 T_114.4, 8;
    %load/vec4 v0x560d09c6b320_0;
    %or;
T_114.4;
    %assign/vec4 v0x560d09c68ab0_0, 0;
    %load/vec4 v0x560d09c697d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_114.6, 8;
    %load/vec4 v0x560d09c6a790_0;
    %or;
T_114.6;
    %assign/vec4 v0x560d09c68220_0, 0;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x560d09b7e900;
T_115 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c6b5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c68ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c69020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c68920_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x560d09c69b10_0;
    %flag_set/vec4 8;
    %jmp/1 T_115.5, 8;
    %load/vec4 v0x560d09c6ac90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_115.5;
    %jmp/1 T_115.4, 8;
    %load/vec4 v0x560d09c6b320_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_115.4;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x560d09c6b640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_115.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_115.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_115.8, 6;
    %load/vec4 v0x560d09c68ea0_0;
    %assign/vec4 v0x560d09c68ea0_0, 0;
    %load/vec4 v0x560d09c69020_0;
    %assign/vec4 v0x560d09c69020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c68920_0, 0;
    %jmp T_115.10;
T_115.6 ;
    %load/vec4 v0x560d09c69bd0_0;
    %assign/vec4 v0x560d09c68ea0_0, 0;
    %load/vec4 v0x560d09c69cb0_0;
    %assign/vec4 v0x560d09c69020_0, 0;
    %load/vec4 v0x560d09c69a50_0;
    %assign/vec4 v0x560d09c68920_0, 0;
    %jmp T_115.10;
T_115.7 ;
    %load/vec4 v0x560d09c6ad50_0;
    %assign/vec4 v0x560d09c68ea0_0, 0;
    %load/vec4 v0x560d09c6b240_0;
    %assign/vec4 v0x560d09c69020_0, 0;
    %load/vec4 v0x560d09c6abd0_0;
    %assign/vec4 v0x560d09c68920_0, 0;
    %jmp T_115.10;
T_115.8 ;
    %load/vec4 v0x560d09c6b3e0_0;
    %assign/vec4 v0x560d09c68ea0_0, 0;
    %load/vec4 v0x560d09c6b4c0_0;
    %assign/vec4 v0x560d09c69020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c68920_0, 0;
    %jmp T_115.10;
T_115.10 ;
    %pop/vec4 1;
T_115.2 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x560d09b7e900;
T_116 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c6b5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c67cd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c67ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c67890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c677d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c67a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c679d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560d09c67c30_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x560d09c6b640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_116.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_116.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_116.4, 6;
    %load/vec4 v0x560d09c67cd0_0;
    %assign/vec4 v0x560d09c67cd0_0, 0;
    %load/vec4 v0x560d09c67ea0_0;
    %assign/vec4 v0x560d09c67ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c67890_0, 0;
    %load/vec4 v0x560d09c677d0_0;
    %assign/vec4 v0x560d09c677d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c67a70_0, 0;
    %load/vec4 v0x560d09c679d0_0;
    %store/vec4 v0x560d09c679d0_0, 0, 16;
    %jmp T_116.6;
T_116.2 ;
    %load/vec4 v0x560d09c69490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.7, 8;
    %load/vec4 v0x560d09c69550_0;
    %assign/vec4 v0x560d09c67cd0_0, 0;
    %load/vec4 v0x560d09c69630_0;
    %assign/vec4 v0x560d09c67ea0_0, 0;
    %load/vec4 v0x560d09c693d0_0;
    %assign/vec4 v0x560d09c67890_0, 0;
    %load/vec4 v0x560d09c690e0_0;
    %assign/vec4 v0x560d09c677d0_0, 0;
T_116.7 ;
    %jmp T_116.6;
T_116.3 ;
    %load/vec4 v0x560d09c6a430_0;
    %assign/vec4 v0x560d09c67a70_0, 0;
    %load/vec4 v0x560d09c6a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.9, 8;
    %load/vec4 v0x560d09c6a5d0_0;
    %assign/vec4 v0x560d09c67cd0_0, 0;
    %load/vec4 v0x560d09c6a6b0_0;
    %assign/vec4 v0x560d09c67ea0_0, 0;
    %load/vec4 v0x560d09c6a1d0_0;
    %assign/vec4 v0x560d09c67890_0, 0;
    %load/vec4 v0x560d09c6a0f0_0;
    %assign/vec4 v0x560d09c677d0_0, 0;
    %load/vec4 v0x560d09c6a350_0;
    %store/vec4 v0x560d09c679d0_0, 0, 16;
    %load/vec4 v0x560d09c6a4f0_0;
    %assign/vec4 v0x560d09c67c30_0, 0;
T_116.9 ;
    %jmp T_116.6;
T_116.4 ;
    %load/vec4 v0x560d09c69e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.11, 8;
    %load/vec4 v0x560d09c69f30_0;
    %assign/vec4 v0x560d09c67cd0_0, 0;
    %load/vec4 v0x560d09c6a010_0;
    %assign/vec4 v0x560d09c67ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c67890_0, 0;
    %load/vec4 v0x560d09c69d90_0;
    %assign/vec4 v0x560d09c677d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c67a70_0, 0;
T_116.11 ;
    %jmp T_116.6;
T_116.6 ;
    %pop/vec4 1;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x560d09b7e900;
T_117 ;
    %wait E_0x560d0978b8c0;
    %load/vec4 v0x560d09c6b5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c685a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c68770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c68180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c68070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560d09c684b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09c68350_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x560d09c697d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_117.4, 8;
    %load/vec4 v0x560d09c6a790_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_117.4;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x560d09c6b640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_117.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_117.6, 6;
    %load/vec4 v0x560d09c685a0_0;
    %assign/vec4 v0x560d09c685a0_0, 0;
    %load/vec4 v0x560d09c68770_0;
    %assign/vec4 v0x560d09c68770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c68180_0, 0;
    %load/vec4 v0x560d09c68070_0;
    %assign/vec4 v0x560d09c68070_0, 0;
    %load/vec4 v0x560d09c68350_0;
    %assign/vec4 v0x560d09c68350_0, 0;
    %load/vec4 v0x560d09c684b0_0;
    %assign/vec4 v0x560d09c684b0_0, 0;
    %jmp T_117.8;
T_117.5 ;
    %load/vec4 v0x560d09c69890_0;
    %assign/vec4 v0x560d09c685a0_0, 0;
    %load/vec4 v0x560d09c69970_0;
    %assign/vec4 v0x560d09c68770_0, 0;
    %load/vec4 v0x560d09c69710_0;
    %assign/vec4 v0x560d09c68180_0, 0;
    %load/vec4 v0x560d09c690e0_0;
    %assign/vec4 v0x560d09c68070_0, 0;
    %jmp T_117.8;
T_117.6 ;
    %load/vec4 v0x560d09c6aa10_0;
    %assign/vec4 v0x560d09c685a0_0, 0;
    %load/vec4 v0x560d09c6aaf0_0;
    %assign/vec4 v0x560d09c68770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c68180_0, 0;
    %load/vec4 v0x560d09c6a850_0;
    %assign/vec4 v0x560d09c68350_0, 0;
    %load/vec4 v0x560d09c6a930_0;
    %assign/vec4 v0x560d09c684b0_0, 0;
    %jmp T_117.8;
T_117.8 ;
    %pop/vec4 1;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x560d09cb5f50;
T_118 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09cba0d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560d09cb95a0_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x560d09cb9e50_0;
    %assign/vec4 v0x560d09cb95a0_0, 0;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x560d09cb5f50;
T_119 ;
    %wait E_0x560d09cb6f70;
    %load/vec4 v0x560d09cb95a0_0;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
    %load/vec4 v0x560d09cb95a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_119.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_119.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_119.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_119.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_119.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_119.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_119.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_119.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_119.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_119.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_119.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
    %jmp T_119.12;
T_119.0 ;
    %load/vec4 v0x560d09cb9740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
T_119.13 ;
    %jmp T_119.12;
T_119.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
    %jmp T_119.12;
T_119.2 ;
    %load/vec4 v0x560d09cb9c90_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/1 T_119.17, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x560d09cb9c90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x560d09cb9ad0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
T_119.17;
    %jmp/0xz  T_119.15, 5;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
    %jmp T_119.16;
T_119.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
T_119.16 ;
    %jmp T_119.12;
T_119.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
    %jmp T_119.12;
T_119.4 ;
    %load/vec4 v0x560d09cb90a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.18, 8;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_119.20, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
    %jmp T_119.21;
T_119.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
T_119.21 ;
T_119.18 ;
    %jmp T_119.12;
T_119.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
    %jmp T_119.12;
T_119.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
    %jmp T_119.12;
T_119.7 ;
    %load/vec4 v0x560d09cb90a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.22, 8;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_119.24, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
    %jmp T_119.25;
T_119.24 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
T_119.25 ;
T_119.22 ;
    %jmp T_119.12;
T_119.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
    %jmp T_119.12;
T_119.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
    %jmp T_119.12;
T_119.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560d09cb9e50_0, 0, 4;
    %jmp T_119.12;
T_119.12 ;
    %pop/vec4 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x560d09cb5f50;
T_120 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09cba0d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09cb8f60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560d09cb9c90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560d09cb9ad0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560d09cb9d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560d09cb9ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560d09cba170_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
T_120.2 ;
    %load/vec4 v0x560d09cb9910_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_120.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560d09cb9910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cba3f0, 0, 4;
    %load/vec4 v0x560d09cb9910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
    %jmp T_120.2;
T_120.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
T_120.4 ;
    %load/vec4 v0x560d09cb9910_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_120.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560d09cb9910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cb9f30, 0, 4;
    %load/vec4 v0x560d09cb9910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
    %jmp T_120.4;
T_120.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
T_120.6 ;
    %load/vec4 v0x560d09cb9910_0;
    %pad/s 33;
    %cmpi/s 5, 0, 33;
    %jmp/0xz T_120.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560d09cb9910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cb8ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560d09cb9910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cb8b90, 0, 4;
    %load/vec4 v0x560d09cb9910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
    %jmp T_120.6;
T_120.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
T_120.8 ;
    %load/vec4 v0x560d09cb9910_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_120.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560d09cb99f0_0, 0, 32;
T_120.10 ;
    %load/vec4 v0x560d09cb99f0_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_120.11, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560d09cb9910_0;
    %pad/s 35;
    %pad/s 38;
    %muli 6, 0, 38;
    %pad/s 39;
    %load/vec4 v0x560d09cb99f0_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cba250, 0, 4;
    %load/vec4 v0x560d09cb99f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09cb99f0_0, 0, 32;
    %jmp T_120.10;
T_120.11 ;
    %load/vec4 v0x560d09cb9910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
    %jmp T_120.8;
T_120.9 ;
    %jmp T_120.1;
T_120.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09cb8f60_0, 0;
    %load/vec4 v0x560d09cb95a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_120.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_120.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_120.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_120.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_120.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_120.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_120.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_120.19, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_120.20, 6;
    %jmp T_120.21;
T_120.12 ;
    %load/vec4 v0x560d09cb9bb0_0;
    %assign/vec4 v0x560d09cb9c90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560d09cb9ad0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560d09cb9d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
T_120.22 ;
    %load/vec4 v0x560d09cb9910_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_120.23, 5;
    %load/vec4 v0x560d09cba5d0_0;
    %load/vec4 v0x560d09cb9910_0;
    %addi 1, 0, 32;
    %muli 32, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 31, 0, 34;
    %part/s 32;
    %ix/getv/s 3, v0x560d09cb9910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cba3f0, 0, 4;
    %load/vec4 v0x560d09cb9910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
    %jmp T_120.22;
T_120.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
T_120.24 ;
    %load/vec4 v0x560d09cb9910_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_120.25, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560d09cb99f0_0, 0, 32;
T_120.26 ;
    %load/vec4 v0x560d09cb99f0_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_120.27, 5;
    %load/vec4 v0x560d09cba310_0;
    %load/vec4 v0x560d09cb9910_0;
    %pad/s 33;
    %muli 6, 0, 33;
    %load/vec4 v0x560d09cb99f0_0;
    %pad/s 33;
    %add;
    %addi 1, 0, 33;
    %muli 16, 0, 33;
    %subi 1, 0, 33;
    %pad/s 35;
    %subi 15, 0, 35;
    %part/s 16;
    %load/vec4 v0x560d09cb9910_0;
    %pad/s 35;
    %pad/s 38;
    %muli 6, 0, 38;
    %pad/s 39;
    %load/vec4 v0x560d09cb99f0_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cba250, 0, 4;
    %load/vec4 v0x560d09cb99f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09cb99f0_0, 0, 32;
    %jmp T_120.26;
T_120.27 ;
    %load/vec4 v0x560d09cb9910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
    %jmp T_120.24;
T_120.25 ;
    %jmp T_120.21;
T_120.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560d09cb9d70_0, 0;
    %jmp T_120.21;
T_120.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09cb8f60_0, 0;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_120.28, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09cba3f0, 4;
    %assign/vec4 v0x560d09cb9270_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09cba3f0, 4;
    %assign/vec4 v0x560d09cb93d0_0, 0;
    %jmp T_120.29;
T_120.28 ;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560d09cba3f0, 4;
    %assign/vec4 v0x560d09cb9270_0, 0;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560d09cb9f30, 4;
    %assign/vec4 v0x560d09cb93d0_0, 0;
T_120.29 ;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_120.30, 8;
    %load/vec4 v0x560d09cb9ad0_0;
    %pad/u 7;
    %pad/u 10;
    %muli 6, 0, 10;
    %pad/u 11;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 4;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x560d09cba250, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_120.31, 8;
T_120.30 ; End of true expr.
    %load/vec4 v0x560d09cb9ad0_0;
    %pad/u 7;
    %pad/u 10;
    %muli 6, 0, 10;
    %pad/u 11;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 4;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x560d09cba250, 4;
    %jmp/0 T_120.31, 8;
 ; End of false expr.
    %blend;
T_120.31;
    %assign/vec4 v0x560d09cb8db0_0, 0;
    %jmp T_120.21;
T_120.15 ;
    %load/vec4 v0x560d09cb90a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.32, 8;
    %load/vec4 v0x560d09cb9310_0;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cb9f30, 0, 4;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_120.34, 4;
    %load/vec4 v0x560d09cb9490_0;
    %assign/vec4 v0x560d09cb9ff0_0, 0;
T_120.34 ;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_120.36, 5;
    %load/vec4 v0x560d09cb9d70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x560d09cb9d70_0, 0;
    %jmp T_120.37;
T_120.36 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560d09cb9d70_0, 0;
T_120.37 ;
T_120.32 ;
    %jmp T_120.21;
T_120.16 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09cb9f30, 4;
    %load/vec4 v0x560d09cb9ff0_0;
    %sub;
    %assign/vec4 v0x560d09cba170_0, 0;
    %jmp T_120.21;
T_120.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09cb8f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560d09cb9270_0, 0;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_120.38, 4;
    %load/vec4 v0x560d09cba170_0;
    %assign/vec4 v0x560d09cb93d0_0, 0;
    %jmp T_120.39;
T_120.38 ;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560d09cb8ab0, 4;
    %assign/vec4 v0x560d09cb93d0_0, 0;
T_120.39 ;
    %load/vec4 v0x560d09cb9ad0_0;
    %pad/u 7;
    %pad/u 10;
    %muli 6, 0, 10;
    %pad/u 11;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 32;
    %sub;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x560d09cba250, 4;
    %assign/vec4 v0x560d09cb8db0_0, 0;
    %jmp T_120.21;
T_120.18 ;
    %load/vec4 v0x560d09cb90a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.40, 8;
    %load/vec4 v0x560d09cb9310_0;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cb8ab0, 0, 4;
    %load/vec4 v0x560d09cb9490_0;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cb8b90, 0, 4;
    %load/vec4 v0x560d09cb9d70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_120.42, 5;
    %load/vec4 v0x560d09cb9d70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x560d09cb9d70_0, 0;
T_120.42 ;
T_120.40 ;
    %jmp T_120.21;
T_120.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
T_120.44 ;
    %load/vec4 v0x560d09cb9910_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_120.45, 5;
    %load/vec4 v0x560d09cb9910_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_120.46, 4;
    %ix/getv/s 4, v0x560d09cb9910_0;
    %load/vec4a v0x560d09cba3f0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09cb8b90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %ix/getv/s 3, v0x560d09cb9910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cba3f0, 0, 4;
    %jmp T_120.47;
T_120.46 ;
    %load/vec4 v0x560d09cb9910_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_120.48, 4;
    %ix/getv/s 4, v0x560d09cb9910_0;
    %load/vec4a v0x560d09cba3f0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09cb8ab0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %ix/getv/s 3, v0x560d09cb9910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cba3f0, 0, 4;
    %jmp T_120.49;
T_120.48 ;
    %load/vec4 v0x560d09cb9910_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz  T_120.50, 5;
    %ix/getv/s 4, v0x560d09cb9910_0;
    %load/vec4a v0x560d09cba3f0, 4;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x560d09cb9910_0;
    %sub;
    %subi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560d09cb8b90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %ix/getv/s 3, v0x560d09cb9910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cba3f0, 0, 4;
    %jmp T_120.51;
T_120.50 ;
    %ix/getv/s 4, v0x560d09cb9910_0;
    %load/vec4a v0x560d09cba3f0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09cb9f30, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %ix/getv/s 3, v0x560d09cb9910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09cba3f0, 0, 4;
T_120.51 ;
T_120.49 ;
T_120.47 ;
    %load/vec4 v0x560d09cb9910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09cb9910_0, 0, 32;
    %jmp T_120.44;
T_120.45 ;
    %jmp T_120.21;
T_120.20 ;
    %load/vec4 v0x560d09cb9ad0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x560d09cb9ad0_0, 0;
    %jmp T_120.21;
T_120.21 ;
    %pop/vec4 1;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x560d09c6e9a0;
T_121 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c6f130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c6f2e0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c6f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c6efa0_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x560d09c6ef00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c6f2e0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c6f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c6efa0_0, 0;
    %jmp T_121.3;
T_121.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c6efa0_0, 0;
    %load/vec4 v0x560d09c6f070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.4, 8;
    %load/vec4 v0x560d09c6f220_0;
    %load/vec4 v0x560d09c6f3c0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x560d09c6f3c0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c6f2e0_0, 0;
    %load/vec4 v0x560d09c6f3c0_0;
    %load/vec4 v0x560d09c6f220_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x560d09c6f220_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c6f4a0_0, 0;
    %jmp T_121.5;
T_121.4 ;
    %load/vec4 v0x560d09c6f220_0;
    %load/vec4 v0x560d09c6f3c0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x560d09c6f3c0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c6f2e0_0, 0;
    %load/vec4 v0x560d09c6f3c0_0;
    %load/vec4 v0x560d09c6f220_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x560d09c6f220_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c6f4a0_0, 0;
T_121.5 ;
T_121.3 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x560d09c6f940;
T_122 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c701a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c703c0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c70580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c70040_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x560d09c6ff80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c703c0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c70580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c70040_0, 0;
    %jmp T_122.3;
T_122.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c70040_0, 0;
    %load/vec4 v0x560d09c700e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.4, 8;
    %load/vec4 v0x560d09c702e0_0;
    %load/vec4 v0x560d09c704a0_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x560d09c704a0_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c703c0_0, 0;
    %load/vec4 v0x560d09c704a0_0;
    %load/vec4 v0x560d09c702e0_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x560d09c702e0_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c70580_0, 0;
    %jmp T_122.5;
T_122.4 ;
    %load/vec4 v0x560d09c702e0_0;
    %load/vec4 v0x560d09c704a0_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x560d09c704a0_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c703c0_0, 0;
    %load/vec4 v0x560d09c704a0_0;
    %load/vec4 v0x560d09c702e0_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x560d09c702e0_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c70580_0, 0;
T_122.5 ;
T_122.3 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x560d09c70a10;
T_123 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c711f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c713c0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c71580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c71060_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x560d09c70fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c713c0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c71580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c71060_0, 0;
    %jmp T_123.3;
T_123.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c71060_0, 0;
    %load/vec4 v0x560d09c71130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.4, 8;
    %load/vec4 v0x560d09c712e0_0;
    %load/vec4 v0x560d09c714a0_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x560d09c714a0_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c713c0_0, 0;
    %load/vec4 v0x560d09c714a0_0;
    %load/vec4 v0x560d09c712e0_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x560d09c712e0_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c71580_0, 0;
    %jmp T_123.5;
T_123.4 ;
    %load/vec4 v0x560d09c712e0_0;
    %load/vec4 v0x560d09c714a0_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x560d09c714a0_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c713c0_0, 0;
    %load/vec4 v0x560d09c714a0_0;
    %load/vec4 v0x560d09c712e0_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x560d09c712e0_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c71580_0, 0;
T_123.5 ;
T_123.3 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x560d09c71a60;
T_124 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c72240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c72450_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c72610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c720b0_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x560d09c71ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c72450_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c72610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c720b0_0, 0;
    %jmp T_124.3;
T_124.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c720b0_0, 0;
    %load/vec4 v0x560d09c72180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.4, 8;
    %load/vec4 v0x560d09c72370_0;
    %load/vec4 v0x560d09c72530_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x560d09c72530_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c72450_0, 0;
    %load/vec4 v0x560d09c72530_0;
    %load/vec4 v0x560d09c72370_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x560d09c72370_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c72610_0, 0;
    %jmp T_124.5;
T_124.4 ;
    %load/vec4 v0x560d09c72370_0;
    %load/vec4 v0x560d09c72530_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x560d09c72530_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c72450_0, 0;
    %load/vec4 v0x560d09c72530_0;
    %load/vec4 v0x560d09c72370_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x560d09c72370_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c72610_0, 0;
T_124.5 ;
T_124.3 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x560d09c72ae0;
T_125 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c732f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c734c0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c73680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c73160_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x560d09c730a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c734c0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c73680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c73160_0, 0;
    %jmp T_125.3;
T_125.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c73160_0, 0;
    %load/vec4 v0x560d09c73230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %load/vec4 v0x560d09c733e0_0;
    %load/vec4 v0x560d09c735a0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x560d09c735a0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c734c0_0, 0;
    %load/vec4 v0x560d09c735a0_0;
    %load/vec4 v0x560d09c733e0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x560d09c733e0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c73680_0, 0;
    %jmp T_125.5;
T_125.4 ;
    %load/vec4 v0x560d09c733e0_0;
    %load/vec4 v0x560d09c735a0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x560d09c735a0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c734c0_0, 0;
    %load/vec4 v0x560d09c735a0_0;
    %load/vec4 v0x560d09c733e0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x560d09c733e0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c73680_0, 0;
T_125.5 ;
T_125.3 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x560d09c73b10;
T_126 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c74320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c744f0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c746b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c74190_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x560d09c740d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c744f0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c746b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c74190_0, 0;
    %jmp T_126.3;
T_126.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c74190_0, 0;
    %load/vec4 v0x560d09c74260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.4, 8;
    %load/vec4 v0x560d09c74410_0;
    %load/vec4 v0x560d09c745d0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x560d09c745d0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c744f0_0, 0;
    %load/vec4 v0x560d09c745d0_0;
    %load/vec4 v0x560d09c74410_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x560d09c74410_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c746b0_0, 0;
    %jmp T_126.5;
T_126.4 ;
    %load/vec4 v0x560d09c74410_0;
    %load/vec4 v0x560d09c745d0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x560d09c745d0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c744f0_0, 0;
    %load/vec4 v0x560d09c745d0_0;
    %load/vec4 v0x560d09c74410_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x560d09c74410_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c746b0_0, 0;
T_126.5 ;
T_126.3 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x560d09c74b40;
T_127 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c75350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c75520_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c756e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c751c0_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x560d09c75100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c75520_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c756e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c751c0_0, 0;
    %jmp T_127.3;
T_127.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c751c0_0, 0;
    %load/vec4 v0x560d09c75290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.4, 8;
    %load/vec4 v0x560d09c75440_0;
    %load/vec4 v0x560d09c75600_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x560d09c75600_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c75520_0, 0;
    %load/vec4 v0x560d09c75600_0;
    %load/vec4 v0x560d09c75440_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x560d09c75440_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c756e0_0, 0;
    %jmp T_127.5;
T_127.4 ;
    %load/vec4 v0x560d09c75440_0;
    %load/vec4 v0x560d09c75600_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x560d09c75600_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c75520_0, 0;
    %load/vec4 v0x560d09c75600_0;
    %load/vec4 v0x560d09c75440_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x560d09c75440_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c756e0_0, 0;
T_127.5 ;
T_127.3 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x560d09c75bb0;
T_128 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c764d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c767b0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c76970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c76340_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x560d09c76280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c767b0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c76970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c76340_0, 0;
    %jmp T_128.3;
T_128.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c76340_0, 0;
    %load/vec4 v0x560d09c76410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.4, 8;
    %load/vec4 v0x560d09c766d0_0;
    %load/vec4 v0x560d09c76890_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x560d09c76890_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c767b0_0, 0;
    %load/vec4 v0x560d09c76890_0;
    %load/vec4 v0x560d09c766d0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x560d09c766d0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c76970_0, 0;
    %jmp T_128.5;
T_128.4 ;
    %load/vec4 v0x560d09c766d0_0;
    %load/vec4 v0x560d09c76890_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x560d09c76890_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c767b0_0, 0;
    %load/vec4 v0x560d09c76890_0;
    %load/vec4 v0x560d09c766d0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x560d09c766d0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c76970_0, 0;
T_128.5 ;
T_128.3 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x560d09c76e00;
T_129 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c774f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c776c0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c77880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c77360_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x560d09c772a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c776c0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c77880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c77360_0, 0;
    %jmp T_129.3;
T_129.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c77360_0, 0;
    %load/vec4 v0x560d09c77430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.4, 8;
    %load/vec4 v0x560d09c775e0_0;
    %load/vec4 v0x560d09c777a0_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x560d09c777a0_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c776c0_0, 0;
    %load/vec4 v0x560d09c777a0_0;
    %load/vec4 v0x560d09c775e0_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x560d09c775e0_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c77880_0, 0;
    %jmp T_129.5;
T_129.4 ;
    %load/vec4 v0x560d09c775e0_0;
    %load/vec4 v0x560d09c777a0_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x560d09c777a0_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c776c0_0, 0;
    %load/vec4 v0x560d09c777a0_0;
    %load/vec4 v0x560d09c775e0_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x560d09c775e0_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c77880_0, 0;
T_129.5 ;
T_129.3 ;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x560d09c77d10;
T_130 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c78520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c786f0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c788b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c78390_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x560d09c782d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c786f0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c788b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c78390_0, 0;
    %jmp T_130.3;
T_130.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c78390_0, 0;
    %load/vec4 v0x560d09c78460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.4, 8;
    %load/vec4 v0x560d09c78610_0;
    %load/vec4 v0x560d09c787d0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x560d09c787d0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c786f0_0, 0;
    %load/vec4 v0x560d09c787d0_0;
    %load/vec4 v0x560d09c78610_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x560d09c78610_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c788b0_0, 0;
    %jmp T_130.5;
T_130.4 ;
    %load/vec4 v0x560d09c78610_0;
    %load/vec4 v0x560d09c787d0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x560d09c787d0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c786f0_0, 0;
    %load/vec4 v0x560d09c787d0_0;
    %load/vec4 v0x560d09c78610_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x560d09c78610_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c788b0_0, 0;
T_130.5 ;
T_130.3 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x560d09c78d40;
T_131 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c79550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c79720_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c798e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c793c0_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x560d09c79300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c79720_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c798e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c793c0_0, 0;
    %jmp T_131.3;
T_131.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c793c0_0, 0;
    %load/vec4 v0x560d09c79490_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.4, 8;
    %load/vec4 v0x560d09c79640_0;
    %load/vec4 v0x560d09c79800_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x560d09c79800_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c79720_0, 0;
    %load/vec4 v0x560d09c79800_0;
    %load/vec4 v0x560d09c79640_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x560d09c79640_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c798e0_0, 0;
    %jmp T_131.5;
T_131.4 ;
    %load/vec4 v0x560d09c79640_0;
    %load/vec4 v0x560d09c79800_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x560d09c79800_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c79720_0, 0;
    %load/vec4 v0x560d09c79800_0;
    %load/vec4 v0x560d09c79640_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x560d09c79640_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c798e0_0, 0;
T_131.5 ;
T_131.3 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x560d09c79d70;
T_132 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c7a580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7a750_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c7a3f0_0, 0;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x560d09c7a330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7a750_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c7a3f0_0, 0;
    %jmp T_132.3;
T_132.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c7a3f0_0, 0;
    %load/vec4 v0x560d09c7a4c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.4, 8;
    %load/vec4 v0x560d09c7a670_0;
    %load/vec4 v0x560d09c7a830_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x560d09c7a830_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c7a750_0, 0;
    %load/vec4 v0x560d09c7a830_0;
    %load/vec4 v0x560d09c7a670_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x560d09c7a670_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c7a910_0, 0;
    %jmp T_132.5;
T_132.4 ;
    %load/vec4 v0x560d09c7a670_0;
    %load/vec4 v0x560d09c7a830_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x560d09c7a830_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c7a750_0, 0;
    %load/vec4 v0x560d09c7a830_0;
    %load/vec4 v0x560d09c7a670_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x560d09c7a670_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c7a910_0, 0;
T_132.5 ;
T_132.3 ;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x560d09c7ada0;
T_133 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c7b5b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7b780_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7b940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c7b420_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x560d09c7b360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7b780_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7b940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c7b420_0, 0;
    %jmp T_133.3;
T_133.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c7b420_0, 0;
    %load/vec4 v0x560d09c7b4f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.4, 8;
    %load/vec4 v0x560d09c7b6a0_0;
    %load/vec4 v0x560d09c7b860_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x560d09c7b860_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c7b780_0, 0;
    %load/vec4 v0x560d09c7b860_0;
    %load/vec4 v0x560d09c7b6a0_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x560d09c7b6a0_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c7b940_0, 0;
    %jmp T_133.5;
T_133.4 ;
    %load/vec4 v0x560d09c7b6a0_0;
    %load/vec4 v0x560d09c7b860_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x560d09c7b860_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c7b780_0, 0;
    %load/vec4 v0x560d09c7b860_0;
    %load/vec4 v0x560d09c7b6a0_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x560d09c7b6a0_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c7b940_0, 0;
T_133.5 ;
T_133.3 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x560d09c7bdd0;
T_134 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c7c5e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7c7b0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c7c450_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x560d09c7c390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7c7b0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c7c450_0, 0;
    %jmp T_134.3;
T_134.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c7c450_0, 0;
    %load/vec4 v0x560d09c7c520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.4, 8;
    %load/vec4 v0x560d09c7c6d0_0;
    %load/vec4 v0x560d09c7c890_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x560d09c7c890_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c7c7b0_0, 0;
    %load/vec4 v0x560d09c7c890_0;
    %load/vec4 v0x560d09c7c6d0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x560d09c7c6d0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c7c970_0, 0;
    %jmp T_134.5;
T_134.4 ;
    %load/vec4 v0x560d09c7c6d0_0;
    %load/vec4 v0x560d09c7c890_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x560d09c7c890_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c7c7b0_0, 0;
    %load/vec4 v0x560d09c7c890_0;
    %load/vec4 v0x560d09c7c6d0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x560d09c7c6d0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c7c970_0, 0;
T_134.5 ;
T_134.3 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x560d09c6cb70;
T_135 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c6dd10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x560d09c6e0a0_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x560d09c6e0a0_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x560d09c6da90_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_135.2, 8;
    %load/vec4 v0x560d09c6ddd0_0;
    %parti/s 1, 0, 2;
    %and;
T_135.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09c6e0a0_0, 0;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x560d09c6cb70;
T_136 ;
    %wait E_0x560d09bd4a70;
    %load/vec4 v0x560d09c6da90_0;
    %load/vec4 v0x560d09c6ddd0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_136.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_136.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_136.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_136.3, 6;
    %load/vec4 v0x560d09c6e180_0;
    %store/vec4 v0x560d09c6e260_0, 0, 32;
    %load/vec4 v0x560d09c6e340_0;
    %store/vec4 v0x560d09c6e420_0, 0, 32;
    %load/vec4 v0x560d09c6d750_0;
    %store/vec4 v0x560d09c6d8f0_0, 0, 16;
    %jmp T_136.5;
T_136.0 ;
    %load/vec4 v0x560d09c6e180_0;
    %store/vec4 v0x560d09c6e260_0, 0, 32;
    %load/vec4 v0x560d09c6e340_0;
    %store/vec4 v0x560d09c6e420_0, 0, 32;
    %load/vec4 v0x560d09c6d750_0;
    %store/vec4 v0x560d09c6d8f0_0, 0, 16;
    %jmp T_136.5;
T_136.1 ;
    %load/vec4 v0x560d09c6e180_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09c6e260_0, 0, 32;
    %load/vec4 v0x560d09c6e340_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09c6e420_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x560d09c6d750_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560d09c6d8f0_0, 0, 16;
    %jmp T_136.5;
T_136.2 ;
    %load/vec4 v0x560d09c6e180_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09c6e260_0, 0, 32;
    %load/vec4 v0x560d09c6e340_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09c6e420_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560d09c6d750_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560d09c6d8f0_0, 0, 16;
    %jmp T_136.5;
T_136.3 ;
    %load/vec4 v0x560d09c6e180_0;
    %store/vec4 v0x560d09c6e260_0, 0, 32;
    %load/vec4 v0x560d09c6e340_0;
    %store/vec4 v0x560d09c6e420_0, 0, 32;
    %load/vec4 v0x560d09c6d750_0;
    %store/vec4 v0x560d09c6d8f0_0, 0, 16;
    %jmp T_136.5;
T_136.5 ;
    %pop/vec4 1;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x560d09c7f770;
T_137 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_137.5;
T_137.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_137.5 ;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x560d09c7fa70;
T_138 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_138.5;
T_138.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_138.5 ;
T_138.2 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x560d09c7fd30;
T_139 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_139.5;
T_139.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_139.5 ;
T_139.2 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x560d09c80000;
T_140 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_140.5;
T_140.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_140.5 ;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x560d09c802c0;
T_141 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_141.5;
T_141.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_141.5 ;
T_141.2 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x560d09c805d0;
T_142 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_142.5;
T_142.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_142.5 ;
T_142.2 ;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x560d09c80890;
T_143 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_143.5;
T_143.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_143.5 ;
T_143.2 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x560d09c80b50;
T_144 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_144.5;
T_144.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_144.5 ;
T_144.2 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x560d09c80e10;
T_145 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_145.5;
T_145.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_145.5 ;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x560d09c81080;
T_146 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_146.5;
T_146.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_146.5 ;
T_146.2 ;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x560d09c81340;
T_147 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_147.5;
T_147.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_147.5 ;
T_147.2 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x560d09c81600;
T_148 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_148.5;
T_148.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_148.5 ;
T_148.2 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x560d09c818c0;
T_149 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_149.5;
T_149.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_149.5 ;
T_149.2 ;
T_149.1 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0x560d09c81b80;
T_150 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_150.5;
T_150.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8bc80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_150.5 ;
T_150.2 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x560d09c7f3b0;
T_151 ;
    %wait E_0x560d09c7f6f0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8c220, 0, 4;
    %jmp T_151;
    .thread T_151;
    .scope S_0x560d09c7f3b0;
T_152 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x560d09c8c180_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x560d09c8c380_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_152.2, 8;
    %load/vec4 v0x560d09c8c0b0_0;
    %and;
T_152.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09c8c180_0, 0;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x560d09c7f3b0;
T_153 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8c680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x560d09c8c380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_153.4, 9;
    %load/vec4 v0x560d09c8c0b0_0;
    %and;
T_153.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x560d09c8bff0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.5, 8;
    %load/vec4 v0x560d09c8bff0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
    %jmp T_153.6;
T_153.5 ;
    %load/vec4 v0x560d09c8bff0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09c8c220, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_153.6 ;
    %jmp T_153.3;
T_153.2 ;
    %load/vec4 v0x560d09c8c380_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_153.9, 9;
    %load/vec4 v0x560d09c8c180_0;
    %parti/s 1, 0, 2;
    %and;
T_153.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.7, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09c8bc80, 0, 4;
T_153.7 ;
T_153.3 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x560d09c7cb70;
T_154 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c7d240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7d4d0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c7d0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c7d330_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x560d09c7cff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7d4d0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c7d0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c7d330_0, 0;
    %jmp T_154.3;
T_154.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c7d0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c7d330_0, 0;
    %load/vec4 v0x560d09c7d180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.4, 8;
    %load/vec4 v0x560d09c7d3f0_0;
    %load/vec4 v0x560d09c7d5b0_0;
    %add;
    %assign/vec4 v0x560d09c7d4d0_0, 0;
    %load/vec4 v0x560d09c7d5b0_0;
    %load/vec4 v0x560d09c7d3f0_0;
    %sub;
    %assign/vec4 v0x560d09c7d690_0, 0;
    %jmp T_154.5;
T_154.4 ;
    %load/vec4 v0x560d09c7d3f0_0;
    %load/vec4 v0x560d09c7d5b0_0;
    %sub;
    %assign/vec4 v0x560d09c7d4d0_0, 0;
    %load/vec4 v0x560d09c7d5b0_0;
    %load/vec4 v0x560d09c7d3f0_0;
    %add;
    %assign/vec4 v0x560d09c7d690_0, 0;
T_154.5 ;
T_154.3 ;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x560d09c7d8b0;
T_155 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c7e030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7e4d0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c7e2e0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x560d09c7dea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7e4d0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c7e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c7e2e0_0, 0;
    %jmp T_155.3;
T_155.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c7e2e0_0, 0;
    %load/vec4 v0x560d09c7df60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.4, 8;
    %load/vec4 v0x560d09c7e3f0_0;
    %load/vec4 v0x560d09c7e5b0_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x560d09c7e5b0_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c7e4d0_0, 0;
    %load/vec4 v0x560d09c7e5b0_0;
    %load/vec4 v0x560d09c7e3f0_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x560d09c7e3f0_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c7e690_0, 0;
    %jmp T_155.5;
T_155.4 ;
    %load/vec4 v0x560d09c7e3f0_0;
    %load/vec4 v0x560d09c7e5b0_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x560d09c7e5b0_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c7e4d0_0, 0;
    %load/vec4 v0x560d09c7e5b0_0;
    %load/vec4 v0x560d09c7e3f0_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x560d09c7e3f0_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c7e690_0, 0;
T_155.5 ;
T_155.3 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x560d09c8d6c0;
T_156 ;
    %wait E_0x560d09bd3e40;
    %load/vec4 v0x560d09c8da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x560d09c8db80_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560d09c8dc40_0, 0, 38;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x560d09c8dd40_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560d09c8de10_0, 0, 38;
    %jmp T_156.1;
T_156.0 ;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x560d09c8dc40_0, 0, 38;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x560d09c8de10_0, 0, 38;
T_156.1 ;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x560d09c8c840;
T_157 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c8cf10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560d09c8d0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560d09c8d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c8ce40_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x560d09c8cd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x560d09c8d160_0;
    %parti/s 32, 6, 4;
    %assign/vec4 v0x560d09c8d0a0_0, 0;
    %load/vec4 v0x560d09c8d400_0;
    %parti/s 32, 6, 4;
    %assign/vec4 v0x560d09c8d320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c8ce40_0, 0;
    %jmp T_157.3;
T_157.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c8ce40_0, 0;
T_157.3 ;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x560d09c910e0;
T_158 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c91860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c91b10_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c91db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c917a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c916d0_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x560d09c91610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c916d0_0, 0;
    %load/vec4 v0x560d09c91bf0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.4, 8;
    %load/vec4 v0x560d09c91950_0;
    %load/vec4 v0x560d09c91bf0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x560d09c91bf0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c91b10_0, 0;
    %load/vec4 v0x560d09c91bf0_0;
    %load/vec4 v0x560d09c91950_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x560d09c91950_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c91db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c917a0_0, 0;
    %jmp T_158.5;
T_158.4 ;
    %load/vec4 v0x560d09c91950_0;
    %load/vec4 v0x560d09c91bf0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x560d09c91bf0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c91b10_0, 0;
    %load/vec4 v0x560d09c91bf0_0;
    %load/vec4 v0x560d09c91950_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x560d09c91950_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c91db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c917a0_0, 0;
T_158.5 ;
    %jmp T_158.3;
T_158.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c916d0_0, 0;
T_158.3 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x560d09c92220;
T_159 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c92a60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c92d10_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c92fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c929a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c928d0_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x560d09c92810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c928d0_0, 0;
    %load/vec4 v0x560d09c92df0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.4, 8;
    %load/vec4 v0x560d09c92b50_0;
    %load/vec4 v0x560d09c92df0_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x560d09c92df0_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c92d10_0, 0;
    %load/vec4 v0x560d09c92df0_0;
    %load/vec4 v0x560d09c92b50_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x560d09c92b50_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c92fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c929a0_0, 0;
    %jmp T_159.5;
T_159.4 ;
    %load/vec4 v0x560d09c92b50_0;
    %load/vec4 v0x560d09c92df0_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x560d09c92df0_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c92d10_0, 0;
    %load/vec4 v0x560d09c92df0_0;
    %load/vec4 v0x560d09c92b50_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x560d09c92b50_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c92fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c929a0_0, 0;
T_159.5 ;
    %jmp T_159.3;
T_159.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c928d0_0, 0;
T_159.3 ;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x560d09c93440;
T_160 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c93c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c93f00_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c941a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c93b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c93ac0_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x560d09c93a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c93ac0_0, 0;
    %load/vec4 v0x560d09c93fe0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.4, 8;
    %load/vec4 v0x560d09c93d40_0;
    %load/vec4 v0x560d09c93fe0_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x560d09c93fe0_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c93f00_0, 0;
    %load/vec4 v0x560d09c93fe0_0;
    %load/vec4 v0x560d09c93d40_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x560d09c93d40_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c941a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c93b90_0, 0;
    %jmp T_160.5;
T_160.4 ;
    %load/vec4 v0x560d09c93d40_0;
    %load/vec4 v0x560d09c93fe0_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x560d09c93fe0_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c93f00_0, 0;
    %load/vec4 v0x560d09c93fe0_0;
    %load/vec4 v0x560d09c93d40_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x560d09c93d40_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c941a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c93b90_0, 0;
T_160.5 ;
    %jmp T_160.3;
T_160.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c93ac0_0, 0;
T_160.3 ;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x560d09c94680;
T_161 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c94e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c95110_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c953b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c94da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c94cd0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x560d09c94c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c94cd0_0, 0;
    %load/vec4 v0x560d09c951f0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.4, 8;
    %load/vec4 v0x560d09c94f50_0;
    %load/vec4 v0x560d09c951f0_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x560d09c951f0_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c95110_0, 0;
    %load/vec4 v0x560d09c951f0_0;
    %load/vec4 v0x560d09c94f50_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x560d09c94f50_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c953b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c94da0_0, 0;
    %jmp T_161.5;
T_161.4 ;
    %load/vec4 v0x560d09c94f50_0;
    %load/vec4 v0x560d09c951f0_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x560d09c951f0_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c95110_0, 0;
    %load/vec4 v0x560d09c951f0_0;
    %load/vec4 v0x560d09c94f50_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x560d09c94f50_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c953b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c94da0_0, 0;
T_161.5 ;
    %jmp T_161.3;
T_161.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c94cd0_0, 0;
T_161.3 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x560d09c95840;
T_162 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c96050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c96300_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c965a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c95f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c95ec0_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x560d09c95e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c95ec0_0, 0;
    %load/vec4 v0x560d09c963e0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.4, 8;
    %load/vec4 v0x560d09c96140_0;
    %load/vec4 v0x560d09c963e0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x560d09c963e0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c96300_0, 0;
    %load/vec4 v0x560d09c963e0_0;
    %load/vec4 v0x560d09c96140_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x560d09c96140_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c965a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c95f90_0, 0;
    %jmp T_162.5;
T_162.4 ;
    %load/vec4 v0x560d09c96140_0;
    %load/vec4 v0x560d09c963e0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x560d09c963e0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c96300_0, 0;
    %load/vec4 v0x560d09c963e0_0;
    %load/vec4 v0x560d09c96140_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x560d09c96140_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c965a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c95f90_0, 0;
T_162.5 ;
    %jmp T_162.3;
T_162.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c95ec0_0, 0;
T_162.3 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x560d09c96a30;
T_163 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c97240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c974f0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c97790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c97180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c970b0_0, 0;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v0x560d09c96ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c970b0_0, 0;
    %load/vec4 v0x560d09c975d0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.4, 8;
    %load/vec4 v0x560d09c97330_0;
    %load/vec4 v0x560d09c975d0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x560d09c975d0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c974f0_0, 0;
    %load/vec4 v0x560d09c975d0_0;
    %load/vec4 v0x560d09c97330_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x560d09c97330_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c97790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c97180_0, 0;
    %jmp T_163.5;
T_163.4 ;
    %load/vec4 v0x560d09c97330_0;
    %load/vec4 v0x560d09c975d0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x560d09c975d0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c974f0_0, 0;
    %load/vec4 v0x560d09c975d0_0;
    %load/vec4 v0x560d09c97330_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x560d09c97330_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c97790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c97180_0, 0;
T_163.5 ;
    %jmp T_163.3;
T_163.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c970b0_0, 0;
T_163.3 ;
T_163.1 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x560d09c97c20;
T_164 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c98430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c986e0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c98980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c98370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c982a0_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x560d09c981e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c982a0_0, 0;
    %load/vec4 v0x560d09c987c0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.4, 8;
    %load/vec4 v0x560d09c98520_0;
    %load/vec4 v0x560d09c987c0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x560d09c987c0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c986e0_0, 0;
    %load/vec4 v0x560d09c987c0_0;
    %load/vec4 v0x560d09c98520_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x560d09c98520_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c98980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c98370_0, 0;
    %jmp T_164.5;
T_164.4 ;
    %load/vec4 v0x560d09c98520_0;
    %load/vec4 v0x560d09c987c0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x560d09c987c0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c986e0_0, 0;
    %load/vec4 v0x560d09c987c0_0;
    %load/vec4 v0x560d09c98520_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x560d09c98520_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c98980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c98370_0, 0;
T_164.5 ;
    %jmp T_164.3;
T_164.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c982a0_0, 0;
T_164.3 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x560d09c98e50;
T_165 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c99660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c99910_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c99bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c995a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c994d0_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x560d09c99410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c994d0_0, 0;
    %load/vec4 v0x560d09c999f0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.4, 8;
    %load/vec4 v0x560d09c99750_0;
    %load/vec4 v0x560d09c999f0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x560d09c999f0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c99910_0, 0;
    %load/vec4 v0x560d09c999f0_0;
    %load/vec4 v0x560d09c99750_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x560d09c99750_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c99bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c995a0_0, 0;
    %jmp T_165.5;
T_165.4 ;
    %load/vec4 v0x560d09c99750_0;
    %load/vec4 v0x560d09c999f0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x560d09c999f0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c99910_0, 0;
    %load/vec4 v0x560d09c999f0_0;
    %load/vec4 v0x560d09c99750_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x560d09c99750_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c99bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c995a0_0, 0;
T_165.5 ;
    %jmp T_165.3;
T_165.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c994d0_0, 0;
T_165.3 ;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x560d09c9a040;
T_166 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c9a850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c9ab00_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c9ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9a790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9a6c0_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x560d09c9a600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c9a6c0_0, 0;
    %load/vec4 v0x560d09c9abe0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.4, 8;
    %load/vec4 v0x560d09c9a940_0;
    %load/vec4 v0x560d09c9abe0_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x560d09c9abe0_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c9ab00_0, 0;
    %load/vec4 v0x560d09c9abe0_0;
    %load/vec4 v0x560d09c9a940_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x560d09c9a940_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c9ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9a790_0, 0;
    %jmp T_166.5;
T_166.4 ;
    %load/vec4 v0x560d09c9a940_0;
    %load/vec4 v0x560d09c9abe0_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x560d09c9abe0_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c9ab00_0, 0;
    %load/vec4 v0x560d09c9abe0_0;
    %load/vec4 v0x560d09c9a940_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x560d09c9a940_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c9ada0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c9a790_0, 0;
T_166.5 ;
    %jmp T_166.3;
T_166.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9a6c0_0, 0;
T_166.3 ;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x560d09c9b230;
T_167 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c9ba40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c9bcf0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c9bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9b980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9b8b0_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x560d09c9b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c9b8b0_0, 0;
    %load/vec4 v0x560d09c9bdd0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x560d09c9bb30_0;
    %load/vec4 v0x560d09c9bdd0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x560d09c9bdd0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c9bcf0_0, 0;
    %load/vec4 v0x560d09c9bdd0_0;
    %load/vec4 v0x560d09c9bb30_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x560d09c9bb30_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c9bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9b980_0, 0;
    %jmp T_167.5;
T_167.4 ;
    %load/vec4 v0x560d09c9bb30_0;
    %load/vec4 v0x560d09c9bdd0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x560d09c9bdd0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c9bcf0_0, 0;
    %load/vec4 v0x560d09c9bdd0_0;
    %load/vec4 v0x560d09c9bb30_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x560d09c9bb30_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c9bf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c9b980_0, 0;
T_167.5 ;
    %jmp T_167.3;
T_167.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9b8b0_0, 0;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x560d09c9c420;
T_168 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c9cc30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c9cee0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c9d180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9cb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9caa0_0, 0;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0x560d09c9c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c9caa0_0, 0;
    %load/vec4 v0x560d09c9cfc0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.4, 8;
    %load/vec4 v0x560d09c9cd20_0;
    %load/vec4 v0x560d09c9cfc0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x560d09c9cfc0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c9cee0_0, 0;
    %load/vec4 v0x560d09c9cfc0_0;
    %load/vec4 v0x560d09c9cd20_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x560d09c9cd20_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c9d180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9cb70_0, 0;
    %jmp T_168.5;
T_168.4 ;
    %load/vec4 v0x560d09c9cd20_0;
    %load/vec4 v0x560d09c9cfc0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x560d09c9cfc0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c9cee0_0, 0;
    %load/vec4 v0x560d09c9cfc0_0;
    %load/vec4 v0x560d09c9cd20_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x560d09c9cd20_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c9d180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c9cb70_0, 0;
T_168.5 ;
    %jmp T_168.3;
T_168.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9caa0_0, 0;
T_168.3 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x560d09c9d610;
T_169 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c9e230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c9e8f0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c9eb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9e0a0_0, 0;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x560d09c9dfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c9e0a0_0, 0;
    %load/vec4 v0x560d09c9e9d0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.4, 8;
    %load/vec4 v0x560d09c9e730_0;
    %load/vec4 v0x560d09c9e9d0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x560d09c9e9d0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c9e8f0_0, 0;
    %load/vec4 v0x560d09c9e9d0_0;
    %load/vec4 v0x560d09c9e730_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x560d09c9e730_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c9eb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9e170_0, 0;
    %jmp T_169.5;
T_169.4 ;
    %load/vec4 v0x560d09c9e730_0;
    %load/vec4 v0x560d09c9e9d0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x560d09c9e9d0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c9e8f0_0, 0;
    %load/vec4 v0x560d09c9e9d0_0;
    %load/vec4 v0x560d09c9e730_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x560d09c9e730_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c9eb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c9e170_0, 0;
T_169.5 ;
    %jmp T_169.3;
T_169.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9e0a0_0, 0;
T_169.3 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x560d09c9f020;
T_170 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c9f830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c9fae0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09c9fd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9f770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9f6a0_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x560d09c9f5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c9f6a0_0, 0;
    %load/vec4 v0x560d09c9fbc0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.4, 8;
    %load/vec4 v0x560d09c9f920_0;
    %load/vec4 v0x560d09c9fbc0_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x560d09c9fbc0_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c9fae0_0, 0;
    %load/vec4 v0x560d09c9fbc0_0;
    %load/vec4 v0x560d09c9f920_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x560d09c9f920_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c9fd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9f770_0, 0;
    %jmp T_170.5;
T_170.4 ;
    %load/vec4 v0x560d09c9f920_0;
    %load/vec4 v0x560d09c9fbc0_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x560d09c9fbc0_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09c9fae0_0, 0;
    %load/vec4 v0x560d09c9fbc0_0;
    %load/vec4 v0x560d09c9f920_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x560d09c9f920_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09c9fd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09c9f770_0, 0;
T_170.5 ;
    %jmp T_170.3;
T_170.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09c9f6a0_0, 0;
T_170.3 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x560d09ca0210;
T_171 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca0a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09ca0cd0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09ca0f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca0960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca0890_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x560d09ca07d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09ca0890_0, 0;
    %load/vec4 v0x560d09ca0db0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.4, 8;
    %load/vec4 v0x560d09ca0b10_0;
    %load/vec4 v0x560d09ca0db0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x560d09ca0db0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09ca0cd0_0, 0;
    %load/vec4 v0x560d09ca0db0_0;
    %load/vec4 v0x560d09ca0b10_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x560d09ca0b10_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09ca0f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca0960_0, 0;
    %jmp T_171.5;
T_171.4 ;
    %load/vec4 v0x560d09ca0b10_0;
    %load/vec4 v0x560d09ca0db0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x560d09ca0db0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09ca0cd0_0, 0;
    %load/vec4 v0x560d09ca0db0_0;
    %load/vec4 v0x560d09ca0b10_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x560d09ca0b10_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09ca0f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09ca0960_0, 0;
T_171.5 ;
    %jmp T_171.3;
T_171.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca0890_0, 0;
T_171.3 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x560d09c903a0;
T_172 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09c908f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560d09c90990_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x560d09c90820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.2, 8;
    %load/vec4 v0x560d09c90c40_0;
    %load/vec4 v0x560d09c90b80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09c90990_0, 0;
T_172.2 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x560d09ca2c30;
T_173 ;
    %wait E_0x560d09c90580;
    %load/vec4 v0x560d09ca2fd0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560d09ca2fd0_0;
    %parti/s 31, 0, 2;
    %inv;
    %addi 1, 0, 31;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0x560d09ca2fd0_0;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v0x560d09ca30d0_0, 0, 32;
    %load/vec4 v0x560d09ca31b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_173.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560d09ca31b0_0;
    %parti/s 31, 0, 2;
    %inv;
    %addi 1, 0, 31;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_173.3, 8;
T_173.2 ; End of true expr.
    %load/vec4 v0x560d09ca31b0_0;
    %jmp/0 T_173.3, 8;
 ; End of false expr.
    %blend;
T_173.3;
    %store/vec4 v0x560d09ca32a0_0, 0, 32;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_0x560d09ca1170;
T_174 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca1840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09ca1bb0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09ca1e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca1780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca16b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca1930_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x560d09ca15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.2, 8;
    %load/vec4 v0x560d09ca19f0_0;
    %load/vec4 v0x560d09ca1c90_0;
    %add;
    %assign/vec4 v0x560d09ca1bb0_0, 0;
    %load/vec4 v0x560d09ca1c90_0;
    %load/vec4 v0x560d09ca19f0_0;
    %sub;
    %assign/vec4 v0x560d09ca1e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca1780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09ca16b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09ca1930_0, 0;
    %jmp T_174.3;
T_174.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca16b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca1930_0, 0;
T_174.3 ;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x560d09ca2070;
T_175 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca2600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x560d09ca2970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca2530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca26a0_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x560d09ca2470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09ca26a0_0, 0;
    %load/vec4 v0x560d09ca2a50_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.4, 8;
    %load/vec4 v0x560d09ca27b0_0;
    %load/vec4 v0x560d09ca2a50_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x560d09ca2a50_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x560d09ca2970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca2530_0, 0;
    %jmp T_175.5;
T_175.4 ;
    %load/vec4 v0x560d09ca27b0_0;
    %load/vec4 v0x560d09ca2a50_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x560d09ca2a50_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x560d09ca2970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09ca2530_0, 0;
T_175.5 ;
    %jmp T_175.3;
T_175.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca26a0_0, 0;
T_175.3 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x560d09ca8cb0;
T_176 ;
    %wait E_0x560d09ca3770;
    %load/vec4 v0x560d09ca8fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x560d09ca91b0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560d09ca90f0_0, 0, 38;
    %jmp T_176.1;
T_176.0 ;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x560d09ca90f0_0, 0, 38;
T_176.1 ;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x560d09ca8140;
T_177 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca87a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560d09ca8930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca86d0_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x560d09ca85e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.2, 8;
    %load/vec4 v0x560d09ca89f0_0;
    %parti/s 32, 6, 4;
    %assign/vec4 v0x560d09ca8930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d09ca86d0_0, 0;
    %jmp T_177.3;
T_177.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d09ca86d0_0, 0;
T_177.3 ;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x560d09ca37b0;
T_178 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_178.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_178.5, 8;
T_178.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_178.5, 8;
 ; End of false expr.
    %blend;
T_178.5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_178.2 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x560d09ca3ab0;
T_179 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_179.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_179.5, 8;
T_179.4 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_179.5, 8;
 ; End of false expr.
    %blend;
T_179.5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_179.2 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x560d09ca3d70;
T_180 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_180.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_180.5, 8;
T_180.4 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_180.5, 8;
 ; End of false expr.
    %blend;
T_180.5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x560d09ca4040;
T_181 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_181.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_181.5, 8;
T_181.4 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_181.5, 8;
 ; End of false expr.
    %blend;
T_181.5;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_181.2 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x560d09ca4300;
T_182 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_182.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_182.5, 8;
T_182.4 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_182.5, 8;
 ; End of false expr.
    %blend;
T_182.5;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x560d09ca4610;
T_183 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0 T_183.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_183.5, 8;
T_183.4 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_183.5, 8;
 ; End of false expr.
    %blend;
T_183.5;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_183.2 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x560d09ca48d0;
T_184 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_184.2 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x560d09ca4b90;
T_185 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_185.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_185.5, 8;
T_185.4 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_185.5, 8;
 ; End of false expr.
    %blend;
T_185.5;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_185.2 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x560d09ca4e50;
T_186 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0 T_186.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_186.5, 8;
T_186.4 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_186.5, 8;
 ; End of false expr.
    %blend;
T_186.5;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_186.2 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x560d09ca50c0;
T_187 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0 T_187.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_187.5, 8;
T_187.4 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_187.5, 8;
 ; End of false expr.
    %blend;
T_187.5;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_187.2 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x560d09ca5380;
T_188 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0 T_188.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_188.5, 8;
T_188.4 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_188.5, 8;
 ; End of false expr.
    %blend;
T_188.5;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_188.2 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x560d09ca5640;
T_189 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0 T_189.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_189.5, 8;
T_189.4 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_189.5, 8;
 ; End of false expr.
    %blend;
T_189.5;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_189.2 ;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x560d09ca5900;
T_190 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0 T_190.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_190.5, 8;
T_190.4 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_190.5, 8;
 ; End of false expr.
    %blend;
T_190.5;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_190.2 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x560d09ca5bc0;
T_191 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0 T_191.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %sub;
    %jmp/1 T_191.5, 8;
T_191.4 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca67e0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %add;
    %jmp/0 T_191.5, 8;
 ; End of false expr.
    %blend;
T_191.5;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_191.2 ;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x560d09ca3430;
T_192 ;
    %wait E_0x560d09c7f6f0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca6b00, 0, 4;
    %jmp T_192;
    .thread T_192;
    .scope S_0x560d09ca3430;
T_193 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %load/vec4 v0x560d09ca70b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_193.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_193.5, 8;
T_193.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca6b00, 4;
    %jmp/0 T_193.5, 8;
 ; End of false expr.
    %blend;
T_193.5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca67e0, 0, 4;
T_193.2 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x560d09ca3430;
T_194 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560d09ca6fd0_0, 0, 32;
T_194.2 ;
    %load/vec4 v0x560d09ca6fd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_194.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x560d09ca6fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca7400, 0, 4;
    %load/vec4 v0x560d09ca6fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09ca6fd0_0, 0, 32;
    %jmp T_194.2;
T_194.3 ;
    %jmp T_194.1;
T_194.0 ;
    %load/vec4 v0x560d09ca74a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.4, 8;
    %load/vec4 v0x560d09ca7340_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca7400, 0, 4;
T_194.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x560d09ca6fd0_0, 0, 32;
T_194.6 ;
    %load/vec4 v0x560d09ca6fd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_194.7, 5;
    %load/vec4 v0x560d09ca6ef0_0;
    %load/vec4 v0x560d09ca6fd0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0 T_194.8, 8;
    %load/vec4 v0x560d09ca6fd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x560d09ca7400, 4;
    %jmp/1 T_194.9, 8;
T_194.8 ; End of true expr.
    %ix/getv/s 4, v0x560d09ca6fd0_0;
    %load/vec4a v0x560d09ca7400, 4;
    %jmp/0 T_194.9, 8;
 ; End of false expr.
    %blend;
T_194.9;
    %ix/getv/s 3, v0x560d09ca6fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560d09ca7400, 0, 4;
    %load/vec4 v0x560d09ca6fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560d09ca6fd0_0, 0, 32;
    %jmp T_194.6;
T_194.7 ;
T_194.1 ;
    %jmp T_194;
    .thread T_194;
    .scope S_0x560d09ca3430;
T_195 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09ca7190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09ca6700_0, 0;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0x560d09ca6ef0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09ca7400, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_195.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_195.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_195.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_195.7, 6;
    %jmp T_195.8;
T_195.4 ;
    %load/vec4 v0x560d09ca64b0_0;
    %assign/vec4 v0x560d09ca6700_0, 0;
    %jmp T_195.8;
T_195.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560d09ca6590_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09ca6700_0, 0;
    %jmp T_195.8;
T_195.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x560d09ca64b0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09ca6700_0, 0;
    %jmp T_195.8;
T_195.7 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x560d09ca6590_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09ca6700_0, 0;
    %jmp T_195.8;
T_195.8 ;
    %pop/vec4 1;
T_195.2 ;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x560d09c6bf90;
T_196 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09cb5650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09cb4940_0, 0;
    %jmp T_196.1;
T_196.0 ;
    %load/vec4 v0x560d09cb4860_0;
    %assign/vec4 v0x560d09cb4940_0, 0;
T_196.1 ;
    %jmp T_196;
    .thread T_196;
    .scope S_0x560d09c6bf90;
T_197 ;
    %wait E_0x560d09bd44c0;
    %load/vec4 v0x560d09cb5650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560d09cb4ae0_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x560d09cb4ae0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x560d09cb46d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_197.2, 8;
    %load/vec4 v0x560d09cb4a20_0;
    %and;
T_197.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560d09cb4ae0_0, 0;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x560d09bf4f00;
T_198 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d09cb6d10_0, 0, 1;
T_198.0 ;
    %delay 5000, 0;
    %load/vec4 v0x560d09cb6d10_0;
    %inv;
    %store/vec4 v0x560d09cb6d10_0, 0, 1;
    %jmp T_198.0;
    %end;
    .thread T_198;
    .scope S_0x560d09bf4f00;
T_199 ;
    %vpi_call 22 100 "$display", "SIM_INFO: Initializing custom testbench..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d09cbb460_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560d09cbb5a0_0, 0, 3;
    %pushi/vec4 0, 0, 224;
    %store/vec4 v0x560d09cbb860_0, 0, 224;
    %pushi/vec4 0, 0, 576;
    %store/vec4 v0x560d09cbb700_0, 0, 576;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d09cbb660_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d09cbb660_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 22 111 "$display", "SIM_INFO: Setting up test case for W3 (k=3)" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560d09cbb5a0_0, 0, 3;
    %vpi_call 22 115 "$display", "SIM_INFO: Loading custom W_in vector." {0 0 0};
    %vpi_call 22 125 "$readmemh", "sw-test/unit/gso/_w_in.mem", v0x560d09cbb950 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09cbb950, 4;
    %store/vec4 v0x560d09cbb860_0, 0, 224;
    %vpi_call 22 129 "$display", "SIM_INFO: Loading custom theta values." {0 0 0};
    %vpi_call 22 147 "$readmemh", "sw-test/unit/gso/_thetas.mem", v0x560d09cbb7a0 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560d09cbb7a0, 4;
    %store/vec4 v0x560d09cbb700_0, 0, 576;
    %delay 10000, 0;
    %vpi_call 22 152 "$display", "SIM_INFO: Asserting ENABLE signal..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d09cbb460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d09cbb460_0, 0, 1;
    %vpi_call 22 157 "$display", "SIM_INFO: Waiting for DONE signal..." {0 0 0};
T_199.0 ;
    %load/vec4 v0x560d09cbb3c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_199.1, 6;
    %wait E_0x560d09b7e6e0;
    %jmp T_199.0;
T_199.1 ;
    %vpi_call 22 159 "$display", "SIM_INFO: DONE signal received at time %t", $time {0 0 0};
    %vpi_call 22 160 "$display", "Final Q3[0] = %h", &PV<v0x560d09cbba10_0, 0, 32> {0 0 0};
    %vpi_call 22 161 "$display", "Final Q3[6] = %h", &PV<v0x560d09cbba10_0, 192, 32> {0 0 0};
    %delay 1000000, 0;
    %vpi_func 22 164 "$fopen" 32, "sw-test/unit/gso/out/sim.raw", "w" {0 0 0};
    %store/vec4 v0x560d09cbb500_0, 0, 32;
    %vpi_call 22 165 "$fwrite", v0x560d09cbb500_0, "%h", v0x560d09cbba10_0 {0 0 0};
    %vpi_call 22 166 "$finish" {0 0 0};
    %end;
    .thread T_199;
    .scope S_0x560d09bf4f00;
T_200 ;
    %vpi_call 22 170 "$dumpfile", "build/sim/icarus/dump.vcd" {0 0 0};
    %vpi_call 22 171 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560d09bf4f00 {0 0 0};
    %end;
    .thread T_200;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "src/utils/cordic/internal/SCICA_CORDIC_wrapper.v";
    "src/utils/cordic/cordic_doubly_pipe_top.v";
    "src/utils/cordic/internal/CORDIC_Rotation_top.v";
    "src/utils/cordic/internal/quad_chk.v";
    "src/utils/cordic/internal/rot_block.v";
    "src/utils/cordic/internal/rot_block_first_stage.v";
    "src/utils/cordic/internal/rot_block_last_stage.v";
    "src/utils/cordic/internal/ip_upscale.v";
    "src/utils/cordic/internal/micro_rot_gen.v";
    "src/utils/cordic/internal/op_downscale.v";
    "src/utils/cordic/internal/output_scale.v";
    "src/utils/cordic/internal/CORDIC_Vectoring_top1.v";
    "src/utils/cordic/internal/vec_quad_check.v";
    "src/utils/cordic/internal/vec_block.v";
    "src/utils/cordic/internal/vec_block_first_stage.v";
    "src/utils/cordic/internal/vec_block_last_stage.v";
    "src/utils/cordic/internal/absolute_value.v";
    "src/utils/cordic/internal/vec_angle_calc.v";
    "src/utils/cordic/internal/vec_op_downscale.v";
    "src/utils/cordic/internal/vec_scaling.v";
    "tb/unit/gso/gso_algo_tb.v";
    "src/top/gso/gso_algo.v";
