/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [10:0] _04_;
  wire [13:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_4z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_1_7z = !(celloutsig_1_5z ? celloutsig_1_0z : celloutsig_1_6z[7]);
  assign celloutsig_1_8z = !(celloutsig_1_6z[10] ? celloutsig_1_6z[12] : celloutsig_1_6z[12]);
  assign celloutsig_1_18z = !(celloutsig_1_7z ? celloutsig_1_3z : celloutsig_1_4z[14]);
  assign celloutsig_0_8z = !(celloutsig_0_3z ? _00_ : celloutsig_0_5z);
  assign celloutsig_0_17z = !(celloutsig_0_10z ? celloutsig_0_9z : celloutsig_0_8z);
  assign celloutsig_0_20z = !(celloutsig_0_5z ? celloutsig_0_18z : _01_);
  assign celloutsig_1_3z = !(in_data[187] ? in_data[125] : celloutsig_1_2z);
  assign celloutsig_0_18z = ~(celloutsig_0_15z | celloutsig_0_8z);
  assign celloutsig_1_5z = ~celloutsig_1_3z;
  assign celloutsig_0_3z = ~((celloutsig_0_0z | in_data[24]) & celloutsig_0_0z);
  assign celloutsig_1_14z = ~((celloutsig_1_12z | celloutsig_1_10z) & celloutsig_1_0z);
  assign celloutsig_1_0z = ~((in_data[132] | in_data[184]) & in_data[105]);
  assign celloutsig_1_19z = ~((celloutsig_1_15z | _02_) & (celloutsig_1_5z | celloutsig_1_4z[8]));
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_3z));
  assign celloutsig_0_0z = in_data[40] | ~(in_data[48]);
  assign celloutsig_1_10z = celloutsig_1_0z | ~(celloutsig_1_7z);
  assign celloutsig_1_12z = celloutsig_1_8z | ~(celloutsig_1_5z);
  assign celloutsig_0_15z = celloutsig_0_9z | ~(celloutsig_0_8z);
  assign celloutsig_0_14z = celloutsig_0_6z[1] | celloutsig_0_0z;
  reg [10:0] _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _26_ <= 11'h000;
    else _26_ <= { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  assign { _03_, _01_, _04_[8:6], _00_, _04_[4:0] } = _26_;
  reg [13:0] _27_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _27_ <= 14'h0000;
    else _27_ <= in_data[190:177];
  assign { _05_[13], _02_, _05_[11:0] } = _27_;
  assign celloutsig_0_10z = { in_data[71:45], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } === in_data[40:5];
  assign celloutsig_1_2z = in_data[173:155] === in_data[171:153];
  assign celloutsig_1_15z = { celloutsig_1_4z[2:1], celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_2z } && { in_data[114:110], celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_4z = { in_data[60:17], celloutsig_0_0z } && in_data[53:9];
  assign celloutsig_1_11z = in_data[156:151] < { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[65:63] < in_data[31:29];
  assign celloutsig_1_4z = { _05_[13], _02_, _05_[11:0], celloutsig_1_3z } * { _05_[10:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_4z[13:0], celloutsig_1_2z } * { celloutsig_1_4z[13:1], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_6z = - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_19z = ~((_04_[3] & celloutsig_0_14z) | (celloutsig_0_17z & celloutsig_0_1z));
  assign { _04_[10:9], _04_[5] } = { _03_, _01_, _00_ };
  assign _05_[12] = _02_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
