---
layout: default
title: ãƒ¢ãƒã‚¤ãƒ«ç”¨ç–‘ä¼¼SRAMï¼ˆVSRAMï¼‰æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï¼ˆ2001å¹´ï¼‰
---

---

# ğŸ“˜ ãƒ¢ãƒã‚¤ãƒ«ç”¨ç–‘ä¼¼SRAMï¼ˆVSRAMï¼‰æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï¼ˆ2001å¹´ï¼‰  
*Edusemi-Plus/archive/in2001/VSRAM_2001.md*  
**æœ€çµ‚æ›´æ–°: 2025-07-28**

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](../README.md#è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--author--license)

---

## ğŸ§­ æ¦‚è¦ / **Overview**

æœ¬ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã¯ã€2001å¹´ã«é‡ç”£ã•ã‚ŒãŸ **ãƒ¢ãƒã‚¤ãƒ«ç”¨ç–‘ä¼¼SRAMï¼ˆVSRAMï¼‰** ã®æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ã§ã‚ã‚‹ã€‚  
**0.25Î¼mä¸–ä»£ã®64M DRAMï¼ˆç¬¬3ä¸–ä»£ï¼‰ãƒ—ãƒ­ã‚»ã‚¹**ã‚’ãã®ã¾ã¾æµç”¨ã—ã€å†…éƒ¨ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥åˆ¶å¾¡ã«ã‚ˆã£ã¦SRAMçš„ã«å‹•ä½œã€‚  
ä¸–ç•Œåˆã® **ã‚«ãƒ¡ãƒ©ä»˜ãæºå¸¯é›»è©±ï¼ˆSHARPè£½ï¼‰** ã«æ­è¼‰ã•ã‚ŒãŸã€‚

This document archives the technology of a **pseudo-SRAM (VSRAM)** product mass-produced in 2001.  
It was based on a **0.25Î¼m 64M DRAM 3rd-generation process**, reusing it as-is with internal refresh logic to behave like SRAM.  
The product was adopted in the **worldâ€™s first camera-equipped mobile phone** (by SHARP).

> âš ï¸ æœ¬è¨˜éŒ²ã«é–¢ã™ã‚‹æ³¨æ„ / Disclaimer  
>
> æœ¬VSRAMæŠ€è¡“ã¯2001å¹´ã«é‡ç”£ã•ã‚ŒãŸã‚‚ã®ã§ã™ãŒã€**2000å¹´ä»£å‰åŠã«ã¯ã™ã§ã«ç”Ÿç”£çµ‚äº†**ã—ã¦ãŠã‚Šã€  
> ã¾ãŸç¤¾å†…ã«ãŠã„ã¦ã‚‚**å¾Œç¶šæŠ€è¡“ã¨ã—ã¦ã®å±•é–‹ã¯è¡Œã‚ã‚Œã¾ã›ã‚“ã§ã—ãŸ**ã€‚  
> ã‚ˆã£ã¦ã€æœ¬è¨˜éŒ²ã«ã¯**ç¾è¡Œã®äº‹æ¥­æ©Ÿå¯†ã‚„è¨­è¨ˆæƒ…å ±ã¯å«ã¾ã‚Œã¦ãŠã‚‰ãš**ã€  
> æ•™è‚²ç›®çš„ãŠã‚ˆã³æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ç›®çš„ã§ã®**å…¬é–‹ã«å•é¡Œã¯ãªã„**ã¨åˆ¤æ–­ã—ã¦ã„ã¾ã™ã€‚  
>
> The VSRAM technology documented here was mass-produced in 2001,  
> but production ended in the **early 2000s**, and **no further internal development was pursued**.  
> Therefore, this archive contains **no proprietary or confidential information**,  
> and it is released solely for **educational and historical purposes**.

---

## 1ï¸âƒ£ åŸºæœ¬æ§‹æˆã¨ç‰¹å¾´ / **Architecture and Features**

| è¦ç´  | å†…å®¹ / Description |
|------|-------------------|
| ãƒ—ãƒ­ã‚»ã‚¹æµç”¨ | **0.25Î¼mä¸–ä»£ã®64M DRAMã‚»ãƒ«æ§‹é€ ã‚’ãã®ã¾ã¾ä½¿ç”¨**<br>*Direct reuse of 0.25Î¼m 64M DRAM Gen3 process* |
| ç–‘ä¼¼SRAMå‹•ä½œ | **0.25Î¼mãƒ—ãƒ­ã‚»ã‚¹ä¸Šã§ã€å†…éƒ¨ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥åˆ¶å¾¡ã«ã‚ˆã‚ŠSRAMçš„ã«æ©Ÿèƒ½**<br>*SRAM-like operation via internal refresh logic on 0.25Î¼m process* |
| ãƒ¢ãƒã‚¤ãƒ«ä»•æ§˜ | ãƒ¢ãƒã‚¤ãƒ«æ©Ÿå™¨å‘ã‘ã«ä»¥ä¸‹ã‚’å®Ÿç¾ï¼š<br>ãƒ»ä½æ¶ˆè²»é›»åŠ›è¨­è¨ˆ<br>ãƒ»**æ¨™æº–80â„ƒã®DRAMä¿è¨¼ã‚’90â„ƒã¸æ‹¡å¼µ**<br>*Mobile features: low-power design, extended temperature range (from DRAMâ€™s standard 80Â°C to 90Â°C)* |
| æ¡ç”¨å®Ÿç¸¾ | ä¸–ç•Œåˆã‚«ãƒ¡ãƒ©ä»˜ãæºå¸¯é›»è©±ï¼ˆSHARPï¼‰<br>*Adopted in SHARPâ€™s first camera phone* |

---

## 2ï¸âƒ£ åˆæœŸé‡ç”£ã®èª²é¡Œã¨å¯¾ç­– / **Startup Challenges and Solutions**

### ğŸ”¸ æ¦‚è¦ / Summary

| é …ç›® | å†…å®¹ / Description |
|------|-------------------|
| åˆæœŸæ­©ç•™ã¾ã‚Š | ç´„30%ã€æŠ€è¡“å°å…¥ç›´å¾Œã®èª²é¡Œ<br>*Initial yield ~30%* |
| æ”¹å–„ä¸»å°è€… | ç­†è€…ï¼ˆå½“æ™‚29æ­³ï¼‰ãŒæ‹…å½“<br>*Led by author at age 29* |

---

### 2.1 ãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è‰¯ã¨å¯¾ç­–ï¼ˆé«˜æ¸©ãƒ»é•·æ™‚é–“ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥é–“éš”ï¼‰  
**Pause Refresh Failure and Countermeasures (High Temp, Extended Refresh Interval)**

| è¦ç´  | å†…å®¹ / Description |
|------|-------------------|
| å•é¡Œ | **æ¨™æº–DRAMä¿è¨¼æ¸©åº¦ï¼ˆ80â„ƒï¼‰ã‚’è¶…ãˆã‚‹90â„ƒç’°å¢ƒ**ã§ã®å‹•ä½œã‚’æ±‚ã‚ãŸçµæœã€<br>ãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥æ™‚ã«**ä¿æŒæ™‚é–“ä¸è¶³**ãŒç™ºç”Ÿã€‚<br>ä¸»å› ã¯**ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒªãƒ¼ã‚¯ã®å¢—åŠ **ã€‚<br>*Pause refresh failure occurred under 90Â°C operation (beyond standard 80Â°C DRAM spec), mainly due to increased junction leakage.* |

#### ğŸ”§ å¯¾ç­–åˆ†é¡ã¨å®Ÿæ–½å†…å®¹ / Classification of Countermeasures

| åŒºåˆ† | å¯¾ç­–å†…å®¹ | èª¬æ˜ / Description |
|------|-----------|------------------|
| **â‘  ãƒ—ãƒ­ã‚»ã‚¹ãƒ»ç‰©ç†çš„å¯¾ç­–**<br>*Process/Physical* | **HFæ´—æµ„å›æ•°ã®æœ€å°åŒ–**<br>ï¼ˆWSAå¾Œã®é…¸åŒ–è†œä¿æŒï¼‰<br>*Minimized HF cleaning to preserve gate oxide post-WSA* | ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ãƒãƒ¼ãƒ‰ã‚³ãƒ³ã‚¿ã‚¯ãƒˆæ¥ç¶šéƒ¨ãªã©ã«ãŠã„ã¦ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œã®åšã¿ãŒä¸è¶³ã™ã‚‹ã¨ã€ãƒªãƒ¼ã‚¯ãŒå¢—å¤§ã—ä¿æŒä¸è‰¯ã«ç›´çµã€‚<br>**WSAå¾Œã®ã‚¦ã‚§ãƒƒãƒˆæ´—æµ„å·¥ç¨‹ã‚’æœ€å°åŒ–**ã™ã‚‹ã“ã¨ã§é…¸åŒ–è†œã‚’ä¿è­·ã€‚<br>*Gate oxide thinning at Storage Node Contacts causes leakage; minimized wet etch post-WSA to preserve oxide integrity.* |
| **â‘¡ é›»æ°—çš„è¨­å®šå¯¾ç­–**<br>*Electrical Parameter* | **ãƒãƒƒã‚¯ãƒã‚¤ã‚¢ã‚¹å¼·åŒ–ï¼šVbs = âˆ’1V â†’ âˆ’3V**<br>*Stronger back-biasing to suppress leakage* | ã‚»ãƒ«ã®ãƒœãƒ‡ã‚£ãƒã‚¤ã‚¢ã‚¹ã‚’è² æ–¹å‘ã«å¼·åŒ–ã™ã‚‹ã“ã¨ã§ã€ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒªãƒ¼ã‚¯ã‚’ä½æ¸›ã—ã€ä¿æŒç‰¹æ€§ã‚’æ”¹å–„ã€‚<br>*Applied âˆ’3V back-bias to reduce leakage current under high-temp standby.* |

> ğŸ”— **ã“ã®ä¸è‰¯ãƒ¢ãƒ¼ãƒ‰ã¯ã€ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆã«ãŠã‘ã‚‹ [Bin5ï¼šPause Refresh Fail](../in1998/dram_wafer_test_binclass_0.25um.md) ã«å¯¾å¿œã—ã¦ã„ã¾ã™ã€‚**  
> This failure mode corresponds to [**Bin5: Pause Refresh Fail**](../in1998/dram_wafer_test_binclass_0.25um.md) in the wafer test bin classification for 0.25â€¯Âµm DRAM.

---

### 2.2 ãƒ‡ã‚£ã‚¹ã‚¿ãƒ¼ãƒ–ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥å¯¾ç­–  
**Disturb Refresh Failure Control**

| è¦ç´  | å†…å®¹ / Description |
|------|-------------------|
| å•é¡Œ | 0.25Î¼mç‰¹æœ‰ã®Short Channel Effectï¼ˆSCEï¼‰ã«ã‚ˆã‚Šã€ã‚»ãƒ«åè»¢ï¼ˆdisturbï¼‰ç¾è±¡ãŒç™ºç”Ÿã€‚<br>**ç‰¹ã«ã€æ¨™æº–ä¿è¨¼æ¸©åº¦ã®80â„ƒã§ã¯é¡•åœ¨åŒ–ã—ãªã‹ã£ãŸãŒã€90â„ƒä¿è¨¼ã‚’æ±‚ã‚ãŸéš›ã«ãƒªãƒ¼ã‚¯ãŒæ€¥å¢—ã—ã€SCEãŒå•é¡ŒåŒ–ã—ãŸã€‚**<br>*Disturb failures due to short-channel effects at 0.25Î¼m node, which became prominent under elevated 90Â°C condition, though not critical at 80Â°C.* |
| å¯¾ç­– | ã‚²ãƒ¼ãƒˆCDï¼ˆå¯¸æ³•ï¼‰ã®ä¸­å¿ƒå€¤ç®¡ç†ã‚’å¾¹åº•ã—ã€ã‚»ãƒ«é–“ã°ã‚‰ã¤ãã«ã‚ˆã‚‹ãƒªãƒ¼ã‚¯ã‚’æŠ‘åˆ¶ã€‚<br>*Tightened gate length (CD) centering to suppress variation-induced leakage.* |

> ğŸ”— **ã“ã®ä¸è‰¯ãƒ¢ãƒ¼ãƒ‰ã¯ã€ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆã«ãŠã‘ã‚‹ [Bin6ï¼šDisturb Refresh Fail](../in1998/dram_wafer_test_binclass_0.25um.md) ã«å¯¾å¿œã—ã¦ã„ã¾ã™ã€‚**  
> This failure mode corresponds to [**Bin6: Disturb Refresh Fail**](../in1998/dram_wafer_test_binclass_0.25um.md) in the wafer test bin classification for 0.25â€¯Âµm DRAM.

---

## 3ï¸âƒ£ æ¬¡ä¸–ä»£VSRAMã®æ¤œè¨ã¨ä¸æ¡ç”¨åˆ¤æ–­ / **Evaluation and Rejection of Next-Gen VSRAM (0.18Î¼m)**

### 3.1 NANYA / æ±èŠãƒ—ãƒ­ã‚»ã‚¹ 0.18Î¼m VSRAM

| è¦ç´  | å†…å®¹ / Description |
|------|-------------------|
| è©•ä¾¡å¯¾è±¡ | NANYAè£½ 0.18Î¼m DRAMï¼ˆæ±èŠãƒ—ãƒ­ã‚»ã‚¹ï¼‰<br>*NANYA/Toshiba 0.18Î¼m DRAM process* |
| æ¤œè¨å†…å®¹ | æ¬¡ä¸–ä»£VSRAMå€™è£œã¨ã—ã¦æ¤œè¨<br>*Evaluated as next-gen VSRAM* |
| å•é¡Œç‚¹1 | ãƒˆãƒ¬ãƒ³ãƒã‚­ãƒ£ãƒ‘ã‚·ã‚¿æ§‹é€ ã«ã‚ˆã‚Šã€ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³é¢ç©ãŒå¢—å¤§<br>*Trench capacitor increased junction area* |
| å•é¡Œç‚¹2 | é«˜æ¸©æ™‚ã®ä¿æŒåŠ›ãŒä¸è¶³ï¼ˆ90â„ƒè¦ä»¶æœªé”ï¼‰<br>*Insufficient retention at 90Â°C* |
| çµæœ | å®Ÿè£…ä¸å¯ã¨åˆ¤æ–­ï¼ˆä¿æŒåŠ›ä¸è¶³ï¼‰<br>*Rejected due to failure to meet mobile retention specs* |

---

### 3.2 Mosysç¤¾ 1T-SRAMã®è©•ä¾¡ï¼ˆå‚è€ƒï¼‰

| è¦ç´  | å†…å®¹ / Description |
|------|-------------------|
| è©•ä¾¡å¯¾è±¡ | Mosysç¤¾è£½ 1T-SRAMãƒã‚¯ãƒ­<br>*MoSys 1T-SRAM macro* |
| ãƒ—ãƒ­ã‚»ã‚¹ | 0.18Î¼m ãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹<br>*0.18Î¼m logic process* |
| ç‰¹å¾´ | ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è¦ãƒ»DRAMã‚»ãƒ«ä¸è¦ãªé«˜æŸ”è»Ÿæ€§æ§‹é€ <br>*No refresh and no DRAM cell; flexible structure* |
| è©•ä¾¡çŠ¶æ³ | ç­†è€…ãŒå½“æ™‚é«˜è€åœ§ã‚¤ãƒ³ãƒ†ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ¥­å‹™ã«å¾“äº‹ã—ã¦ãŠã‚Šã€å·¥æ•°ä¸è¶³ã«ã‚ˆã‚Šæœªå®Œäº†<br>*Evaluation not completed due to resource constraints* |
| è£œè¶³è³‡æ–™ | ğŸ“„ [`MoSys_1T_SRAM_Links.md`](./MoSys_1T_SRAM_Links.md)<br>â†’ Mosysç¤¾ã®1Tâ€‘SRAMæŠ€è¡“ã«é–¢ã™ã‚‹æ¦‚è¦ãƒ»å¤–éƒ¨è³‡æ–™ãƒªãƒ³ã‚¯é›†<br>*Supplementary reference for MoSys 1Tâ€‘SRAM technology*

---

## 4ï¸âƒ£ é–¢é€£ãƒªãƒ³ã‚¯ / **Related Link**

ğŸ“‚ **64M DRAM ç«‹ã¡ä¸Šã’æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï¼ˆ1998å¹´ï¼‰**  
ğŸ“„ [`DRAM_Startup_64M_1998.md`](../in1998/DRAM_Startup_64M_1998.md)

- **æ—¥æœ¬èª**ï¼š64M DRAMï¼ˆç¬¬3ä¸–ä»£ / 0.25Î¼mï¼‰ã®é‡ç”£ç«‹ã¡ä¸Šã’è¨˜éŒ²ã€‚ãƒ—ãƒ­ã‚»ã‚¹æ¡ä»¶å±•é–‹ã€ä¸è‰¯è§£æï¼ˆPause Refreshï¼‰ã€ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œãƒ€ãƒ¡ãƒ¼ã‚¸å¯¾ç­–ãªã©ã‚’åéŒ²  
- **English**ï¼šTechnical archive of 64M DRAM (3rd Gen / 0.25Î¼m) startup, including process tuning, pause refresh failures, and gate oxide damage mitigation

---
