OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_12.01.04/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_12.01.04/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_12.01.04/tmp/routing/17-fill.def
[INFO ODB-0128] Design: PrimitiveCalculator
[INFO ODB-0130]     Created 17 pins.
[INFO ODB-0131]     Created 3441 components and 12858 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 12826 connections.
[INFO ODB-0133]     Created 20 nets and 24 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_12.01.04/tmp/routing/17-fill.def
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   PrimitiveCalculator
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     3441
Number of terminals:      17
Number of snets:          2
Number of nets:           20

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 25.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 17948.
[INFO DRT-0033] mcon shape region query size = 53312.
[INFO DRT-0033] met1 shape region query size = 7075.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 206.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 205.
[INFO DRT-0033] via3 shape region query size = 396.
[INFO DRT-0033] met4 shape region query size = 110.
[INFO DRT-0033] via4 shape region query size = 5.
[INFO DRT-0033] met5 shape region query size = 11.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 14 pins.
[INFO DRT-0081]   Complete 19 unique inst patterns.
[INFO DRT-0084]   Complete 14 groups.
#scanned instances     = 3441
#unique  instances     = 25
#stdCellGenAp          = 80
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 59
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 24
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 104.70 (MB), peak = 105.87 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     74

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 20.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 17.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 14.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 34 vertical wires in 1 frboxes and 24 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1 vertical wires in 1 frboxes and 1 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 109.22 (MB), peak = 118.36 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 109.22 (MB), peak = 118.36 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 198.50 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 198.79 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 203.96 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 202.29 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 202.50 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 209.51 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 207.71 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 210.89 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 211.10 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 211.19 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 211.39 (MB), peak = 545.57 (MB)
Total wire length = 401 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 208 um.
Total wire length on LAYER met2 = 157 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 54.
Up-via summary (total 54):.

---------------------
 FR_MASTERSLICE     0
            li1    24
           met1    23
           met2     7
           met3     0
           met4     0
---------------------
                   54


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 188.47 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 196.21 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 204.51 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 202.16 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 215.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 215.91 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 195.46 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 207.83 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 217.89 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 135.21 (MB), peak = 545.57 (MB)
Total wire length = 402 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 209 um.
Total wire length on LAYER met2 = 157 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 54.
Up-via summary (total 54):.

---------------------
 FR_MASTERSLICE     0
            li1    24
           met1    23
           met2     7
           met3     0
           met4     0
---------------------
                   54


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 135.21 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 135.21 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 135.26 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 135.26 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 135.26 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 135.38 (MB), peak = 545.57 (MB)
Total wire length = 402 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 209 um.
Total wire length on LAYER met2 = 157 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 54.
Up-via summary (total 54):.

---------------------
 FR_MASTERSLICE     0
            li1    24
           met1    23
           met2     7
           met3     0
           met4     0
---------------------
                   54


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 135.38 (MB), peak = 545.57 (MB)
Total wire length = 402 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 209 um.
Total wire length on LAYER met2 = 157 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 54.
Up-via summary (total 54):.

---------------------
 FR_MASTERSLICE     0
            li1    24
           met1    23
           met2     7
           met3     0
           met4     0
---------------------
                   54


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 135.38 (MB), peak = 545.57 (MB)
Total wire length = 402 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 209 um.
Total wire length on LAYER met2 = 157 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 54.
Up-via summary (total 54):.

---------------------
 FR_MASTERSLICE     0
            li1    24
           met1    23
           met2     7
           met3     0
           met4     0
---------------------
                   54


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 135.38 (MB), peak = 545.57 (MB)
Total wire length = 402 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 209 um.
Total wire length on LAYER met2 = 157 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 54.
Up-via summary (total 54):.

---------------------
 FR_MASTERSLICE     0
            li1    24
           met1    23
           met2     7
           met3     0
           met4     0
---------------------
                   54


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 135.38 (MB), peak = 545.57 (MB)
Total wire length = 402 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 209 um.
Total wire length on LAYER met2 = 157 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 54.
Up-via summary (total 54):.

---------------------
 FR_MASTERSLICE     0
            li1    24
           met1    23
           met2     7
           met3     0
           met4     0
---------------------
                   54


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 135.38 (MB), peak = 545.57 (MB)
Total wire length = 402 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 209 um.
Total wire length on LAYER met2 = 157 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 54.
Up-via summary (total 54):.

---------------------
 FR_MASTERSLICE     0
            li1    24
           met1    23
           met2     7
           met3     0
           met4     0
---------------------
                   54


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 135.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 135.38 (MB), peak = 545.57 (MB)
Total wire length = 402 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 209 um.
Total wire length on LAYER met2 = 157 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 54.
Up-via summary (total 54):.

---------------------
 FR_MASTERSLICE     0
            li1    24
           met1    23
           met2     7
           met3     0
           met4     0
---------------------
                   54


[INFO DRT-0198] Complete detail routing.
Total wire length = 402 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 209 um.
Total wire length on LAYER met2 = 157 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 54.
Up-via summary (total 54):.

---------------------
 FR_MASTERSLICE     0
            li1    24
           met1    23
           met2     7
           met3     0
           met4     0
---------------------
                   54


[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 135.38 (MB), peak = 545.57 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_12.01.04/results/routing/PrimitiveCalculator.def
