<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/ppc/assembler_ppc.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../arm/templateTable_arm.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/ppc/assembler_ppc.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
 24  */
 25 
 26 #include &quot;precompiled.hpp&quot;
 27 #include &quot;asm/assembler.inline.hpp&quot;
 28 #include &quot;gc/shared/cardTableBarrierSet.hpp&quot;
 29 #include &quot;gc/shared/collectedHeap.inline.hpp&quot;
 30 #include &quot;interpreter/interpreter.hpp&quot;
 31 #include &quot;memory/resourceArea.hpp&quot;
 32 #include &quot;prims/methodHandles.hpp&quot;
 33 #include &quot;runtime/biasedLocking.hpp&quot;
 34 #include &quot;runtime/interfaceSupport.inline.hpp&quot;
 35 #include &quot;runtime/objectMonitor.hpp&quot;
 36 #include &quot;runtime/os.hpp&quot;
 37 #include &quot;runtime/sharedRuntime.hpp&quot;
 38 #include &quot;runtime/stubRoutines.hpp&quot;
 39 #include &quot;utilities/macros.hpp&quot;

 40 
 41 #ifdef PRODUCT
 42 #define BLOCK_COMMENT(str) // nothing
 43 #else
 44 #define BLOCK_COMMENT(str) block_comment(str)
 45 #endif
 46 
 47 int AbstractAssembler::code_fill_byte() {
 48   return 0x00;                  // illegal instruction 0x00000000
 49 }
 50 
 51 
 52 // Patch instruction `inst&#39; at offset `inst_pos&#39; to refer to
 53 // `dest_pos&#39; and return the resulting instruction.  We should have
 54 // pcs, not offsets, but since all is relative, it will work out fine.
 55 int Assembler::patched_branch(int dest_pos, int inst, int inst_pos) {
 56   int m = 0; // mask for displacement field
 57   int v = 0; // new value for displacement field
 58 
 59   switch (inv_op_ppc(inst)) {
</pre>
<hr />
<pre>
 61   case bc_op: m = bd(-1); v = bd(disp(dest_pos, inst_pos)); break;
 62     default: ShouldNotReachHere();
 63   }
 64   return inst &amp; ~m | v;
 65 }
 66 
 67 // Return the offset, relative to _code_begin, of the destination of
 68 // the branch inst at offset pos.
 69 int Assembler::branch_destination(int inst, int pos) {
 70   int r = 0;
 71   switch (inv_op_ppc(inst)) {
 72     case b_op:  r = bxx_destination_offset(inst, pos); break;
 73     case bc_op: r = inv_bd_field(inst, pos); break;
 74     default: ShouldNotReachHere();
 75   }
 76   return r;
 77 }
 78 
 79 // Low-level andi-one-instruction-macro.
 80 void Assembler::andi(Register a, Register s, const long ui16) {
<span class="line-modified"> 81   if (is_power_of_2_long(((jlong) ui16)+1)) {</span>
 82     // pow2minus1
 83     clrldi(a, s, 64-log2_long((((jlong) ui16)+1)));
<span class="line-modified"> 84   } else if (is_power_of_2_long((jlong) ui16)) {</span>
 85     // pow2
 86     rlwinm(a, s, 0, 31-log2_long((jlong) ui16), 31-log2_long((jlong) ui16));
<span class="line-modified"> 87   } else if (is_power_of_2_long((jlong)-ui16)) {</span>
 88     // negpow2
 89     clrrdi(a, s, log2_long((jlong)-ui16));
 90   } else {
 91     assert(is_uimm(ui16, 16), &quot;must be 16-bit unsigned immediate&quot;);
 92     andi_(a, s, ui16);
 93   }
 94 }
 95 
 96 // RegisterOrConstant version.
 97 void Assembler::ld(Register d, RegisterOrConstant roc, Register s1) {
 98   if (roc.is_constant()) {
 99     if (s1 == noreg) {
100       int simm16_rest = load_const_optimized(d, roc.as_constant(), noreg, true);
101       Assembler::ld(d, simm16_rest, d);
102     } else if (is_simm(roc.as_constant(), 16)) {
103       Assembler::ld(d, roc.as_constant(), s1);
104     } else {
105       load_const_optimized(d, roc.as_constant());
106       Assembler::ldx(d, d, s1);
107     }
</pre>
</td>
<td>
<hr />
<pre>
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
 24  */
 25 
 26 #include &quot;precompiled.hpp&quot;
 27 #include &quot;asm/assembler.inline.hpp&quot;
 28 #include &quot;gc/shared/cardTableBarrierSet.hpp&quot;
 29 #include &quot;gc/shared/collectedHeap.inline.hpp&quot;
 30 #include &quot;interpreter/interpreter.hpp&quot;
 31 #include &quot;memory/resourceArea.hpp&quot;
 32 #include &quot;prims/methodHandles.hpp&quot;
 33 #include &quot;runtime/biasedLocking.hpp&quot;
 34 #include &quot;runtime/interfaceSupport.inline.hpp&quot;
 35 #include &quot;runtime/objectMonitor.hpp&quot;
 36 #include &quot;runtime/os.hpp&quot;
 37 #include &quot;runtime/sharedRuntime.hpp&quot;
 38 #include &quot;runtime/stubRoutines.hpp&quot;
 39 #include &quot;utilities/macros.hpp&quot;
<span class="line-added"> 40 #include &quot;utilities/powerOfTwo.hpp&quot;</span>
 41 
 42 #ifdef PRODUCT
 43 #define BLOCK_COMMENT(str) // nothing
 44 #else
 45 #define BLOCK_COMMENT(str) block_comment(str)
 46 #endif
 47 
 48 int AbstractAssembler::code_fill_byte() {
 49   return 0x00;                  // illegal instruction 0x00000000
 50 }
 51 
 52 
 53 // Patch instruction `inst&#39; at offset `inst_pos&#39; to refer to
 54 // `dest_pos&#39; and return the resulting instruction.  We should have
 55 // pcs, not offsets, but since all is relative, it will work out fine.
 56 int Assembler::patched_branch(int dest_pos, int inst, int inst_pos) {
 57   int m = 0; // mask for displacement field
 58   int v = 0; // new value for displacement field
 59 
 60   switch (inv_op_ppc(inst)) {
</pre>
<hr />
<pre>
 62   case bc_op: m = bd(-1); v = bd(disp(dest_pos, inst_pos)); break;
 63     default: ShouldNotReachHere();
 64   }
 65   return inst &amp; ~m | v;
 66 }
 67 
 68 // Return the offset, relative to _code_begin, of the destination of
 69 // the branch inst at offset pos.
 70 int Assembler::branch_destination(int inst, int pos) {
 71   int r = 0;
 72   switch (inv_op_ppc(inst)) {
 73     case b_op:  r = bxx_destination_offset(inst, pos); break;
 74     case bc_op: r = inv_bd_field(inst, pos); break;
 75     default: ShouldNotReachHere();
 76   }
 77   return r;
 78 }
 79 
 80 // Low-level andi-one-instruction-macro.
 81 void Assembler::andi(Register a, Register s, const long ui16) {
<span class="line-modified"> 82   if (is_power_of_2(((jlong) ui16)+1)) {</span>
 83     // pow2minus1
 84     clrldi(a, s, 64-log2_long((((jlong) ui16)+1)));
<span class="line-modified"> 85   } else if (is_power_of_2((jlong) ui16)) {</span>
 86     // pow2
 87     rlwinm(a, s, 0, 31-log2_long((jlong) ui16), 31-log2_long((jlong) ui16));
<span class="line-modified"> 88   } else if (is_power_of_2((jlong)-ui16)) {</span>
 89     // negpow2
 90     clrrdi(a, s, log2_long((jlong)-ui16));
 91   } else {
 92     assert(is_uimm(ui16, 16), &quot;must be 16-bit unsigned immediate&quot;);
 93     andi_(a, s, ui16);
 94   }
 95 }
 96 
 97 // RegisterOrConstant version.
 98 void Assembler::ld(Register d, RegisterOrConstant roc, Register s1) {
 99   if (roc.is_constant()) {
100     if (s1 == noreg) {
101       int simm16_rest = load_const_optimized(d, roc.as_constant(), noreg, true);
102       Assembler::ld(d, simm16_rest, d);
103     } else if (is_simm(roc.as_constant(), 16)) {
104       Assembler::ld(d, roc.as_constant(), s1);
105     } else {
106       load_const_optimized(d, roc.as_constant());
107       Assembler::ldx(d, d, s1);
108     }
</pre>
</td>
</tr>
</table>
<center><a href="../arm/templateTable_arm.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>