#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 25 14:26:55 2019
# Process ID: 5056
# Current directory: C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7508 C:\Users\user\Desktop\sobel_zedboard_zybo\sobel_zybo\sobel_zybo.xpr
# Log file: C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/vivado.log
# Journal file: C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_edge_hls [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_edge_hls C:/Users/user/Desktop/sobel_zedboard_zybo/ip} [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detect:1.0 sobel_edge_detect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:4.0 v_vid_in_axi4s_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2vga:1.0 rgb2vga_0
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.7 dvi2rgb_0
endgroup
regenerate_bd_layout
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
delete_bd_objs [get_bd_cells dvi2rgb_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.7 dvi2rgb_0
apply_board_connection -board_interface "hdmi_in" -ip_intf "dvi2rgb_0/TMDS" -diagram "design_1" 
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
delete_bd_objs [get_bd_cells dvi2rgb_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.7 dvi2rgb_0
apply_board_connection -board_interface "hdmi_in" -ip_intf "dvi2rgb_0/TMDS" -diagram "design_1" 
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
set_property -dict [list CONFIG.kEdidFileName {720p_edid.data}] [get_bd_cells dvi2rgb_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
delete_bd_objs [get_bd_cells dvi2rgb_0]
delete_bd_objs [get_bd_cells rgb2vga_0] [get_bd_cells xlconstant_0] [get_bd_cells v_vid_in_axi4s_0] [get_bd_cells sobel_edge_detect_0] [get_bd_cells v_axi4s_vid_out_0] [get_bd_cells clk_wiz_0] [get_bd_cells v_tc_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.7 dvi2rgb_0
apply_board_connection -board_interface "hdmi_in" -ip_intf "dvi2rgb_0/TMDS" -diagram "design_1" 
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
delete_bd_objs [get_bd_cells dvi2rgb_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:sobel_edge_detect:1.0 sobel_edge_detect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.7 dvi2rgb_0
apply_board_connection -board_interface "hdmi_in" -ip_intf "dvi2rgb_0/TMDS" -diagram "design_1" 
endgroup
delete_bd_objs [get_bd_cells dvi2rgb_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.7 dvi2rgb_0
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
delete_bd_objs [get_bd_cells dvi2rgb_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.7 dvi2rgb_0
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.7 dvi2rgb_1
apply_board_connection -board_interface "hdmi_in" -ip_intf "dvi2rgb_1/TMDS" -diagram "design_1" 
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_1/TMDS]
endgroup
delete_bd_objs [get_bd_cells dvi2rgb_1]
delete_bd_objs [get_bd_cells dvi2rgb_0]
regenerate_bd_layout
save_bd_design
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.7 dvi2rgb_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {hdmi_in_ddc ( HDMI In ) } Manual_Source {Auto}}  [get_bd_intf_pins dvi2rgb_0/DDC]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins dvi2rgb_0/RefClk]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_DDC] [get_bd_nets clk_wiz_clk_out1] [get_bd_cells dvi2rgb_0]
delete_bd_objs [get_bd_intf_ports hdmi_in_ddc]
create_bd_port -dir I hdmi_in
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.7 dvi2rgb_0
endgroup
set_property location {0.5 104 -130} [get_bd_cells dvi2rgb_0]
delete_bd_objs [get_bd_cells dvi2rgb_0]
delete_bd_objs [get_bd_ports hdmi_in]
save_bd_design
set_property  ip_repo_paths  c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_edge_hls [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/user/Desktop/sobel_zedboard_zybo/sobel_edge_hls C:/Users/user/Desktop/sobel_zedboard_zybo/vivado_library} [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.7 dvi2rgb_0
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_0/TMDS]
endgroup
set_property name hdmi_in [get_bd_intf_ports TMDS_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {hdmi_in_ddc ( HDMI In ) } Manual_Source {Auto}}  [get_bd_intf_pins dvi2rgb_0/DDC]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins dvi2rgb_0/RefClk]
endgroup
regenerate_bd_layout
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:4.0 v_vid_in_axi4s_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
save_bd_design
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins v_vid_in_axi4s_0/aclk]
undo
startgroup
set_property -dict [list CONFIG.kClkRange {1} CONFIG.kEdidFileName {1080_edid.data}] [get_bd_cells dvi2rgb_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/RGB] [get_bd_intf_pins v_vid_in_axi4s_0/vid_io_in]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins sobel_edge_detect_0/stream_in]
connect_bd_intf_net [get_bd_intf_pins sobel_edge_detect_0/stream_out] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins sobel_edge_detect_0/ap_clk]
endgroup
undo
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
endgroup
set_property location {3 542 278} [get_bd_cells v_tc_0]
set_property -dict [list CONFIG.HAS_AXI4_LITE {false}] [get_bd_cells v_tc_0]
connect_bd_net [get_bd_pins v_tc_0/clk] [get_bd_pins v_vid_in_axi4s_0/axis_enable]
undo
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_in] [get_bd_intf_pins v_vid_in_axi4s_0/vtiming_out]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in] [get_bd_intf_pins v_tc_0/vtiming_out]
regenerate_bd_layout
save_bd_design
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2vga:1.0 rgb2vga_0
endgroup
set_property location {6.5 1432 407} [get_bd_cells rgb2vga_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out] [get_bd_intf_pins rgb2vga_0/vid_in]
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins rgb2vga_0/vga_pBlue] [get_bd_pins rgb2vga_0/vga_pRed] [get_bd_pins rgb2vga_0/vga_pHSync] [get_bd_pins rgb2vga_0/vga_pGreen] [get_bd_pins rgb2vga_0/vga_pVSync]
endgroup
regenerate_bd_layout
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
delete_bd_objs [get_bd_nets reset_rtl_1]
delete_bd_objs [get_bd_ports reset_rtl]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins clk_wiz/reset]
set_property name zero_0 [get_bd_cells xlconstant_0]
set_property name zero [get_bd_cells zero_0]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells zero]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property name one [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins sobel_edge_detect_0/ap_start] [get_bd_pins one/dout]
connect_bd_net [get_bd_pins sobel_edge_detect_0/ap_rst_n] [get_bd_pins one/dout]
regenerate_bd_layout
save_bd_design
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {109.241}] [get_bd_cells clk_wiz]
endgroup
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins v_vid_in_axi4s_0/aclk]
connect_bd_net [get_bd_pins sobel_edge_detect_0/ap_clk] [get_bd_pins dvi2rgb_0/PixelClk]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins dvi2rgb_0/PixelClk]
connect_bd_net [get_bd_pins rgb2vga_0/PixelClk] [get_bd_pins dvi2rgb_0/PixelClk]
regenerate_bd_layout
save_bd_design
delete_bd_objs [get_bd_nets one_dout]
startgroup
make_bd_pins_external  [get_bd_pins one/dout]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins sobel_edge_detect_0/ap_start] [get_bd_pins one/dout]
connect_bd_net [get_bd_pins sobel_edge_detect_0/ap_rst_n] [get_bd_pins one/dout]
regenerate_bd_layout
set_property name hdmi_hpd [get_bd_ports dout_0]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
connect_bd_net [get_bd_pins v_tc_0/gen_clken] [get_bd_pins v_axi4s_vid_out_0/vtg_ce]
regenerate_bd_layout
set_property name vga_pHSync [get_bd_ports vga_pHSync_0]
set_property name vga_pVSync [get_bd_ports vga_pVSync_0]
save_bd_design
regenerate_bd_layout
connect_bd_net [get_bd_pins v_tc_0/clk] [get_bd_pins dvi2rgb_0/PixelClk]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file mkdir C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/constrs_1
file mkdir C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/constrs_1/new
close [ open C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/constrs_1/new/constraint_zybo.xdc w ]
add_files -fileset constrs_1 C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/constrs_1/new/constraint_zybo.xdc
set_property name vga_pRed [get_bd_ports vga_pRed_0]
set_property name vga_pGreen [get_bd_ports vga_pGreen_0]
set_property name vga_pBlue [get_bd_ports vga_pBlue_0]
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.auto_generation_mode {true}] [get_bd_cells v_tc_0]
endgroup
startgroup
set_property -dict [list CONFIG.kClkRange {2} CONFIG.kEdidFileName {900p_edid.data}] [get_bd_cells dvi2rgb_0]
endgroup
save_bd_design
reset_run design_1_v_tc_0_1_synth_1
reset_run design_1_dvi2rgb_0_9_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
open_bd_design {C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
close_hw
open_bd_design {C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.kEdidFileName {720p_edid.data}] [get_bd_cells dvi2rgb_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_dvi2rgb_0_9_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
close_hw
write_bd_layout -format pdf -orientation portrait C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/design_1_sobel_working_720p_march25.pdf
archive_project C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/sobel_zybo.xpr.zip -temp_dir C:/Users/user/Desktop/sobel_zedboard_zybo/sobel_zybo/.Xil/Vivado-5056-userPC -force -include_local_ip_cache
