// Seed: 2018655502
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3
);
  assign id_1 = 1;
  logic id_4;
  logic id_5;
endmodule
