# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv failed with 1 errors.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv failed with 1 errors.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 2 failed with 2 errors.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:17:39 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:17:40 on Jul 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:17:40 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000201] | [       513]
# 
#                   40: Memory [  1] read with value: [00000002] | [         2]
# 
#                   45: Register [ 4] written with value: [00000002] | [         2]
# 
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
#                   75: Memory [  0] read with value: [00000002] | [         2]
# 
#                   75: Memory [  0] read with value: [00000201] | [       513]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000004] | [         4]
# 
#                  105: Register [ 7] written with value: [00000006] | [         6]
# 
#                  145: Register [ 7] written with value: [00000008] | [         8]
# 
#                  185: Register [ 7] written with value: [0000000a] | [        10]
# 
#                  225: Register [ 7] written with value: [0000000c] | [        12]
# 
#                  265: Register [ 7] written with value: [0000000e] | [        14]
# 
#                  305: Register [ 7] written with value: [00000010] | [        16]
# 
#                  345: Register [ 7] written with value: [00000012] | [        18]
# 
#                  385: Register [ 7] written with value: [00000014] | [        20]
# 
#                  425: Register [ 7] written with value: [00000016] | [        22]
# 
#                  465: Register [ 7] written with value: [00000018] | [        24]
# 
#                  505: Register [ 7] written with value: [0000001a] | [        26]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:56 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:25:56 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:25:58 on Jul 07,2025, Elapsed time: 0:08:18
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:25:58 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000201] | [       513]
# 
#                   40: Memory [  1] read with value: [00000002] | [         2]
# 
#                   45: Register [ 4] written with value: [00000002] | [         2]
# 
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
#                   75: Memory [  0] read with value: [00000002] | [         2]
# 
#                   75: Memory [  0] read with value: [00000201] | [       513]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000004] | [         4]
# 
#                  105: Register [ 7] written with value: [00000006] | [         6]
# 
#                  145: Register [ 7] written with value: [00000008] | [         8]
# 
#                  185: Register [ 7] written with value: [0000000a] | [        10]
# 
#                  225: Register [ 7] written with value: [0000000c] | [        12]
# 
#                  265: Register [ 7] written with value: [0000000e] | [        14]
# 
#                  305: Register [ 7] written with value: [00000010] | [        16]
# 
#                  345: Register [ 7] written with value: [00000012] | [        18]
# 
#                  385: Register [ 7] written with value: [00000014] | [        20]
# 
#                  425: Register [ 7] written with value: [00000016] | [        22]
# 
#                  465: Register [ 7] written with value: [00000018] | [        24]
# 
#                  505: Register [ 7] written with value: [0000001a] | [        26]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:36 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:28:36 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:28:37 on Jul 07,2025, Elapsed time: 0:02:39
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:28:37 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000201] | [       513]
# 
#                   40: Memory [  1] read with value: [00000002] | [         2]
# 
#                   45: Register [ 4] written with value: [00000002] | [         2]
# 
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
#                   75: Memory [  0] read with value: [00000002] | [         2]
# 
#                   75: Memory [  0] read with value: [00000201] | [       513]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000004] | [         4]
# 
#                  105: Register [ 7] written with value: [00000006] | [         6]
# 
#                  145: Register [ 7] written with value: [00000008] | [         8]
# 
#                  185: Register [ 7] written with value: [0000000a] | [        10]
# 
#                  225: Register [ 7] written with value: [0000000c] | [        12]
# 
#                  265: Register [ 7] written with value: [0000000e] | [        14]
# 
#                  305: Register [ 7] written with value: [00000010] | [        16]
# 
#                  345: Register [ 7] written with value: [00000012] | [        18]
# 
#                  385: Register [ 7] written with value: [00000014] | [        20]
# 
#                  425: Register [ 7] written with value: [00000016] | [        22]
# 
#                  465: Register [ 7] written with value: [00000018] | [        24]
# 
#                  505: Register [ 7] written with value: [0000001a] | [        26]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:29:41 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:29:41 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:29:43 on Jul 07,2025, Elapsed time: 0:01:06
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:29:43 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000201] | [       513]
# 
#                   40: Memory [  1] read with value: [00000002] | [         2]
# 
#                   45: Register [ 4] written with value: [00000002] | [         2]
# 
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
#                   75: Memory [  0] read with value: [00000002] | [         2]
# 
#                   75: Memory [  0] read with value: [00000201] | [       513]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000004] | [         4]
# 
#                  105: Register [ 7] written with value: [00000006] | [         6]
# 
#                  145: Register [ 7] written with value: [00000008] | [         8]
# 
#                  185: Register [ 7] written with value: [0000000a] | [        10]
# 
#                  225: Register [ 7] written with value: [0000000c] | [        12]
# 
#                  265: Register [ 7] written with value: [0000000e] | [        14]
# 
#                  305: Register [ 7] written with value: [00000010] | [        16]
# 
#                  345: Register [ 7] written with value: [00000012] | [        18]
# 
#                  385: Register [ 7] written with value: [00000014] | [        20]
# 
#                  425: Register [ 7] written with value: [00000016] | [        22]
# 
#                  465: Register [ 7] written with value: [00000018] | [        24]
# 
#                  505: Register [ 7] written with value: [0000001a] | [        26]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:11 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:30:11 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:30:12 on Jul 07,2025, Elapsed time: 0:00:29
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:30:12 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000201] | [       513]
# 
#                   40: Memory [  1] read with value: [00000002] | [         2]
# 
#                   45: Register [ 4] written with value: [00000002] | [         2]
# 
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
#                   75: Memory [  0] read with value: [00000002] | [         2]
# 
#                   75: Memory [  0] read with value: [00000201] | [       513]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000004] | [         4]
# 
#                  105: Register [ 7] written with value: [00000006] | [         6]
# 
#                  145: Register [ 7] written with value: [00000008] | [         8]
# 
#                  185: Register [ 7] written with value: [0000000a] | [        10]
# 
#                  225: Register [ 7] written with value: [0000000c] | [        12]
# 
#                  265: Register [ 7] written with value: [0000000e] | [        14]
# 
#                  305: Register [ 7] written with value: [00000010] | [        16]
# 
#                  345: Register [ 7] written with value: [00000012] | [        18]
# 
#                  385: Register [ 7] written with value: [00000014] | [        20]
# 
#                  425: Register [ 7] written with value: [00000016] | [        22]
# 
#                  465: Register [ 7] written with value: [00000018] | [        24]
# 
#                  505: Register [ 7] written with value: [0000001a] | [        26]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:33:14 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:33:14 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:33:15 on Jul 07,2025, Elapsed time: 0:03:03
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:33:15 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  1] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  1] read with value: [00000201] | [       513]
# 
#                   40: Memory [  1] read with value: [00000002] | [         2]
# 
#                   45: Register [ 4] written with value: [00000002] | [         2]
# 
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
#                   75: Memory [  0] read with value: [00000002] | [         2]
# 
#                   75: Memory [  0] read with value: [00000201] | [       513]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000002] | [         2]
# 
#                  135: Register [ 7] written with value: [00000004] | [         4]
# 
#                  175: Register [ 7] written with value: [00000006] | [         6]
# 
#                  215: Register [ 7] written with value: [00000008] | [         8]
# 
#                  255: Register [ 7] written with value: [0000000a] | [        10]
# 
#                  295: Register [ 7] written with value: [0000000c] | [        12]
# 
#                  335: Register [ 7] written with value: [0000000e] | [        14]
# 
#                  375: Register [ 7] written with value: [00000010] | [        16]
# 
#                  415: Register [ 7] written with value: [00000012] | [        18]
# 
#                  455: Register [ 7] written with value: [00000014] | [        20]
# 
#                  495: Register [ 7] written with value: [00000016] | [        22]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:04 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:36:04 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:36:06 on Jul 07,2025, Elapsed time: 0:02:51
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:36:06 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  0] read with value: [00000201] | [       513]
# 
#                   45: Register [ 4] written with value: [00000201] | [       513]
# 
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
#                   75: Memory [  0] read with value: [00000201] | [       513]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000201] | [       513]
# 
#                  135: Register [ 7] written with value: [00000402] | [      1026]
# 
#                  175: Register [ 7] written with value: [00000603] | [      1539]
# 
#                  215: Register [ 7] written with value: [00000804] | [      2052]
# 
#                  255: Register [ 7] written with value: [00000a05] | [      2565]
# 
#                  295: Register [ 7] written with value: [00000c06] | [      3078]
# 
#                  335: Register [ 7] written with value: [00000e07] | [      3591]
# 
#                  375: Register [ 7] written with value: [00001008] | [      4104]
# 
#                  415: Register [ 7] written with value: [00001209] | [      4617]
# 
#                  455: Register [ 7] written with value: [0000140a] | [      5130]
# 
#                  495: Register [ 7] written with value: [0000160b] | [      5643]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# WARNING: No extended dataflow license exists
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib.qdb".
# Error 31: Unable to unlink file "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:38:01 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:38:01 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:38:03 on Jul 07,2025, Elapsed time: 0:01:57
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:38:03 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  0] read with value: [00000201] | [       513]
# 
#                   45: Register [ 4] written with value: [00000201] | [       513]
# 
#                   65: Memory [  0] written with value: [00000000] | [         0]
# 
#                   65: Register [ 5] written with value: [00000000] | [         0]
# 
#                   75: Memory [  0] read with value: [00000201] | [       513]
# 
#                   80: Memory [  0] read with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000201] | [       513]
# 
#                  135: Register [ 7] written with value: [00000402] | [      1026]
# 
#                  175: Register [ 7] written with value: [00000603] | [      1539]
# 
#                  215: Register [ 7] written with value: [00000804] | [      2052]
# 
#                  255: Register [ 7] written with value: [00000a05] | [      2565]
# 
#                  295: Register [ 7] written with value: [00000c06] | [      3078]
# 
#                  335: Register [ 7] written with value: [00000e07] | [      3591]
# 
#                  375: Register [ 7] written with value: [00001008] | [      4104]
# 
#                  415: Register [ 7] written with value: [00001209] | [      4617]
# 
#                  455: Register [ 7] written with value: [0000140a] | [      5130]
# 
#                  495: Register [ 7] written with value: [0000160b] | [      5643]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:40:49 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:40:49 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:40:50 on Jul 07,2025, Elapsed time: 0:02:47
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:40:50 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   55: Register [ 7] written with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000000] | [         0]
# 
#                  135: Register [ 7] written with value: [00000000] | [         0]
# 
#                  175: Register [ 7] written with value: [00000000] | [         0]
# 
#                  215: Register [ 7] written with value: [00000000] | [         0]
# 
#                  255: Register [ 7] written with value: [00000000] | [         0]
# 
#                  295: Register [ 7] written with value: [00000000] | [         0]
# 
#                  335: Register [ 7] written with value: [00000000] | [         0]
# 
#                  375: Register [ 7] written with value: [00000000] | [         0]
# 
#                  415: Register [ 7] written with value: [00000000] | [         0]
# 
#                  455: Register [ 7] written with value: [00000000] | [         0]
# 
#                  495: Register [ 7] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:42:47 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:42:48 on Jul 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:42:49 on Jul 07,2025, Elapsed time: 0:01:59
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:42:49 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   55: Register [ 7] written with value: [00000000] | [         0]
# 
#                   95: Register [ 7] written with value: [00000000] | [         0]
# 
#                  135: Register [ 7] written with value: [00000000] | [         0]
# 
#                  175: Register [ 7] written with value: [00000000] | [         0]
# 
#                  215: Register [ 7] written with value: [00000000] | [         0]
# 
#                  255: Register [ 7] written with value: [00000000] | [         0]
# 
#                  295: Register [ 7] written with value: [00000000] | [         0]
# 
#                  335: Register [ 7] written with value: [00000000] | [         0]
# 
#                  375: Register [ 7] written with value: [00000000] | [         0]
# 
#                  415: Register [ 7] written with value: [00000000] | [         0]
# 
#                  455: Register [ 7] written with value: [00000000] | [         0]
# 
#                  495: Register [ 7] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:49:45 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:49:46 on Jul 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:49:47 on Jul 07,2025, Elapsed time: 0:06:58
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:49:47 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# WARNING: No extended dataflow license exists
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib.qdb".
# Error 31: Unable to unlink file "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:25 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:52:25 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:52:26 on Jul 07,2025, Elapsed time: 0:02:39
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:52:26 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:19 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:53:19 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:53:20 on Jul 07,2025, Elapsed time: 0:00:54
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:53:20 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:21 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:54:21 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:54:22 on Jul 07,2025, Elapsed time: 0:01:02
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 13:54:22 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Users/twrf/Documents/GitHub/Trabalho-Arquitetura/GitHubManual/Risc-v-Pipeline-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:05:20 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:05:20 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:05:21 on Jul 07,2025, Elapsed time: 0:10:59
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:05:21 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   55: Register [ 4] written with value: [00000000] | [         0]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:09:05 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:09:05 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:09:06 on Jul 07,2025, Elapsed time: 0:03:45
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:09:06 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   55: Register [ 4] written with value: [00000000] | [         0]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:10:12 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:10:12 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:10:13 on Jul 07,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:10:13 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 4] written with value: [0000001e] | [        30]
# 
#                   65: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   75: Register [ 4] written with value: [0000001e] | [        30]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:17 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:15:17 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:15:18 on Jul 07,2025, Elapsed time: 0:05:05
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:15:18 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [0000000a] | [        10]
# 
#                   85: Register [ 6] written with value: [00000005] | [         5]
# 
#                   95: Register [ 6] written with value: [fffffff6] | [4294967286]
# 
#                  105: Register [ 6] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:30 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:37:30 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:37:31 on Jul 07,2025, Elapsed time: 0:22:13
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:37:31 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [0000000a] | [        10]
# 
#                   85: Register [ 6] written with value: [00000005] | [         5]
# 
#                   95: Register [ 6] written with value: [fffffff6] | [4294967286]
# 
#                  105: Register [ 6] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:49 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:40:49 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:40:50 on Jul 07,2025, Elapsed time: 0:03:19
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:40:50 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [0000000a] | [        10]
# 
#                   85: Register [ 6] written with value: [00000005] | [         5]
# 
#                   95: Register [ 6] written with value: [fffffff6] | [4294967286]
# 
#                  105: Register [ 6] written with value: [ffffffff] | [4294967295]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:04 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:42:04 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:42:05 on Jul 07,2025, Elapsed time: 0:01:15
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:42:05 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [0000000a] | [        10]
# 
#                   85: Register [ 6] written with value: [00000005] | [         5]
# 
#                   95: Register [ 6] written with value: [fffffff6] | [4294967286]
# 
#                  105: Register [ 6] written with value: [ffffffff] | [4294967295]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:20 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:43:21 on Jul 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:43:22 on Jul 07,2025, Elapsed time: 0:01:17
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:43:22 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [0000000a] | [        10]
# 
#                   85: Register [ 6] written with value: [00000005] | [         5]
# 
#                   95: Register [ 6] written with value: [fffffff6] | [4294967286]
# 
#                  105: Register [ 6] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:49:00 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:49:00 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:49:01 on Jul 07,2025, Elapsed time: 0:05:39
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:49:01 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [0000000a] | [        10]
# 
#                   85: Register [ 6] written with value: [00000005] | [         5]
# 
#                   95: Register [ 6] written with value: [fffffff6] | [4294967286]
# 
#                  105: Register [ 6] written with value: [ffffffff] | [4294967295]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:50:59 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:50:59 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:51:00 on Jul 07,2025, Elapsed time: 0:01:59
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:51:00 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [0000000a] | [        10]
# 
#                   85: Register [ 6] written with value: [00000005] | [         5]
# 
#                   95: Register [ 6] written with value: [fffffff6] | [4294967286]
# 
#                  105: Register [ 6] written with value: [ffffffff] | [4294967295]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:34 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:52:34 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:52:35 on Jul 07,2025, Elapsed time: 0:01:35
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:52:35 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [0000000a] | [        10]
# 
#                   85: Register [ 6] written with value: [0000000b] | [        11]
# 
#                   95: Register [ 6] written with value: [fffffffc] | [4294967292]
# 
#                  105: Register [ 6] written with value: [000003fd] | [      1021]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:11 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:56:12 on Jul 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:56:13 on Jul 07,2025, Elapsed time: 0:03:38
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:56:13 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [0000000a] | [        10]
# 
#                   85: Register [ 6] written with value: [00000005] | [         5]
# 
#                   95: Register [ 6] written with value: [fffffff6] | [4294967286]
# 
#                  105: Register [ 6] written with value: [000003f7] | [      1015]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:28 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:58:28 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:58:29 on Jul 07,2025, Elapsed time: 0:02:16
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 14:58:29 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [0000000a] | [        10]
# 
#                   85: Register [ 6] written with value: [00000005] | [         5]
# 
#                   95: Register [ 6] written with value: [fffffff6] | [4294967286]
# 
#                  105: Register [ 6] written with value: [ffffffff] | [4294967295]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:02:06 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:02:07 on Jul 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:02:08 on Jul 07,2025, Elapsed time: 0:03:39
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:02:08 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [0000000a] | [        10]
# 
#                   85: Register [ 6] written with value: [00000005] | [         5]
# 
#                   95: Register [ 6] written with value: [fffffff6] | [4294967286]
# 
#                  105: Register [ 6] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:07:34 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:07:34 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:07:35 on Jul 07,2025, Elapsed time: 0:05:27
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:07:35 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:09:40 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:09:40 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:09:41 on Jul 07,2025, Elapsed time: 0:02:06
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:09:41 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv failed with 1 errors.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 1 failed with 1 error.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:14:04 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:14:04 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:14:05 on Jul 07,2025, Elapsed time: 0:04:24
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:14:05 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:17:49 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:17:50 on Jul 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:17:51 on Jul 07,2025, Elapsed time: 0:03:46
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:17:51 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [00000002] | [         2]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:19:23 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:19:23 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:19:24 on Jul 07,2025, Elapsed time: 0:01:33
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:19:24 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [0000000f] | [        15]
# 
#                   55: Register [ 5] written with value: [00000014] | [        20]
# 
#                   65: Register [ 6] written with value: [00000005] | [         5]
# 
#                   75: Register [ 6] written with value: [0000000a] | [        10]
# 
#                   85: Register [ 6] written with value: [00000005] | [         5]
# 
#                   95: Register [ 6] written with value: [fffffff6] | [4294967286]
# 
#                  105: Register [ 6] written with value: [fffffffb] | [4294967291]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:25:56 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:25:57 on Jul 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:25:58 on Jul 07,2025, Elapsed time: 0:06:34
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:25:58 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [00000007] | [         7]
# 
#                   55: Register [ 5] written with value: [00000008] | [         8]
# 
#                   65: Register [ 6] written with value: [00000000] | [         0]
# 
#                   75: Register [ 7] written with value: [00000008] | [         8]
# 
#                   85: Register [ 8] written with value: [00000001] | [         1]
# 
#                   95: Register [ 8] written with value: [00000000] | [         0]
# 
#                  115: Register [ 8] written with value: [00000001] | [         1]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:31:35 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:31:35 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:31:36 on Jul 07,2025, Elapsed time: 0:05:38
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:31:36 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [00000007] | [         7]
# 
#                   55: Register [ 5] written with value: [00000008] | [         8]
# 
#                   65: Register [ 6] written with value: [00000000] | [         0]
# 
#                   75: Register [ 7] written with value: [00000008] | [         8]
# 
#                   85: Register [ 8] written with value: [00000001] | [         1]
# 
#                   95: Register [ 8] written with value: [00000000] | [         0]
# 
#                  115: Register [ 8] written with value: [00000001] | [         1]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of tb_top.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:34:48 on Jul 07,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 15:34:48 on Jul 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:34:49 on Jul 07,2025, Elapsed time: 0:03:13
# Errors: 0, Warnings: 2
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 15:34:49 on Jul 07,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 4] written with value: [00000007] | [         7]
# 
#                   55: Register [ 5] written with value: [00000008] | [         8]
# 
#                   65: Register [ 6] written with value: [0000000f] | [        15]
# 
#                   75: Register [ 7] written with value: [0000000f] | [        15]
# 
#                   85: Register [ 8] written with value: [00000001] | [         1]
# 
#                   95: Register [ 8] written with value: [00000000] | [         0]
# 
#                  115: Register [ 8] written with value: [00000001] | [         1]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
