// Seed: 2138380328
module module_0 (
    output supply0 id_0,
    output wire id_1,
    output wor id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wor id_5,
    output uwire id_6,
    output tri id_7
);
  assign id_7 = id_3;
  tri1 id_9 = 1;
  id_10(
      1'b0, 1, 1, 1, id_1 - -1, "" + 1'b0, id_0, id_6
  );
  wire id_11;
  assign id_7 = id_9;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    output wand id_2,
    input wand id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_3,
      id_0,
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.type_14 = 0;
  wor  id_6 = 1;
  tri0 id_7 = 1;
  wire id_8, id_9;
endmodule
