INFO: [HLS 200-0] Workspace /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1 opened at Tue Mar 10 15:18:08 CET 2020
Execute     config_clock -quiet -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Command     config_clock returned 0; 0 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.01 sec.
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_old.lib 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_vivado.lib 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0.01 sec.
Command       ap_source returned 0; 0.01 sec.
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command       ap_source returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed medium 
Command       config_chip_info returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Command     import_lib returned 0; 0.02 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source returned 0; 0.01 sec.
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source returned 0; 0.07 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/util.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.09 sec.
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.09 sec.
Command     ap_source returned 0; 0.09 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_hp.lib 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/target_info.tcl 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Command       ap_source returned 0; 0.01 sec.
Command     import_lib returned 0; 0.01 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       ap_source returned 0; 0 sec.
Command     ap_source returned 0; 0 sec.
Execute     set_part xczu3eg-sbva484-1-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart returned 1; 0 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Command         config_chip_info returned 0; 0 sec.
Execute         config_chip_info -quiet -speed slow 
Command         config_chip_info returned 0; 0 sec.
Command       add_library returned 0; 0 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Command       add_library returned 0; 0 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     set_part returned 0; 0.04 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Execute     config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Command     config_chip_info returned 0; 0 sec.
Execute     config_chip_info -quiet -speed slow 
Command     config_chip_info returned 0; 0 sec.
Command   open_solution returned 0; 0.17 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/APCoreGen.gen 
Command       ap_source returned 0; 0 sec.
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/op.gen 
Command     ap_source returned 0; 0.01 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/op_simcore.gen 
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/interface.gen 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source returned 0; 0.06 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/util.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.08 sec.
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.08 sec.
Command     ap_source returned 0; 0.08 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       ap_source returned 0; 0.01 sec.
Command     ap_source returned 0; 0.01 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/APCoreGen.gen 
Command       ap_source returned 0; 0 sec.
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/op.gen 
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/op_simcore.gen 
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/interface.gen 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0.01 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source returned 0; 0.06 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/util.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.08 sec.
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.08 sec.
Command     ap_source returned 0; 0.08 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       ap_source returned 0; 0.01 sec.
Command     ap_source returned 0; 0.01 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.rtl_wrap.cfg.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.rtl_wrap.cfg.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.rtl_wrap.cfg.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.compgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.compgen.tcl 
Command     ap_source returned 0; 0.01 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.compgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.constraint.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.rtl_wrap.cfg.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.rtl_wrap.cfg.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.rtl_wrap.cfg.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.rtl_wrap.cfg.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.rtl_wrap.cfg.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.rtl_wrap.cfg.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.constraint.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.constraint.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.constraint.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/axis_to_ddr_writer.tbgen.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/APCoreGen.gen 
Command       ap_source returned 0; 0 sec.
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/op.gen 
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/op_simcore.gen 
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/generic/autopilot/interface.gen 
Command     ap_source returned 0; 0 sec.
Execute     source /home/kidre/Documenti/Universit√†/Uni/Tesi/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE/solution1/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source returned 0; 0.01 sec.
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source returned 0; 0.06 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/util.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.09 sec.
Execute         source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.1 sec.
Command     ap_source returned 0; 0.1 sec.
Execute     source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       ap_source returned 0; 0 sec.
Command     ap_source returned 0; 0 sec.
Command   export_design returned 0; 11.01 sec.
Command ap_source returned 0; 11.18 sec.
Execute cleanup_all 
Command cleanup_all returned 0; 0 sec.
