Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Nov 30 02:41:30 2024
| Host         : ryanfeng-System-Product-Name running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file control_timing_summary_routed.rpt -pb control_timing_summary_routed.pb -rpx control_timing_summary_routed.rpx -warn_on_violation
| Design       : control
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.344        0.000                      0                   19        0.195        0.000                      0                   19        9.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            17.344        0.000                      0                   16        0.195        0.000                      0                   16        9.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                 18.298        0.000                      0                    3        0.561        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.344ns  (required time - arrival time)
  Source:                 key2_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.589ns (24.278%)  route 1.837ns (75.722%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 23.961 - 20.000 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    key2_pin/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  key2_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.379     4.804 f  key2_pin/tmp0_reg/Q
                         net (fo=2, routed)           0.530     5.334    key2_pin/tmp0
    SLICE_X1Y24          LUT4 (Prop_lut4_I2_O)        0.105     5.439 f  key2_pin/state[2]_i_4/O
                         net (fo=3, routed)           0.869     6.308    key2_pin/key2_
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.105     6.413 r  key2_pin/state[2]_i_1/O
                         net (fo=3, routed)           0.438     6.852    key2_pin_n_0
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380    23.961    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C
                         clock pessimism              0.406    24.366    
                         clock uncertainty           -0.035    24.331    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.136    24.195    state_reg[2]
  -------------------------------------------------------------------
                         required time                         24.195    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                 17.344    

Slack (MET) :             17.454ns  (required time - arrival time)
  Source:                 key2_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.589ns (25.795%)  route 1.694ns (74.205%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 23.961 - 20.000 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    key2_pin/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  key2_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.379     4.804 f  key2_pin/tmp0_reg/Q
                         net (fo=2, routed)           0.530     5.334    key2_pin/tmp0
    SLICE_X1Y24          LUT4 (Prop_lut4_I2_O)        0.105     5.439 f  key2_pin/state[2]_i_4/O
                         net (fo=3, routed)           0.869     6.308    key2_pin/key2_
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.105     6.413 r  key2_pin/state[2]_i_1/O
                         net (fo=3, routed)           0.295     6.709    key2_pin_n_0
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380    23.961    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.406    24.366    
                         clock uncertainty           -0.035    24.331    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.168    24.163    state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.163    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                 17.454    

Slack (MET) :             17.454ns  (required time - arrival time)
  Source:                 key2_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.589ns (25.795%)  route 1.694ns (74.205%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 23.961 - 20.000 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    key2_pin/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  key2_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.379     4.804 f  key2_pin/tmp0_reg/Q
                         net (fo=2, routed)           0.530     5.334    key2_pin/tmp0
    SLICE_X1Y24          LUT4 (Prop_lut4_I2_O)        0.105     5.439 f  key2_pin/state[2]_i_4/O
                         net (fo=3, routed)           0.869     6.308    key2_pin/key2_
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.105     6.413 r  key2_pin/state[2]_i_1/O
                         net (fo=3, routed)           0.295     6.709    key2_pin_n_0
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380    23.961    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
                         clock pessimism              0.406    24.366    
                         clock uncertainty           -0.035    24.331    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.168    24.163    state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.163    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                 17.454    

Slack (MET) :             18.183ns  (required time - arrival time)
  Source:                 key3_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.643ns (36.642%)  route 1.112ns (63.358%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 23.961 - 20.000 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    key3_pin/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  key3_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.433     4.858 r  key3_pin/tmp0_reg/Q
                         net (fo=3, routed)           0.558     5.417    key3_pin/tmp0
    SLICE_X0Y24          LUT4 (Prop_lut4_I2_O)        0.105     5.522 r  key3_pin/state[2]_i_7/O
                         net (fo=3, routed)           0.554     6.075    key1_pin/key3_
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.105     6.180 r  key1_pin/state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.180    key1_pin_n_1
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380    23.961    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.406    24.366    
                         clock uncertainty           -0.035    24.331    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)        0.032    24.363    state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.363    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 18.183    

Slack (MET) :             18.185ns  (required time - arrival time)
  Source:                 key3_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.643ns (36.726%)  route 1.108ns (63.274%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 23.961 - 20.000 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    key3_pin/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  key3_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.433     4.858 r  key3_pin/tmp0_reg/Q
                         net (fo=3, routed)           0.558     5.417    key3_pin/tmp0
    SLICE_X0Y24          LUT4 (Prop_lut4_I2_O)        0.105     5.522 r  key3_pin/state[2]_i_7/O
                         net (fo=3, routed)           0.550     6.071    key1_pin/key3_
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.105     6.176 r  key1_pin/state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.176    key1_pin_n_0
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380    23.961    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
                         clock pessimism              0.406    24.366    
                         clock uncertainty           -0.035    24.331    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)        0.030    24.361    state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.361    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                 18.185    

Slack (MET) :             18.346ns  (required time - arrival time)
  Source:                 key3_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.548ns (39.560%)  route 0.837ns (60.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 23.961 - 20.000 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    key3_pin/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  key3_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.433     4.858 f  key3_pin/tmp0_reg/Q
                         net (fo=3, routed)           0.558     5.417    key3_pin/tmp0
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.115     5.532 r  key3_pin/state[2]_i_2/O
                         net (fo=1, routed)           0.279     5.811    key3_pin_n_0
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380    23.961    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C
                         clock pessimism              0.406    24.366    
                         clock uncertainty           -0.035    24.331    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)       -0.174    24.157    state_reg[2]
  -------------------------------------------------------------------
                         required time                         24.157    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 18.346    

Slack (MET) :             18.986ns  (required time - arrival time)
  Source:                 key2_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key2_pin/tmp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.379ns (40.462%)  route 0.558ns (59.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 23.961 - 20.000 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    key2_pin/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  key2_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.379     4.804 r  key2_pin/tmp0_reg/Q
                         net (fo=2, routed)           0.558     5.362    key2_pin/tmp0
    SLICE_X1Y24          FDRE                                         r  key2_pin/tmp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380    23.961    key2_pin/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  key2_pin/tmp1_reg/C
                         clock pessimism              0.465    24.425    
                         clock uncertainty           -0.035    24.390    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.042    24.348    key2_pin/tmp1_reg
  -------------------------------------------------------------------
                         required time                         24.348    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                 18.986    

Slack (MET) :             18.991ns  (required time - arrival time)
  Source:                 reset_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_pin/tmp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.379ns (40.530%)  route 0.556ns (59.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.962ns = ( 23.962 - 20.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.536     4.426    reset_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.379     4.805 r  reset_pin/tmp0_reg/Q
                         net (fo=2, routed)           0.556     5.362    reset_pin/tmp0
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.381    23.962    reset_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp1_reg/C
                         clock pessimism              0.465    24.426    
                         clock uncertainty           -0.035    24.391    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)       -0.039    24.352    reset_pin/tmp1_reg
  -------------------------------------------------------------------
                         required time                         24.352    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                 18.991    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 key1_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key1_pin/tmp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.433ns (46.554%)  route 0.497ns (53.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 23.961 - 20.000 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    key1_pin/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  key1_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.433     4.858 r  key1_pin/tmp0_reg/Q
                         net (fo=4, routed)           0.497     5.356    key1_pin/tmp0
    SLICE_X2Y25          FDRE                                         r  key1_pin/tmp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380    23.961    key1_pin/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  key1_pin/tmp1_reg/C
                         clock pessimism              0.465    24.425    
                         clock uncertainty           -0.035    24.390    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)       -0.012    24.378    key1_pin/tmp1_reg
  -------------------------------------------------------------------
                         required time                         24.378    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.061ns  (required time - arrival time)
  Source:                 key3_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key3_pin/tmp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.433ns (48.588%)  route 0.458ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 23.961 - 20.000 ) 
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    key3_pin/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  key3_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.433     4.858 r  key3_pin/tmp0_reg/Q
                         net (fo=3, routed)           0.458     5.317    key3_pin/tmp0
    SLICE_X0Y24          FDRE                                         r  key3_pin/tmp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380    23.961    key3_pin/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  key3_pin/tmp1_reg/C
                         clock pessimism              0.465    24.425    
                         clock uncertainty           -0.035    24.390    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)       -0.012    24.378    key3_pin/tmp1_reg
  -------------------------------------------------------------------
                         required time                         24.378    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                 19.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 key2_pin/tmp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key2_pin/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.258%)  route 0.124ns (46.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    key2_pin/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  key2_pin/tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  key2_pin/tmp1_reg/Q
                         net (fo=2, routed)           0.124     1.822    key2_pin/tmp1
    SLICE_X1Y24          FDRE                                         r  key2_pin/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    key2_pin/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  key2_pin/q_reg/C
                         clock pessimism             -0.516     1.557    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.070     1.627    key2_pin/q_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 reset_pin/tmp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_pin/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.611     1.558    reset_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.699 r  reset_pin/tmp1_reg/Q
                         net (fo=2, routed)           0.126     1.825    reset_pin/tmp1
    SLICE_X1Y26          FDRE                                         r  reset_pin/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.878     2.074    reset_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  reset_pin/q_reg/C
                         clock pessimism             -0.516     1.558    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.066     1.624    reset_pin/q_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 key0_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0_pin/tmp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.994%)  route 0.124ns (43.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.611     1.558    key0_pin/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  key0_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.164     1.722 r  key0_pin/tmp0_reg/Q
                         net (fo=2, routed)           0.124     1.846    key0_pin/tmp0
    SLICE_X1Y26          FDRE                                         r  key0_pin/tmp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.878     2.074    key0_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  key0_pin/tmp1_reg/C
                         clock pessimism             -0.503     1.571    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.070     1.641    key0_pin/tmp1_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 key3_pin/tmp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key3_pin/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.994%)  route 0.124ns (43.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    key3_pin/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  key3_pin/tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  key3_pin/tmp1_reg/Q
                         net (fo=3, routed)           0.124     1.845    key3_pin/tmp1
    SLICE_X0Y24          FDRE                                         r  key3_pin/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    key3_pin/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  key3_pin/q_reg/C
                         clock pessimism             -0.516     1.557    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.059     1.616    key3_pin/q_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 key1_pin/tmp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key1_pin/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.647%)  route 0.126ns (43.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    key1_pin/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  key1_pin/tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  key1_pin/tmp1_reg/Q
                         net (fo=4, routed)           0.126     1.847    key1_pin/tmp1
    SLICE_X2Y25          FDRE                                         r  key1_pin/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    key1_pin/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  key1_pin/q_reg/C
                         clock pessimism             -0.516     1.557    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.059     1.616    key1_pin/q_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 key0_pin/tmp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0_pin/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.610%)  route 0.175ns (55.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.611     1.558    key0_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  key0_pin/tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.699 r  key0_pin/tmp1_reg/Q
                         net (fo=2, routed)           0.175     1.874    key0_pin/tmp1
    SLICE_X0Y26          FDRE                                         r  key0_pin/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.878     2.074    key0_pin/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  key0_pin/q_reg/C
                         clock pessimism             -0.503     1.571    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.059     1.630    key0_pin/q_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 key1_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.154%)  route 0.150ns (41.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    key1_pin/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  key1_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  key1_pin/tmp0_reg/Q
                         net (fo=4, routed)           0.150     1.872    key1_pin/tmp0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.045     1.917 r  key1_pin/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    key1_pin_n_1
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X1Y25          FDCE (Hold_fdce_C_D)         0.092     1.662    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 key1_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.317%)  route 0.149ns (41.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    key1_pin/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  key1_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 f  key1_pin/tmp0_reg/Q
                         net (fo=4, routed)           0.149     1.871    key1_pin/tmp0
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.045     1.916 r  key1_pin/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.916    key1_pin_n_0
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X1Y25          FDCE (Hold_fdce_C_D)         0.091     1.661    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 key1_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key1_pin/tmp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.809%)  route 0.219ns (57.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    key1_pin/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  key1_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  key1_pin/tmp0_reg/Q
                         net (fo=4, routed)           0.219     1.940    key1_pin/tmp0
    SLICE_X2Y25          FDRE                                         r  key1_pin/tmp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    key1_pin/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  key1_pin/tmp1_reg/C
                         clock pessimism             -0.516     1.557    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.063     1.620    key1_pin/tmp1_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 key3_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key3_pin/tmp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.608%)  route 0.230ns (58.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    key3_pin/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  key3_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.164     1.721 r  key3_pin/tmp0_reg/Q
                         net (fo=3, routed)           0.230     1.952    key3_pin/tmp0
    SLICE_X0Y24          FDRE                                         r  key3_pin/tmp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    key3_pin/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  key3_pin/tmp1_reg/C
                         clock pessimism             -0.516     1.557    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.063     1.620    key3_pin/tmp1_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y25    state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y25    state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y25    state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y26    key0_pin/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y26    key0_pin/tmp0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y26    key0_pin/tmp1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y25    key1_pin/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y25    key1_pin/tmp0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y25    key1_pin/tmp1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y25    state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y25    state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y25    state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y25    state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y25    state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y25    state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y26    key0_pin/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y26    key0_pin/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y26    key0_pin/tmp0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y26    key0_pin/tmp0_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y25    state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y25    state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y25    state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y25    state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y25    state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y25    state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y26    key0_pin/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y26    key0_pin/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y26    key0_pin/tmp0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y26    key0_pin/tmp0_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.298ns  (required time - arrival time)
  Source:                 reset_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.484ns (36.930%)  route 0.827ns (63.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 23.961 - 20.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.536     4.426    reset_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.379     4.805 r  reset_pin/tmp0_reg/Q
                         net (fo=2, routed)           0.555     5.361    reset_pin/tmp0
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.105     5.466 f  reset_pin/state[2]_i_3/O
                         net (fo=3, routed)           0.272     5.737    reset_pin_n_0
    SLICE_X1Y25          FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380    23.961    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.441    24.401    
                         clock uncertainty           -0.035    24.366    
    SLICE_X1Y25          FDCE (Recov_fdce_C_CLR)     -0.331    24.035    state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.035    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                 18.298    

Slack (MET) :             18.298ns  (required time - arrival time)
  Source:                 reset_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.484ns (36.930%)  route 0.827ns (63.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 23.961 - 20.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.536     4.426    reset_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.379     4.805 r  reset_pin/tmp0_reg/Q
                         net (fo=2, routed)           0.555     5.361    reset_pin/tmp0
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.105     5.466 f  reset_pin/state[2]_i_3/O
                         net (fo=3, routed)           0.272     5.737    reset_pin_n_0
    SLICE_X1Y25          FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380    23.961    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
                         clock pessimism              0.441    24.401    
                         clock uncertainty           -0.035    24.366    
    SLICE_X1Y25          FDCE (Recov_fdce_C_CLR)     -0.331    24.035    state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.035    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                 18.298    

Slack (MET) :             18.371ns  (required time - arrival time)
  Source:                 reset_pin/tmp0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.484ns (36.930%)  route 0.827ns (63.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns = ( 23.961 - 20.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.536     4.426    reset_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.379     4.805 r  reset_pin/tmp0_reg/Q
                         net (fo=2, routed)           0.555     5.361    reset_pin/tmp0
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.105     5.466 f  reset_pin/state[2]_i_3/O
                         net (fo=3, routed)           0.272     5.737    reset_pin_n_0
    SLICE_X0Y25          FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831    20.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380    23.961    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C
                         clock pessimism              0.441    24.401    
                         clock uncertainty           -0.035    24.366    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.258    24.108    state_reg[2]
  -------------------------------------------------------------------
                         required time                         24.108    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                 18.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 reset_pin/tmp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.731%)  route 0.320ns (63.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.611     1.558    reset_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.699 r  reset_pin/tmp1_reg/Q
                         net (fo=2, routed)           0.200     1.899    reset_pin/tmp1
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.045     1.944 f  reset_pin/state[2]_i_3/O
                         net (fo=3, routed)           0.121     2.065    reset_pin_n_0
    SLICE_X0Y25          FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X0Y25          FDCE (Remov_fdce_C_CLR)     -0.067     1.503    state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 reset_pin/tmp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.731%)  route 0.320ns (63.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.611     1.558    reset_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.699 r  reset_pin/tmp1_reg/Q
                         net (fo=2, routed)           0.200     1.899    reset_pin/tmp1
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.045     1.944 f  reset_pin/state[2]_i_3/O
                         net (fo=3, routed)           0.121     2.065    reset_pin_n_0
    SLICE_X1Y25          FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X1Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.478    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 reset_pin/tmp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.731%)  route 0.320ns (63.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.611     1.558    reset_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.699 r  reset_pin/tmp1_reg/Q
                         net (fo=2, routed)           0.200     1.899    reset_pin/tmp1
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.045     1.944 f  reset_pin/state[2]_i_3/O
                         net (fo=3, routed)           0.121     2.065    reset_pin_n_0
    SLICE_X1Y25          FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X1Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.478    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.586    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.806ns  (logic 3.161ns (32.238%)  route 6.645ns (67.762%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.433     4.858 f  state_reg[2]/Q
                         net (fo=7, routed)           0.437     5.296    state[2]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.125     5.421 r  control_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           6.207    11.628    control_OBUF[8]
    T11                  OBUF (Prop_obuf_I_O)         2.603    14.231 r  control_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.231    control[8]
    T11                                                               r  control[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.604ns  (logic 2.849ns (50.845%)  route 2.754ns (49.155%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.379     4.804 r  state_reg[0]/Q
                         net (fo=6, routed)           0.706     5.510    state[0]
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.105     5.615 r  control_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.048     7.664    control_OBUF[3]
    W6                   OBUF (Prop_obuf_I_O)         2.365    10.029 r  control_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.029    control[6]
    W6                                                                r  control[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.598ns  (logic 3.095ns (55.287%)  route 2.503ns (44.713%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.379     4.804 f  state_reg[0]/Q
                         net (fo=6, routed)           0.706     5.510    state[0]
    SLICE_X0Y25          LUT3 (Prop_lut3_I1_O)        0.119     5.629 r  control_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.797     7.427    control_OBUF[4]
    U9                   OBUF (Prop_obuf_I_O)         2.597    10.024 r  control_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.024    control[4]
    U9                                                                r  control[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.494ns  (logic 2.948ns (53.652%)  route 2.547ns (46.348%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.433     4.858 f  state_reg[2]/Q
                         net (fo=7, routed)           0.692     5.551    state[2]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.105     5.656 r  control_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           1.854     7.510    control_OBUF[9]
    T5                   OBUF (Prop_obuf_I_O)         2.410     9.920 r  control_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.920    control[9]
    T5                                                                r  control[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.408ns  (logic 3.089ns (57.127%)  route 2.318ns (42.873%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.433     4.858 r  state_reg[2]/Q
                         net (fo=7, routed)           0.438     5.297    state[2]
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.126     5.423 r  control_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.880     7.303    control_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         2.530     9.833 r  control_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.833    control[1]
    U5                                                                r  control[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.281ns  (logic 3.116ns (59.003%)  route 2.165ns (40.997%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.433     4.858 r  state_reg[2]/Q
                         net (fo=7, routed)           0.438     5.297    state[2]
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.126     5.423 r  control_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.727     7.150    control_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         2.557     9.707 r  control_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.707    control[0]
    V5                                                                r  control[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.266ns  (logic 2.951ns (56.047%)  route 2.314ns (43.953%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.433     4.858 f  state_reg[2]/Q
                         net (fo=7, routed)           0.692     5.551    state[2]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.105     5.656 r  control_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           1.622     7.278    control_OBUF[9]
    U8                   OBUF (Prop_obuf_I_O)         2.413     9.691 r  control_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.691    control[12]
    U8                                                                r  control[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.237ns  (logic 2.946ns (56.241%)  route 2.292ns (43.759%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.379     4.804 r  state_reg[0]/Q
                         net (fo=6, routed)           0.706     5.510    state[0]
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.105     5.615 r  control_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.586     7.201    control_OBUF[3]
    W8                   OBUF (Prop_obuf_I_O)         2.462     9.663 r  control_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.663    control[3]
    W8                                                                r  control[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.199ns  (logic 3.178ns (61.132%)  route 2.021ns (38.868%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.433     4.858 f  state_reg[2]/Q
                         net (fo=7, routed)           0.437     5.296    state[2]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.125     5.421 r  control_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.583     7.004    control_OBUF[8]
    V8                   OBUF (Prop_obuf_I_O)         2.620     9.625 r  control_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.625    control[11]
    V8                                                                r  control[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.183ns  (logic 3.068ns (59.197%)  route 2.115ns (40.803%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.805    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.535     4.425    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.379     4.804 f  state_reg[0]/Q
                         net (fo=6, routed)           0.706     5.510    state[0]
    SLICE_X0Y25          LUT3 (Prop_lut3_I1_O)        0.119     5.629 r  control_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.409     7.038    control_OBUF[4]
    Y7                   OBUF (Prop_obuf_I_O)         2.570     9.609 r  control_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.609    control[7]
    Y7                                                                r  control[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.355ns (75.498%)  route 0.440ns (24.502%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.698 f  state_reg[1]/Q
                         net (fo=6, routed)           0.118     1.816    state[1]
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.045     1.861 r  control_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.322     2.183    control_OBUF[10]
    T9                   OBUF (Prop_obuf_I_O)         1.169     3.352 r  control_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.352    control[13]
    T9                                                                r  control[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.357ns (74.083%)  route 0.475ns (25.917%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.698 r  state_reg[1]/Q
                         net (fo=6, routed)           0.122     1.820    state[1]
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.045     1.865 r  control_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.353     2.218    control_OBUF[2]
    U10                  OBUF (Prop_obuf_I_O)         1.171     3.390 r  control_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.390    control[5]
    U10                                                               r  control[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.423ns (74.080%)  route 0.498ns (25.920%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.698 f  state_reg[1]/Q
                         net (fo=6, routed)           0.118     1.816    state[1]
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.045     1.861 r  control_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.380     2.241    control_OBUF[10]
    U7                   OBUF (Prop_obuf_I_O)         1.237     3.479 r  control_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.479    control[10]
    U7                                                                r  control[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.416ns (72.649%)  route 0.533ns (27.351%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.698 r  state_reg[1]/Q
                         net (fo=6, routed)           0.122     1.820    state[1]
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.045     1.865 r  control_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.411     2.276    control_OBUF[2]
    V7                   OBUF (Prop_obuf_I_O)         1.230     3.506 r  control_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.506    control[2]
    V7                                                                r  control[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.411ns (69.121%)  route 0.630ns (30.879%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.698 r  state_reg[1]/Q
                         net (fo=6, routed)           0.122     1.820    state[1]
    SLICE_X0Y25          LUT3 (Prop_lut3_I1_O)        0.048     1.868 r  control_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.509     2.377    control_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         1.222     3.599 r  control_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.599    control[0]
    V5                                                                r  control[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.430ns (69.533%)  route 0.627ns (30.467%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.698 f  state_reg[1]/Q
                         net (fo=6, routed)           0.256     1.954    state[1]
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.044     1.998 r  control_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.371     2.369    control_OBUF[4]
    Y7                   OBUF (Prop_obuf_I_O)         1.245     3.614 r  control_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.614    control[7]
    Y7                                                                r  control[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.369ns (66.176%)  route 0.700ns (33.824%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.698 r  state_reg[1]/Q
                         net (fo=6, routed)           0.225     1.923    state[1]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.045     1.968 r  control_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           0.475     2.443    control_OBUF[9]
    U8                   OBUF (Prop_obuf_I_O)         1.183     3.626 r  control_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.626    control[12]
    U8                                                                r  control[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.484ns (70.411%)  route 0.624ns (29.589%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.698 r  state_reg[0]/Q
                         net (fo=6, routed)           0.160     1.859    state[0]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.046     1.905 r  control_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.463     2.368    control_OBUF[8]
    V8                   OBUF (Prop_obuf_I_O)         1.297     3.665 r  control_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.665    control[11]
    V8                                                                r  control[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.385ns (65.519%)  route 0.729ns (34.481%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.698 r  state_reg[1]/Q
                         net (fo=6, routed)           0.122     1.820    state[1]
    SLICE_X0Y25          LUT3 (Prop_lut3_I1_O)        0.048     1.868 r  control_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.607     2.475    control_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         1.196     3.671 r  control_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.671    control[1]
    U5                                                                r  control[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            control[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.417ns (66.724%)  route 0.707ns (33.276%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.610     1.557    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.698 r  state_reg[1]/Q
                         net (fo=6, routed)           0.256     1.954    state[1]
    SLICE_X0Y25          LUT3 (Prop_lut3_I0_O)        0.045     1.999 r  control_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.451     2.450    control_OBUF[3]
    W8                   OBUF (Prop_obuf_I_O)         1.231     3.681 r  control_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.681    control[3]
    W8                                                                r  control[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key1
                            (input port)
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.400ns  (logic 1.100ns (17.184%)  route 5.300ns (82.816%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  key1 (IN)
                         net (fo=0)                   0.000     0.000    key1
    K16                  IBUF (Prop_ibuf_I_O)         0.890     0.890 f  key1_IBUF_inst/O
                         net (fo=4, routed)           4.516     5.406    key1_pin/key1_IBUF
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.105     5.511 f  key1_pin/state[2]_i_5/O
                         net (fo=1, routed)           0.346     5.857    key2_pin/key1_
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.105     5.962 r  key2_pin/state[2]_i_1/O
                         net (fo=3, routed)           0.438     6.400    key2_pin_n_0
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380     3.961    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 key1
                            (input port)
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.100ns (17.575%)  route 5.158ns (82.425%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  key1 (IN)
                         net (fo=0)                   0.000     0.000    key1
    K16                  IBUF (Prop_ibuf_I_O)         0.890     0.890 f  key1_IBUF_inst/O
                         net (fo=4, routed)           4.516     5.406    key1_pin/key1_IBUF
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.105     5.511 f  key1_pin/state[2]_i_5/O
                         net (fo=1, routed)           0.346     5.857    key2_pin/key1_
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.105     5.962 r  key2_pin/state[2]_i_1/O
                         net (fo=3, routed)           0.295     6.257    key2_pin_n_0
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380     3.961    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 key1
                            (input port)
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.100ns (17.575%)  route 5.158ns (82.425%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  key1 (IN)
                         net (fo=0)                   0.000     0.000    key1
    K16                  IBUF (Prop_ibuf_I_O)         0.890     0.890 f  key1_IBUF_inst/O
                         net (fo=4, routed)           4.516     5.406    key1_pin/key1_IBUF
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.105     5.511 f  key1_pin/state[2]_i_5/O
                         net (fo=1, routed)           0.346     5.857    key2_pin/key1_
    SLICE_X1Y25          LUT4 (Prop_lut4_I1_O)        0.105     5.962 r  key2_pin/state[2]_i_1/O
                         net (fo=3, routed)           0.295     6.257    key2_pin_n_0
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380     3.961    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.040ns (17.392%)  route 4.938ns (82.608%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  reset_IBUF_inst/O
                         net (fo=2, routed)           4.666     5.601    reset_pin/reset_IBUF
    SLICE_X1Y26          LUT4 (Prop_lut4_I1_O)        0.105     5.706 f  reset_pin/state[2]_i_3/O
                         net (fo=3, routed)           0.272     5.977    reset_pin_n_0
    SLICE_X1Y25          FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380     3.961    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.040ns (17.392%)  route 4.938ns (82.608%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  reset_IBUF_inst/O
                         net (fo=2, routed)           4.666     5.601    reset_pin/reset_IBUF
    SLICE_X1Y26          LUT4 (Prop_lut4_I1_O)        0.105     5.706 f  reset_pin/state[2]_i_3/O
                         net (fo=3, routed)           0.272     5.977    reset_pin_n_0
    SLICE_X1Y25          FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380     3.961    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.040ns (17.392%)  route 4.938ns (82.608%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  reset_IBUF_inst/O
                         net (fo=2, routed)           4.666     5.601    reset_pin/reset_IBUF
    SLICE_X1Y26          LUT4 (Prop_lut4_I1_O)        0.105     5.706 f  reset_pin/state[2]_i_3/O
                         net (fo=3, routed)           0.272     5.977    reset_pin_n_0
    SLICE_X0Y25          FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380     3.961    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 key1
                            (input port)
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.812ns  (logic 0.995ns (17.116%)  route 4.817ns (82.884%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  key1 (IN)
                         net (fo=0)                   0.000     0.000    key1
    K16                  IBUF (Prop_ibuf_I_O)         0.890     0.890 r  key1_IBUF_inst/O
                         net (fo=4, routed)           4.817     5.707    key1_pin/key1_IBUF
    SLICE_X1Y25          LUT6 (Prop_lut6_I3_O)        0.105     5.812 r  key1_pin/state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.812    key1_pin_n_1
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380     3.961    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 key1
                            (input port)
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.812ns  (logic 0.995ns (17.116%)  route 4.817ns (82.884%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  key1 (IN)
                         net (fo=0)                   0.000     0.000    key1
    K16                  IBUF (Prop_ibuf_I_O)         0.890     0.890 f  key1_IBUF_inst/O
                         net (fo=4, routed)           4.817     5.707    key1_pin/key1_IBUF
    SLICE_X1Y25          LUT6 (Prop_lut6_I3_O)        0.105     5.812 r  key1_pin/state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.812    key1_pin_n_0
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380     3.961    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 key1
                            (input port)
  Destination:            key1_pin/tmp0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 0.890ns (16.557%)  route 4.484ns (83.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  key1 (IN)
                         net (fo=0)                   0.000     0.000    key1
    K16                  IBUF (Prop_ibuf_I_O)         0.890     0.890 r  key1_IBUF_inst/O
                         net (fo=4, routed)           4.484     5.374    key1_pin/key1_IBUF
    SLICE_X2Y25          FDRE                                         r  key1_pin/tmp0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.380     3.961    key1_pin/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  key1_pin/tmp0_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_pin/tmp0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.055ns  (logic 0.935ns (18.489%)  route 4.120ns (81.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  reset_IBUF_inst/O
                         net (fo=2, routed)           4.120     5.055    reset_pin/reset_IBUF
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.504    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.381     3.962    reset_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key2
                            (input port)
  Destination:            key2_pin/tmp0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.218ns (27.111%)  route 0.587ns (72.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  key2 (IN)
                         net (fo=0)                   0.000     0.000    key2
    V10                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  key2_IBUF_inst/O
                         net (fo=2, routed)           0.587     0.805    key2_pin/key2_IBUF
    SLICE_X1Y24          FDRE                                         r  key2_pin/tmp0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    key2_pin/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  key2_pin/tmp0_reg/C

Slack:                    inf
  Source:                 key3
                            (input port)
  Destination:            key3_pin/tmp0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.220ns (25.126%)  route 0.656ns (74.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  key3 (IN)
                         net (fo=0)                   0.000     0.000    key3
    V11                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  key3_IBUF_inst/O
                         net (fo=3, routed)           0.656     0.877    key3_pin/key3_IBUF
    SLICE_X0Y24          FDRE                                         r  key3_pin/tmp0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    key3_pin/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  key3_pin/tmp0_reg/C

Slack:                    inf
  Source:                 key3
                            (input port)
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.264ns (22.582%)  route 0.906ns (77.418%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  key3 (IN)
                         net (fo=0)                   0.000     0.000    key3
    V11                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  key3_IBUF_inst/O
                         net (fo=3, routed)           0.771     0.991    key3_pin/key3_IBUF
    SLICE_X0Y24          LUT4 (Prop_lut4_I2_O)        0.044     1.035 r  key3_pin/state[2]_i_2/O
                         net (fo=1, routed)           0.135     1.170    key3_pin_n_0
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 key2
                            (input port)
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.308ns (24.114%)  route 0.970ns (75.886%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  key2 (IN)
                         net (fo=0)                   0.000     0.000    key2
    V10                  IBUF (Prop_ibuf_I_O)         0.218     0.218 f  key2_IBUF_inst/O
                         net (fo=2, routed)           0.750     0.968    key2_pin/key2_IBUF
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.013 f  key2_pin/state[2]_i_4/O
                         net (fo=3, routed)           0.220     1.234    key1_pin/key2_
    SLICE_X1Y25          LUT6 (Prop_lut6_I1_O)        0.045     1.279 r  key1_pin/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.279    key1_pin_n_1
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 key2
                            (input port)
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.308ns (24.095%)  route 0.971ns (75.905%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  key2 (IN)
                         net (fo=0)                   0.000     0.000    key2
    V10                  IBUF (Prop_ibuf_I_O)         0.218     0.218 f  key2_IBUF_inst/O
                         net (fo=2, routed)           0.750     0.968    key2_pin/key2_IBUF
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.013 f  key2_pin/state[2]_i_4/O
                         net (fo=3, routed)           0.221     1.235    key1_pin/key2_
    SLICE_X1Y25          LUT6 (Prop_lut6_I1_O)        0.045     1.280 r  key1_pin/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.280    key1_pin_n_0
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 key3
                            (input port)
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.310ns (20.369%)  route 1.213ns (79.631%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  key3 (IN)
                         net (fo=0)                   0.000     0.000    key3
    V11                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  key3_IBUF_inst/O
                         net (fo=3, routed)           0.771     0.991    key3_pin/key3_IBUF
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.036 f  key3_pin/state[2]_i_7/O
                         net (fo=3, routed)           0.320     1.356    key2_pin/key3_
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.401 r  key2_pin/state[2]_i_1/O
                         net (fo=3, routed)           0.122     1.523    key2_pin_n_0
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 key3
                            (input port)
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.310ns (20.369%)  route 1.213ns (79.631%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  key3 (IN)
                         net (fo=0)                   0.000     0.000    key3
    V11                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  key3_IBUF_inst/O
                         net (fo=3, routed)           0.771     0.991    key3_pin/key3_IBUF
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.036 f  key3_pin/state[2]_i_7/O
                         net (fo=3, routed)           0.320     1.356    key2_pin/key3_
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.401 r  key2_pin/state[2]_i_1/O
                         net (fo=3, routed)           0.122     1.523    key2_pin_n_0
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 key3
                            (input port)
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.310ns (19.614%)  route 1.272ns (80.386%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  key3 (IN)
                         net (fo=0)                   0.000     0.000    key3
    V11                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  key3_IBUF_inst/O
                         net (fo=3, routed)           0.771     0.991    key3_pin/key3_IBUF
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.036 f  key3_pin/state[2]_i_7/O
                         net (fo=3, routed)           0.320     1.356    key2_pin/key3_
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.401 r  key2_pin/state[2]_i_1/O
                         net (fo=3, routed)           0.181     1.582    key2_pin_n_0
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.073    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 key0
                            (input port)
  Destination:            key0_pin/tmp0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.225ns  (logic 0.254ns (11.405%)  route 1.971ns (88.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  key0 (IN)
                         net (fo=0)                   0.000     0.000    key0
    L14                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  key0_IBUF_inst/O
                         net (fo=2, routed)           1.971     2.225    key0_pin/key0_IBUF
    SLICE_X0Y26          FDRE                                         r  key0_pin/tmp0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.878     2.074    key0_pin/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  key0_pin/tmp0_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_pin/tmp0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.371ns  (logic 0.231ns (9.744%)  route 2.140ns (90.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N16                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.140     2.371    reset_pin/reset_IBUF
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.167    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.878     2.074    reset_pin/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  reset_pin/tmp0_reg/C





