// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv2D_HH_
#define _Conv2D_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Conv2D_sdiv_12s_9bkb.h"
#include "Conv2D_mul_mul_16cud.h"
#include "Conv2D_mul_mul_24dEe.h"
#include "Conv2D_mac_muladdeOg.h"
#include "Conv2D_mac_muladdfYi.h"
#include "Conv2D_mac_muladdg8j.h"
#include "Conv2D_AXILiteS_s_axi.h"
#include "Conv2D_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct Conv2D : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const7;


    // Module declarations
    Conv2D(sc_module_name name);
    SC_HAS_PROCESS(Conv2D);

    ~Conv2D();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Conv2D_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* Conv2D_AXILiteS_s_axi_U;
    Conv2D_gmem_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* Conv2D_gmem_m_axi_U;
    Conv2D_sdiv_12s_9bkb<1,16,12,9,12>* Conv2D_sdiv_12s_9bkb_U1;
    Conv2D_sdiv_12s_9bkb<1,16,12,9,12>* Conv2D_sdiv_12s_9bkb_U2;
    Conv2D_mul_mul_16cud<1,1,16,13,28>* Conv2D_mul_mul_16cud_U3;
    Conv2D_mul_mul_24dEe<1,1,24,8,32>* Conv2D_mul_mul_24dEe_U4;
    Conv2D_mac_muladdeOg<1,1,24,8,48,48>* Conv2D_mac_muladdeOg_U5;
    Conv2D_mac_muladdfYi<1,1,8,20,32,33>* Conv2D_mac_muladdfYi_U6;
    Conv2D_mac_muladdg8j<1,1,16,16,24,24>* Conv2D_mac_muladdg8j_U7;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<48> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<16> > in_channel_V;
    sc_signal< sc_lv<16> > out_channel_V;
    sc_signal< sc_lv<8> > kernel_size_V;
    sc_signal< sc_lv<8> > stride_V;
    sc_signal< sc_lv<8> > padding_V;
    sc_signal< sc_lv<8> > input_width_V;
    sc_signal< sc_lv<8> > input_height_V;
    sc_signal< sc_lv<32> > in_data_V;
    sc_signal< sc_lv<32> > weights_V;
    sc_signal< sc_lv<32> > biases_V;
    sc_signal< sc_lv<32> > out_data_V;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<1> > exitcond1_fu_797_p2;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > gmem_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > gmem_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > gmem_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<16> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<8> > input_height_V_read_reg_1038;
    sc_signal< sc_lv<8> > input_width_V_read_reg_1044;
    sc_signal< sc_lv<8> > padding_V_read_reg_1051;
    sc_signal< sc_lv<8> > stride_V_read_reg_1056;
    sc_signal< sc_lv<8> > kernel_size_V_read_reg_1061;
    sc_signal< sc_lv<16> > out_channel_V_read_reg_1072;
    sc_signal< sc_lv<16> > in_channel_V_read_reg_1077;
    sc_signal< sc_lv<31> > tmp_reg_1083;
    sc_signal< sc_lv<31> > tmp_1_reg_1088;
    sc_signal< sc_lv<31> > tmp_3_reg_1093;
    sc_signal< sc_lv<31> > tmp_9_reg_1098;
    sc_signal< sc_lv<12> > tmp_tr4_fu_515_p1;
    sc_signal< sc_lv<33> > tmp_cast1_fu_555_p1;
    sc_signal< sc_lv<33> > tmp_cast1_reg_1119;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<32> > tmp_9_cast1_fu_558_p1;
    sc_signal< sc_lv<32> > tmp_9_cast1_reg_1124;
    sc_signal< sc_lv<49> > tmp_24_cast_fu_561_p1;
    sc_signal< sc_lv<49> > tmp_24_cast_reg_1129;
    sc_signal< sc_lv<33> > tmp_25_cast_fu_564_p1;
    sc_signal< sc_lv<33> > tmp_25_cast_reg_1134;
    sc_signal< sc_lv<13> > output_width_fu_571_p2;
    sc_signal< sc_lv<13> > output_width_reg_1139;
    sc_signal< sc_lv<32> > output_width_cast_fu_577_p1;
    sc_signal< sc_lv<32> > output_width_cast_reg_1144;
    sc_signal< sc_lv<13> > output_height_fu_585_p2;
    sc_signal< sc_lv<13> > output_height_reg_1149;
    sc_signal< sc_lv<28> > output_height_cast_c_fu_591_p1;
    sc_signal< sc_lv<28> > output_height_cast_c_reg_1154;
    sc_signal< sc_lv<19> > tmp_cast_cast_fu_595_p1;
    sc_signal< sc_lv<19> > tmp_cast_cast_reg_1159;
    sc_signal< sc_lv<20> > tmp_1_cast_fu_598_p1;
    sc_signal< sc_lv<20> > tmp_1_cast_reg_1165;
    sc_signal< sc_lv<20> > tmp_3_cast_fu_601_p1;
    sc_signal< sc_lv<20> > tmp_3_cast_reg_1171;
    sc_signal< sc_lv<20> > tmp_4_cast_fu_604_p1;
    sc_signal< sc_lv<20> > tmp_4_cast_reg_1176;
    sc_signal< sc_lv<24> > rhs_V_3_cast_fu_607_p1;
    sc_signal< sc_lv<24> > rhs_V_3_cast_reg_1181;
    sc_signal< sc_lv<32> > rhs_V_4_cast_fu_610_p1;
    sc_signal< sc_lv<32> > rhs_V_4_cast_reg_1186;
    sc_signal< sc_lv<28> > rhs_V_5_cast_cast_fu_613_p1;
    sc_signal< sc_lv<28> > rhs_V_5_cast_cast_reg_1191;
    sc_signal< sc_lv<40> > rhs_V_9_cast_fu_616_p1;
    sc_signal< sc_lv<40> > rhs_V_9_cast_reg_1196;
    sc_signal< sc_lv<48> > rhs_V_11_cast_fu_619_p1;
    sc_signal< sc_lv<48> > rhs_V_11_cast_reg_1201;
    sc_signal< sc_lv<16> > rhs_V_2_cast1_fu_622_p1;
    sc_signal< sc_lv<16> > rhs_V_2_cast1_reg_1206;
    sc_signal< sc_lv<24> > rhs_V_2_cast_fu_625_p1;
    sc_signal< sc_lv<24> > rhs_V_2_cast_reg_1211;
    sc_signal< sc_lv<32> > rhs_V_10_cast_fu_628_p1;
    sc_signal< sc_lv<32> > rhs_V_10_cast_reg_1216;
    sc_signal< sc_lv<32> > rhs_V_8_cast_fu_631_p1;
    sc_signal< sc_lv<32> > rhs_V_8_cast_reg_1221;
    sc_signal< sc_lv<32> > tmp_10_fu_634_p1;
    sc_signal< sc_lv<32> > tmp_10_reg_1226;
    sc_signal< sc_lv<32> > next_mul1_fu_638_p2;
    sc_signal< sc_lv<32> > next_mul1_reg_1231;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<16> > oc_fu_652_p2;
    sc_signal< sc_lv<16> > oc_reg_1239;
    sc_signal< sc_lv<28> > tmp_8_fu_1006_p2;
    sc_signal< sc_lv<28> > tmp_8_reg_1244;
    sc_signal< sc_lv<1> > exitcond3_fu_647_p2;
    sc_signal< sc_lv<32> > gmem_addr_reg_1249;
    sc_signal< sc_lv<40> > ret_V_3_fu_681_p2;
    sc_signal< sc_lv<40> > ret_V_3_reg_1255;
    sc_signal< sc_lv<48> > ret_V_4_fu_689_p2;
    sc_signal< sc_lv<48> > ret_V_4_reg_1260;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<20> > phi_mul20_cast_fu_694_p1;
    sc_signal< sc_lv<20> > phi_mul20_cast_reg_1265;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<19> > next_mul2_fu_698_p2;
    sc_signal< sc_lv<19> > next_mul2_reg_1270;
    sc_signal< sc_lv<12> > oh_fu_716_p2;
    sc_signal< sc_lv<12> > oh_reg_1278;
    sc_signal< sc_lv<32> > tmp_7_fu_731_p2;
    sc_signal< sc_lv<32> > tmp_7_reg_1283;
    sc_signal< sc_lv<1> > tmp_2_fu_711_p2;
    sc_signal< sc_lv<32> > gmem_addr_1_reg_1288;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<20> > tmp_4_fu_754_p2;
    sc_signal< sc_lv<20> > tmp_4_reg_1294;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_AWREADY;
    sc_signal< sc_lv<19> > next_mul3_fu_762_p2;
    sc_signal< sc_lv<19> > next_mul3_reg_1299;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<12> > ow_fu_776_p2;
    sc_signal< sc_lv<12> > ow_reg_1307;
    sc_signal< sc_lv<20> > tmp_12_fu_782_p2;
    sc_signal< sc_lv<20> > tmp_12_reg_1312;
    sc_signal< sc_lv<1> > tmp_11_fu_771_p2;
    sc_signal< sc_lv<24> > next_mul4_fu_787_p2;
    sc_signal< sc_lv<24> > next_mul4_reg_1317;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_ARREADY;
    sc_signal< bool > ap_block_state23_io;
    sc_signal< sc_lv<24> > next_mul5_fu_792_p2;
    sc_signal< sc_lv<24> > next_mul5_reg_1322;
    sc_signal< sc_lv<16> > ic_fu_802_p2;
    sc_signal< sc_lv<16> > ic_reg_1330;
    sc_signal< sc_lv<33> > lhs_V_7_cast_fu_812_p1;
    sc_signal< sc_lv<33> > lhs_V_7_cast_reg_1335;
    sc_signal< sc_lv<48> > grp_fu_1017_p3;
    sc_signal< sc_lv<48> > tmp2_reg_1340;
    sc_signal< sc_lv<16> > next_mul_fu_819_p2;
    sc_signal< sc_lv<16> > next_mul_reg_1345;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<8> > kh_fu_833_p2;
    sc_signal< sc_lv<8> > kh_reg_1353;
    sc_signal< sc_lv<1> > tmp_13_reg_1358;
    sc_signal< sc_lv<1> > exitcond2_fu_828_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_852_p2;
    sc_signal< sc_lv<1> > tmp_14_reg_1362;
    sc_signal< sc_lv<33> > grp_fu_1023_p3;
    sc_signal< sc_lv<33> > ret_V_s_reg_1367;
    sc_signal< sc_lv<8> > kw_fu_870_p2;
    sc_signal< sc_lv<8> > kw_reg_1375;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<1> > or_cond5_fu_910_p2;
    sc_signal< sc_lv<1> > or_cond5_reg_1380;
    sc_signal< sc_lv<1> > exitcond_fu_865_p2;
    sc_signal< sc_lv<32> > gmem_addr_2_reg_1384;
    sc_signal< sc_lv<32> > gmem_addr_3_reg_1390;
    sc_signal< sc_lv<16> > gmem_addr_2_read_reg_1396;
    sc_signal< sc_lv<16> > gmem_addr_3_read_reg_1401;
    sc_signal< sc_lv<16> > p_Val2_1_reg_1406;
    sc_signal< sc_lv<16> > addconv_fu_1001_p2;
    sc_signal< sc_lv<16> > addconv_reg_1411;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<16> > i_op_assign_reg_251;
    sc_signal< sc_lv<32> > ret_V_10_reg_262;
    sc_signal< sc_lv<12> > i_op_assign_4_reg_273;
    sc_signal< sc_lv<19> > phi_mul2_reg_284;
    sc_signal< sc_lv<12> > i_op_assign_5_reg_295;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_WREADY;
    sc_signal< sc_lv<19> > phi_mul3_reg_306;
    sc_signal< sc_lv<16> > p_Val2_s_reg_317;
    sc_signal< sc_lv<16> > i_op_assign_1_reg_329;
    sc_signal< sc_lv<24> > ret_V_5_reg_340;
    sc_signal< sc_lv<24> > ret_V_11_reg_351;
    sc_signal< sc_lv<16> > p_0367_2_reg_362;
    sc_signal< sc_lv<8> > i_op_assign_2_reg_374;
    sc_signal< sc_lv<16> > ret_V_12_reg_385;
    sc_signal< sc_lv<16> > p_Val2_2_reg_397;
    sc_signal< sc_lv<16> > ap_phi_mux_p_Val2_2_be_phi_fu_424_p6;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<8> > i_op_assign_3_reg_409;
    sc_signal< sc_lv<16> > p_Val2_2_be_reg_420;
    sc_signal< sc_lv<64> > biases_V6_sum_cast_fu_667_p1;
    sc_signal< sc_lv<64> > out_data_V8_sum_cast_fu_744_p1;
    sc_signal< sc_lv<64> > in_data_V2_sum_cast_fu_952_p1;
    sc_signal< sc_lv<64> > weights_V4_sum_cast_fu_967_p1;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_WREADY;
    sc_signal< sc_lv<9> > lhs_V_fu_475_p1;
    sc_signal< sc_lv<9> > rhs_V_fu_479_p1;
    sc_signal< sc_lv<9> > ret_V_1_fu_489_p3;
    sc_signal< sc_lv<9> > ret_V_fu_483_p2;
    sc_signal< sc_lv<11> > ret_V_1_cast_fu_497_p1;
    sc_signal< sc_lv<11> > tmp_cast_fu_501_p1;
    sc_signal< sc_lv<11> > ret_V_2_tr_fu_505_p2;
    sc_signal< sc_lv<12> > grp_fu_519_p0;
    sc_signal< sc_lv<9> > grp_fu_519_p1;
    sc_signal< sc_lv<9> > lhs_V_1_fu_525_p1;
    sc_signal< sc_lv<9> > ret_V_2_fu_529_p2;
    sc_signal< sc_lv<11> > tmp_7_cast_fu_535_p1;
    sc_signal< sc_lv<11> > ret_V_5_tr_fu_539_p2;
    sc_signal< sc_lv<12> > grp_fu_549_p0;
    sc_signal< sc_lv<9> > grp_fu_549_p1;
    sc_signal< sc_lv<12> > grp_fu_519_p2;
    sc_signal< sc_lv<13> > tmp_2_cast_fu_567_p1;
    sc_signal< sc_lv<12> > grp_fu_549_p2;
    sc_signal< sc_lv<13> > tmp_9_cast_fu_581_p1;
    sc_signal< sc_lv<32> > tmp_1_cast1_fu_658_p1;
    sc_signal< sc_lv<32> > biases_V6_sum_fu_662_p2;
    sc_signal< sc_lv<8> > ret_V_3_fu_681_p0;
    sc_signal< sc_lv<32> > ret_V_3_fu_681_p1;
    sc_signal< sc_lv<8> > ret_V_4_fu_689_p0;
    sc_signal< sc_lv<40> > ret_V_4_fu_689_p1;
    sc_signal< sc_lv<13> > i_op_assign_4_cast_fu_707_p1;
    sc_signal< sc_lv<28> > i_op_assign_4_cast1_fu_703_p1;
    sc_signal< sc_lv<28> > tmp_5_fu_722_p2;
    sc_signal< sc_lv<13> > tmp_7_fu_731_p0;
    sc_signal< sc_lv<28> > tmp_7_fu_731_p1;
    sc_signal< sc_lv<33> > tmp_10_cast_fu_736_p1;
    sc_signal< sc_lv<33> > out_data_V8_sum_fu_739_p2;
    sc_signal< sc_lv<13> > i_op_assign_5_cast_fu_767_p1;
    sc_signal< sc_lv<20> > phi_mul17_cast_fu_758_p1;
    sc_signal< sc_lv<32> > ret_V_7_fu_1011_p2;
    sc_signal< sc_lv<20> > i_op_assign_2_cast7_fu_824_p1;
    sc_signal< sc_lv<20> > ih_fu_839_p2;
    sc_signal< sc_lv<20> > i_op_assign_3_cast5_fu_861_p1;
    sc_signal< sc_lv<20> > iw_fu_876_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_885_p3;
    sc_signal< sc_lv<1> > tmp_16_fu_899_p2;
    sc_signal< sc_lv<1> > rev_fu_893_p2;
    sc_signal< sc_lv<1> > tmp1_fu_904_p2;
    sc_signal< sc_lv<32> > iw_cast_fu_881_p1;
    sc_signal< sc_lv<33> > rhs_V_7_cast_fu_915_p1;
    sc_signal< sc_lv<16> > tmp_29_cast_fu_924_p1;
    sc_signal< sc_lv<16> > tmp3_fu_928_p2;
    sc_signal< sc_lv<48> > tmp3_cast_fu_934_p1;
    sc_signal< sc_lv<48> > tmp_17_fu_938_p2;
    sc_signal< sc_lv<33> > ret_V_9_fu_919_p2;
    sc_signal< sc_lv<33> > in_data_V2_sum_fu_947_p2;
    sc_signal< sc_lv<49> > tmp_32_cast_cast_fu_943_p1;
    sc_signal< sc_lv<49> > weights_V4_sum_fu_962_p2;
    sc_signal< sc_lv<24> > grp_fu_1029_p3;
    sc_signal< sc_lv<16> > tmp_8_fu_1006_p0;
    sc_signal< sc_lv<13> > tmp_8_fu_1006_p1;
    sc_signal< sc_lv<24> > ret_V_7_fu_1011_p0;
    sc_signal< sc_lv<8> > ret_V_7_fu_1011_p1;
    sc_signal< sc_lv<24> > grp_fu_1017_p0;
    sc_signal< sc_lv<8> > grp_fu_1017_p1;
    sc_signal< sc_lv<8> > grp_fu_1023_p0;
    sc_signal< sc_lv<32> > grp_fu_1023_p2;
    sc_signal< sc_lv<24> > grp_fu_1029_p2;
    sc_signal< sc_logic > grp_fu_519_ap_start;
    sc_signal< sc_logic > grp_fu_519_ap_done;
    sc_signal< sc_logic > grp_fu_549_ap_start;
    sc_signal< sc_logic > grp_fu_549_ap_done;
    sc_signal< sc_lv<48> > ap_NS_fsm;
    sc_signal< sc_lv<32> > grp_fu_1017_p00;
    sc_signal< sc_lv<40> > ret_V_3_fu_681_p10;
    sc_signal< sc_lv<48> > ret_V_4_fu_689_p10;
    sc_signal< sc_lv<32> > ret_V_7_fu_1011_p00;
    sc_signal< sc_lv<28> > tmp_8_fu_1006_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<48> ap_ST_fsm_state1;
    static const sc_lv<48> ap_ST_fsm_state2;
    static const sc_lv<48> ap_ST_fsm_state3;
    static const sc_lv<48> ap_ST_fsm_state4;
    static const sc_lv<48> ap_ST_fsm_state5;
    static const sc_lv<48> ap_ST_fsm_state6;
    static const sc_lv<48> ap_ST_fsm_state7;
    static const sc_lv<48> ap_ST_fsm_state8;
    static const sc_lv<48> ap_ST_fsm_state9;
    static const sc_lv<48> ap_ST_fsm_state10;
    static const sc_lv<48> ap_ST_fsm_state11;
    static const sc_lv<48> ap_ST_fsm_state12;
    static const sc_lv<48> ap_ST_fsm_state13;
    static const sc_lv<48> ap_ST_fsm_state14;
    static const sc_lv<48> ap_ST_fsm_state15;
    static const sc_lv<48> ap_ST_fsm_state16;
    static const sc_lv<48> ap_ST_fsm_state17;
    static const sc_lv<48> ap_ST_fsm_state18;
    static const sc_lv<48> ap_ST_fsm_state19;
    static const sc_lv<48> ap_ST_fsm_state20;
    static const sc_lv<48> ap_ST_fsm_state21;
    static const sc_lv<48> ap_ST_fsm_state22;
    static const sc_lv<48> ap_ST_fsm_state23;
    static const sc_lv<48> ap_ST_fsm_state24;
    static const sc_lv<48> ap_ST_fsm_state25;
    static const sc_lv<48> ap_ST_fsm_state26;
    static const sc_lv<48> ap_ST_fsm_state27;
    static const sc_lv<48> ap_ST_fsm_state28;
    static const sc_lv<48> ap_ST_fsm_state29;
    static const sc_lv<48> ap_ST_fsm_state30;
    static const sc_lv<48> ap_ST_fsm_state31;
    static const sc_lv<48> ap_ST_fsm_state32;
    static const sc_lv<48> ap_ST_fsm_state33;
    static const sc_lv<48> ap_ST_fsm_state34;
    static const sc_lv<48> ap_ST_fsm_state35;
    static const sc_lv<48> ap_ST_fsm_state36;
    static const sc_lv<48> ap_ST_fsm_state37;
    static const sc_lv<48> ap_ST_fsm_state38;
    static const sc_lv<48> ap_ST_fsm_state39;
    static const sc_lv<48> ap_ST_fsm_state40;
    static const sc_lv<48> ap_ST_fsm_state41;
    static const sc_lv<48> ap_ST_fsm_state42;
    static const sc_lv<48> ap_ST_fsm_state43;
    static const sc_lv<48> ap_ST_fsm_state44;
    static const sc_lv<48> ap_ST_fsm_state45;
    static const sc_lv<48> ap_ST_fsm_state46;
    static const sc_lv<48> ap_ST_fsm_state47;
    static const sc_lv<48> ap_ST_fsm_state48;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_21;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_15;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_addconv_fu_1001_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state48();
    void thread_ap_block_state23_io();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_p_Val2_2_be_phi_fu_424_p6();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_gmem_ARREADY();
    void thread_ap_sig_ioackin_gmem_AWREADY();
    void thread_ap_sig_ioackin_gmem_WREADY();
    void thread_biases_V6_sum_cast_fu_667_p1();
    void thread_biases_V6_sum_fu_662_p2();
    void thread_exitcond1_fu_797_p2();
    void thread_exitcond2_fu_828_p2();
    void thread_exitcond3_fu_647_p2();
    void thread_exitcond_fu_865_p2();
    void thread_gmem_ARADDR();
    void thread_gmem_ARVALID();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WVALID();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_AW();
    void thread_gmem_blk_n_B();
    void thread_gmem_blk_n_R();
    void thread_gmem_blk_n_W();
    void thread_grp_fu_1017_p0();
    void thread_grp_fu_1017_p00();
    void thread_grp_fu_1017_p1();
    void thread_grp_fu_1023_p0();
    void thread_grp_fu_1023_p2();
    void thread_grp_fu_1029_p2();
    void thread_grp_fu_519_ap_start();
    void thread_grp_fu_519_p0();
    void thread_grp_fu_519_p1();
    void thread_grp_fu_549_ap_start();
    void thread_grp_fu_549_p0();
    void thread_grp_fu_549_p1();
    void thread_i_op_assign_2_cast7_fu_824_p1();
    void thread_i_op_assign_3_cast5_fu_861_p1();
    void thread_i_op_assign_4_cast1_fu_703_p1();
    void thread_i_op_assign_4_cast_fu_707_p1();
    void thread_i_op_assign_5_cast_fu_767_p1();
    void thread_ic_fu_802_p2();
    void thread_ih_fu_839_p2();
    void thread_in_data_V2_sum_cast_fu_952_p1();
    void thread_in_data_V2_sum_fu_947_p2();
    void thread_iw_cast_fu_881_p1();
    void thread_iw_fu_876_p2();
    void thread_kh_fu_833_p2();
    void thread_kw_fu_870_p2();
    void thread_lhs_V_1_fu_525_p1();
    void thread_lhs_V_7_cast_fu_812_p1();
    void thread_lhs_V_fu_475_p1();
    void thread_next_mul1_fu_638_p2();
    void thread_next_mul2_fu_698_p2();
    void thread_next_mul3_fu_762_p2();
    void thread_next_mul4_fu_787_p2();
    void thread_next_mul5_fu_792_p2();
    void thread_next_mul_fu_819_p2();
    void thread_oc_fu_652_p2();
    void thread_oh_fu_716_p2();
    void thread_or_cond5_fu_910_p2();
    void thread_out_data_V8_sum_cast_fu_744_p1();
    void thread_out_data_V8_sum_fu_739_p2();
    void thread_output_height_cast_c_fu_591_p1();
    void thread_output_height_fu_585_p2();
    void thread_output_width_cast_fu_577_p1();
    void thread_output_width_fu_571_p2();
    void thread_ow_fu_776_p2();
    void thread_phi_mul17_cast_fu_758_p1();
    void thread_phi_mul20_cast_fu_694_p1();
    void thread_ret_V_1_cast_fu_497_p1();
    void thread_ret_V_1_fu_489_p3();
    void thread_ret_V_2_fu_529_p2();
    void thread_ret_V_2_tr_fu_505_p2();
    void thread_ret_V_3_fu_681_p0();
    void thread_ret_V_3_fu_681_p1();
    void thread_ret_V_3_fu_681_p10();
    void thread_ret_V_3_fu_681_p2();
    void thread_ret_V_4_fu_689_p0();
    void thread_ret_V_4_fu_689_p1();
    void thread_ret_V_4_fu_689_p10();
    void thread_ret_V_4_fu_689_p2();
    void thread_ret_V_5_tr_fu_539_p2();
    void thread_ret_V_7_fu_1011_p0();
    void thread_ret_V_7_fu_1011_p00();
    void thread_ret_V_7_fu_1011_p1();
    void thread_ret_V_9_fu_919_p2();
    void thread_ret_V_fu_483_p2();
    void thread_rev_fu_893_p2();
    void thread_rhs_V_10_cast_fu_628_p1();
    void thread_rhs_V_11_cast_fu_619_p1();
    void thread_rhs_V_2_cast1_fu_622_p1();
    void thread_rhs_V_2_cast_fu_625_p1();
    void thread_rhs_V_3_cast_fu_607_p1();
    void thread_rhs_V_4_cast_fu_610_p1();
    void thread_rhs_V_5_cast_cast_fu_613_p1();
    void thread_rhs_V_7_cast_fu_915_p1();
    void thread_rhs_V_8_cast_fu_631_p1();
    void thread_rhs_V_9_cast_fu_616_p1();
    void thread_rhs_V_fu_479_p1();
    void thread_tmp1_fu_904_p2();
    void thread_tmp3_cast_fu_934_p1();
    void thread_tmp3_fu_928_p2();
    void thread_tmp_10_cast_fu_736_p1();
    void thread_tmp_10_fu_634_p1();
    void thread_tmp_11_fu_771_p2();
    void thread_tmp_12_fu_782_p2();
    void thread_tmp_14_fu_852_p2();
    void thread_tmp_15_fu_885_p3();
    void thread_tmp_16_fu_899_p2();
    void thread_tmp_17_fu_938_p2();
    void thread_tmp_1_cast1_fu_658_p1();
    void thread_tmp_1_cast_fu_598_p1();
    void thread_tmp_24_cast_fu_561_p1();
    void thread_tmp_25_cast_fu_564_p1();
    void thread_tmp_29_cast_fu_924_p1();
    void thread_tmp_2_cast_fu_567_p1();
    void thread_tmp_2_fu_711_p2();
    void thread_tmp_32_cast_cast_fu_943_p1();
    void thread_tmp_3_cast_fu_601_p1();
    void thread_tmp_4_cast_fu_604_p1();
    void thread_tmp_4_fu_754_p2();
    void thread_tmp_5_fu_722_p2();
    void thread_tmp_7_cast_fu_535_p1();
    void thread_tmp_7_fu_731_p0();
    void thread_tmp_7_fu_731_p1();
    void thread_tmp_7_fu_731_p2();
    void thread_tmp_8_fu_1006_p0();
    void thread_tmp_8_fu_1006_p00();
    void thread_tmp_8_fu_1006_p1();
    void thread_tmp_9_cast1_fu_558_p1();
    void thread_tmp_9_cast_fu_581_p1();
    void thread_tmp_cast1_fu_555_p1();
    void thread_tmp_cast_cast_fu_595_p1();
    void thread_tmp_cast_fu_501_p1();
    void thread_tmp_tr4_fu_515_p1();
    void thread_weights_V4_sum_cast_fu_967_p1();
    void thread_weights_V4_sum_fu_962_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
