<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_dramsim3_unmap.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">/////////////////////////////////</span>
<a name="l-2"></a><span class="c1">// bsg_nonsynth_dramsim3_unmap //</span>
<a name="l-3"></a><span class="c1">/////////////////////////////////</span>
<a name="l-4"></a><span class="k">module</span> <span class="n">bsg_nonsynth_dramsim3_unmap</span>
<a name="l-5"></a>  <span class="kn">import</span> <span class="nn">bsg_dramsim3_pkg::*</span><span class="p">;</span>
<a name="l-6"></a>  <span class="p">#(</span><span class="k">parameter</span> <span class="n">channel_addr_width_p</span><span class="o">=</span><span class="s">&quot;inv&quot;</span>
<a name="l-7"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">data_width_p</span><span class="o">=</span><span class="s">&quot;inv&quot;</span>
<a name="l-8"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">num_channels_p</span><span class="o">=</span><span class="s">&quot;inv&quot;</span>
<a name="l-9"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">num_columns_p</span><span class="o">=</span><span class="s">&quot;inv&quot;</span>
<a name="l-10"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">address_mapping_p</span><span class="o">=</span><span class="s">&quot;inv&quot;</span>
<a name="l-11"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">channel_select_p</span><span class="o">=</span><span class="s">&quot;inv&quot;</span>
<a name="l-12"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">debug_p</span><span class="o">=</span><span class="mi">0</span>
<a name="l-13"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">lg_num_channels_lp</span><span class="o">=</span><span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">num_channels_p</span><span class="p">)</span>
<a name="l-14"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">lg_num_columns_lp</span><span class="o">=</span><span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">num_columns_p</span><span class="p">)</span>
<a name="l-15"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">data_mask_width_lp</span><span class="o">=</span><span class="p">(</span><span class="n">data_width_p</span><span class="o">&gt;&gt;</span><span class="mi">3</span><span class="p">)</span>
<a name="l-16"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">byte_offset_width_lp</span><span class="o">=</span><span class="no">`BSG_SAFE_CLOG2</span><span class="p">(</span><span class="n">data_width_p</span><span class="o">&gt;&gt;</span><span class="mi">3</span><span class="p">)</span>
<a name="l-17"></a>    <span class="p">,</span> <span class="k">parameter</span> <span class="n">addr_width_lp</span><span class="o">=</span><span class="n">lg_num_channels_lp</span><span class="o">+</span><span class="n">channel_addr_width_p</span>
<a name="l-18"></a>    <span class="p">)</span>
<a name="l-19"></a>   <span class="p">(</span>
<a name="l-20"></a>    <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">addr_width_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mem_addr_i</span>
<a name="l-21"></a>    <span class="p">,</span> <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">channel_addr_width_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ch_addr_o</span>
<a name="l-22"></a>    <span class="p">);</span>
<a name="l-23"></a>
<a name="l-24"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">address_mapping_p</span> <span class="o">==</span> <span class="n">e_ro_ra_bg_ba_co_ch</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-25"></a>      <span class="k">assign</span> <span class="n">ch_addr_o</span>
<a name="l-26"></a>        <span class="o">=</span> <span class="p">{</span>
<a name="l-27"></a>           <span class="n">mem_addr_i</span><span class="p">[</span><span class="n">channel_addr_width_p</span><span class="o">+</span><span class="n">lg_num_channels_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="n">byte_offset_width_lp</span><span class="o">+</span><span class="n">lg_num_channels_lp</span><span class="p">],</span>
<a name="l-28"></a>           <span class="p">{</span><span class="n">byte_offset_width_lp</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}}</span>
<a name="l-29"></a>           <span class="p">};</span>
<a name="l-30"></a>    <span class="k">end</span>
<a name="l-31"></a>
<a name="l-32"></a>    <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">address_mapping_p</span> <span class="o">==</span> <span class="n">e_ro_ra_bg_ba_ch_co</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-33"></a>      <span class="k">assign</span> <span class="n">ch_addr_o</span>
<a name="l-34"></a>        <span class="o">=</span> <span class="p">{</span>
<a name="l-35"></a>           <span class="n">mem_addr_i</span><span class="p">[</span><span class="n">addr_width_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="n">lg_num_channels_lp</span><span class="o">+</span><span class="n">lg_num_columns_lp</span><span class="o">+</span><span class="n">byte_offset_width_lp</span><span class="p">],</span>
<a name="l-36"></a>           <span class="n">mem_addr_i</span><span class="p">[</span><span class="n">lg_num_columns_lp</span><span class="o">+</span><span class="n">byte_offset_width_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="n">byte_offset_width_lp</span><span class="p">],</span>
<a name="l-37"></a>           <span class="p">{</span><span class="n">byte_offset_width_lp</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}}</span>
<a name="l-38"></a>           <span class="p">};</span>
<a name="l-39"></a>    <span class="k">end</span>
<a name="l-40"></a>
<a name="l-41"></a><span class="k">endmodule</span> <span class="c1">// bsg_nonsynth_dramsim3_unmap</span>
</pre></div>
</td></tr></table>
  </body>
</html>