0.6
<<<<<<< HEAD
2018.2
Jun 14 2018
20:41:02
C:/Users/Sergaljerk/WSU-CPTE/Project5.3/Project5.3.sim/sim_1/behav/xsim/glbl.v,1535184974,verilog,,,,glbl,,,,,,,,
C:/Users/Sergaljerk/WSU-CPTE/Project5.3/Project5.3.srcs/sim_1/new/clk_testbench.v,1535184974,verilog,,,,clk_testbench,,,,,,,,
C:/Users/Sergaljerk/WSU-CPTE/Project5.3/Project5.3.srcs/sources_1/new/clkdiv.v,1535184974,verilog,,C:/Users/Sergaljerk/WSU-CPTE/Project5.3/Project5.3.srcs/sources_1/new/dff.v,,clkdiv,,,,,,,,
C:/Users/Sergaljerk/WSU-CPTE/Project5.3/Project5.3.srcs/sources_1/new/dff.v,1535184974,verilog,,C:/Users/Sergaljerk/WSU-CPTE/Project5.3/Project5.3.srcs/sim_1/new/clk_testbench.v,,dff,,,,,,,,
=======
2017.4
Dec 15 2017
21:07:18
C:/Users/Sergaljerk/Project5.3/Project5.3.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sergaljerk/Project5.3/Project5.3.srcs/sim_1/new/clk_testbench.v,1532565969,verilog,,,,clk_testbench,,,,,,,,
C:/Users/Sergaljerk/Project5.3/Project5.3.srcs/sources_1/new/clkdiv.v,1532565925,verilog,,C:/Users/Sergaljerk/Project5.3/Project5.3.srcs/sources_1/new/dff.v,,clkdiv,,,,,,,,
C:/Users/Sergaljerk/Project5.3/Project5.3.srcs/sources_1/new/dff.v,1532563736,verilog,,C:/Users/Sergaljerk/Project5.3/Project5.3.srcs/sim_1/new/clk_testbench.v,,dff,,,,,,,,
>>>>>>> master
