
State Machine - |top_module|edge_detec:EdgeDetection|c_reg
Name c_reg.c_wait c_reg.c4 c_reg.c3 c_reg.c2 c_reg.c1 c_reg.c0 c_reg.c_rst 
c_reg.c_rst 0 0 0 0 0 0 0 
c_reg.c0 0 0 0 0 0 1 1 
c_reg.c1 0 0 0 0 1 0 1 
c_reg.c2 0 0 0 1 0 0 1 
c_reg.c3 0 0 1 0 0 0 1 
c_reg.c4 0 1 0 0 0 0 1 
c_reg.c_wait 1 0 0 0 0 0 1 

State Machine - |top_module|filter_medium:FilterMedian|c_reg
Name c_reg.c0 c_reg.c_wait c_reg.c8 c_reg.c7 c_reg.c6 c_reg.c5 c_reg.c4 c_reg.c3 c_reg.c2 c_reg.c1 c_reg.c_rst 
c_reg.c_rst 0 0 0 0 0 0 0 0 0 0 0 
c_reg.c1 0 0 0 0 0 0 0 0 0 1 1 
c_reg.c2 0 0 0 0 0 0 0 0 1 0 1 
c_reg.c3 0 0 0 0 0 0 0 1 0 0 1 
c_reg.c4 0 0 0 0 0 0 1 0 0 0 1 
c_reg.c5 0 0 0 0 0 1 0 0 0 0 1 
c_reg.c6 0 0 0 0 1 0 0 0 0 0 1 
c_reg.c7 0 0 0 1 0 0 0 0 0 0 1 
c_reg.c8 0 0 1 0 0 0 0 0 0 0 1 
c_reg.c_wait 0 1 0 0 0 0 0 0 0 0 1 
c_reg.c0 1 0 0 0 0 0 0 0 0 0 1 

State Machine - |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|present_state
Name present_state.s_ACKNOWLEDGE present_state.s_ERASE present_state.s_WRITE_NEXT_BYTE present_state.s_WRITE present_state.s_CHECK_WRITE present_state.s_READ_NEXT_BYTE present_state.s_READ present_state.s_CHECK_READ present_state.s_WAIT 
present_state.s_WAIT 0 0 0 0 0 0 0 0 0 
present_state.s_CHECK_READ 0 0 0 0 0 0 0 1 1 
present_state.s_READ 0 0 0 0 0 0 1 0 1 
present_state.s_READ_NEXT_BYTE 0 0 0 0 0 1 0 0 1 
present_state.s_CHECK_WRITE 0 0 0 0 1 0 0 0 1 
present_state.s_WRITE 0 0 0 1 0 0 0 0 1 
present_state.s_WRITE_NEXT_BYTE 0 0 1 0 0 0 0 0 1 
present_state.s_ERASE 0 1 0 0 0 0 0 0 1 
present_state.s_ACKNOWLEDGE 1 0 0 0 0 0 0 0 1 

State Machine - |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state
Name present_state.s_ACKNOWLEDGE present_state.s_WRITE present_state.s_READ present_state.s_WAIT_COMMAND present_state.s_RESET 
present_state.s_RESET 0 0 0 0 0 
present_state.s_WAIT_COMMAND 0 0 0 1 1 
present_state.s_READ 0 0 1 0 1 
present_state.s_WRITE 0 1 0 0 1 
present_state.s_ACKNOWLEDGE 1 0 0 0 1 

State Machine - |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state
Name present_state.s_ACKNOWLEDGE present_state.s_CHECK_ERASE_DONE present_state.s_ERASE_WAIT_COMPLETED present_state.s_ERASE_CYCLE_DELAY present_state.s_ERASE_CYCLE present_state.s_ERASE_CHIP present_state.s_ERASE_SECTOR present_state.s_CHECK_WRITE_COMPLETE present_state.s_WAIT_UNTIL_WRITTEN present_state.s_WRITE_CYCLE_DELAY present_state.s_WRITE_CYCLE present_state.s_CHECK_MEMORY_CONTENTS present_state.s_READ_BEFORE_WRITE present_state.s_READ present_state.s_WAIT_COMMAND 
present_state.s_WAIT_COMMAND 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
present_state.s_READ 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
present_state.s_READ_BEFORE_WRITE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
present_state.s_CHECK_MEMORY_CONTENTS 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
present_state.s_WRITE_CYCLE 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
present_state.s_WRITE_CYCLE_DELAY 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
present_state.s_WAIT_UNTIL_WRITTEN 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
present_state.s_CHECK_WRITE_COMPLETE 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
present_state.s_ERASE_SECTOR 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
present_state.s_ERASE_CHIP 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
present_state.s_ERASE_CYCLE 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
present_state.s_ERASE_CYCLE_DELAY 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
present_state.s_ERASE_WAIT_COMPLETED 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.s_CHECK_ERASE_DONE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.s_ACKNOWLEDGE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_next
Name m_next.010000000 m_next.000010000 m_next.000001000 m_next.000000001 
m_next.000000001 0 0 0 0 
m_next.000001000 0 0 1 1 
m_next.000010000 0 1 0 1 
m_next.010000000 1 0 0 1 

State Machine - |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_state
Name m_state.100000000 m_state.010000000 m_state.001000000 m_state.000100000 m_state.000010000 m_state.000001000 m_state.000000100 m_state.000000010 m_state.000000001 
m_state.000000001 0 0 0 0 0 0 0 0 0 
m_state.000000010 0 0 0 0 0 0 0 1 1 
m_state.000000100 0 0 0 0 0 0 1 0 1 
m_state.000001000 0 0 0 0 0 1 0 0 1 
m_state.000010000 0 0 0 0 1 0 0 0 1 
m_state.000100000 0 0 0 1 0 0 0 0 1 
m_state.001000000 0 0 1 0 0 0 0 0 1 
m_state.010000000 0 1 0 0 0 0 0 0 1 
m_state.100000000 1 0 0 0 0 0 0 0 1 

State Machine - |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_next
Name i_next.111 i_next.101 i_next.010 i_next.000 
i_next.000 0 0 0 0 
i_next.010 0 0 1 1 
i_next.101 0 1 0 1 
i_next.111 1 0 0 1 

State Machine - |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_state
Name i_state.111 i_state.101 i_state.011 i_state.010 i_state.001 i_state.000 
i_state.000 0 0 0 0 0 0 
i_state.001 0 0 0 0 1 1 
i_state.010 0 0 0 1 0 1 
i_state.011 0 0 1 0 0 1 
i_state.101 0 1 0 0 0 1 
i_state.111 1 0 0 0 0 1 

State Machine - |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|s_pixel_buffer
Name s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL s_pixel_buffer.STATE_2_READ_BUFFER s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL s_pixel_buffer.STATE_0_IDLE 
s_pixel_buffer.STATE_0_IDLE 0 0 0 0 
s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL 0 0 1 1 
s_pixel_buffer.STATE_2_READ_BUFFER 0 1 0 1 
s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL 1 0 0 1 

State Machine - |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 
