# Reading pref.tcl
# do top_level_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/nourn/Desktop/VHDL/lab3/top_level.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:44:46 on Jan 30,2024
# vcom -reportprogress 300 -93 -work work C:/Users/nourn/Desktop/VHDL/lab3/top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_level
# -- Compiling architecture rtl of top_level
# End time: 11:44:46 on Jan 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.top_level
# vsim work.top_level 
# Start time: 11:45:03 on Jan 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top_level(rtl)
add wave -position end sim:/top_level/*
do ../../test.do.txt
# Break key hit
# Simulation stop requested.
do ../../test.do.txt
# GetModuleFileName: The specified module could not be found.
# 
# 
# A time value could not be extracted from the current line
do ../../test.do.txt
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work C:/Users/nourn/Desktop/VHDL/lab3/top_level.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:56 on Jan 30,2024
# vcom -reportprogress 300 -work work C:/Users/nourn/Desktop/VHDL/lab3/top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_level
# -- Compiling architecture rtl of top_level
# End time: 12:30:56 on Jan 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../../test.do.txt
# Loading work.top_level(rtl)
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break key hit
# Simulation stop requested.
vcom -reportprogress 300 -work work C:/Users/nourn/Desktop/VHDL/lab3/top_level.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:44 on Jan 30,2024
# vcom -reportprogress 300 -work work C:/Users/nourn/Desktop/VHDL/lab3/top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_level
# -- Compiling architecture rtl of top_level
# End time: 12:33:44 on Jan 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../../test.do.txt
# Loading work.top_level(rtl)
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break key hit
# Simulation stop requested.
# End time: 12:35:27 on Jan 30,2024, Elapsed time: 0:50:24
# Errors: 0, Warnings: 0
