{"Source Block": ["hdl/library/axi_generic_adc/axi_generic_adc.v@80:90@HdlIdDef", "wire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n"], "Clone Blocks": [["hdl/library/axi_ad5766/axi_ad5766.v@111:121", "\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@109:119", "  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  // internal registers\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@116:126", "\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@119:129", "  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n\n  wire up_clk;\n  wire up_rstn;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@127:137", "  wire            vdma_rst;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@79:89", "wire [13:0] up_waddr_s;\nwire [13:0] up_raddr_s;\n\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@112:122", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@112:122", "  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n  wire                                  trigger_s;\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@111:121", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n"], ["hdl/library/axi_adrv9001/axi_adrv9001.v@213:223", "  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [15:0]  rx1_data_i;\n  wire    [15:0]  rx1_data_q;\n  wire            rx1_data_valid;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@122:132", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@108:118", "  wire                    up_adc_or_s;\n  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@119:129", "  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n"], ["hdl/library/axi_ad9783/axi_ad9783.v@115:125", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@79:89", "  input       [ 2:0]      s_axi_arprot);\n\n  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n"], ["hdl/library/data_offload/data_offload.v@161:171", "  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n\n  wire                                        src_clk;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@84:94", "wire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@110:120", "  input                                 ctrl_mem_reset);\n\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@92:102", "  wire            mmcm_rst;\n  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@120:130", "  wire    [ 31:0]                       up_wdata_s;\n  wire                                  up_rreq_s;\n  wire    [ 13:0]                       up_raddr_s;\n  wire    [ 31:0]                       up_rdata_s[8:0];\n  wire                                  up_rack_s[8:0];\n  wire                                  up_wack_s[8:0];\n  wire    [ 31:0]                       adc_start_code;\n  wire                                  adc_sync;\n\n  // signal name changes\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@82:92", "// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@121:131", "  wire            delay_locked_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@81:91", "\n// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@117:127", "  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@120:130", "  wire    [ 15:0]   dac_data_15_s;\n  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n"], ["hdl/library/data_offload/data_offload.v@160:170", "  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@121:131", "  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@94:104", "\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@93:103", "  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_adrv9001/axi_adrv9001.v@210:220", "\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_ad9783/axi_ad9783.v@116:126", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk  = s_axi_aclk;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@109:119", "  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@115:125", "\n\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n"], ["hdl/library/axi_adrv9001/axi_adrv9001.v@212:222", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [15:0]  rx1_data_i;\n  wire    [15:0]  rx1_data_q;\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@110:120", "  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  // internal registers\n\n"], ["hdl/library/axi_adrv9001/axi_adrv9001.v@211:221", "  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [15:0]  rx1_data_i;\n"], ["hdl/library/axi_ad9671/axi_ad9671.v@119:129", "  wire    [ 13:0]                       up_waddr_s;\n  wire    [ 31:0]                       up_wdata_s;\n  wire                                  up_rreq_s;\n  wire    [ 13:0]                       up_raddr_s;\n  wire    [ 31:0]                       up_rdata_s[8:0];\n  wire                                  up_rack_s[8:0];\n  wire                                  up_wack_s[8:0];\n  wire    [ 31:0]                       adc_start_code;\n  wire                                  adc_sync;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@144:154", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@107:117", "  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9783/axi_ad9783.v@113:123", "  wire    [ 15:0]   dac_data_b3_s;\n  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n"], ["hdl/library/axi_adrv9001/axi_adrv9001.v@209:219", "  localparam NUM_LANES = CMOS_LVDS_N ? 5 : 3;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@118:128", "  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n\n  wire up_clk;\n"], ["hdl/library/data_offload/data_offload.v@162:172", "  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n\n  wire                                        src_clk;\n  wire                                        src_rstn;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@107:117", "  wire            clk;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire   [ 13:0]  up_raddr_s;\n  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n"], ["hdl/library/axi_ad9783/axi_ad9783.v@114:124", "  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/data_offload/data_offload.v@163:173", "  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n\n  wire                                        src_clk;\n  wire                                        src_rstn;\n  wire                                        dst_clk;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@122:132", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_pulse_gen/axi_pulse_gen.v@79:89", "  wire            clk;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@129:139", "  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            hdmi_csc_bypass_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@105:115", "  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@80:90", "\n  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n  wire                    up_rack_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@91:101", "  wire            up_rstn;\n  wire            mmcm_rst;\n  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@128:138", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@117:127", "  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@118:128", "  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@123:133", "  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@106:116", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@85:95", "wire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@81:91", "  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n  wire                    up_rack_s;\n  wire                    hdmi_edge_sel_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@143:153", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/data_offload/data_offload.v@159:169", "  // internal signals\n  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@83:93", "\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@120:130", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@95:105", "  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [ 1:0]  up_status_pn_err_s;\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@108:118", "  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@142:152", "  wire            up_drp_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n"]], "Diff Content": {"Delete": [[85, "wire        up_wr_s;\n"]], "Add": []}}