{"vcs1":{"timestamp_begin":1738062018.023731945, "rt":0.24, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1738062018.332132348, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1738062018.630056843, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738062017.795634401}
{"VCS_COMP_START_TIME": 1738062017.795634401}
{"VCS_COMP_END_TIME": 1738062018.830999912}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150356}}
