#VERSION#
1.06
#POITUPLE#
1
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
1
0
0
0
../src/MUX4to1_32b.v
M32b4to1
2
32
23
23
#POITUPLE#
2
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
M32b4to1
<signalCorrelation-vector>
0
0
0
1
2
0
0
0
../src/MUX4to1_32b.v
M32b4to1
19
27
28
28
#POITUPLE#
3
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
M32b4to1
<signalCorrelation-vector>
0
0
0
1
3
0
0
0
../src/MUX4to1_32b.v
M32b4to1
20
28
29
29
#POITUPLE#
4
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
M32b4to1
<signalCorrelation-vector>
0
0
0
1
4
0
0
0
../src/MUX4to1_32b.v
M32b4to1
20
28
30
30
#POITUPLE#
5
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
M32b4to1
<signalCorrelation-vector>
0
0
0
1
5
0
0
0
../src/MUX4to1_32b.v
M32b4to1
20
28
31
31
#POITUPLE#
6
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
6
0
0
0
../src/MUX2to1_32b.v
M32b2to1
2
32
21
21
#POITUPLE#
7
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
M32b2to1
<signalCorrelation-vector>
0
0
0
1
7
0
0
0
../src/MUX2to1_32b.v
M32b2to1
18
26
26
26
#POITUPLE#
8
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
M32b2to1
<signalCorrelation-vector>
0
0
0
1
8
0
0
0
../src/MUX2to1_32b.v
M32b2to1
18
26
27
27
#POITUPLE#
9
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
9
0
0
0
../src/Pooling.v
PL
4
19
45
45
#POITUPLE#
10
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
10
0
0
0
../src/Pooling.v
PL
4
11
45
45
#POITUPLE#
11
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
11
0
0
0
../src/Pooling.v
PL
4
29
48
48
#POITUPLE#
12
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
12
0
0
0
../src/Pooling.v
PL
4
11
48
48
#POITUPLE#
13
11
2
1
0
0
0
11
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
13
0
0
0
../src/Decoder.v
DC
4
18
38
38
#POITUPLE#
14
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
14
0
0
0
../src/Controller.v
CTRL
6
9
67
67
#POITUPLE#
15
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
15
0
0
0
../src/top.v
M32b4to1
13
20
141
141
#POITUPLE#
16
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
16
0
0
0
../src/top.v
M32b2to1
13
17
148
148
#POITUPLE#
17
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
17
0
0
0
../src/Adder.v
AD
1
4
28
40
#POITUPLE#
18
11
2
1
0
0
0
11
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
18
0
0
0
../src/Decoder.v
DC
1
4
55
59
#POITUPLE#
19
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
19
0
0
0
../src/Controller.v
CTRL
1
4
448
991
#MESSAGETUPLE#
0
1
1
PRT_NR_DFRG
Warning
"Port 'Data_out' with range (31 to 0) is re-declared with a different range (15 to 0)"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
2
2
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in module/design-unit 'M32b4to1'. Length of RHS is greater than LHS. LHS 'Data_out' (unsigned) - 16 bit(s), RHS 'Data_in1' (unsigned) - 32 bit(s). 16 most significant bit(s) will be lost."
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
3
3
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in module/design-unit 'M32b4to1'. Length of RHS is greater than LHS. LHS 'Data_out' (unsigned) - 16 bit(s), RHS 'Data_in2' (unsigned) - 32 bit(s). 16 most significant bit(s) will be lost."
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
4
4
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in module/design-unit 'M32b4to1'. Length of RHS is greater than LHS. LHS 'Data_out' (unsigned) - 16 bit(s), RHS 'Data_in3' (unsigned) - 32 bit(s). 16 most significant bit(s) will be lost."
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
5
5
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in module/design-unit 'M32b4to1'. Length of RHS is greater than LHS. LHS 'Data_out' (unsigned) - 16 bit(s), RHS 'Data_in4' (unsigned) - 32 bit(s). 16 most significant bit(s) will be lost."
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
6
6
PRT_NR_DFRG
Warning
"Port 'Data_out' with range (31 to 0) is re-declared with a different range (15 to 0)"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
7
7
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in module/design-unit 'M32b2to1'. Length of RHS is greater than LHS. LHS 'Data_out' (unsigned) - 16 bit(s), RHS 'Data_in1' (unsigned) - 32 bit(s). 16 most significant bit(s) will be lost."
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
8
8
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in module/design-unit 'M32b2to1'. Length of RHS is greater than LHS. LHS 'Data_out' (unsigned) - 16 bit(s), RHS 'Data_in2' (unsigned) - 32 bit(s). 16 most significant bit(s) will be lost."
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
9
9
SEQ_NR_BLKA
Warning
"Blocking assignment encountered in a sequential block"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
10
10
REG_NR_RDBA
Warning
"Register 'counter', assigned using blocking assignment, is being read before getting assigned"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
11
11
SEQ_NR_BLKA
Warning
"Blocking assignment encountered in a sequential block"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
12
12
REG_NR_RDBA
Warning
"Register 'counter', assigned using blocking assignment, is being read before getting assigned"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
13
13
SEQ_NR_BLKA
Warning
"Blocking assignment encountered in a sequential block"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
14
14
IDN_NR_VKYW
Warning
"Verilog reserved word 'END' used as an identifier or label"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
15
15
INS_MS_PSIZ
Error
"Port 'Data_out' has size mismatch between module instantiation and declaration, '32' bits at instantiation and '16' bits at declaration"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
16
16
INS_MS_PSIZ
Error
"Port 'Data_out' has size mismatch between module instantiation and declaration, '32' bits at instantiation and '16' bits at declaration"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
17
17
LAT_NR_BLAS
Warning
"In module/design-unit Adder, latch is assigned by blocking assignments"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
18
18
LAT_NR_BLAS
Warning
"In module/design-unit Decoder, latch is assigned by blocking assignments"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
19
19
LAT_NR_BLAS
Warning
"In module/design-unit Controller, latch is assigned by blocking assignments"
0
<label>

<waivers>
0
0
1
#MODULETUPLE#
1
MUX2to1_16b
1
1
#MODULETUPLE#
2
PE
3
2
3
4
#MODULETUPLE#
3
Adder
1
5
#MODULETUPLE#
4
Relu
1
6
#MODULETUPLE#
5
MUX4to1_32b
1
7
#MODULETUPLE#
6
MUX2to1_32b
1
8
#MODULETUPLE#
7
Truncate
1
9
#MODULETUPLE#
8
Pooling
1
10
#MODULETUPLE#
9
Decoder
1
11
#MODULETUPLE#
10
Controller
1
12
#INSTANCETUPLE#
1
M16b2to1
1
#INSTANCETUPLE#
2
PE1
2
#INSTANCETUPLE#
3
PE2
2
#INSTANCETUPLE#
4
PE3
2
#INSTANCETUPLE#
5
AD
3
#INSTANCETUPLE#
6
RL
4
#INSTANCETUPLE#
7
M32b4to1
5
#INSTANCETUPLE#
8
M32b2to1
6
#INSTANCETUPLE#
9
TRC
7
#INSTANCETUPLE#
10
PL
8
#INSTANCETUPLE#
11
DC
9
#INSTANCETUPLE#
12
CTRL
10
<source-checksums>
0
<tag-category>
0
<tag-defenition>
19

23

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle to its original value at any point of time.
ARY_IS_OOBI
20
   A bit/part select reference in an expression has an index specification
   outside of the defined range of the variable.
   This can lead to unexpected results. It is
   recommended that this reference be modified such that the index/subrange
   falls within the defined range.
   The following code illustrates the problem.
   module test1 (a, b, out1);
   input [3:0] a;
   input [3:0] b;
   output out1;
   wire [3:0] a;
   reg [2:0] out1;
   wire [2:-1] q;
   wire [2:-4] w;
   always @(a or b)
       out1 = q[4] & b[3];
       assign a[3] = out1[3];
     assign q = w[1+:3];
   endmodule
   In the above code, 'q[4]' and 'out1[3]' are used, which are outside the defined range.
ASG_IS_XRCH
12
   A reachable X assignment was detected in the design.
   If the X assignment is reachable, it will become
   an active X source. 'X' source present in the design can lead to unexpected functionality.

   The following examples illustrates this problem:
   always @(port_a or port_b or port_c or port_d)
   casez(port_d)
       2'b00: port_e = port_a;
       2'b01: port_e = port_b;
       2'b10: port_e = port_c;
       2'b11: port_e = 4'b00xx;
   endcase
BLK_NO_RCHB
20
   Unreachable block statement was detected. This needs to be reviewed to determine if this is intentional or undesired. RTL needs to be modified accordingly.
   The following example illustrates the issue:

   module blkif (out, a, b);
   input a, b;
   output out;
   reg out;
   wire sel;
   assign sel = 1'b1;
   always @(sel or a or b)
   begin
   if (sel)
       out <= a;
   else
       out <= b;
   end
  endmodule
  In the given example, a violation is reported as 'sel' has a 
  a constant value due to which one branch of the 'if' block is not reachable.

BUS_IS_CONT
8
   The specified bus has multiple drivers which can
   be active simultaneously. This may lead to signal/register
   having undefined/unexpected value.

   The following example illustrates the problem:
   assign sig_a = var_a;
   assign sig_a = var_b;
   In the above example, 'sig_a' is multiply driven.
BUS_IS_FLOT
21
   A bus without any driver was detected. This could be unintentional and can lead to unexpected functionality. 

   Following example illustrates this scenario:
   module mod_a(port_a, port_b, port_c, reg_a, reg_b, reg_c);
       input [1:0] port_a, port_b, port_c;
       output [1:0] reg_a, reg_b, reg_c;
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;

       assign wire_a = port_a;
       assign reg_a = wir_a;
       assign reg_b = wir_b;

   endmodule

   reg_b is a floating bus. 
   Design needs to be remodelled to avoid this problem.
CAS_IS_DFRC
31
   The case statement has a default case which is reachable. This could be a result of an incompletely specified case.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 3'b000;
       else
           state <= next;
   always @(state)
   begin
   case(state)
       3'b000: 
           next = 3'b001;
       3'b001: 
           if (en)
               next = 3'b010;
           else
               next = 3'b011;
       3'b010: 
               next = 3'b100;
       3'b011: 
               next = 3'b101;
       default:
               next = 3'bxxx;
   endcase
   end
   endmodule
CAS_NO_PRIO
16
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'priority' keyword, does not have all the cases covered. 
   The following example illustrates this problem:
   module mod_a (port_a, port_b, port_c);
       input [3:0] port_a;
       input [1:0] port_c;
       output port_b;
       reg port_b;
       always @(port_c)
       begin
           priority case(port_c)
           2'b01 : port_b = port_a[1];
           2'b10 : port_b = port_a[2];
           2'b11 : port_b = port_a[3];
       endcase
       end
   endmodule
CAS_NO_UNIQ
18
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'unique' keyword, has more than one case item that matches the
   case expression.
   The following example illustrates this problem:
   reg  [3:0]  reg_a;
   always @(posedge clk)
   begin
       reg_a = 12;
       unique case ( reg_a )
       6, 12, 14:  out_a = 32'd10012;
       2, 6, 7:    out_a = 32'd10015;
       3, 12, 10:  out_a = 32'd50009;
       default:    out_a = 32'd0;
   endcase
   end

   In the above code example, 'reg_a' is used as the case expression in a
   'unique case' statement, where two of the case item expressions are 12.
   It is recommended that case item expressions are mutually exclusive.
EXP_IS_OVFL
20
   Arithmetic operation results in overflow of bits leading to potential loss of data.
   The following example illustrates the problem:

   module mod_a();
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;
       assign wir_a = reg_a + 2'd2;
       assign wir_b = reg_b + 2'b11;
       assign wir_c = reg_c - 2'b11;
   endmodule

   In the above code, 2-bit wires, wir_a, wir_b, wir_c                
   are being assigned a value that can be greater than
   the maximum value that it can hold. This can lead to loss
   of bits. 
   Remodel the design to avoid this violation.
FSM_IS_DLCK
45
   A deadlock situation has been detected for a state of the FSM. This can occur if either
   there is no outgoing edge from the current state or the condition of the outgoing edge
   cannot be met. To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (din, a_rst, clk, z_o);
      input  din, a_rst,clk;
      output z_o;
      reg z_o;
      parameter [1:0] s0=0, s1=1, s2=2;
      reg [1:0] ps, ns;
      // sequential block
      always @ (posedge clk or posedge a_rst)
      begin: seq_block
         if (a_rst)
            ps = s0;
         else
            ps = ns;
      end

      // combinational block
      always @ (ps or din)
      begin: comb_block
         ns  = s0;
         z_o = 1'b1;
         case (ps)
           s0: begin
             z_o = 1'b0;
              end
           s1: begin
                if (din == 1'b0)
                   ns = s0;
                else
                   ns = s2;
              end
           s2: begin
                if (din == 1'b1)
                   ns = s1;
                else
                   ns = s0;
              end
         endcase
      end
   endmodule
   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported.
FSM_IS_LLCK
62
   Livelock condition detected for the FSM. The states of the processes involved in this
   condition constantly change with regard to one another but do not progress to some other state.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (err, ack,req, clk, rst);
   output err;
   output [3:0] ack;
   input [3:0] req;
   input clk, rst;
   reg err;
   reg [3:0] ack;
   reg [2:0] state, next;
   integer i;
   always @(posedge clk)
      if (rst)
        state <= 3'b000;
      else
        state <= next;
   always @(state or req)
   begin
      next = 3'bxxx;
      err = 0;
      ack = 0;
    case(state)
           3'b000: begin
                  case(req)
                     4'b0001 : next = 3'b001;
                     default : next = 3'b000;
                 endcase
                 end
           3'b001: begin
                  case(req)
                     4'b0010 : next = 3'b010;
                     default : next = 3'b001;
                 endcase
                 ack[0] = 1;
                 ack[1] = 1;
               end
           3'b010: begin
                  case(req)
                     4'b0100 : next = 3'b011;
                 endcase
                 ack[1] = 1;
                 ack[2] = 1;
               end
           3'b011: begin
                  case(req)
                     4'b1000 : next = 3'b100; // missing default statement
                 endcase
                 ack[3] = 1;
               end
           3'b100: begin
                  case(req)
                     4'b0000 : next = 3'b000;
                     default : next = 3'b100;
                 endcase
                 err = 1;
                 end
      endcase
      end
   endmodule
   In the given example, a Livelock is detected at state 3'b011 and a violation is reported.
FSM_NO_MTRN
36
   An unreachable consequent transition in a FSM has been detected. There is no 
   scenario where the mentioned source state will move to the first target state 
   and then to the next target state in sequence.

   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 2'b00;
       else
           state <= next;
   always @(state)
   begin
   case(state)
          2'b00: 
            next = 2'b01;
           2'b01: 
             if (en)
                 next = 2'b10;
             else
                 next = 2'b11;
           2'b10: 
             next = 2'b11;
           2'b11: 
             next = 2'b00;
           default:
             next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 and then to 2'b11 is unreachable.
FSM_NO_RCHB
33
   There are unreachable states in the specified FSM. The unreachable
   states may create extra states that were not intended.
   The tool is unable to perform analysis for reachable states if variables
   are used in the combinational logic for the next state computations
   and therefore, takes a pessimistic approach.

   params FSMURS { fsm_states_in_default_clause="no/yes" }
   The default value for this parameter is 'no'.
   By default, the states that can only be reached from the default clause
   of the case statement are not considered for next state computations
   and are reported as unreachable states in the FSM.
   When the value of the parameter is set to 'yes', the tool
   considers the states in the default clause of the case statement as
   reachable.

   The following code illustrates the occurrence of FSMURS

   pro_comb : process (fsm, d)
   begin
       case fsm is
         when State_0 =>
             z <= '0';
             next_fsm <= State_1;
         when State_1 =>
             z <= '1';
             next_fsm <= State_0;
         when State_2 =>
             z <= d;
             next_fsm <= State_0;
       end case;
   end process pro_comb;
   In the above code,'State_2' is reported as an unreachable state because
  there is no path to this state from any other valid state in the FSM.
FSM_NO_TRRN
33
   An unreachable transition in a FSM has been detected. There is no scenario where the mentioned source state will move to the mentioned target state.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [1:0] state, next;
   wire en;
   always @(posedge clk)
      if (rst)
        state <= 2'b00;
      else
        state <= next;
   always @(state)
   begin
   case(state)
           2'b00: 
             next = 2'b01;
           2'b01: 
               if (en)
                   next = 2'b10;
               else
                   next = 2'b11;
           2'b10: 
               next = 2'b11;
           2'b11: 
               next = 2'b00;
           default:
               next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 is unreachable. 
SIG_IS_DLCK
46
   A deadlock situation has been detected for a signal.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   
   module FSM (din, a_rst, clk, z_o);
     input  din, a_rst,clk;
     output z_o;
     reg z_o;
     parameter [1:0] s0=0, s1=1, s2=2;
     reg [1:0] ps, ns;
     // sequential block
     always @ (posedge clk or posedge a_rst)
     begin: seq_block
       if (a_rst)
          ps = s0;
       else
          ps = ns;
     end

     // combinational block
     always @ (ps or din)
     begin: comb_block
        ns  = s0;
        z_o = 1'b1;
        case (ps)
          s0: begin
           z_o = 1'b0;
              end
          s1: begin
                if (din == 1'b0)
                  ns = s0;
                else
                  ns = s2;
              end
          s2: begin
                if (din == 1'b1)
                  ns = s1;
                else
                 ns = s0;
             end
           endcase
         end
    endmodule

   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported
SIG_IS_STCK
17
   A logic element stuck at a constant value has been detected. There is no design scenario where the logic element will get any other value. 
   The following example illustrates this scenario

   module mod_a(clk, rst, port_a, port_b);
      input clk, rst, port_a;
      output port_b;
      reg port_b;
      always @(posedge clk or negedge rst)
      begin
      if (!rst)
          port_b = 1'b1;
      else
          port_b = port_a | 1'b1;
      end
   endmodule
   In this example 'port_b' is always stuck at '1'b1'. 
   To avoid this violation, modify the RTL.
SIG_NO_TGFL
24
   The signal has not toggled from 1 to 0. Modify the RTL and rerun the design.
   Consider the given example:
   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle from 1 to 0 at any point of time.
SIG_NO_TGRS
25
   The signal has not toggled from 0 to 1. Modify the RTL and rerun the design.
   Consider the given example:

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for LSB of count1, in which
   the signal does not toggle from 0 to1 at any point of time.
<superLintPoiType-tagAndMessage>
19
ARITHMETIC_OVERFLOW
EXP_IS_OVFL
Arithmetic overflow failure found.
CONTENTION_BUS
BUS_IS_CONT
Contention bus failure found in bus "%1".
DEAD_CODE
BLK_NO_RCHB
The block is not reachable.
DEFAULT_CASE
CAS_IS_DFRC
A reachable default case was found.
FLOATING_BUS
BUS_IS_FLOT
Floating bus failure found in bus "%1".
FSM_MULTI_TRANS_COVER
FSM_NO_MTRN
Unreachable consequence transitions (%d1->%d2->%d3) found in the FSM "%1".
FSM_STATE_COVER
FSM_NO_RCHB
Unreachable states found (%d) in the FSM "%1".
FSM_STATE_DEADLOCK
FSM_IS_DLCK
A deadlock situation was found (%d) for a state of the FSM "%1".
FSM_STATE_LIVELOCK
FSM_IS_LLCK
Livelock condition found (%d) in the FSM "%1".
FSM_TRANS_COVER
FSM_NO_TRRN
Unreachable transitions found (%d1->%d2) in the FSM "%1".
OUT_OF_BOUND_INDEXING
ARY_IS_OOBI
Out-of-bound indexing failure found.
PRIORITY_CASE
CAS_NO_PRIO
Priority case failure found.
SIGNALS_DEADLOCK_SIGNALS
SIG_IS_DLCK
The signal "%1" is a deadlock signal.
SIGNALS_STUCKAT
SIG_IS_STCK
The signal "%1" is stuck-at %s.
SIGNALS_TOGGLE_FALL
SIG_NO_TGFL
The signal "%1" has not toggled from 1 to 0.
SIGNALS_TOGGLE_RISE
SIG_NO_TGRS
The signal "%1" has not toggled from 0 to 1.
SIGNALS_TOGGLE_STABLE
SIG_NO_TGST
The signal "%1" has not toggled stable.
UNIQUE_CASE
CAS_NO_UNIQ
Unique case failure found.
X_ASSIGNMENT
ASG_IS_XRCH
A reachable x-assignment was found.
<top-model-name>
top
<progress-events>
0
<alias-tag>
0
<tag-mode>
0
<property-category-is-enabled>
0
<hal-category-is-enabled>
0
<candidate-merged-group>
36
Error$msg$../src/top.v141141
../src/top.v
141
141

Error
3
1
15
Error$msg$../src/top.v148148
../src/top.v
148
148

Error
3
1
16
Error$msg$INS_MS_PSIZ../src/top.v141141
../src/top.v
141
141
INS_MS_PSIZ
Error
1
1
15
Error$msg$INS_MS_PSIZ../src/top.v148148
../src/top.v
148
148
INS_MS_PSIZ
Error
1
1
16
Warning$msg$../src/Adder.v2840
../src/Adder.v
28
40

Warning
3
1
17
Warning$msg$../src/Controller.v6767
../src/Controller.v
67
67

Warning
3
1
14
Warning$msg$../src/Controller.v448991
../src/Controller.v
448
991

Warning
3
1
19
Warning$msg$../src/Decoder.v3838
../src/Decoder.v
38
38

Warning
3
1
13
Warning$msg$../src/Decoder.v5559
../src/Decoder.v
55
59

Warning
3
1
18
Warning$msg$../src/MUX2to1_32b.v2121
../src/MUX2to1_32b.v
21
21

Warning
3
1
6
Warning$msg$../src/MUX2to1_32b.v2626
../src/MUX2to1_32b.v
26
26

Warning
3
1
7
Warning$msg$../src/MUX2to1_32b.v2727
../src/MUX2to1_32b.v
27
27

Warning
3
1
8
Warning$msg$../src/MUX4to1_32b.v2323
../src/MUX4to1_32b.v
23
23

Warning
3
1
1
Warning$msg$../src/MUX4to1_32b.v2828
../src/MUX4to1_32b.v
28
28

Warning
3
1
2
Warning$msg$../src/MUX4to1_32b.v2929
../src/MUX4to1_32b.v
29
29

Warning
3
1
3
Warning$msg$../src/MUX4to1_32b.v3030
../src/MUX4to1_32b.v
30
30

Warning
3
1
4
Warning$msg$../src/MUX4to1_32b.v3131
../src/MUX4to1_32b.v
31
31

Warning
3
1
5
Warning$msg$../src/Pooling.v4545
../src/Pooling.v
45
45

Warning
3
2
9
10
Warning$msg$../src/Pooling.v4848
../src/Pooling.v
48
48

Warning
3
2
11
12
Warning$msg$ASG_MS_RTRU../src/MUX2to1_32b.v2626
../src/MUX2to1_32b.v
26
26
ASG_MS_RTRU
Warning
1
1
7
Warning$msg$ASG_MS_RTRU../src/MUX2to1_32b.v2727
../src/MUX2to1_32b.v
27
27
ASG_MS_RTRU
Warning
1
1
8
Warning$msg$ASG_MS_RTRU../src/MUX4to1_32b.v2828
../src/MUX4to1_32b.v
28
28
ASG_MS_RTRU
Warning
1
1
2
Warning$msg$ASG_MS_RTRU../src/MUX4to1_32b.v2929
../src/MUX4to1_32b.v
29
29
ASG_MS_RTRU
Warning
1
1
3
Warning$msg$ASG_MS_RTRU../src/MUX4to1_32b.v3030
../src/MUX4to1_32b.v
30
30
ASG_MS_RTRU
Warning
1
1
4
Warning$msg$ASG_MS_RTRU../src/MUX4to1_32b.v3131
../src/MUX4to1_32b.v
31
31
ASG_MS_RTRU
Warning
1
1
5
Warning$msg$IDN_NR_VKYW../src/Controller.v6767
../src/Controller.v
67
67
IDN_NR_VKYW
Warning
1
1
14
Warning$msg$LAT_NR_BLAS../src/Adder.v2840
../src/Adder.v
28
40
LAT_NR_BLAS
Warning
1
1
17
Warning$msg$LAT_NR_BLAS../src/Controller.v448991
../src/Controller.v
448
991
LAT_NR_BLAS
Warning
1
1
19
Warning$msg$LAT_NR_BLAS../src/Decoder.v5559
../src/Decoder.v
55
59
LAT_NR_BLAS
Warning
1
1
18
Warning$msg$PRT_NR_DFRG../src/MUX2to1_32b.v2121
../src/MUX2to1_32b.v
21
21
PRT_NR_DFRG
Warning
1
1
6
Warning$msg$PRT_NR_DFRG../src/MUX4to1_32b.v2323
../src/MUX4to1_32b.v
23
23
PRT_NR_DFRG
Warning
1
1
1
Warning$msg$REG_NR_RDBA../src/Pooling.v4545
../src/Pooling.v
45
45
REG_NR_RDBA
Warning
1
1
10
Warning$msg$REG_NR_RDBA../src/Pooling.v4848
../src/Pooling.v
48
48
REG_NR_RDBA
Warning
1
1
12
Warning$msg$SEQ_NR_BLKA../src/Decoder.v3838
../src/Decoder.v
38
38
SEQ_NR_BLKA
Warning
1
1
13
Warning$msg$SEQ_NR_BLKA../src/Pooling.v4545
../src/Pooling.v
45
45
SEQ_NR_BLKA
Warning
1
1
9
Warning$msg$SEQ_NR_BLKA../src/Pooling.v4848
../src/Pooling.v
48
48
SEQ_NR_BLKA
Warning
1
1
11
<id-to-merged-signature>
38
1
1
Warning$msg$PRT_NR_DFRG../src/MUX4to1_32b.v2323
../src/MUX4to1_32b.v
23
23
PRT_NR_DFRG
Warning
1
1
3
Warning$msg$../src/MUX4to1_32b.v2323
../src/MUX4to1_32b.v
23
23

Warning
3
2
1
Warning$msg$ASG_MS_RTRU../src/MUX4to1_32b.v2828
../src/MUX4to1_32b.v
28
28
ASG_MS_RTRU
Warning
1
2
3
Warning$msg$../src/MUX4to1_32b.v2828
../src/MUX4to1_32b.v
28
28

Warning
3
3
1
Warning$msg$ASG_MS_RTRU../src/MUX4to1_32b.v2929
../src/MUX4to1_32b.v
29
29
ASG_MS_RTRU
Warning
1
3
3
Warning$msg$../src/MUX4to1_32b.v2929
../src/MUX4to1_32b.v
29
29

Warning
3
4
1
Warning$msg$ASG_MS_RTRU../src/MUX4to1_32b.v3030
../src/MUX4to1_32b.v
30
30
ASG_MS_RTRU
Warning
1
4
3
Warning$msg$../src/MUX4to1_32b.v3030
../src/MUX4to1_32b.v
30
30

Warning
3
5
1
Warning$msg$ASG_MS_RTRU../src/MUX4to1_32b.v3131
../src/MUX4to1_32b.v
31
31
ASG_MS_RTRU
Warning
1
5
3
Warning$msg$../src/MUX4to1_32b.v3131
../src/MUX4to1_32b.v
31
31

Warning
3
6
1
Warning$msg$PRT_NR_DFRG../src/MUX2to1_32b.v2121
../src/MUX2to1_32b.v
21
21
PRT_NR_DFRG
Warning
1
6
3
Warning$msg$../src/MUX2to1_32b.v2121
../src/MUX2to1_32b.v
21
21

Warning
3
7
1
Warning$msg$ASG_MS_RTRU../src/MUX2to1_32b.v2626
../src/MUX2to1_32b.v
26
26
ASG_MS_RTRU
Warning
1
7
3
Warning$msg$../src/MUX2to1_32b.v2626
../src/MUX2to1_32b.v
26
26

Warning
3
8
1
Warning$msg$ASG_MS_RTRU../src/MUX2to1_32b.v2727
../src/MUX2to1_32b.v
27
27
ASG_MS_RTRU
Warning
1
8
3
Warning$msg$../src/MUX2to1_32b.v2727
../src/MUX2to1_32b.v
27
27

Warning
3
9
1
Warning$msg$SEQ_NR_BLKA../src/Pooling.v4545
../src/Pooling.v
45
45
SEQ_NR_BLKA
Warning
1
9
3
Warning$msg$../src/Pooling.v4545
../src/Pooling.v
45
45

Warning
3
10
1
Warning$msg$REG_NR_RDBA../src/Pooling.v4545
../src/Pooling.v
45
45
REG_NR_RDBA
Warning
1
10
3
Warning$msg$../src/Pooling.v4545
../src/Pooling.v
45
45

Warning
3
11
1
Warning$msg$SEQ_NR_BLKA../src/Pooling.v4848
../src/Pooling.v
48
48
SEQ_NR_BLKA
Warning
1
11
3
Warning$msg$../src/Pooling.v4848
../src/Pooling.v
48
48

Warning
3
12
1
Warning$msg$REG_NR_RDBA../src/Pooling.v4848
../src/Pooling.v
48
48
REG_NR_RDBA
Warning
1
12
3
Warning$msg$../src/Pooling.v4848
../src/Pooling.v
48
48

Warning
3
13
1
Warning$msg$SEQ_NR_BLKA../src/Decoder.v3838
../src/Decoder.v
38
38
SEQ_NR_BLKA
Warning
1
13
3
Warning$msg$../src/Decoder.v3838
../src/Decoder.v
38
38

Warning
3
14
1
Warning$msg$IDN_NR_VKYW../src/Controller.v6767
../src/Controller.v
67
67
IDN_NR_VKYW
Warning
1
14
3
Warning$msg$../src/Controller.v6767
../src/Controller.v
67
67

Warning
3
15
1
Error$msg$INS_MS_PSIZ../src/top.v141141
../src/top.v
141
141
INS_MS_PSIZ
Error
1
15
3
Error$msg$../src/top.v141141
../src/top.v
141
141

Error
3
16
1
Error$msg$INS_MS_PSIZ../src/top.v148148
../src/top.v
148
148
INS_MS_PSIZ
Error
1
16
3
Error$msg$../src/top.v148148
../src/top.v
148
148

Error
3
17
1
Warning$msg$LAT_NR_BLAS../src/Adder.v2840
../src/Adder.v
28
40
LAT_NR_BLAS
Warning
1
17
3
Warning$msg$../src/Adder.v2840
../src/Adder.v
28
40

Warning
3
18
1
Warning$msg$LAT_NR_BLAS../src/Decoder.v5559
../src/Decoder.v
55
59
LAT_NR_BLAS
Warning
1
18
3
Warning$msg$../src/Decoder.v5559
../src/Decoder.v
55
59

Warning
3
19
1
Warning$msg$LAT_NR_BLAS../src/Controller.v448991
../src/Controller.v
448
991
LAT_NR_BLAS
Warning
1
19
3
Warning$msg$../src/Controller.v448991
../src/Controller.v
448
991

Warning
3
<propertyId-to-fsmInfo>
0
<fsmName-to-idleState>
0
