Partition Merge report for DE10_NANO_SoC_GHRD
Thu Sep 11 15:54:24 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+---------------------------------+------------------------------------------------+
; Partition Merge Status          ; Successful - Thu Sep 11 15:54:24 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; DE10_NANO_SoC_GHRD                             ;
; Top-level Entity Name           ; DE10_NANO_SoC_GHRD                             ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 10087                                          ;
; Total pins                      ; 172                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 32,607                                         ;
; Total DSP Blocks                ; 18                                             ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 1                                              ;
+---------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                              ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                        ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; Source File            ;                                                                                                           ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                            ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------+---------+
; Name                                                                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                       ; Details ;
+-------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------+---------+
; FPGA_Simulator_v1_PZC:sim|bt_mask_out                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|bunch_train_mask:bt_mask|mask~1     ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|bt_mask_out                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|bunch_train_mask:bt_mask|mask~1     ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|bt_mask_out                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|bunch_train_mask:bt_mask|mask~1     ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[0]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[0]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[0]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[0]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[0]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[0]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[10]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[10]                                                  ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[10]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[10]                                                  ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[10]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[10]                                                  ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[11]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[11]                                                  ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[11]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[11]                                                  ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[11]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[11]                                                  ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[12]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[12]                                                  ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[12]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[12]                                                  ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[12]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[12]                                                  ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[1]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[1]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[1]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[1]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[1]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[1]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[2]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[2]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[2]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[2]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[2]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[2]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[3]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[3]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[3]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[3]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[3]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[3]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[4]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[4]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[4]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[4]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[4]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[4]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[5]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[5]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[5]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[5]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[5]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[5]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[6]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[6]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[6]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[6]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[6]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[6]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[7]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[7]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[7]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[7]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[7]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[7]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[8]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[8]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[8]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[8]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[8]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[8]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[9]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[9]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[9]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[9]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|event_bt[9]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|event_bt[9]                                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|hits_out                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|hits_out                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|hits_out                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|hits_out                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|hits_out                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|hits_out                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[0]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[0]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[0]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[0]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[0]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[0]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[1]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[1]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[1]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[1]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[1]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[1]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[2]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[2]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[2]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[2]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[2]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[2]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[3]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[3]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[3]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[3]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[3]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[3]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[4]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[4]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[4]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[4]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[4]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[4]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[5]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[5]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[5]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[5]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[5]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[5]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[6]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[6]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[6]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[6]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|occupancy[6]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[6]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[0]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[7]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[0]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[7]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[0]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[7]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[10]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[17]                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[10]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[17]                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[10]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[17]                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[11]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[18]                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[11]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[18]                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[11]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[18]                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[12]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[19]                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[12]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[19]                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[12]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[19]                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[1]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[8]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[1]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[8]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[1]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[8]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[2]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[9]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[2]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[9]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[2]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[9]~_wirecell                          ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[3]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[10]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[3]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[10]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[3]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[10]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[4]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[11]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[4]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[11]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[4]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[11]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[5]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[12]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[5]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[12]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[5]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[12]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[6]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[13]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[6]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[13]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[6]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[13]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[7]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[14]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[7]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[14]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[7]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[14]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[8]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[15]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[8]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[15]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[8]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[15]~_wirecell                         ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[9]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[16]                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[9]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[16]                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|offset[9]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[16]                                   ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[0]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[0]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[0]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[0]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[0]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[0]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[10]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[10]                           ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[10]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[10]                           ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[10]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[10]                           ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[11]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[11]                           ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[11]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[11]                           ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[11]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[11]                           ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[12]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[12]                           ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[12]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[12]                           ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[12]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[12]                           ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[1]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[1]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[1]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[1]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[1]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[1]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[2]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[2]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[2]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[2]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[2]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[2]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[3]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[3]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[3]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[3]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[3]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[3]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[4]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[4]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[4]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[4]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[4]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[4]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[5]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[5]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[5]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[5]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[5]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[5]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[6]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[6]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[6]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[6]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[6]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[6]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[7]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[7]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[7]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[7]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[7]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[7]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[8]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[8]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[8]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[8]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[8]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[8]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[9]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[9]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[9]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[9]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pedestal_out[9]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|pedestal[9]                            ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[0]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~1                                ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[0]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~1                                ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[0]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~1                                ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[10]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~5                                ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[10]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~5                                ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[10]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~5                                ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[11]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~9                                ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[11]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~9                                ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[11]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~9                                ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[12]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~13                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[12]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~13                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[12]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~13                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[13]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~17                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[13]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~17                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[13]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~17                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[14]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~21                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[14]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~21                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[14]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~21                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[15]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~25                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[15]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~25                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[15]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~25                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[16]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~29                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[16]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~29                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[16]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~29                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[17]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~33                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[17]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~33                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[17]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~33                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[18]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~37                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[18]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~37                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[18]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~37                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[19]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~41                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[19]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~41                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[19]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~41                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[1]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~45                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[1]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~45                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[1]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~45                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[20]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~49                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[20]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~49                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[20]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~49                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[21]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~53                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[21]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~53                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[21]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~53                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[22]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~57                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[22]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~57                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[22]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~57                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[23]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~61                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[23]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~61                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[23]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~61                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[24]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~65                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[24]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~65                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[24]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~65                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[25]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~69                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[25]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~69                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[25]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~69                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[26]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~73                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[26]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~73                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[26]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~73                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[27]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~77                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[27]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~77                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[27]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~77                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[28]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~81                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[28]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~81                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[28]                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~81                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[2]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~85                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[2]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~85                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[2]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~85                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[3]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~89                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[3]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~89                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[3]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~89                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[4]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~93                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[4]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~93                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[4]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~93                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[5]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~97                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[5]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~97                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[5]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~97                               ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[6]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~101                              ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[6]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~101                              ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[6]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~101                              ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[7]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~105                              ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[7]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~105                              ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[7]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~105                              ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[8]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~109                              ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[8]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~109                              ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[8]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~109                              ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[9]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~113                              ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[9]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~113                              ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_out[9]                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|Add15~113                              ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[0]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[0]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[0]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[10]                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[10]                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[10]                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[11]                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[11]                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[11]                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                     ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                     ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                     ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[1]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[1]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[1]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[2]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[2]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[2]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[3]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[3]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[3]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[4]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[4]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[4]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[5]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[5]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[5]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[6]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[6]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[6]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[7]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[7]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[7]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[8]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[8]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[8]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[9]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[9]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|pzc_ped_track:pzc_zero|in[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[9]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[0]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[0]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[0]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[0]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[0]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[0]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[10]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[10]                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[10]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[10]                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[10]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[10]                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[11]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[11]                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[11]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[11]                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[11]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[11]                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[1]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[1]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[1]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[1]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[1]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[1]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[2]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[2]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[2]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[2]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[2]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[2]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[3]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[3]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[3]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[3]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[3]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[3]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[4]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[4]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[4]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[4]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[4]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[4]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[5]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[5]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[5]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[5]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[5]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[5]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[6]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[6]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[6]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[6]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[6]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[6]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[7]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[7]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[7]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[7]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[7]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[7]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[8]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[8]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[8]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[8]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[8]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[8]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[9]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[9]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[9]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[9]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_clip[9]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|clip_shaper:clip|out[9]                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~1                                                        ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~1                                                        ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~1                                                        ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~5                                                        ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~5                                                        ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~5                                                        ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~9                                                        ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~9                                                        ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~9                                                        ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~13                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~13                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~13                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~17                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~17                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~17                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~21                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~21                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~21                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~25                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~25                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~25                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~29                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~29                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~29                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~33                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~33                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~33                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~37                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~37                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~37                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~41                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~41                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~41                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~45                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~45                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~45                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~49                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~49                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~49                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~53                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~53                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~53                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~57                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~57                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~57                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~61                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~61                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~61                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~65                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~65                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~65                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~69                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~69                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~69                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~73                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~73                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~73                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~77                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~77                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~77                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~81                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~81                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~81                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~85                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~85                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~85                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~89                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~89                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~89                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~93                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~93                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~93                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~97                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~97                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~97                                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~101                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~101                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~101                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~105                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~105                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~105                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~109                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~109                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~109                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~113                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~113                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~113                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~117                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~117                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_corrupted[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|Add0~117                                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[0]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add0~1                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[0]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add0~1                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[0]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add0~1                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[10]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~1                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[10]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~1                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[10]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~1                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[11]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~5                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[11]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~5                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[11]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~5                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[12]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~9                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[12]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~9                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[12]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~9                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[13]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~13                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[13]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~13                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[13]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~13                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[14]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~17                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[14]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~17                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[14]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~17                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[15]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~21                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[15]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~21                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[15]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~21                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[16]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~25                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[16]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~25                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[16]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~25                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[17]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~29                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[17]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~29                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[17]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~29                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[18]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~33                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[18]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~33                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[18]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~33                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[19]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~37                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[19]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~37                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[19]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~37                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[1]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add0~5                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[1]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add0~5                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[1]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add0~5                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[20]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~41                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[20]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~41                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[20]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~41                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[21]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~45                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[21]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~45                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[21]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~45                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[22]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~49                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[22]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~49                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[22]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~49                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[23]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~53                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[23]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~53                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[23]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~53                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[24]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~57                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[24]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~57                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[24]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~57                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[25]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~61                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[25]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~61                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[25]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~61                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[26]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~65                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[26]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~65                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[26]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~65                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[27]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~69                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[27]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~69                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[27]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~69                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[28]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~73                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[28]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~73                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[28]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~73                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[29]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~77                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[29]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~77                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[29]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~77                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[2]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add0~9                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[2]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add0~9                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[2]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add0~9                                       ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[3]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~81                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[3]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~81                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[3]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~81                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[4]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~85                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[4]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~85                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[4]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~85                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[5]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~89                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[5]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~89                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[5]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~89                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[6]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~93                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[6]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~93                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[6]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~93                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[7]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~97                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[7]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~97                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[7]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~97                                      ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[8]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~101                                     ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[8]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~101                                     ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[8]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~101                                     ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[9]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~105                                     ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[9]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~105                                     ; N/A     ;
; FPGA_Simulator_v1_PZC:sim|shaper_out[9]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_Simulator_v1_PZC:sim|shaper_fenics:sf|Add3~105                                     ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[0]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[0]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[0]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[10]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[10]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[10]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[10]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[10]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[10]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[11]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[11]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[11]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[11]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[11]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[11]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[12]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[12]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[12]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[12]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[12]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[12]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[13]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[13]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[13]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[13]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[13]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[13]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[14]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[14]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[14]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[14]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[14]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[14]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[15]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[15]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[15]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[15]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[15]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[15]~_wirecell                         ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[16]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[16]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[16]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[16]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[16]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[16]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[17]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[17]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[17]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[17]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[17]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[17]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[18]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[18]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[18]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[18]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[18]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[18]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[19]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[19]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[19]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[19]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[19]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[19]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[1]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[1]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[1]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[20]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[20]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[20]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[20]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[20]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[20]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[21]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[21]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[21]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[21]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[21]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[21]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[22]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[22]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[22]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[22]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[22]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[22]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[23]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[23]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[23]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[23]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[23]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[23]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[24]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[24]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[24]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[24]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[24]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[24]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[25]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[25]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[25]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[25]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[25]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[25]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[26]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[26]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[26]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[26]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[26]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[26]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[27]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[27]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[27]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[27]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[27]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[27]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[28]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[28]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[28]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[28]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[28]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[28]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[29]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[29]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[29]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[29]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[29]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[29]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[2]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[2]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[2]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[30]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[30]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[30]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[30]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[30]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[30]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[31]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[31]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[31]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[31]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[31]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[31]                                   ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[3]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[3]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[3]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[4]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[4]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[4]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[5]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[5]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[5]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[6]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[6]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[6]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[7]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[7]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[7]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[8]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[8]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[8]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[8]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[8]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[8]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[9]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[9]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[9]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[9]~_wirecell                          ; N/A     ;
; soc_system:u0|led_pio_external_connection_export[9]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_led_pio:led_pio|data_out[9]~_wirecell                          ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; pll_40mhz:comb_202|pll_40mhz_0002:pll_40mhz_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll_40mhz:comb_202|pll_40mhz_0002:pll_40mhz_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
+-------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                              ;
+----------------------------------------------+-------+------------------+--------------------------------+---------------------------------------+--------------------------------+
; Statistic                                    ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+----------------------------------------------+-------+------------------+--------------------------------+---------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)  ; 4846  ; 112              ; 1437                           ; 15                                    ; 0                              ;
;                                              ;       ;                  ;                                ;                                       ;                                ;
; Combinational ALUT usage for logic           ; 7568  ; 199              ; 872                            ; 1                                     ; 0                              ;
;     -- 7 input functions                     ; 84    ; 1                ; 0                              ; 0                                     ; 0                              ;
;     -- 6 input functions                     ; 1697  ; 51               ; 119                            ; 0                                     ; 0                              ;
;     -- 5 input functions                     ; 896   ; 32               ; 235                            ; 0                                     ; 0                              ;
;     -- 4 input functions                     ; 1234  ; 31               ; 24                             ; 0                                     ; 0                              ;
;     -- <=3 input functions                   ; 3657  ; 84               ; 494                            ; 1                                     ; 0                              ;
; Memory ALUT usage                            ; 0     ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- 64-address deep                       ; 0     ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- 32-address deep                       ; 0     ; 0                ; 0                              ; 0                                     ; 0                              ;
;                                              ;       ;                  ;                                ;                                       ;                                ;
; Dedicated logic registers                    ; 6537  ; 136              ; 3192                           ; 36                                    ; 0                              ;
;                                              ;       ;                  ;                                ;                                       ;                                ;
;                                              ;       ;                  ;                                ;                                       ;                                ;
; I/O pins                                     ; 95    ; 0                ; 0                              ; 71                                    ; 6                              ;
; I/O registers                                ; 50    ; 0                ; 0                              ; 136                                   ; 0                              ;
; Total block memory bits                      ; 7647  ; 0                ; 24960                          ; 0                                     ; 0                              ;
; Total block memory implementation bits       ; 0     ; 0                ; 0                              ; 0                                     ; 0                              ;
; JTAG                                         ; 0     ; 0                ; 0                              ; 0                                     ; 1                              ;
; DSP block                                    ; 18    ; 0                ; 0                              ; 0                                     ; 0                              ;
; DLL                                          ; 0     ; 0                ; 0                              ; 1                                     ; 0                              ;
; Impedance control block                      ; 0     ; 0                ; 0                              ; 1                                     ; 0                              ;
; Double data rate I/O input circuitry         ; 0     ; 0                ; 0                              ; 32                                    ; 0                              ;
; Double data rate I/O output circuitry        ; 0     ; 0                ; 0                              ; 252                                   ; 0                              ;
; Double data rate I/O output enable circuitry ; 0     ; 0                ; 0                              ; 4                                     ; 0                              ;
; Impedance logic block                        ; 0     ; 0                ; 0                              ; 1                                     ; 0                              ;
; DQS pin delay chain                          ; 0     ; 0                ; 0                              ; 4                                     ; 0                              ;
; DQS pin enable control                       ; 0     ; 0                ; 0                              ; 4                                     ; 0                              ;
; Delay chain                                  ; 0     ; 0                ; 0                              ; 124                                   ; 0                              ;
; Pin configuration                            ; 0     ; 0                ; 0                              ; 40                                    ; 0                              ;
; DQS pin configuration                        ; 0     ; 0                ; 0                              ; 4                                     ; 0                              ;
; Signal Splitter                              ; 0     ; 0                ; 0                              ; 5                                     ; 0                              ;
; Leveling delay chain                         ; 0     ; 0                ; 0                              ; 40                                    ; 0                              ;
; Clock Phase Select                           ; 0     ; 0                ; 0                              ; 46                                    ; 0                              ;
; Read FIFO Read Clock Select Block            ; 0     ; 0                ; 0                              ; 32                                    ; 0                              ;
; LFIFO                                        ; 0     ; 0                ; 0                              ; 4                                     ; 0                              ;
; HPS SDRAM PLL                                ; 0     ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS EMAC peripheral                          ; 0     ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS GPIO peripheral                          ; 0     ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS I2C peripheral                           ; 0     ; 0                ; 0                              ; 2                                     ; 0                              ;
; HPS SDMMC peripheral                         ; 0     ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS SPI Master peripheral                    ; 0     ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS UART peripheral                          ; 0     ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS USB peripheral                           ; 0     ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS DBG APB interface                        ; 0     ; 0                ; 0                              ; 0                                     ; 1                              ;
; Hard Memory Controller                       ; 0     ; 0                ; 0                              ; 1                                     ; 0                              ;
; HPS boot from FPGA interface                 ; 0     ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS clock resets interface                   ; 0     ; 0                ; 0                              ; 0                                     ; 1                              ;
; FPGA-to-HPS interface                        ; 0     ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS FPGA-to-SDRAM interface                  ; 0     ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS-to-FPGA interface                        ; 0     ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS-to-FPGA lightweight interface            ; 0     ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS interrupts interface                     ; 0     ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS STM event interface                      ; 0     ; 0                ; 0                              ; 0                                     ; 1                              ;
; HPS TPIU trace interface                     ; 0     ; 0                ; 0                              ; 0                                     ; 1                              ;
; IR FIFO USERDES Block                        ; 0     ; 0                ; 0                              ; 32                                    ; 0                              ;
; Hard Memory PHY                              ; 0     ; 0                ; 0                              ; 1                                     ; 0                              ;
; VFIFO                                        ; 0     ; 0                ; 0                              ; 4                                     ; 0                              ;
;                                              ;       ;                  ;                                ;                                       ;                                ;
; Connections                                  ;       ;                  ;                                ;                                       ;                                ;
;     -- Input Connections                     ; 11082 ; 233              ; 4801                           ; 76                                    ; 532                            ;
;     -- Registered Input Connections          ; 9300  ; 146              ; 3599                           ; 0                                     ; 0                              ;
;     -- Output Connections                    ; 1354  ; 1248             ; 34                             ; 101                                   ; 13987                          ;
;     -- Registered Output Connections         ; 323   ; 1243             ; 0                              ; 0                                     ; 0                              ;
;                                              ;       ;                  ;                                ;                                       ;                                ;
; Internal Connections                         ;       ;                  ;                                ;                                       ;                                ;
;     -- Total Connections                     ; 56369 ; 2560             ; 16359                          ; 5551                                  ; 14553                          ;
;     -- Registered Connections                ; 34975 ; 2141             ; 12621                          ; 100                                   ; 0                              ;
;                                              ;       ;                  ;                                ;                                       ;                                ;
; External Connections                         ;       ;                  ;                                ;                                       ;                                ;
;     -- Top                                   ; 14    ; 856              ; 776                            ; 49                                    ; 10741                          ;
;     -- sld_hub:auto_hub                      ; 856   ; 28               ; 407                            ; 0                                     ; 190                            ;
;     -- sld_signaltap:auto_signaltap_0        ; 776   ; 407              ; 64                             ; 0                                     ; 3588                           ;
;     -- soc_system_hps_0_hps_io_border:border ; 49    ; 0                ; 0                              ; 128                                   ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 10741 ; 190              ; 3588                           ; 0                                     ; 0                              ;
;                                              ;       ;                  ;                                ;                                       ;                                ;
; Partition Interface                          ;       ;                  ;                                ;                                       ;                                ;
;     -- Input Ports                           ; 126   ; 210              ; 651                            ; 12                                    ; 541                            ;
;     -- Output Ports                          ; 293   ; 227              ; 403                            ; 44                                    ; 456                            ;
;     -- Bidir Ports                           ; 71    ; 0                ; 0                              ; 64                                    ; 0                              ;
;                                              ;       ;                  ;                                ;                                       ;                                ;
; Registered Ports                             ;       ;                  ;                                ;                                       ;                                ;
;     -- Registered Input Ports                ; 0     ; 3                ; 393                            ; 0                                     ; 0                              ;
;     -- Registered Output Ports               ; 0     ; 133              ; 389                            ; 0                                     ; 0                              ;
;                                              ;       ;                  ;                                ;                                       ;                                ;
; Port Connectivity                            ;       ;                  ;                                ;                                       ;                                ;
;     -- Input Ports driven by GND             ; 0     ; 18               ; 18                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0     ; 64               ; 2                              ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0     ; 0                ; 17                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0     ; 0                ; 1                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Source            ; 0     ; 166              ; 4                              ; 0                                     ; 0                              ;
;     -- Output Ports with no Source           ; 0     ; 0                ; 0                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0     ; 171              ; 18                             ; 0                                     ; 30                             ;
;     -- Output Ports with no Fanout           ; 0     ; 142              ; 391                            ; 0                                     ; 0                              ;
+----------------------------------------------+-------+------------------+--------------------------------+---------------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK2_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK3_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_I2C_SCL                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_I2C_SCL                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_I2C_SCL~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_I2C_SDA                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_I2C_SDA                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_I2C_SDA~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_I2S                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_I2S                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_I2S~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_LRCLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_LRCLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_LRCLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_MCLK                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_MCLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_MCLK~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_SCLK                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HDMI_SCLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_SCLK~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_CLK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_CLK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_CLK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_DE                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_DE                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_DE~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[0]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[10]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[10]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[10]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[11]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[11]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[11]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[12]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[12]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[12]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[13]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[13]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[13]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[14]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[14]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[14]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[15]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[15]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[15]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[16]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[16]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[16]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[17]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[17]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[17]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[18]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[18]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[18]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[19]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[19]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[19]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[1]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[20]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[20]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[20]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[21]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[21]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[21]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[22]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[22]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[22]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[23]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[23]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[23]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[2]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[3]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[4]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[4]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[5]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[5]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[6]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[6]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[7]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[7]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[8]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[8]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[8]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_D[9]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_D[9]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_D[9]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_HS                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_HS                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_HS~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_INT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HDMI_TX_INT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_INT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HDMI_TX_VS                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HDMI_TX_VS                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HDMI_TX_VS~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[7]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_clr                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ena                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_0_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_1_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_2_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_in_3_                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_0_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_1_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_2_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_ir_out_3_                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cdr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_cir                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_e1dr                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_sdr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_tlr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_udr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_jtag_state_uir                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_raw_tck                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdi                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_tdo                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.hps_reset_inst_altsource_probe_component_usr1                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_clr                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ena                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_in_0_                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_out_0_                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_cdr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_rti                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_sdr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_udr                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_raw_tck                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdi                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdo                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_usr1                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_bt_mask_out                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_0_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_10_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_11_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_12_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_1_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_2_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_3_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_4_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_5_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_6_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_7_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_8_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_event_bt_9_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_hits_out                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_occupancy_0_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_occupancy_1_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_occupancy_2_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_occupancy_3_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_occupancy_4_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_occupancy_5_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_occupancy_6_                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_0_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_10_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_11_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_12_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_1_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_2_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_3_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_4_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_5_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_6_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_7_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_8_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_offset_9_                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_0_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_10_                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_11_                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_12_                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_1_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_2_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_3_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_4_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_5_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_6_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_7_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_8_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pedestal_out_9_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_0_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_10_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_11_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_12_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_13_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_14_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_15_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_16_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_17_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_18_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_19_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_1_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_20_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_21_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_22_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_23_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_24_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_25_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_26_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_27_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_28_                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_2_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_3_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_4_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_5_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_6_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_7_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_8_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_out_9_                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_0_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_10_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_11_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_12_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_1_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_2_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_3_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_4_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_5_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_6_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_7_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_8_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_pzc_zero_in_9_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_clip_0_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_clip_10_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_clip_11_                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_clip_1_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_clip_2_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_clip_3_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_clip_4_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_clip_5_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_clip_6_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_clip_7_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_clip_8_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_clip_9_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_0_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_10_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_11_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_12_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_13_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_14_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_15_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_16_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_17_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_18_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_19_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_1_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_20_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_21_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_22_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_23_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_24_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_25_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_26_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_27_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_28_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_29_                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_2_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_3_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_4_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_5_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_6_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_7_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_8_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_corrupted_9_                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_0_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_10_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_11_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_12_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_13_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_14_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_15_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_16_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_17_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_18_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_19_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_1_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_20_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_21_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_22_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_23_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_24_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_25_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_26_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_27_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_28_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_29_                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_2_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_3_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_4_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_5_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_6_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_7_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_8_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.sim_shaper_out_9_                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_0_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_10_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_11_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_12_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_13_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_14_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_15_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_16_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_17_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_18_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_19_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_1_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_20_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_21_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_22_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_23_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_24_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_25_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_26_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_27_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_28_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_29_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_2_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_30_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_31_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_3_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_4_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_5_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_6_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_7_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_8_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_led_pio_external_connection_export_9_                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6406                                                                                    ;
;                                             ;                                                                                         ;
; Combinational ALUT usage for logic          ; 8640                                                                                    ;
;     -- 7 input functions                    ; 85                                                                                      ;
;     -- 6 input functions                    ; 1867                                                                                    ;
;     -- 5 input functions                    ; 1163                                                                                    ;
;     -- 4 input functions                    ; 1289                                                                                    ;
;     -- <=3 input functions                  ; 4236                                                                                    ;
;                                             ;                                                                                         ;
; Dedicated logic registers                   ; 9901                                                                                    ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 172                                                                                     ;
; I/O registers                               ; 186                                                                                     ;
; Total MLAB memory bits                      ; 0                                                                                       ;
; Total block memory bits                     ; 32607                                                                                   ;
;                                             ;                                                                                         ;
; Total DSP Blocks                            ; 18                                                                                      ;
;                                             ;                                                                                         ;
; Total PLLs                                  ; 1                                                                                       ;
;     -- PLLs                                 ; 1                                                                                       ;
;                                             ;                                                                                         ;
; Total DLLs                                  ; 1                                                                                       ;
; Maximum fan-out node                        ; pll_40mhz:comb_202|pll_40mhz_0002:pll_40mhz_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 4986                                                                                    ;
; Total fan-out                               ; 73939                                                                                   ;
; Average fan-out                             ; 3.70                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------+
; Name                                                                                                                                                                                                         ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------+
; FPGA_Simulator_v1_PZC:sim|Hits_Bunch_train:hb_train|bunch_train_mask:bt_mask|altsyncram:mask_rtl_0|altsyncram_86f1:auto_generated|ALTSYNCRAM                                                                 ; AUTO       ; ROM              ; 3564         ; 1            ; --           ; --           ; 3564  ; db/DE10_NANO_SoC_GHRD.ram0_bunch_train_mask_863a7ebd.hdl.mif ;
; FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand4|altshift_taps:bitv_rtl_0|shift_taps_tcv:auto_generated|altsyncram_hfc1:altsyncram5|ALTSYNCRAM                ; AUTO       ; Simple Dual Port ; 14           ; 3            ; 14           ; 3            ; 42    ; None                                                         ;
; FPGA_Simulator_v1_PZC:sim|energy_collisions:ec|random_number_generator:rng0|rand_LFSR:mod_rand6|altshift_taps:bitv_rtl_0|shift_taps_ucv:auto_generated|altsyncram_ifc1:altsyncram5|ALTSYNCRAM                ; AUTO       ; Simple Dual Port ; 11           ; 6            ; 11           ; 6            ; 66    ; None                                                         ;
; FPGA_Simulator_v1_PZC:sim|noise_collisions:noise_sim|random_number_generator:rng2|rand_LFSR:mod_rand1|altshift_taps:lfsr_rtl_0|shift_taps_jbv:auto_generated|altsyncram_rcc1:altsyncram5|ALTSYNCRAM          ; AUTO       ; Simple Dual Port ; 7            ; 7            ; 7            ; 7            ; 49    ; None                                                         ;
; FPGA_Simulator_v1_PZC:sim|noise_collisions:noise_sim|random_number_generator:rng3|rand_LFSR:mod_rand6|altshift_taps:bitv_rtl_0|shift_taps_vcv:auto_generated|altsyncram_jfc1:altsyncram4|ALTSYNCRAM          ; AUTO       ; Simple Dual Port ; 4            ; 24           ; 4            ; 24           ; 96    ; None                                                         ;
; FPGA_Simulator_v1_PZC:sim|noise_collisions:noise_sim|random_number_generator:rng3|rand_LFSR:mod_rand6|altshift_taps:lfsr_rtl_0|shift_taps_0dv:auto_generated|altsyncram_lfc1:altsyncram5|ALTSYNCRAM          ; AUTO       ; Simple Dual Port ; 5            ; 15           ; 5            ; 15           ; 75    ; None                                                         ;
; FPGA_Simulator_v1_PZC:sim|noise_collisions:noise_sim|random_number_generator:rng3|rand_LFSR:mod_rand6|altshift_taps:lfsr_rtl_1|shift_taps_4dv:auto_generated|altsyncram_rfc1:altsyncram4|ALTSYNCRAM          ; AUTO       ; Simple Dual Port ; 3            ; 57           ; 3            ; 57           ; 171   ; None                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4f84:auto_generated|ALTSYNCRAM        ; AUTO       ; Simple Dual Port ; 128          ; 195          ; 128          ; 195          ; 24960 ; None                                                         ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                   ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                         ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                      ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                         ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                       ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                         ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                         ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                         ;
; soc_system:u0|soc_system_occ_ram:occ_ram|altsyncram:the_altsyncram|altsyncram_0f32:auto_generated|ALTSYNCRAM                                                                                                 ; M10K block ; True Dual Port   ; 128          ; 8            ; 128          ; 8            ; 1024  ; soc_system_occ_ram.hex                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------+


+-------------------------------------------------+
; Partition Merge DSP Block Usage Summary         ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 8           ;
; Independent 18x18 plus 36         ; 8           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 18          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 3           ;
; Fixed Point Unsigned Multiplier   ; 7           ;
; Fixed Point Mixed Sign Multiplier ; 10          ;
+-----------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Sep 11 15:54:19 2025
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 141
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 615 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 32 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/de10_nano_soc_ghrd.v Line: 10
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/de10_nano_soc_ghrd.v Line: 11
    Warning (15610): No output dependent on input pin "HDMI_TX_INT" File: /home/vinicius/HPS_FPGA_Sim_Hits_DE10/HPS_FPGA_Simulador_v2_DE10/de10_nano_soc_ghrd.v Line: 24
Info (21057): Implemented 16095 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 80 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 14892 logic cells
    Info (21064): Implemented 356 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 18 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 760 megabytes
    Info: Processing ended: Thu Sep 11 15:54:24 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


