//
// File created by:  irun
// Do not modify this file
//
-XLMODE
./INCA_libs/irun.lnx8664.15.10.nc
-RUNMODE
../../verilog_modules/define.v
bitslice_tb.v
../../verilog_modules/read_mux/read_mux.v
../../verilog_modules/bitslice/bitslice.v
-VFILE
/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
-VFILE
/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
-CDSLIB
./INCA_libs/irun.lnx8664.15.10.nc/cdsrun.lib
-HDLVAR
./INCA_libs/irun.lnx8664.15.10.nc/hdlrun.var
-MESSAGES
-UPDATE
-XLLIBSTORE
./INCA_libs/irun.lnx8664.15.10.nc/xllibs
-ALLOWUNBOUND
