Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 17 18:10:32 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 56
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 12         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 1          |
| TIMING-20 | Warning          | Non-clocked latch              | 42         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin seg_com_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin seg_com_reg[0]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin seg_com_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin seg_com_reg[1]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin seg_com_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin seg_com_reg[2]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin seg_com_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin seg_com_reg[3]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin seg_com_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin seg_com_reg[4]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin seg_com_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin seg_com_reg[5]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell gen_clock_en_inst/o[31]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) gen_clock_en_inst/o_reg[25]/CLR, gen_clock_en_inst/o_reg[26]/CLR,
gen_clock_en_inst/o_reg[27]/CLR, gen_clock_en_inst/o_reg[28]/CLR,
gen_clock_en_inst/o_reg[29]/CLR, gen_clock_en_inst/o_reg[2]/CLR,
gen_clock_en_inst/o_reg[30]/CLR, gen_clock_en_inst/o_reg[31]/CLR,
gen_clock_en_inst/o_reg[3]/CLR, gen_clock_en_inst/o_reg[4]/CLR,
gen_clock_en_inst/o_reg[5]/CLR, gen_clock_en_inst/o_reg[6]/CLR,
gen_clock_en_inst/o_reg[7]/CLR, gen_clock_en_inst/o_reg[8]/CLR,
gen_clock_en_inst/o_reg[9]/CLR (the first 15 of 56 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch dec_hrs0_inst/dec_out_reg[0] cannot be properly analyzed as its control pin dec_hrs0_inst/dec_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch dec_hrs0_inst/dec_out_reg[1] cannot be properly analyzed as its control pin dec_hrs0_inst/dec_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch dec_hrs0_inst/dec_out_reg[2] cannot be properly analyzed as its control pin dec_hrs0_inst/dec_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch dec_hrs0_inst/dec_out_reg[3] cannot be properly analyzed as its control pin dec_hrs0_inst/dec_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch dec_hrs0_inst/dec_out_reg[4] cannot be properly analyzed as its control pin dec_hrs0_inst/dec_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch dec_hrs0_inst/dec_out_reg[5] cannot be properly analyzed as its control pin dec_hrs0_inst/dec_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch dec_hrs0_inst/dec_out_reg[6] cannot be properly analyzed as its control pin dec_hrs0_inst/dec_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch dec_hrs1_inst/dec_out_reg[0] cannot be properly analyzed as its control pin dec_hrs1_inst/dec_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch dec_hrs1_inst/dec_out_reg[1] cannot be properly analyzed as its control pin dec_hrs1_inst/dec_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch dec_hrs1_inst/dec_out_reg[2] cannot be properly analyzed as its control pin dec_hrs1_inst/dec_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch dec_hrs1_inst/dec_out_reg[3] cannot be properly analyzed as its control pin dec_hrs1_inst/dec_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch dec_hrs1_inst/dec_out_reg[4] cannot be properly analyzed as its control pin dec_hrs1_inst/dec_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch dec_hrs1_inst/dec_out_reg[5] cannot be properly analyzed as its control pin dec_hrs1_inst/dec_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch dec_hrs1_inst/dec_out_reg[6] cannot be properly analyzed as its control pin dec_hrs1_inst/dec_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch dec_min0_inst/dec_out_reg[0] cannot be properly analyzed as its control pin dec_min0_inst/dec_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch dec_min0_inst/dec_out_reg[1] cannot be properly analyzed as its control pin dec_min0_inst/dec_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch dec_min0_inst/dec_out_reg[2] cannot be properly analyzed as its control pin dec_min0_inst/dec_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch dec_min0_inst/dec_out_reg[3] cannot be properly analyzed as its control pin dec_min0_inst/dec_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch dec_min0_inst/dec_out_reg[4] cannot be properly analyzed as its control pin dec_min0_inst/dec_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch dec_min0_inst/dec_out_reg[5] cannot be properly analyzed as its control pin dec_min0_inst/dec_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch dec_min0_inst/dec_out_reg[6] cannot be properly analyzed as its control pin dec_min0_inst/dec_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch dec_min1_inst/dec_out_reg[0] cannot be properly analyzed as its control pin dec_min1_inst/dec_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch dec_min1_inst/dec_out_reg[1] cannot be properly analyzed as its control pin dec_min1_inst/dec_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch dec_min1_inst/dec_out_reg[2] cannot be properly analyzed as its control pin dec_min1_inst/dec_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch dec_min1_inst/dec_out_reg[3] cannot be properly analyzed as its control pin dec_min1_inst/dec_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch dec_min1_inst/dec_out_reg[4] cannot be properly analyzed as its control pin dec_min1_inst/dec_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch dec_min1_inst/dec_out_reg[5] cannot be properly analyzed as its control pin dec_min1_inst/dec_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch dec_min1_inst/dec_out_reg[6] cannot be properly analyzed as its control pin dec_min1_inst/dec_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch dec_sec0_inst/dec_out_reg[0] cannot be properly analyzed as its control pin dec_sec0_inst/dec_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch dec_sec0_inst/dec_out_reg[1] cannot be properly analyzed as its control pin dec_sec0_inst/dec_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch dec_sec0_inst/dec_out_reg[2] cannot be properly analyzed as its control pin dec_sec0_inst/dec_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch dec_sec0_inst/dec_out_reg[3] cannot be properly analyzed as its control pin dec_sec0_inst/dec_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch dec_sec0_inst/dec_out_reg[4] cannot be properly analyzed as its control pin dec_sec0_inst/dec_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch dec_sec0_inst/dec_out_reg[5] cannot be properly analyzed as its control pin dec_sec0_inst/dec_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch dec_sec0_inst/dec_out_reg[6] cannot be properly analyzed as its control pin dec_sec0_inst/dec_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch dec_sec1_inst/dec_out_reg[0] cannot be properly analyzed as its control pin dec_sec1_inst/dec_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch dec_sec1_inst/dec_out_reg[1] cannot be properly analyzed as its control pin dec_sec1_inst/dec_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch dec_sec1_inst/dec_out_reg[2] cannot be properly analyzed as its control pin dec_sec1_inst/dec_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch dec_sec1_inst/dec_out_reg[3] cannot be properly analyzed as its control pin dec_sec1_inst/dec_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch dec_sec1_inst/dec_out_reg[4] cannot be properly analyzed as its control pin dec_sec1_inst/dec_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch dec_sec1_inst/dec_out_reg[5] cannot be properly analyzed as its control pin dec_sec1_inst/dec_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch dec_sec1_inst/dec_out_reg[6] cannot be properly analyzed as its control pin dec_sec1_inst/dec_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 42 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


