// File: jp_process.v
// Generated by MyHDL 0.9dev
// Date: Mon Feb  9 07:45:50 2015


`timescale 1ns/10ps

module jp_process (
    res_out_x,
    left_s_i,
    sam_s_i,
    right_s_i,
    flgs_s_i,
    noupdate_s,
    update_s
);


output signed [7:0] res_out_x;
reg signed [7:0] res_out_x;
input [511:0] left_s_i;
input [511:0] sam_s_i;
input [511:0] right_s_i;
input [319:0] flgs_s_i;
output noupdate_s;
reg noupdate_s;
input update_s;


wire [7:0] right_s [0:64-1];
wire [4:0] flgs_s [0:64-1];
wire [7:0] sam_s [0:64-1];
wire [7:0] left_s [0:64-1];



// update_s needs to be 1
// for the res_out_x to be valid
// noupdate_s goes lo when a
// res_out_x valid
// fwd dwt even flgs_s eq 7
// inv dwt even flgs_s eq 5
// fwd dwt odd flgs_s eq 6
// inv dwt odd flgs_s eq 4
always @(update_s, right_s[0], right_s[1], right_s[2], right_s[3], right_s[4], right_s[5], right_s[6], right_s[7], right_s[8], right_s[9], right_s[10], right_s[11], right_s[12], right_s[13], right_s[14], right_s[15], right_s[16], right_s[17], right_s[18], right_s[19], right_s[20], right_s[21], right_s[22], right_s[23], right_s[24], right_s[25], right_s[26], right_s[27], right_s[28], right_s[29], right_s[30], right_s[31], right_s[32], right_s[33], right_s[34], right_s[35], right_s[36], right_s[37], right_s[38], right_s[39], right_s[40], right_s[41], right_s[42], right_s[43], right_s[44], right_s[45], right_s[46], right_s[47], right_s[48], right_s[49], right_s[50], right_s[51], right_s[52], right_s[53], right_s[54], right_s[55], right_s[56], right_s[57], right_s[58], right_s[59], right_s[60], right_s[61], right_s[62], right_s[63], flgs_s[0], flgs_s[1], flgs_s[2], flgs_s[3], flgs_s[4], flgs_s[5], flgs_s[6], flgs_s[7], flgs_s[8], flgs_s[9], flgs_s[10], flgs_s[11], flgs_s[12], flgs_s[13], flgs_s[14], flgs_s[15], flgs_s[16], flgs_s[17], flgs_s[18], flgs_s[19], flgs_s[20], flgs_s[21], flgs_s[22], flgs_s[23], flgs_s[24], flgs_s[25], flgs_s[26], flgs_s[27], flgs_s[28], flgs_s[29], flgs_s[30], flgs_s[31], flgs_s[32], flgs_s[33], flgs_s[34], flgs_s[35], flgs_s[36], flgs_s[37], flgs_s[38], flgs_s[39], flgs_s[40], flgs_s[41], flgs_s[42], flgs_s[43], flgs_s[44], flgs_s[45], flgs_s[46], flgs_s[47], flgs_s[48], flgs_s[49], flgs_s[50], flgs_s[51], flgs_s[52], flgs_s[53], flgs_s[54], flgs_s[55], flgs_s[56], flgs_s[57], flgs_s[58], flgs_s[59], flgs_s[60], flgs_s[61], flgs_s[62], flgs_s[63], sam_s[0], sam_s[1], sam_s[2], sam_s[3], sam_s[4], sam_s[5], sam_s[6], sam_s[7], sam_s[8], sam_s[9], sam_s[10], sam_s[11], sam_s[12], sam_s[13], sam_s[14], sam_s[15], sam_s[16], sam_s[17], sam_s[18], sam_s[19], sam_s[20], sam_s[21], sam_s[22], sam_s[23], sam_s[24], sam_s[25], sam_s[26], sam_s[27], sam_s[28], sam_s[29], sam_s[30], sam_s[31], sam_s[32], sam_s[33], sam_s[34], sam_s[35], sam_s[36], sam_s[37], sam_s[38], sam_s[39], sam_s[40], sam_s[41], sam_s[42], sam_s[43], sam_s[44], sam_s[45], sam_s[46], sam_s[47], sam_s[48], sam_s[49], sam_s[50], sam_s[51], sam_s[52], sam_s[53], sam_s[54], sam_s[55], sam_s[56], sam_s[57], sam_s[58], sam_s[59], sam_s[60], sam_s[61], sam_s[62], sam_s[63], left_s[0], left_s[1], left_s[2], left_s[3], left_s[4], left_s[5], left_s[6], left_s[7], left_s[8], left_s[9], left_s[10], left_s[11], left_s[12], left_s[13], left_s[14], left_s[15], left_s[16], left_s[17], left_s[18], left_s[19], left_s[20], left_s[21], left_s[22], left_s[23], left_s[24], left_s[25], left_s[26], left_s[27], left_s[28], left_s[29], left_s[30], left_s[31], left_s[32], left_s[33], left_s[34], left_s[35], left_s[36], left_s[37], left_s[38], left_s[39], left_s[40], left_s[41], left_s[42], left_s[43], left_s[44], left_s[45], left_s[46], left_s[47], left_s[48], left_s[49], left_s[50], left_s[51], left_s[52], left_s[53], left_s[54], left_s[55], left_s[56], left_s[57], left_s[58], left_s[59], left_s[60], left_s[61], left_s[62], left_s[63]) begin: JP_PROCESS_JPEG_LOGIC
    integer i;
    if (update_s) begin
        noupdate_s = 0;
        for (i=0; i<64; i=i+1) begin
            if ((flgs_s[i] == 7)) begin
                res_out_x = (sam_s[i] - ((left_s[i] >>> 1) + (right_s[i] >>> 1)));
            end
            else if ((flgs_s[i] == 5)) begin
                res_out_x = (sam_s[i] + ((left_s[i] >>> 1) + (right_s[i] >>> 1)));
            end
            else if ((flgs_s[i] == 6)) begin
                res_out_x = (sam_s[i] + ((left_s[i] + (right_s[i] + 2)) >>> 2));
            end
            else if ((flgs_s[i] == 4)) begin
                res_out_x = (sam_s[i] - ((left_s[i] + (right_s[i] + 2)) >>> 2));
            end
        end
    end
    else begin
        noupdate_s = 1;
    end
end

endmodule
