[2025-09-17 18:09:16] START suite=cs trace=streaming_phase3_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2931247 heartbeat IPC: 3.412 cumulative IPC: 3.412 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5467833 cumulative IPC: 3.658 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5467833 cumulative IPC: 3.658 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5467834 heartbeat IPC: 3.942 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 18302110 heartbeat IPC: 0.7792 cumulative IPC: 0.7792 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 32583998 heartbeat IPC: 0.7002 cumulative IPC: 0.7376 (Simulation time: 00 hr 04 min 04 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 47990627 heartbeat IPC: 0.6491 cumulative IPC: 0.7055 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 64276584 heartbeat IPC: 0.614 cumulative IPC: 0.6802 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 78628693 heartbeat IPC: 0.6968 cumulative IPC: 0.6834 (Simulation time: 00 hr 08 min 29 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 95139438 heartbeat IPC: 0.6057 cumulative IPC: 0.6691 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 90000006 cycles: 112560476 heartbeat IPC: 0.574 cumulative IPC: 0.6536 (Simulation time: 00 hr 11 min 51 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000007 cycles: 129439556 heartbeat IPC: 0.5924 cumulative IPC: 0.6453 (Simulation time: 00 hr 13 min 30 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 147391112 heartbeat IPC: 0.5571 cumulative IPC: 0.6341 (Simulation time: 00 hr 15 min 11 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 159142519 cumulative IPC: 0.6284 (Simulation time: 00 hr 16 min 45 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 159142519 cumulative IPC: 0.6284 (Simulation time: 00 hr 16 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6284 instructions: 100000000 cycles: 159142519
CPU 0 Branch Prediction Accuracy: 97.4% MPKI: 0.3485 Average ROB Occupancy at Mispredict: 2085
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.008
BRANCH_INDIRECT: 0.3241
BRANCH_CONDITIONAL: 0.01645
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 319661
LQ_STALL: 25666
SQ_STALL: 226746


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 240.17053
REPLAY_LOAD: 103.78122
NON_REPLAY_LOAD: 52.84368

== Total ==
ADDR_TRANS: 145063
REPLAY_LOAD: 100564
NON_REPLAY_LOAD: 74034

== Counts ==
ADDR_TRANS: 604
REPLAY_LOAD: 969
NON_REPLAY_LOAD: 1401

cpu0->cpu0_STLB TOTAL        ACCESS:    1631270 HIT:    1603339 MISS:      27931 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:    1631270 HIT:    1603339 MISS:      27931 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 378.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5639705 HIT:    4932208 MISS:     707497 MSHR_MERGE:     189755
cpu0->cpu0_L2C LOAD         ACCESS:    4293589 HIT:    4093632 MISS:     199957 MSHR_MERGE:      23041
cpu0->cpu0_L2C RFO          ACCESS:     224865 HIT:     126203 MISS:      98662 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     623450 HIT:     272703 MISS:     350747 MSHR_MERGE:     166713
cpu0->cpu0_L2C WRITE        ACCESS:     437001 HIT:     435219 MISS:       1782 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      60800 HIT:       4451 MISS:      56349 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     507482 ISSUED:     507482 USEFUL:     127785 USELESS:      26970
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 86.93 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12724891 HIT:    8433351 MISS:    4291540 MSHR_MERGE:     756884
cpu0->cpu0_L1I LOAD         ACCESS:   12724891 HIT:    8433351 MISS:    4291540 MSHR_MERGE:     756884
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.72 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24246251 HIT:   21701110 MISS:    2545141 MSHR_MERGE:    1384524
cpu0->cpu0_L1D LOAD         ACCESS:   14548201 HIT:   13403199 MISS:    1145002 MSHR_MERGE:     386068
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1655349 HIT:    1328386 MISS:     326963 MSHR_MERGE:     210968
cpu0->cpu0_L1D WRITE        ACCESS:    7975667 HIT:    6963997 MISS:    1011670 MSHR_MERGE:     786782
cpu0->cpu0_L1D TRANSLATION  ACCESS:      67034 HIT:       5528 MISS:      61506 MSHR_MERGE:        706
cpu0->cpu0_L1D PREFETCH REQUESTED:    1692375 ISSUED:    1655349 USEFUL:      64174 USELESS:      21644
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 40.17 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10302607 HIT:    9552957 MISS:     749650 MSHR_MERGE:     271594
cpu0->cpu0_ITLB LOAD         ACCESS:   10302607 HIT:    9552957 MISS:     749650 MSHR_MERGE:     271594
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.524 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21857801 HIT:   20371621 MISS:    1486180 MSHR_MERGE:     332966
cpu0->cpu0_DTLB LOAD         ACCESS:   21857801 HIT:   20371621 MISS:    1486180 MSHR_MERGE:     332966
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.9 cycles
cpu0->LLC TOTAL        ACCESS:     672805 HIT:     296832 MISS:     375973 MSHR_MERGE:       5084
cpu0->LLC LOAD         ACCESS:     176916 HIT:      78926 MISS:      97990 MSHR_MERGE:         32
cpu0->LLC RFO          ACCESS:      98661 HIT:      36832 MISS:      61829 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     184033 HIT:      13854 MISS:     170179 MSHR_MERGE:       5052
cpu0->LLC WRITE        ACCESS:     156846 HIT:     154763 MISS:       2083 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      56349 HIT:      12457 MISS:      43892 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.35 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23059
  ROW_BUFFER_MISS:     345747
  AVG DBUS CONGESTED CYCLE: 5.833
Channel 0 WQ ROW_BUFFER_HIT:      13242
  ROW_BUFFER_MISS:      73195
  FULL:          0
Channel 0 REFRESHES ISSUED:      13262

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       895855       258020        41474        20515
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          102          218          967         8632
  STLB miss resolved @ L2C                0           29          511         1813         4858
  STLB miss resolved @ LLC                0           48          764         4839         9330
  STLB miss resolved @ MEM                0           32         2675         9946        34793

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162850        30363       491719         3309         1722
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            5           27          205          270
  STLB miss resolved @ L2C                2            5           49          123           90
  STLB miss resolved @ LLC                3            3           92          543          156
  STLB miss resolved @ MEM                9            3          149          630          988
[2025-09-17 18:26:01] END   suite=cs trace=streaming_phase3_core2 (rc=0)
