{
  "module_name": "qcom,gcc-msm8660.h",
  "hash_id": "ba011efb69eca304de274c3502b13a86caa0151b24e136cfda7dcbf2883f8549",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/qcom,gcc-msm8660.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_MSM_GCC_8660_H\n#define _DT_BINDINGS_RESET_MSM_GCC_8660_H\n\n#define AFAB_CORE_RESET\t\t\t\t\t0\n#define SCSS_SYS_RESET\t\t\t\t\t1\n#define SCSS_SYS_POR_RESET\t\t\t\t2\n#define AFAB_SMPSS_S_RESET\t\t\t\t3\n#define AFAB_SMPSS_M1_RESET\t\t\t\t4\n#define AFAB_SMPSS_M0_RESET\t\t\t\t5\n#define AFAB_EBI1_S_RESET\t\t\t\t6\n#define SFAB_CORE_RESET\t\t\t\t\t7\n#define SFAB_ADM0_M0_RESET\t\t\t\t8\n#define SFAB_ADM0_M1_RESET\t\t\t\t9\n#define SFAB_ADM0_M2_RESET\t\t\t\t10\n#define ADM0_C2_RESET\t\t\t\t\t11\n#define ADM0_C1_RESET\t\t\t\t\t12\n#define ADM0_C0_RESET\t\t\t\t\t13\n#define ADM0_PBUS_RESET\t\t\t\t\t14\n#define ADM0_RESET\t\t\t\t\t15\n#define SFAB_ADM1_M0_RESET\t\t\t\t16\n#define SFAB_ADM1_M1_RESET\t\t\t\t17\n#define SFAB_ADM1_M2_RESET\t\t\t\t18\n#define MMFAB_ADM1_M3_RESET\t\t\t\t19\n#define ADM1_C3_RESET\t\t\t\t\t20\n#define ADM1_C2_RESET\t\t\t\t\t21\n#define ADM1_C1_RESET\t\t\t\t\t22\n#define ADM1_C0_RESET\t\t\t\t\t23\n#define ADM1_PBUS_RESET\t\t\t\t\t24\n#define ADM1_RESET\t\t\t\t\t25\n#define IMEM0_RESET\t\t\t\t\t26\n#define SFAB_LPASS_Q6_RESET\t\t\t\t27\n#define SFAB_AFAB_M_RESET\t\t\t\t28\n#define AFAB_SFAB_M0_RESET\t\t\t\t29\n#define AFAB_SFAB_M1_RESET\t\t\t\t30\n#define DFAB_CORE_RESET\t\t\t\t\t31\n#define SFAB_DFAB_M_RESET\t\t\t\t32\n#define DFAB_SFAB_M_RESET\t\t\t\t33\n#define DFAB_SWAY0_RESET\t\t\t\t34\n#define DFAB_SWAY1_RESET\t\t\t\t35\n#define DFAB_ARB0_RESET\t\t\t\t\t36\n#define DFAB_ARB1_RESET\t\t\t\t\t37\n#define PPSS_PROC_RESET\t\t\t\t\t38\n#define PPSS_RESET\t\t\t\t\t39\n#define PMEM_RESET\t\t\t\t\t40\n#define DMA_BAM_RESET\t\t\t\t\t41\n#define SIC_RESET\t\t\t\t\t42\n#define SPS_TIC_RESET\t\t\t\t\t43\n#define CFBP0_RESET\t\t\t\t\t44\n#define CFBP1_RESET\t\t\t\t\t45\n#define CFBP2_RESET\t\t\t\t\t46\n#define EBI2_RESET\t\t\t\t\t47\n#define SFAB_CFPB_M_RESET\t\t\t\t48\n#define CFPB_MASTER_RESET\t\t\t\t49\n#define SFAB_CFPB_S_RESET\t\t\t\t50\n#define CFPB_SPLITTER_RESET\t\t\t\t51\n#define TSIF_RESET\t\t\t\t\t52\n#define CE1_RESET\t\t\t\t\t53\n#define CE2_RESET\t\t\t\t\t54\n#define SFAB_SFPB_M_RESET\t\t\t\t55\n#define SFAB_SFPB_S_RESET\t\t\t\t56\n#define RPM_PROC_RESET\t\t\t\t\t57\n#define RPM_BUS_RESET\t\t\t\t\t58\n#define RPM_MSG_RAM_RESET\t\t\t\t59\n#define PMIC_ARB0_RESET\t\t\t\t\t60\n#define PMIC_ARB1_RESET\t\t\t\t\t61\n#define PMIC_SSBI2_RESET\t\t\t\t62\n#define SDC1_RESET\t\t\t\t\t63\n#define SDC2_RESET\t\t\t\t\t64\n#define SDC3_RESET\t\t\t\t\t65\n#define SDC4_RESET\t\t\t\t\t66\n#define SDC5_RESET\t\t\t\t\t67\n#define USB_HS1_RESET\t\t\t\t\t68\n#define USB_HS2_XCVR_RESET\t\t\t\t69\n#define USB_HS2_RESET\t\t\t\t\t70\n#define USB_FS1_XCVR_RESET\t\t\t\t71\n#define USB_FS1_RESET\t\t\t\t\t72\n#define USB_FS2_XCVR_RESET\t\t\t\t73\n#define USB_FS2_RESET\t\t\t\t\t74\n#define GSBI1_RESET\t\t\t\t\t75\n#define GSBI2_RESET\t\t\t\t\t76\n#define GSBI3_RESET\t\t\t\t\t77\n#define GSBI4_RESET\t\t\t\t\t78\n#define GSBI5_RESET\t\t\t\t\t79\n#define GSBI6_RESET\t\t\t\t\t80\n#define GSBI7_RESET\t\t\t\t\t81\n#define GSBI8_RESET\t\t\t\t\t82\n#define GSBI9_RESET\t\t\t\t\t83\n#define GSBI10_RESET\t\t\t\t\t84\n#define GSBI11_RESET\t\t\t\t\t85\n#define GSBI12_RESET\t\t\t\t\t86\n#define SPDM_RESET\t\t\t\t\t87\n#define SEC_CTRL_RESET\t\t\t\t\t88\n#define TLMM_H_RESET\t\t\t\t\t89\n#define TLMM_RESET\t\t\t\t\t90\n#define MARRM_PWRON_RESET\t\t\t\t91\n#define MARM_RESET\t\t\t\t\t92\n#define MAHB1_RESET\t\t\t\t\t93\n#define SFAB_MSS_S_RESET\t\t\t\t94\n#define MAHB2_RESET\t\t\t\t\t95\n#define MODEM_SW_AHB_RESET\t\t\t\t96\n#define MODEM_RESET\t\t\t\t\t97\n#define SFAB_MSS_MDM1_RESET\t\t\t\t98\n#define SFAB_MSS_MDM0_RESET\t\t\t\t99\n#define MSS_SLP_RESET\t\t\t\t\t100\n#define MSS_MARM_SAW_RESET\t\t\t\t101\n#define MSS_WDOG_RESET\t\t\t\t\t102\n#define TSSC_RESET\t\t\t\t\t103\n#define PDM_RESET\t\t\t\t\t104\n#define SCSS_CORE0_RESET\t\t\t\t105\n#define SCSS_CORE0_POR_RESET\t\t\t\t106\n#define SCSS_CORE1_RESET\t\t\t\t107\n#define SCSS_CORE1_POR_RESET\t\t\t\t108\n#define MPM_RESET\t\t\t\t\t109\n#define EBI1_1X_DIV_RESET\t\t\t\t110\n#define EBI1_RESET\t\t\t\t\t111\n#define SFAB_SMPSS_S_RESET\t\t\t\t112\n#define USB_PHY0_RESET\t\t\t\t\t113\n#define USB_PHY1_RESET\t\t\t\t\t114\n#define PRNG_RESET\t\t\t\t\t115\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}