<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_P_U_13377903</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_P_U_13377903'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_P_U_13377903')">rsnoc_z_H_R_G_T2_P_U_13377903</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.40</td>
<td class="s7 cl rt"><a href="mod395.html#Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod395.html#Toggle" >  0.55</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod395.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod395.html#inst_tag_140947"  onclick="showContent('inst_tag_140947')">config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.TransportToGeneric.Ip</a></td>
<td class="s4 cl rt"> 47.40</td>
<td class="s7 cl rt"><a href="mod395.html#Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod395.html#Toggle" >  0.55</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod395.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_P_U_13377903'>
<hr>
<a name="inst_tag_140947"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_140947" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.TransportToGeneric.Ip</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.40</td>
<td class="s7 cl rt"><a href="mod395.html#Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod395.html#Toggle" >  0.55</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod395.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.57</td>
<td class="s8 cl rt"> 81.08</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.07</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.52</td>
<td class="s6 cl rt"> 68.82</td>
<td class="s0 cl rt">  2.17</td>
<td class="s0 cl rt">  6.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.08</td>
<td class="wht cl rt"></td>
<td><a href="mod937.html#inst_tag_299860" >TransportToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_795" id="tag_urg_inst_795">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_796" id="tag_urg_inst_796">ursrrrg35</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271680" id="tag_urg_inst_271680">ursrserdx01g</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45736" id="tag_urg_inst_45736">ursrsrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_P_U_13377903'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod395.html" >rsnoc_z_H_R_G_T2_P_U_13377903</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>24</td><td>18</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>66248</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>66289</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>66294</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>66299</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>66307</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>66339</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
66247                   	assign HTrans1 = AhbDn_HSel ? AhbDn_HTrans : 2'b00;
66248      1/1          	assign HEnd = HTrans1 == 2'b00 | HTrans1 == 2'b10;
66249      1/1          	assign u_c99a = HRdy &amp; HEnd;
66250      1/1          	assign u_703a = u_c99a ? FromIdle : 3'b110;
66251      <font color = "red">0/1     ==>  	assign LnByte = { 1'b0 , AhbDn_HSize } + { 1'b0 , LnBeat };</font>
                        MISSING_ELSE
66252                   	assign FullLen1 = u_4c36 - 6'b000001;
66253                   	assign u_af03 = ( &amp; AhbDn_HAddr [9:4] );
66254                   	assign Len1WrIncr =
66255                   		Narrow ? { 3'b0 , ~ AhbDn_HAddr [2:0] } : ( u_af03 ? { 2'b0 , ~ AhbDn_HAddr [3:0] } : 6'b001111 );
66256                   	assign Len1Wr = Incr ? Len1WrIncr : FullLen1;
66257                   	assign Wrap1 = AhbDn_HBurst == 3'b010 | AhbDn_HBurst == 3'b100 | AhbDn_HBurst == 3'b110;
66258                   	assign Wrap = Wrap1;
66259                   	assign FalseWrap = Wrap &amp; 4'b0010 &gt;= LnByte;
66260                   	assign Len2Wr = Len1Wr + ( ~ { 6 { FalseWrap }  } &amp; { 4'b0 , AhbDn_HAddr [1:0] } );
66261                   	assign Sm_WNB = CurState == 3'b001;
66262                   	assign Sm_WB = CurState == 3'b100;
66263                   	assign AhbDn_HBurst = AhbPC_HBurst;
66264                   	assign Incr = AhbDn_HBurst == 3'b001;
66265                   	assign Seq = HTrans1 == 2'b11;
66266                   	assign u_d70d = SplitCnt;
66267                   	assign AhbDn_HAddr = AhbPC_HAddr;
66268                   	assign u_7d1d = AhbDn_HAddr [2:0];
66269                   	assign AhbDn_HSize = AhbPC_HSize;
66270                   	assign Narrow = ~ ( AhbDn_HSize == 3'b010 );
66271                   	assign WrSplit = Incr &amp; ( Narrow ? u_7d1d == 3'b0 : u_d70d == 2'b0 );
66272                   	assign APCeWr = Wr &amp; ( HNew | ( Sm_WNB | Sm_WB ) &amp; WrSplit &amp; HRdy &amp; Seq );
66273                   	assign BeClr = LockVldWr &amp; LockRdy;
66274                   	assign WDCnt0 = WDCnt == 4'b0;
66275                   	assign WDDone = WDCnt0 &amp; LockVldWr &amp; LockRdy | WDCnt0Reg;
66276                   	assign u_5bb6 = HRdy ? FromIdle : 3'b011;
66277                   	assign Cache1 = AhbDn_HProt [3];
66278                   	assign Cache = Cache1;
66279                   	assign RdSplitBeat = ~ Cache &amp; ( Incr );
66280                   	assign RdSplitBound = Cache &amp; Incr;
66281                   	assign u_c1c4 = SplitCnt;
66282                   	assign u_4022 = AhbDn_HAddr [2:0];
66283                   	assign RdSplit = RdSplitBeat | RdSplitBound &amp; ( Narrow ? u_4022 == 3'b0 : u_c1c4 == 2'b0 );
66284                   	assign Sm_IDLE = CurState == 3'b000;
66285                   	assign Sm_RD = CurState == 3'b110;
66286                   	assign Sm_WWS = CurState == 3'b011;
66287                   	assign WrWait = Sm_WWS;
66288                   	assign GenLcl_Rsp_Vld = GenLcl1_Rsp_Vld;
66289      1/1          	assign GenLcl_Rsp_Opc = GenLcl1_Rsp_Opc;
66290      1/1          	assign WrRdy = GenLcl_Rsp_Vld &amp; ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
66291      1/1          	assign GenLcl_Rsp_Echo = GenLcl1_Rsp_Echo;
66292      <font color = "red">0/1     ==>  	assign WrRsp = WrRdy &amp; GenLcl_Rsp_Echo == 1'b0;</font>
                        MISSING_ELSE
66293                   	assign Sm_WNP = CurState == 3'b010;
66294      1/1          	assign WrInc = ( Sm_WNB | Sm_WNP ) &amp; BeClr &amp; WDCnt0;
66295      1/1          	assign WrLast = WrWait &amp; ( WrRsp &amp; WrCnt == 7'b0000001 | ~ WrErr1 &amp; WrCnt == 7'b0 ) &amp; ~ WrVld;
66296      1/1          	assign GenLcl_Rsp_Status = GenLcl1_Rsp_Status;
66297      <font color = "red">0/1     ==>  	assign RspErr = GenLcl_Rsp_Status == 2'b01;</font>
                        MISSING_ELSE
66298                   	assign WrErr0 = WrLast &amp; ( RspErr &amp; WrRsp | WrErrAcc );
66299      1/1          	assign AhbRd =
66300      1/1          					~ Wr &amp; ~ APSelRd &amp; ( NonSeq | Seq &amp; RdSplit ) &amp; ( Sm_IDLE | Sm_RD | Sm_WWS &amp; WrVld );
66301      1/1          	assign RdRsp = GenLcl_Rsp_Vld &amp; ( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b010 );
66302      <font color = "red">0/1     ==>  	assign Purge = Purge1 | Purge2;</font>
                        MISSING_ELSE
66303                   	assign RdDelete = RdWait &amp; AdvRd &amp; RdErrPiped &amp; ~ Purge;
66304                   	assign u_c6be = AhbDn_HAddr [1:0];
66305                   	assign RdNext = RdSplitBeat | ~ FalseWrap &amp; u_c6be == 2'b0;
66306                   	assign RdRdy = Purge | RdDelete | RdWait &amp; ( RdRsp &amp; ~ RspErr | RdErr1 ) &amp; ( RdNext | HEnd );
66307      1/1          	assign GenLcl_Rsp_Last = GenLcl1_Rsp_Last;
66308      1/1          	assign ClrPurge = RdRsp &amp; RdRdy &amp; GenLcl_Rsp_Last;
66309      1/1          	assign u_8355 = RdRsp &amp; RdWait;
66310      <font color = "red">0/1     ==>  	assign RdPend = u_cd22 | u_8355;</font>
                        MISSING_ELSE
66311                   	assign RdMask = RdErr0 | PurgeErr0;
66312                   	assign RdCand = AhbRd &amp; Cache &amp; ~ RdSent &amp; ~ RdMask;
66313                   	assign RdErr0 = RdWait &amp; ~ AdvRd &amp; RdErrPiped &amp; ~ Purge &amp; ~ RdErr1;
66314                   	assign RdVld = RdErr1 | PurgeErr1 | RdWait &amp; RdRsp &amp; ~ Purge &amp; ~ RspErr;
66315                   	assign HReadyRd = RdVld | ~ RdWait;
66316                   	assign u_cfa6 = Seq &amp; ( ~ WDVld | LockRdy ) | ( HTrans1 == 2'b00 | NonSeq &amp; AhbDn_HWrite ) &amp; WDDone;
66317                   	assign u_164 = Seq &amp; ( ~ WDVld | LockRdy );
66318                   	assign HRdy = AhbDn_HReady;
66319                   	assign FullWr = Wr &amp; HRdy &amp; ( Seq | NonSeq );
66320                   	assign HAddrEnd = ( &amp; ( AhbDn_HAddr [1:0] | u_569a - 2'b01 ) );
66321                   	assign Sm_WP = CurState == 3'b101;
66322                   	assign Be = BeReg | WASel;
66323                   	assign LockVldWr = WDVld | Sm_WP | Sm_WNP | HEnd &amp; ( WACe | ( | BeReg ) );
66324                   	assign LockVldRd = RdCand | APSelRd;
66325                   	assign Lock_Vld = LockVldWr | LockVldRd;
66326                   	assign Req1_Vld = Lock_Vld;
66327                   	assign Lock_Last = Sm_IDLE | Sm_RD | Sm_WWS | WDCnt0;
66328                   	assign Req1_Last = Lock_Last;
66329                   	assign Ctl_Wr = Wr;
66330                   	assign APCeRd = HRdy &amp; ( RdCand &amp; ~ LockRdy | AhbRd &amp; ( ~ Cache ) );
66331                   	assign APCe = APCeRd | APCeWr;
66332                   	assign LockWr = APSel ? u_8b06 : Ctl_Wr;
66333                   	assign Lock_Opc = LockWr ? 3'b100 : 3'b000;
66334                   	assign Req1_Opc = Lock_Opc;
66335                   	assign PwrInc = Req1_Vld &amp; Req1_Rdy &amp; Req1_Last &amp; ( ~ PwrHead | ~ ( Req1_Opc == 3'b110 ) );
66336                   	assign GenLcl_Rsp_Rdy = WrRdy | RdRdy;
66337                   	assign PwrDec = GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; GenLcl_Rsp_Last;
66338                   	assign PwrFull = PwrCnt == 1'b1;
66339      1/1          	assign Req1_Rdy = GenLcl_Req_Rdy &amp; ~ PwrFull;
66340      1/1          	assign Lock_Rdy = Req1_Rdy;
66341      1/1          	assign LockRdy = Lock_Rdy | ~ Lock_Vld;
66342      <font color = "red">0/1     ==>  	assign APSel = APSelRd | Sm_WNB | Sm_WB;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod395.html" >rsnoc_z_H_R_G_T2_P_U_13377903</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">2</td>
<td class="rt">3.70  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1280</td>
<td class="rt">7</td>
<td class="rt">0.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">640</td>
<td class="rt">4</td>
<td class="rt">0.62  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">640</td>
<td class="rt">3</td>
<td class="rt">0.47  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">33</td>
<td class="rt">2</td>
<td class="rt">6.06  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">648</td>
<td class="rt">7</td>
<td class="rt">1.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">324</td>
<td class="rt">4</td>
<td class="rt">1.23  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">324</td>
<td class="rt">3</td>
<td class="rt">0.93  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">21</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">632</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">316</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">316</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Cxt_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_RouteIdZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtUsed[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxCxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_29f0[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AutoItlv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AutoItlvPnd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cur_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Itlv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxHdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod395.html" >rsnoc_z_H_R_G_T2_P_U_13377903</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">66248</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">66289</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">66294</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">66299</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">66307</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">66339</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66248      	assign HEnd = HTrans1 == 2'b00 | HTrans1 == 2'b10;
           	<font color = "green">-1-</font>                                                  
66249      	assign u_c99a = HRdy & HEnd;
           <font color = "green">	==></font>
66250      	assign u_703a = u_c99a ? FromIdle : 3'b110;
           	<font color = "red">-2-</font>                                           
66251      	assign LnByte = { 1'b0 , AhbDn_HSize } + { 1'b0 , LnBeat };
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66289      	assign GenLcl_Rsp_Opc = GenLcl1_Rsp_Opc;
           	<font color = "green">-1-</font>                                        
66290      	assign WrRdy = GenLcl_Rsp_Vld & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           <font color = "green">	==></font>
66291      	assign GenLcl_Rsp_Echo = GenLcl1_Rsp_Echo;
           	<font color = "red">-2-</font>                                          
66292      	assign WrRsp = WrRdy & GenLcl_Rsp_Echo == 1'b0;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66294      	assign WrInc = ( Sm_WNB | Sm_WNP ) & BeClr & WDCnt0;
           	<font color = "green">-1-</font>                                                    
66295      	assign WrLast = WrWait & ( WrRsp & WrCnt == 7'b0000001 | ~ WrErr1 & WrCnt == 7'b0 ) & ~ WrVld;
           <font color = "green">	==></font>
66296      	assign GenLcl_Rsp_Status = GenLcl1_Rsp_Status;
           	<font color = "red">-2-</font>                                              
66297      	assign RspErr = GenLcl_Rsp_Status == 2'b01;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66299      	assign AhbRd =
           	<font color = "green">-1-</font>              
66300      					~ Wr & ~ APSelRd & ( NonSeq | Seq & RdSplit ) & ( Sm_IDLE | Sm_RD | Sm_WWS & WrVld );
           <font color = "green">					==></font>
66301      	assign RdRsp = GenLcl_Rsp_Vld & ( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b010 );
           	<font color = "red">-2-</font>                                                                                        
66302      	assign Purge = Purge1 | Purge2;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66307      	assign GenLcl_Rsp_Last = GenLcl1_Rsp_Last;
           	<font color = "green">-1-</font>                                          
66308      	assign ClrPurge = RdRsp & RdRdy & GenLcl_Rsp_Last;
           <font color = "green">	==></font>
66309      	assign u_8355 = RdRsp & RdWait;
           	<font color = "red">-2-</font>                               
66310      	assign RdPend = u_cd22 | u_8355;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66339      	assign Req1_Rdy = GenLcl_Req_Rdy & ~ PwrFull;
           	<font color = "green">-1-</font>                                             
66340      	assign Lock_Rdy = Req1_Rdy;
           <font color = "green">	==></font>
66341      	assign LockRdy = Lock_Rdy | ~ Lock_Vld;
           	<font color = "red">-2-</font>                                       
66342      	assign APSel = APSelRd | Sm_WNB | Sm_WB;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_140947">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_P_U_13377903">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
