<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\wks\ework\FPGA\TangNano\20k\TangNanoZ80MEM\TangNanoZ80MEM_project\impl\gwsynthesis\TangNanoZ80MEM_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\wks\ework\FPGA\TangNano\20k\TangNanoZ80MEM\TangNanoZ80MEM_project\src\tn20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 28 13:11:18 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2043</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1574</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.250
<td>0.000</td>
<td>24.691</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>PLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.250
<td>0.000</td>
<td>24.691</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>PLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>98.765</td>
<td>10.125
<td>0.000</td>
<td>49.383</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>PLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>PLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>27.000(MHz)</td>
<td>209.074(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>20.250(MHz)</td>
<td>410.580(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of PLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of PLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of PLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.890</td>
<td>RESET_n_s2/Q</td>
<td>uart_tx_inst/tx_pin_s0/SET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>3.120</td>
</tr>
<tr>
<td>2</td>
<td>9.086</td>
<td>RESET_n_s2/Q</td>
<td>uart_tx_inst/tx_pin_s0/CE</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.924</td>
</tr>
<tr>
<td>3</td>
<td>9.475</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/bit_cnt_1_s0/CE</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.535</td>
</tr>
<tr>
<td>4</td>
<td>9.475</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/bit_cnt_3_s0/CE</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.535</td>
</tr>
<tr>
<td>5</td>
<td>9.640</td>
<td>tx_data_0_s0/Q</td>
<td>uart_tx_inst/send_buf_1_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.369</td>
</tr>
<tr>
<td>6</td>
<td>9.658</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/bit_cnt_2_s0/CE</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.351</td>
</tr>
<tr>
<td>7</td>
<td>9.805</td>
<td>tx_data_7_s0/Q</td>
<td>uart_tx_inst/send_buf_8_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.205</td>
</tr>
<tr>
<td>8</td>
<td>9.882</td>
<td>tx_data_5_s0/Q</td>
<td>uart_tx_inst/send_buf_6_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.128</td>
</tr>
<tr>
<td>9</td>
<td>9.910</td>
<td>tx_data_2_s0/Q</td>
<td>uart_tx_inst/send_buf_3_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.100</td>
</tr>
<tr>
<td>10</td>
<td>9.910</td>
<td>tx_data_4_s0/Q</td>
<td>uart_tx_inst/send_buf_5_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.100</td>
</tr>
<tr>
<td>11</td>
<td>9.911</td>
<td>tx_data_3_s0/Q</td>
<td>uart_tx_inst/send_buf_4_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.099</td>
</tr>
<tr>
<td>12</td>
<td>9.967</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/bit_cnt_0_s2/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.043</td>
</tr>
<tr>
<td>13</td>
<td>9.991</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/cycle_cnt_1_s0/RESET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.018</td>
</tr>
<tr>
<td>14</td>
<td>9.991</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/cycle_cnt_2_s0/RESET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.018</td>
</tr>
<tr>
<td>15</td>
<td>9.991</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/cycle_cnt_3_s0/RESET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.018</td>
</tr>
<tr>
<td>16</td>
<td>9.991</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/cycle_cnt_4_s0/RESET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.018</td>
</tr>
<tr>
<td>17</td>
<td>9.991</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/cycle_cnt_5_s0/RESET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>2.018</td>
</tr>
<tr>
<td>18</td>
<td>10.076</td>
<td>tx_data_6_s0/Q</td>
<td>uart_tx_inst/send_buf_7_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>1.934</td>
</tr>
<tr>
<td>19</td>
<td>10.077</td>
<td>tx_data_1_s0/Q</td>
<td>uart_tx_inst/send_buf_2_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>1.933</td>
</tr>
<tr>
<td>20</td>
<td>10.142</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/bit_cnt_1_s0/RESET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>1.868</td>
</tr>
<tr>
<td>21</td>
<td>10.142</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/bit_cnt_2_s0/RESET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>1.868</td>
</tr>
<tr>
<td>22</td>
<td>10.142</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/cycle_cnt_12_s0/RESET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>1.867</td>
</tr>
<tr>
<td>23</td>
<td>10.142</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/cycle_cnt_13_s0/RESET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>1.867</td>
</tr>
<tr>
<td>24</td>
<td>10.142</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/cycle_cnt_14_s0/RESET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>1.867</td>
</tr>
<tr>
<td>25</td>
<td>10.142</td>
<td>RESET_n_s2/Q</td>
<td>uart_rx_inst/cycle_cnt_15_s0/RESET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>12.346</td>
<td>0.266</td>
<td>1.867</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.048</td>
<td>uart_rx_inst/rx_data_ready_s0/Q</td>
<td>LED_G_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.563</td>
<td>0.561</td>
</tr>
<tr>
<td>2</td>
<td>0.006</td>
<td>uart_rx_inst/rx_data_7_s0/Q</td>
<td>io_data_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.563</td>
<td>0.615</td>
</tr>
<tr>
<td>3</td>
<td>0.100</td>
<td>uart_rx_inst/rx_data_ready_s0/Q</td>
<td>io_data_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.563</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.202</td>
<td>uart_rx_inst/rx_data_6_s0/Q</td>
<td>io_data_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.563</td>
<td>0.811</td>
</tr>
<tr>
<td>5</td>
<td>0.206</td>
<td>uart_rx_inst/rx_data_4_s0/Q</td>
<td>io_data_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.563</td>
<td>0.815</td>
</tr>
<tr>
<td>6</td>
<td>0.211</td>
<td>uart_tx_inst/tx_ready_s2/Q</td>
<td>io_data_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.563</td>
<td>0.821</td>
</tr>
<tr>
<td>7</td>
<td>0.214</td>
<td>uart_tx_inst/tx_ready_s2/Q</td>
<td>LED_B_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.563</td>
<td>0.824</td>
</tr>
<tr>
<td>8</td>
<td>0.282</td>
<td>uart_rx_inst/rx_data_ready_s0/Q</td>
<td>rx_clear_s1/CE</td>
<td>sys_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.563</td>
<td>0.891</td>
</tr>
<tr>
<td>9</td>
<td>0.292</td>
<td>uart_rx_inst/rx_data_3_s0/Q</td>
<td>io_data_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.563</td>
<td>0.902</td>
</tr>
<tr>
<td>10</td>
<td>0.319</td>
<td>uart_rx_inst/rx_data_0_s0/Q</td>
<td>io_data_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.563</td>
<td>0.928</td>
</tr>
<tr>
<td>11</td>
<td>0.339</td>
<td>uart_rx_inst/rx_data_5_s0/Q</td>
<td>io_data_5_s0/D</td>
<td>sys_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.563</td>
<td>0.948</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>uart_tx_inst/tx_ready_s2/Q</td>
<td>uart_tx_inst/tx_ready_s2/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>uart_tx_inst/cycle_cnt_13_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_13_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>uart_tx_inst/cycle_cnt_15_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_15_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>uart_rx_inst/cycle_cnt_2_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>uart_rx_inst/cycle_cnt_6_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>uart_rx_inst/cycle_cnt_8_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_12_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>uart_rx_inst/cycle_cnt_14_s0/Q</td>
<td>uart_rx_inst/cycle_cnt_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>uart_rx_inst/bit_cnt_2_s0/Q</td>
<td>uart_rx_inst/bit_cnt_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>onboard_rgb_led/sout_s4/Q</td>
<td>onboard_rgb_led/sout_s4/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>onboard_rgb_led/bit_count_4_s0/Q</td>
<td>onboard_rgb_led/bit_count_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>reset_cnt_0_s0/Q</td>
<td>reset_cnt_0_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>reset_cnt_2_s0/Q</td>
<td>reset_cnt_2_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>reset_cnt_6_s0/Q</td>
<td>reset_cnt_6_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.916</td>
<td>17.916</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>onboard_rgb_led/bit_count_4_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.916</td>
<td>17.916</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>onboard_rgb_led/bit_count_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.916</td>
<td>17.916</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>onboard_rgb_led/data_22_s0</td>
</tr>
<tr>
<td>4</td>
<td>16.916</td>
<td>17.916</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>onboard_rgb_led/data_14_s0</td>
</tr>
<tr>
<td>5</td>
<td>16.916</td>
<td>17.916</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>onboard_rgb_led/clk_count_13_s1</td>
</tr>
<tr>
<td>6</td>
<td>16.916</td>
<td>17.916</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>uart_rx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.916</td>
<td>17.916</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.916</td>
<td>17.916</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>onboard_rgb_led/clk_count_14_s1</td>
</tr>
<tr>
<td>9</td>
<td>16.916</td>
<td>17.916</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.916</td>
<td>17.916</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>uart_rx_inst/bit_cnt_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_pin_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>102.711</td>
<td>1.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>uart_tx_inst/tx_ready_s3/I1</td>
</tr>
<tr>
<td>103.260</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_ready_s3/F</td>
</tr>
<tr>
<td>104.047</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_pin_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td>uart_tx_inst/tx_pin_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_pin_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT50[A]</td>
<td>uart_tx_inst/tx_pin_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 17.595%; route: 2.339, 74.970%; tC2Q: 0.232, 7.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_pin_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>101.618</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td>uart_tx_inst/tx_pin_s2/I1</td>
</tr>
<tr>
<td>102.188</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/tx_pin_s2/F</td>
</tr>
<tr>
<td>103.851</td>
<td>1.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_pin_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td>uart_tx_inst/tx_pin_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_pin_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT50[A]</td>
<td>uart_tx_inst/tx_pin_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 19.495%; route: 2.122, 72.571%; tC2Q: 0.232, 7.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R31C27[2][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>101.823</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>102.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>102.584</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>uart_tx_inst/bit_cnt_3_s5/I2</td>
</tr>
<tr>
<td>103.133</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/bit_cnt_3_s5/F</td>
</tr>
<tr>
<td>103.462</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_cnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>uart_tx_inst/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/bit_cnt_1_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>uart_tx_inst/bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 43.549%; route: 1.199, 47.300%; tC2Q: 0.232, 9.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R31C27[2][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>101.823</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>102.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>102.584</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>uart_tx_inst/bit_cnt_3_s5/I2</td>
</tr>
<tr>
<td>103.133</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/bit_cnt_3_s5/F</td>
</tr>
<tr>
<td>103.462</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_cnt_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>uart_tx_inst/bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/bit_cnt_3_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>uart_tx_inst/bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 43.549%; route: 1.199, 47.300%; tC2Q: 0.232, 9.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[B]</td>
<td>tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOR49[B]</td>
<td style=" font-weight:bold;">tx_data_0_s0/Q</td>
</tr>
<tr>
<td>103.297</td>
<td>2.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>uart_tx_inst/send_buf_1_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_1_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>uart_tx_inst/send_buf_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 90.209%; tC2Q: 0.232, 9.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R31C27[2][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>101.823</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>102.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>102.584</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>uart_tx_inst/bit_cnt_3_s5/I2</td>
</tr>
<tr>
<td>103.133</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/bit_cnt_3_s5/F</td>
</tr>
<tr>
<td>103.279</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_cnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>uart_tx_inst/bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>uart_tx_inst/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 46.950%; route: 1.015, 43.183%; tC2Q: 0.232, 9.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">tx_data_7_s0/Q</td>
</tr>
<tr>
<td>103.132</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>uart_tx_inst/send_buf_8_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_8_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>uart_tx_inst/send_buf_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.973, 89.476%; tC2Q: 0.232, 10.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">tx_data_5_s0/Q</td>
</tr>
<tr>
<td>103.055</td>
<td>1.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][B]</td>
<td>uart_tx_inst/send_buf_6_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_6_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[0][B]</td>
<td>uart_tx_inst/send_buf_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.896, 89.097%; tC2Q: 0.232, 10.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR38[A]</td>
<td>tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOR38[A]</td>
<td style=" font-weight:bold;">tx_data_2_s0/Q</td>
</tr>
<tr>
<td>103.027</td>
<td>1.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>uart_tx_inst/send_buf_3_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_3_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>uart_tx_inst/send_buf_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.868, 88.951%; tC2Q: 0.232, 11.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT27[A]</td>
<td style=" font-weight:bold;">tx_data_4_s0/Q</td>
</tr>
<tr>
<td>103.027</td>
<td>1.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>uart_tx_inst/send_buf_5_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_5_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>uart_tx_inst/send_buf_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.868, 88.951%; tC2Q: 0.232, 11.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB42[B]</td>
<td style=" font-weight:bold;">tx_data_3_s0/Q</td>
</tr>
<tr>
<td>103.026</td>
<td>1.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>uart_tx_inst/send_buf_4_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_4_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>uart_tx_inst/send_buf_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.867, 88.945%; tC2Q: 0.232, 11.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R31C27[2][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>101.823</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>102.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>102.400</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>uart_tx_inst/n120_s3/I3</td>
</tr>
<tr>
<td>102.970</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n120_s3/F</td>
</tr>
<tr>
<td>102.970</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>uart_tx_inst/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>uart_tx_inst/bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 55.073%; route: 0.686, 33.569%; tC2Q: 0.232, 11.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>101.883</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_rx_inst/n299_s0/I2</td>
</tr>
<tr>
<td>102.432</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n299_s0/F</td>
</tr>
<tr>
<td>102.946</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>uart_rx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 27.199%; route: 1.237, 61.307%; tC2Q: 0.232, 11.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>101.883</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_rx_inst/n299_s0/I2</td>
</tr>
<tr>
<td>102.432</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n299_s0/F</td>
</tr>
<tr>
<td>102.946</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>uart_rx_inst/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 27.199%; route: 1.237, 61.307%; tC2Q: 0.232, 11.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>101.883</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_rx_inst/n299_s0/I2</td>
</tr>
<tr>
<td>102.432</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n299_s0/F</td>
</tr>
<tr>
<td>102.946</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>uart_rx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 27.199%; route: 1.237, 61.307%; tC2Q: 0.232, 11.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>101.883</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_rx_inst/n299_s0/I2</td>
</tr>
<tr>
<td>102.432</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n299_s0/F</td>
</tr>
<tr>
<td>102.946</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>uart_rx_inst/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>uart_rx_inst/cycle_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 27.199%; route: 1.237, 61.307%; tC2Q: 0.232, 11.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>101.883</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_rx_inst/n299_s0/I2</td>
</tr>
<tr>
<td>102.432</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n299_s0/F</td>
</tr>
<tr>
<td>102.946</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>uart_rx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 27.199%; route: 1.237, 61.307%; tC2Q: 0.232, 11.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[A]</td>
<td>tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOR36[A]</td>
<td style=" font-weight:bold;">tx_data_6_s0/Q</td>
</tr>
<tr>
<td>102.861</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td>uart_tx_inst/send_buf_7_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_7_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C32[0][A]</td>
<td>uart_tx_inst/send_buf_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 88.002%; tC2Q: 0.232, 11.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[B]</td>
<td>tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOR36[B]</td>
<td style=" font-weight:bold;">tx_data_1_s0/Q</td>
</tr>
<tr>
<td>102.860</td>
<td>1.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>uart_tx_inst/send_buf_2_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_2_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>uart_tx_inst/send_buf_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.701, 87.995%; tC2Q: 0.232, 12.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>101.895</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>uart_rx_inst/n114_s1/I1</td>
</tr>
<tr>
<td>102.465</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n114_s1/F</td>
</tr>
<tr>
<td>102.795</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/bit_cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>uart_rx_inst/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/bit_cnt_1_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>uart_rx_inst/bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 30.514%; route: 1.066, 57.066%; tC2Q: 0.232, 12.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>101.895</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>uart_rx_inst/n114_s1/I1</td>
</tr>
<tr>
<td>102.465</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n114_s1/F</td>
</tr>
<tr>
<td>102.795</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/bit_cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 30.514%; route: 1.066, 57.066%; tC2Q: 0.232, 12.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>101.883</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_rx_inst/n299_s0/I2</td>
</tr>
<tr>
<td>102.432</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n299_s0/F</td>
</tr>
<tr>
<td>102.795</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 29.398%; route: 1.086, 58.179%; tC2Q: 0.232, 12.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>101.883</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_rx_inst/n299_s0/I2</td>
</tr>
<tr>
<td>102.432</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n299_s0/F</td>
</tr>
<tr>
<td>102.795</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>uart_rx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>uart_rx_inst/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 29.398%; route: 1.086, 58.179%; tC2Q: 0.232, 12.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>101.883</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_rx_inst/n299_s0/I2</td>
</tr>
<tr>
<td>102.432</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n299_s0/F</td>
</tr>
<tr>
<td>102.795</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 29.398%; route: 1.086, 58.179%; tC2Q: 0.232, 12.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>112.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.684</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>100.927</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>101.159</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>101.883</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_rx_inst/n299_s0/I2</td>
</tr>
<tr>
<td>102.432</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n299_s0/F</td>
</tr>
<tr>
<td>102.795</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>113.007</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>uart_rx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>112.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td>112.937</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 29.398%; route: 1.086, 58.179%; tC2Q: 0.232, 12.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/rx_data_ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LED_G_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>148.824</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>149.688</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>uart_rx_inst/rx_data_ready_s0/CLK</td>
</tr>
<tr>
<td>149.889</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_ready_s0/Q</td>
</tr>
<tr>
<td>150.249</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">LED_G_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>150.067</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.251</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>LED_G_4_s0/CLK</td>
</tr>
<tr>
<td>150.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>LED_G_4_s0</td>
</tr>
<tr>
<td>150.297</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>LED_G_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>148.824</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>149.688</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>uart_rx_inst/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>149.890</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_7_s0/Q</td>
</tr>
<tr>
<td>150.013</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>n229_s6/I2</td>
</tr>
<tr>
<td>150.303</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">n229_s6/F</td>
</tr>
<tr>
<td>150.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">io_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>150.067</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.251</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>io_data_7_s0/CLK</td>
</tr>
<tr>
<td>150.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_7_s0</td>
</tr>
<tr>
<td>150.297</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>io_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.137%; route: 0.123, 20.029%; tC2Q: 0.202, 32.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/rx_data_ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>148.824</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>149.688</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>uart_rx_inst/rx_data_ready_s0/CLK</td>
</tr>
<tr>
<td>149.890</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_ready_s0/Q</td>
</tr>
<tr>
<td>150.165</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td>n235_s6/I1</td>
</tr>
<tr>
<td>150.397</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">n235_s6/F</td>
</tr>
<tr>
<td>150.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" font-weight:bold;">io_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>150.067</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.251</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td>io_data_1_s0/CLK</td>
</tr>
<tr>
<td>150.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_1_s0</td>
</tr>
<tr>
<td>150.297</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[1][B]</td>
<td>io_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 32.726%; route: 0.275, 38.780%; tC2Q: 0.202, 28.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/rx_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>148.824</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>149.688</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>uart_rx_inst/rx_data_6_s0/CLK</td>
</tr>
<tr>
<td>149.890</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_6_s0/Q</td>
</tr>
<tr>
<td>150.135</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>n230_s6/I2</td>
</tr>
<tr>
<td>150.499</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">n230_s6/F</td>
</tr>
<tr>
<td>150.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" font-weight:bold;">io_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>150.067</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.251</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>io_data_6_s0/CLK</td>
</tr>
<tr>
<td>150.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_6_s0</td>
</tr>
<tr>
<td>150.297</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>io_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 44.871%; route: 0.245, 30.229%; tC2Q: 0.202, 24.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/rx_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>148.824</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>149.688</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>uart_rx_inst/rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>149.890</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_4_s0/Q</td>
</tr>
<tr>
<td>150.139</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n232_s6/I2</td>
</tr>
<tr>
<td>150.503</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n232_s6/F</td>
</tr>
<tr>
<td>150.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" font-weight:bold;">io_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>150.067</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.251</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>io_data_4_s0/CLK</td>
</tr>
<tr>
<td>150.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_4_s0</td>
</tr>
<tr>
<td>150.297</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>io_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 44.652%; route: 0.249, 30.568%; tC2Q: 0.202, 24.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_ready_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>148.824</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>149.688</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>uart_tx_inst/tx_ready_s2/CLK</td>
</tr>
<tr>
<td>149.890</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s2/Q</td>
</tr>
<tr>
<td>150.276</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>n234_s6/I1</td>
</tr>
<tr>
<td>150.508</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">n234_s6/F</td>
</tr>
<tr>
<td>150.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" font-weight:bold;">io_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>150.067</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.251</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>io_data_2_s0/CLK</td>
</tr>
<tr>
<td>150.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_2_s0</td>
</tr>
<tr>
<td>150.297</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>io_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 28.272%; route: 0.387, 47.113%; tC2Q: 0.202, 24.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_ready_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>LED_B_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>148.824</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>149.688</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>uart_tx_inst/tx_ready_s2/CLK</td>
</tr>
<tr>
<td>149.890</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s2/Q</td>
</tr>
<tr>
<td>150.511</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" font-weight:bold;">LED_B_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>150.067</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.251</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td>LED_B_4_s0/CLK</td>
</tr>
<tr>
<td>150.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>LED_B_4_s0</td>
</tr>
<tr>
<td>150.297</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[2][A]</td>
<td>LED_B_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 75.474%; tC2Q: 0.202, 24.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/rx_data_ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_clear_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>148.824</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>149.688</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>uart_rx_inst/rx_data_ready_s0/CLK</td>
</tr>
<tr>
<td>149.890</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_ready_s0/Q</td>
</tr>
<tr>
<td>150.141</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td>n238_s1/I1</td>
</tr>
<tr>
<td>150.451</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">n238_s1/F</td>
</tr>
<tr>
<td>150.578</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">rx_clear_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>150.067</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.251</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>rx_clear_s1/CLK</td>
</tr>
<tr>
<td>150.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rx_clear_s1</td>
</tr>
<tr>
<td>150.297</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>rx_clear_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 34.797%; route: 0.379, 42.528%; tC2Q: 0.202, 22.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/rx_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>148.824</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>149.688</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>uart_rx_inst/rx_data_3_s0/CLK</td>
</tr>
<tr>
<td>149.890</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_3_s0/Q</td>
</tr>
<tr>
<td>150.299</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>n233_s6/I2</td>
</tr>
<tr>
<td>150.589</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" background: #97FFFF;">n233_s6/F</td>
</tr>
<tr>
<td>150.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" font-weight:bold;">io_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>150.067</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.251</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>io_data_3_s0/CLK</td>
</tr>
<tr>
<td>150.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_3_s0</td>
</tr>
<tr>
<td>150.297</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>io_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 32.164%; route: 0.410, 45.433%; tC2Q: 0.202, 22.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>148.824</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>149.688</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>uart_rx_inst/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>149.890</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_0_s0/Q</td>
</tr>
<tr>
<td>150.272</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>n236_s6/I2</td>
</tr>
<tr>
<td>150.616</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" background: #97FFFF;">n236_s6/F</td>
</tr>
<tr>
<td>150.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" font-weight:bold;">io_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>150.067</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.251</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>io_data_0_s0/CLK</td>
</tr>
<tr>
<td>150.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_0_s0</td>
</tr>
<tr>
<td>150.297</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>io_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 37.053%; route: 0.382, 41.188%; tC2Q: 0.202, 21.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>150.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/rx_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>148.824</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>149.688</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>uart_rx_inst/rx_data_5_s0/CLK</td>
</tr>
<tr>
<td>149.890</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_5_s0/Q</td>
</tr>
<tr>
<td>150.272</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>n231_s6/I2</td>
</tr>
<tr>
<td>150.636</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" background: #97FFFF;">n231_s6/F</td>
</tr>
<tr>
<td>150.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">io_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>150.067</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.251</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>io_data_5_s0/CLK</td>
</tr>
<tr>
<td>150.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_data_5_s0</td>
</tr>
<tr>
<td>150.297</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>io_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 38.381%; route: 0.382, 40.320%; tC2Q: 0.202, 21.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_ready_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_ready_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>uart_tx_inst/tx_ready_s2/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s2/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>uart_tx_inst/n170_s3/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n170_s3/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>uart_tx_inst/tx_ready_s2/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>uart_tx_inst/tx_ready_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>uart_tx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>uart_tx_inst/n123_s1/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n123_s1/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>uart_tx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_15_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>uart_tx_inst/n121_s1/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n121_s1/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>uart_rx_inst/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>uart_rx_inst/n149_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n149_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>uart_rx_inst/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_rx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td>uart_rx_inst/n145_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n145_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_rx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_rx_inst/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C30[1][A]</td>
<td>uart_rx_inst/n143_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n143_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][A]</td>
<td>uart_rx_inst/n139_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n139_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>uart_rx_inst/n137_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n137_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/bit_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>uart_rx_inst/n105_s0/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n105_s0/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/bit_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>uart_rx_inst/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/sout_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/sout_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>onboard_rgb_led/sout_s4/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/sout_s4/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>onboard_rgb_led/n298_s15/I0</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n298_s15/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/sout_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>onboard_rgb_led/sout_s4/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>onboard_rgb_led/sout_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_rgb_led/bit_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_rgb_led/bit_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>onboard_rgb_led/bit_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/bit_count_4_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>onboard_rgb_led/n318_s9/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">onboard_rgb_led/n318_s9/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">onboard_rgb_led/bit_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>onboard_rgb_led/bit_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>onboard_rgb_led/bit_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>2.539</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>2.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>reset_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>n74_s/I1</td>
</tr>
<tr>
<td>2.539</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">n74_s/SUM</td>
</tr>
<tr>
<td>2.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_cnt_6_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C29[0][A]</td>
<td>n70_s/I1</td>
</tr>
<tr>
<td>2.539</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" background: #97FFFF;">n70_s/SUM</td>
</tr>
<tr>
<td>2.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">reset_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>reset_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.916</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>onboard_rgb_led/bit_count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.206</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.661</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/bit_count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.713</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/bit_count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.916</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>onboard_rgb_led/bit_count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.206</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.661</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/bit_count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.713</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/bit_count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.916</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>onboard_rgb_led/data_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.206</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.661</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/data_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.713</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/data_22_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.916</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>onboard_rgb_led/data_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.206</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.661</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/data_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.713</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/data_14_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.916</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>onboard_rgb_led/clk_count_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.206</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.661</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/clk_count_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.713</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/clk_count_13_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.916</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.206</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.661</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.713</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.916</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.206</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.661</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.713</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.916</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>onboard_rgb_led/clk_count_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.206</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.661</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/clk_count_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.713</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/clk_count_14_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.916</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.206</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.661</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.713</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.916</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.206</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.661</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.713</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>117</td>
<td>sys_clk_d</td>
<td>10.835</td>
<td>1.455</td>
</tr>
<tr>
<td>96</td>
<td>CLK_d</td>
<td>8.890</td>
<td>0.427</td>
</tr>
<tr>
<td>37</td>
<td>state[1]</td>
<td>33.019</td>
<td>0.677</td>
</tr>
<tr>
<td>32</td>
<td>RESET_n_d</td>
<td>8.890</td>
<td>1.808</td>
</tr>
<tr>
<td>26</td>
<td>n301_24</td>
<td>33.924</td>
<td>0.707</td>
</tr>
<tr>
<td>23</td>
<td>state</td>
<td>33.995</td>
<td>1.525</td>
</tr>
<tr>
<td>18</td>
<td>cycle_cnt_15_6</td>
<td>9.475</td>
<td>0.455</td>
</tr>
<tr>
<td>16</td>
<td>n299_3</td>
<td>9.991</td>
<td>0.587</td>
</tr>
<tr>
<td>16</td>
<td>n302_21</td>
<td>32.698</td>
<td>0.470</td>
</tr>
<tr>
<td>16</td>
<td>clk_count_15_9</td>
<td>32.254</td>
<td>0.666</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C30</td>
<td>83.33%</td>
</tr>
<tr>
<td>R24C24</td>
<td>81.94%</td>
</tr>
<tr>
<td>R24C28</td>
<td>76.39%</td>
</tr>
<tr>
<td>R25C28</td>
<td>75.00%</td>
</tr>
<tr>
<td>R29C28</td>
<td>73.61%</td>
</tr>
<tr>
<td>R27C30</td>
<td>72.22%</td>
</tr>
<tr>
<td>R30C30</td>
<td>69.44%</td>
</tr>
<tr>
<td>R31C28</td>
<td>68.06%</td>
</tr>
<tr>
<td>R27C28</td>
<td>68.06%</td>
</tr>
<tr>
<td>R30C28</td>
<td>66.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
