WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500251 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000251 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250252 cumulative IPC: 4 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250252 cumulative IPC: 4 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 8555121 heartbeat IPC: 2.813 cumulative IPC: 2.169 (Simulation time: 00 hr 01 min 06 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_8.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 13184766 heartbeat IPC: 2.16 cumulative IPC: 2.163 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 17668693 heartbeat IPC: 2.23 cumulative IPC: 2.189 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 22174332 heartbeat IPC: 2.219 cumulative IPC: 2.198 (Simulation time: 00 hr 02 min 45 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_8.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 26706327 heartbeat IPC: 2.207 cumulative IPC: 2.2 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 31187411 heartbeat IPC: 2.232 cumulative IPC: 2.206 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 35695625 heartbeat IPC: 2.218 cumulative IPC: 2.207 (Simulation time: 00 hr 04 min 23 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_8.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 40217459 heartbeat IPC: 2.211 cumulative IPC: 2.208 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 44707022 heartbeat IPC: 2.227 cumulative IPC: 2.21 (Simulation time: 00 hr 05 min 29 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 49205289 heartbeat IPC: 2.223 cumulative IPC: 2.212 (Simulation time: 00 hr 06 min 02 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_8.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 45200678 cumulative IPC: 2.212 (Simulation time: 00 hr 06 min 18 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 45200678 cumulative IPC: 2.212 (Simulation time: 00 hr 06 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_8.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.212 instructions: 100000000 cycles: 45200678
CPU 0 Branch Prediction Accuracy: 99.05% MPKI: 0.3133 Average ROB Occupancy at Mispredict: 176.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.105
BRANCH_CONDITIONAL: 0.208
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     576295 HIT:     278205 MISS:     298090
LLC LOAD         ACCESS:       7095 HIT:       2693 MISS:       4402
LLC RFO          ACCESS:     293822 HIT:        155 MISS:     293667
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     275315 HIT:     275315 MISS:          0
LLC TRANSLATION  ACCESS:         63 HIT:         42 MISS:         21
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1737 cycles
cpu0_DTLB TOTAL        ACCESS:   23080618 HIT:   23067087 MISS:      13531
cpu0_DTLB LOAD         ACCESS:   23080618 HIT:   23067087 MISS:      13531
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.203 cycles
cpu0_ITLB TOTAL        ACCESS:       5186 HIT:       5030 MISS:        156
cpu0_ITLB LOAD         ACCESS:       5186 HIT:       5030 MISS:        156
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.397 cycles
cpu0_L1D TOTAL        ACCESS:   31707653 HIT:   17744749 MISS:   13962904
cpu0_L1D LOAD         ACCESS:   17512558 HIT:   17265510 MISS:     247048
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   14194189 HIT:     478666 MISS:   13715523
cpu0_L1D TRANSLATION  ACCESS:        906 HIT:        573 MISS:        333
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 29.64 cycles
cpu0_L1I TOTAL        ACCESS:       6032 HIT:       6032 MISS:          0
cpu0_L1I LOAD         ACCESS:       6032 HIT:       6032 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     713052 HIT:     412072 MISS:     300980
cpu0_L2C LOAD         ACCESS:     144107 HIT:     137012 MISS:       7095
cpu0_L2C RFO          ACCESS:     293822 HIT:          0 MISS:     293822
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     274790 HIT:     274790 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        333 HIT:        270 MISS:         63
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1741 cycles
cpu0_STLB TOTAL        ACCESS:       6627 HIT:       5721 MISS:        906
cpu0_STLB LOAD         ACCESS:       6627 HIT:       5721 MISS:        906
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 102.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     173053
  ROW_BUFFER_MISS:     125020
 AVG DBUS CONGESTED CYCLE: 3.968
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      88415
  FULL:     187840
