

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6'
================================================================
* Date:           Mon Mar 11 09:29:08 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.547 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      265|      265|  5.300 us|  5.300 us|  265|  265|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_5_VITIS_LOOP_63_6  |      263|      263|         9|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      88|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|     256|     283|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     269|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|     525|     507|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_2_max_dsp_1_U2  |fmul_32ns_32ns_32_2_max_dsp_1  |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U3  |fmul_32ns_32ns_32_2_max_dsp_1  |        0|   3|  128|  135|    0|
    |mul_4s_4s_4_1_1_U6                |mul_4s_4s_4_1_1                |        0|   0|    0|   13|    0|
    |sitofp_32ns_32_2_no_dsp_1_U5      |sitofp_32ns_32_2_no_dsp_1      |        0|   0|    0|    0|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   6|  256|  283|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |empty_587_fu_422_p0                    |         +|   0|  0|  13|           4|           2|
    |indvar_flatten_next_fu_368_p2          |         +|   0|  0|  16|           9|           1|
    |indvars_iv_next93_fu_433_p2            |         +|   0|  0|  13|           5|           1|
    |indvars_iv_next99_dup18_fu_394_p2      |         +|   0|  0|  13|           5|           1|
    |exitcond971320_fu_380_p2               |      icmp|   0|  0|  10|           5|           6|
    |exitcond_flatten_fu_362_p2             |      icmp|   0|  0|  11|           9|          10|
    |indvars_iv92_mid2_fu_386_p3            |    select|   0|  0|   5|           1|           1|
    |indvars_iv98_cast582_mid2_v_fu_400_p3  |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  88|          40|          29|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvars_iv92_load    |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvars_iv98_load    |   9|          2|    5|         10|
    |indvar_flatten_fu_110                 |   9|          2|    9|         18|
    |indvars_iv92_fu_102                   |   9|          2|    5|         10|
    |indvars_iv98_fu_106                   |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   40|         80|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |conv_reg_532                         |  32|   0|   32|          0|
    |div_reg_542                          |  32|   0|   32|          0|
    |empty_585_reg_523                    |   4|   0|    4|          0|
    |indvar_flatten_fu_110                |   9|   0|    9|          0|
    |indvars_iv92_fu_102                  |   5|   0|    5|          0|
    |indvars_iv98_cast582_mid2_v_reg_518  |   5|   0|    5|          0|
    |indvars_iv98_fu_106                  |   5|   0|    5|          0|
    |mul_reg_537                          |  32|   0|   32|          0|
    |empty_585_reg_523                    |  64|  32|    4|          0|
    |indvars_iv98_cast582_mid2_v_reg_518  |  64|  32|    5|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 269|  64|  150|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|grp_fu_223_p_din0        |  out|   32|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|grp_fu_223_p_din1        |  out|   32|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|grp_fu_223_p_dout0       |   in|   32|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|grp_fu_223_p_ce          |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|grp_fu_230_p_din0        |  out|   32|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|grp_fu_230_p_dout0       |   in|   32|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|grp_fu_230_p_ce          |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6|  return value|
|D_s9_23fixp_0_address0   |  out|    4|   ap_memory|                                D_s9_23fixp_0|         array|
|D_s9_23fixp_0_ce0        |  out|    1|   ap_memory|                                D_s9_23fixp_0|         array|
|D_s9_23fixp_0_we0        |  out|    1|   ap_memory|                                D_s9_23fixp_0|         array|
|D_s9_23fixp_0_d0         |  out|   31|   ap_memory|                                D_s9_23fixp_0|         array|
|D_s9_23fixp_1_address0   |  out|    4|   ap_memory|                                D_s9_23fixp_1|         array|
|D_s9_23fixp_1_ce0        |  out|    1|   ap_memory|                                D_s9_23fixp_1|         array|
|D_s9_23fixp_1_we0        |  out|    1|   ap_memory|                                D_s9_23fixp_1|         array|
|D_s9_23fixp_1_d0         |  out|   31|   ap_memory|                                D_s9_23fixp_1|         array|
|D_s9_23fixp_2_address0   |  out|    4|   ap_memory|                                D_s9_23fixp_2|         array|
|D_s9_23fixp_2_ce0        |  out|    1|   ap_memory|                                D_s9_23fixp_2|         array|
|D_s9_23fixp_2_we0        |  out|    1|   ap_memory|                                D_s9_23fixp_2|         array|
|D_s9_23fixp_2_d0         |  out|   31|   ap_memory|                                D_s9_23fixp_2|         array|
|D_s9_23fixp_3_address0   |  out|    4|   ap_memory|                                D_s9_23fixp_3|         array|
|D_s9_23fixp_3_ce0        |  out|    1|   ap_memory|                                D_s9_23fixp_3|         array|
|D_s9_23fixp_3_we0        |  out|    1|   ap_memory|                                D_s9_23fixp_3|         array|
|D_s9_23fixp_3_d0         |  out|   31|   ap_memory|                                D_s9_23fixp_3|         array|
|D_s9_23fixp_4_address0   |  out|    4|   ap_memory|                                D_s9_23fixp_4|         array|
|D_s9_23fixp_4_ce0        |  out|    1|   ap_memory|                                D_s9_23fixp_4|         array|
|D_s9_23fixp_4_we0        |  out|    1|   ap_memory|                                D_s9_23fixp_4|         array|
|D_s9_23fixp_4_d0         |  out|   31|   ap_memory|                                D_s9_23fixp_4|         array|
|D_s9_23fixp_5_address0   |  out|    4|   ap_memory|                                D_s9_23fixp_5|         array|
|D_s9_23fixp_5_ce0        |  out|    1|   ap_memory|                                D_s9_23fixp_5|         array|
|D_s9_23fixp_5_we0        |  out|    1|   ap_memory|                                D_s9_23fixp_5|         array|
|D_s9_23fixp_5_d0         |  out|   31|   ap_memory|                                D_s9_23fixp_5|         array|
|D_s9_23fixp_6_address0   |  out|    4|   ap_memory|                                D_s9_23fixp_6|         array|
|D_s9_23fixp_6_ce0        |  out|    1|   ap_memory|                                D_s9_23fixp_6|         array|
|D_s9_23fixp_6_we0        |  out|    1|   ap_memory|                                D_s9_23fixp_6|         array|
|D_s9_23fixp_6_d0         |  out|   31|   ap_memory|                                D_s9_23fixp_6|         array|
|D_s9_23fixp_7_address0   |  out|    4|   ap_memory|                                D_s9_23fixp_7|         array|
|D_s9_23fixp_7_ce0        |  out|    1|   ap_memory|                                D_s9_23fixp_7|         array|
|D_s9_23fixp_7_we0        |  out|    1|   ap_memory|                                D_s9_23fixp_7|         array|
|D_s9_23fixp_7_d0         |  out|   31|   ap_memory|                                D_s9_23fixp_7|         array|
|D_s9_23fixp_8_address0   |  out|    4|   ap_memory|                                D_s9_23fixp_8|         array|
|D_s9_23fixp_8_ce0        |  out|    1|   ap_memory|                                D_s9_23fixp_8|         array|
|D_s9_23fixp_8_we0        |  out|    1|   ap_memory|                                D_s9_23fixp_8|         array|
|D_s9_23fixp_8_d0         |  out|   31|   ap_memory|                                D_s9_23fixp_8|         array|
|D_s9_23fixp_9_address0   |  out|    4|   ap_memory|                                D_s9_23fixp_9|         array|
|D_s9_23fixp_9_ce0        |  out|    1|   ap_memory|                                D_s9_23fixp_9|         array|
|D_s9_23fixp_9_we0        |  out|    1|   ap_memory|                                D_s9_23fixp_9|         array|
|D_s9_23fixp_9_d0         |  out|   31|   ap_memory|                                D_s9_23fixp_9|         array|
|D_s9_23fixp_10_address0  |  out|    4|   ap_memory|                               D_s9_23fixp_10|         array|
|D_s9_23fixp_10_ce0       |  out|    1|   ap_memory|                               D_s9_23fixp_10|         array|
|D_s9_23fixp_10_we0       |  out|    1|   ap_memory|                               D_s9_23fixp_10|         array|
|D_s9_23fixp_10_d0        |  out|   31|   ap_memory|                               D_s9_23fixp_10|         array|
|D_s9_23fixp_11_address0  |  out|    4|   ap_memory|                               D_s9_23fixp_11|         array|
|D_s9_23fixp_11_ce0       |  out|    1|   ap_memory|                               D_s9_23fixp_11|         array|
|D_s9_23fixp_11_we0       |  out|    1|   ap_memory|                               D_s9_23fixp_11|         array|
|D_s9_23fixp_11_d0        |  out|   31|   ap_memory|                               D_s9_23fixp_11|         array|
|D_s9_23fixp_12_address0  |  out|    4|   ap_memory|                               D_s9_23fixp_12|         array|
|D_s9_23fixp_12_ce0       |  out|    1|   ap_memory|                               D_s9_23fixp_12|         array|
|D_s9_23fixp_12_we0       |  out|    1|   ap_memory|                               D_s9_23fixp_12|         array|
|D_s9_23fixp_12_d0        |  out|   31|   ap_memory|                               D_s9_23fixp_12|         array|
|D_s9_23fixp_13_address0  |  out|    4|   ap_memory|                               D_s9_23fixp_13|         array|
|D_s9_23fixp_13_ce0       |  out|    1|   ap_memory|                               D_s9_23fixp_13|         array|
|D_s9_23fixp_13_we0       |  out|    1|   ap_memory|                               D_s9_23fixp_13|         array|
|D_s9_23fixp_13_d0        |  out|   31|   ap_memory|                               D_s9_23fixp_13|         array|
|D_s9_23fixp_14_address0  |  out|    4|   ap_memory|                               D_s9_23fixp_14|         array|
|D_s9_23fixp_14_ce0       |  out|    1|   ap_memory|                               D_s9_23fixp_14|         array|
|D_s9_23fixp_14_we0       |  out|    1|   ap_memory|                               D_s9_23fixp_14|         array|
|D_s9_23fixp_14_d0        |  out|   31|   ap_memory|                               D_s9_23fixp_14|         array|
|D_s9_23fixp_15_address0  |  out|    4|   ap_memory|                               D_s9_23fixp_15|         array|
|D_s9_23fixp_15_ce0       |  out|    1|   ap_memory|                               D_s9_23fixp_15|         array|
|D_s9_23fixp_15_we0       |  out|    1|   ap_memory|                               D_s9_23fixp_15|         array|
|D_s9_23fixp_15_d0        |  out|   31|   ap_memory|                               D_s9_23fixp_15|         array|
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

