
app/test-pipeline/main.h,1921
#define _MAIN_H_35,1711
#define APP_MBUF_ARRAY_SIZE 38,1757
struct app_mbuf_array 41,1797
	struct rte_mbuf *array[array42,1821
	uint16_t n_mbufs;43,1867
#define APP_MAX_PORTS 47,1912
struct app_params 50,1944
	uint32_t core_rx;52,1981
	uint32_t core_worker;53,2000
	uint32_t core_tx;54,2023
	uint32_t ports[ports57,2055
	uint32_t n_ports;58,2087
	uint32_t port_rx_ring_size;59,2106
	uint32_t port_tx_ring_size;60,2135
	struct rte_ring *rings_rx[rings_rx63,2178
	struct rte_ring *rings_tx[rings_tx64,2221
	uint32_t ring_rx_size;65,2264
	uint32_t ring_tx_size;66,2288
	struct app_mbuf_array mbuf_rx;69,2337
	struct app_mbuf_array mbuf_tx[mbuf_tx70,2369
	struct rte_mempool *pool;pool73,2436
	uint32_t pool_buffer_size;74,2463
	uint32_t pool_size;75,2491
	uint32_t pool_cache_size;76,2512
	uint32_t burst_size_rx_read;79,2559
	uint32_t burst_size_rx_write;80,2589
	uint32_t burst_size_worker_read;81,2620
	uint32_t burst_size_worker_write;82,2654
	uint32_t burst_size_tx_read;83,2689
	uint32_t burst_size_tx_write;84,2719
	uint32_t pipeline_type;87,2771
} __rte_cache_aligned;88,2796
	e_APP_PIPELINE_NONE 99,3002
	e_APP_PIPELINE_STUB,100,3028
	e_APP_PIPELINE_HASH_KEY8_EXT,102,3051
	e_APP_PIPELINE_HASH_KEY8_LRU,103,3082
	e_APP_PIPELINE_HASH_KEY16_EXT,104,3113
	e_APP_PIPELINE_HASH_KEY16_LRU,105,3145
	e_APP_PIPELINE_HASH_KEY32_EXT,106,3177
	e_APP_PIPELINE_HASH_KEY32_LRU,107,3209
	e_APP_PIPELINE_HASH_SPEC_KEY8_EXT,109,3242
	e_APP_PIPELINE_HASH_SPEC_KEY8_LRU,110,3278
	e_APP_PIPELINE_HASH_SPEC_KEY16_EXT,111,3314
	e_APP_PIPELINE_HASH_SPEC_KEY16_LRU,112,3351
	e_APP_PIPELINE_HASH_SPEC_KEY32_EXT,113,3388
	e_APP_PIPELINE_HASH_SPEC_KEY32_LRU,114,3425
	e_APP_PIPELINE_ACL,116,3463
	e_APP_PIPELINE_LPM,117,3484
	e_APP_PIPELINE_LPM_IPV6,118,3505
	e_APP_PIPELINES119,3531
#define APP_FLUSH 135,3986
#define APP_FLUSH 137,4024
#define MAIN 141,4086
#define MAIN 143,4111

app/test-pipeline/pipeline_acl.c,270
	PROTO_FIELD_IPV4,51,1977
	SRC_FIELD_IPV4,52,1996
	DST_FIELD_IPV4,53,2013
	SRCP_FIELD_IPV4,54,2030
	DSTP_FIELD_IPV4,55,2048
	NUM_FIELDS_IPV456,2066
struct rte_acl_field_def ipv4_field_formats[ipv4_field_formats65,2284
app_main_loop_worker_pipeline_acl(110,3444

app/test-pipeline/pipeline_hash.c,138
translate_options(51,1983
app_main_loop_worker_pipeline_hash(85,3229
uint64_t test_hash(416,11501
app_main_loop_rx_metadata(429,11789

app/test-pipeline/pipeline_stub.c,44
app_main_loop_worker_pipeline_stub(46,1881

app/test-pipeline/init.c,302
struct app_params app 78,2644
static struct rte_eth_conf port_conf 103,3166
static struct rte_eth_rxconf rx_conf 123,3675
static struct rte_eth_txconf tx_conf 133,3829
app_init_mbuf_pools(144,3997
app_init_rings(163,4422
app_ports_check_link(200,5102
app_init_ports(227,5627
app_init(288,6857

app/test-pipeline/pipeline_lpm_ipv6.c,48
app_main_loop_worker_pipeline_lpm_ipv6(51,1980

app/test-pipeline/pipeline_lpm.c,43
app_main_loop_worker_pipeline_lpm(51,1975

app/test-pipeline/config.c,250
struct app_params app;78,2644
static const char usage[usage80,2668
app_print_usage(83,2708
app_parse_port_mask(89,2762
	const char *name;name124,3289
	uint32_t value;125,3308
} app_args_table[app_args_table126,3325
app_parse_args(147,4160

app/test-pipeline/main.c,44
MAIN(79,2640
app_lcore_main_loop(112,3192

app/test-pipeline/runtime.c,84
app_main_loop_rx(79,2645
app_main_loop_worker(107,3112
app_main_loop_tx(140,3859

app/cmdline_test/cmdline_test.c,14
main(52,2012

app/cmdline_test/commands.c,2387
struct cmd_quit_result 50,1985
	cmdline_fixed_string_t quit;51,2010
cmd_quit_parsed(55,2056
cmdline_parse_token_string_t cmd_quit_tok 62,2201
cmdline_parse_inst_t cmd_quit 66,2316
struct cmd_single_result 81,2622
	cmdline_fixed_string_t single;82,2649
cmd_single_parsed(86,2697
cmdline_parse_token_string_t cmd_single_tok 93,2879
cmdline_parse_inst_t cmd_single 97,3002
struct cmd_single_long_result 112,3361
	cmdline_fixed_string_t single_long;113,3393
cmd_single_long_parsed(117,3446
cmdline_parse_token_string_t cmd_single_long_tok 124,3638
cmdline_parse_inst_t cmd_single_long 128,3781
struct cmd_autocomplete_1_result 145,4256
	cmdline_fixed_string_t token;146,4291
cmd_autocomplete_1_parsed(150,4338
cmdline_parse_token_string_t cmd_autocomplete_1_tok 157,4531
cmdline_parse_inst_t cmd_autocomplete_1 161,4677
struct cmd_autocomplete_2_result 178,5138
	cmdline_fixed_string_t token;179,5173
cmd_autocomplete_2_parsed(183,5220
cmdline_parse_token_string_t cmd_autocomplete_2_tok 190,5413
cmdline_parse_inst_t cmd_autocomplete_2 194,5559
struct cmd_num_result 209,5968
	unsigned num;210,5992
cmd_num_parsed(214,6023
cmdline_parse_token_num_t cmd_num_tok 222,6226
cmdline_parse_inst_t cmd_num 225,6327
struct cmd_ambig_result_1 240,6705
	cmdline_fixed_string_t common_part;241,6733
	cmdline_fixed_string_t ambig_part;242,6770
cmd_ambig_1_parsed(246,6822
cmdline_parse_token_string_t cmd_ambig_common_1 253,6995
cmdline_parse_token_string_t cmd_ambig_ambig_1 256,7130
cmdline_parse_inst_t cmd_ambig_1 260,7281
struct cmd_ambig_result_2 276,7693
	cmdline_fixed_string_t common_part;277,7721
	cmdline_fixed_string_t ambig_part;278,7758
cmd_ambig_2_parsed(282,7810
cmdline_parse_token_string_t cmd_ambig_common_2 289,7983
cmdline_parse_token_string_t cmd_ambig_ambig_2 292,8118
cmdline_parse_inst_t cmd_ambig_2 296,8270
struct cmd_get_history_bufsize_result 315,8814
	cmdline_fixed_string_t str;316,8854
cmd_get_history_bufsize_parsed(320,8899
cmdline_parse_token_string_t cmd_get_history_bufsize_tok 328,9123
cmdline_parse_inst_t cmd_get_history_bufsize 332,9282
struct cmd_clear_history_result 347,9668
	cmdline_fixed_string_t str;348,9702
cmd_clear_history_parsed(352,9747
cmdline_parse_token_string_t cmd_clear_history_tok 359,9915
cmdline_parse_inst_t cmd_clear_history 363,10056
cmdline_parse_ctx_t main_ctx[main_ctx377,10361

app/cmdline_test/cmdline_test.h,55
#define _CMDLINE_TEST_H_35,1719
#define main 39,1843

app/test-pmd/cmdline.c,70829
struct cmd_help_brief_result 100,3162
	cmdline_fixed_string_t help;101,3193
static void cmd_help_brief_parsed(104,3227
cmdline_parse_token_string_t cmd_help_brief_help 125,3993
cmdline_parse_inst_t cmd_help_brief 128,4116
struct cmd_help_long_result 139,4334
	cmdline_fixed_string_t help;140,4364
	cmdline_fixed_string_t section;141,4394
static void cmd_help_long_parsed(144,4431
cmdline_parse_token_string_t cmd_help_long_help 662,20776
cmdline_parse_token_string_t cmd_help_long_section 665,20897
cmdline_parse_inst_t cmd_help_long 670,21087
struct cmd_operate_port_result 683,21331
	cmdline_fixed_string_t keyword;684,21364
	cmdline_fixed_string_t name;685,21397
	cmdline_fixed_string_t value;686,21427
static void cmd_operate_port_parsed(689,21462
cmdline_parse_token_string_t cmd_operate_port_all_cmd 705,21900
cmdline_parse_token_string_t cmd_operate_port_all_port 708,22040
cmdline_parse_token_string_t cmd_operate_port_all_all 711,22188
cmdline_parse_inst_t cmd_operate_port 714,22318
struct cmd_operate_specific_port_result 727,22662
	cmdline_fixed_string_t keyword;728,22704
	cmdline_fixed_string_t name;729,22737
	uint8_t value;730,22767
static void cmd_operate_specific_port_parsed(733,22787
cmdline_parse_token_string_t cmd_operate_specific_port_cmd 749,23236
cmdline_parse_token_string_t cmd_operate_specific_port_port 752,23389
cmdline_parse_token_num_t cmd_operate_specific_port_id 755,23551
cmdline_parse_inst_t cmd_operate_specific_port 759,23695
struct cmd_config_speed_all 772,24065
	cmdline_fixed_string_t port;773,24095
	cmdline_fixed_string_t keyword;774,24125
	cmdline_fixed_string_t all;775,24158
	cmdline_fixed_string_t item1;776,24187
	cmdline_fixed_string_t item2;777,24218
	cmdline_fixed_string_t value1;778,24249
	cmdline_fixed_string_t value2;779,24281
cmd_config_speed_all_parsed(783,24329
cmdline_parse_token_string_t cmd_config_speed_all_port 831,25600
cmdline_parse_token_string_t cmd_config_speed_all_keyword 833,25727
cmdline_parse_token_string_t cmd_config_speed_all_all 836,25869
cmdline_parse_token_string_t cmd_config_speed_all_item1 838,25993
cmdline_parse_token_string_t cmd_config_speed_all_value1 840,26123
cmdline_parse_token_string_t cmd_config_speed_all_item2 843,26278
cmdline_parse_token_string_t cmd_config_speed_all_value2 845,26409
cmdline_parse_inst_t cmd_config_speed_all 849,26557
struct cmd_config_speed_specific 867,27097
	cmdline_fixed_string_t port;868,27132
	cmdline_fixed_string_t keyword;869,27162
	uint8_t id;870,27195
	cmdline_fixed_string_t item1;871,27208
	cmdline_fixed_string_t item2;872,27239
	cmdline_fixed_string_t value1;873,27270
	cmdline_fixed_string_t value2;874,27302
cmd_config_speed_specific_parsed(878,27350
cmdline_parse_token_string_t cmd_config_speed_specific_port 929,28690
cmdline_parse_token_string_t cmd_config_speed_specific_keyword 932,28835
cmdline_parse_token_num_t cmd_config_speed_specific_id 935,28988
cmdline_parse_token_string_t cmd_config_speed_specific_item1 937,29114
cmdline_parse_token_string_t cmd_config_speed_specific_value1 940,29262
cmdline_parse_token_string_t cmd_config_speed_specific_item2 943,29427
cmdline_parse_token_string_t cmd_config_speed_specific_value2 946,29576
cmdline_parse_inst_t cmd_config_speed_specific 950,29735
struct cmd_config_rx_tx 968,30310
	cmdline_fixed_string_t port;969,30336
	cmdline_fixed_string_t keyword;970,30366
	cmdline_fixed_string_t all;971,30399
	cmdline_fixed_string_t name;972,30428
	uint16_t value;973,30458
cmd_config_rx_tx_parsed(977,30491
cmdline_parse_token_string_t cmd_config_rx_tx_port 1026,31673
cmdline_parse_token_string_t cmd_config_rx_tx_keyword 1028,31792
cmdline_parse_token_string_t cmd_config_rx_tx_all 1030,31919
cmdline_parse_token_string_t cmd_config_rx_tx_name 1032,32035
cmdline_parse_token_num_t cmd_config_rx_tx_value 1035,32171
cmdline_parse_inst_t cmd_config_rx_tx 1038,32287
struct cmd_config_max_pkt_len_result 1053,32670
	cmdline_fixed_string_t port;1054,32709
	cmdline_fixed_string_t keyword;1055,32739
	cmdline_fixed_string_t all;1056,32772
	cmdline_fixed_string_t name;1057,32801
	uint32_t value;1058,32831
cmd_config_max_pkt_len_parsed(1062,32864
cmdline_parse_token_string_t cmd_config_max_pkt_len_port 1097,33641
cmdline_parse_token_string_t cmd_config_max_pkt_len_keyword 1100,33787
cmdline_parse_token_string_t cmd_config_max_pkt_len_all 1103,33941
cmdline_parse_token_string_t cmd_config_max_pkt_len_name 1106,34084
cmdline_parse_token_num_t cmd_config_max_pkt_len_value 1109,34237
cmdline_parse_inst_t cmd_config_max_pkt_len 1113,34380
struct cmd_config_mtu_result 1128,34795
	cmdline_fixed_string_t port;1129,34826
	cmdline_fixed_string_t keyword;1130,34856
	cmdline_fixed_string_t mtu;1131,34889
	uint8_t port_id;1132,34918
	uint16_t value;1133,34936
cmd_config_mtu_parsed(1137,34969
cmdline_parse_token_string_t cmd_config_mtu_port 1150,35312
cmdline_parse_token_string_t cmd_config_mtu_keyword 1153,35439
cmdline_parse_token_string_t cmd_config_mtu_mtu 1156,35574
cmdline_parse_token_num_t cmd_config_mtu_port_id 1159,35702
cmdline_parse_token_num_t cmd_config_mtu_value 1161,35823
cmdline_parse_inst_t cmd_config_mtu 1164,35942
struct cmd_config_rx_mode_flag 1179,36291
	cmdline_fixed_string_t port;1180,36324
	cmdline_fixed_string_t keyword;1181,36354
	cmdline_fixed_string_t all;1182,36387
	cmdline_fixed_string_t name;1183,36416
	cmdline_fixed_string_t value;1184,36446
cmd_config_rx_mode_flag_parsed(1188,36493
cmdline_parse_token_string_t cmd_config_rx_mode_flag_port 1249,37896
cmdline_parse_token_string_t cmd_config_rx_mode_flag_keyword 1251,38029
cmdline_parse_token_string_t cmd_config_rx_mode_flag_all 1254,38178
cmdline_parse_token_string_t cmd_config_rx_mode_flag_name 1256,38308
cmdline_parse_token_string_t cmd_config_rx_mode_flag_value 1259,38468
cmdline_parse_inst_t cmd_config_rx_mode_flag 1263,38613
struct cmd_config_rss 1278,39046
	cmdline_fixed_string_t port;1279,39070
	cmdline_fixed_string_t keyword;1280,39100
	cmdline_fixed_string_t all;1281,39133
	cmdline_fixed_string_t name;1282,39162
	cmdline_fixed_string_t value;1283,39192
cmd_config_rss_parsed(1287,39239
cmdline_parse_token_string_t cmd_config_rss_port 1310,39831
cmdline_parse_token_string_t cmd_config_rss_keyword 1312,39946
cmdline_parse_token_string_t cmd_config_rss_all 1314,40069
cmdline_parse_token_string_t cmd_config_rss_name 1316,40181
cmdline_parse_token_string_t cmd_config_rss_value 1318,40295
cmdline_parse_inst_t cmd_config_rss 1321,40420
struct cmd_config_rss_hash_key 1336,40781
	cmdline_fixed_string_t port;1337,40814
	cmdline_fixed_string_t config;1338,40844
	uint8_t port_id;1339,40876
	cmdline_fixed_string_t rss_hash_key;1340,40894
	cmdline_fixed_string_t key;1341,40932
#define RSS_HASH_KEY_LENGTH 1344,40965
hexa_digit_to_value(1346,41011
parse_and_check_key_hexa_digit(1359,41386
cmd_config_rss_hash_key_parsed(1371,41659
cmdline_parse_token_string_t cmd_config_rss_hash_key_port 1401,42615
cmdline_parse_token_string_t cmd_config_rss_hash_key_config 1403,42748
cmdline_parse_token_num_t cmd_config_rss_hash_key_port_id 1406,42892
cmdline_parse_token_string_t cmd_config_rss_hash_key_rss_hash_key 1408,43024
cmdline_parse_token_string_t cmd_config_rss_hash_key_value 1411,43186
cmdline_parse_inst_t cmd_config_rss_hash_key 1414,43318
struct cmd_config_rss_reta 1429,43759
	cmdline_fixed_string_t port;1430,43788
	cmdline_fixed_string_t keyword;1431,43818
	uint8_t port_id;1432,43851
	cmdline_fixed_string_t name;1433,43869
	cmdline_fixed_string_t list_name;1434,43899
	cmdline_fixed_string_t list_of_items;1435,43934
parse_reta_config(1439,43988
	enum fieldnames 1448,44178
		FLD_HASH_INDEX 1449,44197
		FLD_QUEUE,1450,44219
		_NUM_FLD1451,44232
cmd_set_rss_reta_parsed(1495,45226
cmdline_parse_token_string_t cmd_config_rss_reta_port 1515,45844
cmdline_parse_token_string_t cmd_config_rss_reta_keyword 1517,45969
cmdline_parse_token_num_t cmd_config_rss_reta_port_id 1519,46102
cmdline_parse_token_string_t cmd_config_rss_reta_name 1521,46226
cmdline_parse_token_string_t cmd_config_rss_reta_list_name 1523,46350
cmdline_parse_token_string_t cmd_config_rss_reta_list_of_items 1525,46485
cmdline_parse_inst_t cmd_config_rss_reta 1528,46666
struct cmd_showport_reta 1544,47129
	cmdline_fixed_string_t show;1545,47156
	cmdline_fixed_string_t port;1546,47186
	uint8_t port_id;1547,47216
	cmdline_fixed_string_t rss;1548,47234
	cmdline_fixed_string_t reta;1549,47263
	uint64_t mask_lo;1550,47293
	uint64_t mask_hi;1551,47312
static void cmd_showport_reta_parsed(1554,47335
cmdline_parse_token_string_t cmd_showport_reta_show 1572,47813
cmdline_parse_token_string_t cmd_showport_reta_port 1574,47942
cmdline_parse_token_num_t cmd_showport_reta_port_id 1576,48071
cmdline_parse_token_string_t cmd_showport_reta_rss 1578,48198
cmdline_parse_token_string_t cmd_showport_reta_reta 1580,48323
cmdline_parse_token_num_t cmd_showport_reta_mask_lo 1582,48451
cmdline_parse_token_num_t cmd_showport_reta_mask_hi 1584,48577
cmdline_parse_inst_t cmd_showport_reta 1587,48697
struct cmd_showport_rss_hash 1605,49220
	cmdline_fixed_string_t show;1606,49251
	cmdline_fixed_string_t port;1607,49281
	uint8_t port_id;1608,49311
	cmdline_fixed_string_t rss_hash;1609,49329
	cmdline_fixed_string_t key;1610,49363
static void cmd_showport_rss_hash_parsed(1613,49420
cmdline_parse_token_string_t cmd_showport_rss_hash_show 1622,49674
cmdline_parse_token_string_t cmd_showport_rss_hash_port 1624,49803
cmdline_parse_token_num_t cmd_showport_rss_hash_port_id 1626,49932
cmdline_parse_token_string_t cmd_showport_rss_hash_rss_hash 1628,50060
cmdline_parse_token_string_t cmd_showport_rss_hash_rss_key 1631,50206
cmdline_parse_inst_t cmd_showport_rss_hash 1634,50337
cmdline_parse_inst_t cmd_showport_rss_hash_key 1647,50684
struct cmd_config_dcb 1662,51114
	cmdline_fixed_string_t port;1663,51138
	cmdline_fixed_string_t config;1664,51168
	uint8_t port_id;1665,51200
	cmdline_fixed_string_t dcb;1666,51218
	cmdline_fixed_string_t vt;1667,51247
	cmdline_fixed_string_t vt_en;1668,51275
	uint8_t num_tcs;1669,51306
	cmdline_fixed_string_t pfc;1670,51324
	cmdline_fixed_string_t pfc_en;1671,51353
cmd_config_dcb_parsed(1675,51401
cmdline_parse_token_string_t cmd_config_dcb_port 1717,52489
cmdline_parse_token_string_t cmd_config_dcb_config 1719,52611
cmdline_parse_token_num_t cmd_config_dcb_port_id 1721,52739
cmdline_parse_token_string_t cmd_config_dcb_dcb 1723,52860
cmdline_parse_token_string_t cmd_config_dcb_vt 1725,52979
cmdline_parse_token_string_t cmd_config_dcb_vt_en 1727,53095
cmdline_parse_token_num_t cmd_config_dcb_num_tcs 1729,53221
cmdline_parse_token_string_t cmd_config_dcb_pfc=1731,53342
cmdline_parse_token_string_t cmd_config_dcb_pfc_en 1733,53460
cmdline_parse_inst_t cmd_config_dcb 1736,53589
struct cmd_config_burst 1755,54166
	cmdline_fixed_string_t port;1756,54192
	cmdline_fixed_string_t keyword;1757,54222
	cmdline_fixed_string_t all;1758,54255
	cmdline_fixed_string_t name;1759,54284
	uint16_t value;1760,54314
cmd_config_burst_parsed(1764,54347
cmdline_parse_token_string_t cmd_config_burst_port 1791,54941
cmdline_parse_token_string_t cmd_config_burst_keyword 1793,55060
cmdline_parse_token_string_t cmd_config_burst_all 1795,55187
cmdline_parse_token_string_t cmd_config_burst_name 1797,55303
cmdline_parse_token_num_t cmd_config_burst_value 1799,55423
cmdline_parse_inst_t cmd_config_burst 1802,55539
struct cmd_config_thresh 1817,55910
	cmdline_fixed_string_t port;1818,55937
	cmdline_fixed_string_t keyword;1819,55967
	cmdline_fixed_string_t all;1820,56000
	cmdline_fixed_string_t name;1821,56029
	uint8_t value;1822,56059
cmd_config_thresh_parsed(1826,56091
cmdline_parse_token_string_t cmd_config_thresh_port 1859,56910
cmdline_parse_token_string_t cmd_config_thresh_keyword 1861,57031
cmdline_parse_token_string_t cmd_config_thresh_all 1863,57160
cmdline_parse_token_string_t cmd_config_thresh_name 1865,57278
cmdline_parse_token_num_t cmd_config_thresh_value 1868,57428
cmdline_parse_inst_t cmd_config_thresh 1871,57545
struct cmd_config_threshold 1886,57952
	cmdline_fixed_string_t port;1887,57982
	cmdline_fixed_string_t keyword;1888,58012
	cmdline_fixed_string_t all;1889,58045
	cmdline_fixed_string_t name;1890,58074
	uint16_t value;1891,58104
cmd_config_threshold_parsed(1895,58137
cmdline_parse_token_string_t cmd_config_threshold_port 1922,58747
cmdline_parse_token_string_t cmd_config_threshold_keyword 1924,58874
cmdline_parse_token_string_t cmd_config_threshold_all 1927,59017
cmdline_parse_token_string_t cmd_config_threshold_name 1929,59141
cmdline_parse_token_num_t cmd_config_threshold_value 1932,59291
cmdline_parse_inst_t cmd_config_threshold 1935,59415
struct cmd_stop_result 1950,59812
	cmdline_fixed_string_t stop;1951,59837
static void cmd_stop_parsed(1954,59871
cmdline_parse_token_string_t cmd_stop_stop 1961,60070
cmdline_parse_inst_t cmd_stop 1964,60181
parse_item_list(1977,60429
struct cmd_set_list_result 2040,61839
	cmdline_fixed_string_t cmd_keyword;2041,61868
	cmdline_fixed_string_t list_name;2042,61905
	cmdline_fixed_string_t list_of_items;2043,61940
static void cmd_set_list_parsed(2046,61983
		unsigned int lcorelist[lcorelist2052,62169
		unsigned int portlist[portlist2053,62210
cmdline_parse_token_string_t cmd_set_list_keyword 2075,62801
cmdline_parse_token_string_t cmd_set_list_name 2078,62933
cmdline_parse_token_string_t cmd_set_list_of_items 2081,63074
cmdline_parse_inst_t cmd_set_fwd_list 2085,63209
struct cmd_setmask_result 2099,63519
	cmdline_fixed_string_t set;2100,63547
	cmdline_fixed_string_t mask;2101,63576
	uint64_t hexavalue;2102,63606
static void cmd_set_mask_parsed(2105,63631
cmdline_parse_token_string_t cmd_setmask_set 2117,63983
cmdline_parse_token_string_t cmd_setmask_mask 2119,64096
cmdline_parse_token_num_t cmd_setmask_value 2122,64230
cmdline_parse_inst_t cmd_set_fwd_mask 2125,64347
struct cmd_set_result 2140,64679
	cmdline_fixed_string_t set;2141,64703
	cmdline_fixed_string_t what;2142,64732
	uint16_t value;2143,64762
static void cmd_set_parsed(2146,64783
cmdline_parse_token_string_t cmd_set_set 2161,65270
cmdline_parse_token_string_t cmd_set_what 2163,65375
cmdline_parse_token_num_t cmd_set_value 2166,65511
cmdline_parse_inst_t cmd_set_numbers 2169,65616
struct cmd_set_txpkts_result 2183,65905
	cmdline_fixed_string_t cmd_keyword;2184,65936
	cmdline_fixed_string_t txpkts;2185,65973
	cmdline_fixed_string_t seg_lengths;2186,66005
cmd_set_txpkts_parsed(2190,66058
cmdline_parse_token_string_t cmd_set_txpkts_keyword 2205,66501
cmdline_parse_token_string_t cmd_set_txpkts_name 2208,66637
cmdline_parse_token_string_t cmd_set_txpkts_lengths 2211,66768
cmdline_parse_inst_t cmd_set_txpkts 2215,66904
struct cmd_rx_vlan_filter_all_result 2228,67229
	cmdline_fixed_string_t rx_vlan;2229,67268
	cmdline_fixed_string_t what;2230,67301
	cmdline_fixed_string_t all;2231,67331
	uint8_t port_id;2232,67360
cmd_rx_vlan_filter_all_parsed(2236,67394
cmdline_parse_token_string_t cmd_rx_vlan_filter_all_rx_vlan 2248,67733
cmdline_parse_token_string_t cmd_rx_vlan_filter_all_what 2251,67885
cmdline_parse_token_string_t cmd_rx_vlan_filter_all_all 2254,68030
cmdline_parse_token_num_t cmd_rx_vlan_filter_all_portid 2257,68170
cmdline_parse_inst_t cmd_rx_vlan_filter_all 2261,68316
struct cmd_vlan_offload_result 2276,68752
	cmdline_fixed_string_t vlan;2277,68785
	cmdline_fixed_string_t set;2278,68815
	cmdline_fixed_string_t what;2279,68844
	cmdline_fixed_string_t on;2280,68874
	cmdline_fixed_string_t port_id;2281,68902
cmd_vlan_offload_parsed(2285,68951
cmdline_parse_token_string_t cmd_vlan_offload_vlan 2344,70197
cmdline_parse_token_string_t cmd_vlan_offload_set 2347,70328
cmdline_parse_token_string_t cmd_vlan_offload_what 2350,70456
cmdline_parse_token_string_t cmd_vlan_offload_on 2353,70607
cmdline_parse_token_string_t cmd_vlan_offload_portid 2356,70740
cmdline_parse_inst_t cmd_vlan_offload 2360,70879
struct cmd_vlan_tpid_result 2376,71341
	cmdline_fixed_string_t vlan;2377,71371
	cmdline_fixed_string_t set;2378,71401
	cmdline_fixed_string_t what;2379,71430
	uint16_t tp_id;2380,71460
	uint8_t port_id;2381,71477
cmd_vlan_tpid_parsed(2385,71511
cmdline_parse_token_string_t cmd_vlan_tpid_vlan 2394,71750
cmdline_parse_token_string_t cmd_vlan_tpid_set 2397,71875
cmdline_parse_token_string_t cmd_vlan_tpid_what 2400,71997
cmdline_parse_token_num_t cmd_vlan_tpid_tpid 2403,72122
cmdline_parse_token_num_t cmd_vlan_tpid_portid 2406,72246
cmdline_parse_inst_t cmd_vlan_tpid 2410,72374
struct cmd_rx_vlan_filter_result 2425,72784
	cmdline_fixed_string_t rx_vlan;2426,72819
	cmdline_fixed_string_t what;2427,72852
	uint16_t vlan_id;2428,72882
	uint8_t port_id;2429,72901
cmd_rx_vlan_filter_parsed(2433,72935
cmdline_parse_token_string_t cmd_rx_vlan_filter_rx_vlan 2445,73262
cmdline_parse_token_string_t cmd_rx_vlan_filter_what 2448,73406
cmdline_parse_token_num_t cmd_rx_vlan_filter_vlanid 2451,73543
cmdline_parse_token_num_t cmd_rx_vlan_filter_portid 2454,73681
cmdline_parse_inst_t cmd_rx_vlan_filter 2458,73819
struct cmd_tx_vlan_set_result 2473,74264
	cmdline_fixed_string_t tx_vlan;2474,74296
	cmdline_fixed_string_t set;2475,74329
	uint16_t vlan_id;2476,74358
	uint8_t port_id;2477,74377
cmd_tx_vlan_set_parsed(2481,74411
cmdline_parse_token_string_t cmd_tx_vlan_set_tx_vlan 2489,74653
cmdline_parse_token_string_t cmd_tx_vlan_set_set 2492,74791
cmdline_parse_token_num_t cmd_tx_vlan_set_vlanid 2495,74917
cmdline_parse_token_num_t cmd_tx_vlan_set_portid 2498,75049
cmdline_parse_inst_t cmd_tx_vlan_set 2502,75181
struct cmd_tx_vlan_set_pvid_result 2517,75609
	cmdline_fixed_string_t tx_vlan;2518,75646
	cmdline_fixed_string_t set;2519,75679
	cmdline_fixed_string_t pvid;2520,75708
	uint8_t port_id;2521,75738
	uint16_t vlan_id;2522,75756
	cmdline_fixed_string_t mode;2523,75775
cmd_tx_vlan_set_pvid_parsed(2527,75821
cmdline_parse_token_string_t cmd_tx_vlan_set_pvid_tx_vlan 2539,76171
cmdline_parse_token_string_t cmd_tx_vlan_set_pvid_set 2542,76319
cmdline_parse_token_string_t cmd_tx_vlan_set_pvid_pvid 2545,76455
cmdline_parse_token_num_t cmd_tx_vlan_set_pvid_port_id 2548,76594
cmdline_parse_token_num_t cmd_tx_vlan_set_pvid_vlan_id 2551,76735
cmdline_parse_token_string_t cmd_tx_vlan_set_pvid_mode 2554,76878
cmdline_parse_inst_t cmd_tx_vlan_set_pvid 2558,77020
struct cmd_tx_vlan_reset_result 2574,77509
	cmdline_fixed_string_t tx_vlan;2575,77543
	cmdline_fixed_string_t reset;2576,77576
	uint8_t port_id;2577,77607
cmd_tx_vlan_reset_parsed(2581,77641
cmdline_parse_token_string_t cmd_tx_vlan_reset_tx_vlan 2590,77866
cmdline_parse_token_string_t cmd_tx_vlan_reset_reset 2593,78008
cmdline_parse_token_num_t cmd_tx_vlan_reset_portid 2596,78144
cmdline_parse_inst_t cmd_tx_vlan_reset 2600,78280
struct cmd_tx_cksum_set_result 2615,78667
	cmdline_fixed_string_t tx_cksum;2616,78700
	cmdline_fixed_string_t set;2617,78734
	uint8_t cksum_mask;2618,78763
	uint8_t port_id;2619,78784
cmd_tx_cksum_set_parsed(2623,78818
cmdline_parse_token_string_t cmd_tx_cksum_set_tx_cksum 2632,79067
cmdline_parse_token_string_t cmd_tx_cksum_set_set 2635,79212
cmdline_parse_token_num_t cmd_tx_cksum_set_cksum_mask 2638,79339
cmdline_parse_token_num_t cmd_tx_cksum_set_portid 2641,79474
cmdline_parse_inst_t cmd_tx_cksum_set 2645,79603
struct cmd_set_flush_rx 2661,80114
	cmdline_fixed_string_t set;2662,80140
	cmdline_fixed_string_t flush_rx;2663,80169
	cmdline_fixed_string_t mode;2664,80203
cmd_set_flush_rx_parsed(2668,80249
cmdline_parse_token_string_t cmd_setflushrx_set 2676,80496
cmdline_parse_token_string_t cmd_setflushrx_flush_rx 2679,80613
cmdline_parse_token_string_t cmd_setflushrx_mode 2682,80745
cmdline_parse_inst_t cmd_set_flush_rx 2687,80869
struct cmd_set_link_check 2700,81204
	cmdline_fixed_string_t set;2701,81232
	cmdline_fixed_string_t link_check;2702,81261
	cmdline_fixed_string_t mode;2703,81297
cmd_set_link_check_parsed(2707,81343
cmdline_parse_token_string_t cmd_setlinkcheck_set 2715,81596
cmdline_parse_token_string_t cmd_setlinkcheck_link_check 2718,81717
cmdline_parse_token_string_t cmd_setlinkcheck_mode 2721,81859
cmdline_parse_inst_t cmd_set_link_check 2726,81987
struct cmd_set_bypass_mode_result 2741,82389
	cmdline_fixed_string_t set;2742,82425
	cmdline_fixed_string_t bypass;2743,82454
	cmdline_fixed_string_t mode;2744,82486
	cmdline_fixed_string_t value;2745,82516
	uint8_t port_id;2746,82547
cmd_set_bypass_mode_parsed(2750,82581
cmdline_parse_token_string_t cmd_setbypass_mode_set 2774,83297
cmdline_parse_token_string_t cmd_setbypass_mode_bypass 2777,83428
cmdline_parse_token_string_t cmd_setbypass_mode_mode 2780,83568
cmdline_parse_token_string_t cmd_setbypass_mode_value 2783,83702
cmdline_parse_token_num_t cmd_setbypass_mode_port 2786,83855
cmdline_parse_inst_t cmd_set_bypass_mode 2790,83987
struct cmd_set_bypass_event_result 2806,84446
	cmdline_fixed_string_t set;2807,84483
	cmdline_fixed_string_t bypass;2808,84512
	cmdline_fixed_string_t event;2809,84544
	cmdline_fixed_string_t event_value;2810,84575
	cmdline_fixed_string_t mode;2811,84612
	cmdline_fixed_string_t mode_value;2812,84642
	uint8_t port_id;2813,84678
cmd_set_bypass_event_parsed(2817,84712
cmdline_parse_token_string_t cmd_setbypass_event_set 2871,86373
cmdline_parse_token_string_t cmd_setbypass_event_bypass 2874,86506
cmdline_parse_token_string_t cmd_setbypass_event_event 2877,86648
cmdline_parse_token_string_t cmd_setbypass_event_event_value 2880,86787
cmdline_parse_token_string_t cmd_setbypass_event_mode 2883,86977
cmdline_parse_token_string_t cmd_setbypass_event_mode_value 2886,87113
cmdline_parse_token_num_t cmd_setbypass_event_port 2889,87278
cmdline_parse_inst_t cmd_set_bypass_event 2893,87412
struct cmd_set_bypass_timeout_result 2913,88038
	cmdline_fixed_string_t set;2914,88077
	cmdline_fixed_string_t bypass;2915,88106
	cmdline_fixed_string_t timeout;2916,88138
	cmdline_fixed_string_t value;2917,88171
cmd_set_bypass_timeout_parsed(2921,88218
cmdline_parse_token_string_t cmd_setbypass_timeout_set 2945,89006
cmdline_parse_token_string_t cmd_setbypass_timeout_bypass 2948,89143
cmdline_parse_token_string_t cmd_setbypass_timeout_timeout 2951,89289
cmdline_parse_token_string_t cmd_setbypass_timeout_value 2954,89438
cmdline_parse_inst_t cmd_set_bypass_timeout 2958,89596
struct cmd_show_bypass_config_result 2973,90039
	cmdline_fixed_string_t show;2974,90078
	cmdline_fixed_string_t bypass;2975,90108
	cmdline_fixed_string_t config;2976,90140
	uint8_t port_id;2977,90172
cmd_show_bypass_config_parsed(2981,90206
cmdline_parse_token_string_t cmd_showbypass_config_show 3042,91929
cmdline_parse_token_string_t cmd_showbypass_config_bypass 3045,92069
cmdline_parse_token_string_t cmd_showbypass_config_config 3048,92215
cmdline_parse_token_num_t cmd_showbypass_config_port 3051,92361
cmdline_parse_inst_t cmd_show_bypass_config 3055,92499
struct cmd_set_bonding_mode_result 3072,92954
	cmdline_fixed_string_t set;3073,92991
	cmdline_fixed_string_t bonding;3074,93020
	cmdline_fixed_string_t mode;3075,93053
	uint8_t value;3076,93083
	uint8_t port_id;3077,93099
static void cmd_set_bonding_mode_parsed(3080,93121
cmdline_parse_token_string_t cmd_setbonding_mode_set 3092,93539
cmdline_parse_token_string_t cmd_setbonding_mode_bonding 3095,93670
cmdline_parse_token_string_t cmd_setbonding_mode_mode 3098,93813
cmdline_parse_token_num_t cmd_setbonding_mode_value 3101,93947
cmdline_parse_token_num_t cmd_setbonding_mode_port 3104,94076
cmdline_parse_inst_t cmd_set_bonding_mode 3108,94207
struct cmd_set_bonding_balance_xmit_policy_result 3123,94668
	cmdline_fixed_string_t set;3124,94720
	cmdline_fixed_string_t bonding;3125,94749
	cmdline_fixed_string_t balance_xmit_policy;3126,94782
	uint8_t port_id;3127,94827
	cmdline_fixed_string_t policy;3128,94845
static void cmd_set_bonding_balance_xmit_policy_parsed(3131,94881
cmdline_parse_token_string_t cmd_setbonding_balance_xmit_policy_set 3157,95683
cmdline_parse_token_string_t cmd_setbonding_balance_xmit_policy_bonding 3160,95844
cmdline_parse_token_string_t cmd_setbonding_balance_xmit_policy_balance_xmit_policy 3163,96017
cmdline_parse_token_num_t cmd_setbonding_balance_xmit_policy_port 3166,96226
cmdline_parse_token_string_t cmd_setbonding_balance_xmit_policy_policy 3169,96386
cmdline_parse_inst_t cmd_set_balance_xmit_policy 3173,96561
struct cmd_show_bonding_config_result 3188,97169
	cmdline_fixed_string_t show;3189,97209
	cmdline_fixed_string_t bonding;3190,97239
	cmdline_fixed_string_t config;3191,97272
	uint8_t port_id;3192,97304
static void cmd_show_bonding_config_parsed(3195,97326
cmdline_parse_token_string_t cmd_showbonding_config_show 3286,99643
cmdline_parse_token_string_t cmd_showbonding_config_bonding 3289,99783
cmdline_parse_token_string_t cmd_showbonding_config_config 3292,99932
cmdline_parse_token_num_t cmd_showbonding_config_port 3295,100078
cmdline_parse_inst_t cmd_show_bonding_config 3299,100215
struct cmd_set_bonding_primary_result 3313,100641
	cmdline_fixed_string_t set;3314,100681
	cmdline_fixed_string_t bonding;3315,100710
	cmdline_fixed_string_t primary;3316,100743
	uint8_t slave_id;3317,100776
	uint8_t port_id;3318,100795
static void cmd_set_bonding_primary_parsed(3321,100817
cmdline_parse_token_string_t cmd_setbonding_primary_set 3338,101349
cmdline_parse_token_string_t cmd_setbonding_primary_bonding 3341,101486
cmdline_parse_token_string_t cmd_setbonding_primary_primary 3344,101635
cmdline_parse_token_num_t cmd_setbonding_primary_slave 3347,101784
cmdline_parse_token_num_t cmd_setbonding_primary_port 3350,101922
cmdline_parse_inst_t cmd_set_bonding_primary 3354,102059
struct cmd_add_bonding_slave_result 3369,102527
	cmdline_fixed_string_t add;3370,102565
	cmdline_fixed_string_t bonding;3371,102594
	cmdline_fixed_string_t slave;3372,102627
	uint8_t slave_id;3373,102658
	uint8_t port_id;3374,102677
static void cmd_add_bonding_slave_parsed(3377,102699
cmdline_parse_token_string_t cmd_addbonding_slave_add 3394,103241
cmdline_parse_token_string_t cmd_addbonding_slave_bonding 3397,103374
cmdline_parse_token_string_t cmd_addbonding_slave_slave 3400,103519
cmdline_parse_token_num_t cmd_addbonding_slave_slaveid 3403,103658
cmdline_parse_token_num_t cmd_addbonding_slave_port 3406,103794
cmdline_parse_inst_t cmd_add_bonding_slave 3410,103927
struct cmd_remove_bonding_slave_result 3425,104386
	cmdline_fixed_string_t remove;3426,104427
	cmdline_fixed_string_t bonding;3427,104459
	cmdline_fixed_string_t slave;3428,104492
	uint8_t slave_id;3429,104523
	uint8_t port_id;3430,104542
static void cmd_remove_bonding_slave_parsed(3433,104564
cmdline_parse_token_string_t cmd_removebonding_slave_remove 3450,105120
cmdline_parse_token_string_t cmd_removebonding_slave_bonding 3453,105272
cmdline_parse_token_string_t cmd_removebonding_slave_slave 3456,105427
cmdline_parse_token_num_t cmd_removebonding_slave_slaveid 3459,105576
cmdline_parse_token_num_t cmd_removebonding_slave_port 3462,105722
cmdline_parse_inst_t cmd_remove_bonding_slave 3466,105865
struct cmd_create_bonded_device_result 3481,106364
	cmdline_fixed_string_t create;3482,106405
	cmdline_fixed_string_t bonded;3483,106437
	cmdline_fixed_string_t device;3484,106469
	uint8_t mode;3485,106501
	uint8_t socket;3486,106516
static int bond_dev_num 3489,106537
static void cmd_create_bonded_device_parsed(3491,106567
cmdline_parse_token_string_t cmd_createbonded_device_create 3524,107418
cmdline_parse_token_string_t cmd_createbonded_device_bonded 3527,107570
cmdline_parse_token_string_t cmd_createbonded_device_device 3530,107722
cmdline_parse_token_num_t cmd_createbonded_device_mode 3533,107874
cmdline_parse_token_num_t cmd_createbonded_device_socket 3536,108013
cmdline_parse_inst_t cmd_create_bonded_device 3540,108157
struct cmd_set_bond_mac_addr_result 3555,108684
	cmdline_fixed_string_t set;3556,108722
	cmdline_fixed_string_t bonding;3557,108751
	cmdline_fixed_string_t mac_addr;3558,108784
	uint8_t port_num;3559,108818
	struct ether_addr address;3560,108837
static void cmd_set_bond_mac_addr_parsed(3563,108869
cmdline_parse_token_string_t cmd_set_bond_mac_addr_set 3582,109407
cmdline_parse_token_string_t cmd_set_bond_mac_addr_bonding 3584,109541
cmdline_parse_token_string_t cmd_set_bond_mac_addr_mac 3587,109691
cmdline_parse_token_num_t cmd_set_bond_mac_addr_portnum 3590,109839
cmdline_parse_token_etheraddr_t cmd_set_bond_mac_addr_addr 3592,109976
cmdline_parse_inst_t cmd_set_bond_mac_addr 3595,110115
struct cmd_set_fwd_mode_result 3612,110589
	cmdline_fixed_string_t set;3613,110622
	cmdline_fixed_string_t fwd;3614,110651
	cmdline_fixed_string_t mode;3615,110680
static void cmd_set_fwd_mode_parsed(3618,110714
cmdline_parse_token_string_t cmd_setfwd_set 3627,110964
cmdline_parse_token_string_t cmd_setfwd_fwd 3629,111081
cmdline_parse_token_string_t cmd_setfwd_mode 3631,111198
cmdline_parse_inst_t cmd_set_fwd_mode 3635,111339
static void cmd_set_fwd_mode_init(3647,111579
struct cmd_set_burst_tx_retry_result 3670,112200
	cmdline_fixed_string_t set;3671,112239
	cmdline_fixed_string_t burst;3672,112268
	cmdline_fixed_string_t tx;3673,112299
	cmdline_fixed_string_t delay;3674,112327
	uint32_t time;3675,112358
	cmdline_fixed_string_t retry;3676,112374
	uint32_t retry_num;3677,112405
static void cmd_set_burst_tx_retry_parsed(3680,112430
cmdline_parse_token_string_t cmd_set_burst_tx_retry_set 3696,112894
cmdline_parse_token_string_t cmd_set_burst_tx_retry_burst 3698,113029
cmdline_parse_token_string_t cmd_set_burst_tx_retry_tx 3701,113175
cmdline_parse_token_string_t cmd_set_burst_tx_retry_delay 3703,113307
cmdline_parse_token_num_t cmd_set_burst_tx_retry_time 3705,113448
cmdline_parse_token_string_t cmd_set_burst_tx_retry_retry 3707,113580
cmdline_parse_token_num_t cmd_set_burst_tx_retry_retry_num 3709,113721
cmdline_parse_inst_t cmd_set_burst_tx_retry 3712,113864
struct cmd_set_promisc_mode_result 3728,114366
	cmdline_fixed_string_t set;3729,114403
	cmdline_fixed_string_t promisc;3730,114432
	cmdline_fixed_string_t port_all;3731,114465
	uint8_t port_num;3732,114539
	cmdline_fixed_string_t mode;3733,114613
static void cmd_set_promisc_mode_parsed(3736,114647
cmdline_parse_token_string_t cmd_setpromisc_set 3766,115229
cmdline_parse_token_string_t cmd_setpromisc_promisc 3768,115354
cmdline_parse_token_string_t cmd_setpromisc_portall 3771,115496
cmdline_parse_token_num_t cmd_setpromisc_portnum 3774,115635
cmdline_parse_token_string_t cmd_setpromisc_mode 3777,115772
cmdline_parse_inst_t cmd_set_promisc_mode_all 3781,115908
cmdline_parse_inst_t cmd_set_promisc_mode_one 3794,116246
struct cmd_set_allmulti_mode_result 3808,116610
	cmdline_fixed_string_t set;3809,116648
	cmdline_fixed_string_t allmulti;3810,116677
	cmdline_fixed_string_t port_all;3811,116711
	uint8_t port_num;3812,116785
	cmdline_fixed_string_t mode;3813,116859
static void cmd_set_allmulti_mode_parsed(3816,116893
cmdline_parse_token_string_t cmd_setallmulti_set 3846,117481
cmdline_parse_token_string_t cmd_setallmulti_allmulti 3848,117608
cmdline_parse_token_string_t cmd_setallmulti_portall 3851,117755
cmdline_parse_token_num_t cmd_setallmulti_portnum 3854,117896
cmdline_parse_token_string_t cmd_setallmulti_mode 3857,118035
cmdline_parse_inst_t cmd_set_allmulti_mode_all 3861,118173
cmdline_parse_inst_t cmd_set_allmulti_mode_one 3874,118520
struct cmd_pkt_filter_result 3888,118899
	cmdline_fixed_string_t pkt_filter;3889,118930
	uint8_t  port_id;3890,118966
	cmdline_fixed_string_t protocol;3891,118985
	cmdline_fixed_string_t src;3892,119019
	cmdline_ipaddr_t ip_src;3893,119048
	uint16_t port_src;3894,119074
	cmdline_fixed_string_t dst;3895,119094
	cmdline_ipaddr_t ip_dst;3896,119123
	uint16_t port_dst;3897,119149
	cmdline_fixed_string_t flexbytes;3898,119169
	uint16_t flexbytes_value;3899,119204
	cmdline_fixed_string_t vlan;3900,119231
	uint16_t  vlan_id;3901,119261
	cmdline_fixed_string_t queue;3902,119281
	int8_t  queue_id;3903,119312
	cmdline_fixed_string_t soft;3904,119331
	uint8_t  soft_id;3905,119361
cmd_pkt_filter_parsed(3909,119396
cmdline_parse_token_num_t cmd_pkt_filter_port_id 3977,121744
cmdline_parse_token_string_t cmd_pkt_filter_protocol 3980,121874
cmdline_parse_token_string_t cmd_pkt_filter_src 3983,122020
cmdline_parse_token_ipaddr_t cmd_pkt_filter_ip_src 3986,122144
cmdline_parse_token_num_t cmd_pkt_filter_port_src 3989,122267
cmdline_parse_token_string_t cmd_pkt_filter_dst 3992,122400
cmdline_parse_token_ipaddr_t cmd_pkt_filter_ip_dst 3995,122524
cmdline_parse_token_num_t cmd_pkt_filter_port_dst 3998,122647
cmdline_parse_token_string_t cmd_pkt_filter_flexbytes 4001,122780
cmdline_parse_token_num_t cmd_pkt_filter_flexbytes_value 4004,122922
cmdline_parse_token_string_t cmd_pkt_filter_vlan 4007,123069
cmdline_parse_token_num_t cmd_pkt_filter_vlan_id 4010,123196
cmdline_parse_token_string_t cmd_pkt_filter_queue 4013,123327
cmdline_parse_token_num_t cmd_pkt_filter_queue_id 4016,123457
cmdline_parse_token_string_t cmd_pkt_filter_soft 4019,123588
cmdline_parse_token_num_t cmd_pkt_filter_soft_id 4022,123715
cmdline_parse_token_string_t cmd_pkt_filter_add_signature_filter 4027,123848
cmdline_parse_inst_t cmd_add_signature_filter 4030,124013
cmdline_parse_token_string_t cmd_pkt_filter_upd_signature_filter 4055,124713
cmdline_parse_inst_t cmd_upd_signature_filter 4058,124878
cmdline_parse_token_string_t cmd_pkt_filter_rm_signature_filter 4083,125581
cmdline_parse_inst_t cmd_rm_signature_filter 4086,125744
cmdline_parse_token_string_t cmd_pkt_filter_add_perfect_filter 4109,126376
cmdline_parse_inst_t cmd_add_perfect_filter 4112,126537
cmdline_parse_token_string_t cmd_pkt_filter_upd_perfect_filter 4139,127298
cmdline_parse_inst_t cmd_upd_perfect_filter 4142,127459
cmdline_parse_token_string_t cmd_pkt_filter_rm_perfect_filter 4169,128223
cmdline_parse_inst_t cmd_rm_perfect_filter 4172,128382
struct cmd_pkt_filter_masks_result 4197,129107
	cmdline_fixed_string_t filter_mask;4198,129144
	uint8_t  port_id;4199,129181
	cmdline_fixed_string_t src_mask;4200,129200
	uint32_t ip_src_mask;4201,129234
	uint16_t ipv6_src_mask;4202,129257
	uint16_t port_src_mask;4203,129282
	cmdline_fixed_string_t dst_mask;4204,129307
	uint32_t ip_dst_mask;4205,129341
	uint16_t ipv6_dst_mask;4206,129364
	uint16_t port_dst_mask;4207,129389
	cmdline_fixed_string_t flexbytes;4208,129414
	uint8_t flexbytes_value;4209,129449
	cmdline_fixed_string_t vlan_id;4210,129475
	uint8_t  vlan_id_value;4211,129508
	cmdline_fixed_string_t vlan_prio;4212,129533
	uint8_t  vlan_prio_value;4213,129568
	cmdline_fixed_string_t only_ip_flow;4214,129595
	uint8_t  only_ip_flow_value;4215,129633
	cmdline_fixed_string_t comp_ipv6_dst;4216,129663
	uint8_t  comp_ipv6_dst_value;4217,129702
cmd_pkt_filter_masks_parsed(4221,129749
cmdline_parse_token_string_t cmd_pkt_filter_masks_filter_mask 4242,130478
cmdline_parse_token_num_t cmd_pkt_filter_masks_port_id 4245,130643
cmdline_parse_token_string_t cmd_pkt_filter_masks_only_ip_flow 4248,130785
cmdline_parse_token_num_t cmd_pkt_filter_masks_only_ip_flow_value 4251,130948
cmdline_parse_token_string_t cmd_pkt_filter_masks_src_mask 4254,131112
cmdline_parse_token_num_t cmd_pkt_filter_masks_ip_src_mask 4257,131263
cmdline_parse_token_num_t cmd_pkt_filter_masks_port_src_mask 4260,131414
cmdline_parse_token_string_t cmd_pkt_filter_masks_dst_mask 4263,131569
cmdline_parse_token_num_t cmd_pkt_filter_masks_ip_dst_mask 4266,131720
cmdline_parse_token_num_t cmd_pkt_filter_masks_port_dst_mask 4269,131871
cmdline_parse_token_string_t cmd_pkt_filter_masks_flexbytes 4272,132026
cmdline_parse_token_num_t cmd_pkt_filter_masks_flexbytes_value 4275,132180
cmdline_parse_token_string_t cmd_pkt_filter_masks_vlan_id 4278,132338
cmdline_parse_token_num_t cmd_pkt_filter_masks_vlan_id_value 4281,132486
cmdline_parse_token_string_t cmd_pkt_filter_masks_vlan_prio 4284,132640
cmdline_parse_token_num_t cmd_pkt_filter_masks_vlan_prio_value 4287,132794
cmdline_parse_inst_t cmd_set_masks_filter 4291,132953
cmd_pkt_filter_masks_ipv6_parsed(4317,133849
cmdline_parse_token_string_t cmd_pkt_filter_masks_filter_mask_ipv6 4340,134672
cmdline_parse_token_num_t cmd_pkt_filter_masks_src_mask_ipv6_value 4343,134847
cmdline_parse_token_num_t cmd_pkt_filter_masks_dst_mask_ipv6_value 4346,135008
cmdline_parse_token_string_t cmd_pkt_filter_masks_comp_ipv6_dst 4350,135170
cmdline_parse_token_num_t cmd_pkt_filter_masks_comp_ipv6_dst_value 4353,135334
cmdline_parse_inst_t cmd_set_ipv6_masks_filter 4357,135501
struct cmd_link_flow_ctrl_set_result 4385,136568
	cmdline_fixed_string_t set;4386,136607
	cmdline_fixed_string_t flow_ctrl;4387,136636
	cmdline_fixed_string_t rx;4388,136671
	cmdline_fixed_string_t rx_lfc_mode;4389,136699
	cmdline_fixed_string_t tx;4390,136736
	cmdline_fixed_string_t tx_lfc_mode;4391,136764
	cmdline_fixed_string_t mac_ctrl_frame_fwd;4392,136801
	cmdline_fixed_string_t mac_ctrl_frame_fwd_mode;4393,136845
	cmdline_fixed_string_t autoneg_str;4394,136894
	cmdline_fixed_string_t autoneg;4395,136931
	cmdline_fixed_string_t hw_str;4396,136964
	uint32_t high_water;4397,136996
	cmdline_fixed_string_t lw_str;4398,137018
	uint32_t low_water;4399,137050
	cmdline_fixed_string_t pt_str;4400,137071
	uint16_t pause_time;4401,137103
	cmdline_fixed_string_t xon_str;4402,137125
	uint16_t send_xon;4403,137158
	uint8_t  port_id;4404,137178
cmdline_parse_token_string_t cmd_lfc_set_set 4407,137201
cmdline_parse_token_string_t cmd_lfc_set_flow_ctrl 4410,137329
cmdline_parse_token_string_t cmd_lfc_set_rx 4413,137475
cmdline_parse_token_string_t cmd_lfc_set_rx_mode 4416,137600
cmdline_parse_token_string_t cmd_lfc_set_tx 4419,137743
cmdline_parse_token_string_t cmd_lfc_set_tx_mode 4422,137868
cmdline_parse_token_string_t cmd_lfc_set_high_water_str 4425,138011
cmdline_parse_token_num_t cmd_lfc_set_high_water 4428,138160
cmdline_parse_token_string_t cmd_lfc_set_low_water_str 4431,138297
cmdline_parse_token_num_t cmd_lfc_set_low_water 4434,138444
cmdline_parse_token_string_t cmd_lfc_set_pause_time_str 4437,138579
cmdline_parse_token_num_t cmd_lfc_set_pause_time 4440,138728
cmdline_parse_token_string_t cmd_lfc_set_send_xon_str 4443,138865
cmdline_parse_token_num_t cmd_lfc_set_send_xon 4446,139011
cmdline_parse_token_string_t cmd_lfc_set_mac_ctrl_frame_fwd_mode 4449,139144
cmdline_parse_token_string_t cmd_lfc_set_mac_ctrl_frame_fwd 4452,139322
cmdline_parse_token_string_t cmd_lfc_set_autoneg_str 4455,139488
cmdline_parse_token_string_t cmd_lfc_set_autoneg 4458,139636
cmdline_parse_token_num_t cmd_lfc_set_portid 4461,139775
cmdline_parse_inst_t cmd_link_flow_control_set 4470,140037
cmdline_parse_inst_t cmd_link_flow_control_set_rx 4496,140857
cmdline_parse_inst_t cmd_link_flow_control_set_tx 4511,141268
cmdline_parse_inst_t cmd_link_flow_control_set_hw 4526,141679
cmdline_parse_inst_t cmd_link_flow_control_set_lw 4541,142120
cmdline_parse_inst_t cmd_link_flow_control_set_pt 4556,142557
cmdline_parse_inst_t cmd_link_flow_control_set_xon 4571,142998
cmdline_parse_inst_t cmd_link_flow_control_set_macfwd 4586,143433
cmdline_parse_inst_t cmd_link_flow_control_set_autoneg 4601,143910
cmd_link_flow_ctrl_set_parsed(4617,144362
struct cmd_priority_flow_ctrl_set_result 4690,146672
	cmdline_fixed_string_t set;4691,146715
	cmdline_fixed_string_t pfc_ctrl;4692,146744
	cmdline_fixed_string_t rx;4693,146778
	cmdline_fixed_string_t rx_pfc_mode;4694,146806
	cmdline_fixed_string_t tx;4695,146843
	cmdline_fixed_string_t tx_pfc_mode;4696,146871
	uint32_t high_water;4697,146908
	uint32_t low_water;4698,146930
	uint16_t pause_time;4699,146951
	uint8_t  priority;4700,146973
	uint8_t  port_id;4701,146993
cmd_priority_flow_ctrl_set_parsed(4705,147028
cmdline_parse_token_string_t cmd_pfc_set_set 4737,148286
cmdline_parse_token_string_t cmd_pfc_set_flow_ctrl 4740,148418
cmdline_parse_token_string_t cmd_pfc_set_rx 4743,148566
cmdline_parse_token_string_t cmd_pfc_set_rx_mode 4746,148695
cmdline_parse_token_string_t cmd_pfc_set_tx 4749,148842
cmdline_parse_token_string_t cmd_pfc_set_tx_mode 4752,148971
cmdline_parse_token_num_t cmd_pfc_set_high_water 4755,149118
cmdline_parse_token_num_t cmd_pfc_set_low_water 4758,149259
cmdline_parse_token_num_t cmd_pfc_set_pause_time 4761,149398
cmdline_parse_token_num_t cmd_pfc_set_priority 4764,149539
cmdline_parse_token_num_t cmd_pfc_set_portid 4767,149675
cmdline_parse_inst_t cmd_priority_flow_control_set 4771,149809
struct cmd_reset_result 4793,150481
	cmdline_fixed_string_t reset;4794,150507
	cmdline_fixed_string_t def;4795,150538
static void cmd_reset_parsed(4798,150571
cmdline_parse_token_string_t cmd_reset_set 4806,150816
cmdline_parse_token_string_t cmd_reset_def 4808,150927
cmdline_parse_inst_t cmd_reset 4812,151046
struct cmd_start_result 4824,151300
	cmdline_fixed_string_t start;4825,151326
cmdline_parse_token_string_t cmd_start_start 4828,151361
static void cmd_start_parsed(4831,151477
cmdline_parse_inst_t cmd_start 4838,151681
struct cmd_start_tx_first_result 4849,151907
	cmdline_fixed_string_t start;4850,151942
	cmdline_fixed_string_t tx_first;4851,151973
cmd_start_tx_first_parsed(4855,152023
cmdline_parse_token_string_t cmd_start_tx_first_start 4862,152218
cmdline_parse_token_string_t cmd_start_tx_first_tx_first 4865,152356
cmdline_parse_inst_t cmd_start_tx_first 4869,152504
struct cmd_set_link_up_result 4881,152802
	cmdline_fixed_string_t set;4882,152834
	cmdline_fixed_string_t link_up;4883,152863
	cmdline_fixed_string_t port;4884,152896
	uint8_t port_id;4885,152926
cmdline_parse_token_string_t cmd_set_link_up_set 4888,152948
cmdline_parse_token_string_t cmd_set_link_up_link_up 4890,153069
cmdline_parse_token_string_t cmd_set_link_up_port 4893,153206
cmdline_parse_token_num_t cmd_set_link_up_port_id 4895,153330
static void cmd_set_link_up_parsed(4898,153454
cmdline_parse_inst_t cmd_set_link_up 4906,153720
struct cmd_set_link_down_result 4920,154043
	cmdline_fixed_string_t set;4921,154077
	cmdline_fixed_string_t link_down;4922,154106
	cmdline_fixed_string_t port;4923,154141
	uint8_t port_id;4924,154171
cmdline_parse_token_string_t cmd_set_link_down_set 4927,154193
cmdline_parse_token_string_t cmd_set_link_down_link_down 4929,154318
cmdline_parse_token_string_t cmd_set_link_down_port 4932,154465
cmdline_parse_token_num_t cmd_set_link_down_port_id 4934,154593
static void cmd_set_link_down_parsed(4937,154721
cmdline_parse_inst_t cmd_set_link_down 4946,154990
struct cmd_showcfg_result 4960,155324
	cmdline_fixed_string_t show;4961,155352
	cmdline_fixed_string_t cfg;4962,155382
	cmdline_fixed_string_t what;4963,155411
static void cmd_showcfg_parsed(4966,155445
cmdline_parse_token_string_t cmd_showcfg_show 4979,155840
cmdline_parse_token_string_t cmd_showcfg_port 4981,155956
cmdline_parse_token_string_t cmd_showcfg_what 4983,156073
cmdline_parse_inst_t cmd_showcfg 4987,156205
struct cmd_showportall_result 5000,156475
	cmdline_fixed_string_t show;5001,156507
	cmdline_fixed_string_t port;5002,156537
	cmdline_fixed_string_t what;5003,156567
	cmdline_fixed_string_t all;5004,156597
static void cmd_showportall_parsed(5007,156630
cmdline_parse_token_string_t cmd_showportall_show 5032,157373
cmdline_parse_token_string_t cmd_showportall_port 5035,157508
cmdline_parse_token_string_t cmd_showportall_what 5037,157632
cmdline_parse_token_string_t cmd_showportall_all 5040,157782
cmdline_parse_inst_t cmd_showportall 5042,157903
struct cmd_showport_result 5056,158240
	cmdline_fixed_string_t show;5057,158269
	cmdline_fixed_string_t port;5058,158299
	cmdline_fixed_string_t what;5059,158329
	uint8_t portnum;5060,158359
static void cmd_showport_parsed(5063,158381
cmdline_parse_token_string_t cmd_showport_show 5081,158989
cmdline_parse_token_string_t cmd_showport_port 5084,159118
cmdline_parse_token_string_t cmd_showport_what 5086,159236
cmdline_parse_token_num_t cmd_showport_portnum 5089,159380
cmdline_parse_inst_t cmd_showport 5092,159498
struct cmd_read_reg_result 5106,159841
	cmdline_fixed_string_t read;5107,159870
	cmdline_fixed_string_t reg;5108,159900
	uint8_t port_id;5109,159929
	uint32_t reg_off;5110,159947
cmd_read_reg_parsed(5114,159982
cmdline_parse_token_string_t cmd_read_reg_read 5122,160217
cmdline_parse_token_string_t cmd_read_reg_reg 5124,160335
cmdline_parse_token_num_t cmd_read_reg_port_id 5126,160450
cmdline_parse_token_num_t cmd_read_reg_reg_off 5128,160567
cmdline_parse_inst_t cmd_read_reg 5131,160686
struct cmd_read_reg_bit_field_result 5145,161004
	cmdline_fixed_string_t read;5146,161043
	cmdline_fixed_string_t regfield;5147,161073
	uint8_t port_id;5148,161107
	uint32_t reg_off;5149,161125
	uint8_t bit1_pos;5150,161144
	uint8_t bit2_pos;5151,161163
cmd_read_reg_bit_field_parsed(5155,161198
cmdline_parse_token_string_t cmd_read_reg_bit_field_read 5164,161506
cmdline_parse_token_string_t cmd_read_reg_bit_field_regfield 5167,161649
cmdline_parse_token_num_t cmd_read_reg_bit_field_port_id 5170,161804
cmdline_parse_token_num_t cmd_read_reg_bit_field_reg_off 5173,161950
cmdline_parse_token_num_t cmd_read_reg_bit_field_bit1_pos 5176,162097
cmdline_parse_token_num_t cmd_read_reg_bit_field_bit2_pos 5179,162245
cmdline_parse_inst_t cmd_read_reg_bit_field 5183,162394
struct cmd_read_reg_bit_result 5200,162939
	cmdline_fixed_string_t read;5201,162972
	cmdline_fixed_string_t regbit;5202,163002
	uint8_t port_id;5203,163034
	uint32_t reg_off;5204,163052
	uint8_t bit_pos;5205,163071
cmd_read_reg_bit_parsed(5209,163105
cmdline_parse_token_string_t cmd_read_reg_bit_read 5217,163360
cmdline_parse_token_string_t cmd_read_reg_bit_regbit 5219,163486
cmdline_parse_token_num_t cmd_read_reg_bit_port_id 5222,163623
cmdline_parse_token_num_t cmd_read_reg_bit_reg_off 5224,163748
cmdline_parse_token_num_t cmd_read_reg_bit_bit_pos 5226,163874
cmdline_parse_inst_t cmd_read_reg_bit 5229,164000
struct cmd_write_reg_result 5244,164401
	cmdline_fixed_string_t write;5245,164431
	cmdline_fixed_string_t reg;5246,164462
	uint8_t port_id;5247,164491
	uint32_t reg_off;5248,164509
	uint32_t value;5249,164528
cmd_write_reg_parsed(5253,164561
cmdline_parse_token_string_t cmd_write_reg_write 5261,164808
cmdline_parse_token_string_t cmd_write_reg_reg 5263,164931
cmdline_parse_token_num_t cmd_write_reg_port_id 5265,165048
cmdline_parse_token_num_t cmd_write_reg_reg_off 5267,165167
cmdline_parse_token_num_t cmd_write_reg_value 5269,165287
cmdline_parse_inst_t cmd_write_reg 5272,165404
struct cmd_write_reg_bit_field_result 5287,165773
	cmdline_fixed_string_t write;5288,165813
	cmdline_fixed_string_t regfield;5289,165844
	uint8_t port_id;5290,165878
	uint32_t reg_off;5291,165896
	uint8_t bit1_pos;5292,165915
	uint8_t bit2_pos;5293,165934
	uint32_t value;5294,165953
cmd_write_reg_bit_field_parsed(5298,165986
cmdline_parse_token_string_t cmd_write_reg_bit_field_write 5307,166304
cmdline_parse_token_string_t cmd_write_reg_bit_field_regfield 5310,166452
cmdline_parse_token_num_t cmd_write_reg_bit_field_port_id 5313,166609
cmdline_parse_token_num_t cmd_write_reg_bit_field_reg_off 5316,166757
cmdline_parse_token_num_t cmd_write_reg_bit_field_bit1_pos 5319,166906
cmdline_parse_token_num_t cmd_write_reg_bit_field_bit2_pos 5322,167056
cmdline_parse_token_num_t cmd_write_reg_bit_field_value 5325,167206
cmdline_parse_inst_t cmd_write_reg_bit_field 5329,167352
struct cmd_write_reg_bit_result 5347,167958
	cmdline_fixed_string_t write;5348,167992
	cmdline_fixed_string_t regbit;5349,168023
	uint8_t port_id;5350,168055
	uint32_t reg_off;5351,168073
	uint8_t bit_pos;5352,168092
	uint8_t value;5353,168110
cmd_write_reg_bit_parsed(5357,168142
cmdline_parse_token_string_t cmd_write_reg_bit_write 5365,168409
cmdline_parse_token_string_t cmd_write_reg_bit_regbit 5368,168545
cmdline_parse_token_num_t cmd_write_reg_bit_port_id 5371,168684
cmdline_parse_token_num_t cmd_write_reg_bit_reg_off 5373,168811
cmdline_parse_token_num_t cmd_write_reg_bit_bit_pos 5375,168939
cmdline_parse_token_num_t cmd_write_reg_bit_value 5377,169066
cmdline_parse_inst_t cmd_write_reg_bit 5380,169190
struct cmd_read_rxd_txd_result 5396,169665
	cmdline_fixed_string_t read;5397,169698
	cmdline_fixed_string_t rxd_txd;5398,169728
	uint8_t port_id;5399,169761
	uint16_t queue_id;5400,169779
	uint16_t desc_id;5401,169799
cmd_read_rxd_txd_parsed(5405,169834
cmdline_parse_token_string_t cmd_read_rxd_txd_read 5417,170234
cmdline_parse_token_string_t cmd_read_rxd_txd_rxd_txd 5419,170360
cmdline_parse_token_num_t cmd_read_rxd_txd_port_id 5422,170500
cmdline_parse_token_num_t cmd_read_rxd_txd_queue_id 5424,170625
cmdline_parse_token_num_t cmd_read_rxd_txd_desc_id 5426,170753
cmdline_parse_inst_t cmd_read_rxd_txd 5429,170880
struct cmd_quit_result 5444,171252
	cmdline_fixed_string_t quit;5445,171277
static void cmd_quit_parsed(5448,171311
cmdline_parse_token_string_t cmd_quit_quit 5456,171496
cmdline_parse_inst_t cmd_quit 5459,171607
struct cmd_mac_addr_result 5470,171816
	cmdline_fixed_string_t mac_addr_cmd;5471,171845
	cmdline_fixed_string_t what;5472,171883
	uint8_t port_num;5473,171913
	struct ether_addr address;5474,171932
static void cmd_mac_addr_parsed(5477,171964
cmdline_parse_token_string_t cmd_mac_addr_cmd 5495,172467
cmdline_parse_token_string_t cmd_mac_addr_what 5498,172600
cmdline_parse_token_num_t cmd_mac_addr_portnum 5501,172728
cmdline_parse_token_etheraddr_t cmd_mac_addr_addr 5503,172847
cmdline_parse_inst_t cmd_mac_addr 5506,172968
struct cmd_set_qmap_result 5522,173346
	cmdline_fixed_string_t set;5523,173375
	cmdline_fixed_string_t qmap;5524,173404
	cmdline_fixed_string_t what;5525,173434
	uint8_t port_id;5526,173464
	uint16_t queue_id;5527,173482
	uint8_t map_value;5528,173502
cmd_set_qmap_parsed(5532,173538
cmdline_parse_token_string_t cmd_setqmap_set 5542,173858
cmdline_parse_token_string_t cmd_setqmap_qmap 5545,173977
cmdline_parse_token_string_t cmd_setqmap_what 5548,174104
cmdline_parse_token_num_t cmd_setqmap_portid 5551,174227
cmdline_parse_token_num_t cmd_setqmap_queueid 5554,174351
cmdline_parse_token_num_t cmd_setqmap_mapvalue 5557,174478
cmdline_parse_inst_t cmd_set_qmap 5561,174607
struct cmd_set_uc_hash_table 5577,175015
	cmdline_fixed_string_t set;5578,175046
	cmdline_fixed_string_t port;5579,175075
	uint8_t port_id;5580,175105
	cmdline_fixed_string_t what;5581,175123
	struct ether_addr address;5582,175153
	cmdline_fixed_string_t mode;5583,175181
cmd_set_uc_hash_parsed(5587,175227
cmdline_parse_token_string_t cmd_set_uc_hash_set 5604,175705
cmdline_parse_token_string_t cmd_set_uc_hash_port 5607,175830
cmdline_parse_token_num_t cmd_set_uc_hash_portid 5610,175958
cmdline_parse_token_string_t cmd_set_uc_hash_what 5613,176088
cmdline_parse_token_etheraddr_t cmd_set_uc_hash_mac 5616,176215
cmdline_parse_token_string_t cmd_set_uc_hash_mode 5619,176342
cmdline_parse_inst_t cmd_set_uc_hash_filter 5623,176473
struct cmd_set_uc_all_hash_table 5638,176866
	cmdline_fixed_string_t set;5639,176901
	cmdline_fixed_string_t port;5640,176930
	uint8_t port_id;5641,176960
	cmdline_fixed_string_t what;5642,176978
	cmdline_fixed_string_t value;5643,177008
	cmdline_fixed_string_t mode;5644,177039
cmd_set_uc_all_hash_parsed(5648,177085
cmdline_parse_token_string_t cmd_set_uc_all_hash_set 5665,177599
cmdline_parse_token_string_t cmd_set_uc_all_hash_port 5668,177732
cmdline_parse_token_num_t cmd_set_uc_all_hash_portid 5671,177868
cmdline_parse_token_string_t cmd_set_uc_all_hash_what 5674,178006
cmdline_parse_token_string_t cmd_set_uc_all_hash_value 5677,178141
cmdline_parse_token_string_t cmd_set_uc_all_hash_mode 5680,178276
cmdline_parse_inst_t cmd_set_uc_all_hash_filter 5684,178415
struct cmd_set_vf_traffic 5700,178872
	cmdline_fixed_string_t set;5701,178900
	cmdline_fixed_string_t port;5702,178929
	uint8_t port_id;5703,178959
	cmdline_fixed_string_t vf;5704,178977
	uint8_t vf_id;5705,179005
	cmdline_fixed_string_t what;5706,179021
	cmdline_fixed_string_t mode;5707,179051
cmd_set_vf_traffic_parsed(5711,179097
cmdline_parse_token_string_t cmd_setvf_traffic_set 5722,179478
cmdline_parse_token_string_t cmd_setvf_traffic_port 5725,179602
cmdline_parse_token_num_t cmd_setvf_traffic_portid 5728,179729
cmdline_parse_token_string_t cmd_setvf_traffic_vf 5731,179858
cmdline_parse_token_num_t cmd_setvf_traffic_vfid 5734,179979
cmdline_parse_token_string_t cmd_setvf_traffic_what 5737,180104
cmdline_parse_token_string_t cmd_setvf_traffic_mode 5740,180232
cmdline_parse_inst_t cmd_set_vf_traffic 5744,180362
struct cmd_set_vf_rxmode 5761,180840
	cmdline_fixed_string_t set;5762,180867
	cmdline_fixed_string_t port;5763,180896
	uint8_t port_id;5764,180926
	cmdline_fixed_string_t vf;5765,180944
	uint8_t vf_id;5766,180972
	cmdline_fixed_string_t what;5767,180988
	cmdline_fixed_string_t mode;5768,181018
	cmdline_fixed_string_t on;5769,181048
cmd_set_vf_rxmode_parsed(5773,181092
cmdline_parse_token_string_t cmd_set_vf_rxmode_set 5799,181891
cmdline_parse_token_string_t cmd_set_vf_rxmode_port 5802,182014
cmdline_parse_token_num_t cmd_set_vf_rxmode_portid 5805,182140
cmdline_parse_token_string_t cmd_set_vf_rxmode_vf 5808,182268
cmdline_parse_token_num_t cmd_set_vf_rxmode_vfid 5811,182388
cmdline_parse_token_string_t cmd_set_vf_rxmode_what 5814,182512
cmdline_parse_token_string_t cmd_set_vf_rxmode_mode 5817,182640
cmdline_parse_token_string_t cmd_set_vf_rxmode_on 5820,182779
cmdline_parse_inst_t cmd_set_vf_rxmode 5824,182904
struct cmd_vf_mac_addr_result 5842,183420
	cmdline_fixed_string_t mac_addr_cmd;5843,183452
	cmdline_fixed_string_t what;5844,183490
	cmdline_fixed_string_t port;5845,183520
	uint8_t port_num;5846,183550
	cmdline_fixed_string_t vf;5847,183569
	uint8_t vf_num;5848,183597
	struct ether_addr address;5849,183614
static void cmd_vf_mac_addr_parsed(5852,183646
cmdline_parse_token_string_t cmd_vf_mac_addr_cmd 5867,184050
cmdline_parse_token_string_t cmd_vf_mac_addr_what 5870,184188
cmdline_parse_token_string_t cmd_vf_mac_addr_port 5873,184314
cmdline_parse_token_num_t cmd_vf_mac_addr_portnum 5876,184441
cmdline_parse_token_string_t cmd_vf_mac_addr_vf 5879,184569
cmdline_parse_token_num_t cmd_vf_mac_addr_vfnum 5882,184690
cmdline_parse_token_etheraddr_t cmd_vf_mac_addr_addr 5885,184814
cmdline_parse_inst_t cmd_vf_mac_addr_filter 5889,184944
struct cmd_vf_rx_vlan_filter 5907,185505
	cmdline_fixed_string_t rx_vlan;5908,185536
	cmdline_fixed_string_t what;5909,185569
	uint16_t vlan_id;5910,185599
	cmdline_fixed_string_t port;5911,185618
	uint8_t port_id;5912,185648
	cmdline_fixed_string_t vf;5913,185666
	uint64_t vf_mask;5914,185694
cmd_vf_rx_vlan_filter_parsed(5918,185729
cmdline_parse_token_string_t cmd_vf_rx_vlan_filter_rx_vlan 5930,186089
cmdline_parse_token_string_t cmd_vf_rx_vlan_filter_what 5933,186232
cmdline_parse_token_num_t cmd_vf_rx_vlan_filter_vlanid 5936,186368
cmdline_parse_token_string_t cmd_vf_rx_vlan_filter_port 5939,186505
cmdline_parse_token_num_t cmd_vf_rx_vlan_filter_portid 5942,186639
cmdline_parse_token_string_t cmd_vf_rx_vlan_filter_vf 5945,186775
cmdline_parse_token_num_t cmd_vf_rx_vlan_filter_vf_mask 5948,186903
cmdline_parse_inst_t cmd_vf_rxvlan_filter 5952,187042
struct cmd_queue_rate_limit_result 5970,187604
	cmdline_fixed_string_t set;5971,187641
	cmdline_fixed_string_t port;5972,187670
	uint8_t port_num;5973,187700
	cmdline_fixed_string_t queue;5974,187719
	uint8_t queue_num;5975,187750
	cmdline_fixed_string_t rate;5976,187770
	uint16_t rate_num;5977,187800
static void cmd_queue_rate_limit_parsed(5980,187824
cmdline_parse_token_string_t cmd_queue_rate_limit_set 5997,188358
cmdline_parse_token_string_t cmd_queue_rate_limit_port 6000,188493
cmdline_parse_token_num_t cmd_queue_rate_limit_portnum 6003,188631
cmdline_parse_token_string_t cmd_queue_rate_limit_queue 6006,188769
cmdline_parse_token_num_t cmd_queue_rate_limit_queuenum 6009,188910
cmdline_parse_token_string_t cmd_queue_rate_limit_rate 6012,189050
cmdline_parse_token_num_t cmd_queue_rate_limit_ratenum 6015,189188
cmdline_parse_inst_t cmd_queue_rate_limit 6019,189328
struct cmd_vf_rate_limit_result 6037,189915
	cmdline_fixed_string_t set;6038,189949
	cmdline_fixed_string_t port;6039,189978
	uint8_t port_num;6040,190008
	cmdline_fixed_string_t vf;6041,190027
	uint8_t vf_num;6042,190055
	cmdline_fixed_string_t rate;6043,190072
	uint16_t rate_num;6044,190102
	cmdline_fixed_string_t q_msk;6045,190122
	uint64_t q_msk_val;6046,190153
static void cmd_vf_rate_limit_parsed(6049,190178
cmdline_parse_token_string_t cmd_vf_rate_limit_set 6067,190752
cmdline_parse_token_string_t cmd_vf_rate_limit_port 6070,190881
cmdline_parse_token_num_t cmd_vf_rate_limit_portnum 6073,191013
cmdline_parse_token_string_t cmd_vf_rate_limit_vf 6076,191145
cmdline_parse_token_num_t cmd_vf_rate_limit_vfnum 6079,191271
cmdline_parse_token_string_t cmd_vf_rate_limit_rate 6082,191399
cmdline_parse_token_num_t cmd_vf_rate_limit_ratenum 6085,191531
cmdline_parse_token_string_t cmd_vf_rate_limit_q_msk 6088,191664
cmdline_parse_token_num_t cmd_vf_rate_limit_q_msk_val 6091,191804
cmdline_parse_inst_t cmd_vf_rate_limit 6095,191941
struct cmd_set_mirror_mask_result 6116,192610
	cmdline_fixed_string_t set;6117,192646
	cmdline_fixed_string_t port;6118,192675
	uint8_t port_id;6119,192705
	cmdline_fixed_string_t mirror;6120,192723
	uint8_t rule_id;6121,192755
	cmdline_fixed_string_t what;6122,192773
	cmdline_fixed_string_t value;6123,192803
	cmdline_fixed_string_t dstpool;6124,192834
	uint8_t dstpool_id;6125,192867
	cmdline_fixed_string_t on;6126,192888
cmdline_parse_token_string_t cmd_mirror_mask_set 6129,192920
cmdline_parse_token_string_t cmd_mirror_mask_port 6132,193049
cmdline_parse_token_num_t cmd_mirror_mask_portid 6135,193181
cmdline_parse_token_string_t cmd_mirror_mask_mirror 6138,193311
cmdline_parse_token_num_t cmd_mirror_mask_ruleid 6141,193454
cmdline_parse_token_string_t cmd_mirror_mask_what 6144,193584
cmdline_parse_token_string_t cmd_mirror_mask_value 6147,193735
cmdline_parse_token_string_t cmd_mirror_mask_dstpool 6150,193867
cmdline_parse_token_num_t cmd_mirror_mask_poolid 6153,194009
cmdline_parse_token_string_t cmd_mirror_mask_on 6156,194142
cmd_set_mirror_mask_parsed(6161,194285
cmdline_parse_inst_t cmd_set_mirror_mask 6206,195580
struct cmd_set_mirror_link_result 6227,196232
	cmdline_fixed_string_t set;6228,196268
	cmdline_fixed_string_t port;6229,196297
	uint8_t port_id;6230,196327
	cmdline_fixed_string_t mirror;6231,196345
	uint8_t rule_id;6232,196377
	cmdline_fixed_string_t what;6233,196395
	cmdline_fixed_string_t dstpool;6234,196425
	uint8_t dstpool_id;6235,196458
	cmdline_fixed_string_t on;6236,196479
cmdline_parse_token_string_t cmd_mirror_link_set 6239,196511
cmdline_parse_token_string_t cmd_mirror_link_port 6242,196641
cmdline_parse_token_num_t cmd_mirror_link_portid 6245,196773
cmdline_parse_token_string_t cmd_mirror_link_mirror 6248,196903
cmdline_parse_token_num_t cmd_mirror_link_ruleid 6251,197046
cmdline_parse_token_string_t cmd_mirror_link_what 6254,197179
cmdline_parse_token_string_t cmd_mirror_link_dstpool 6257,197336
cmdline_parse_token_num_t cmd_mirror_link_poolid 6260,197478
cmdline_parse_token_string_t cmd_mirror_link_on 6263,197611
cmd_set_mirror_link_parsed(6268,197754
cmdline_parse_inst_t cmd_set_mirror_link 6297,198629
struct cmd_rm_mirror_rule_result 6317,199202
	cmdline_fixed_string_t reset;6318,199237
	cmdline_fixed_string_t port;6319,199268
	uint8_t port_id;6320,199298
	cmdline_fixed_string_t mirror;6321,199316
	uint8_t rule_id;6322,199348
cmdline_parse_token_string_t cmd_rm_mirror_rule_reset 6325,199370
cmdline_parse_token_string_t cmd_rm_mirror_rule_port 6328,199508
cmdline_parse_token_num_t cmd_rm_mirror_rule_portid 6331,199642
cmdline_parse_token_string_t cmd_rm_mirror_rule_mirror 6334,199774
cmdline_parse_token_num_t cmd_rm_mirror_rule_ruleid 6337,199919
cmd_reset_mirror_rule_parsed(6342,200064
cmdline_parse_inst_t cmd_reset_mirror_rule 6354,200448
struct cmd_dump_result 6370,200904
	cmdline_fixed_string_t dump;6371,200929
dump_struct_sizes(6375,200975
#define DUMP_SIZE(6377,201001
#undef DUMP_SIZE6383,201231
static void cmd_dump_parsed(6386,201251
cmdline_parse_token_string_t cmd_dump_dump 6408,201982
cmdline_parse_inst_t cmd_dump 6418,202217
struct cmd_dump_one_result 6430,202552
	cmdline_fixed_string_t dump;6431,202581
	cmdline_fixed_string_t name;6432,202611
static void cmd_dump_one_parsed(6435,202645
cmdline_parse_token_string_t cmd_dump_one_dump 6459,203249
cmdline_parse_token_string_t cmd_dump_one_name 6463,203391
cmdline_parse_inst_t cmd_dump_one 6466,203508
struct cmd_ethertype_filter_result 6478,203883
	cmdline_fixed_string_t filter;6479,203920
	uint8_t port_id;6480,203952
	cmdline_fixed_string_t ethertype;6481,203970
	uint16_t ethertype_value;6482,204005
	cmdline_fixed_string_t priority;6483,204032
	cmdline_fixed_string_t priority_en;6484,204066
	uint8_t priority_value;6485,204103
	cmdline_fixed_string_t queue;6486,204128
	uint16_t queue_id;6487,204159
	cmdline_fixed_string_t index;6488,204179
	uint16_t index_value;6489,204210
cmd_ethertype_filter_parsed(6493,204249
cmdline_parse_token_num_t cmd_ethertype_filter_port_id 6522,205221
cmdline_parse_token_string_t cmd_ethertype_filter_ethertype 6525,205358
cmdline_parse_token_ipaddr_t cmd_ethertype_filter_ethertype_value 6528,205511
cmdline_parse_token_string_t cmd_ethertype_filter_priority 6531,205668
cmdline_parse_token_string_t cmd_ethertype_filter_priority_en 6534,205818
cmdline_parse_token_num_t cmd_ethertype_filter_priority_value 6537,205980
cmdline_parse_token_string_t cmd_ethertype_filter_queue 6540,206131
cmdline_parse_token_num_t cmd_ethertype_filter_queue_id 6543,206272
cmdline_parse_token_string_t cmd_ethertype_filter_index 6546,206412
cmdline_parse_token_num_t cmd_ethertype_filter_index_value 6549,206553
cmdline_parse_token_string_t cmd_ethertype_filter_add_filter 6552,206699
cmdline_parse_inst_t cmd_add_ethertype_filter 6555,206861
cmdline_parse_token_string_t cmd_ethertype_filter_remove_filter 6575,207507
cmdline_parse_inst_t cmd_remove_ethertype_filter 6578,207676
cmdline_parse_token_string_t cmd_ethertype_filter_get_filter 6590,208022
cmdline_parse_inst_t cmd_get_ethertype_filter 6593,208185
struct cmd_set_syn_filter_result 6607,208552
	cmdline_fixed_string_t filter;6608,208587
	uint8_t port_id;6609,208619
	cmdline_fixed_string_t priority;6610,208637
	cmdline_fixed_string_t high;6611,208671
	cmdline_fixed_string_t queue;6612,208701
	uint16_t  queue_id;6613,208732
cmd_set_syn_filter_parsed(6617,208769
cmdline_parse_token_num_t cmd_syn_filter_portid 6640,209487
cmdline_parse_token_string_t cmd_syn_filter_priority 6643,209615
cmdline_parse_token_string_t cmd_syn_filter_high 6646,209757
cmdline_parse_token_string_t cmd_syn_filter_queue 6649,209891
cmdline_parse_token_num_t cmd_syn_filter_queue_id 6652,210024
cmdline_parse_token_string_t cmd_syn_filter_add_filter 6655,210156
cmdline_parse_token_string_t cmd_syn_filter_remove_filter 6658,210304
cmdline_parse_inst_t cmd_add_syn_filter 6661,210458
cmdline_parse_inst_t cmd_remove_syn_filter 6675,210830
cmdline_parse_token_string_t cmd_syn_filter_get_filter 6686,211071
cmdline_parse_inst_t cmd_get_syn_filter 6690,211220
struct cmd_2tuple_filter_result 6702,211493
	cmdline_fixed_string_t filter;6703,211527
	uint8_t port_id;6704,211559
	cmdline_fixed_string_t protocol;6705,211577
	uint8_t protocol_value;6706,211611
	uint8_t protocol_mask;6707,211636
	cmdline_fixed_string_t dst_port;6708,211660
	uint16_t dst_port_value;6709,211694
	uint16_t dst_port_mask;6710,211720
	cmdline_fixed_string_t flags;6711,211745
	uint8_t flags_value;6712,211776
	cmdline_fixed_string_t priority;6713,211798
	uint8_t priority_value;6714,211832
	cmdline_fixed_string_t queue;6715,211857
	uint16_t queue_id;6716,211888
	cmdline_fixed_string_t index;6717,211908
	uint16_t index_value;6718,211939
cmd_2tuple_filter_parsed(6722,211978
cmdline_parse_token_num_t cmd_2tuple_filter_port_id 6752,213070
cmdline_parse_token_string_t cmd_2tuple_filter_protocol 6755,213201
cmdline_parse_token_num_t cmd_2tuple_filter_protocol_value 6758,213346
cmdline_parse_token_num_t cmd_2tuple_filter_protocol_mask 6761,213492
cmdline_parse_token_string_t cmd_2tuple_filter_dst_port 6764,213635
cmdline_parse_token_num_t cmd_2tuple_filter_dst_port_value 6767,213779
cmdline_parse_token_num_t cmd_2tuple_filter_dst_port_mask 6770,213925
cmdline_parse_token_string_t cmd_2tuple_filter_flags 6773,214069
cmdline_parse_token_num_t cmd_2tuple_filter_flags_value 6776,214204
cmdline_parse_token_string_t cmd_2tuple_filter_priority 6779,214343
cmdline_parse_token_num_t cmd_2tuple_filter_priority_value 6782,214487
cmdline_parse_token_string_t cmd_2tuple_filter_queue 6785,214632
cmdline_parse_token_num_t cmd_2tuple_filter_queue_id 6788,214767
cmdline_parse_token_string_t cmd_2tuple_filter_index 6791,214901
cmdline_parse_token_num_t cmd_2tuple_filter_index_value 6794,215036
cmdline_parse_token_string_t cmd_2tuple_filter_add_filter 6797,215176
cmdline_parse_inst_t cmd_add_2tuple_filter 6800,215329
cmdline_parse_token_string_t cmd_2tuple_filter_remove_filter 6825,216138
cmdline_parse_inst_t cmd_remove_2tuple_filter 6828,216297
cmdline_parse_token_string_t cmd_2tuple_filter_get_filter 6840,216621
cmdline_parse_inst_t cmd_get_2tuple_filter 6843,216774
struct cmd_5tuple_filter_result 6857,217131
	cmdline_fixed_string_t filter;6858,217165
	uint8_t  port_id;6859,217197
	cmdline_fixed_string_t dst_ip;6860,217216
	cmdline_ipaddr_t dst_ip_value;6861,217248
	cmdline_fixed_string_t src_ip;6862,217280
	cmdline_ipaddr_t src_ip_value;6863,217312
	cmdline_fixed_string_t dst_port;6864,217344
	uint16_t dst_port_value;6865,217378
	cmdline_fixed_string_t src_port;6866,217404
	uint16_t src_port_value;6867,217438
	cmdline_fixed_string_t protocol;6868,217464
	uint8_t protocol_value;6869,217498
	cmdline_fixed_string_t mask;6870,217523
	uint8_t  mask_value;6871,217553
	cmdline_fixed_string_t flags;6872,217575
	uint8_t flags_value;6873,217606
	cmdline_fixed_string_t priority;6874,217628
	uint8_t  priority_value;6875,217662
	cmdline_fixed_string_t queue;6876,217688
	uint16_t  queue_id;6877,217719
	cmdline_fixed_string_t index;6878,217740
	uint16_t  index_value;6879,217771
cmd_5tuple_filter_parsed(6883,217811
cmdline_parse_token_num_t cmd_5tuple_filter_port_id 6940,219724
cmdline_parse_token_string_t cmd_5tuple_filter_dst_ip 6943,219855
cmdline_parse_token_ipaddr_t cmd_5tuple_filter_dst_ip_value 6946,219993
cmdline_parse_token_string_t cmd_5tuple_filter_src_ip 6949,220133
cmdline_parse_token_ipaddr_t cmd_5tuple_filter_src_ip_value 6952,220271
cmdline_parse_token_string_t cmd_5tuple_filter_dst_port 6955,220411
cmdline_parse_token_num_t cmd_5tuple_filter_dst_port_value 6958,220555
cmdline_parse_token_string_t cmd_5tuple_filter_src_port 6961,220701
cmdline_parse_token_num_t cmd_5tuple_filter_src_port_value 6964,220845
cmdline_parse_token_string_t cmd_5tuple_filter_protocol 6967,220991
cmdline_parse_token_num_t cmd_5tuple_filter_protocol_value 6970,221135
cmdline_parse_token_string_t cmd_5tuple_filter_mask 6973,221280
cmdline_parse_token_num_t cmd_5tuple_filter_mask_value 6976,221412
cmdline_parse_token_string_t cmd_5tuple_filter_flags 6979,221548
cmdline_parse_token_num_t cmd_5tuple_filter_flags_value 6982,221683
cmdline_parse_token_string_t cmd_5tuple_filter_priority 6985,221822
cmdline_parse_token_num_t cmd_5tuple_filter_priority_value 6988,221966
cmdline_parse_token_string_t cmd_5tuple_filter_queue 6991,222111
cmdline_parse_token_num_t cmd_5tuple_filter_queue_id 6994,222246
cmdline_parse_token_string_t cmd_5tuple_filter_index 6997,222380
cmdline_parse_token_num_t cmd_5tuple_filter_index_value 7000,222515
cmdline_parse_token_string_t cmd_5tuple_filter_add_filter 7004,222656
cmdline_parse_inst_t cmd_add_5tuple_filter 7007,222810
cmdline_parse_token_string_t cmd_5tuple_filter_remove_filter 7038,223851
cmdline_parse_inst_t cmd_remove_5tuple_filter 7041,224010
cmdline_parse_token_string_t cmd_5tuple_filter_get_filter 7054,224335
cmdline_parse_inst_t cmd_get_5tuple_filter 7057,224488
struct cmd_flex_filter_result 7071,224843
	cmdline_fixed_string_t filter;7072,224875
	uint8_t port_id;7073,224907
	cmdline_fixed_string_t len;7074,224925
	uint8_t len_value;7075,224954
	cmdline_fixed_string_t bytes;7076,224974
	cmdline_fixed_string_t bytes_value;7077,225005
	cmdline_fixed_string_t mask;7078,225042
	cmdline_fixed_string_t mask_value;7079,225072
	cmdline_fixed_string_t priority;7080,225108
	uint8_t priority_value;7081,225142
	cmdline_fixed_string_t queue;7082,225167
	uint16_t queue_id;7083,225198
	cmdline_fixed_string_t index;7084,225218
	uint16_t index_value;7085,225249
static int xdigit2val(7088,225276
cmd_flex_filter_parsed(7101,225461
cmdline_parse_token_num_t cmd_flex_filter_port_id 7210,228320
cmdline_parse_token_string_t cmd_flex_filter_len 7213,228447
cmdline_parse_token_num_t cmd_flex_filter_len_value 7216,228572
cmdline_parse_token_string_t cmd_flex_filter_bytes 7219,228703
cmdline_parse_token_string_t cmd_flex_filter_bytes_value 7222,228834
cmdline_parse_token_string_t cmd_flex_filter_mask 7225,228974
cmdline_parse_token_string_t cmd_flex_filter_mask_value 7228,229102
cmdline_parse_token_string_t cmd_flex_filter_priority 7231,229240
cmdline_parse_token_num_t cmd_flex_filter_priority_value 7234,229380
cmdline_parse_token_string_t cmd_flex_filter_queue 7237,229521
cmdline_parse_token_num_t cmd_flex_filter_queue_id 7240,229652
cmdline_parse_token_string_t cmd_flex_filter_index 7243,229782
cmdline_parse_token_num_t cmd_flex_filter_index_value 7246,229913
cmdline_parse_token_string_t cmd_flex_filter_add_filter 7249,230049
cmdline_parse_inst_t cmd_add_flex_filter 7252,230196
cmdline_parse_token_string_t cmd_flex_filter_remove_filter 7275,230865
cmdline_parse_inst_t cmd_remove_flex_filter 7278,231018
cmdline_parse_token_string_t cmd_flex_filter_get_filter 7291,231329
cmdline_parse_inst_t cmd_get_flex_filter 7294,231476
cmdline_parse_ctx_t main_ctx[main_ctx7310,231893
prompt(7437,237655
cmd_reconfig_device_queue(7453,237902
bypass_is_supported(7478,238633

app/test-pmd/txonly.c,526
#define UDP_SRC_PORT 76,2576
#define UDP_DST_PORT 77,2602
#define IP_SRC_ADDR 79,2629
#define IP_DST_ADDR 80,2693
#define IP_DEFTTL 82,2758
#define IP_VERSION 83,2803
#define IP_HDRLEN 84,2827
#define IP_VHL_DEF 85,2905
static struct ipv4_hdr  pkt_ip_hdr;87,2950
static struct udp_hdr pkt_udp_hdr;88,3029
tx_mbuf_alloc(91,3140
copy_buf_to_pkt_segs(101,3311
copy_buf_to_pkt(126,3901
setup_pkt_udp_ip_headers(136,4167
pkt_burst_transmit(195,5759
tx_only_begin(298,8668
struct fwd_engine tx_only_engine 308,8961

app/test-pmd/macfwd.c,74
pkt_burst_mac_forward(79,2665
struct fwd_engine mac_fwd_engine 141,4358

app/test-pmd/rxonly.c,195
#define MAX_PKT_RX_FLAGS 72,2490
static const char *pkt_rx_flag_names[pkt_rx_flag_names73,2518
print_ether_addr(90,2769
pkt_burst_receive(106,3145
struct fwd_engine rx_only_engine 190,5340

app/test-pmd/icmpecho.c,232
arp_op_name(69,2340
ip_proto_name(91,2774
ether_addr_to_hexa(239,7566
ipv4_addr_to_dot(251,7816
ether_addr_dump(262,8080
ipv4_addr_dump(273,8259
reply_to_icmp_echo_rqsts(288,8552
struct fwd_engine icmp_echo_engine 499,14602

app/test-pmd/testpmd.h,4574
#define _TESTPMD_H_35,1714
#define main 39,1833
#define RTE_PORT_ALL 43,1893
#define RTE_TEST_RX_DESC_MAX 45,1943
#define RTE_TEST_TX_DESC_MAX 46,1980
#define RTE_PORT_STOPPED 48,2018
#define RTE_PORT_STARTED 49,2062
#define RTE_PORT_CLOSED 50,2106
#define RTE_PORT_HANDLING 51,2150
#define DEFAULT_MBUF_DATA_SIZE 57,2324
#define RTE_MAX_SEGS_PER_PKT 63,2536
#define MAX_PKT_BURST 65,2616
#define DEF_PKT_BURST 66,2642
#define DEF_MBUF_CACHE 68,2668
#define CACHE_LINE_SIZE_ROUNDUP(70,2696
#define NUMA_NO_CONFIG 73,2807
#define UMA_NO_CONFIG 74,2835
typedef uint8_t  lcoreid_t;76,2864
typedef uint8_t  portid_t;77,2892
typedef uint16_t queueid_t;78,2919
typedef uint16_t streamid_t;79,2947
#define MAX_QUEUE_ID 81,2977
	PORT_TOPOLOGY_PAIRED,84,3043
	PORT_TOPOLOGY_CHAINED,85,3066
	PORT_TOPOLOGY_LOOP,86,3090
struct pkt_burst_stats 94,3283
	unsigned int pkt_burst_spread[pkt_burst_spread95,3308
struct fwd_stream 103,3491
	portid_t   rx_port;105,3535
	queueid_t  rx_queue;106,3600
	portid_t   tx_port;107,3661
	queueid_t  tx_queue;108,3728
	streamid_t peer_addr;109,3794
	unsigned int rx_packets;112,3896
	unsigned int tx_packets;113,3948
	unsigned int fwd_dropped;114,4012
	unsigned int rx_bad_ip_csum 115,4078
	unsigned int rx_bad_l4_csum 116,4154
	uint64_t     core_cycles;118,4269
	struct pkt_burst_stats rx_burst_stats;121,4380
	struct pkt_burst_stats tx_burst_stats;122,4420
struct rte_port 135,4755
	struct rte_eth_dev_info dev_info;136,4773
	struct rte_eth_conf     dev_conf;137,4841
	struct ether_addr       eth_addr;138,4906
	struct rte_eth_stats    stats;139,4973
	uint64_t                tx_dropped;140,5039
	struct fwd_stream       *rx_stream;rx_stream141,5112
	struct fwd_stream       *tx_stream;tx_stream142,5183
	unsigned int            socket_id;143,5254
	uint16_t                tx_ol_flags;144,5316
	uint16_t                tx_vlan_id;145,5390
	void                    *fwd_ctx;fwd_ctx146,5463
	uint64_t                rx_bad_ip_csum;147,5532
	uint64_t                rx_bad_l4_csum;148,5611
	uint8_t                 tx_queue_stats_mapping_enabled;149,5689
	uint8_t                 rx_queue_stats_mapping_enabled;150,5746
	volatile uint16_t        port_status;151,5803
	uint8_t                 need_reconfig;152,5873
	uint8_t                 need_reconfig_queues;153,5953
	uint8_t                 rss_flag;154,6041
	uint8_t			dcb_flag;155,6104
	struct rte_eth_rxconf   rx_conf;156,6146
	struct rte_eth_txconf   tx_conf;157,6208
struct fwd_lcore 167,6569
	struct rte_mempool *mbp;mbp168,6588
	streamid_t stream_idx;169,6656
	streamid_t stream_nb;170,6727
	lcoreid_t  cpuid_idx;171,6796
	queueid_t  tx_queue;172,6868
	volatile char stopped;173,6937
typedef void (*port_fwd_begin_t)port_fwd_begin_t191,7536
typedef void (*port_fwd_end_t)port_fwd_end_t192,7583
typedef void (*packet_fwd_t)packet_fwd_t193,7628
struct fwd_engine 195,7682
	const char       *fwd_mode_name;fwd_mode_name196,7702
	port_fwd_begin_t port_fwd_begin;197,7766
	port_fwd_end_t   port_fwd_end;198,7839
	packet_fwd_t     packet_fwd;199,7912
struct fwd_config 221,8542
	struct fwd_engine *fwd_eng;fwd_eng222,8562
	streamid_t nb_fwd_streams;223,8623
	lcoreid_t  nb_fwd_lcores;224,8695
	portid_t   nb_fwd_ports;225,8764
enum dcb_mode_enable231,8855
	DCB_VT_ENABLED,233,8878
	DCB_ENABLED234,8895
struct dcb_config 240,8946
	enum dcb_mode_enable dcb_mode;241,8966
	uint8_t vt_en;242,8998
	enum rte_eth_nb_tcs num_tcs;243,9014
	uint8_t pfc_en;244,9044
enum dcb_queue_mapping_mode 250,9132
	DCB_VT_Q_MAPPING 251,9162
	DCB_4_TCS_Q_MAPPING,252,9185
	DCB_8_TCS_Q_MAPPING253,9207
#define MAX_TX_QUEUE_STATS_MAPPINGS 256,9232
#define MAX_RX_QUEUE_STATS_MAPPINGS 257,9314
struct queue_stats_mappings 259,9398
	uint8_t port_id;260,9428
	uint16_t queue_id;261,9446
	uint8_t stats_counter_id;262,9466
} __rte_cache_aligned;263,9493
#define MAX_SOCKET 290,10645
uint8_t port_numa[port_numa296,10794
uint8_t rxring_numa[rxring_numa302,10920
uint8_t txring_numa[txring_numa308,11048
#define TXONLY_DEF_PACKET_LEN 358,12513
lcore_num(380,13403
current_fwd_lcore(392,13647
mbuf_poolname_build(399,13745
mbuf_pool_find(405,13920
port_pci_reg_read(417,14203
#define port_id_pci_reg_read(429,14470
port_pci_reg_write(433,14584
#define port_id_pci_reg_write(443,14836
#define RTE_BE_TO_CPU_16(556,19656
#define RTE_CPU_TO_BE_16(557,19719
#define RTE_BE_TO_CPU_16(560,19811
#define RTE_CPU_TO_BE_16(561,19856
#define RTE_BE_TO_CPU_16(563,19908
#define RTE_CPU_TO_BE_16(565,20003

app/test-pmd/csumonly.c,777
#define IP_DEFTTL 78,2605
#define IP_VERSION 79,2650
#define IP_HDRLEN 80,2674
#define IP_VHL_DEF 81,2752
get_16b_sum(84,2820
get_ipv4_cksum(106,3195
get_ipv4_psd_sum 115,3403
	union ipv4_psd_header 118,3496
			uint32_t src_addr;120,3532
			uint32_t dst_addr;121,3587
			uint8_t  zero;122,3650
			uint8_t  proto;123,3684
			uint16_t len;124,3730
		uint16_t u16_arr[u16_arr126,3802
get_ipv6_psd_sum 139,4181
	union ipv6_psd_header 142,4274
			uint8_t src_addr[src_addr144,4310
			uint8_t dst_addr[dst_addr145,4368
			uint32_t len;146,4434
			uint32_t proto;147,4476
		uint16_t u16_arr[u16_arr150,4580
get_ipv4_udptcp_checksum(162,4942
get_ipv6_udptcp_checksum(181,5379
pkt_burst_checksum_forward(205,5930
struct fwd_engine csum_fwd_engine 461,13030

app/test-pmd/flowgen.c,540
static unsigned cfg_n_flows	77,2597
static unsigned cfg_pkt_size	78,2633
static uint32_t cfg_ip_src	79,2669
static uint32_t cfg_ip_dst	80,2719
static uint16_t cfg_udp_src	81,2769
static uint16_t cfg_udp_dst	82,2805
static struct ether_addr cfg_ether_src	83,2841
static struct ether_addr cfg_ether_dst	85,2925
#define IP_DEFTTL 88,3010
#define IP_VERSION 89,3055
#define IP_HDRLEN 90,3079
#define IP_VHL_DEF 91,3157
tx_mbuf_alloc(94,3234
ip_sum(105,3417
pkt_burst_flow_gen(131,3937
struct fwd_engine flow_gen_engine 242,7162

app/test-pmd/config.c,3082
print_ethaddr(100,4050
nic_stats_display(112,4453
nic_stats_clear(192,7407
nic_stats_mapping_display(204,7646
port_infos_display(252,9089
port_id_is_invalid(315,11123
vlan_id_is_invalid(324,11297
port_reg_off_is_invalid(333,11453
reg_bit_pos_is_invalid(354,11990
#define display_port_and_reg_off(362,12141
display_port_reg_value(366,12285
port_reg_bit_display(373,12485
port_reg_bit_field_display(390,12910
port_reg_display(420,13692
port_reg_bit_set(433,13974
port_reg_bit_field_set(458,14563
port_reg_set(498,15593
port_mtu_set(509,15869
rx_queue_id_is_invalid(525,16151
tx_queue_id_is_invalid(534,16325
rx_desc_id_is_invalid(543,16499
tx_desc_id_is_invalid(553,16693
ring_dma_zone_lookup(563,16910
union igb_ring_dword 578,17382
	uint64_t dword;579,17405
		uint32_t hi;581,17432
		uint32_t lo;582,17447
	} words;583,17462
struct igb_ring_desc_32_bytes 586,17476
	union igb_ring_dword lo_dword;587,17508
	union igb_ring_dword hi_dword;588,17540
	union igb_ring_dword resv1;589,17572
	union igb_ring_dword resv2;590,17601
struct igb_ring_desc_16_bytes 593,17634
	union igb_ring_dword lo_dword;594,17666
	union igb_ring_dword hi_dword;595,17698
ring_rxd_display_dword(599,17746
ring_rx_descriptor_display(606,17905
ring_tx_descriptor_display(645,19032
rx_ring_desc_display(661,19565
tx_ring_desc_display(678,19963
fwd_lcores_config_display(695,20352
rxtx_config_display(705,20559
port_rss_reta_info(731,21618
port_rss_hash_conf_show(769,22552
port_rss_hash_key_update(830,23932
setup_fwd_config_of_each_lcore(861,24575
simple_fwd_config_setup(901,25576
rss_fwd_config_setup(972,28051
dcb_rxq_2_txq_mapping(1040,29692
dcb_fwd_config_setup(1094,31135
icmp_echo_config_setup(1147,32482
fwd_config_setup(1202,34097
pkt_fwd_config_display(1220,34430
fwd_config_display(1260,35768
set_fwd_lcores_list(1271,35997
set_fwd_lcores_mask(1311,36996
set_fwd_lcores_number(1331,37369
set_fwd_ports_list(1345,37739
set_fwd_ports_mask(1378,38490
set_fwd_ports_number(1398,38845
set_nb_pkt_per_burst(1412,39203
set_tx_pkt_segments(1426,39551
list_pkt_forwarding_modes(1467,40698
set_pkt_forwarding_mode(1486,41097
set_verbose_level(1505,41497
vlan_extend_set(1513,41683
rx_vlan_strip_set(1535,42144
rx_vlan_strip_set_on_queue(1557,42604
rx_vlan_filter_set(1571,42955
rx_vft_set(1593,43419
rx_vlan_all_filter_set(1610,43796
vlan_tpid_set(1621,44001
tx_vlan_set(1637,44307
tx_vlan_reset(1648,44539
tx_vlan_pvid_set(1656,44674
set_qmap(1665,44840
tx_cksum_set(1717,46570
fdir_add_signature_filter(1728,46903
fdir_update_signature_filter(1746,47299
fdir_remove_signature_filter(1764,47703
fdir_get_infos(1782,48070
fdir_add_perfect_filter(1809,48987
fdir_update_perfect_filter(1827,49420
fdir_remove_perfect_filter(1845,49868
fdir_set_masks(1863,50268
set_vf_traffic(1879,50586
set_vf_rx_vlan(1901,51071
set_queue_rate_limit(1917,51459
set_vf_rate_limit(1939,52004
get_ethertype_filter(1964,52580
get_syn_filter(1991,53268
get_2tuple_filter(2012,53733
get_5tuple_filter(2041,54539
get_flex_filter(2078,55742

app/test-pmd/ieee1588fwd.c,3965
struct ptpv2_msg 76,2584
	uint8_t msg_id;77,2603
	uint8_t version;78,2620
	uint8_t unused[unused79,2659
#define PTP_SYNC_MESSAGE 81,2683
#define PTP_DELAY_REQ_MESSAGE 82,2727
#define PTP_PATH_DELAY_REQ_MESSAGE 83,2771
#define PTP_PATH_DELAY_RESP_MESSAGE 84,2815
#define PTP_FOLLOWUP_MESSAGE 85,2859
#define PTP_DELAY_RESP_MESSAGE 86,2903
#define PTP_PATH_DELAY_FOLLOWUP_MESSAGE 87,2947
#define PTP_ANNOUNCE_MESSAGE 88,2991
#define PTP_SIGNALLING_MESSAGE 89,3035
#define PTP_MANAGEMENT_MESSAGE 90,3079
#define IGBE_82576_ETQF(115,4027
#define IGBE_82576_ETQF_FILTER_ENABLE 116,4076
#define IGBE_82576_ETQF_1588_TIMESTAMP 117,4125
#define IGBE_82576_TSYNCRXCTL 119,4175
#define IGBE_82576_TSYNCRXCTL_RXTS_ENABLE 120,4214
#define IGBE_82576_RXSTMPL 122,4266
#define IGBE_82576_RXSTMPH 123,4305
#define IGBE_82576_RXSATRL 124,4344
#define IGBE_82576_RXSATRH 125,4383
#define IGBE_82576_TSYNCTXCTL 126,4422
#define IGBE_82576_TSYNCTXCTL_TXTS_ENABLE 127,4461
#define IGBE_82576_TXSTMPL 129,4513
#define IGBE_82576_TXSTMPH 130,4552
#define IGBE_82576_SYSTIML 131,4591
#define IGBE_82576_SYSTIMH 132,4630
#define IGBE_82576_TIMINCA 133,4669
#define IGBE_82576_TIMADJL 134,4708
#define IGBE_82576_TIMADJH 135,4747
#define IGBE_82576_TSAUXC 136,4786
#define IGBE_82576_TRGTTIML0 137,4825
#define IGBE_82576_TRGTTIMH0 138,4864
#define IGBE_82576_TRGTTIML1 139,4903
#define IGBE_82576_TRGTTIMH1 140,4942
#define IGBE_82576_AUXSTMPL0 141,4981
#define IGBE_82576_AUXSTMPH0 142,5020
#define IGBE_82576_AUXSTMPL1 143,5059
#define IGBE_82576_AUXSTMPH1 144,5098
#define IGBE_82576_TSYNCRXCFG 145,5137
#define IGBE_82576_TSSDP 146,5176
#define IXGBE_82599_ETQF(151,5291
#define IXGBE_82599_ETQF_FILTER_ENABLE 152,5341
#define IXGBE_82599_ETQF_1588_TIMESTAMP 153,5391
#define IXGBE_82599_TSYNCRXCTL 155,5442
#define IXGBE_82599_TSYNCRXCTL_RXTS_ENABLE 156,5481
#define IXGBE_82599_RXSTMPL 158,5534
#define IXGBE_82599_RXSTMPH 159,5573
#define IXGBE_82599_RXSATRL 160,5612
#define IXGBE_82599_RXSATRH 161,5651
#define IXGBE_82599_RXMTRL 162,5690
#define IXGBE_82599_TSYNCTXCTL 163,5729
#define IXGBE_82599_TSYNCTXCTL_TXTS_ENABLE 164,5768
#define IXGBE_82599_TXSTMPL 166,5821
#define IXGBE_82599_TXSTMPH 167,5860
#define IXGBE_82599_SYSTIML 168,5899
#define IXGBE_82599_SYSTIMH 169,5938
#define IXGBE_82599_TIMINCA 170,5977
#define IXGBE_82599_TIMADJL 171,6016
#define IXGBE_82599_TIMADJH 172,6055
#define IXGBE_82599_TSAUXC 173,6094
#define IXGBE_82599_TRGTTIML0 174,6133
#define IXGBE_82599_TRGTTIMH0 175,6172
#define IXGBE_82599_TRGTTIML1 176,6211
#define IXGBE_82599_TRGTTIMH1 177,6250
#define IXGBE_82599_AUXSTMPL0 178,6289
#define IXGBE_82599_AUXSTMPH0 179,6328
#define IXGBE_82599_AUXSTMPL1 180,6367
#define IXGBE_82599_AUXSTMPH1 181,6406
#define ETQF_FILTER_1588_REG 186,6510
#define IEEE1588_TIMINCA_INIT 192,6636
typedef void (*ieee1588_start_t)ieee1588_start_t197,6763
typedef void (*ieee1588_stop_t)ieee1588_stop_t198,6842
typedef int  (*tmst_read_t)tmst_read_t199,6921
struct port_ieee1588_ops 201,7003
	ieee1588_start_t ieee1588_start;202,7030
	ieee1588_stop_t  ieee1588_stop;203,7064
	tmst_read_t      rx_tmst_read;204,7097
	tmst_read_t      tx_tmst_read;205,7129
igbe_82576_ieee1588_start(212,7220
igbe_82576_ieee1588_stop(247,8232
igbe_82576_rx_timestamp_read(292,9490
igbe_82576_tx_timestamp_read(324,10394
static struct port_ieee1588_ops igbe_82576_ieee1588_ops 340,10823
ixgbe_82599_ieee1588_start(351,11132
ixgbe_82599_ieee1588_stop(385,12105
ixgbe_82599_rx_timestamp_read(430,13372
ixgbe_82599_tx_timestamp_read(462,14281
static struct port_ieee1588_ops ixgbe_82599_ieee1588_ops 478,14714
port_ieee1588_rx_timestamp_check(486,14984
#define MAX_TX_TMST_WAIT_MICROSECS 501,15379
port_ieee1588_tx_timestamp_check(504,15455
ieee1588_packet_fwd(530,16193
port_ieee1588_fwd_begin(629,18865
port_ieee1588_fwd_end(642,19171
struct fwd_engine ieee1588_fwd_engine 650,19340

app/test-pmd/testpmd.c,4322
uint16_t verbose_level 82,2684
uint8_t interactive 85,2781
uint8_t auto_start 86,2806
uint8_t numa_support 95,3119
uint8_t socket_num 101,3279
uint8_t mp_anon 106,3402
struct ether_addr peer_eth_addrs[peer_eth_addrs114,3606
portid_t nb_peer_eth_addrs 115,3658
struct rte_port *ports;ports120,3728
portid_t nb_ports;121,3798
struct fwd_lcore **fwd_lcores;fwd_lcores122,3870
lcoreid_t nb_lcores;123,3939
lcoreid_t nb_cfg_lcores;130,4151
lcoreid_t nb_fwd_lcores;131,4220
portid_t  nb_cfg_ports;132,4289
portid_t  nb_fwd_ports;133,4350
unsigned int fwd_lcores_cpuids[fwd_lcores_cpuids135,4412
portid_t fwd_ports_ids[fwd_ports_ids136,4490
struct fwd_stream **fwd_streams;fwd_streams138,4570
streamid_t nb_fwd_streams;139,4643
struct fwd_engine * fwd_engines[fwd_engines144,4748
struct fwd_config cur_fwd_config;160,5026
struct fwd_engine *cur_fwd_eng cur_fwd_eng161,5060
uint16_t mbuf_data_size 163,5138
uint32_t param_total_num_mbufs 164,5218
uint16_t tx_pkt_length 170,5448
uint16_t tx_pkt_seg_lengths[tx_pkt_seg_lengths171,5526
uint8_t  tx_pkt_nb_segs 174,5607
uint16_t nb_pkt_per_burst 176,5682
uint16_t mb_mempool_cache 177,5762
uint8_t dcb_config 180,5918
uint8_t dcb_test 183,5986
enum dcb_queue_mapping_mode dcb_q_mapping 186,6051
queueid_t nb_rxq 191,6161
queueid_t nb_txq 192,6221
#define RTE_TEST_RX_DESC_DEFAULT 197,6339
#define RTE_TEST_TX_DESC_DEFAULT 198,6376
uint16_t nb_rxd 199,6413
uint16_t nb_txd 200,6491
#define RX_PTHRESH 205,6639
#define RX_HTHRESH 206,6717
#define RX_WTHRESH 207,6791
#define TX_PTHRESH 209,6872
#define TX_HTHRESH 210,6951
#define TX_WTHRESH 211,7025
struct rte_eth_thresh rx_thresh 213,7106
struct rte_eth_thresh tx_thresh 219,7218
uint16_t rx_free_thresh 228,7381
uint8_t rx_drop_en 233,7509
uint16_t tx_free_thresh 238,7635
uint16_t tx_rs_thresh 243,7744
uint32_t txq_flags 248,7846
uint64_t rss_hf 253,7943
uint16_t port_topology 258,8037
uint8_t no_flush_rx 263,8190
uint8_t no_link_check 268,8308
uint32_t bypass_timeout 276,8470
struct rte_eth_rxmode rx_mode 283,8566
struct rte_fdir_conf fdir_conf 295,9095
volatile int test_done 303,9278
struct queue_stats_mappings tx_queue_stats_mappings_array[tx_queue_stats_mappings_array305,9351
struct queue_stats_mappings rx_queue_stats_mappings_array[rx_queue_stats_mappings_array306,9439
struct queue_stats_mappings *tx_queue_stats_mappings tx_queue_stats_mappings308,9528
struct queue_stats_mappings *rx_queue_stats_mappings rx_queue_stats_mappings309,9614
uint16_t nb_tx_queue_stats_mappings 311,9701
uint16_t nb_rx_queue_stats_mappings 312,9742
set_default_fwd_lcores_config(328,10176
set_def_peer_eth_addrs(347,10530
set_default_fwd_ports_config(358,10734
set_def_fwd_config(370,10926
struct mbuf_ctor_arg 380,11113
	uint16_t seg_buf_offset;381,11136
	uint16_t seg_buf_size;382,11210
struct mbuf_pool_ctor_arg 385,11278
	uint16_t seg_buf_size;386,11306
testpmd_mbuf_ctor(390,11384
testpmd_mbuf_pool_ctor(416,12149
mbuf_pool_create(434,12736
check_socket_id(492,14637
init_config(509,15027
reconfig(630,18197
init_fwd_streams(655,18716
pkt_burst_stats_display(731,20725
fwd_port_stats_display(785,22396
fwd_stream_stats_display(886,26133
flush_fwd_rx_queues(915,27084
run_pkt_fwd_on_lcore(942,27691
start_pkt_forward_on_core(957,27999
run_one_txonly_burst_on_core(969,28327
launch_packet_forwarding(987,28751
start_packet_forwarding(1016,29497
stop_packet_forwarding(1100,31767
dev_set_link_up(1244,36240
dev_set_link_down(1251,36363
all_ports_started(1258,36498
start_port(1275,36785
stop_port(1429,40893
close_port(1468,41714
all_ports_stopped(1502,42366
pmd_test_exit(1517,42570
typedef void (*cmd_func_t)cmd_func_t1530,42789
struct pmd_test_command 1531,42823
	const char *cmd_name;cmd_name1532,42849
	cmd_func_t cmd_func;1533,42872
#define PMD_TEST_CMD_NB 1536,42898
check_all_ports_link_status(1540,43063
#define CHECK_INTERVAL 1542,43131
#define MAX_CHECK_TIME 1543,43170
set_tx_queue_stats_mapping_registers(1592,44457
set_rx_queue_stats_mapping_registers(1615,45057
map_port_queue_stats_mapping_registers(1638,45658
init_port_config(1670,46467
const uint16_t vlan_tags[vlan_tags1712,47672
get_eth_dcb_conf(1720,47853
init_port_dcb_config(1797,50559
#define main 1843,51785
main(1847,51816

app/test-pmd/parameters.c,809
usage(85,2729
init_peer_eth_addrs(209,9013
parse_fwd_coremask(243,9731
parse_fwd_portmask(262,10255
parse_queue_stats_mapping_config(278,10594
	enum fieldnames 283,10714
		FLD_PORT 284,10733
		FLD_QUEUE,285,10749
		FLD_STATS_COUNTER,286,10762
		_NUM_FLD287,10783
parse_portnuma_config(364,13232
	enum fieldnames 371,13376
		FLD_PORT 372,13395
		FLD_SOCKET,373,13411
		_NUM_FLD374,13425
parse_ringnuma_config(416,14375
	enum fieldnames 423,14529
		FLD_PORT 424,14548
		FLD_FLAG,425,14564
		FLD_SOCKET,426,14576
		_NUM_FLD427,14590
	#define RX_RING_ONLY 431,14665
	#define TX_RING_ONLY 432,14691
	#define RXTX_RING 433,14717
parse_item_list(494,16174
launch_args_parse(540,17059
	enum { TX,545,17146
	enum { TX, RX 545,17146
#define SHORTOPTS 609,19066
#define SHORTOPTS 611,19094

app/test-pmd/mempool_anon.c,180
#define	PAGEMAP_FNAME	46,1883
#define	PAGEMAP_PFN_BITS	52,2025
#define	PAGEMAP_PFN_MASK	53,2053
get_phys_map(57,2135
mempool_anon_create(86,2750
mempool_anon_create(187,5205

app/test-pmd/macswap.c,72
pkt_burst_mac_swap(78,2625
struct fwd_engine mac_swap_engine 143,4382

app/test-pmd/mempool_osdep.h,34
#define _MEMPOOL_OSDEP_H_35,1720

app/test-pmd/iofwd.c,72
pkt_burst_io_forward(79,2671
struct fwd_engine io_fwd_engine 124,3798

app/test-pmd/macfwd-retry.c,229
#define BURST_TX_WAIT_US 73,2510
#define BURST_TX_RETRIES 74,2538
uint32_t burst_tx_delay_time 80,2664
uint32_t burst_tx_retry_num 81,2713
pkt_burst_mac_retry_forward(89,2967
struct fwd_engine mac_retry_fwd_engine 160,4764

app/dump_cfg/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

app/dump_cfg/main.c,14
MAIN(59,2180

app/test-pmd-jitter/cmdline.c,70829
struct cmd_help_brief_result 100,3162
	cmdline_fixed_string_t help;101,3193
static void cmd_help_brief_parsed(104,3227
cmdline_parse_token_string_t cmd_help_brief_help 125,3993
cmdline_parse_inst_t cmd_help_brief 128,4116
struct cmd_help_long_result 139,4334
	cmdline_fixed_string_t help;140,4364
	cmdline_fixed_string_t section;141,4394
static void cmd_help_long_parsed(144,4431
cmdline_parse_token_string_t cmd_help_long_help 662,20776
cmdline_parse_token_string_t cmd_help_long_section 665,20897
cmdline_parse_inst_t cmd_help_long 670,21087
struct cmd_operate_port_result 683,21331
	cmdline_fixed_string_t keyword;684,21364
	cmdline_fixed_string_t name;685,21397
	cmdline_fixed_string_t value;686,21427
static void cmd_operate_port_parsed(689,21462
cmdline_parse_token_string_t cmd_operate_port_all_cmd 705,21900
cmdline_parse_token_string_t cmd_operate_port_all_port 708,22040
cmdline_parse_token_string_t cmd_operate_port_all_all 711,22188
cmdline_parse_inst_t cmd_operate_port 714,22318
struct cmd_operate_specific_port_result 727,22662
	cmdline_fixed_string_t keyword;728,22704
	cmdline_fixed_string_t name;729,22737
	uint8_t value;730,22767
static void cmd_operate_specific_port_parsed(733,22787
cmdline_parse_token_string_t cmd_operate_specific_port_cmd 749,23236
cmdline_parse_token_string_t cmd_operate_specific_port_port 752,23389
cmdline_parse_token_num_t cmd_operate_specific_port_id 755,23551
cmdline_parse_inst_t cmd_operate_specific_port 759,23695
struct cmd_config_speed_all 772,24065
	cmdline_fixed_string_t port;773,24095
	cmdline_fixed_string_t keyword;774,24125
	cmdline_fixed_string_t all;775,24158
	cmdline_fixed_string_t item1;776,24187
	cmdline_fixed_string_t item2;777,24218
	cmdline_fixed_string_t value1;778,24249
	cmdline_fixed_string_t value2;779,24281
cmd_config_speed_all_parsed(783,24329
cmdline_parse_token_string_t cmd_config_speed_all_port 831,25600
cmdline_parse_token_string_t cmd_config_speed_all_keyword 833,25727
cmdline_parse_token_string_t cmd_config_speed_all_all 836,25869
cmdline_parse_token_string_t cmd_config_speed_all_item1 838,25993
cmdline_parse_token_string_t cmd_config_speed_all_value1 840,26123
cmdline_parse_token_string_t cmd_config_speed_all_item2 843,26278
cmdline_parse_token_string_t cmd_config_speed_all_value2 845,26409
cmdline_parse_inst_t cmd_config_speed_all 849,26557
struct cmd_config_speed_specific 867,27097
	cmdline_fixed_string_t port;868,27132
	cmdline_fixed_string_t keyword;869,27162
	uint8_t id;870,27195
	cmdline_fixed_string_t item1;871,27208
	cmdline_fixed_string_t item2;872,27239
	cmdline_fixed_string_t value1;873,27270
	cmdline_fixed_string_t value2;874,27302
cmd_config_speed_specific_parsed(878,27350
cmdline_parse_token_string_t cmd_config_speed_specific_port 929,28690
cmdline_parse_token_string_t cmd_config_speed_specific_keyword 932,28835
cmdline_parse_token_num_t cmd_config_speed_specific_id 935,28988
cmdline_parse_token_string_t cmd_config_speed_specific_item1 937,29114
cmdline_parse_token_string_t cmd_config_speed_specific_value1 940,29262
cmdline_parse_token_string_t cmd_config_speed_specific_item2 943,29427
cmdline_parse_token_string_t cmd_config_speed_specific_value2 946,29576
cmdline_parse_inst_t cmd_config_speed_specific 950,29735
struct cmd_config_rx_tx 968,30310
	cmdline_fixed_string_t port;969,30336
	cmdline_fixed_string_t keyword;970,30366
	cmdline_fixed_string_t all;971,30399
	cmdline_fixed_string_t name;972,30428
	uint16_t value;973,30458
cmd_config_rx_tx_parsed(977,30491
cmdline_parse_token_string_t cmd_config_rx_tx_port 1026,31673
cmdline_parse_token_string_t cmd_config_rx_tx_keyword 1028,31792
cmdline_parse_token_string_t cmd_config_rx_tx_all 1030,31919
cmdline_parse_token_string_t cmd_config_rx_tx_name 1032,32035
cmdline_parse_token_num_t cmd_config_rx_tx_value 1035,32171
cmdline_parse_inst_t cmd_config_rx_tx 1038,32287
struct cmd_config_max_pkt_len_result 1053,32670
	cmdline_fixed_string_t port;1054,32709
	cmdline_fixed_string_t keyword;1055,32739
	cmdline_fixed_string_t all;1056,32772
	cmdline_fixed_string_t name;1057,32801
	uint32_t value;1058,32831
cmd_config_max_pkt_len_parsed(1062,32864
cmdline_parse_token_string_t cmd_config_max_pkt_len_port 1097,33641
cmdline_parse_token_string_t cmd_config_max_pkt_len_keyword 1100,33787
cmdline_parse_token_string_t cmd_config_max_pkt_len_all 1103,33941
cmdline_parse_token_string_t cmd_config_max_pkt_len_name 1106,34084
cmdline_parse_token_num_t cmd_config_max_pkt_len_value 1109,34237
cmdline_parse_inst_t cmd_config_max_pkt_len 1113,34380
struct cmd_config_mtu_result 1128,34795
	cmdline_fixed_string_t port;1129,34826
	cmdline_fixed_string_t keyword;1130,34856
	cmdline_fixed_string_t mtu;1131,34889
	uint8_t port_id;1132,34918
	uint16_t value;1133,34936
cmd_config_mtu_parsed(1137,34969
cmdline_parse_token_string_t cmd_config_mtu_port 1150,35312
cmdline_parse_token_string_t cmd_config_mtu_keyword 1153,35439
cmdline_parse_token_string_t cmd_config_mtu_mtu 1156,35574
cmdline_parse_token_num_t cmd_config_mtu_port_id 1159,35702
cmdline_parse_token_num_t cmd_config_mtu_value 1161,35823
cmdline_parse_inst_t cmd_config_mtu 1164,35942
struct cmd_config_rx_mode_flag 1179,36291
	cmdline_fixed_string_t port;1180,36324
	cmdline_fixed_string_t keyword;1181,36354
	cmdline_fixed_string_t all;1182,36387
	cmdline_fixed_string_t name;1183,36416
	cmdline_fixed_string_t value;1184,36446
cmd_config_rx_mode_flag_parsed(1188,36493
cmdline_parse_token_string_t cmd_config_rx_mode_flag_port 1249,37896
cmdline_parse_token_string_t cmd_config_rx_mode_flag_keyword 1251,38029
cmdline_parse_token_string_t cmd_config_rx_mode_flag_all 1254,38178
cmdline_parse_token_string_t cmd_config_rx_mode_flag_name 1256,38308
cmdline_parse_token_string_t cmd_config_rx_mode_flag_value 1259,38468
cmdline_parse_inst_t cmd_config_rx_mode_flag 1263,38613
struct cmd_config_rss 1278,39046
	cmdline_fixed_string_t port;1279,39070
	cmdline_fixed_string_t keyword;1280,39100
	cmdline_fixed_string_t all;1281,39133
	cmdline_fixed_string_t name;1282,39162
	cmdline_fixed_string_t value;1283,39192
cmd_config_rss_parsed(1287,39239
cmdline_parse_token_string_t cmd_config_rss_port 1310,39831
cmdline_parse_token_string_t cmd_config_rss_keyword 1312,39946
cmdline_parse_token_string_t cmd_config_rss_all 1314,40069
cmdline_parse_token_string_t cmd_config_rss_name 1316,40181
cmdline_parse_token_string_t cmd_config_rss_value 1318,40295
cmdline_parse_inst_t cmd_config_rss 1321,40420
struct cmd_config_rss_hash_key 1336,40781
	cmdline_fixed_string_t port;1337,40814
	cmdline_fixed_string_t config;1338,40844
	uint8_t port_id;1339,40876
	cmdline_fixed_string_t rss_hash_key;1340,40894
	cmdline_fixed_string_t key;1341,40932
#define RSS_HASH_KEY_LENGTH 1344,40965
hexa_digit_to_value(1346,41011
parse_and_check_key_hexa_digit(1359,41386
cmd_config_rss_hash_key_parsed(1371,41659
cmdline_parse_token_string_t cmd_config_rss_hash_key_port 1401,42615
cmdline_parse_token_string_t cmd_config_rss_hash_key_config 1403,42748
cmdline_parse_token_num_t cmd_config_rss_hash_key_port_id 1406,42892
cmdline_parse_token_string_t cmd_config_rss_hash_key_rss_hash_key 1408,43024
cmdline_parse_token_string_t cmd_config_rss_hash_key_value 1411,43186
cmdline_parse_inst_t cmd_config_rss_hash_key 1414,43318
struct cmd_config_rss_reta 1429,43759
	cmdline_fixed_string_t port;1430,43788
	cmdline_fixed_string_t keyword;1431,43818
	uint8_t port_id;1432,43851
	cmdline_fixed_string_t name;1433,43869
	cmdline_fixed_string_t list_name;1434,43899
	cmdline_fixed_string_t list_of_items;1435,43934
parse_reta_config(1439,43988
	enum fieldnames 1448,44178
		FLD_HASH_INDEX 1449,44197
		FLD_QUEUE,1450,44219
		_NUM_FLD1451,44232
cmd_set_rss_reta_parsed(1495,45226
cmdline_parse_token_string_t cmd_config_rss_reta_port 1515,45844
cmdline_parse_token_string_t cmd_config_rss_reta_keyword 1517,45969
cmdline_parse_token_num_t cmd_config_rss_reta_port_id 1519,46102
cmdline_parse_token_string_t cmd_config_rss_reta_name 1521,46226
cmdline_parse_token_string_t cmd_config_rss_reta_list_name 1523,46350
cmdline_parse_token_string_t cmd_config_rss_reta_list_of_items 1525,46485
cmdline_parse_inst_t cmd_config_rss_reta 1528,46666
struct cmd_showport_reta 1544,47129
	cmdline_fixed_string_t show;1545,47156
	cmdline_fixed_string_t port;1546,47186
	uint8_t port_id;1547,47216
	cmdline_fixed_string_t rss;1548,47234
	cmdline_fixed_string_t reta;1549,47263
	uint64_t mask_lo;1550,47293
	uint64_t mask_hi;1551,47312
static void cmd_showport_reta_parsed(1554,47335
cmdline_parse_token_string_t cmd_showport_reta_show 1572,47813
cmdline_parse_token_string_t cmd_showport_reta_port 1574,47942
cmdline_parse_token_num_t cmd_showport_reta_port_id 1576,48071
cmdline_parse_token_string_t cmd_showport_reta_rss 1578,48198
cmdline_parse_token_string_t cmd_showport_reta_reta 1580,48323
cmdline_parse_token_num_t cmd_showport_reta_mask_lo 1582,48451
cmdline_parse_token_num_t cmd_showport_reta_mask_hi 1584,48577
cmdline_parse_inst_t cmd_showport_reta 1587,48697
struct cmd_showport_rss_hash 1605,49220
	cmdline_fixed_string_t show;1606,49251
	cmdline_fixed_string_t port;1607,49281
	uint8_t port_id;1608,49311
	cmdline_fixed_string_t rss_hash;1609,49329
	cmdline_fixed_string_t key;1610,49363
static void cmd_showport_rss_hash_parsed(1613,49420
cmdline_parse_token_string_t cmd_showport_rss_hash_show 1622,49674
cmdline_parse_token_string_t cmd_showport_rss_hash_port 1624,49803
cmdline_parse_token_num_t cmd_showport_rss_hash_port_id 1626,49932
cmdline_parse_token_string_t cmd_showport_rss_hash_rss_hash 1628,50060
cmdline_parse_token_string_t cmd_showport_rss_hash_rss_key 1631,50206
cmdline_parse_inst_t cmd_showport_rss_hash 1634,50337
cmdline_parse_inst_t cmd_showport_rss_hash_key 1647,50684
struct cmd_config_dcb 1662,51114
	cmdline_fixed_string_t port;1663,51138
	cmdline_fixed_string_t config;1664,51168
	uint8_t port_id;1665,51200
	cmdline_fixed_string_t dcb;1666,51218
	cmdline_fixed_string_t vt;1667,51247
	cmdline_fixed_string_t vt_en;1668,51275
	uint8_t num_tcs;1669,51306
	cmdline_fixed_string_t pfc;1670,51324
	cmdline_fixed_string_t pfc_en;1671,51353
cmd_config_dcb_parsed(1675,51401
cmdline_parse_token_string_t cmd_config_dcb_port 1717,52489
cmdline_parse_token_string_t cmd_config_dcb_config 1719,52611
cmdline_parse_token_num_t cmd_config_dcb_port_id 1721,52739
cmdline_parse_token_string_t cmd_config_dcb_dcb 1723,52860
cmdline_parse_token_string_t cmd_config_dcb_vt 1725,52979
cmdline_parse_token_string_t cmd_config_dcb_vt_en 1727,53095
cmdline_parse_token_num_t cmd_config_dcb_num_tcs 1729,53221
cmdline_parse_token_string_t cmd_config_dcb_pfc=1731,53342
cmdline_parse_token_string_t cmd_config_dcb_pfc_en 1733,53460
cmdline_parse_inst_t cmd_config_dcb 1736,53589
struct cmd_config_burst 1755,54166
	cmdline_fixed_string_t port;1756,54192
	cmdline_fixed_string_t keyword;1757,54222
	cmdline_fixed_string_t all;1758,54255
	cmdline_fixed_string_t name;1759,54284
	uint16_t value;1760,54314
cmd_config_burst_parsed(1764,54347
cmdline_parse_token_string_t cmd_config_burst_port 1791,54941
cmdline_parse_token_string_t cmd_config_burst_keyword 1793,55060
cmdline_parse_token_string_t cmd_config_burst_all 1795,55187
cmdline_parse_token_string_t cmd_config_burst_name 1797,55303
cmdline_parse_token_num_t cmd_config_burst_value 1799,55423
cmdline_parse_inst_t cmd_config_burst 1802,55539
struct cmd_config_thresh 1817,55910
	cmdline_fixed_string_t port;1818,55937
	cmdline_fixed_string_t keyword;1819,55967
	cmdline_fixed_string_t all;1820,56000
	cmdline_fixed_string_t name;1821,56029
	uint8_t value;1822,56059
cmd_config_thresh_parsed(1826,56091
cmdline_parse_token_string_t cmd_config_thresh_port 1859,56910
cmdline_parse_token_string_t cmd_config_thresh_keyword 1861,57031
cmdline_parse_token_string_t cmd_config_thresh_all 1863,57160
cmdline_parse_token_string_t cmd_config_thresh_name 1865,57278
cmdline_parse_token_num_t cmd_config_thresh_value 1868,57428
cmdline_parse_inst_t cmd_config_thresh 1871,57545
struct cmd_config_threshold 1886,57952
	cmdline_fixed_string_t port;1887,57982
	cmdline_fixed_string_t keyword;1888,58012
	cmdline_fixed_string_t all;1889,58045
	cmdline_fixed_string_t name;1890,58074
	uint16_t value;1891,58104
cmd_config_threshold_parsed(1895,58137
cmdline_parse_token_string_t cmd_config_threshold_port 1922,58747
cmdline_parse_token_string_t cmd_config_threshold_keyword 1924,58874
cmdline_parse_token_string_t cmd_config_threshold_all 1927,59017
cmdline_parse_token_string_t cmd_config_threshold_name 1929,59141
cmdline_parse_token_num_t cmd_config_threshold_value 1932,59291
cmdline_parse_inst_t cmd_config_threshold 1935,59415
struct cmd_stop_result 1950,59812
	cmdline_fixed_string_t stop;1951,59837
static void cmd_stop_parsed(1954,59871
cmdline_parse_token_string_t cmd_stop_stop 1961,60070
cmdline_parse_inst_t cmd_stop 1964,60181
parse_item_list(1977,60429
struct cmd_set_list_result 2040,61839
	cmdline_fixed_string_t cmd_keyword;2041,61868
	cmdline_fixed_string_t list_name;2042,61905
	cmdline_fixed_string_t list_of_items;2043,61940
static void cmd_set_list_parsed(2046,61983
		unsigned int lcorelist[lcorelist2052,62169
		unsigned int portlist[portlist2053,62210
cmdline_parse_token_string_t cmd_set_list_keyword 2075,62801
cmdline_parse_token_string_t cmd_set_list_name 2078,62933
cmdline_parse_token_string_t cmd_set_list_of_items 2081,63074
cmdline_parse_inst_t cmd_set_fwd_list 2085,63209
struct cmd_setmask_result 2099,63519
	cmdline_fixed_string_t set;2100,63547
	cmdline_fixed_string_t mask;2101,63576
	uint64_t hexavalue;2102,63606
static void cmd_set_mask_parsed(2105,63631
cmdline_parse_token_string_t cmd_setmask_set 2117,63983
cmdline_parse_token_string_t cmd_setmask_mask 2119,64096
cmdline_parse_token_num_t cmd_setmask_value 2122,64230
cmdline_parse_inst_t cmd_set_fwd_mask 2125,64347
struct cmd_set_result 2140,64679
	cmdline_fixed_string_t set;2141,64703
	cmdline_fixed_string_t what;2142,64732
	uint16_t value;2143,64762
static void cmd_set_parsed(2146,64783
cmdline_parse_token_string_t cmd_set_set 2161,65270
cmdline_parse_token_string_t cmd_set_what 2163,65375
cmdline_parse_token_num_t cmd_set_value 2166,65511
cmdline_parse_inst_t cmd_set_numbers 2169,65616
struct cmd_set_txpkts_result 2183,65905
	cmdline_fixed_string_t cmd_keyword;2184,65936
	cmdline_fixed_string_t txpkts;2185,65973
	cmdline_fixed_string_t seg_lengths;2186,66005
cmd_set_txpkts_parsed(2190,66058
cmdline_parse_token_string_t cmd_set_txpkts_keyword 2205,66501
cmdline_parse_token_string_t cmd_set_txpkts_name 2208,66637
cmdline_parse_token_string_t cmd_set_txpkts_lengths 2211,66768
cmdline_parse_inst_t cmd_set_txpkts 2215,66904
struct cmd_rx_vlan_filter_all_result 2228,67229
	cmdline_fixed_string_t rx_vlan;2229,67268
	cmdline_fixed_string_t what;2230,67301
	cmdline_fixed_string_t all;2231,67331
	uint8_t port_id;2232,67360
cmd_rx_vlan_filter_all_parsed(2236,67394
cmdline_parse_token_string_t cmd_rx_vlan_filter_all_rx_vlan 2248,67733
cmdline_parse_token_string_t cmd_rx_vlan_filter_all_what 2251,67885
cmdline_parse_token_string_t cmd_rx_vlan_filter_all_all 2254,68030
cmdline_parse_token_num_t cmd_rx_vlan_filter_all_portid 2257,68170
cmdline_parse_inst_t cmd_rx_vlan_filter_all 2261,68316
struct cmd_vlan_offload_result 2276,68752
	cmdline_fixed_string_t vlan;2277,68785
	cmdline_fixed_string_t set;2278,68815
	cmdline_fixed_string_t what;2279,68844
	cmdline_fixed_string_t on;2280,68874
	cmdline_fixed_string_t port_id;2281,68902
cmd_vlan_offload_parsed(2285,68951
cmdline_parse_token_string_t cmd_vlan_offload_vlan 2344,70197
cmdline_parse_token_string_t cmd_vlan_offload_set 2347,70328
cmdline_parse_token_string_t cmd_vlan_offload_what 2350,70456
cmdline_parse_token_string_t cmd_vlan_offload_on 2353,70607
cmdline_parse_token_string_t cmd_vlan_offload_portid 2356,70740
cmdline_parse_inst_t cmd_vlan_offload 2360,70879
struct cmd_vlan_tpid_result 2376,71341
	cmdline_fixed_string_t vlan;2377,71371
	cmdline_fixed_string_t set;2378,71401
	cmdline_fixed_string_t what;2379,71430
	uint16_t tp_id;2380,71460
	uint8_t port_id;2381,71477
cmd_vlan_tpid_parsed(2385,71511
cmdline_parse_token_string_t cmd_vlan_tpid_vlan 2394,71750
cmdline_parse_token_string_t cmd_vlan_tpid_set 2397,71875
cmdline_parse_token_string_t cmd_vlan_tpid_what 2400,71997
cmdline_parse_token_num_t cmd_vlan_tpid_tpid 2403,72122
cmdline_parse_token_num_t cmd_vlan_tpid_portid 2406,72246
cmdline_parse_inst_t cmd_vlan_tpid 2410,72374
struct cmd_rx_vlan_filter_result 2425,72784
	cmdline_fixed_string_t rx_vlan;2426,72819
	cmdline_fixed_string_t what;2427,72852
	uint16_t vlan_id;2428,72882
	uint8_t port_id;2429,72901
cmd_rx_vlan_filter_parsed(2433,72935
cmdline_parse_token_string_t cmd_rx_vlan_filter_rx_vlan 2445,73262
cmdline_parse_token_string_t cmd_rx_vlan_filter_what 2448,73406
cmdline_parse_token_num_t cmd_rx_vlan_filter_vlanid 2451,73543
cmdline_parse_token_num_t cmd_rx_vlan_filter_portid 2454,73681
cmdline_parse_inst_t cmd_rx_vlan_filter 2458,73819
struct cmd_tx_vlan_set_result 2473,74264
	cmdline_fixed_string_t tx_vlan;2474,74296
	cmdline_fixed_string_t set;2475,74329
	uint16_t vlan_id;2476,74358
	uint8_t port_id;2477,74377
cmd_tx_vlan_set_parsed(2481,74411
cmdline_parse_token_string_t cmd_tx_vlan_set_tx_vlan 2489,74653
cmdline_parse_token_string_t cmd_tx_vlan_set_set 2492,74791
cmdline_parse_token_num_t cmd_tx_vlan_set_vlanid 2495,74917
cmdline_parse_token_num_t cmd_tx_vlan_set_portid 2498,75049
cmdline_parse_inst_t cmd_tx_vlan_set 2502,75181
struct cmd_tx_vlan_set_pvid_result 2517,75609
	cmdline_fixed_string_t tx_vlan;2518,75646
	cmdline_fixed_string_t set;2519,75679
	cmdline_fixed_string_t pvid;2520,75708
	uint8_t port_id;2521,75738
	uint16_t vlan_id;2522,75756
	cmdline_fixed_string_t mode;2523,75775
cmd_tx_vlan_set_pvid_parsed(2527,75821
cmdline_parse_token_string_t cmd_tx_vlan_set_pvid_tx_vlan 2539,76171
cmdline_parse_token_string_t cmd_tx_vlan_set_pvid_set 2542,76319
cmdline_parse_token_string_t cmd_tx_vlan_set_pvid_pvid 2545,76455
cmdline_parse_token_num_t cmd_tx_vlan_set_pvid_port_id 2548,76594
cmdline_parse_token_num_t cmd_tx_vlan_set_pvid_vlan_id 2551,76735
cmdline_parse_token_string_t cmd_tx_vlan_set_pvid_mode 2554,76878
cmdline_parse_inst_t cmd_tx_vlan_set_pvid 2558,77020
struct cmd_tx_vlan_reset_result 2574,77509
	cmdline_fixed_string_t tx_vlan;2575,77543
	cmdline_fixed_string_t reset;2576,77576
	uint8_t port_id;2577,77607
cmd_tx_vlan_reset_parsed(2581,77641
cmdline_parse_token_string_t cmd_tx_vlan_reset_tx_vlan 2590,77866
cmdline_parse_token_string_t cmd_tx_vlan_reset_reset 2593,78008
cmdline_parse_token_num_t cmd_tx_vlan_reset_portid 2596,78144
cmdline_parse_inst_t cmd_tx_vlan_reset 2600,78280
struct cmd_tx_cksum_set_result 2615,78667
	cmdline_fixed_string_t tx_cksum;2616,78700
	cmdline_fixed_string_t set;2617,78734
	uint8_t cksum_mask;2618,78763
	uint8_t port_id;2619,78784
cmd_tx_cksum_set_parsed(2623,78818
cmdline_parse_token_string_t cmd_tx_cksum_set_tx_cksum 2632,79067
cmdline_parse_token_string_t cmd_tx_cksum_set_set 2635,79212
cmdline_parse_token_num_t cmd_tx_cksum_set_cksum_mask 2638,79339
cmdline_parse_token_num_t cmd_tx_cksum_set_portid 2641,79474
cmdline_parse_inst_t cmd_tx_cksum_set 2645,79603
struct cmd_set_flush_rx 2661,80114
	cmdline_fixed_string_t set;2662,80140
	cmdline_fixed_string_t flush_rx;2663,80169
	cmdline_fixed_string_t mode;2664,80203
cmd_set_flush_rx_parsed(2668,80249
cmdline_parse_token_string_t cmd_setflushrx_set 2676,80496
cmdline_parse_token_string_t cmd_setflushrx_flush_rx 2679,80613
cmdline_parse_token_string_t cmd_setflushrx_mode 2682,80745
cmdline_parse_inst_t cmd_set_flush_rx 2687,80869
struct cmd_set_link_check 2700,81204
	cmdline_fixed_string_t set;2701,81232
	cmdline_fixed_string_t link_check;2702,81261
	cmdline_fixed_string_t mode;2703,81297
cmd_set_link_check_parsed(2707,81343
cmdline_parse_token_string_t cmd_setlinkcheck_set 2715,81596
cmdline_parse_token_string_t cmd_setlinkcheck_link_check 2718,81717
cmdline_parse_token_string_t cmd_setlinkcheck_mode 2721,81859
cmdline_parse_inst_t cmd_set_link_check 2726,81987
struct cmd_set_bypass_mode_result 2741,82389
	cmdline_fixed_string_t set;2742,82425
	cmdline_fixed_string_t bypass;2743,82454
	cmdline_fixed_string_t mode;2744,82486
	cmdline_fixed_string_t value;2745,82516
	uint8_t port_id;2746,82547
cmd_set_bypass_mode_parsed(2750,82581
cmdline_parse_token_string_t cmd_setbypass_mode_set 2774,83297
cmdline_parse_token_string_t cmd_setbypass_mode_bypass 2777,83428
cmdline_parse_token_string_t cmd_setbypass_mode_mode 2780,83568
cmdline_parse_token_string_t cmd_setbypass_mode_value 2783,83702
cmdline_parse_token_num_t cmd_setbypass_mode_port 2786,83855
cmdline_parse_inst_t cmd_set_bypass_mode 2790,83987
struct cmd_set_bypass_event_result 2806,84446
	cmdline_fixed_string_t set;2807,84483
	cmdline_fixed_string_t bypass;2808,84512
	cmdline_fixed_string_t event;2809,84544
	cmdline_fixed_string_t event_value;2810,84575
	cmdline_fixed_string_t mode;2811,84612
	cmdline_fixed_string_t mode_value;2812,84642
	uint8_t port_id;2813,84678
cmd_set_bypass_event_parsed(2817,84712
cmdline_parse_token_string_t cmd_setbypass_event_set 2871,86373
cmdline_parse_token_string_t cmd_setbypass_event_bypass 2874,86506
cmdline_parse_token_string_t cmd_setbypass_event_event 2877,86648
cmdline_parse_token_string_t cmd_setbypass_event_event_value 2880,86787
cmdline_parse_token_string_t cmd_setbypass_event_mode 2883,86977
cmdline_parse_token_string_t cmd_setbypass_event_mode_value 2886,87113
cmdline_parse_token_num_t cmd_setbypass_event_port 2889,87278
cmdline_parse_inst_t cmd_set_bypass_event 2893,87412
struct cmd_set_bypass_timeout_result 2913,88038
	cmdline_fixed_string_t set;2914,88077
	cmdline_fixed_string_t bypass;2915,88106
	cmdline_fixed_string_t timeout;2916,88138
	cmdline_fixed_string_t value;2917,88171
cmd_set_bypass_timeout_parsed(2921,88218
cmdline_parse_token_string_t cmd_setbypass_timeout_set 2945,89006
cmdline_parse_token_string_t cmd_setbypass_timeout_bypass 2948,89143
cmdline_parse_token_string_t cmd_setbypass_timeout_timeout 2951,89289
cmdline_parse_token_string_t cmd_setbypass_timeout_value 2954,89438
cmdline_parse_inst_t cmd_set_bypass_timeout 2958,89596
struct cmd_show_bypass_config_result 2973,90039
	cmdline_fixed_string_t show;2974,90078
	cmdline_fixed_string_t bypass;2975,90108
	cmdline_fixed_string_t config;2976,90140
	uint8_t port_id;2977,90172
cmd_show_bypass_config_parsed(2981,90206
cmdline_parse_token_string_t cmd_showbypass_config_show 3042,91929
cmdline_parse_token_string_t cmd_showbypass_config_bypass 3045,92069
cmdline_parse_token_string_t cmd_showbypass_config_config 3048,92215
cmdline_parse_token_num_t cmd_showbypass_config_port 3051,92361
cmdline_parse_inst_t cmd_show_bypass_config 3055,92499
struct cmd_set_bonding_mode_result 3072,92954
	cmdline_fixed_string_t set;3073,92991
	cmdline_fixed_string_t bonding;3074,93020
	cmdline_fixed_string_t mode;3075,93053
	uint8_t value;3076,93083
	uint8_t port_id;3077,93099
static void cmd_set_bonding_mode_parsed(3080,93121
cmdline_parse_token_string_t cmd_setbonding_mode_set 3092,93539
cmdline_parse_token_string_t cmd_setbonding_mode_bonding 3095,93670
cmdline_parse_token_string_t cmd_setbonding_mode_mode 3098,93813
cmdline_parse_token_num_t cmd_setbonding_mode_value 3101,93947
cmdline_parse_token_num_t cmd_setbonding_mode_port 3104,94076
cmdline_parse_inst_t cmd_set_bonding_mode 3108,94207
struct cmd_set_bonding_balance_xmit_policy_result 3123,94668
	cmdline_fixed_string_t set;3124,94720
	cmdline_fixed_string_t bonding;3125,94749
	cmdline_fixed_string_t balance_xmit_policy;3126,94782
	uint8_t port_id;3127,94827
	cmdline_fixed_string_t policy;3128,94845
static void cmd_set_bonding_balance_xmit_policy_parsed(3131,94881
cmdline_parse_token_string_t cmd_setbonding_balance_xmit_policy_set 3157,95683
cmdline_parse_token_string_t cmd_setbonding_balance_xmit_policy_bonding 3160,95844
cmdline_parse_token_string_t cmd_setbonding_balance_xmit_policy_balance_xmit_policy 3163,96017
cmdline_parse_token_num_t cmd_setbonding_balance_xmit_policy_port 3166,96226
cmdline_parse_token_string_t cmd_setbonding_balance_xmit_policy_policy 3169,96386
cmdline_parse_inst_t cmd_set_balance_xmit_policy 3173,96561
struct cmd_show_bonding_config_result 3188,97169
	cmdline_fixed_string_t show;3189,97209
	cmdline_fixed_string_t bonding;3190,97239
	cmdline_fixed_string_t config;3191,97272
	uint8_t port_id;3192,97304
static void cmd_show_bonding_config_parsed(3195,97326
cmdline_parse_token_string_t cmd_showbonding_config_show 3286,99643
cmdline_parse_token_string_t cmd_showbonding_config_bonding 3289,99783
cmdline_parse_token_string_t cmd_showbonding_config_config 3292,99932
cmdline_parse_token_num_t cmd_showbonding_config_port 3295,100078
cmdline_parse_inst_t cmd_show_bonding_config 3299,100215
struct cmd_set_bonding_primary_result 3313,100641
	cmdline_fixed_string_t set;3314,100681
	cmdline_fixed_string_t bonding;3315,100710
	cmdline_fixed_string_t primary;3316,100743
	uint8_t slave_id;3317,100776
	uint8_t port_id;3318,100795
static void cmd_set_bonding_primary_parsed(3321,100817
cmdline_parse_token_string_t cmd_setbonding_primary_set 3338,101349
cmdline_parse_token_string_t cmd_setbonding_primary_bonding 3341,101486
cmdline_parse_token_string_t cmd_setbonding_primary_primary 3344,101635
cmdline_parse_token_num_t cmd_setbonding_primary_slave 3347,101784
cmdline_parse_token_num_t cmd_setbonding_primary_port 3350,101922
cmdline_parse_inst_t cmd_set_bonding_primary 3354,102059
struct cmd_add_bonding_slave_result 3369,102527
	cmdline_fixed_string_t add;3370,102565
	cmdline_fixed_string_t bonding;3371,102594
	cmdline_fixed_string_t slave;3372,102627
	uint8_t slave_id;3373,102658
	uint8_t port_id;3374,102677
static void cmd_add_bonding_slave_parsed(3377,102699
cmdline_parse_token_string_t cmd_addbonding_slave_add 3394,103241
cmdline_parse_token_string_t cmd_addbonding_slave_bonding 3397,103374
cmdline_parse_token_string_t cmd_addbonding_slave_slave 3400,103519
cmdline_parse_token_num_t cmd_addbonding_slave_slaveid 3403,103658
cmdline_parse_token_num_t cmd_addbonding_slave_port 3406,103794
cmdline_parse_inst_t cmd_add_bonding_slave 3410,103927
struct cmd_remove_bonding_slave_result 3425,104386
	cmdline_fixed_string_t remove;3426,104427
	cmdline_fixed_string_t bonding;3427,104459
	cmdline_fixed_string_t slave;3428,104492
	uint8_t slave_id;3429,104523
	uint8_t port_id;3430,104542
static void cmd_remove_bonding_slave_parsed(3433,104564
cmdline_parse_token_string_t cmd_removebonding_slave_remove 3450,105120
cmdline_parse_token_string_t cmd_removebonding_slave_bonding 3453,105272
cmdline_parse_token_string_t cmd_removebonding_slave_slave 3456,105427
cmdline_parse_token_num_t cmd_removebonding_slave_slaveid 3459,105576
cmdline_parse_token_num_t cmd_removebonding_slave_port 3462,105722
cmdline_parse_inst_t cmd_remove_bonding_slave 3466,105865
struct cmd_create_bonded_device_result 3481,106364
	cmdline_fixed_string_t create;3482,106405
	cmdline_fixed_string_t bonded;3483,106437
	cmdline_fixed_string_t device;3484,106469
	uint8_t mode;3485,106501
	uint8_t socket;3486,106516
static int bond_dev_num 3489,106537
static void cmd_create_bonded_device_parsed(3491,106567
cmdline_parse_token_string_t cmd_createbonded_device_create 3524,107418
cmdline_parse_token_string_t cmd_createbonded_device_bonded 3527,107570
cmdline_parse_token_string_t cmd_createbonded_device_device 3530,107722
cmdline_parse_token_num_t cmd_createbonded_device_mode 3533,107874
cmdline_parse_token_num_t cmd_createbonded_device_socket 3536,108013
cmdline_parse_inst_t cmd_create_bonded_device 3540,108157
struct cmd_set_bond_mac_addr_result 3555,108684
	cmdline_fixed_string_t set;3556,108722
	cmdline_fixed_string_t bonding;3557,108751
	cmdline_fixed_string_t mac_addr;3558,108784
	uint8_t port_num;3559,108818
	struct ether_addr address;3560,108837
static void cmd_set_bond_mac_addr_parsed(3563,108869
cmdline_parse_token_string_t cmd_set_bond_mac_addr_set 3582,109407
cmdline_parse_token_string_t cmd_set_bond_mac_addr_bonding 3584,109541
cmdline_parse_token_string_t cmd_set_bond_mac_addr_mac 3587,109691
cmdline_parse_token_num_t cmd_set_bond_mac_addr_portnum 3590,109839
cmdline_parse_token_etheraddr_t cmd_set_bond_mac_addr_addr 3592,109976
cmdline_parse_inst_t cmd_set_bond_mac_addr 3595,110115
struct cmd_set_fwd_mode_result 3612,110589
	cmdline_fixed_string_t set;3613,110622
	cmdline_fixed_string_t fwd;3614,110651
	cmdline_fixed_string_t mode;3615,110680
static void cmd_set_fwd_mode_parsed(3618,110714
cmdline_parse_token_string_t cmd_setfwd_set 3627,110964
cmdline_parse_token_string_t cmd_setfwd_fwd 3629,111081
cmdline_parse_token_string_t cmd_setfwd_mode 3631,111198
cmdline_parse_inst_t cmd_set_fwd_mode 3635,111339
static void cmd_set_fwd_mode_init(3647,111579
struct cmd_set_burst_tx_retry_result 3670,112200
	cmdline_fixed_string_t set;3671,112239
	cmdline_fixed_string_t burst;3672,112268
	cmdline_fixed_string_t tx;3673,112299
	cmdline_fixed_string_t delay;3674,112327
	uint32_t time;3675,112358
	cmdline_fixed_string_t retry;3676,112374
	uint32_t retry_num;3677,112405
static void cmd_set_burst_tx_retry_parsed(3680,112430
cmdline_parse_token_string_t cmd_set_burst_tx_retry_set 3696,112894
cmdline_parse_token_string_t cmd_set_burst_tx_retry_burst 3698,113029
cmdline_parse_token_string_t cmd_set_burst_tx_retry_tx 3701,113175
cmdline_parse_token_string_t cmd_set_burst_tx_retry_delay 3703,113307
cmdline_parse_token_num_t cmd_set_burst_tx_retry_time 3705,113448
cmdline_parse_token_string_t cmd_set_burst_tx_retry_retry 3707,113580
cmdline_parse_token_num_t cmd_set_burst_tx_retry_retry_num 3709,113721
cmdline_parse_inst_t cmd_set_burst_tx_retry 3712,113864
struct cmd_set_promisc_mode_result 3728,114366
	cmdline_fixed_string_t set;3729,114403
	cmdline_fixed_string_t promisc;3730,114432
	cmdline_fixed_string_t port_all;3731,114465
	uint8_t port_num;3732,114539
	cmdline_fixed_string_t mode;3733,114613
static void cmd_set_promisc_mode_parsed(3736,114647
cmdline_parse_token_string_t cmd_setpromisc_set 3766,115229
cmdline_parse_token_string_t cmd_setpromisc_promisc 3768,115354
cmdline_parse_token_string_t cmd_setpromisc_portall 3771,115496
cmdline_parse_token_num_t cmd_setpromisc_portnum 3774,115635
cmdline_parse_token_string_t cmd_setpromisc_mode 3777,115772
cmdline_parse_inst_t cmd_set_promisc_mode_all 3781,115908
cmdline_parse_inst_t cmd_set_promisc_mode_one 3794,116246
struct cmd_set_allmulti_mode_result 3808,116610
	cmdline_fixed_string_t set;3809,116648
	cmdline_fixed_string_t allmulti;3810,116677
	cmdline_fixed_string_t port_all;3811,116711
	uint8_t port_num;3812,116785
	cmdline_fixed_string_t mode;3813,116859
static void cmd_set_allmulti_mode_parsed(3816,116893
cmdline_parse_token_string_t cmd_setallmulti_set 3846,117481
cmdline_parse_token_string_t cmd_setallmulti_allmulti 3848,117608
cmdline_parse_token_string_t cmd_setallmulti_portall 3851,117755
cmdline_parse_token_num_t cmd_setallmulti_portnum 3854,117896
cmdline_parse_token_string_t cmd_setallmulti_mode 3857,118035
cmdline_parse_inst_t cmd_set_allmulti_mode_all 3861,118173
cmdline_parse_inst_t cmd_set_allmulti_mode_one 3874,118520
struct cmd_pkt_filter_result 3888,118899
	cmdline_fixed_string_t pkt_filter;3889,118930
	uint8_t  port_id;3890,118966
	cmdline_fixed_string_t protocol;3891,118985
	cmdline_fixed_string_t src;3892,119019
	cmdline_ipaddr_t ip_src;3893,119048
	uint16_t port_src;3894,119074
	cmdline_fixed_string_t dst;3895,119094
	cmdline_ipaddr_t ip_dst;3896,119123
	uint16_t port_dst;3897,119149
	cmdline_fixed_string_t flexbytes;3898,119169
	uint16_t flexbytes_value;3899,119204
	cmdline_fixed_string_t vlan;3900,119231
	uint16_t  vlan_id;3901,119261
	cmdline_fixed_string_t queue;3902,119281
	int8_t  queue_id;3903,119312
	cmdline_fixed_string_t soft;3904,119331
	uint8_t  soft_id;3905,119361
cmd_pkt_filter_parsed(3909,119396
cmdline_parse_token_num_t cmd_pkt_filter_port_id 3977,121744
cmdline_parse_token_string_t cmd_pkt_filter_protocol 3980,121874
cmdline_parse_token_string_t cmd_pkt_filter_src 3983,122020
cmdline_parse_token_ipaddr_t cmd_pkt_filter_ip_src 3986,122144
cmdline_parse_token_num_t cmd_pkt_filter_port_src 3989,122267
cmdline_parse_token_string_t cmd_pkt_filter_dst 3992,122400
cmdline_parse_token_ipaddr_t cmd_pkt_filter_ip_dst 3995,122524
cmdline_parse_token_num_t cmd_pkt_filter_port_dst 3998,122647
cmdline_parse_token_string_t cmd_pkt_filter_flexbytes 4001,122780
cmdline_parse_token_num_t cmd_pkt_filter_flexbytes_value 4004,122922
cmdline_parse_token_string_t cmd_pkt_filter_vlan 4007,123069
cmdline_parse_token_num_t cmd_pkt_filter_vlan_id 4010,123196
cmdline_parse_token_string_t cmd_pkt_filter_queue 4013,123327
cmdline_parse_token_num_t cmd_pkt_filter_queue_id 4016,123457
cmdline_parse_token_string_t cmd_pkt_filter_soft 4019,123588
cmdline_parse_token_num_t cmd_pkt_filter_soft_id 4022,123715
cmdline_parse_token_string_t cmd_pkt_filter_add_signature_filter 4027,123848
cmdline_parse_inst_t cmd_add_signature_filter 4030,124013
cmdline_parse_token_string_t cmd_pkt_filter_upd_signature_filter 4055,124713
cmdline_parse_inst_t cmd_upd_signature_filter 4058,124878
cmdline_parse_token_string_t cmd_pkt_filter_rm_signature_filter 4083,125581
cmdline_parse_inst_t cmd_rm_signature_filter 4086,125744
cmdline_parse_token_string_t cmd_pkt_filter_add_perfect_filter 4109,126376
cmdline_parse_inst_t cmd_add_perfect_filter 4112,126537
cmdline_parse_token_string_t cmd_pkt_filter_upd_perfect_filter 4139,127298
cmdline_parse_inst_t cmd_upd_perfect_filter 4142,127459
cmdline_parse_token_string_t cmd_pkt_filter_rm_perfect_filter 4169,128223
cmdline_parse_inst_t cmd_rm_perfect_filter 4172,128382
struct cmd_pkt_filter_masks_result 4197,129107
	cmdline_fixed_string_t filter_mask;4198,129144
	uint8_t  port_id;4199,129181
	cmdline_fixed_string_t src_mask;4200,129200
	uint32_t ip_src_mask;4201,129234
	uint16_t ipv6_src_mask;4202,129257
	uint16_t port_src_mask;4203,129282
	cmdline_fixed_string_t dst_mask;4204,129307
	uint32_t ip_dst_mask;4205,129341
	uint16_t ipv6_dst_mask;4206,129364
	uint16_t port_dst_mask;4207,129389
	cmdline_fixed_string_t flexbytes;4208,129414
	uint8_t flexbytes_value;4209,129449
	cmdline_fixed_string_t vlan_id;4210,129475
	uint8_t  vlan_id_value;4211,129508
	cmdline_fixed_string_t vlan_prio;4212,129533
	uint8_t  vlan_prio_value;4213,129568
	cmdline_fixed_string_t only_ip_flow;4214,129595
	uint8_t  only_ip_flow_value;4215,129633
	cmdline_fixed_string_t comp_ipv6_dst;4216,129663
	uint8_t  comp_ipv6_dst_value;4217,129702
cmd_pkt_filter_masks_parsed(4221,129749
cmdline_parse_token_string_t cmd_pkt_filter_masks_filter_mask 4242,130478
cmdline_parse_token_num_t cmd_pkt_filter_masks_port_id 4245,130643
cmdline_parse_token_string_t cmd_pkt_filter_masks_only_ip_flow 4248,130785
cmdline_parse_token_num_t cmd_pkt_filter_masks_only_ip_flow_value 4251,130948
cmdline_parse_token_string_t cmd_pkt_filter_masks_src_mask 4254,131112
cmdline_parse_token_num_t cmd_pkt_filter_masks_ip_src_mask 4257,131263
cmdline_parse_token_num_t cmd_pkt_filter_masks_port_src_mask 4260,131414
cmdline_parse_token_string_t cmd_pkt_filter_masks_dst_mask 4263,131569
cmdline_parse_token_num_t cmd_pkt_filter_masks_ip_dst_mask 4266,131720
cmdline_parse_token_num_t cmd_pkt_filter_masks_port_dst_mask 4269,131871
cmdline_parse_token_string_t cmd_pkt_filter_masks_flexbytes 4272,132026
cmdline_parse_token_num_t cmd_pkt_filter_masks_flexbytes_value 4275,132180
cmdline_parse_token_string_t cmd_pkt_filter_masks_vlan_id 4278,132338
cmdline_parse_token_num_t cmd_pkt_filter_masks_vlan_id_value 4281,132486
cmdline_parse_token_string_t cmd_pkt_filter_masks_vlan_prio 4284,132640
cmdline_parse_token_num_t cmd_pkt_filter_masks_vlan_prio_value 4287,132794
cmdline_parse_inst_t cmd_set_masks_filter 4291,132953
cmd_pkt_filter_masks_ipv6_parsed(4317,133849
cmdline_parse_token_string_t cmd_pkt_filter_masks_filter_mask_ipv6 4340,134672
cmdline_parse_token_num_t cmd_pkt_filter_masks_src_mask_ipv6_value 4343,134847
cmdline_parse_token_num_t cmd_pkt_filter_masks_dst_mask_ipv6_value 4346,135008
cmdline_parse_token_string_t cmd_pkt_filter_masks_comp_ipv6_dst 4350,135170
cmdline_parse_token_num_t cmd_pkt_filter_masks_comp_ipv6_dst_value 4353,135334
cmdline_parse_inst_t cmd_set_ipv6_masks_filter 4357,135501
struct cmd_link_flow_ctrl_set_result 4385,136568
	cmdline_fixed_string_t set;4386,136607
	cmdline_fixed_string_t flow_ctrl;4387,136636
	cmdline_fixed_string_t rx;4388,136671
	cmdline_fixed_string_t rx_lfc_mode;4389,136699
	cmdline_fixed_string_t tx;4390,136736
	cmdline_fixed_string_t tx_lfc_mode;4391,136764
	cmdline_fixed_string_t mac_ctrl_frame_fwd;4392,136801
	cmdline_fixed_string_t mac_ctrl_frame_fwd_mode;4393,136845
	cmdline_fixed_string_t autoneg_str;4394,136894
	cmdline_fixed_string_t autoneg;4395,136931
	cmdline_fixed_string_t hw_str;4396,136964
	uint32_t high_water;4397,136996
	cmdline_fixed_string_t lw_str;4398,137018
	uint32_t low_water;4399,137050
	cmdline_fixed_string_t pt_str;4400,137071
	uint16_t pause_time;4401,137103
	cmdline_fixed_string_t xon_str;4402,137125
	uint16_t send_xon;4403,137158
	uint8_t  port_id;4404,137178
cmdline_parse_token_string_t cmd_lfc_set_set 4407,137201
cmdline_parse_token_string_t cmd_lfc_set_flow_ctrl 4410,137329
cmdline_parse_token_string_t cmd_lfc_set_rx 4413,137475
cmdline_parse_token_string_t cmd_lfc_set_rx_mode 4416,137600
cmdline_parse_token_string_t cmd_lfc_set_tx 4419,137743
cmdline_parse_token_string_t cmd_lfc_set_tx_mode 4422,137868
cmdline_parse_token_string_t cmd_lfc_set_high_water_str 4425,138011
cmdline_parse_token_num_t cmd_lfc_set_high_water 4428,138160
cmdline_parse_token_string_t cmd_lfc_set_low_water_str 4431,138297
cmdline_parse_token_num_t cmd_lfc_set_low_water 4434,138444
cmdline_parse_token_string_t cmd_lfc_set_pause_time_str 4437,138579
cmdline_parse_token_num_t cmd_lfc_set_pause_time 4440,138728
cmdline_parse_token_string_t cmd_lfc_set_send_xon_str 4443,138865
cmdline_parse_token_num_t cmd_lfc_set_send_xon 4446,139011
cmdline_parse_token_string_t cmd_lfc_set_mac_ctrl_frame_fwd_mode 4449,139144
cmdline_parse_token_string_t cmd_lfc_set_mac_ctrl_frame_fwd 4452,139322
cmdline_parse_token_string_t cmd_lfc_set_autoneg_str 4455,139488
cmdline_parse_token_string_t cmd_lfc_set_autoneg 4458,139636
cmdline_parse_token_num_t cmd_lfc_set_portid 4461,139775
cmdline_parse_inst_t cmd_link_flow_control_set 4470,140037
cmdline_parse_inst_t cmd_link_flow_control_set_rx 4496,140857
cmdline_parse_inst_t cmd_link_flow_control_set_tx 4511,141268
cmdline_parse_inst_t cmd_link_flow_control_set_hw 4526,141679
cmdline_parse_inst_t cmd_link_flow_control_set_lw 4541,142120
cmdline_parse_inst_t cmd_link_flow_control_set_pt 4556,142557
cmdline_parse_inst_t cmd_link_flow_control_set_xon 4571,142998
cmdline_parse_inst_t cmd_link_flow_control_set_macfwd 4586,143433
cmdline_parse_inst_t cmd_link_flow_control_set_autoneg 4601,143910
cmd_link_flow_ctrl_set_parsed(4617,144362
struct cmd_priority_flow_ctrl_set_result 4690,146672
	cmdline_fixed_string_t set;4691,146715
	cmdline_fixed_string_t pfc_ctrl;4692,146744
	cmdline_fixed_string_t rx;4693,146778
	cmdline_fixed_string_t rx_pfc_mode;4694,146806
	cmdline_fixed_string_t tx;4695,146843
	cmdline_fixed_string_t tx_pfc_mode;4696,146871
	uint32_t high_water;4697,146908
	uint32_t low_water;4698,146930
	uint16_t pause_time;4699,146951
	uint8_t  priority;4700,146973
	uint8_t  port_id;4701,146993
cmd_priority_flow_ctrl_set_parsed(4705,147028
cmdline_parse_token_string_t cmd_pfc_set_set 4737,148286
cmdline_parse_token_string_t cmd_pfc_set_flow_ctrl 4740,148418
cmdline_parse_token_string_t cmd_pfc_set_rx 4743,148566
cmdline_parse_token_string_t cmd_pfc_set_rx_mode 4746,148695
cmdline_parse_token_string_t cmd_pfc_set_tx 4749,148842
cmdline_parse_token_string_t cmd_pfc_set_tx_mode 4752,148971
cmdline_parse_token_num_t cmd_pfc_set_high_water 4755,149118
cmdline_parse_token_num_t cmd_pfc_set_low_water 4758,149259
cmdline_parse_token_num_t cmd_pfc_set_pause_time 4761,149398
cmdline_parse_token_num_t cmd_pfc_set_priority 4764,149539
cmdline_parse_token_num_t cmd_pfc_set_portid 4767,149675
cmdline_parse_inst_t cmd_priority_flow_control_set 4771,149809
struct cmd_reset_result 4793,150481
	cmdline_fixed_string_t reset;4794,150507
	cmdline_fixed_string_t def;4795,150538
static void cmd_reset_parsed(4798,150571
cmdline_parse_token_string_t cmd_reset_set 4806,150816
cmdline_parse_token_string_t cmd_reset_def 4808,150927
cmdline_parse_inst_t cmd_reset 4812,151046
struct cmd_start_result 4824,151300
	cmdline_fixed_string_t start;4825,151326
cmdline_parse_token_string_t cmd_start_start 4828,151361
static void cmd_start_parsed(4831,151477
cmdline_parse_inst_t cmd_start 4838,151681
struct cmd_start_tx_first_result 4849,151907
	cmdline_fixed_string_t start;4850,151942
	cmdline_fixed_string_t tx_first;4851,151973
cmd_start_tx_first_parsed(4855,152023
cmdline_parse_token_string_t cmd_start_tx_first_start 4862,152218
cmdline_parse_token_string_t cmd_start_tx_first_tx_first 4865,152356
cmdline_parse_inst_t cmd_start_tx_first 4869,152504
struct cmd_set_link_up_result 4881,152802
	cmdline_fixed_string_t set;4882,152834
	cmdline_fixed_string_t link_up;4883,152863
	cmdline_fixed_string_t port;4884,152896
	uint8_t port_id;4885,152926
cmdline_parse_token_string_t cmd_set_link_up_set 4888,152948
cmdline_parse_token_string_t cmd_set_link_up_link_up 4890,153069
cmdline_parse_token_string_t cmd_set_link_up_port 4893,153206
cmdline_parse_token_num_t cmd_set_link_up_port_id 4895,153330
static void cmd_set_link_up_parsed(4898,153454
cmdline_parse_inst_t cmd_set_link_up 4906,153720
struct cmd_set_link_down_result 4920,154043
	cmdline_fixed_string_t set;4921,154077
	cmdline_fixed_string_t link_down;4922,154106
	cmdline_fixed_string_t port;4923,154141
	uint8_t port_id;4924,154171
cmdline_parse_token_string_t cmd_set_link_down_set 4927,154193
cmdline_parse_token_string_t cmd_set_link_down_link_down 4929,154318
cmdline_parse_token_string_t cmd_set_link_down_port 4932,154465
cmdline_parse_token_num_t cmd_set_link_down_port_id 4934,154593
static void cmd_set_link_down_parsed(4937,154721
cmdline_parse_inst_t cmd_set_link_down 4946,154990
struct cmd_showcfg_result 4960,155324
	cmdline_fixed_string_t show;4961,155352
	cmdline_fixed_string_t cfg;4962,155382
	cmdline_fixed_string_t what;4963,155411
static void cmd_showcfg_parsed(4966,155445
cmdline_parse_token_string_t cmd_showcfg_show 4979,155840
cmdline_parse_token_string_t cmd_showcfg_port 4981,155956
cmdline_parse_token_string_t cmd_showcfg_what 4983,156073
cmdline_parse_inst_t cmd_showcfg 4987,156205
struct cmd_showportall_result 5000,156475
	cmdline_fixed_string_t show;5001,156507
	cmdline_fixed_string_t port;5002,156537
	cmdline_fixed_string_t what;5003,156567
	cmdline_fixed_string_t all;5004,156597
static void cmd_showportall_parsed(5007,156630
cmdline_parse_token_string_t cmd_showportall_show 5032,157373
cmdline_parse_token_string_t cmd_showportall_port 5035,157508
cmdline_parse_token_string_t cmd_showportall_what 5037,157632
cmdline_parse_token_string_t cmd_showportall_all 5040,157782
cmdline_parse_inst_t cmd_showportall 5042,157903
struct cmd_showport_result 5056,158240
	cmdline_fixed_string_t show;5057,158269
	cmdline_fixed_string_t port;5058,158299
	cmdline_fixed_string_t what;5059,158329
	uint8_t portnum;5060,158359
static void cmd_showport_parsed(5063,158381
cmdline_parse_token_string_t cmd_showport_show 5081,158989
cmdline_parse_token_string_t cmd_showport_port 5084,159118
cmdline_parse_token_string_t cmd_showport_what 5086,159236
cmdline_parse_token_num_t cmd_showport_portnum 5089,159380
cmdline_parse_inst_t cmd_showport 5092,159498
struct cmd_read_reg_result 5106,159841
	cmdline_fixed_string_t read;5107,159870
	cmdline_fixed_string_t reg;5108,159900
	uint8_t port_id;5109,159929
	uint32_t reg_off;5110,159947
cmd_read_reg_parsed(5114,159982
cmdline_parse_token_string_t cmd_read_reg_read 5122,160217
cmdline_parse_token_string_t cmd_read_reg_reg 5124,160335
cmdline_parse_token_num_t cmd_read_reg_port_id 5126,160450
cmdline_parse_token_num_t cmd_read_reg_reg_off 5128,160567
cmdline_parse_inst_t cmd_read_reg 5131,160686
struct cmd_read_reg_bit_field_result 5145,161004
	cmdline_fixed_string_t read;5146,161043
	cmdline_fixed_string_t regfield;5147,161073
	uint8_t port_id;5148,161107
	uint32_t reg_off;5149,161125
	uint8_t bit1_pos;5150,161144
	uint8_t bit2_pos;5151,161163
cmd_read_reg_bit_field_parsed(5155,161198
cmdline_parse_token_string_t cmd_read_reg_bit_field_read 5164,161506
cmdline_parse_token_string_t cmd_read_reg_bit_field_regfield 5167,161649
cmdline_parse_token_num_t cmd_read_reg_bit_field_port_id 5170,161804
cmdline_parse_token_num_t cmd_read_reg_bit_field_reg_off 5173,161950
cmdline_parse_token_num_t cmd_read_reg_bit_field_bit1_pos 5176,162097
cmdline_parse_token_num_t cmd_read_reg_bit_field_bit2_pos 5179,162245
cmdline_parse_inst_t cmd_read_reg_bit_field 5183,162394
struct cmd_read_reg_bit_result 5200,162939
	cmdline_fixed_string_t read;5201,162972
	cmdline_fixed_string_t regbit;5202,163002
	uint8_t port_id;5203,163034
	uint32_t reg_off;5204,163052
	uint8_t bit_pos;5205,163071
cmd_read_reg_bit_parsed(5209,163105
cmdline_parse_token_string_t cmd_read_reg_bit_read 5217,163360
cmdline_parse_token_string_t cmd_read_reg_bit_regbit 5219,163486
cmdline_parse_token_num_t cmd_read_reg_bit_port_id 5222,163623
cmdline_parse_token_num_t cmd_read_reg_bit_reg_off 5224,163748
cmdline_parse_token_num_t cmd_read_reg_bit_bit_pos 5226,163874
cmdline_parse_inst_t cmd_read_reg_bit 5229,164000
struct cmd_write_reg_result 5244,164401
	cmdline_fixed_string_t write;5245,164431
	cmdline_fixed_string_t reg;5246,164462
	uint8_t port_id;5247,164491
	uint32_t reg_off;5248,164509
	uint32_t value;5249,164528
cmd_write_reg_parsed(5253,164561
cmdline_parse_token_string_t cmd_write_reg_write 5261,164808
cmdline_parse_token_string_t cmd_write_reg_reg 5263,164931
cmdline_parse_token_num_t cmd_write_reg_port_id 5265,165048
cmdline_parse_token_num_t cmd_write_reg_reg_off 5267,165167
cmdline_parse_token_num_t cmd_write_reg_value 5269,165287
cmdline_parse_inst_t cmd_write_reg 5272,165404
struct cmd_write_reg_bit_field_result 5287,165773
	cmdline_fixed_string_t write;5288,165813
	cmdline_fixed_string_t regfield;5289,165844
	uint8_t port_id;5290,165878
	uint32_t reg_off;5291,165896
	uint8_t bit1_pos;5292,165915
	uint8_t bit2_pos;5293,165934
	uint32_t value;5294,165953
cmd_write_reg_bit_field_parsed(5298,165986
cmdline_parse_token_string_t cmd_write_reg_bit_field_write 5307,166304
cmdline_parse_token_string_t cmd_write_reg_bit_field_regfield 5310,166452
cmdline_parse_token_num_t cmd_write_reg_bit_field_port_id 5313,166609
cmdline_parse_token_num_t cmd_write_reg_bit_field_reg_off 5316,166757
cmdline_parse_token_num_t cmd_write_reg_bit_field_bit1_pos 5319,166906
cmdline_parse_token_num_t cmd_write_reg_bit_field_bit2_pos 5322,167056
cmdline_parse_token_num_t cmd_write_reg_bit_field_value 5325,167206
cmdline_parse_inst_t cmd_write_reg_bit_field 5329,167352
struct cmd_write_reg_bit_result 5347,167958
	cmdline_fixed_string_t write;5348,167992
	cmdline_fixed_string_t regbit;5349,168023
	uint8_t port_id;5350,168055
	uint32_t reg_off;5351,168073
	uint8_t bit_pos;5352,168092
	uint8_t value;5353,168110
cmd_write_reg_bit_parsed(5357,168142
cmdline_parse_token_string_t cmd_write_reg_bit_write 5365,168409
cmdline_parse_token_string_t cmd_write_reg_bit_regbit 5368,168545
cmdline_parse_token_num_t cmd_write_reg_bit_port_id 5371,168684
cmdline_parse_token_num_t cmd_write_reg_bit_reg_off 5373,168811
cmdline_parse_token_num_t cmd_write_reg_bit_bit_pos 5375,168939
cmdline_parse_token_num_t cmd_write_reg_bit_value 5377,169066
cmdline_parse_inst_t cmd_write_reg_bit 5380,169190
struct cmd_read_rxd_txd_result 5396,169665
	cmdline_fixed_string_t read;5397,169698
	cmdline_fixed_string_t rxd_txd;5398,169728
	uint8_t port_id;5399,169761
	uint16_t queue_id;5400,169779
	uint16_t desc_id;5401,169799
cmd_read_rxd_txd_parsed(5405,169834
cmdline_parse_token_string_t cmd_read_rxd_txd_read 5417,170234
cmdline_parse_token_string_t cmd_read_rxd_txd_rxd_txd 5419,170360
cmdline_parse_token_num_t cmd_read_rxd_txd_port_id 5422,170500
cmdline_parse_token_num_t cmd_read_rxd_txd_queue_id 5424,170625
cmdline_parse_token_num_t cmd_read_rxd_txd_desc_id 5426,170753
cmdline_parse_inst_t cmd_read_rxd_txd 5429,170880
struct cmd_quit_result 5444,171252
	cmdline_fixed_string_t quit;5445,171277
static void cmd_quit_parsed(5448,171311
cmdline_parse_token_string_t cmd_quit_quit 5456,171496
cmdline_parse_inst_t cmd_quit 5459,171607
struct cmd_mac_addr_result 5470,171816
	cmdline_fixed_string_t mac_addr_cmd;5471,171845
	cmdline_fixed_string_t what;5472,171883
	uint8_t port_num;5473,171913
	struct ether_addr address;5474,171932
static void cmd_mac_addr_parsed(5477,171964
cmdline_parse_token_string_t cmd_mac_addr_cmd 5495,172467
cmdline_parse_token_string_t cmd_mac_addr_what 5498,172600
cmdline_parse_token_num_t cmd_mac_addr_portnum 5501,172728
cmdline_parse_token_etheraddr_t cmd_mac_addr_addr 5503,172847
cmdline_parse_inst_t cmd_mac_addr 5506,172968
struct cmd_set_qmap_result 5522,173346
	cmdline_fixed_string_t set;5523,173375
	cmdline_fixed_string_t qmap;5524,173404
	cmdline_fixed_string_t what;5525,173434
	uint8_t port_id;5526,173464
	uint16_t queue_id;5527,173482
	uint8_t map_value;5528,173502
cmd_set_qmap_parsed(5532,173538
cmdline_parse_token_string_t cmd_setqmap_set 5542,173858
cmdline_parse_token_string_t cmd_setqmap_qmap 5545,173977
cmdline_parse_token_string_t cmd_setqmap_what 5548,174104
cmdline_parse_token_num_t cmd_setqmap_portid 5551,174227
cmdline_parse_token_num_t cmd_setqmap_queueid 5554,174351
cmdline_parse_token_num_t cmd_setqmap_mapvalue 5557,174478
cmdline_parse_inst_t cmd_set_qmap 5561,174607
struct cmd_set_uc_hash_table 5577,175015
	cmdline_fixed_string_t set;5578,175046
	cmdline_fixed_string_t port;5579,175075
	uint8_t port_id;5580,175105
	cmdline_fixed_string_t what;5581,175123
	struct ether_addr address;5582,175153
	cmdline_fixed_string_t mode;5583,175181
cmd_set_uc_hash_parsed(5587,175227
cmdline_parse_token_string_t cmd_set_uc_hash_set 5604,175705
cmdline_parse_token_string_t cmd_set_uc_hash_port 5607,175830
cmdline_parse_token_num_t cmd_set_uc_hash_portid 5610,175958
cmdline_parse_token_string_t cmd_set_uc_hash_what 5613,176088
cmdline_parse_token_etheraddr_t cmd_set_uc_hash_mac 5616,176215
cmdline_parse_token_string_t cmd_set_uc_hash_mode 5619,176342
cmdline_parse_inst_t cmd_set_uc_hash_filter 5623,176473
struct cmd_set_uc_all_hash_table 5638,176866
	cmdline_fixed_string_t set;5639,176901
	cmdline_fixed_string_t port;5640,176930
	uint8_t port_id;5641,176960
	cmdline_fixed_string_t what;5642,176978
	cmdline_fixed_string_t value;5643,177008
	cmdline_fixed_string_t mode;5644,177039
cmd_set_uc_all_hash_parsed(5648,177085
cmdline_parse_token_string_t cmd_set_uc_all_hash_set 5665,177599
cmdline_parse_token_string_t cmd_set_uc_all_hash_port 5668,177732
cmdline_parse_token_num_t cmd_set_uc_all_hash_portid 5671,177868
cmdline_parse_token_string_t cmd_set_uc_all_hash_what 5674,178006
cmdline_parse_token_string_t cmd_set_uc_all_hash_value 5677,178141
cmdline_parse_token_string_t cmd_set_uc_all_hash_mode 5680,178276
cmdline_parse_inst_t cmd_set_uc_all_hash_filter 5684,178415
struct cmd_set_vf_traffic 5700,178872
	cmdline_fixed_string_t set;5701,178900
	cmdline_fixed_string_t port;5702,178929
	uint8_t port_id;5703,178959
	cmdline_fixed_string_t vf;5704,178977
	uint8_t vf_id;5705,179005
	cmdline_fixed_string_t what;5706,179021
	cmdline_fixed_string_t mode;5707,179051
cmd_set_vf_traffic_parsed(5711,179097
cmdline_parse_token_string_t cmd_setvf_traffic_set 5722,179478
cmdline_parse_token_string_t cmd_setvf_traffic_port 5725,179602
cmdline_parse_token_num_t cmd_setvf_traffic_portid 5728,179729
cmdline_parse_token_string_t cmd_setvf_traffic_vf 5731,179858
cmdline_parse_token_num_t cmd_setvf_traffic_vfid 5734,179979
cmdline_parse_token_string_t cmd_setvf_traffic_what 5737,180104
cmdline_parse_token_string_t cmd_setvf_traffic_mode 5740,180232
cmdline_parse_inst_t cmd_set_vf_traffic 5744,180362
struct cmd_set_vf_rxmode 5761,180840
	cmdline_fixed_string_t set;5762,180867
	cmdline_fixed_string_t port;5763,180896
	uint8_t port_id;5764,180926
	cmdline_fixed_string_t vf;5765,180944
	uint8_t vf_id;5766,180972
	cmdline_fixed_string_t what;5767,180988
	cmdline_fixed_string_t mode;5768,181018
	cmdline_fixed_string_t on;5769,181048
cmd_set_vf_rxmode_parsed(5773,181092
cmdline_parse_token_string_t cmd_set_vf_rxmode_set 5799,181891
cmdline_parse_token_string_t cmd_set_vf_rxmode_port 5802,182014
cmdline_parse_token_num_t cmd_set_vf_rxmode_portid 5805,182140
cmdline_parse_token_string_t cmd_set_vf_rxmode_vf 5808,182268
cmdline_parse_token_num_t cmd_set_vf_rxmode_vfid 5811,182388
cmdline_parse_token_string_t cmd_set_vf_rxmode_what 5814,182512
cmdline_parse_token_string_t cmd_set_vf_rxmode_mode 5817,182640
cmdline_parse_token_string_t cmd_set_vf_rxmode_on 5820,182779
cmdline_parse_inst_t cmd_set_vf_rxmode 5824,182904
struct cmd_vf_mac_addr_result 5842,183420
	cmdline_fixed_string_t mac_addr_cmd;5843,183452
	cmdline_fixed_string_t what;5844,183490
	cmdline_fixed_string_t port;5845,183520
	uint8_t port_num;5846,183550
	cmdline_fixed_string_t vf;5847,183569
	uint8_t vf_num;5848,183597
	struct ether_addr address;5849,183614
static void cmd_vf_mac_addr_parsed(5852,183646
cmdline_parse_token_string_t cmd_vf_mac_addr_cmd 5867,184050
cmdline_parse_token_string_t cmd_vf_mac_addr_what 5870,184188
cmdline_parse_token_string_t cmd_vf_mac_addr_port 5873,184314
cmdline_parse_token_num_t cmd_vf_mac_addr_portnum 5876,184441
cmdline_parse_token_string_t cmd_vf_mac_addr_vf 5879,184569
cmdline_parse_token_num_t cmd_vf_mac_addr_vfnum 5882,184690
cmdline_parse_token_etheraddr_t cmd_vf_mac_addr_addr 5885,184814
cmdline_parse_inst_t cmd_vf_mac_addr_filter 5889,184944
struct cmd_vf_rx_vlan_filter 5907,185505
	cmdline_fixed_string_t rx_vlan;5908,185536
	cmdline_fixed_string_t what;5909,185569
	uint16_t vlan_id;5910,185599
	cmdline_fixed_string_t port;5911,185618
	uint8_t port_id;5912,185648
	cmdline_fixed_string_t vf;5913,185666
	uint64_t vf_mask;5914,185694
cmd_vf_rx_vlan_filter_parsed(5918,185729
cmdline_parse_token_string_t cmd_vf_rx_vlan_filter_rx_vlan 5930,186089
cmdline_parse_token_string_t cmd_vf_rx_vlan_filter_what 5933,186232
cmdline_parse_token_num_t cmd_vf_rx_vlan_filter_vlanid 5936,186368
cmdline_parse_token_string_t cmd_vf_rx_vlan_filter_port 5939,186505
cmdline_parse_token_num_t cmd_vf_rx_vlan_filter_portid 5942,186639
cmdline_parse_token_string_t cmd_vf_rx_vlan_filter_vf 5945,186775
cmdline_parse_token_num_t cmd_vf_rx_vlan_filter_vf_mask 5948,186903
cmdline_parse_inst_t cmd_vf_rxvlan_filter 5952,187042
struct cmd_queue_rate_limit_result 5970,187604
	cmdline_fixed_string_t set;5971,187641
	cmdline_fixed_string_t port;5972,187670
	uint8_t port_num;5973,187700
	cmdline_fixed_string_t queue;5974,187719
	uint8_t queue_num;5975,187750
	cmdline_fixed_string_t rate;5976,187770
	uint16_t rate_num;5977,187800
static void cmd_queue_rate_limit_parsed(5980,187824
cmdline_parse_token_string_t cmd_queue_rate_limit_set 5997,188358
cmdline_parse_token_string_t cmd_queue_rate_limit_port 6000,188493
cmdline_parse_token_num_t cmd_queue_rate_limit_portnum 6003,188631
cmdline_parse_token_string_t cmd_queue_rate_limit_queue 6006,188769
cmdline_parse_token_num_t cmd_queue_rate_limit_queuenum 6009,188910
cmdline_parse_token_string_t cmd_queue_rate_limit_rate 6012,189050
cmdline_parse_token_num_t cmd_queue_rate_limit_ratenum 6015,189188
cmdline_parse_inst_t cmd_queue_rate_limit 6019,189328
struct cmd_vf_rate_limit_result 6037,189915
	cmdline_fixed_string_t set;6038,189949
	cmdline_fixed_string_t port;6039,189978
	uint8_t port_num;6040,190008
	cmdline_fixed_string_t vf;6041,190027
	uint8_t vf_num;6042,190055
	cmdline_fixed_string_t rate;6043,190072
	uint16_t rate_num;6044,190102
	cmdline_fixed_string_t q_msk;6045,190122
	uint64_t q_msk_val;6046,190153
static void cmd_vf_rate_limit_parsed(6049,190178
cmdline_parse_token_string_t cmd_vf_rate_limit_set 6067,190752
cmdline_parse_token_string_t cmd_vf_rate_limit_port 6070,190881
cmdline_parse_token_num_t cmd_vf_rate_limit_portnum 6073,191013
cmdline_parse_token_string_t cmd_vf_rate_limit_vf 6076,191145
cmdline_parse_token_num_t cmd_vf_rate_limit_vfnum 6079,191271
cmdline_parse_token_string_t cmd_vf_rate_limit_rate 6082,191399
cmdline_parse_token_num_t cmd_vf_rate_limit_ratenum 6085,191531
cmdline_parse_token_string_t cmd_vf_rate_limit_q_msk 6088,191664
cmdline_parse_token_num_t cmd_vf_rate_limit_q_msk_val 6091,191804
cmdline_parse_inst_t cmd_vf_rate_limit 6095,191941
struct cmd_set_mirror_mask_result 6116,192610
	cmdline_fixed_string_t set;6117,192646
	cmdline_fixed_string_t port;6118,192675
	uint8_t port_id;6119,192705
	cmdline_fixed_string_t mirror;6120,192723
	uint8_t rule_id;6121,192755
	cmdline_fixed_string_t what;6122,192773
	cmdline_fixed_string_t value;6123,192803
	cmdline_fixed_string_t dstpool;6124,192834
	uint8_t dstpool_id;6125,192867
	cmdline_fixed_string_t on;6126,192888
cmdline_parse_token_string_t cmd_mirror_mask_set 6129,192920
cmdline_parse_token_string_t cmd_mirror_mask_port 6132,193049
cmdline_parse_token_num_t cmd_mirror_mask_portid 6135,193181
cmdline_parse_token_string_t cmd_mirror_mask_mirror 6138,193311
cmdline_parse_token_num_t cmd_mirror_mask_ruleid 6141,193454
cmdline_parse_token_string_t cmd_mirror_mask_what 6144,193584
cmdline_parse_token_string_t cmd_mirror_mask_value 6147,193735
cmdline_parse_token_string_t cmd_mirror_mask_dstpool 6150,193867
cmdline_parse_token_num_t cmd_mirror_mask_poolid 6153,194009
cmdline_parse_token_string_t cmd_mirror_mask_on 6156,194142
cmd_set_mirror_mask_parsed(6161,194285
cmdline_parse_inst_t cmd_set_mirror_mask 6206,195580
struct cmd_set_mirror_link_result 6227,196232
	cmdline_fixed_string_t set;6228,196268
	cmdline_fixed_string_t port;6229,196297
	uint8_t port_id;6230,196327
	cmdline_fixed_string_t mirror;6231,196345
	uint8_t rule_id;6232,196377
	cmdline_fixed_string_t what;6233,196395
	cmdline_fixed_string_t dstpool;6234,196425
	uint8_t dstpool_id;6235,196458
	cmdline_fixed_string_t on;6236,196479
cmdline_parse_token_string_t cmd_mirror_link_set 6239,196511
cmdline_parse_token_string_t cmd_mirror_link_port 6242,196641
cmdline_parse_token_num_t cmd_mirror_link_portid 6245,196773
cmdline_parse_token_string_t cmd_mirror_link_mirror 6248,196903
cmdline_parse_token_num_t cmd_mirror_link_ruleid 6251,197046
cmdline_parse_token_string_t cmd_mirror_link_what 6254,197179
cmdline_parse_token_string_t cmd_mirror_link_dstpool 6257,197336
cmdline_parse_token_num_t cmd_mirror_link_poolid 6260,197478
cmdline_parse_token_string_t cmd_mirror_link_on 6263,197611
cmd_set_mirror_link_parsed(6268,197754
cmdline_parse_inst_t cmd_set_mirror_link 6297,198629
struct cmd_rm_mirror_rule_result 6317,199202
	cmdline_fixed_string_t reset;6318,199237
	cmdline_fixed_string_t port;6319,199268
	uint8_t port_id;6320,199298
	cmdline_fixed_string_t mirror;6321,199316
	uint8_t rule_id;6322,199348
cmdline_parse_token_string_t cmd_rm_mirror_rule_reset 6325,199370
cmdline_parse_token_string_t cmd_rm_mirror_rule_port 6328,199508
cmdline_parse_token_num_t cmd_rm_mirror_rule_portid 6331,199642
cmdline_parse_token_string_t cmd_rm_mirror_rule_mirror 6334,199774
cmdline_parse_token_num_t cmd_rm_mirror_rule_ruleid 6337,199919
cmd_reset_mirror_rule_parsed(6342,200064
cmdline_parse_inst_t cmd_reset_mirror_rule 6354,200448
struct cmd_dump_result 6370,200904
	cmdline_fixed_string_t dump;6371,200929
dump_struct_sizes(6375,200975
#define DUMP_SIZE(6377,201001
#undef DUMP_SIZE6383,201231
static void cmd_dump_parsed(6386,201251
cmdline_parse_token_string_t cmd_dump_dump 6408,201982
cmdline_parse_inst_t cmd_dump 6418,202217
struct cmd_dump_one_result 6430,202552
	cmdline_fixed_string_t dump;6431,202581
	cmdline_fixed_string_t name;6432,202611
static void cmd_dump_one_parsed(6435,202645
cmdline_parse_token_string_t cmd_dump_one_dump 6459,203249
cmdline_parse_token_string_t cmd_dump_one_name 6463,203391
cmdline_parse_inst_t cmd_dump_one 6466,203508
struct cmd_ethertype_filter_result 6478,203883
	cmdline_fixed_string_t filter;6479,203920
	uint8_t port_id;6480,203952
	cmdline_fixed_string_t ethertype;6481,203970
	uint16_t ethertype_value;6482,204005
	cmdline_fixed_string_t priority;6483,204032
	cmdline_fixed_string_t priority_en;6484,204066
	uint8_t priority_value;6485,204103
	cmdline_fixed_string_t queue;6486,204128
	uint16_t queue_id;6487,204159
	cmdline_fixed_string_t index;6488,204179
	uint16_t index_value;6489,204210
cmd_ethertype_filter_parsed(6493,204249
cmdline_parse_token_num_t cmd_ethertype_filter_port_id 6522,205221
cmdline_parse_token_string_t cmd_ethertype_filter_ethertype 6525,205358
cmdline_parse_token_ipaddr_t cmd_ethertype_filter_ethertype_value 6528,205511
cmdline_parse_token_string_t cmd_ethertype_filter_priority 6531,205668
cmdline_parse_token_string_t cmd_ethertype_filter_priority_en 6534,205818
cmdline_parse_token_num_t cmd_ethertype_filter_priority_value 6537,205980
cmdline_parse_token_string_t cmd_ethertype_filter_queue 6540,206131
cmdline_parse_token_num_t cmd_ethertype_filter_queue_id 6543,206272
cmdline_parse_token_string_t cmd_ethertype_filter_index 6546,206412
cmdline_parse_token_num_t cmd_ethertype_filter_index_value 6549,206553
cmdline_parse_token_string_t cmd_ethertype_filter_add_filter 6552,206699
cmdline_parse_inst_t cmd_add_ethertype_filter 6555,206861
cmdline_parse_token_string_t cmd_ethertype_filter_remove_filter 6575,207507
cmdline_parse_inst_t cmd_remove_ethertype_filter 6578,207676
cmdline_parse_token_string_t cmd_ethertype_filter_get_filter 6590,208022
cmdline_parse_inst_t cmd_get_ethertype_filter 6593,208185
struct cmd_set_syn_filter_result 6607,208552
	cmdline_fixed_string_t filter;6608,208587
	uint8_t port_id;6609,208619
	cmdline_fixed_string_t priority;6610,208637
	cmdline_fixed_string_t high;6611,208671
	cmdline_fixed_string_t queue;6612,208701
	uint16_t  queue_id;6613,208732
cmd_set_syn_filter_parsed(6617,208769
cmdline_parse_token_num_t cmd_syn_filter_portid 6640,209487
cmdline_parse_token_string_t cmd_syn_filter_priority 6643,209615
cmdline_parse_token_string_t cmd_syn_filter_high 6646,209757
cmdline_parse_token_string_t cmd_syn_filter_queue 6649,209891
cmdline_parse_token_num_t cmd_syn_filter_queue_id 6652,210024
cmdline_parse_token_string_t cmd_syn_filter_add_filter 6655,210156
cmdline_parse_token_string_t cmd_syn_filter_remove_filter 6658,210304
cmdline_parse_inst_t cmd_add_syn_filter 6661,210458
cmdline_parse_inst_t cmd_remove_syn_filter 6675,210830
cmdline_parse_token_string_t cmd_syn_filter_get_filter 6686,211071
cmdline_parse_inst_t cmd_get_syn_filter 6690,211220
struct cmd_2tuple_filter_result 6702,211493
	cmdline_fixed_string_t filter;6703,211527
	uint8_t port_id;6704,211559
	cmdline_fixed_string_t protocol;6705,211577
	uint8_t protocol_value;6706,211611
	uint8_t protocol_mask;6707,211636
	cmdline_fixed_string_t dst_port;6708,211660
	uint16_t dst_port_value;6709,211694
	uint16_t dst_port_mask;6710,211720
	cmdline_fixed_string_t flags;6711,211745
	uint8_t flags_value;6712,211776
	cmdline_fixed_string_t priority;6713,211798
	uint8_t priority_value;6714,211832
	cmdline_fixed_string_t queue;6715,211857
	uint16_t queue_id;6716,211888
	cmdline_fixed_string_t index;6717,211908
	uint16_t index_value;6718,211939
cmd_2tuple_filter_parsed(6722,211978
cmdline_parse_token_num_t cmd_2tuple_filter_port_id 6752,213070
cmdline_parse_token_string_t cmd_2tuple_filter_protocol 6755,213201
cmdline_parse_token_num_t cmd_2tuple_filter_protocol_value 6758,213346
cmdline_parse_token_num_t cmd_2tuple_filter_protocol_mask 6761,213492
cmdline_parse_token_string_t cmd_2tuple_filter_dst_port 6764,213635
cmdline_parse_token_num_t cmd_2tuple_filter_dst_port_value 6767,213779
cmdline_parse_token_num_t cmd_2tuple_filter_dst_port_mask 6770,213925
cmdline_parse_token_string_t cmd_2tuple_filter_flags 6773,214069
cmdline_parse_token_num_t cmd_2tuple_filter_flags_value 6776,214204
cmdline_parse_token_string_t cmd_2tuple_filter_priority 6779,214343
cmdline_parse_token_num_t cmd_2tuple_filter_priority_value 6782,214487
cmdline_parse_token_string_t cmd_2tuple_filter_queue 6785,214632
cmdline_parse_token_num_t cmd_2tuple_filter_queue_id 6788,214767
cmdline_parse_token_string_t cmd_2tuple_filter_index 6791,214901
cmdline_parse_token_num_t cmd_2tuple_filter_index_value 6794,215036
cmdline_parse_token_string_t cmd_2tuple_filter_add_filter 6797,215176
cmdline_parse_inst_t cmd_add_2tuple_filter 6800,215329
cmdline_parse_token_string_t cmd_2tuple_filter_remove_filter 6825,216138
cmdline_parse_inst_t cmd_remove_2tuple_filter 6828,216297
cmdline_parse_token_string_t cmd_2tuple_filter_get_filter 6840,216621
cmdline_parse_inst_t cmd_get_2tuple_filter 6843,216774
struct cmd_5tuple_filter_result 6857,217131
	cmdline_fixed_string_t filter;6858,217165
	uint8_t  port_id;6859,217197
	cmdline_fixed_string_t dst_ip;6860,217216
	cmdline_ipaddr_t dst_ip_value;6861,217248
	cmdline_fixed_string_t src_ip;6862,217280
	cmdline_ipaddr_t src_ip_value;6863,217312
	cmdline_fixed_string_t dst_port;6864,217344
	uint16_t dst_port_value;6865,217378
	cmdline_fixed_string_t src_port;6866,217404
	uint16_t src_port_value;6867,217438
	cmdline_fixed_string_t protocol;6868,217464
	uint8_t protocol_value;6869,217498
	cmdline_fixed_string_t mask;6870,217523
	uint8_t  mask_value;6871,217553
	cmdline_fixed_string_t flags;6872,217575
	uint8_t flags_value;6873,217606
	cmdline_fixed_string_t priority;6874,217628
	uint8_t  priority_value;6875,217662
	cmdline_fixed_string_t queue;6876,217688
	uint16_t  queue_id;6877,217719
	cmdline_fixed_string_t index;6878,217740
	uint16_t  index_value;6879,217771
cmd_5tuple_filter_parsed(6883,217811
cmdline_parse_token_num_t cmd_5tuple_filter_port_id 6940,219724
cmdline_parse_token_string_t cmd_5tuple_filter_dst_ip 6943,219855
cmdline_parse_token_ipaddr_t cmd_5tuple_filter_dst_ip_value 6946,219993
cmdline_parse_token_string_t cmd_5tuple_filter_src_ip 6949,220133
cmdline_parse_token_ipaddr_t cmd_5tuple_filter_src_ip_value 6952,220271
cmdline_parse_token_string_t cmd_5tuple_filter_dst_port 6955,220411
cmdline_parse_token_num_t cmd_5tuple_filter_dst_port_value 6958,220555
cmdline_parse_token_string_t cmd_5tuple_filter_src_port 6961,220701
cmdline_parse_token_num_t cmd_5tuple_filter_src_port_value 6964,220845
cmdline_parse_token_string_t cmd_5tuple_filter_protocol 6967,220991
cmdline_parse_token_num_t cmd_5tuple_filter_protocol_value 6970,221135
cmdline_parse_token_string_t cmd_5tuple_filter_mask 6973,221280
cmdline_parse_token_num_t cmd_5tuple_filter_mask_value 6976,221412
cmdline_parse_token_string_t cmd_5tuple_filter_flags 6979,221548
cmdline_parse_token_num_t cmd_5tuple_filter_flags_value 6982,221683
cmdline_parse_token_string_t cmd_5tuple_filter_priority 6985,221822
cmdline_parse_token_num_t cmd_5tuple_filter_priority_value 6988,221966
cmdline_parse_token_string_t cmd_5tuple_filter_queue 6991,222111
cmdline_parse_token_num_t cmd_5tuple_filter_queue_id 6994,222246
cmdline_parse_token_string_t cmd_5tuple_filter_index 6997,222380
cmdline_parse_token_num_t cmd_5tuple_filter_index_value 7000,222515
cmdline_parse_token_string_t cmd_5tuple_filter_add_filter 7004,222656
cmdline_parse_inst_t cmd_add_5tuple_filter 7007,222810
cmdline_parse_token_string_t cmd_5tuple_filter_remove_filter 7038,223851
cmdline_parse_inst_t cmd_remove_5tuple_filter 7041,224010
cmdline_parse_token_string_t cmd_5tuple_filter_get_filter 7054,224335
cmdline_parse_inst_t cmd_get_5tuple_filter 7057,224488
struct cmd_flex_filter_result 7071,224843
	cmdline_fixed_string_t filter;7072,224875
	uint8_t port_id;7073,224907
	cmdline_fixed_string_t len;7074,224925
	uint8_t len_value;7075,224954
	cmdline_fixed_string_t bytes;7076,224974
	cmdline_fixed_string_t bytes_value;7077,225005
	cmdline_fixed_string_t mask;7078,225042
	cmdline_fixed_string_t mask_value;7079,225072
	cmdline_fixed_string_t priority;7080,225108
	uint8_t priority_value;7081,225142
	cmdline_fixed_string_t queue;7082,225167
	uint16_t queue_id;7083,225198
	cmdline_fixed_string_t index;7084,225218
	uint16_t index_value;7085,225249
static int xdigit2val(7088,225276
cmd_flex_filter_parsed(7101,225461
cmdline_parse_token_num_t cmd_flex_filter_port_id 7210,228320
cmdline_parse_token_string_t cmd_flex_filter_len 7213,228447
cmdline_parse_token_num_t cmd_flex_filter_len_value 7216,228572
cmdline_parse_token_string_t cmd_flex_filter_bytes 7219,228703
cmdline_parse_token_string_t cmd_flex_filter_bytes_value 7222,228834
cmdline_parse_token_string_t cmd_flex_filter_mask 7225,228974
cmdline_parse_token_string_t cmd_flex_filter_mask_value 7228,229102
cmdline_parse_token_string_t cmd_flex_filter_priority 7231,229240
cmdline_parse_token_num_t cmd_flex_filter_priority_value 7234,229380
cmdline_parse_token_string_t cmd_flex_filter_queue 7237,229521
cmdline_parse_token_num_t cmd_flex_filter_queue_id 7240,229652
cmdline_parse_token_string_t cmd_flex_filter_index 7243,229782
cmdline_parse_token_num_t cmd_flex_filter_index_value 7246,229913
cmdline_parse_token_string_t cmd_flex_filter_add_filter 7249,230049
cmdline_parse_inst_t cmd_add_flex_filter 7252,230196
cmdline_parse_token_string_t cmd_flex_filter_remove_filter 7275,230865
cmdline_parse_inst_t cmd_remove_flex_filter 7278,231018
cmdline_parse_token_string_t cmd_flex_filter_get_filter 7291,231329
cmdline_parse_inst_t cmd_get_flex_filter 7294,231476
cmdline_parse_ctx_t main_ctx[main_ctx7310,231893
prompt(7437,237655
cmd_reconfig_device_queue(7453,237902
bypass_is_supported(7478,238633

app/test-pmd-jitter/txonly.c,526
#define UDP_SRC_PORT 76,2576
#define UDP_DST_PORT 77,2602
#define IP_SRC_ADDR 79,2629
#define IP_DST_ADDR 80,2693
#define IP_DEFTTL 82,2758
#define IP_VERSION 83,2803
#define IP_HDRLEN 84,2827
#define IP_VHL_DEF 85,2905
static struct ipv4_hdr  pkt_ip_hdr;87,2950
static struct udp_hdr pkt_udp_hdr;88,3029
tx_mbuf_alloc(91,3140
copy_buf_to_pkt_segs(101,3311
copy_buf_to_pkt(126,3901
setup_pkt_udp_ip_headers(136,4167
pkt_burst_transmit(195,5759
tx_only_begin(308,8981
struct fwd_engine tx_only_engine 318,9274

app/test-pmd-jitter/macfwd.c,74
pkt_burst_mac_forward(79,2665
struct fwd_engine mac_fwd_engine 141,4358

app/test-pmd-jitter/rxonly.c,195
#define MAX_PKT_RX_FLAGS 72,2490
static const char *pkt_rx_flag_names[pkt_rx_flag_names73,2518
print_ether_addr(90,2769
pkt_burst_receive(106,3145
struct fwd_engine rx_only_engine 190,5340

app/test-pmd-jitter/icmpecho.c,232
arp_op_name(69,2340
ip_proto_name(91,2774
ether_addr_to_hexa(239,7566
ipv4_addr_to_dot(251,7816
ether_addr_dump(262,8080
ipv4_addr_dump(273,8259
reply_to_icmp_echo_rqsts(288,8552
struct fwd_engine icmp_echo_engine 499,14602

app/test-pmd-jitter/testpmd.h,4610
#define _TESTPMD_H_35,1714
#define main 39,1833
#define RTE_PORT_ALL 43,1893
#define RTE_TEST_RX_DESC_MAX 45,1943
#define RTE_TEST_TX_DESC_MAX 46,1980
#define RTE_PORT_STOPPED 48,2018
#define RTE_PORT_STARTED 49,2062
#define RTE_PORT_CLOSED 50,2106
#define RTE_PORT_HANDLING 51,2150
#define DEFAULT_MBUF_DATA_SIZE 57,2324
#define RTE_MAX_SEGS_PER_PKT 63,2536
#define MAX_PKT_BURST 65,2616
#define DEF_PKT_BURST 66,2641
#define DEF_MBUF_CACHE 68,2666
#define CACHE_LINE_SIZE_ROUNDUP(70,2694
#define NUMA_NO_CONFIG 73,2805
#define UMA_NO_CONFIG 74,2833
typedef uint8_t  lcoreid_t;76,2862
typedef uint8_t  portid_t;77,2890
typedef uint16_t queueid_t;78,2917
typedef uint16_t streamid_t;79,2945
#define MAX_QUEUE_ID 81,2975
	PORT_TOPOLOGY_PAIRED,84,3041
	PORT_TOPOLOGY_CHAINED,85,3064
	PORT_TOPOLOGY_LOOP,86,3088
struct pkt_burst_stats 94,3281
	unsigned int pkt_burst_spread[pkt_burst_spread95,3306
struct fwd_stream 103,3489
	portid_t   rx_port;105,3533
	queueid_t  rx_queue;106,3598
	portid_t   tx_port;107,3659
	queueid_t  tx_queue;108,3726
	streamid_t peer_addr;109,3792
	unsigned int rx_packets;112,3894
	unsigned int tx_packets;113,3946
	unsigned int fwd_dropped;114,4010
	unsigned int rx_bad_ip_csum 115,4076
	unsigned int rx_bad_l4_csum 116,4152
        double latency_us;118,4257
	uint64_t     core_cycles;120,4326
	struct pkt_burst_stats rx_burst_stats;123,4437
	struct pkt_burst_stats tx_burst_stats;124,4477
struct rte_port 137,4812
	struct rte_eth_dev_info dev_info;138,4830
	struct rte_eth_conf     dev_conf;139,4898
	struct ether_addr       eth_addr;140,4963
	struct rte_eth_stats    stats;141,5030
	uint64_t                tx_dropped;142,5096
	struct fwd_stream       *rx_stream;rx_stream143,5169
	struct fwd_stream       *tx_stream;tx_stream144,5240
	unsigned int            socket_id;145,5311
	uint16_t                tx_ol_flags;146,5373
	uint16_t                tx_vlan_id;147,5447
	void                    *fwd_ctx;fwd_ctx148,5520
	uint64_t                rx_bad_ip_csum;149,5589
	uint64_t                rx_bad_l4_csum;150,5668
	uint8_t                 tx_queue_stats_mapping_enabled;151,5746
	uint8_t                 rx_queue_stats_mapping_enabled;152,5803
	volatile uint16_t        port_status;153,5860
	uint8_t                 need_reconfig;154,5930
	uint8_t                 need_reconfig_queues;155,6010
	uint8_t                 rss_flag;156,6098
	uint8_t			dcb_flag;157,6161
	struct rte_eth_rxconf   rx_conf;158,6203
	struct rte_eth_txconf   tx_conf;159,6265
struct fwd_lcore 169,6626
	struct rte_mempool *mbp;mbp170,6645
	streamid_t stream_idx;171,6713
	streamid_t stream_nb;172,6784
	lcoreid_t  cpuid_idx;173,6853
	queueid_t  tx_queue;174,6925
	volatile char stopped;175,6994
typedef void (*port_fwd_begin_t)port_fwd_begin_t193,7593
typedef void (*port_fwd_end_t)port_fwd_end_t194,7640
typedef void (*packet_fwd_t)packet_fwd_t195,7685
struct fwd_engine 197,7739
	const char       *fwd_mode_name;fwd_mode_name198,7759
	port_fwd_begin_t port_fwd_begin;199,7823
	port_fwd_end_t   port_fwd_end;200,7896
	packet_fwd_t     packet_fwd;201,7969
struct fwd_config 223,8599
	struct fwd_engine *fwd_eng;fwd_eng224,8619
	streamid_t nb_fwd_streams;225,8680
	lcoreid_t  nb_fwd_lcores;226,8752
	portid_t   nb_fwd_ports;227,8821
enum dcb_mode_enable233,8912
	DCB_VT_ENABLED,235,8935
	DCB_ENABLED236,8952
struct dcb_config 242,9003
	enum dcb_mode_enable dcb_mode;243,9023
	uint8_t vt_en;244,9055
	enum rte_eth_nb_tcs num_tcs;245,9071
	uint8_t pfc_en;246,9101
enum dcb_queue_mapping_mode 252,9189
	DCB_VT_Q_MAPPING 253,9219
	DCB_4_TCS_Q_MAPPING,254,9242
	DCB_8_TCS_Q_MAPPING255,9264
#define MAX_TX_QUEUE_STATS_MAPPINGS 258,9289
#define MAX_RX_QUEUE_STATS_MAPPINGS 259,9371
struct queue_stats_mappings 261,9455
	uint8_t port_id;262,9485
	uint16_t queue_id;263,9503
	uint8_t stats_counter_id;264,9523
} __rte_cache_aligned;265,9550
#define MAX_SOCKET 292,10702
uint8_t port_numa[port_numa298,10851
uint8_t rxring_numa[rxring_numa304,10977
uint8_t txring_numa[txring_numa310,11105
#define TXONLY_DEF_PACKET_LEN 360,12570
lcore_num(383,13494
current_fwd_lcore(395,13738
mbuf_poolname_build(402,13836
mbuf_pool_find(408,14011
port_pci_reg_read(420,14294
#define port_id_pci_reg_read(432,14561
port_pci_reg_write(436,14675
#define port_id_pci_reg_write(446,14927
#define RTE_BE_TO_CPU_16(559,19747
#define RTE_CPU_TO_BE_16(560,19810
#define RTE_BE_TO_CPU_16(563,19902
#define RTE_CPU_TO_BE_16(564,19947
#define RTE_BE_TO_CPU_16(566,19999
#define RTE_CPU_TO_BE_16(568,20094

app/test-pmd-jitter/csumonly.c,777
#define IP_DEFTTL 78,2605
#define IP_VERSION 79,2650
#define IP_HDRLEN 80,2674
#define IP_VHL_DEF 81,2752
get_16b_sum(84,2820
get_ipv4_cksum(106,3195
get_ipv4_psd_sum 115,3403
	union ipv4_psd_header 118,3496
			uint32_t src_addr;120,3532
			uint32_t dst_addr;121,3587
			uint8_t  zero;122,3650
			uint8_t  proto;123,3684
			uint16_t len;124,3730
		uint16_t u16_arr[u16_arr126,3802
get_ipv6_psd_sum 139,4181
	union ipv6_psd_header 142,4274
			uint8_t src_addr[src_addr144,4310
			uint8_t dst_addr[dst_addr145,4368
			uint32_t len;146,4434
			uint32_t proto;147,4476
		uint16_t u16_arr[u16_arr150,4580
get_ipv4_udptcp_checksum(162,4942
get_ipv6_udptcp_checksum(181,5379
pkt_burst_checksum_forward(205,5930
struct fwd_engine csum_fwd_engine 461,13030

app/test-pmd-jitter/flowgen.c,540
static unsigned cfg_n_flows	77,2597
static unsigned cfg_pkt_size	78,2633
static uint32_t cfg_ip_src	79,2669
static uint32_t cfg_ip_dst	80,2719
static uint16_t cfg_udp_src	81,2769
static uint16_t cfg_udp_dst	82,2805
static struct ether_addr cfg_ether_src	83,2841
static struct ether_addr cfg_ether_dst	85,2925
#define IP_DEFTTL 88,3010
#define IP_VERSION 89,3055
#define IP_HDRLEN 90,3079
#define IP_VHL_DEF 91,3157
tx_mbuf_alloc(94,3234
ip_sum(105,3417
pkt_burst_flow_gen(131,3937
struct fwd_engine flow_gen_engine 242,7162

app/test-pmd-jitter/config.c,3082
print_ethaddr(100,4050
nic_stats_display(112,4453
nic_stats_clear(193,7522
nic_stats_mapping_display(205,7761
port_infos_display(253,9204
port_id_is_invalid(316,11238
vlan_id_is_invalid(325,11412
port_reg_off_is_invalid(334,11568
reg_bit_pos_is_invalid(355,12105
#define display_port_and_reg_off(363,12256
display_port_reg_value(367,12400
port_reg_bit_display(374,12600
port_reg_bit_field_display(391,13025
port_reg_display(421,13807
port_reg_bit_set(434,14089
port_reg_bit_field_set(459,14678
port_reg_set(499,15708
port_mtu_set(510,15984
rx_queue_id_is_invalid(526,16266
tx_queue_id_is_invalid(535,16440
rx_desc_id_is_invalid(544,16614
tx_desc_id_is_invalid(554,16808
ring_dma_zone_lookup(564,17025
union igb_ring_dword 579,17497
	uint64_t dword;580,17520
		uint32_t hi;582,17547
		uint32_t lo;583,17562
	} words;584,17577
struct igb_ring_desc_32_bytes 587,17591
	union igb_ring_dword lo_dword;588,17623
	union igb_ring_dword hi_dword;589,17655
	union igb_ring_dword resv1;590,17687
	union igb_ring_dword resv2;591,17716
struct igb_ring_desc_16_bytes 594,17749
	union igb_ring_dword lo_dword;595,17781
	union igb_ring_dword hi_dword;596,17813
ring_rxd_display_dword(600,17861
ring_rx_descriptor_display(607,18020
ring_tx_descriptor_display(646,19147
rx_ring_desc_display(662,19680
tx_ring_desc_display(679,20078
fwd_lcores_config_display(696,20467
rxtx_config_display(706,20674
port_rss_reta_info(732,21733
port_rss_hash_conf_show(770,22667
port_rss_hash_key_update(831,24047
setup_fwd_config_of_each_lcore(862,24690
simple_fwd_config_setup(902,25691
rss_fwd_config_setup(973,28166
dcb_rxq_2_txq_mapping(1041,29807
dcb_fwd_config_setup(1095,31250
icmp_echo_config_setup(1148,32597
fwd_config_setup(1203,34212
pkt_fwd_config_display(1221,34545
fwd_config_display(1261,35883
set_fwd_lcores_list(1272,36112
set_fwd_lcores_mask(1312,37111
set_fwd_lcores_number(1332,37484
set_fwd_ports_list(1346,37854
set_fwd_ports_mask(1379,38605
set_fwd_ports_number(1399,38960
set_nb_pkt_per_burst(1413,39318
set_tx_pkt_segments(1427,39666
list_pkt_forwarding_modes(1468,40813
set_pkt_forwarding_mode(1487,41212
set_verbose_level(1506,41612
vlan_extend_set(1514,41798
rx_vlan_strip_set(1536,42259
rx_vlan_strip_set_on_queue(1558,42719
rx_vlan_filter_set(1572,43070
rx_vft_set(1594,43534
rx_vlan_all_filter_set(1611,43911
vlan_tpid_set(1622,44116
tx_vlan_set(1638,44422
tx_vlan_reset(1649,44654
tx_vlan_pvid_set(1657,44789
set_qmap(1666,44955
tx_cksum_set(1718,46685
fdir_add_signature_filter(1729,47018
fdir_update_signature_filter(1747,47414
fdir_remove_signature_filter(1765,47818
fdir_get_infos(1783,48185
fdir_add_perfect_filter(1810,49102
fdir_update_perfect_filter(1828,49535
fdir_remove_perfect_filter(1846,49983
fdir_set_masks(1864,50383
set_vf_traffic(1880,50701
set_vf_rx_vlan(1902,51186
set_queue_rate_limit(1918,51574
set_vf_rate_limit(1940,52119
get_ethertype_filter(1965,52695
get_syn_filter(1992,53383
get_2tuple_filter(2013,53848
get_5tuple_filter(2042,54654
get_flex_filter(2079,55857

app/test-pmd-jitter/ieee1588fwd.c,3965
struct ptpv2_msg 76,2584
	uint8_t msg_id;77,2603
	uint8_t version;78,2620
	uint8_t unused[unused79,2659
#define PTP_SYNC_MESSAGE 81,2683
#define PTP_DELAY_REQ_MESSAGE 82,2727
#define PTP_PATH_DELAY_REQ_MESSAGE 83,2771
#define PTP_PATH_DELAY_RESP_MESSAGE 84,2815
#define PTP_FOLLOWUP_MESSAGE 85,2859
#define PTP_DELAY_RESP_MESSAGE 86,2903
#define PTP_PATH_DELAY_FOLLOWUP_MESSAGE 87,2947
#define PTP_ANNOUNCE_MESSAGE 88,2991
#define PTP_SIGNALLING_MESSAGE 89,3035
#define PTP_MANAGEMENT_MESSAGE 90,3079
#define IGBE_82576_ETQF(115,4027
#define IGBE_82576_ETQF_FILTER_ENABLE 116,4076
#define IGBE_82576_ETQF_1588_TIMESTAMP 117,4125
#define IGBE_82576_TSYNCRXCTL 119,4175
#define IGBE_82576_TSYNCRXCTL_RXTS_ENABLE 120,4214
#define IGBE_82576_RXSTMPL 122,4266
#define IGBE_82576_RXSTMPH 123,4305
#define IGBE_82576_RXSATRL 124,4344
#define IGBE_82576_RXSATRH 125,4383
#define IGBE_82576_TSYNCTXCTL 126,4422
#define IGBE_82576_TSYNCTXCTL_TXTS_ENABLE 127,4461
#define IGBE_82576_TXSTMPL 129,4513
#define IGBE_82576_TXSTMPH 130,4552
#define IGBE_82576_SYSTIML 131,4591
#define IGBE_82576_SYSTIMH 132,4630
#define IGBE_82576_TIMINCA 133,4669
#define IGBE_82576_TIMADJL 134,4708
#define IGBE_82576_TIMADJH 135,4747
#define IGBE_82576_TSAUXC 136,4786
#define IGBE_82576_TRGTTIML0 137,4825
#define IGBE_82576_TRGTTIMH0 138,4864
#define IGBE_82576_TRGTTIML1 139,4903
#define IGBE_82576_TRGTTIMH1 140,4942
#define IGBE_82576_AUXSTMPL0 141,4981
#define IGBE_82576_AUXSTMPH0 142,5020
#define IGBE_82576_AUXSTMPL1 143,5059
#define IGBE_82576_AUXSTMPH1 144,5098
#define IGBE_82576_TSYNCRXCFG 145,5137
#define IGBE_82576_TSSDP 146,5176
#define IXGBE_82599_ETQF(151,5291
#define IXGBE_82599_ETQF_FILTER_ENABLE 152,5341
#define IXGBE_82599_ETQF_1588_TIMESTAMP 153,5391
#define IXGBE_82599_TSYNCRXCTL 155,5442
#define IXGBE_82599_TSYNCRXCTL_RXTS_ENABLE 156,5481
#define IXGBE_82599_RXSTMPL 158,5534
#define IXGBE_82599_RXSTMPH 159,5573
#define IXGBE_82599_RXSATRL 160,5612
#define IXGBE_82599_RXSATRH 161,5651
#define IXGBE_82599_RXMTRL 162,5690
#define IXGBE_82599_TSYNCTXCTL 163,5729
#define IXGBE_82599_TSYNCTXCTL_TXTS_ENABLE 164,5768
#define IXGBE_82599_TXSTMPL 166,5821
#define IXGBE_82599_TXSTMPH 167,5860
#define IXGBE_82599_SYSTIML 168,5899
#define IXGBE_82599_SYSTIMH 169,5938
#define IXGBE_82599_TIMINCA 170,5977
#define IXGBE_82599_TIMADJL 171,6016
#define IXGBE_82599_TIMADJH 172,6055
#define IXGBE_82599_TSAUXC 173,6094
#define IXGBE_82599_TRGTTIML0 174,6133
#define IXGBE_82599_TRGTTIMH0 175,6172
#define IXGBE_82599_TRGTTIML1 176,6211
#define IXGBE_82599_TRGTTIMH1 177,6250
#define IXGBE_82599_AUXSTMPL0 178,6289
#define IXGBE_82599_AUXSTMPH0 179,6328
#define IXGBE_82599_AUXSTMPL1 180,6367
#define IXGBE_82599_AUXSTMPH1 181,6406
#define ETQF_FILTER_1588_REG 186,6510
#define IEEE1588_TIMINCA_INIT 192,6636
typedef void (*ieee1588_start_t)ieee1588_start_t197,6763
typedef void (*ieee1588_stop_t)ieee1588_stop_t198,6842
typedef int  (*tmst_read_t)tmst_read_t199,6921
struct port_ieee1588_ops 201,7003
	ieee1588_start_t ieee1588_start;202,7030
	ieee1588_stop_t  ieee1588_stop;203,7064
	tmst_read_t      rx_tmst_read;204,7097
	tmst_read_t      tx_tmst_read;205,7129
igbe_82576_ieee1588_start(212,7220
igbe_82576_ieee1588_stop(247,8232
igbe_82576_rx_timestamp_read(292,9490
igbe_82576_tx_timestamp_read(324,10394
static struct port_ieee1588_ops igbe_82576_ieee1588_ops 340,10823
ixgbe_82599_ieee1588_start(351,11132
ixgbe_82599_ieee1588_stop(385,12105
ixgbe_82599_rx_timestamp_read(430,13372
ixgbe_82599_tx_timestamp_read(462,14281
static struct port_ieee1588_ops ixgbe_82599_ieee1588_ops 478,14714
port_ieee1588_rx_timestamp_check(486,14984
#define MAX_TX_TMST_WAIT_MICROSECS 501,15379
port_ieee1588_tx_timestamp_check(504,15455
ieee1588_packet_fwd(530,16193
port_ieee1588_fwd_begin(629,18865
port_ieee1588_fwd_end(642,19171
struct fwd_engine ieee1588_fwd_engine 650,19340

app/test-pmd-jitter/testpmd.c,4322
uint16_t verbose_level 82,2684
uint8_t interactive 85,2781
uint8_t auto_start 86,2806
uint8_t numa_support 95,3119
uint8_t socket_num 101,3279
uint8_t mp_anon 106,3402
struct ether_addr peer_eth_addrs[peer_eth_addrs114,3606
portid_t nb_peer_eth_addrs 115,3658
struct rte_port *ports;ports120,3728
portid_t nb_ports;121,3798
struct fwd_lcore **fwd_lcores;fwd_lcores122,3870
lcoreid_t nb_lcores;123,3939
lcoreid_t nb_cfg_lcores;130,4151
lcoreid_t nb_fwd_lcores;131,4220
portid_t  nb_cfg_ports;132,4289
portid_t  nb_fwd_ports;133,4350
unsigned int fwd_lcores_cpuids[fwd_lcores_cpuids135,4412
portid_t fwd_ports_ids[fwd_ports_ids136,4490
struct fwd_stream **fwd_streams;fwd_streams138,4570
streamid_t nb_fwd_streams;139,4643
struct fwd_engine * fwd_engines[fwd_engines144,4748
struct fwd_config cur_fwd_config;160,5026
struct fwd_engine *cur_fwd_eng cur_fwd_eng161,5060
uint16_t mbuf_data_size 163,5138
uint32_t param_total_num_mbufs 164,5218
uint16_t tx_pkt_length 170,5448
uint16_t tx_pkt_seg_lengths[tx_pkt_seg_lengths171,5526
uint8_t  tx_pkt_nb_segs 174,5607
uint16_t nb_pkt_per_burst 176,5682
uint16_t mb_mempool_cache 177,5762
uint8_t dcb_config 180,5918
uint8_t dcb_test 183,5986
enum dcb_queue_mapping_mode dcb_q_mapping 186,6051
queueid_t nb_rxq 191,6161
queueid_t nb_txq 192,6221
#define RTE_TEST_RX_DESC_DEFAULT 197,6339
#define RTE_TEST_TX_DESC_DEFAULT 198,6376
uint16_t nb_rxd 199,6413
uint16_t nb_txd 200,6491
#define RX_PTHRESH 205,6639
#define RX_HTHRESH 206,6717
#define RX_WTHRESH 207,6791
#define TX_PTHRESH 209,6872
#define TX_HTHRESH 210,6951
#define TX_WTHRESH 211,7025
struct rte_eth_thresh rx_thresh 213,7106
struct rte_eth_thresh tx_thresh 219,7218
uint16_t rx_free_thresh 228,7381
uint8_t rx_drop_en 233,7509
uint16_t tx_free_thresh 238,7635
uint16_t tx_rs_thresh 243,7744
uint32_t txq_flags 248,7846
uint64_t rss_hf 253,7943
uint16_t port_topology 258,8037
uint8_t no_flush_rx 263,8190
uint8_t no_link_check 268,8308
uint32_t bypass_timeout 276,8470
struct rte_eth_rxmode rx_mode 283,8566
struct rte_fdir_conf fdir_conf 295,9095
volatile int test_done 303,9278
struct queue_stats_mappings tx_queue_stats_mappings_array[tx_queue_stats_mappings_array305,9351
struct queue_stats_mappings rx_queue_stats_mappings_array[rx_queue_stats_mappings_array306,9439
struct queue_stats_mappings *tx_queue_stats_mappings tx_queue_stats_mappings308,9528
struct queue_stats_mappings *rx_queue_stats_mappings rx_queue_stats_mappings309,9614
uint16_t nb_tx_queue_stats_mappings 311,9701
uint16_t nb_rx_queue_stats_mappings 312,9742
set_default_fwd_lcores_config(328,10176
set_def_peer_eth_addrs(347,10530
set_default_fwd_ports_config(358,10734
set_def_fwd_config(370,10926
struct mbuf_ctor_arg 380,11113
	uint16_t seg_buf_offset;381,11136
	uint16_t seg_buf_size;382,11210
struct mbuf_pool_ctor_arg 385,11278
	uint16_t seg_buf_size;386,11306
testpmd_mbuf_ctor(390,11384
testpmd_mbuf_pool_ctor(416,12149
mbuf_pool_create(434,12736
check_socket_id(492,14637
init_config(509,15027
reconfig(630,18197
init_fwd_streams(655,18716
pkt_burst_stats_display(732,20779
fwd_port_stats_display(786,22450
fwd_stream_stats_display(887,26187
flush_fwd_rx_queues(916,27138
run_pkt_fwd_on_lcore(943,27745
start_pkt_forward_on_core(958,28053
run_one_txonly_burst_on_core(970,28381
launch_packet_forwarding(988,28805
start_packet_forwarding(1017,29551
stop_packet_forwarding(1101,31821
dev_set_link_up(1245,36294
dev_set_link_down(1252,36417
all_ports_started(1259,36552
start_port(1276,36839
stop_port(1430,40947
close_port(1469,41768
all_ports_stopped(1503,42420
pmd_test_exit(1518,42624
typedef void (*cmd_func_t)cmd_func_t1531,42843
struct pmd_test_command 1532,42877
	const char *cmd_name;cmd_name1533,42903
	cmd_func_t cmd_func;1534,42926
#define PMD_TEST_CMD_NB 1537,42952
check_all_ports_link_status(1541,43117
#define CHECK_INTERVAL 1543,43185
#define MAX_CHECK_TIME 1544,43224
set_tx_queue_stats_mapping_registers(1593,44511
set_rx_queue_stats_mapping_registers(1616,45111
map_port_queue_stats_mapping_registers(1639,45712
init_port_config(1671,46521
const uint16_t vlan_tags[vlan_tags1714,47777
get_eth_dcb_conf(1722,47958
init_port_dcb_config(1799,50664
#define main 1845,51890
main(1849,51921

app/test-pmd-jitter/parameters.c,809
usage(85,2729
init_peer_eth_addrs(209,9013
parse_fwd_coremask(243,9731
parse_fwd_portmask(262,10255
parse_queue_stats_mapping_config(278,10594
	enum fieldnames 283,10714
		FLD_PORT 284,10733
		FLD_QUEUE,285,10749
		FLD_STATS_COUNTER,286,10762
		_NUM_FLD287,10783
parse_portnuma_config(364,13232
	enum fieldnames 371,13376
		FLD_PORT 372,13395
		FLD_SOCKET,373,13411
		_NUM_FLD374,13425
parse_ringnuma_config(416,14375
	enum fieldnames 423,14529
		FLD_PORT 424,14548
		FLD_FLAG,425,14564
		FLD_SOCKET,426,14576
		_NUM_FLD427,14590
	#define RX_RING_ONLY 431,14665
	#define TX_RING_ONLY 432,14691
	#define RXTX_RING 433,14717
parse_item_list(494,16174
launch_args_parse(540,17059
	enum { TX,545,17146
	enum { TX, RX 545,17146
#define SHORTOPTS 609,19066
#define SHORTOPTS 611,19094

app/test-pmd-jitter/mempool_anon.c,180
#define	PAGEMAP_FNAME	46,1883
#define	PAGEMAP_PFN_BITS	52,2025
#define	PAGEMAP_PFN_MASK	53,2053
get_phys_map(57,2135
mempool_anon_create(86,2750
mempool_anon_create(187,5205

app/test-pmd-jitter/macswap.c,72
pkt_burst_mac_swap(78,2625
struct fwd_engine mac_swap_engine 143,4382

app/test-pmd-jitter/mempool_osdep.h,34
#define _MEMPOOL_OSDEP_H_35,1720

app/test-pmd-jitter/iofwd.c,72
pkt_burst_io_forward(79,2671
struct fwd_engine io_fwd_engine 150,4723

app/test-pmd-jitter/macfwd-retry.c,229
#define BURST_TX_WAIT_US 73,2510
#define BURST_TX_RETRIES 74,2538
uint32_t burst_tx_delay_time 80,2664
uint32_t burst_tx_retry_num 81,2713
pkt_burst_mac_retry_forward(89,2967
struct fwd_engine mac_retry_fwd_engine 160,4764

app/test/test_power.c,570
#define TEST_POWER_LCORE_ID 46,1862
#define TEST_POWER_LCORE_INVALID 47,1898
#define TEST_POWER_FREQS_NUM_MAX 48,1957
#define TEST_POWER_SYSFILE_CUR_FREQ 50,2023
static uint32_t total_freq_num;53,2120
static uint32_t freqs[freqs54,2152
check_cur_freq(57,2213
#define TEST_POWER_CONVERT_TO_DECIMAL 59,2263
check_power_freqs(88,2827
check_power_get_freq(138,4133
check_power_set_freq(168,4803
check_power_freq_down(218,6060
check_power_freq_up(273,7399
check_power_freq_max(328,8712
check_power_freq_min(356,9322
test_power(383,9914
test_power(483,12019

app/test/test_malloc.c,882
#define N 58,2174
#define QUOTE_(60,2191
#define QUOTE(61,2212
#define MALLOC_MEMZONE_SIZE 62,2239
is_memory_overlap(75,2598
is_aligned(88,2886
test_align_overlap_per_lcore(99,3043
test_reordered_free_per_lcore(171,4544
test_str_to_size(268,6490
		const char *str;str271,6525
		uint64_t value;272,6544
test_big_alloc(296,7174
test_multi_alloc_statistics(350,8866
test_memzone_size_alloc(451,12110
test_rte_malloc_type_limits(463,12367
test_realloc(475,12665
test_random_alloc_free(643,17110
	struct mem_list 645,17168
		struct mem_list *next;next646,17187
		char data[data647,17212
#define err_return(691,18359
test_rte_malloc_validate(697,18482
test_zero_aligned_alloc(771,20491
test_malloc_bad_params(788,20755
is_mem_on_socket(818,21369
addr_to_socket(835,21713
test_alloc_single_socket(851,22085
test_alloc_socket(893,22978
test_malloc(928,23685

app/test/test_eal_fs.c,76
test_parse_sysfs_value(45,1977
test_eal_fs(200,6390
test_eal_fs(209,6524

app/test/test_table_ports.c,135
port_test port_tests[port_tests39,1774
unsigned n_port_tests 44,1853
test_port_ring_reader(48,1920
test_port_ring_writer(112,3538

app/test/test_lpm6.c,1050
#define TEST_LPM_ASSERT(56,2081
typedef int32_t (* rte_lpm6_test)63,2451
rte_lpm6_test tests6[tests695,3328
#define NUM_LPM6_TESTS 128,3630
#define RTE_LPM6_TBL24_NUM_ENTRIES 129,3703
#define RTE_LPM6_LOOKUP_SUCCESS 130,3776
#define MAX_DEPTH 131,3849
#define MAX_RULES 132,3922
#define NUMBER_TBL8S 133,3995
#define MAX_NUM_TBL8S 134,4068
#define PASS 135,4141
IPv6(138,4169
test0(166,4718
test1(208,5895
test2(240,6660
test3(269,7344
test4(290,7753
test5(329,8657
test6(367,9529
test7(405,10439
test8(443,11359
test9(482,12360
test10(526,13406
test11(570,14385
test12(630,15835
test13(668,16693
test14(715,17849
test15(767,18922
test16(803,19809
test17(845,21136
test18(912,22950
test19(1074,27665
test20(1272,32936
test21(1339,34692
test22(1397,36330
test23(1513,40097
test24(1561,41168
test25(1597,42129
test26(1643,43277
test27(1723,45604
#define ITERATIONS 1770,46702
#define BATCH_SIZE 1771,46731
print_route_distribution(1774,46770
perf_test(1798,47343
test_lpm6(1906,49913
test_lpm6(1926,50221

app/test/test.h,109
#define _TEST_H_35,1711
#define main 39,1827
#define RECURSIVE_ENV_VAR 42,1854
int test_pci_run;102,3238

app/test/test_errno.c,20
test_errno(46,1894

app/test/process.h,135
#define _PROCESS_H_35,1714
#define self 40,1794
#define exe 41,1817
#define self 43,1842
#define exe 44,1862
process_dup(54,2168

app/test/test_table_tables.c,663
table_test table_tests[table_tests44,1899
#define PREPARE_PACKET(53,2052
unsigned n_table_tests 65,2447
struct rte_bucket_4_8 73,2656
	uint64_t signature;75,2700
	uint64_t lru_list;76,2721
	struct rte_bucket_4_8 *next;next77,2741
	uint64_t next_valid;78,2771
	uint64_t key[key79,2793
	uint8_t data[data81,2831
uint64_t shuffles 85,2890
uint64_t shuffles 87,2939
static int test_lru_update(90,2990
test_table_stub(163,4709
test_table_array(197,5443
test_table_lpm(310,7886
test_table_lpm_ipv6(468,11479
test_table_hash_lru_generic(633,15338
test_table_hash_ext_generic(741,17588
test_table_hash_lru(854,19977
test_table_hash_ext(883,20528

app/test/test_red.c,7720
#define TEST_HZ_PER_KHZ 55,2129
#define TEST_NSEC_MARGIN 56,2158
#define MAX_QEMPTY_TIME_MSEC 58,2247
#define MSEC_PER_SEC 59,2284
#define USEC_PER_MSEC 60,2358
#define USEC_PER_SEC 61,2438
struct test_rte_red_config 64,2577
	struct rte_red_config *rconfig;rconfig65,2655
	uint8_t num_cfg;66,2729
	uint8_t *wq_log2;wq_log267,2804
	uint32_t min_th;68,2871
	uint32_t max_th;69,2936
	uint8_t *maxp_inv;maxp_inv70,3001
struct test_queue 73,3071
	struct rte_red *rdata;rdata74,3149
	uint32_t num_queues;75,3211
	uint32_t *qconfig;qconfig76,3285
	uint32_t *q;q77,3367
	uint32_t q_ramp_up;78,3419
	uint32_t avg_ramp_up;79,3497
	uint32_t avg_tolerance;80,3583
	double drop_tolerance;81,3651
struct test_var 84,3735
	uint32_t wait_usec;85,3819
	uint32_t num_iterations;86,3887
	uint32_t num_ops;87,3954
	uint64_t clk_freq;88,4021
	uint32_t sleep_sec;89,4082
	uint32_t *dropped;dropped90,4140
	uint32_t *enqueued;enqueued91,4205
struct test_config 94,4275
	const char *ifname;ifname95,4353
	const char *msg;msg96,4409
	const char *htxt;htxt97,4475
	struct test_rte_red_config *tconfig;tconfig98,4553
	struct test_queue *tqueue;tqueue99,4633
	struct test_var *tvar;tvar100,4708
	uint32_t *tlevel;tlevel101,4789
enum test_result 104,4847
	FAIL 105,4866
	PASS106,4877
struct tests 110,4933
	struct test_config *testcfg;testcfg111,4948
	enum test_result (*testfn)testfn112,4978
struct rdtsc_prof 115,5033
	uint64_t clk_start;116,5053
	uint64_t clk_min;117,5074
	uint64_t clk_max;118,5126
	uint64_t clk_avgc;119,5178
	double clk_avg;120,5241
	const char *name;name121,5313
static const uint64_t port_speed_bytes 124,5336
static double inv_cycles_per_byte 125,5415
static double pkt_time_usec 126,5454
static void init_port_ts(128,5488
static uint64_t get_port_ts(135,5737
static void rdtsc_prof_init(140,5839
static inline void rdtsc_prof_start(149,6013
static inline void rdtsc_prof_end(163,6314
static void rdtsc_prof_print(176,6588
static uint32_t rte_red_get_avg_int(188,6862
static double rte_red_get_avg_float(197,7095
static void rte_red_set_avg_int(206,7350
static double calc_exp_avg_on_empty(216,7590
static double calc_drop_rate(221,7754
static double calc_drop_prob(229,7931
static int check_drop_rate(249,8364
static int check_avg(269,8808
static uint64_t get_machclk_freq(289,9207
test_rte_red_init(327,10038
increase_actual_qsize(354,10653
increase_average_qsize(389,11526
static struct rte_red_config ft_wrconfig[ft_wrconfig419,12301
static struct rte_red ft_rtdata[ft_rtdata420,12346
static uint8_t ft_wq_log2[ft_wq_log2421,12382
static uint8_t ft_maxp_inv[ft_maxp_inv422,12417
static uint32_t  ft_qconfig[ft_qconfig423,12454
static uint32_t  ft_q[ft_q424,12500
static uint32_t  ft_dropped[ft_dropped425,12530
static uint32_t  ft_enqueued[ft_enqueued426,12566
static struct test_rte_red_config ft_tconfig 428,12604
static struct test_queue ft_tqueue 437,12798
static struct test_var ft_tvar 448,13060
static void enqueue_dequeue_func(461,13337
static uint32_t ft1_tlevels[ft1_tlevels487,14073
static struct test_config func_test1_config 489,14212
static enum test_result func_test1(509,14738
static uint32_t ft2_tlevel[ft2_tlevel592,16941
static uint8_t ft2_wq_log2[ft2_wq_log2593,16979
static uint8_t ft2_maxp_inv[ft2_maxp_inv594,17042
static struct rte_red_config ft2_rconfig[ft2_rconfig595,17117
static struct test_rte_red_config ft2_tconfig 597,17164
static struct test_config func_test2_config 606,17361
static enum test_result func_test2(626,17901
static uint32_t ft3_tlevel[ft3_tlevel703,19963
static struct test_rte_red_config ft3_tconfig 705,20003
static struct test_config func_test3_config 714,20199
static enum test_result func_test3(733,20763
static uint32_t ft4_tlevel[ft4_tlevel816,22810
static uint8_t ft4_wq_log2[ft4_wq_log2817,22849
static struct test_rte_red_config ft4_tconfig 819,22887
static struct test_queue ft4_tqueue 828,23084
static struct test_config func_test4_config 839,23347
static enum test_result func_test4(860,23988
static uint32_t ft5_tlevel[ft5_tlevel958,26204
static uint8_t ft5_wq_log2[ft5_wq_log2959,26242
static uint8_t ft5_maxp_inv[ft5_maxp_inv960,26281
static struct rte_red_config ft5_config[ft5_config961,26323
static struct rte_red ft5_data[ft5_data962,26367
static uint32_t ft5_q[ft5_q963,26402
static uint32_t ft5_dropped[ft5_dropped964,26428
static uint32_t ft5_enqueued[ft5_enqueued965,26474
static struct test_rte_red_config ft5_tconfig 967,26522
static struct test_queue ft5_tqueue 976,26717
struct test_var ft5_tvar 987,26980
static struct test_config func_test5_config 997,27157
static enum test_result func_test5(1020,27909
static uint32_t ft6_tlevel[ft6_tlevel1098,30056
static uint8_t ft6_wq_log2[ft6_wq_log21099,30095
static uint8_t ft6_maxp_inv[ft6_maxp_inv1100,30134
static struct rte_red_config ft6_config[ft6_config1101,30176
static struct rte_red ft6_data[ft6_data1102,30220
static uint32_t ft6_q[ft6_q1103,30255
static struct test_rte_red_config ft6_tconfig 1105,30282
static struct test_queue ft6_tqueue 1114,30478
static struct test_config func_test6_config 1125,30741
static enum test_result func_test6(1147,31541
static struct rte_red_config pt_wrconfig[pt_wrconfig1229,33919
static struct rte_red pt_rtdata[pt_rtdata1230,33964
static uint8_t pt_wq_log2[pt_wq_log21231,34000
static uint8_t pt_maxp_inv[pt_maxp_inv1232,34035
static uint32_t pt_qconfig[pt_qconfig1233,34072
static uint32_t pt_q[pt_q1234,34108
static uint32_t pt_dropped[pt_dropped1235,34138
static uint32_t pt_enqueued[pt_enqueued1236,34174
static struct test_rte_red_config pt_tconfig 1238,34212
static struct test_queue pt_tqueue 1247,34406
static void enqueue_dequeue_perf(1261,34704
static uint32_t pt1_tlevel[pt1_tlevel1292,35297
static uint32_t pt2_tlevel[pt2_tlevel1293,35334
static uint32_t pt3_tlevel[pt3_tlevel1294,35371
static struct test_var perf1_tvar 1296,35410
static struct test_config perf1_test1_config 1306,35596
static struct test_config perf1_test2_config 1317,35965
static struct test_config perf1_test3_config 1328,36348
static enum test_result perf1_test(1343,36828
static uint32_t pt4_tlevel[pt4_tlevel1401,38234
static uint32_t pt5_tlevel[pt5_tlevel1402,38271
static uint32_t pt6_tlevel[pt6_tlevel1403,38308
static struct test_var perf2_tvar 1405,38347
static struct test_config perf2_test4_config 1414,38519
static struct test_config perf2_test5_config 1433,39101
static struct test_config perf2_test6_config 1452,39697
static enum test_result perf2_test(1475,40414
static uint32_t avg_max 1587,43315
static uint32_t avg_max_bits 1588,43344
static struct rte_red_config ovfl_wrconfig[ovfl_wrconfig1590,43379
static struct rte_red ovfl_rtdata[ovfl_rtdata1591,43426
static uint8_t ovfl_maxp_inv[ovfl_maxp_inv1592,43464
static uint32_t ovfl_qconfig[ovfl_qconfig1593,43503
static uint32_t ovfl_q[ovfl_q1594,43550
static uint32_t ovfl_dropped[ovfl_dropped1595,43581
static uint32_t ovfl_enqueued[ovfl_enqueued1596,43618
static uint32_t ovfl_tlevel[ovfl_tlevel1597,43656
static uint8_t ovfl_wq_log2[ovfl_wq_log21598,43696
static struct test_rte_red_config ovfl_tconfig 1600,43735
static struct test_queue ovfl_tqueue 1609,43940
static struct test_var ovfl_tvar 1620,44213
static void ovfl_check_avg(1630,44402
static struct test_config ovfl_test1_config 1644,44686
static enum test_result ovfl_test1(1665,45234
struct tests func_tests[func_tests1751,47318
struct tests perf_tests[perf_tests1761,47611
static void run_tests(1773,47927
test_invalid_parameters(1802,48874
int test_red(1864,50652
test_red(1889,51167

app/test/test_timer_perf.c,215
#define MAX_ITERATIONS 47,1941
int outstanding_count 49,1973
timer_cb(52,2013
#define DELAY_SECONDS 57,2109
#define do_delay(60,2163
#define do_delay(62,2199
test_timer_perf(66,2242
test_timer_perf(165,5433

app/test/packet_burst_generator.h,69
#define PACKET_BURST_GENERATOR_H_35,1728
#define IPV4_ADDR(47,1891

app/test/test_alarm.c,429
#define US_PER_MS 46,1901
#define RTE_TEST_ALARM_TIMEOUT 48,1925
#define RTE_TEST_CHECK_PERIOD 49,1970
static volatile int flag;51,2016
test_alarm_callback(54,2055
static rte_atomic32_t cb_count;60,2169
test_multi_cb(63,2214
static volatile int recursive_error 69,2320
test_remove_in_callback(72,2374
static volatile int flag_2;83,2715
test_remove_in_callback_2(86,2756
test_multi_alarms(96,3031
test_alarm(203,6792

app/test/test_table_tables.h,45
typedef int (*table_test)table_test47,2008

app/test/virtual_pmd.c,1905
#define MAX_PKT_BURST 42,1839
static const char *virtual_ethdev_driver_name virtual_ethdev_driver_name44,1866
struct virtual_ethdev_private 46,1930
	struct rte_eth_stats eth_stats;47,1962
	struct rte_mbuf *rx_pkt_burst[rx_pkt_burst49,1996
	int rx_pkt_burst_len;50,2043
struct virtual_ethdev_queue 53,2070
	int port_id;54,2100
	int queue_id;55,2114
virtual_ethdev_start_success(59,2144
virtual_ethdev_start_fail(67,2276
static void  virtual_ethdev_stop(73,2394
virtual_ethdev_close(80,2561
virtual_ethdev_configure_success(84,2635
virtual_ethdev_configure_fail(90,2733
virtual_ethdev_info_get(96,2830
virtual_ethdev_rx_queue_setup_success(112,3216
virtual_ethdev_rx_queue_setup_fail(135,3790
virtual_ethdev_tx_queue_setup_success(145,4098
virtual_ethdev_tx_queue_setup_fail(167,4628
virtual_ethdev_rx_queue_release(176,4893
virtual_ethdev_tx_queue_release(181,4964
virtual_ethdev_link_update_success(186,5034
virtual_ethdev_link_update_fail(196,5261
virtual_ethdev_stats_get(203,5408
virtual_ethdev_stats_reset(212,5649
virtual_ethdev_promiscuous_mode_enable(223,5928
virtual_ethdev_promiscuous_mode_disable(227,6021
static struct eth_dev_ops virtual_ethdev_default_dev_ops 231,6104
virtual_ethdev_start_fn_set_success(250,6885
virtual_ethdev_configure_fn_set_success(262,7181
virtual_ethdev_rx_queue_setup_fn_set_success(273,7496
virtual_ethdev_tx_queue_setup_fn_set_success(286,7836
virtual_ethdev_link_update_fn_set_success(299,8176
virtual_ethdev_rx_burst_success(311,8505
virtual_ethdev_rx_burst_fail(345,9349
virtual_ethdev_tx_burst_success(353,9520
virtual_ethdev_tx_burst_fail(386,10196
virtual_ethdev_rx_burst_fn_set_success(394,10343
virtual_ethdev_tx_burst_fn_set_success(406,10636
virtual_ethdev_simulate_link_status_interrupt(418,10929
virtual_ethdev_add_mbufs_to_rx_queue(430,11217
get_number_of_sockets(447,11645
virtual_ethdev_create(463,11967

app/test/test_distributor.c,872
#define ITER_POWER 43,1860
#define BURST 44,1936
#define BIG_BATCH 45,1953
static volatile int quit;48,2025
static volatile int zero_quit;49,2102
static volatile unsigned worker_idx;50,2179
struct worker_stats 52,2217
	volatile unsigned handled_packets;53,2239
} __rte_cache_aligned;54,2275
struct worker_stats worker_stats[worker_stats55,2298
total_packet_count(61,2475
clear_packet_count(71,2687
handle_work(80,2888
sanity_test(109,3972
handle_work_with_free_mbufs(248,8080
sanity_test_with_mbuf_alloc(272,8794
handle_work_for_shutdown_test(304,9604
sanity_test_with_worker_shutdown(346,10835
test_flush_with_worker_shutdown(403,12428
int test_error_distributor_create_name(450,13608
int test_error_distributor_create_numworkers(467,13933
quit_workers(482,14331
#define MBUF_SIZE 504,14876
test_distributor(507,14955
test_distributor(589,16820

app/test/test_memzone.c,532
is_memory_overlap(79,2754
test_memzone_invalid_alignment(89,2975
test_memzone_reserving_zone_size_bigger_than_the_maximum(109,3399
test_memzone_reserve_flags(130,3883
test_memzone_reserve_max(262,7470
test_memzone_reserve_max_aligned(347,10024
test_memzone_aligned(444,12869
check_memzone_bounded(564,17304
test_memzone_bounded(609,18354
test_memzone_reserve_memory_in_smallest_segment(649,19441
test_memzone_reserve_memory_with_smallest_offset(729,21827
test_memzone_reserve_remainder(854,25165
test_memzone(926,26809

app/test/test_acl.c,438
#define LEN 50,1942
struct rte_acl_param acl_param 52,1978
struct rte_acl_ipv4vlan_rule acl_rule 59,2132
bswap_test_data(69,2385
test_classify_run(98,3291
test_classify_buid(191,5976
#define	TEST_CLASSIFY_ITER	221,6726
test_classify(227,6809
test_invalid_layout(284,8071
test_create_find_add(403,11074
test_invalid_rules(542,14178
test_invalid_parameters(644,16579
test_misc(889,22111
test_acl(914,22518
test_acl(934,22818

app/test/test_memcpy.c,566
#define TEST_VALUE_RANGE 52,2055
static size_t buf_sizes[buf_sizes56,2151
#define SMALL_BUFFER_SIZE 62,2422
static size_t buf_sizes[buf_sizes64,2493
#define SMALL_BUFFER_SIZE 65,2536
#define LARGE_BUFFER_SIZE 74,2811
#define TEST_ITERATIONS 77,2926
#define TEST_BATCH_SIZE 78,2966
#define ALIGNMENT_UNIT 81,3057
struct base_memcpy_func 86,3172
	void (*func)func87,3198
	unsigned size;88,3247
#define BASE_FUNC(92,3318
#define MAX_BASE_FUNC_SIZE 95,3432
base_func_test(101,3554
test_single_memcpy(138,4463
func_test(194,5952
test_memcpy(214,6401

app/test/test_tailq.c,205
#define do_return(47,1919
#define DEFAULT_TAILQ 53,2056
static struct rte_dummy d_elem;55,2095
test_tailq_create(58,2139
test_tailq_lookup(91,3091
test_tailq_deprecated(116,3790
test_tailq(156,4947

app/test/test_mbuf.c,1376
#define MBUF_SIZE 65,2337
#define NB_MBUF 66,2374
#define MBUF_TEST_DATA_LEN 67,2410
#define MBUF_TEST_DATA_LEN2 68,2447
#define MBUF_TEST_HDR1_LEN 69,2482
#define MBUF_TEST_HDR2_LEN 70,2517
#define MBUF_TEST_ALL_HDRS_LEN 71,2552
#define REFCNT_MAX_ITER 73,2625
#define REFCNT_MAX_TIMEOUT 74,2660
#define REFCNT_MAX_REF 75,2695
#define REFCNT_MBUF_NUM 76,2743
#define REFCNT_MBUF_SIZE 77,2778
#define REFCNT_RING_SIZE 78,2860
#define MAKE_STRING(80,2928
static struct rte_mempool *pktmbuf_pool pktmbuf_pool82,2965
static struct rte_mempool *ctrlmbuf_pool ctrlmbuf_pool83,3013
static struct rte_mempool *refcnt_pool refcnt_pool87,3135
static struct rte_ring *refcnt_mbuf_ring refcnt_mbuf_ring88,3182
static volatile uint32_t refcnt_stop_slaves;89,3231
static unsigned refcnt_lcore[refcnt_lcore90,3276
#define GOTO_FAIL(130,4609
test_pktmbuf_with_non_ascii_data(140,4844
test_one_pktmbuf(178,5670
test_one_ctrlmbuf(327,9902
testclone_testupdate_testdetach(366,10654
#undef GOTO_FAIL411,11556
test_pktmbuf_pool(419,11631
test_pktmbuf_pool_ptr(462,12450
test_pktmbuf_free_segment(513,13426
test_refcnt_slave(558,14283
test_refcnt_iter(582,14785
test_refcnt_master(638,16248
test_refcnt_mbuf(658,16575
test_failing_mbuf_sanity_check(727,18273
verify_mbuf_check_panics(739,18441
test_failing_mbuf_sanity_check(761,18804
test_mbuf(833,20271

app/test/test_lpm6_routes.h,455
#define _TEST_LPM_ROUTES_H_34,1721
struct rules_tbl_entry 36,1750
	uint8_t ip[ip37,1775
	uint8_t depth;38,1792
	uint8_t next_hop;39,1808
struct ips_tbl_entry 42,1831
	uint8_t ip[ip43,1854
	uint8_t next_hop;44,1871
static struct rules_tbl_entry large_route_table[large_route_table47,1894
static struct ips_tbl_entry large_ips_table[large_ips_table1051,76565
#define  NUM_ROUTE_ENTRIES 101055,7677410
#define  NUM_IPS_ENTRIES 101056,7677496

app/test/test_kvargs.c,170
static unsigned count;45,1768
static int check_handler(49,1919
static int test_valid_kvargs(68,2308
static int test_invalid_kvargs(187,5532
int test_kvargs(226,6566

app/test/test_cmdline_etheraddr.c,631
struct ether_addr_str 46,1900
	const char * str;47,1924
	uint64_t address;48,1943
const struct ether_addr_str ether_addr_valid_strs[ether_addr_valid_strs52,1986
const char * ether_addr_garbage_strs[ether_addr_garbage_strs62,2319
#define GARBAGE_ETHERADDR 75,2678
const char * ether_addr_invalid_strs[ether_addr_invalid_strs78,2752
#define ETHERADDR_VALID_STRS_SIZE 104,3287
#define ETHERADDR_GARBAGE_STRS_SIZE 106,3391
#define ETHERADDR_INVALID_STRS_SIZE 108,3501
is_addr_different(114,3625
test_parse_etheraddr_invalid_param(126,3855
test_parse_etheraddr_invalid_data(176,4938
test_parse_etheraddr_valid(201,5425

app/test/test_table_combined.c,1079
#define MAX_TEST_KEYS 40,1828
#define N_PACKETS 41,1854
enum check_table_result 43,1876
	CHECK_TABLE_OK,44,1902
	CHECK_TABLE_PORT_CONFIG,45,1919
	CHECK_TABLE_PORT_ENABLE,46,1945
	CHECK_TABLE_TABLE_CONFIG,47,1971
	CHECK_TABLE_ENTRY_ADD,48,1998
	CHECK_TABLE_DEFAULT_ENTRY_ADD,49,2022
	CHECK_TABLE_CONNECT,50,2054
	CHECK_TABLE_MANAGE_ERROR,51,2076
	CHECK_TABLE_CONSISTENCY,52,2103
	CHECK_TABLE_NO_TRAFFIC,53,2129
	CHECK_TABLE_INVALID_PARAMETER,54,2154
struct table_packets 57,2190
	uint32_t hit_packet[hit_packet58,2213
	uint32_t miss_packet[miss_packet59,2250
	uint32_t n_hit_packets;60,2288
	uint32_t n_miss_packets;61,2313
combined_table_test table_tests_combined[table_tests_combined64,2343
unsigned n_table_tests_combined 75,2587
test_table_type(79,2699
test_table_stub_combined(269,8000
test_table_lpm_combined(291,8473
test_table_lpm_ipv6_combined(350,9870
test_table_hash8lru(412,11423
test_table_hash16lru(470,12794
test_table_hash32lru(528,14187
test_table_hash8ext(586,15577
test_table_hash16ext(652,17221
test_table_hash32ext(718,18892

app/test/test_lpm_routes.h,230
#define _TEST_LPM_ROUTES_H_35,1722
struct route_rule 39,1772
	uint32_t ip;40,1792
	uint8_t depth;41,1806
static const struct route_rule large_route_table[large_route_table49,1924
#define  NUM_ROUTE_ENTRIES 1076859,21510444

app/test/test_table_ports.h,43
typedef int (*port_test)port_test39,1806

app/test/commands.c,1480
struct cmd_autotest_result 81,2665
	cmdline_fixed_string_t autotest;82,2694
static void cmd_autotest_parsed(85,2732
cmdline_parse_token_string_t cmd_autotest_autotest 215,7099
cmdline_parse_inst_t cmd_autotest 257,8463
struct cmd_dump_result 269,8750
	cmdline_fixed_string_t dump;270,8775
dump_struct_sizes(274,8821
#define DUMP_SIZE(276,8847
#undef DUMP_SIZE282,9077
static void cmd_dump_parsed(285,9097
cmdline_parse_token_string_t cmd_dump_dump 307,9828
cmdline_parse_inst_t cmd_dump 313,10052
struct cmd_dump_one_result 325,10319
	cmdline_fixed_string_t dump;326,10348
	cmdline_fixed_string_t name;327,10378
static void cmd_dump_one_parsed(330,10412
cmdline_parse_token_string_t cmd_dump_one_dump 355,11017
cmdline_parse_token_string_t cmd_dump_one_name 359,11159
cmdline_parse_inst_t cmd_dump_one 362,11276
struct cmd_set_ring_result 375,11626
	cmdline_fixed_string_t set;376,11655
	cmdline_fixed_string_t name;377,11684
	uint32_t value;378,11714
static void cmd_set_ring_parsed(381,11735
cmdline_parse_token_string_t cmd_set_ring_set 401,12204
cmdline_parse_token_string_t cmd_set_ring_name 405,12335
cmdline_parse_token_num_t cmd_set_ring_value 408,12452
cmdline_parse_inst_t cmd_set_ring 411,12567
struct cmd_quit_result 426,12949
	cmdline_fixed_string_t quit;427,12974
cmd_quit_parsed(431,13020
cmdline_parse_token_string_t cmd_quit_quit 438,13165
cmdline_parse_inst_t cmd_quit 442,13281
cmdline_parse_ctx_t main_ctx[main_ctx454,13553

app/test/test_cycles.c,40
#define N 42,1802
test_cycles(56,2110

app/test/test_ring_perf.c,729
#define RING_NAME 53,2026
#define RING_SIZE 54,2056
#define MAX_BURST 55,2079
static const volatile unsigned bulk_sizes[bulk_sizes61,2224
static struct rte_ring *r;r64,2322
struct lcore_pair 66,2350
	unsigned c1,67,2370
	unsigned c1, c2;67,2370
static volatile unsigned lcore_count 70,2392
get_two_hyperthreads(75,2526
get_two_cores(101,3118
get_two_sockets(124,3557
test_empty_dequeue(146,3986
struct thread_params 173,4786
	unsigned size;174,4809
	double spsc,175,4866
	double spsc, mpmc;175,4866
enqueue_bulk(183,5074
dequeue_bulk(218,6033
run_on_core_pair(253,7029
test_single_enqueue_dequeue(283,8038
test_burst_enqueue_dequeue(316,8968
test_bulk_enqueue_dequeue(350,10061
test_ring_perf(385,11101

app/test/test.c,265
#define RTE_LOGTYPE_APP 65,2293
const char *prgname;prgname67,2336
static const char *recursive_call;recursive_call70,2416
no_action(73,2509
do_recursive_call(76,2550
		const char *env_var;env_var80,2599
		int (*action_fn)action_fn81,2622
main(114,3574

app/test/virtual_pmd.h,36
#define __VIRTUAL_ETHDEV_H_35,1722

app/test/test_devargs.c,61
static void free_devargs_list(44,1829
test_devargs(56,2050

app/test/test_lpm.c,720
#define TEST_LPM_ASSERT(55,2059
typedef int32_t (* rte_lpm_test)62,2429
rte_lpm_test tests[tests84,3015
#define NUM_LPM_TESTS 107,3225
#define MAX_DEPTH 108,3280
#define MAX_RULES 109,3301
#define PASS 110,3323
test0(117,3438
test1(142,4057
test2(166,4620
test3(182,4920
test4(215,5680
test5(248,6412
test6(279,7067
test7(311,7814
test8(357,9296
test9(439,11586
test10(602,16061
test11(788,20744
test12(853,22197
test13(905,23516
test14(963,24961
test15(1014,26154
test16(1042,26803
test17(1074,27673
#define ITERATIONS 1146,29590
#define BATCH_SIZE 1147,29619
#define BULK_SIZE 1148,29648
print_route_distribution(1151,29682
perf_test(1175,30249
test_lpm(1336,34371
test_lpm(1355,34669

app/test/test_mempool_perf.c,737
#define N 94,3017
#define TIME_S 95,3033
#define MEMPOOL_ELT_SIZE 96,3050
#define MAX_KEEP 97,3080
#define MEMPOOL_SIZE 98,3101
static struct rte_mempool *mp;mp100,3181
static struct rte_mempool *mp_cache,mp_cache101,3212
static struct rte_mempool *mp_cache, *mp_nocache;mp_nocache101,3212
static rte_atomic32_t synchro;103,3263
static unsigned n_get_bulk;106,3354
static unsigned n_put_bulk;107,3382
static unsigned n_keep;110,3482
struct mempool_test_stats 113,3543
	unsigned enq_count;114,3571
} __rte_cache_aligned;115,3592
static struct mempool_test_stats stats[stats117,3616
my_obj_init(124,3787
per_lcore_mempool_test(133,3972
launch_cores(190,5404
do_one_mempool_test(249,6606
test_mempool_perf(277,7228

app/test/test_logs.c,95
#define RTE_LOGTYPE_TESTAPP1 50,1985
#define RTE_LOGTYPE_TESTAPP2 51,2032
test_logs(63,2232

app/test/test_pci.c,539
int test_pci_run 58,2096
static unsigned pci_dev_count;59,2163
static unsigned driver_registered 60,2194
struct rte_pci_id my_driver_id[my_driver_id71,2499
#define RTE_PCI_DEV_ID_DECL_IXGBE(73,2537
struct rte_pci_id my_driver_id2[my_driver_id279,2681
#define RTE_PCI_DEV_ID_DECL_EM(82,2740
#define RTE_PCI_DEV_ID_DECL_IGB(83,2811
struct rte_pci_driver my_driver 89,2953
struct rte_pci_driver my_driver2 96,3112
my_driver_init(104,3262
blacklist_all_devices(117,3641
static void free_devargs_list(138,4191
test_pci(150,4412

app/test/test_interrupts.c,1221
#define TEST_INTERRUPT_CHECK_INTERVAL 44,1824
enum test_interrupt_handle_type 47,1917
	TEST_INTERRUPT_HANDLE_INVALID,48,1951
	TEST_INTERRUPT_HANDLE_VALID,49,1983
	TEST_INTERRUPT_HANDLE_VALID_UIO,50,2013
	TEST_INTERRUPT_HANDLE_VALID_ALARM,51,2047
	TEST_INTERRUPT_HANDLE_CASE1,52,2083
	TEST_INTERRUPT_HANDLE_MAX53,2113
static volatile int flag;57,2180
static struct rte_intr_handle intr_handles[intr_handles58,2206
static enum test_interrupt_handle_type test_intr_type 59,2277
union intr_pipefds{intr_pipefds63,2394
		int pipefd[pipefd65,2424
		int readfd;68,2455
		int writefd;69,2469
static union intr_pipefds pfds;73,2492
test_interrupt_handle_sanity_check(79,2594
test_interrupt_init(91,2795
test_interrupt_deinit(122,3649
test_interrupt_trigger_interrupt(134,3805
test_interrupt_handle_compare(146,3979
test_interrupt_handle_sanity_check(162,4335
test_interrupt_init(170,4463
test_interrupt_deinit(176,4516
test_interrupt_trigger_interrupt(182,4571
test_interrupt_handle_compare(188,4637
test_interrupt_callback(202,4901
test_interrupt_callback_1(233,5586
test_interrupt_enable(247,5887
test_interrupt_disable(302,7361
test_interrupt_full_path_check(358,8888
test_interrupt(399,9824

app/test/test_prefetch.c,23
test_prefetch(50,1940

app/test/test_kni.c,1423
#define NB_MBUF 49,1960
#define MAX_PACKET_SZ 50,1990
#define MBUF_SZ 51,2020
#define PKT_BURST_SZ 53,2104
#define MEMPOOL_CACHE_SZ 54,2132
#define SOCKET 55,2170
#define NB_RXD 56,2197
#define NB_TXD 57,2226
#define KNI_TIMEOUT_MS 58,2255
#define IFCONFIG 60,2295
#define TEST_KNI_PORT 61,2335
#define KNI_NUM_MBUF_THRESHOLD 64,2441
static int kni_pkt_mtu 65,2476
struct test_kni_stats 67,2505
	volatile uint64_t ingress;68,2529
	volatile uint64_t egress;69,2557
static const struct rte_eth_rxconf rx_conf 72,2588
static const struct rte_eth_txconf tx_conf 81,2729
static const struct rte_eth_conf port_conf 91,2891
static struct rte_kni_ops kni_ops 104,3111
static unsigned lcore_master,109,3202
static unsigned lcore_master, lcore_ingress,109,3202
static unsigned lcore_master, lcore_ingress, lcore_egress;109,3202
static struct rte_kni *test_kni_ctx;test_kni_ctx110,3261
static struct test_kni_stats stats;111,3298
static volatile uint32_t test_kni_processing_flag;113,3335
test_kni_create_mempool(116,3415
test_kni_lookup_mempool(138,3792
kni_change_mtu(144,3923
test_kni_loop(168,4886
test_kni_allocate_lcores(230,6357
test_kni_register_handler_mp(253,6806
#define TEST_KNI_HANDLE_REQ_COUNT 255,6843
#define TEST_KNI_HANDLE_REQ_INTERVAL 256,6893
#define TEST_KNI_MTU 257,6943
#define TEST_KNI_MTU_STR 258,6985
test_kni_processing(374,9542
test_kni(492,12076
test_kni(686,16598

app/test/test_table.h,2178
#define TEST_TABLE_H_50,2035
#define RING_SIZE 52,2058
#define MAX_BULK 53,2081
#define N 54,2101
#define TIME_S 55,2117
#define TEST_RING_FULL_EMTPY_ITER 56,2134
#define N_PORTS 57,2172
#define N_PKTS 58,2202
#define N_PKTS_EXT 59,2232
#define RING_RX 60,2262
#define RING_RX_2 61,2290
#define RING_TX 62,2320
#define RING_TX_2 63,2348
#define PORT_RX_RING_SIZE 64,2378
#define PORT_TX_RING_SIZE 65,2410
#define RING_RX_SIZE 66,2442
#define RING_TX_SIZE 67,2474
#define POOL_BUFFER_SIZE 68,2506
#define POOL_SIZE 69,2587
#define POOL_CACHE_SIZE 70,2627
#define BURST_SIZE 71,2659
#define WORKER_TYPE 72,2689
#define MAX_DUMMY_PORTS 73,2719
#define MP_NAME 74,2749
#define MBUF_COUNT 75,2798
#define MBUF_SIZE 76,2851
#define MP_CACHE_SZ 77,2932
#define MP_SOCKET 78,2964
#define MP_FLAGS 79,2994
#define RING_ENQUEUE(82,3038
#define RUN_PIPELINE(98,3515
#define VERIFY(103,3646
#define VERIFY_TRAFFIC(108,3750
struct manage_ops 159,5394
	uint32_t op_id;160,5414
	void *op_data;op_data161,5431
	int expected_result;162,5447
struct rte_port_in 166,5508
	struct rte_port_in_ops ops;167,5529
	uint32_t burst_size;168,5558
	uint32_t table_id;169,5580
	void *h_port;h_port170,5600
struct rte_port_out 173,5619
	struct rte_port_out_ops ops;174,5641
	void *h_port;h_port175,5671
struct rte_table 178,5690
	struct rte_table_ops ops;179,5709
	rte_pipeline_table_action_handler_hit f_action;180,5736
	uint32_t table_next_id;181,5785
	uint32_t table_next_id_valid;182,5810
	uint8_t actions_lookup_miss[actions_lookup_miss183,5841
	uint32_t action_data_size;184,5888
	void *h_table;h_table185,5916
#define RTE_PIPELINE_MAX_NAME_SZ 188,5936
struct rte_pipeline 190,6000
	char name[name191,6022
	uint32_t socket_id;192,6060
	struct rte_port_in ports_in[ports_in193,6081
	struct rte_port_out ports_out[ports_out194,6115
	struct rte_table tables[tables195,6151
	uint32_t num_ports_in;196,6181
	uint32_t num_ports_out;197,6205
	uint32_t num_tables;198,6230
	struct rte_mbuf *pkts[pkts199,6252
	struct rte_table_entry *actions[actions200,6304
	uint64_t mask_action[mask_action201,6366
	uint32_t mask_actions;202,6393

app/test/test_timer.c,663
#define TEST_DURATION_S 143,5589
#define NB_TIMER 144,5633
#define RTE_LOGTYPE_TESTTIMER 146,5653
static volatile uint64_t end_time;148,5702
struct mytimerinfo 150,5738
	struct rte_timer tim;151,5759
	unsigned id;152,5782
	unsigned count;153,5796
static struct mytimerinfo mytiminfo[mytiminfo156,5817
mytimer_reset(161,5940
timer_stress_cb(171,6218
timer_stress_main_loop(197,6796
static volatile int cb_count 235,7652
timer_stress2_cb(240,7777
#define NB_STRESS2_TIMERS 245,7872
timer_stress2_main_loop(248,7915
timer_basic_cb(330,10089
timer_basic_main_loop(386,11688
timer_sanity_check(424,12645
test_timer(461,13839
test_timer(526,15440

app/test/test_spinlock.c,523
static rte_spinlock_t sl,79,2949
static rte_spinlock_t sl, sl_try;79,2949
static rte_spinlock_t sl_tab[sl_tab80,2983
static rte_spinlock_recursive_t slr;81,3028
static unsigned count 82,3065
static rte_atomic32_t synchro;84,3093
test_spinlock_per_core(87,3136
test_spinlock_recursive_per_core(101,3477
static rte_spinlock_t lk 130,4428
static uint64_t lock_count[lock_count131,4481
#define TIME_S 133,4531
load_loop_fn(136,4560
test_spinlock_perf(164,5225
test_spinlock_try(212,6517
test_spinlock(229,6817

app/test/packet_burst_generator.c,633
#define UDP_SRC_PORT 39,1781
#define UDP_DST_PORT 40,1807
#define IP_DEFTTL 43,1835
#define IP_VERSION 44,1880
#define IP_HDRLEN 45,1904
#define IP_VHL_DEF 46,1982
copy_buf_to_pkt_segs(49,2039
copy_buf_to_pkt(74,2625
initialize_eth_header(85,2885
initialize_udp_header(106,3472
initialize_ipv6_header(123,3896
initialize_ipv4_header(138,4341
#define RTE_MAX_SEGS_PER_PKT 191,5688
#define TXONLY_DEF_PACKET_LEN 193,5768
#define TXONLY_DEF_PACKET_LEN_128 194,5801
uint16_t tx_pkt_length 196,5840
uint16_t tx_pkt_seg_lengths[tx_pkt_seg_lengths197,5888
uint8_t  tx_pkt_nb_segs 201,5975
generate_packet_burst(204,6009

app/test/test_cmdline_string.c,1151
struct string_elt_str 47,1912
	const char * str;48,1936
	const char * result;49,1975
	int idx;50,2019
struct string_elt_str string_elt_strs[string_elt_strs53,2082
#undef CMDLINE_TEST_BUFSIZE69,2720
#define CMDLINE_TEST_BUFSIZE 70,2748
struct string_nb_str 73,2800
	const char * str;74,2823
	int nb_strs;75,2862
struct string_nb_str string_nb_strs[string_nb_strs78,2920
struct string_parse_str 86,3048
	const char * str;87,3074
	const char * fixed_str;88,3113
	const char * result;89,3179
struct string_parse_str string_parse_strs[string_parse_strs92,3227
struct string_invalid_str 104,3630
	const char * str;105,3658
	const char * fixed_str;106,3697
struct string_invalid_str string_invalid_strs[string_invalid_strs109,3767
const char * string_help_strs[string_help_strs133,4748
#define STRING_PARSE_STRS_SIZE 141,4828
#define STRING_HELP_STRS_SIZE 143,4921
#define STRING_ELT_STRS_SIZE 145,5011
#define STRING_NB_STRS_SIZE 147,5098
#define STRING_INVALID_STRS_SIZE 149,5182
#define SMALL_BUF 152,5282
test_parse_string_invalid_param(156,5337
test_parse_string_invalid_data(218,7009
test_parse_string_valid(317,9843

app/test/test_atomic.c,426
#define NUM_ATOMIC_TYPES 98,3759
#define N 100,3787
static rte_atomic16_t a16;102,3804
static rte_atomic32_t a32;103,3831
static rte_atomic64_t a64;104,3858
static rte_atomic64_t count;105,3885
static rte_atomic32_t synchro;106,3914
test_atomic_usual(109,3957
test_atomic_tas(147,4767
test_atomic_addsub_and_return(163,5091
test_atomic_inc_and_test(207,6302
test_atomic_dec_and_test(234,7044
test_atomic(252,7372

app/test/test_ivshmem.c,1149
#define DUPLICATE_METADATA 53,2010
#define METADATA_NAME 54,2049
#define NONEXISTENT_METADATA 55,2082
#define FIRST_TEST 56,2125
#define launch_proc(58,2149
#define ASSERT(61,2246
get_current_prefix(70,2443
mmap_metadata(94,3037
create_duplicate(120,3531
test_ivshmem_create_lots_of_memzones(129,3749
test_ivshmem_create_duplicate_memzone(157,4534
test_ivshmem_api_test(177,5045
test_ivshmem_create_duplicate_metadata(276,8671
test_ivshmem_create_metadata_config(285,8859
test_ivshmem_create_multiple_metadata_configs(309,9530
test_ivshmem_create_too_many_metadata_configs(331,10069
enum rte_ivshmem_tests 348,10458
	_test_ivshmem_api_test 349,10483
	_test_ivshmem_create_metadata_config,350,10512
	_test_ivshmem_create_multiple_metadata_configs,351,10551
	_test_ivshmem_create_too_many_metadata_configs,352,10600
	_test_ivshmem_create_duplicate_metadata,353,10649
	_test_ivshmem_create_lots_of_memzones,354,10691
	_test_ivshmem_create_duplicate_memzone,355,10731
	_last_test,356,10772
#define RTE_IVSHMEM_TEST_ID 359,10789
launch_all_tests_on_secondary_processes(362,10851
test_ivshmem(387,11375
test_ivshmem(437,12678

app/test/test_cmdline_portlist.c,546
struct portlist_str 43,1847
	const char * str;44,1869
	uint32_t portmap;45,1888
const struct portlist_str portlist_valid_strs[portlist_valid_strs49,1931
const char * portlist_garbage_strs[portlist_garbage_strs69,2432
const char * portlist_invalid_strs[portlist_invalid_strs91,2865
#define PORTLIST_VALID_STRS_SIZE 120,3336
#define PORTLIST_GARBAGE_STRS_SIZE 122,3435
#define PORTLIST_INVALID_STRS_SIZE 124,3540
test_parse_portlist_invalid_param(132,3683
test_parse_portlist_invalid_data(179,4732
test_parse_portlist_valid(204,5217

app/test/test_eal_flags.c,1002
#define mp_flag 56,2094
#define no_hpet 57,2134
#define no_huge 58,2162
#define no_shconf 59,2190
#define pci_whitelist 60,2222
#define vdev 61,2262
#define memtest 62,2284
#define memtest1 63,2310
#define memtest2 64,2338
#define SOCKET_MEM_STRLEN 65,2366
#define launch_proc(66,2418
enum hugepage_action 69,2509
	HUGEPAGE_CHECK_EXISTS 70,2532
	HUGEPAGE_CHECK_LOCKED,71,2560
	HUGEPAGE_DELETE,72,2584
	HUGEPAGE_INVALID73,2602
get_hugepage_path(78,2676
#define NUM_TOKENS 80,2746
process_hugefiles(105,3476
get_number_of_sockets(226,6379
get_current_prefix(254,7030
test_whitelist_flag(283,7800
test_invalid_b_flag(350,9950
test_invalid_vdev_flag(397,11447
test_invalid_r_flag(443,12622
test_missing_c_flag(487,13897
test_missing_n_flag(530,15225
test_no_hpet_flag(573,16576
test_no_huge_flag(607,17457
test_dom0_misc_flags(656,18871
test_misc_flags(721,20882
test_file_prefix(909,26496
test_memory_flags(1027,30071
test_eal_flags(1208,35316
test_eal_flags(1291,36761

app/test/test_hash.c,1782
static rte_hash_function hashtest_funcs[hashtest_funcs73,2620
static rte_hash_function hashtest_funcs[hashtest_funcs75,2697
static uint32_t hashtest_initvals[hashtest_initvals77,2761
static uint32_t hashtest_key_lens[hashtest_key_lens78,2804
#define LOCAL_FBK_HASH_ENTRIES_MAX 80,2986
#define RETURN_IF_ERROR(86,3167
#define RETURN_IF_ERROR_FBK(94,3388
struct flow_key 103,3640
	uint32_t ip_src;104,3658
	uint32_t ip_dst;105,3676
	uint16_t port_src;106,3694
	uint16_t port_dst;107,3714
	uint8_t proto;108,3734
static uint32_t pseudo_hash(115,3892
static void print_key_info(126,4169
static void print_key_info(139,4448
static struct flow_key keys[keys147,4660
	.ip_src ip_src154,4842
	.ip_src ip_src160,4987
	.ip_src ip_src166,5132
	.ip_src ip_src172,5277
static struct rte_hash_parameters ut_params 180,5500
static void run_hash_func_test(192,5736
static void run_hash_func_tests(212,6076
static int test_add_delete(240,6626
static int test_add_update_delete(316,8843
static int test_hash_find_existing(377,10612
static int test_five_keys(409,11457
static int test_full_bucket(492,13745
fbk_hash_unit_test(617,17802
static int test_fbk_hash_find_existing(919,27297
static int test_hash_creation_with_bad_parameters(950,28210
test_hash_creation_with_good_parameters(1052,31294
static uint8_t key[key1107,32906
static struct rte_hash_parameters hash_params_ex 1111,33038
test_hash_add_delete_jhash2(1125,33274
test_hash_add_delete_2_jhash2(1164,34141
test_hash_jhash_1word(1196,34763
test_hash_jhash_2word(1206,34949
test_hash_jhash_3word(1216,35142
test_hash_add_delete_jhash_1word(1229,35378
test_hash_add_delete_jhash_2word(1264,36047
test_hash_add_delete_jhash_3word(1299,36716
int test_hash(1333,37378
test_hash(1372,38201

app/test/test_cmdline_cirbuf.c,777
#define CIRBUF_STR_HEAD 45,1870
#define CIRBUF_STR_TAIL 46,1902
test_cirbuf_string_misc(50,1997
test_cirbuf_string_add_del(161,4935
test_cirbuf_string_add_del_reverse(279,8174
test_cirbuf_string_add_boundaries(347,9894
test_cirbuf_string_get_del_boundaries(412,11521
test_cirbuf_string_get_del_partial(503,14219
test_cirbuf_char_add_del(603,16947
test_cirbuf_char_fill(697,19235
test_cirbuf_align_left(808,22328
#define HALF_OFFSET 810,22359
#define SMALL_OFFSET 811,22404
#define LEN1 813,22499
#define LEN2 814,22543
#define LEN3 815,22587
#define LEN4 816,22627
test_cirbuf_align_right(1019,27228
#define END_OFFSET 1021,27260
test_cirbuf_invalid_param(1210,31667
test_cirbuf_char(1281,33352
test_cirbuf_string(1298,33572
test_cirbuf_align(1323,34008

app/test/test_ring.c,696
#define RING_SIZE 102,3494
#define MAX_BULK 103,3517
#define N 104,3537
#define TIME_S 105,3553
static rte_atomic32_t synchro;107,3571
static struct rte_ring *r;r109,3603
#define	TEST_RING_VERIFY(111,3631
#define	TEST_RING_FULL_EMTPY_ITER	119,3840
check_live_watermark_change(122,3888
test_live_watermark_change(186,5379
test_set_watermark(210,5953
test_ring_basic_full_empty(242,6584
test_ring_basic(282,7748
test_ring_burst_basic(490,12182
test_ring_stats(778,19363
test_ring_creation_with_wrong_size(1191,30287
test_ring_creation_with_an_used_name(1213,30794
test_create_count_odd(1229,31071
test_lookup_null(1240,31244
test_ring_basic_ex(1255,31525
test_ring(1326,33098

app/test/test_table.c,1102
test_table(40,1744
struct rte_pipeline *p;p60,2105
struct rte_ring *rings_rx[rings_rx61,2129
struct rte_ring *rings_tx[rings_tx62,2165
struct rte_mempool *pool pool63,2201
uint32_t port_in_id[port_in_id65,2235
uint32_t port_out_id[port_out_id66,2265
uint32_t port_out_id_type[port_out_id_type67,2296
uint32_t table_id[table_id68,2326
uint64_t override_hit_mask 69,2356
uint64_t override_miss_mask 70,2397
uint64_t non_reserved_actions_hit 71,2439
uint64_t non_reserved_actions_miss 72,2478
uint8_t connect_miss_action_to_port_out 73,2518
uint8_t connect_miss_action_to_table 74,2563
uint32_t table_entry_default_action 75,2605
uint32_t table_entry_hit_action 76,2669
uint32_t table_entry_miss_action 77,2729
rte_pipeline_port_in_action_handler port_in_action 78,2790
rte_pipeline_port_out_action_handler port_out_action 79,2849
rte_pipeline_table_action_handler_hit action_handler_hit 80,2910
rte_pipeline_table_action_handler_miss action_handler_miss 81,2975
uint64_t pipeline_test_hash(87,3143
app_init_mbuf_pools(99,3415
app_init_rings(121,3866
test_table(160,4628

app/test/test_sched.c,578
#define VERIFY(51,1991
#define SUBPORT 58,2253
#define PIPE 59,2272
#define TC 60,2289
#define QUEUE 61,2305
static struct rte_sched_subport_params subport_param[subport_param63,2324
static struct rte_sched_pipe_params pipe_profile[pipe_profile73,2524
static struct rte_sched_port_params port_param 85,2788
#define NB_MBUF 97,3106
#define MAX_PACKET_SZ 98,3134
#define MBUF_SZ 99,3164
#define PKT_BURST_SZ 100,3245
#define MEMPOOL_CACHE_SZ 101,3273
#define SOCKET 102,3311
create_mempool(106,3368
prepare_pkt(128,3718
test_sched(159,4647
test_sched(235,6636

app/test/test_table_acl.c,932
#define IPv4(40,1795
struct ipv4_5tuple 49,1982
	uint8_t  proto;50,2003
	uint32_t ip_src;51,2020
	uint32_t ip_dst;52,2038
	uint16_t port_src;53,2056
	uint16_t port_dst;54,2076
	PROTO_FIELD_IPV4,58,2107
	SRC_FIELD_IPV4,59,2126
	DST_FIELD_IPV4,60,2143
	SRCP_FIELD_IPV4,61,2160
	DSTP_FIELD_IPV4,62,2178
	NUM_FIELDS_IPV463,2196
struct rte_acl_field_def ipv4_defs[ipv4_defs66,2217
struct rte_table_acl_rule_add_params table_acl_IPv4_rule;104,3222
typedef int (*parse_5tuple)parse_5tuple106,3281
	CB_FLD_SRC_ADDR,113,3448
	CB_FLD_DST_ADDR,114,3466
	CB_FLD_SRC_PORT_RANGE,115,3484
	CB_FLD_DST_PORT_RANGE,116,3508
	CB_FLD_PROTO,117,3532
	CB_FLD_NUM,118,3547
#define GET_CB_FIELD(122,3565
parse_ipv4_net(139,3912
parse_port_range(156,4301
parse_cb_ipv4_rule(170,4540
char lines[lines264,7172
char line[line272,7534
setup_acl_pipeline(276,7563
test_pipeline_single_filter(507,13279
test_table_ACL(578,14894

app/test/test_version.c,22
test_version(45,1828

app/test/test_link_bonding.c,6509
#define TEST_MAX_NUMBER_OF_PORTS 58,2160
#define RX_RING_SIZE 60,2199
#define RX_FREE_THRESH 61,2224
#define RX_PTHRESH 62,2250
#define RX_HTHRESH 63,2271
#define RX_WTHRESH 64,2292
#define TX_RING_SIZE 66,2314
#define TX_FREE_THRESH 67,2339
#define TX_PTHRESH 68,2365
#define TX_HTHRESH 69,2387
#define TX_WTHRESH 70,2408
#define TX_RSBIT_THRESH 71,2429
#define TX_Q_FLAGS 72,2456
#define MBUF_PAYLOAD_SIZE	76,2614
#define MBUF_SIZE 77,2647
#define MBUF_CACHE_SIZE 78,2734
#define BURST_SIZE 79,2764
#define DEFAULT_MBUF_DATA_SIZE	81,2789
#define RTE_TEST_RX_DESC_MAX	82,2827
#define RTE_TEST_TX_DESC_MAX	83,2863
#define MAX_PKT_BURST	84,2899
#define DEF_PKT_BURST	85,2929
#define BONDED_DEV_NAME	87,2959
#define INVALID_SOCKET_ID	89,3014
#define INVALID_PORT_ID	90,3046
#define INVALID_BONDING_MODE	91,3077
uint8_t slave_mac[slave_mac94,3113
uint8_t bonded_mac[bonded_mac95,3174
struct link_bonding_unittest_params 97,3237
	int8_t bonded_port_id;98,3275
	int8_t slave_port_ids[slave_port_ids99,3299
	uint8_t bonded_slave_count;100,3349
	uint8_t bonding_mode;101,3378
	uint16_t nb_rx_q;103,3402
	uint16_t nb_tx_q;104,3421
	struct rte_mempool *mbuf_pool;mbuf_pool106,3441
	struct ether_addr *default_slave_mac;default_slave_mac108,3474
	struct ether_addr *default_bonded_mac;default_bonded_mac109,3513
	struct ether_hdr *pkt_eth_hdr;pkt_eth_hdr112,3576
	struct ipv4_hdr *pkt_ipv4_hdr;pkt_ipv4_hdr113,3608
	struct ipv6_hdr *pkt_ipv6_hdr;pkt_ipv6_hdr114,3640
	struct udp_hdr *pkt_udp_hdr;pkt_udp_hdr115,3672
static struct ipv4_hdr pkt_ipv4_hdr;119,3707
static struct ipv6_hdr pkt_ipv6_hdr;120,3744
static struct udp_hdr pkt_udp_hdr;121,3781
static struct link_bonding_unittest_params default_params 123,3817
static struct link_bonding_unittest_params *test_params test_params144,4282
static uint8_t src_mac[src_mac146,4358
static uint8_t dst_mac_0[dst_mac_0147,4425
static uint8_t dst_mac_1[dst_mac_1148,4494
static uint32_t src_addr 150,4564
static uint32_t dst_addr_0 151,4619
static uint32_t dst_addr_1 152,4676
static uint8_t src_ipv6_addr[src_ipv6_addr154,4735
static uint8_t dst_ipv6_addr_0[dst_ipv6_addr_0156,4872
static uint8_t dst_ipv6_addr_1[dst_ipv6_addr_1158,5012
static uint16_t src_port 161,5153
static uint16_t dst_port_0 162,5186
static uint16_t dst_port_1 163,5221
static uint16_t vlan_id 165,5257
struct rte_eth_rxmode rx_mode 167,5291
struct rte_fdir_conf fdir_conf 179,5820
static struct rte_eth_conf default_pmd_conf 187,6003
static const struct rte_eth_rxconf rx_conf_default 204,6505
static struct rte_eth_txconf tx_conf_default 214,6712
configure_ethdev(227,6966
test_setup(267,7859
test_create_bonded_device(319,9336
test_create_bonded_device_with_invalid_params(365,10443
test_add_slave_to_bonded_device(403,11320
test_add_slave_to_invalid_bonded_device(440,12399
test_remove_slave_from_bonded_device(465,13004
test_remove_slave_from_invalid_bonded_device(514,14440
test_add_already_bonded_slave_to_bonded_device(538,15063
test_get_slaves_from_bonded_device(577,16121
test_add_remove_multiple_slaves_to_from_bonded_device(629,17401
enable_bonded_slaves(647,17731
test_start_bonded_device(658,17932
test_stop_bonded_device(724,20008
static int remove_slaves_and_stop_bonded_device(759,21017
test_set_bonding_mode(777,21495
test_set_primary_slave(846,23364
test_set_explicit_bonded_mac(978,27207
initialize_bonded_device_with_slaves(1075,29815
test_adding_slave_after_bonded_device_started(1120,31020
generate_test_burst(1147,31668
test_roundrobin_tx_burst(1208,33439
test_roundrobin_rx_burst_on_single_slave(1274,35398
#define TEST_ROUNDROBIN_TX_BURST_SLAVE_COUNT 1359,37929
test_roundrobin_rx_burst_on_multiple_slaves(1362,37990
test_roundrobin_verify_mac_assignment(1456,41120
test_roundrobin_verify_promiscuous_enable_disable(1552,44456
#define TEST_RR_LINK_STATUS_SLAVE_COUNT 1601,45899
#define TEST_RR_LINK_STATUS_EXPECTED_ACTIVE_SLAVE_COUNT 1602,45943
test_roundrobin_verify_slave_link_status_change_behaviour(1605,46015
test_activebackup_tx_burst(1763,51090
#define TEST_ACTIVE_BACKUP_RX_BURST_SLAVE_COUNT 1851,53950
test_activebackup_rx_burst(1854,54014
test_activebackup_verify_promiscuous_enable_disable(1955,57058
test_activebackup_verify_mac_assignment(2022,58958
test_activebackup_verify_slave_link_status_change_failover(2147,63522
test_balance_xmit_policy_configuration(2336,69190
#define TEST_BALANCE_L2_TX_BURST_SLAVE_COUNT 2407,71164
test_balance_l2_tx_burst(2410,71225
balance_l23_tx_burst(2507,74504
test_balance_l23_tx_burst_ipv4_toggle_ip_addr(2604,77438
test_balance_l23_tx_burst_vlan_ipv4_toggle_ip_addr(2610,77548
test_balance_l23_tx_burst_ipv6_toggle_ip_addr(2616,77663
test_balance_l23_tx_burst_vlan_ipv6_toggle_ip_addr(2622,77773
test_balance_l23_tx_burst_toggle_mac_addr(2628,77888
balance_l34_tx_burst(2634,77994
test_balance_l34_tx_burst_ipv4_toggle_ip_addr(2733,80970
test_balance_l34_tx_burst_ipv4_toggle_udp_port(2739,81083
test_balance_l34_tx_burst_vlan_ipv4_toggle_ip_addr(2745,81197
test_balance_l34_tx_burst_ipv6_toggle_ip_addr(2751,81315
test_balance_l34_tx_burst_vlan_ipv6_toggle_ip_addr(2757,81428
test_balance_l34_tx_burst_ipv6_toggle_udp_port(2763,81546
#define TEST_BALANCE_RX_BURST_SLAVE_COUNT 2768,81649
test_balance_rx_burst(2771,81707
test_balance_verify_promiscuous_enable_disable(2868,84890
test_balance_verify_mac_assignment(2919,86344
#define TEST_BALANCE_LINK_STATUS_SLAVE_COUNT 3041,90917
test_balance_verify_slave_link_status_change_behaviour(3044,90978
test_broadcast_tx_burst(3242,97197
#define BROADCAST_RX_BURST_NUM_OF_SLAVES 3323,99847
test_broadcast_rx_burst(3326,99904
test_broadcast_verify_promiscuous_enable_disable(3426,103117
test_broadcast_verify_mac_assignment(3477,104573
#define BROADCAST_LINK_STATUS_NUM_OF_SLAVES 3571,107895
test_broadcast_verify_slave_link_status_change_behaviour(3573,107954
test_reconfigure_bonded_device(3717,112332
test_close_bonded_device(3741,112789
testsuite_teardown(3748,112896
struct unittest 3756,113011
	int (*test_function)test_function3757,113029
	const char *success_msg;success_msg3758,113058
	const char *fail_msg;fail_msg3759,113084
struct unittest_suite 3762,113111
	int (*setup_function)setup_function3763,113135
	int (*teardown_function)teardown_function3764,113165
	struct unittest unittests[unittests3765,113198
static struct unittest_suite link_bonding_test_suite 3768,113232
test_link_bonding(3928,121211

app/test/test_rwlock.c,127
static rte_rwlock_t sl;77,2955
static rte_rwlock_t sl_tab[sl_tab78,2979
test_rwlock_per_core(81,3034
test_rwlock(101,3597

app/test/test_per_lcore.c,98
assign_vars(70,2621
display_vars(79,2787
test_per_lcore_delay(94,3145
test_per_lcore(103,3297

app/test/test_distributor_perf.c,581
#define ITER_POWER 42,1837
#define BURST 43,1913
#define BIG_BATCH 44,1930
static volatile int quit;47,2002
static volatile unsigned worker_idx;48,2028
struct worker_stats 50,2066
	volatile unsigned handled_packets;51,2088
} __rte_cache_aligned;52,2124
struct worker_stats worker_stats[worker_stats53,2147
flip_bit(59,2327
time_cache_line_switch(74,2599
total_packet_count(109,3582
clear_packet_count(119,3787
handle_work(128,3995
perf_test(150,4661
quit_workers(193,5896
#define MBUF_SIZE 213,6398
test_distributor_perf(216,6477
test_distributor_perf(269,7616

app/test/test_debug.c,170
test_panic(59,2297
test_exit(65,2341
test_panic(74,2439
test_exit_val(99,2850
test_exit(125,3341
dummy_app_usage(140,3602
test_usage(146,3681
test_debug(160,4007

app/test/test_memcpy_perf.c,831
#define TEST_VALUE_RANGE 52,2055
static size_t buf_sizes[buf_sizes56,2151
#define SMALL_BUFFER_SIZE 62,2422
static size_t buf_sizes[buf_sizes64,2493
#define SMALL_BUFFER_SIZE 65,2536
#define LARGE_BUFFER_SIZE 74,2811
#define TEST_ITERATIONS 77,2926
#define TEST_BATCH_SIZE 78,2966
#define ALIGNMENT_UNIT 81,3057
static uint8_t *large_buf_read,large_buf_read88,3303
static uint8_t *large_buf_read, *large_buf_write;large_buf_write88,3303
static uint8_t *small_buf_read,small_buf_read89,3353
static uint8_t *small_buf_read, *small_buf_write;small_buf_write89,3353
init_buffers(93,3446
free_buffers(133,4451
get_rand_offset(146,4727
fill_addr_arrays(154,4928
do_uncached_write(171,5390
#define SINGLE_PERF_TEST(189,5975
#define ALL_PERF_TESTS_FOR_SIZE(215,7639
perf_test(231,8324
test_memcpy_perf(282,9853

app/test/test_cmdline_num.c,968
struct num_unsigned_str 45,1871
	const char * str;46,1897
	uint64_t result;47,1916
struct num_signed_str 50,1938
	const char * str;51,1962
	int64_t result;52,1981
const struct num_unsigned_str num_valid_positive_strs[num_valid_positive_strs55,2002
const struct num_signed_str num_valid_negative_strs[num_valid_negative_strs162,5671
const struct num_unsigned_str num_garbage_positive_strs[num_garbage_positive_strs173,5972
const struct num_signed_str num_garbage_negative_strs[num_garbage_negative_strs205,7416
const char * num_invalid_strs[num_invalid_strs215,7841
#define NUM_POSITIVE_STRS_SIZE 248,8650
#define NUM_NEGATIVE_STRS_SIZE 250,8755
#define NUM_POSITIVE_GARBAGE_STRS_SIZE 252,8860
#define NUM_NEGATIVE_GARBAGE_STRS_SIZE 254,8977
#define NUM_INVALID_STRS_SIZE 256,9094
can_parse_unsigned(262,9198
can_parse_signed(300,9831
test_parse_num_invalid_param(338,10629
test_parse_num_invalid_data(409,12256
test_parse_num_valid(446,13169

app/test/test_mp_secondary.c,183
#define launch_proc(85,2682
get_current_prefix(89,2786
run_secondary_instances(117,3506
run_object_creation_tests(167,4595
test_mp_secondary(252,7281
test_mp_secondary(274,7707

app/test/test_cmdline.h,70
#define TEST_CMDLINE_H_35,1718
#define CMDLINE_TEST_BUFSIZE 37,1743

app/test/test_pmd_ring.c,696
static struct rte_ring *r1[r143,1873
static struct rte_ring *r1[2], *r2;r243,1873
static struct rte_mempool *mp;mp45,1910
static uint8_t start_idx;46,1941
#define TX_PORT 48,2027
#define RX_PORT 49,2068
#define RXTX_PORT 50,2109
#define RXTX_PORT2 51,2152
#define RXTX_PORT4 52,2196
#define RXTX_PORT5 53,2240
#define SOCKET0 54,2284
#define RING_SIZE 56,2303
#define MBUF_SIZE 58,2326
#define NB_MBUF 59,2400
test_ethdev_configure(62,2434
test_send_basic_packets(133,4203
test_get_stats(164,4858
test_stats_reset(201,5871
test_pmd_ring_init(253,7264
test_pmd_ring_pair_create(311,8641
test_pmd_ring_pair_attach(379,10595
test_pmd_ring(449,12610
test_pmd_ring(509,13900

app/test/test_cmdline_ipaddr.c,1385
#define IP4(54,2005
#define U16_SWAP(59,2154
# define s6_addr16 64,2294
#define IP6(66,2347
#define NIPQUAD_FMT 74,2602
#define NIPQUAD(75,2636
#define NIP6_FMT 81,2829
#define NIP6(82,2920
struct ipaddr_str 104,3533
	const char * str;105,3553
	cmdline_ipaddr_t addr;106,3572
	unsigned flags;107,3596
const struct ipaddr_str ipaddr_valid_strs[ipaddr_valid_strs110,3617
const char * ipaddr_garbage_addr4_strs[ipaddr_garbage_addr4_strs163,5576
#define IPv4_GARBAGE_ADDR 172,5791
const char * ipaddr_garbage_addr6_strs[ipaddr_garbage_addr6_strs174,5835
#define IPv6_GARBAGE_ADDR 183,6044
const char * ipaddr_garbage_network4_strs[ipaddr_garbage_network4_strs185,6094
#define IPv4_GARBAGE_PREFIX 194,6330
const char * ipaddr_garbage_network6_strs[ipaddr_garbage_network6_strs196,6362
#define IPv6_GARBAGE_PREFIX 205,6592
const char * ipaddr_invalid_strs[ipaddr_invalid_strs209,6626
#define IPADDR_VALID_STRS_SIZE 303,8375
#define IPADDR_GARBAGE_ADDR4_STRS_SIZE 305,8468
#define IPADDR_GARBAGE_ADDR6_STRS_SIZE 307,8585
#define IPADDR_GARBAGE_NETWORK4_STRS_SIZE 309,8702
#define IPADDR_GARBAGE_NETWORK6_STRS_SIZE 311,8828
#define IPADDR_INVALID_STRS_SIZE 313,8954
dump_addr(317,9066
is_addr_different(340,9448
can_parse_addr(371,9998
test_parse_ipaddr_valid(385,10336
test_parse_ipaddr_invalid_data(623,16978
test_parse_ipaddr_invalid_param(670,17991

app/test/test_hash_perf.c,1507
enum hash_test_t 67,2345
	ADD_ON_EMPTY,68,2364
	DELETE_ON_EMPTY,69,2411
	LOOKUP_ON_EMPTY,70,2476
	ADD_UPDATE,71,2540
	DELETE,72,2593
	LOOKUP	73,2641
typedef int32_t (*hash_operation)hash_operation77,2735
struct tbl_perf_test_params 80,2891
	enum hash_test_t test_type;81,2921
	uint32_t num_iterations;82,2950
	uint32_t entries;83,2976
	uint32_t bucket_entries;84,2995
	uint32_t key_len;85,3021
	rte_hash_function hash_func;86,3040
	uint32_t hash_func_init_val;87,3070
#define ITERATIONS 90,3104
#define LOCAL_FBK_HASH_ENTRIES_MAX 91,3129
#define HASHTEST_ITERATIONS 100,3504
static rte_hash_function hashtest_funcs[hashtest_funcs103,3575
static rte_hash_function hashtest_funcs[hashtest_funcs105,3652
static uint32_t hashtest_initvals[hashtest_initvals107,3716
static uint32_t hashtest_key_lens[hashtest_key_lens108,3759
struct tbl_perf_test_params tbl_perf_params[tbl_perf_params114,4078
#define RETURN_IF_ERROR(390,25147
#define RETURN_IF_ERROR_FBK(398,25368
get_avg(410,25655
static const char *get_hash_name(get_hash_name422,25863
run_single_tbl_perf_test(451,26557
get_tbl_perf_test_desc(507,27968
run_tbl_perf_test(524,28380
static int run_all_tbl_perf_tests(613,31062
static void run_hash_func_test(636,31613
static void run_hash_func_tests(661,32194
#define LOAD_FACTOR 688,32908
#define TEST_SIZE 689,32973
#define TEST_ITERATIONS 690,33034
#define ENTRIES 691,33098
fbk_hash_perf_test(694,33160
int test_hash_perf(764,34814
test_hash_perf(777,35004

app/test/test_memory.c,21
test_memory(55,2045

app/test/test_string_fns.c,129
#define LOG(44,1841
#define DATA_BYTE 49,1965
test_rte_snprintf(52,1999
test_rte_strsplit(185,6078
test_string_fns(295,9248

app/test/test_cmdline_lib.c,234
valid_buffer(55,2161
complete_buffer(62,2322
test_cmdline_parse_fns(74,2650
test_cmdline_rdline_fns(102,3270
test_cmdline_vt100_fns(146,4275
test_cmdline_socket_fns(160,4481
test_cmdline_fns(193,5309
test_cmdline_lib(250,6757

app/test/test_common.c,319
#define MAX_NUM 41,1802
#define FAIL(43,1827
test_macros(49,1939
#define SMALLER 51,1983
#define BIGGER 52,2007
#define PTR_DIFF 53,2030
#define FAIL_MACRO(54,2064
test_misc(80,2662
test_align(95,2910
#define FAIL_ALIGN(97,2929
#define ERROR_FLOOR(100,3017
#define ERROR_CEIL(103,3169
test_common(162,4680

app/test/test_mempool.c,965
#define N 75,2570
#define TIME_S 76,2586
#define MEMPOOL_ELT_SIZE 77,2603
#define MAX_KEEP 78,2633
#define MEMPOOL_SIZE 79,2654
static struct rte_mempool *mp;mp81,2734
static struct rte_mempool *mp_cache,mp_cache82,2765
static struct rte_mempool *mp_cache, *mp_nocache;mp_nocache82,2765
static rte_atomic32_t synchro;84,2816
my_obj_init(93,2965
test_mempool_basic(103,3187
static int test_mempool_creation_with_exceeded_cache_size(197,5147
static struct rte_mempool *mp_spsc;mp_spsc214,5548
static rte_spinlock_t scsp_spinlock;215,5584
static void *scsp_obj_table[scsp_obj_table216,5621
static int test_mempool_single_producer(221,5696
static int test_mempool_single_consumer(261,6630
static int test_mempool_launch_single_consumer(295,7462
static void my_mp_init(300,7589
test_mempool_sp_sc(311,7867
test_mempool_basic_ex(353,8961
test_mempool_same_name_twice_creation(408,10358
test_mempool_xmem_misc(435,10923
test_mempool(459,11482

app/test/test_table_pipeline.c,844
#define RTE_CBUF_UINT8_PTR(48,1921
#define RTE_CBUF_UINT32_PTR(50,1989
rte_pipeline_port_out_action_handler port_action_0x00(63,2483
rte_pipeline_port_out_action_handler port_action_0xFF(76,2734
rte_pipeline_port_out_action_handler port_action_stub(89,2985
table_action_0x00(117,3803
table_action_stub_hit(128,4134
table_action_stub_miss(140,4567
enum e_test_type 152,4913
	e_TEST_STUB 153,4932
	e_TEST_LPM,154,4950
	e_TEST_LPM6,155,4963
	e_TEST_HASH_LRU_8,156,4977
	e_TEST_HASH_LRU_16,157,4997
	e_TEST_HASH_LRU_32,158,5018
	e_TEST_HASH_EXT_8,159,5039
	e_TEST_HASH_EXT_16,160,5059
	e_TEST_HASH_EXT_32161,5080
char pipeline_test_names[pipeline_test_names164,5104
cleanup_pipeline(179,5304
check_pipeline_invalid_params(191,5429
setup_pipeline(248,6594
test_pipeline_single_filter(437,11368
test_table_pipeline(532,13506

app/test/test_byteorder.c,138
static volatile uint16_t u16 43,1823
static volatile uint32_t u32 44,1862
static volatile uint64_t u64 45,1907
test_byteorder(56,2118

app/test/test_meter.c,988
#define mlog(47,1886
#define melog(53,2013
#define TM_TEST_SRTCM_CIR_DF 60,2163
#define TM_TEST_SRTCM_CBS_DF 61,2201
#define TM_TEST_SRTCM_EBS_DF 62,2235
#define TM_TEST_TRTCM_CIR_DF 64,2270
#define TM_TEST_TRTCM_PIR_DF 65,2308
#define TM_TEST_TRTCM_CBS_DF 66,2346
#define TM_TEST_TRTCM_PBS_DF 67,2380
static struct rte_meter_srtcm_params sparams 69,2415
static struct	rte_meter_trtcm_params tparams=74,2567
tm_test_srtcm_config(84,2824
#define SRTCM_CFG_MSG 86,2853
tm_test_trtcm_config(134,4009
#define TRTCM_CFG_MSG 138,4108
tm_test_srtcm_color_blind_check(186,5292
#define SRTCM_BLIND_CHECK_MSG 188,5332
tm_test_trtcm_color_blind_check(235,6637
#define TRTCM_BLIND_CHECK_MSG 237,6677
tm_test_srtcm_aware_check292,8279
#define SRTCM_AWARE_CHECK_MSG 295,8365
tm_test_srtcm_color_aware_check(336,9659
tm_test_trtcm_aware_check390,11139
#define TRTCM_AWARE_CHECK_MSG 393,11225
tm_test_trtcm_color_aware_check(435,12520
test_meter(475,13508
test_meter(502,13901

app/test/test_cmdline.c,22
test_cmdline(40,1763

app/test/test_table_combined.h,63
typedef int (*combined_table_test)combined_table_test52,2215

app/test/test_acl.h,736
#define TEST_ACL_H_35,1714
struct ipv4_7tuple 37,1735
    	uint16_t vlan;38,1756
    	uint16_t domain;39,1776
        uint8_t proto;40,1798
        uint32_t ip_src;41,1821
        uint32_t ip_dst;42,1846
        uint16_t port_src;43,1871
        uint16_t port_dst;44,1898
        uint32_t allow;45,1925
        uint32_t deny;46,1949
struct rte_acl_ipv4vlan_rule invalid_layout_rules[invalid_layout_rules50,2012
struct ipv4_7tuple invalid_layout_data[invalid_layout_data90,2996
#define ACL_ALLOW 97,3299
#define ACL_DENY 98,3319
#define ACL_ALLOW_MASK 99,3338
#define ACL_DENY_MASK 100,3365
struct rte_acl_ipv4vlan_rule acl_test_rules[acl_test_rules103,3425
struct ipv4_7tuple acl_test_data[acl_test_data428,11908

app/test/test_func_reentrancy.c,897
typedef int (*case_func_t)case_func_t75,2518
typedef void (*case_clean_t)case_clean_t76,2557
#define MAX_STRING_SIZE 78,2607
#define MAX_ITER_TIMES 79,2657
#define MAX_LPM_ITER_TIMES 80,2706
#define MEMPOOL_ELT_SIZE 82,2755
#define MEMPOOL_SIZE 83,2803
#define MAX_LCORES	85,2852
static rte_atomic32_t synchro 87,2912
#define WAIT_SYNCHRO_FOR_SLAVES(89,2967
test_eal_init_once(98,3185
ring_create_lookup(114,3429
my_obj_init(151,4412
mempool_create_lookup(160,4597
hash_clean(206,5822
hash_create_free(221,6140
fbk_clean(275,7462
fbk_create_free(290,7793
lpm_clean(345,9192
lpm_create_free(360,9497
struct test_case{test_case401,10593
	case_func_t    func;402,10611
	void*          arg;403,10633
	case_clean_t   clean;404,10654
	char           name[name405,10677
struct test_case test_cases[test_cases409,10759
launch_test(426,11383
test_func_reentrancy(469,12135

app/test/test_cpuflags.c,80
#define CHECK_FOR_FLAG(45,1848
cpu_flag_result(55,2101
test_cpuflags(78,2418

app/test-acl/main.h,132
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784
#define	RTE_LOGTYPE_TESTACL	43,1810
#define	APP_NAME	45,1857

app/test-acl/main.c,3715
#define	PRINT_USAGE_START	45,1886
#define IPv4(49,1941
#define	RTE_LCORE_FOREACH_SLAVE(54,2087
#define	rte_eal_remote_launch(56,2141
#define	rte_eal_mp_wait_lcore(57,2192
#define	rte_eal_init(59,2238
#define	PRINT_USAGE_START	61,2270
#define GET_CB_FIELD(67,2362
#define	OPT_RULE_FILE	78,2901
#define	OPT_TRACE_FILE	79,2933
#define	OPT_RULE_NUM	80,2966
#define	OPT_TRACE_NUM	81,2998
#define	OPT_TRACE_STEP	82,3032
#define	OPT_SEARCH_SCALAR	83,3068
#define	OPT_BLD_CATEGORIES	84,3103
#define	OPT_RUN_CATEGORIES	85,3139
#define	OPT_ITER_NUM	86,3175
#define	OPT_VERBOSE	87,3204
#define	OPT_IPV6	88,3235
#define	TRACE_DEFAULT_NUM	90,3261
#define	TRACE_STEP_MAX	91,3295
#define	TRACE_STEP_DEF	92,3326
#define	RULE_NUM	94,3357
	DUMP_NONE,97,3391
	DUMP_SEARCH,98,3403
	DUMP_PKT,99,3417
	DUMP_MAX100,3428
	const char         *prgname;prgname104,3458
	const char         *rule_file;rule_file105,3488
	const char         *trace_file;trace_file106,3520
	uint32_t            bld_categories;107,3553
	uint32_t            run_categories;108,3590
	uint32_t            nb_rules;109,3627
	uint32_t            nb_traces;110,3658
	uint32_t            trace_step;111,3690
	uint32_t            trace_sz;112,3723
	uint32_t            iter_num;113,3754
	uint32_t            verbose;114,3785
	uint32_t            scalar;115,3815
	uint32_t            used_traces;116,3844
	void               *traces;traces117,3878
	struct rte_acl_ctx *acx;acx118,3907
	uint32_t			ipv6;119,3933
} config 120,3951
static struct rte_acl_param prm 131,4148
struct ipv4_5tuple 140,4283
	uint8_t  proto;141,4304
	uint32_t ip_src;142,4321
	uint32_t ip_dst;143,4339
	uint16_t port_src;144,4357
	uint16_t port_dst;145,4377
	PROTO_FIELD_IPV4,149,4408
	SRC_FIELD_IPV4,150,4427
	DST_FIELD_IPV4,151,4444
	SRCP_FIELD_IPV4,152,4461
	DSTP_FIELD_IPV4,153,4479
	NUM_FIELDS_IPV4154,4497
struct rte_acl_field_def ipv4_defs[ipv4_defs157,4518
#define	IPV6_ADDR_LEN	195,5555
#define	IPV6_ADDR_U16	196,5580
#define	IPV6_ADDR_U32	197,5637
struct ipv6_5tuple 199,5695
	uint8_t  proto;200,5716
	uint32_t ip_src[ip_src201,5733
	uint32_t ip_dst[ip_dst202,5766
	uint16_t port_src;203,5799
	uint16_t port_dst;204,5819
	PROTO_FIELD_IPV6,208,5850
	SRC1_FIELD_IPV6,209,5869
	SRC2_FIELD_IPV6,210,5887
	SRC3_FIELD_IPV6,211,5905
	SRC4_FIELD_IPV6,212,5923
	DST1_FIELD_IPV6,213,5941
	DST2_FIELD_IPV6,214,5959
	DST3_FIELD_IPV6,215,5977
	DST4_FIELD_IPV6,216,5995
	SRCP_FIELD_IPV6,217,6013
	DSTP_FIELD_IPV6,218,6031
	NUM_FIELDS_IPV6219,6049
struct rte_acl_field_def ipv6_defs[ipv6_defs222,6070
	CB_FLD_SRC_ADDR,304,8239
	CB_FLD_DST_ADDR,305,8257
	CB_FLD_SRC_PORT_LOW,306,8275
	CB_FLD_SRC_PORT_DLM,307,8297
	CB_FLD_SRC_PORT_HIGH,308,8319
	CB_FLD_DST_PORT_LOW,309,8342
	CB_FLD_DST_PORT_DLM,310,8364
	CB_FLD_DST_PORT_HIGH,311,8386
	CB_FLD_PROTO,312,8409
	CB_FLD_NUM,313,8424
	CB_TRC_SRC_ADDR,317,8448
	CB_TRC_DST_ADDR,318,8466
	CB_TRC_SRC_PORT,319,8484
	CB_TRC_DST_PORT,320,8502
	CB_TRC_PROTO,321,8520
	CB_TRC_NUM,322,8535
static const char cb_port_delim[cb_port_delim327,8601
static char line[line329,8643
#define	dump_verbose(331,8672
parse_cb_ipv4_trace(344,9040
parse_ipv6_addr(378,10014
parse_cb_ipv6_addr_trace(403,10708
parse_cb_ipv6_trace(427,11234
tracef_init(463,12103
parse_ipv6_net(512,13250
parse_cb_ipv6_rule(543,13838
parse_ipv4_net(613,15470
parse_cb_ipv4_rule(638,16134
typedef int (*parse_5tuple)parse_5tuple711,17869
add_cb_rules(714,17945
acx_init(751,18789
search_ip5tuples_once(801,19949
search_ip5tuples(849,21025
get_uint32_opt(874,21619
print_usage(888,21937
dump_config(915,22841
check_config(932,23545
get_input_opts(943,23730
MAIN(1011,25951

scripts/testhost/testhost.c,71
struct toto 36,1714
	int x;37,1728
	int y;38,1736
int main(41,1748

lib/librte_hash/rte_hash.c,812
#define RETURN_IF_TRUE(67,2486
#define RETURN_IF_TRUE(71,2578
#define DEFAULT_HASH_FUNC 77,2729
#define DEFAULT_HASH_FUNC 80,2803
#define SIG_BUCKET_ALIGNMENT 84,2909
#define KEY_ALIGNMENT 87,2996
#define NULL_SIGNATURE 90,3084
get_sig_tbl_bucket(94,3214
get_key_tbl_bucket(102,3453
get_key_from_bucket(110,3726
div_roundup(117,3934
align_size(124,4132
find_first(131,4329
rte_hash_find_existing(142,4527
rte_hash_create(166,5079
rte_hash_free(254,7856
__rte_hash_add_key_with_hash(264,8015
rte_hash_add_key_with_hash(300,9050
rte_hash_add_key(308,9262
__rte_hash_del_key_with_hash(315,9476
rte_hash_del_key_with_hash(342,10197
rte_hash_del_key(350,10409
__rte_hash_lookup_with_hash(357,10623
rte_hash_lookup_with_hash(383,11302
rte_hash_lookup(391,11511
rte_hash_lookup_bulk(398,11705

lib/librte_hash/rte_jhash.h,222
#define _RTE_JHASH_H35,1715
#define __rte_jhash_mix(66,2379
#define RTE_JHASH_GOLDEN_RATIO 79,2771
rte_jhash(96,3174
rte_jhash2(152,4441
rte_jhash_3words(198,5205
rte_jhash_2words(227,5831
rte_jhash_1word(244,6188

lib/librte_hash/rte_fbk_hash.c,94
rte_fbk_hash_find_existing(70,2475
rte_fbk_hash_create(104,3336
rte_fbk_hash_free(187,5584

lib/librte_hash/rte_fbk_hash.h,1105
#define _RTE_FBK_HASH_H_35,1719
#define RTE_FBK_HASH_FUNC_DEFAULT	61,2348
#define RTE_FBK_HASH_FUNC_DEFAULT	64,2431
#define RTE_FBK_HASH_INIT_VAL_DEFAULT	70,2589
#define RTE_FBK_HASH_ENTRIES_MAX	74,2721
#define RTE_FBK_HASH_ENTRIES_PER_BUCKET_MAX	77,2837
#define RTE_FBK_HASH_NAMESIZE	80,2937
typedef uint32_t (*rte_fbk_hash_fn)rte_fbk_hash_fn83,3046
struct rte_fbk_hash_params 86,3180
	const char *name;name87,3209
	uint32_t entries;88,3261
	uint32_t entries_per_bucket;89,3314
	int socket_id;90,3383
	rte_fbk_hash_fn hash_func;91,3439
	uint32_t init_val;92,3494
union rte_fbk_hash_entry 96,3616
	uint64_t whole_entry;97,3643
		uint16_t is_entry;99,3713
		uint16_t value;100,3771
		uint32_t key;101,3824
	} entry;102,3873
struct rte_fbk_hash_table 108,3977
	TAILQ_ENTRY(109,4005
rte_fbk_hash_add_key_with_bucket(158,5463
rte_fbk_hash_add_key(203,6736
rte_fbk_hash_delete_key_with_bucket(225,7320
rte_fbk_hash_delete_key(268,8448
rte_fbk_hash_lookup_with_bucket(288,8950
rte_fbk_hash_lookup(318,9765
rte_fbk_hash_clear_all(332,10135
rte_fbk_hash_get_load_factor(347,10497

lib/librte_hash/rte_hash_crc.h,83
#define _RTE_HASH_CRC_H_35,1719
rte_hash_crc_4byte(61,2119
rte_hash_crc(79,2515

lib/librte_hash/rte_hash.h,717
#define _RTE_HASH_H_35,1715
#define RTE_HASH_ENTRIES_MAX	51,1915
#define RTE_HASH_BUCKET_ENTRIES_MAX	54,2005
#define RTE_HASH_KEY_LENGTH_MAX	57,2093
#define RTE_HASH_LOOKUP_BULK_MAX	60,2211
#define RTE_HASH_LOOKUP_MULTI_MAX	61,2248
#define RTE_HASH_NAMESIZE	64,2354
typedef uint32_t hash_sig_t;67,2437
typedef uint32_t (*rte_hash_function)rte_hash_function70,2540
struct rte_hash_parameters 77,2769
	const char *name;name78,2798
	uint32_t entries;79,2844
	uint32_t bucket_entries;80,2898
	uint32_t key_len;81,2948
	rte_hash_function hash_func;82,2996
	uint32_t hash_func_init_val;83,3067
	int socket_id;84,3135
struct rte_hash 88,3223
	TAILQ_ENTRY(89,3241
#define rte_hash_lookup_multi 286,9767

lib/librte_distributor/rte_distributor.h,77
#define _RTE_DISTRIBUTE_H_35,1721
#define RTE_DISTRIBUTOR_NAMESIZE 51,1978

lib/librte_distributor/rte_distributor.c,1303
#define NO_FLAGS 45,1938
#define RTE_DISTRIB_PREFIX 46,1957
#define RTE_DISTRIB_FLAG_BITS 52,2289
#define RTE_DISTRIB_FLAGS_MASK 53,2321
#define RTE_DISTRIB_NO_BUF 54,2359
#define RTE_DISTRIB_GET_BUF 55,2435
#define RTE_DISTRIB_RETURN_BUF 56,2516
#define RTE_DISTRIB_BACKLOG_SIZE 58,2596
#define RTE_DISTRIB_BACKLOG_MASK 59,2631
#define RTE_DISTRIB_MAX_RETURNS 61,2696
#define RTE_DISTRIB_RETURNS_MASK 62,2732
union rte_distributor_buffer 71,3166
	volatile int64_t bufptr64;72,3197
	char pad[pad73,3225
} __rte_cache_aligned;74,3255
struct rte_distributor_backlog 76,3279
	unsigned start;77,3312
	unsigned count;78,3329
	int64_t pkts[pkts79,3346
struct rte_distributor_returned_pkts 82,3391
	unsigned start;83,3430
	unsigned count;84,3447
	struct rte_mbuf *mbufs[mbufs85,3464
struct rte_distributor 88,3518
	TAILQ_ENTRY(89,3543
rte_distributor_poll_pkt(119,4413
rte_distributor_get_pkt(132,4794
rte_distributor_return_pkt(143,5068
add_to_backlog(157,5498
backlog_pop(169,5786
store_return(177,6000
handle_worker_shutdown(188,6423
process_returns(224,7592
rte_distributor_process(262,8483
rte_distributor_returned_pkts(346,10609
total_outstanding(367,11218
rte_distributor_flush(380,11564
rte_distributor_clear_returns(392,11822
rte_distributor_create(402,12072

lib/librte_pmd_virtio/virtio_ethdev.c,1147
static struct rte_pci_id pci_id_virtio_map[pci_id_virtio_map93,3411
#define RTE_PCI_DEV_ID_DECL_VIRTIO(95,3461
virtio_send_command(102,3617
virtio_set_multiple_queues(204,6341
int virtio_dev_queue_setup(229,6921
virtio_dev_cq_queue_setup(379,11886
virtio_dev_close(402,12393
static struct eth_dev_ops virtio_eth_dev_ops 412,12573
virtio_dev_atomic_read_link_status(435,13506
virtio_dev_atomic_write_link_status(461,14126
virtio_dev_stats_get(475,14434
virtio_dev_stats_reset(484,14663
virtio_set_hwaddr(493,14884
virtio_get_hwaddr(501,15048
virtio_negotiate_features(515,15337
parse_sysfs_value(556,16708
static int get_uio_dev(586,17361
eth_virtio_dev_init(657,19151
static struct eth_driver rte_virtio_pmd 815,23991
rte_virtio_pmd_init(832,24417
virtio_dev_rx_queue_release(842,24643
virtio_dev_tx_queue_release(847,24712
virtio_dev_configure(856,24842
virtio_dev_start(863,24929
static void virtio_dev_free_mbufs(923,26623
virtio_dev_stop(969,27942
virtio_dev_link_update(980,28144
virtio_dev_info_get(1016,29178
virtio_dev_queue_stats_mapping_set(1032,29719
static struct rte_driver rte_virtio_driver 1039,29903

lib/librte_pmd_virtio/virtio_ethdev.h,593
#define _VIRTIO_ETHDEV_H_35,1720
#define SPEED_10	41,1793
#define SPEED_100	42,1813
#define SPEED_1000	43,1835
#define SPEED_10G	44,1859
#define HALF_DUPLEX	45,1883
#define FULL_DUPLEX	46,1905
#define PAGE_SIZE 49,1946
#define VIRTIO_MAX_RX_QUEUES 52,1977
#define VIRTIO_MAX_TX_QUEUES 53,2010
#define VIRTIO_MAX_MAC_ADDRS 54,2043
#define VIRTIO_MIN_RX_BUFSIZE 55,2074
#define VIRTIO_MAX_RX_PKTLEN 56,2107
#define VTNET_FEATURES 59,2194
struct virtio_adapter 113,3690
	struct virtio_hw hw;114,3714
#define VIRTIO_DEV_PRIVATE_TO_HW(117,3740
#define VTNET_LRO_FEATURES 125,3994

lib/librte_pmd_virtio/virtqueue.c,66
virtqueue_disable_intr(42,1815
virtqueue_detatch_unused(58,2256

lib/librte_pmd_virtio/virtio_logs.h,336
#define _VIRTIO_LOGS_H_35,1718
#define PMD_INIT_LOG(40,1801
#define PMD_INIT_FUNC_TRACE(42,1904
#define PMD_INIT_LOG(44,1967
#define PMD_INIT_FUNC_TRACE(45,2025
#define PMD_RX_LOG(49,2113
#define PMD_RX_LOG(52,2219
#define PMD_TX_LOG(56,2317
#define PMD_TX_LOG(59,2423
#define PMD_DRV_LOG(64,2526
#define PMD_DRV_LOG(67,2630

lib/librte_pmd_virtio/virtio_rxtx.c,427
#define VIRTIO_DUMP_PACKET(58,2209
#define  VIRTIO_DUMP_PACKET(60,2283
rte_rxmbuf_alloc(64,2376
virtio_dev_vring_start(75,2549
virtio_dev_cq_start(158,5010
virtio_dev_rxtx_start(168,5237
virtio_dev_rx_queue_setup(195,5929
virtio_dev_tx_queue_setup(229,6861
virtio_discard_rxbuf(252,7416
#define VIRTIO_MBUF_BURST_SZ 266,7757
#define DESC_PER_CACHELINE 267,7789
virtio_recv_pkts(269,7871
virtio_xmit_pkts(356,10214

lib/librte_pmd_virtio/virtio_ring.h,960
#define _VIRTIO_RING_H_35,1718
#define VRING_DESC_F_NEXT 42,1849
#define VRING_DESC_F_WRITE 44,1946
#define VRING_DESC_F_INDIRECT 46,2047
#define VRING_USED_F_NO_NOTIFY 51,2283
#define VRING_AVAIL_F_NO_INTERRUPT 55,2482
struct vring_desc 59,2602
	uint64_t addr;60,2622
	uint32_t len;61,2672
	uint16_t flags;62,2703
	uint16_t next;63,2756
struct vring_avail 66,2821
	uint16_t flags;67,2842
	uint16_t idx;68,2859
	uint16_t ring[ring69,2874
struct vring_used_elem 73,2975
	uint32_t id;75,3048
	uint32_t len;77,3128
struct vring_used 80,3147
	uint16_t flags;81,3167
	uint16_t idx;82,3184
	struct vring_used_elem ring[ring83,3199
struct vring 86,3236
	unsigned int num;87,3251
	struct vring_desc  *desc;desc88,3270
	struct vring_avail *avail;avail89,3297
	struct vring_used  *used;used90,3325
#define vring_used_event(123,4240
#define vring_avail_event(124,4301
vring_size(127,4394
vring_init(140,4715
vring_need_event(158,5239

lib/librte_pmd_virtio/virtqueue.h,3506
#define _VIRTQUEUE_H_35,1716
#define mb(49,1956
#define wmb(50,1979
#define rmb(51,2003
#define rte_packet_prefetch(54,2059
#define rte_packet_prefetch(56,2114
#define VIRTQUEUE_MAX_NAME_SZ 59,2169
#define RTE_MBUF_DATA_DMA_ADDR(61,2203
#define VTNET_SQ_RQ_QUEUE_IDX 65,2341
#define VTNET_SQ_TQ_QUEUE_IDX 66,2373
#define VTNET_SQ_CQ_QUEUE_IDX 67,2405
enum { VTNET_RQ 69,2438
enum { VTNET_RQ = 0, VTNET_TQ 69,2438
enum { VTNET_RQ = 0, VTNET_TQ = 1, VTNET_CQ 69,2438
#define VQ_RING_DESC_CHAIN_END 76,2726
#define VIRTIO_NET_CTRL_RX 85,3076
#define VIRTIO_NET_CTRL_RX_PROMISC 86,3118
#define VIRTIO_NET_CTRL_RX_ALLMULTI 87,3160
#define VIRTIO_NET_CTRL_RX_ALLUNI 88,3202
#define VIRTIO_NET_CTRL_RX_NOMULTI 89,3244
#define VIRTIO_NET_CTRL_RX_NOUNI 90,3286
#define VIRTIO_NET_CTRL_RX_NOBCAST 91,3328
#define VIRTIO_NET_CTRL_VLAN 102,3712
#define VIRTIO_NET_CTRL_VLAN_ADD 103,3747
#define VIRTIO_NET_CTRL_VLAN_DEL 104,3782
struct virtio_net_ctrl_hdr 106,3818
	uint8_t cmd;108,3863
typedef uint8_t virtio_net_ctrl_ack;111,3905
#define VIRTIO_NET_OK 113,3943
#define VIRTIO_NET_ERR 114,3971
#define VIRTIO_MAX_CTRL_DATA 116,4000
struct virtio_pmd_ctrl 118,4034
	struct virtio_net_ctrl_hdr hdr;119,4059
	virtio_net_ctrl_ack status;120,4092
	uint8_t data[data121,4121
struct virtqueue 124,4162
	char        vq_name[vq_name125,4181
	struct virtio_hw         *hw;hw126,4226
	const struct rte_memzone *mz;mz127,4298
	const struct rte_memzone *virtio_net_hdr_mz;virtio_net_hdr_mz128,4371
	struct rte_mempool       *mpool;mpool129,4450
	uint16_t    queue_id;130,4521
	uint8_t     port_id;131,4582
	void        *vq_ring_virt_mem;vq_ring_virt_mem133,4650
	int         vq_alignment;134,4716
	int         vq_ring_size;135,4743
	phys_addr_t vq_ring_mem;136,4770
	struct vring vq_ring;138,4840
	uint16_t    vq_free_cnt;139,4909
	uint16_t    vq_nentries;140,4965
	uint16_t    vq_queue_index;141,5018
	uint16_t  vq_desc_head_idx;147,5225
	uint16_t  vq_desc_tail_idx;148,5254
	uint16_t vq_used_cons_idx;153,5371
	uint16_t vq_avail_idx;154,5399
	void     *virtio_net_hdr_mem;virtio_net_hdr_mem155,5423
	struct vq_desc_extra 157,5488
		void              *cookie;cookie158,5512
		uint16_t          ndescs;159,5541
	} vq_descx[vq_descx160,5569
#define VIRTIO_NET_F_MQ 166,5719
#define VIRTIO_NET_CTRL_MQ 167,5752
#define VIRTIO_NET_CTRL_MQ_VQ_PAIRS_SET 168,5783
#define VIRTIO_NET_CTRL_MQ_VQ_PAIRS_MIN 169,5832
#define VIRTIO_NET_CTRL_MQ_VQ_PAIRS_MAX 170,5881
struct virtio_net_hdr 177,6089
#define VIRTIO_NET_HDR_F_NEEDS_CSUM 178,6113
	uint8_t flags;179,6188
#define VIRTIO_NET_HDR_GSO_NONE 180,6204
#define VIRTIO_NET_HDR_GSO_TCPV4 181,6269
#define VIRTIO_NET_HDR_GSO_UDP 182,6344
#define VIRTIO_NET_HDR_GSO_TCPV6 183,6419
#define VIRTIO_NET_HDR_GSO_ECN 184,6488
	uint8_t gso_type;185,6553
	uint16_t hdr_len;186,6572
	uint16_t gso_size;187,6632
	uint16_t csum_start;188,6700
	uint16_t csum_offset;189,6767
struct virtio_net_hdr_mrg_rxbuf 196,6941
	struct   virtio_net_hdr hdr;197,6975
	uint16_t num_buffers;198,7005
virtqueue_full(215,7406
#define VIRTQUEUE_NUSED(220,7484
vq_update_avail_idx(223,7626
vq_update_avail_ring(230,7792
virtqueue_kick_prepare(246,8373
virtqueue_notify(252,8534
vq_ring_free_chain(263,8894
virtqueue_enqueue_recv_refill(297,9880
virtqueue_enqueue_xmit(334,10959
virtqueue_dequeue_burst_rx(375,12227
virtqueue_dequeue_pkt_tx(408,13131
#define VIRTQUEUE_DUMP(423,13496
#define VIRTQUEUE_DUMP(437,14091

lib/librte_pmd_virtio/virtio_pci.h,3478
#define _VIRTIO_PCI_H_35,1717
#define VIRTIO_PCI_VENDORID 51,1946
#define VIRTIO_PCI_DEVICEID_MIN 52,1985
#define VIRTIO_PCI_DEVICEID_MAX 53,2024
#define VIRTIO_PCI_ABI_VERSION 56,2115
#define VIRTIO_PCI_HOST_FEATURES 61,2192
#define VIRTIO_PCI_GUEST_FEATURES 62,2272
#define VIRTIO_PCI_QUEUE_PFN 63,2351
#define VIRTIO_PCI_QUEUE_NUM 64,2426
#define VIRTIO_PCI_QUEUE_SEL 65,2501
#define VIRTIO_PCI_QUEUE_NOTIFY 66,2574
#define VIRTIO_PCI_STATUS 67,2651
#define VIRTIO_PCI_ISR	68,2725
#define VIRTIO_MSI_CONFIG_VECTOR 71,2871
#define VIRTIO_MSI_QUEUE_VECTOR	72,2951
#define VIRTIO_PCI_ISR_INTR 76,3119
#define VIRTIO_PCI_ISR_CONFIG 78,3225
#define VIRTIO_MSI_NO_VECTOR 80,3309
#define VIRTIO_ID_NETWORK 83,3371
#define VIRTIO_ID_BLOCK 84,3403
#define VIRTIO_ID_CONSOLE 85,3435
#define VIRTIO_ID_ENTROPY 86,3467
#define VIRTIO_ID_BALLOON 87,3499
#define VIRTIO_ID_IOMEMORY 88,3531
#define VIRTIO_ID_9P 89,3563
#define VIRTIO_CONFIG_STATUS_RESET 92,3644
#define VIRTIO_CONFIG_STATUS_ACK 93,3688
#define VIRTIO_CONFIG_STATUS_DRIVER 94,3732
#define VIRTIO_CONFIG_STATUS_DRIVER_OK 95,3776
#define VIRTIO_CONFIG_STATUS_FAILED 96,3820
#define VIRTIO_F_NOTIFY_ON_EMPTY 102,3972
#define VIRTIO_F_BAD_FEATURE 108,4113
#define VIRTIO_TRANSPORT_F_START 115,4324
#define VIRTIO_TRANSPORT_F_END 116,4360
#define VIRTIO_MAX_INDIRECT 128,4842
#define VIRTIO_NET_F_CSUM 131,4936
#define VIRTIO_NET_F_GUEST_CSUM 132,5016
#define VIRTIO_NET_F_MAC 133,5096
#define VIRTIO_NET_F_GSO 134,5170
#define VIRTIO_NET_F_GUEST_TSO4 135,5250
#define VIRTIO_NET_F_GUEST_TSO6 136,5323
#define VIRTIO_NET_F_GUEST_ECN 137,5396
#define VIRTIO_NET_F_GUEST_UFO 138,5476
#define VIRTIO_NET_F_HOST_TSO4 139,5547
#define VIRTIO_NET_F_HOST_TSO6 140,5619
#define VIRTIO_NET_F_HOST_ECN 141,5691
#define VIRTIO_NET_F_HOST_UFO 142,5771
#define VIRTIO_NET_F_MRG_RXBUF 143,5841
#define VIRTIO_NET_F_STATUS 144,5919
#define VIRTIO_NET_F_CTRL_VQ 145,5999
#define VIRTIO_NET_F_CTRL_RX 146,6071
#define VIRTIO_NET_F_CTRL_VLAN 147,6149
#define VIRTIO_NET_F_CTRL_RX_EXTRA 148,6226
#define VIRTIO_RING_F_INDIRECT_DESC 149,6307
#define VIRTIO_RING_F_EVENT_IDX 155,6694
#define VIRTIO_NET_S_LINK_UP 157,6738
#define VIRTIO_MAX_VIRTQUEUES 162,6838
struct virtio_hw 164,6871
	uint32_t    io_base;165,6890
	uint32_t    host_features;166,6912
	uint32_t    guest_features;167,6940
	struct virtqueue *cvq;cvq169,6970
	uint16_t    vtnet_hdr_size;171,6995
	uint32_t    max_tx_queues;173,7025
	uint32_t    max_rx_queues;174,7053
	uint16_t    device_id;175,7081
	uint16_t    vendor_id;176,7105
	uint16_t    subsystem_device_id;177,7129
	uint16_t    subsystem_vendor_id;178,7163
	uint8_t     revision_id;179,7197
	uint8_t     mac_addr[mac_addr180,7223
	int         adapter_stopped;181,7262
	struct      rte_eth_stats eth_stats;182,7292
struct virtio_net_config 190,7453
	uint8_t    mac[mac192,7541
	uint16_t   status;194,7630
	uint16_t   max_virtqueue_pairs;195,7650
#define VIRTIO_PCI_FLAG_MSIX 199,7750
#define VIRTIO_PCI_CONFIG(204,7885
#define VIRTIO_PCI_QUEUE_ADDR_SHIFT 210,8099
#define VIRTIO_PCI_VRING_ALIGN 213,8212
outb_p(218,8288
outw_p(225,8386
outl_p(231,8485
#define VIRTIO_PCI_REG_ADDR(237,8568
#define VIRTIO_READ_REG_1(240,8649
#define VIRTIO_WRITE_REG_1(242,8727
#define VIRTIO_READ_REG_2(245,8841
#define VIRTIO_WRITE_REG_2(247,8919
#define VIRTIO_READ_REG_4(250,9034
#define VIRTIO_WRITE_REG_4(252,9112
vtpci_with_feature(256,9243

lib/librte_pmd_virtio/virtio_pci.c,205
vtpci_read_dev_config(39,1769
vtpci_write_dev_config(62,2251
vtpci_negotiate_features(85,2738
vtpci_reset(100,3068
vtpci_reinit_complete(111,3290
vtpci_get_status(117,3402
vtpci_set_status(123,3501

lib/librte_kvargs/rte_kvargs.h,396
#define _RTE_KVARGS_H_36,1751
#define RTE_KVARGS_MAX 58,2329
#define RTE_KVARGS_PAIRS_DELIM	61,2406
#define RTE_KVARGS_KV_DELIM	64,2496
typedef int (*arg_handler_t)arg_handler_t67,2591
struct rte_kvargs_pair 70,2703
	char *key;key71,2728
	char *value;value72,2788
struct rte_kvargs 76,2896
	char *str;str77,2916
	unsigned count;78,2969
	struct rte_kvargs_pair pairs[pairs79,3024

lib/librte_kvargs/rte_kvargs.c,191
rte_kvargs_tokenize(48,2058
is_valid_key(95,3188
check_for_valid_keys(111,3511
rte_kvargs_count(136,4064
rte_kvargs_process(155,4434
rte_kvargs_free(175,4876
rte_kvargs_parse(188,5182

lib/librte_pmd_ring/rte_eth_ring.c,1661
#define ETH_RING_NUMA_NODE_ACTION_ARG	43,1888
#define ETH_RING_ACTION_CREATE	44,1939
#define ETH_RING_ACTION_ATTACH	45,1980
static const char *valid_arguments[valid_arguments47,2022
struct ring_queue 52,2105
	struct rte_ring *rng;rng53,2125
	rte_atomic64_t rx_pkts;54,2148
	rte_atomic64_t tx_pkts;55,2173
	rte_atomic64_t err_pkts;56,2198
struct pmd_internals 59,2228
	unsigned nb_rx_queues;60,2251
	unsigned nb_tx_queues;61,2275
	struct ring_queue rx_ring_queues[rx_ring_queues63,2300
	struct ring_queue tx_ring_queues[tx_ring_queues64,2362
static struct ether_addr eth_addr 68,2429
static const char *drivername drivername69,2488
static struct rte_eth_link pmd_link 70,2533
eth_ring_rx(77,2674
eth_ring_tx(91,3028
eth_dev_configure(108,3477
eth_dev_start(111,3559
eth_dev_stop(118,3664
eth_rx_queue_setup(124,3756
eth_tx_queue_setup(136,4181
eth_dev_info(148,4559
eth_stats_get(162,5000
eth_stats_reset(189,5884
eth_queue_release(202,6252
eth_link_update(204,6309
static struct eth_dev_ops ops 207,6415
rte_eth_from_rings(222,6846
enum dev_action{dev_action310,9193
	DEV_CREATE,311,9210
	DEV_ATTACH312,9223
eth_dev_ring_create(316,9250
eth_dev_ring_pair_create(346,10067
rte_eth_ring_pair_create(386,11322
rte_eth_ring_pair_attach(393,11531
struct node_action_pair 399,11736
	char name[name400,11762
	unsigned node;401,11784
	enum dev_action action;402,11800
struct node_action_list 405,11829
	unsigned total;406,11855
	unsigned count;407,11872
	struct node_action_pair *list;list408,11889
static int parse_kvlist 411,11925
rte_pmd_ring_devinit(477,13195
static struct rte_driver pmd_ring_drv 525,14511

lib/librte_pmd_ring/rte_eth_ring.h,33
#define _RTE_ETH_RING_H_35,1719

lib/librte_power/rte_power.h,75
#define _RTE_POWER_H35,1715
#define RTE_POWER_INVALID_FREQ_INDEX 51,1920

lib/librte_power/rte_power.c,1310
#define POWER_DEBUG_TRACE(50,1981
#define POWER_DEBUG_TRACE(54,2103
#define FOPEN_OR_ERR_RET(57,2151
#define FOPS_OR_NULL_GOTO(64,2301
#define FOPS_OR_ERR_GOTO(71,2455
#define STR_SIZE 78,2605
#define POWER_CONVERT_TO_DECIMAL 79,2631
#define POWER_GOVERNOR_USERSPACE 81,2668
#define POWER_SYSFILE_GOVERNOR 82,2713
#define POWER_SYSFILE_AVAIL_FREQ 84,2806
#define POWER_SYSFILE_SETSPEED 86,2912
enum power_state 89,3006
	POWER_IDLE 90,3025
	POWER_ONGOING,91,3042
	POWER_USED,92,3058
	POWER_UNKNOWN93,3071
struct rte_power_info 99,3123
	unsigned lcore_id;100,3147
	uint32_t freqs[freqs101,3209
	uint32_t nb_freqs;102,3271
	FILE *f;f103,3343
	char governor_ori[governor_ori104,3412
	uint32_t curr_idx;105,3481
	volatile uint32_t state;106,3553
} __rte_cache_aligned;107,3618
static struct rte_power_info lcore_power_info[lcore_power_info109,3642
set_freq_internal(116,3833
power_set_governor_userspace(152,4867
power_get_available_freqs(201,6042
power_init_for_setting_freq(259,7453
rte_power_init(291,8012
power_set_governor_original(355,9617
rte_power_exit(399,10624
rte_power_freqs(441,11646
rte_power_get_freq(461,12085
rte_power_set_freq(472,12299
rte_power_freq_down(483,12523
rte_power_freq_up(501,12886
rte_power_freq_max(519,13232
rte_power_freq_min(531,13488

lib/librte_pipeline/rte_pipeline.c,2872
#define RTE_TABLE_INVALID 49,1994
struct rte_port_in 51,2064
	struct rte_port_in_ops ops;53,2109
	rte_pipeline_port_in_action_handler f_action;54,2138
	void *arg_ah;arg_ah55,2185
	uint32_t burst_size;56,2200
	uint32_t table_id;59,2272
	void *h_port;h_port62,2325
	struct rte_port_in *next;next65,2370
struct rte_port_out 68,2401
	struct rte_port_out_ops ops;70,2447
	rte_pipeline_port_out_action_handler f_action;71,2477
	rte_pipeline_port_out_action_handler_bulk f_action_bulk;72,2525
	void *arg_ah;arg_ah73,2583
	void *h_port;h_port76,2631
struct rte_table 79,2650
	struct rte_table_ops ops;81,2693
	rte_pipeline_table_action_handler_hit f_action_hit;82,2720
	rte_pipeline_table_action_handler_miss f_action_miss;83,2773
	void *arg_ah;arg_ah84,2828
	struct rte_pipeline_table_entry *default_entry;default_entry85,2843
	uint32_t entry_size;86,2892
	uint32_t table_next_id;88,2915
	uint32_t table_next_id_valid;89,2940
	void *h_table;h_table92,3016
#define RTE_PIPELINE_MAX_NAME_SZ 95,3036
struct rte_pipeline 97,3100
	char name[name99,3146
	int socket_id;100,3184
	uint32_t offset_port_id;101,3200
	struct rte_port_in ports_in[ports_in104,3250
	struct rte_port_out ports_out[ports_out105,3306
	struct rte_table tables[tables106,3365
	uint32_t num_ports_in;109,3452
	uint32_t num_ports_out;110,3476
	uint32_t num_tables;111,3501
	uint64_t enabled_port_in_mask;114,3553
	struct rte_port_in *port_in_first;port_in_first115,3585
	struct rte_mbuf *pkts[pkts118,3653
	struct rte_pipeline_table_entry *entries[entries119,3705
	uint64_t action_mask0[action_mask0120,3776
	uint64_t action_mask1[action_mask1121,3822
} __rte_cache_aligned;122,3868
rte_mask_get_next(125,3915
rte_mask_get_prev(133,4133
rte_pipeline_check_params(154,4552
rte_pipeline_create(190,5314
rte_pipeline_free(230,6270
rte_table_check_params(273,7011
rte_pipeline_table_create(324,8115
rte_pipeline_table_free(386,9828
rte_pipeline_table_default_entry_add(395,9989
rte_pipeline_table_default_entry_delete(445,11251
rte_pipeline_table_entry_add(478,12014
rte_pipeline_table_entry_delete(539,13438
rte_pipeline_port_in_check_params(582,14280
rte_pipeline_port_out_check_params(639,15578
rte_pipeline_port_in_create(708,17205
rte_pipeline_port_in_free(751,18210
rte_pipeline_port_out_create(758,18336
rte_pipeline_port_out_free(799,19298
rte_pipeline_port_in_connect_to_table(806,19426
rte_pipeline_port_in_enable(840,20070
rte_pipeline_port_in_disable(893,21510
rte_pipeline_check(953,23092
rte_pipeline_compute_masks(998,24154
rte_pipeline_action_handler_port_bulk(1031,24913
rte_pipeline_action_handler_port(1050,25443
rte_pipeline_action_handler_port_meta(1116,27054
rte_pipeline_action_handler_drop(1186,28737
rte_pipeline_run(1209,29202
rte_pipeline_flush(1331,32457
rte_pipeline_port_out_packet_insert(1353,32869

lib/librte_pipeline/rte_pipeline.h,2078
#define __INCLUDE_RTE_PIPELINE_H__35,1729
struct rte_pipeline_params 100,4552
	const char *name;name102,4603
	int socket_id;106,4732
	uint32_t offset_port_id;111,4905
enum rte_pipeline_action 169,5919
	RTE_PIPELINE_ACTION_DROP 171,5970
	RTE_PIPELINE_ACTION_PORT,174,6037
	RTE_PIPELINE_ACTION_PORT_META,177,6127
	RTE_PIPELINE_ACTION_TABLE,180,6189
	RTE_PIPELINE_ACTIONS183,6253
#define RTE_PIPELINE_TABLE_MAX 192,6419
struct rte_pipeline_table_entry 203,7021
	enum rte_pipeline_action action;205,7079
		uint32_t port_id;210,7201
		uint32_t table_id;212,7285
	uint8_t action_data[action_data215,7383
typedef int (*rte_pipeline_table_action_handler_hit)rte_pipeline_table_action_handler_hit245,8561
typedef int (*rte_pipeline_table_action_handler_miss)rte_pipeline_table_action_handler_miss278,9871
struct rte_pipeline_table_params 287,10195
	struct rte_table_ops *ops;ops289,10285
	void *arg_create;arg_create292,10391
	rte_pipeline_table_action_handler_hit f_action_hit;295,10504
	rte_pipeline_table_action_handler_miss f_action_miss;298,10652
	void *arg_ah;arg_ah302,10809
	uint32_t action_data_size;305,10925
#define RTE_PIPELINE_PORT_IN_MAX 434,15167
typedef int (*rte_pipeline_port_in_action_handler)rte_pipeline_port_in_action_handler460,16170
struct rte_pipeline_port_in_params 467,16347
	struct rte_port_in_ops *ops;ops469,16444
	void *arg_create;arg_create471,16545
	rte_pipeline_port_in_action_handler f_action;475,16664
	void *arg_ah;arg_ah477,16784
	uint32_t burst_size;480,16871
#define RTE_PIPELINE_PORT_OUT_MAX 548,18592
typedef int (*rte_pipeline_port_out_action_handler)rte_pipeline_port_out_action_handler568,19266
typedef int (*rte_pipeline_port_out_action_handler_bulk)rte_pipeline_port_out_action_handler_bulk594,20193
struct rte_pipeline_port_out_params 603,20607
	struct rte_port_out_ops *ops;ops605,20706
	void *arg_create;arg_create607,20808
	rte_pipeline_port_out_action_handler f_action;611,20905
	rte_pipeline_port_out_action_handler_bulk f_action_bulk;614,21032
	void *arg_ah;arg_ah616,21163

lib/librte_pmd_vmxnet3/vmxnet3/vmxnet3_defs.h,15481
#define _VMXNET3_DEFS_H_36,1617
#define INCLUDE_ALLOW_USERLEVEL38,1643
#define INCLUDE_ALLOW_VMKERNEL39,1675
#define INCLUDE_ALLOW_DISTRIBUTE40,1706
#define INCLUDE_ALLOW_VMKDRIVERS41,1739
#define INCLUDE_ALLOW_VMCORE42,1772
#define INCLUDE_ALLOW_MODULE43,1801
#define VMXNET3_REG_VRRS 50,1929
#define VMXNET3_REG_UVRS 51,2002
#define VMXNET3_REG_DSAL 52,2070
#define VMXNET3_REG_DSAH 53,2135
#define VMXNET3_REG_CMD 54,2201
#define VMXNET3_REG_MACL 55,2248
#define VMXNET3_REG_MACH 56,2303
#define VMXNET3_REG_ICR 57,2359
#define VMXNET3_REG_ECR 58,2423
#define VMXNET3_REG_WSAL 60,2484
#define VMXNET3_REG_WSAH 61,2551
#define VMXNET3_REG_WCMD 62,2618
#define VMXNET3_REG_IMR 65,2687
#define VMXNET3_REG_TXPROD 66,2752
#define VMXNET3_REG_RXPROD 67,2811
#define VMXNET3_REG_RXPROD2 68,2881
#define VMXNET3_PT_REG_SIZE 70,2952
#define VMXNET3_VD_REG_SIZE 71,3004
#define VMXNET3_PHYSMEM_PAGES 82,3580
#define VMXNET3_REG_ALIGN 84,3615
#define VMXNET3_REG_ALIGN_MASK 85,3690
#define VMXNET3_IO_TYPE_PT 88,3764
#define VMXNET3_IO_TYPE_VD 89,3806
#define VMXNET3_IO_ADDR(90,3848
#define VMXNET3_IO_TYPE(91,3926
#define VMXNET3_IO_REG(92,3981
#define __le16 95,4057
#define __le32 98,4101
#define __le64 101,4145
   VMXNET3_CMD_FIRST_SET 105,4190
   VMXNET3_CMD_FIRST_SET = 0xCAFE0000,xCAFE0000105,4190
   VMXNET3_CMD_ACTIVATE_DEV 106,4229
   VMXNET3_CMD_ACTIVATE_DEV = VMXNET3_CMD_FIRST_SET,106,4229
   VMXNET3_CMD_QUIESCE_DEV,107,4282
   VMXNET3_CMD_RESET_DEV,108,4310
   VMXNET3_CMD_UPDATE_RX_MODE,109,4336
   VMXNET3_CMD_UPDATE_MAC_FILTERS,110,4367
   VMXNET3_CMD_UPDATE_VLAN_FILTERS,111,4402
   VMXNET3_CMD_UPDATE_RSSIDT,112,4438
   VMXNET3_CMD_UPDATE_IML,113,4468
   VMXNET3_CMD_UPDATE_PMCFG,114,4495
   VMXNET3_CMD_UPDATE_FEATURE,115,4524
   VMXNET3_CMD_STOP_EMULATION,116,4555
   VMXNET3_CMD_LOAD_PLUGIN,117,4586
   VMXNET3_CMD_ACTIVATE_VF,118,4614
   VMXNET3_CMD_FIRST_GET 120,4643
   VMXNET3_CMD_FIRST_GET = 0xF00D0000,xF00D0000120,4643
   VMXNET3_CMD_GET_QUEUE_STATUS 121,4682
   VMXNET3_CMD_GET_QUEUE_STATUS = VMXNET3_CMD_FIRST_GET,121,4682
   VMXNET3_CMD_GET_STATS,122,4739
   VMXNET3_CMD_GET_LINK,123,4765
   VMXNET3_CMD_GET_PERM_MAC_LO,124,4790
   VMXNET3_CMD_GET_PERM_MAC_HI,125,4822
   VMXNET3_CMD_GET_DID_LO,126,4854
   VMXNET3_CMD_GET_DID_HI,127,4881
   VMXNET3_CMD_GET_DEV_EXTRA_INFO,128,4908
   VMXNET3_CMD_GET_CONF_INTR,129,4943
   VMXNET3_CMD_GET_ADAPTIVE_RING_INFO130,4973
} Vmxnet3_Cmd;131,5011
#define VMXNET3_DISABLE_ADAPTIVE_RING 134,5058
struct Vmxnet3_TxDesc 156,5685
   __le64 addr;157,5709
   uint32 msscof:msscof160,5755
   uint32 ext1:ext1161,5811
   uint32 dtype:dtype162,5829
   uint32 rsvd:rsvd163,5873
   uint32 gen:gen164,5891
   uint32 len:len165,5934
   uint32 len:len167,5958
   uint32 gen:gen168,5976
   uint32 rsvd:rsvd169,6019
   uint32 dtype:dtype170,6037
   uint32 ext1:ext1171,6081
   uint32 msscof:msscof172,6099
   uint32 tci:tci176,6221
   uint32 ti:ti177,6263
   uint32 ext2:ext2178,6310
   uint32 cq:cq179,6328
   uint32 eop:eop180,6375
   uint32 om:om181,6417
   uint32 hlen:hlen182,6458
   uint32 hlen:hlen184,6503
   uint32 om:om185,6542
   uint32 eop:eop186,6583
   uint32 cq:cq187,6625
   uint32 ext2:ext2188,6672
   uint32 ti:ti189,6690
   uint32 tci:tci190,6737
Vmxnet3_TxDesc;194,6846
#define VMXNET3_OM_NONE 197,6886
#define VMXNET3_OM_CSUM 198,6913
#define VMXNET3_OM_TSO 199,6940
#define VMXNET3_TXD_EOP_SHIFT 202,7022
#define VMXNET3_TXD_CQ_SHIFT 203,7055
#define VMXNET3_TXD_GEN_SHIFT 204,7088
#define VMXNET3_TXD_EOP_DWORD_SHIFT 205,7121
#define VMXNET3_TXD_GEN_DWORD_SHIFT 206,7159
#define VMXNET3_TXD_CQ 208,7198
#define VMXNET3_TXD_EOP 209,7250
#define VMXNET3_TXD_GEN 210,7303
#define VMXNET3_TXD_GEN_SIZE 212,7357
#define VMXNET3_TXD_EOP_SIZE 213,7388
#define VMXNET3_HDR_COPY_SIZE 215,7420
struct Vmxnet3_TxDataDesc 219,7496
   uint8 data[data220,7524
Vmxnet3_TxDataDesc;223,7593
#define VMXNET3_TCD_GEN_SHIFT	225,7614
#define VMXNET3_TCD_GEN_SIZE	226,7647
#define VMXNET3_TCD_TXIDX_SHIFT	227,7678
#define VMXNET3_TCD_TXIDX_SIZE	228,7712
#define VMXNET3_TCD_GEN_DWORD_SHIFT	229,7746
struct Vmxnet3_TxCompDesc 233,7824
   uint32 txdIdx:txdIdx234,7852
   uint32 ext1:ext1235,7906
   __le32 ext2;237,7926
   __le32 ext3;238,7942
   uint32 rsvd:rsvd240,7959
   uint32 type:type241,7978
   uint32 gen:gen242,8024
Vmxnet3_TxCompDesc;245,8100
struct Vmxnet3_RxDesc 249,8160
   __le64 addr;250,8184
   uint32 gen:gen253,8230
   uint32 rsvd:rsvd254,8275
   uint32 dtype:dtype255,8294
   uint32 btype:btype256,8340
   uint32 len:len257,8382
   uint32 len:len259,8406
   uint32 btype:btype260,8424
   uint32 dtype:dtype261,8466
   uint32 rsvd:rsvd262,8512
   uint32 gen:gen263,8531
   __le32 ext1;265,8583
Vmxnet3_RxDesc;268,8630
#define VMXNET3_RXD_BTYPE_HEAD 271,8673
#define VMXNET3_RXD_BTYPE_BODY 272,8727
#define VMXNET3_RXD_BTYPE_SHIFT 275,8836
#define VMXNET3_RXD_GEN_SHIFT 276,8872
struct Vmxnet3_RxCompDesc 280,8948
   uint32 ext2:ext2282,9005
   uint32 cnc:cnc283,9023
   uint32 rssType:rssType284,9077
   uint32 rqID:rqID285,9126
   uint32 sop:sop286,9173
   uint32 eop:eop287,9219
   uint32 ext1:ext1288,9263
   uint32 rxdIdx:rxdIdx289,9281
   uint32 rxdIdx:rxdIdx291,9337
   uint32 ext1:ext1292,9387
   uint32 eop:eop293,9405
   uint32 sop:sop294,9449
   uint32 rqID:rqID295,9495
   uint32 rssType:rssType296,9542
   uint32 cnc:cnc297,9591
   uint32 ext2:ext2298,9645
   __le32 rssHash;301,9700
   uint32 tci:tci304,9775
   uint32 ts:ts305,9818
   uint32 err:err306,9864
   uint32 len:len307,9900
   uint32 len:len309,9948
   uint32 err:err310,9990
   uint32 ts:ts311,10026
   uint32 tci:tci312,10072
   uint32 gen:gen317,10182
   uint32 type:type318,10227
   uint32 fcs:fcs319,10273
   uint32 frg:frg320,10321
   uint32 v4:v4321,10363
   uint32 v6:v6322,10398
   uint32 ipc:ipc323,10433
   uint32 tcp:tcp324,10483
   uint32 udp:udp325,10524
   uint32 tuc:tuc326,10565
   uint32 csum:csum327,10620
   uint32 csum:csum329,10645
   uint32 tuc:tuc330,10664
   uint32 udp:udp331,10719
   uint32 tcp:tcp332,10760
   uint32 ipc:ipc333,10801
   uint32 v6:v6334,10851
   uint32 v4:v4335,10886
   uint32 frg:frg336,10921
   uint32 fcs:fcs337,10963
   uint32 type:type338,11011
   uint32 gen:gen339,11057
Vmxnet3_RxCompDesc;343,11169
struct Vmxnet3_RxCompDescExt 347,11229
   __le32 dword1;348,11260
   uint8  segCnt;349,11278
   uint8  dupAckCnt;350,11337
   __le16 tsDelta;351,11392
   __le32 dword2[dword2352,11447
Vmxnet3_RxCompDescExt;355,11499
#define VMXNET3_RCD_TUC_SHIFT 358,11593
#define VMXNET3_RCD_IPC_SHIFT 359,11627
#define VMXNET3_RCD_TYPE_SHIFT 362,11732
#define VMXNET3_RCD_GEN_SHIFT 363,11766
#define VMXNET3_RCD_CSUM_OK 366,11840
#define VMXNET3_RCD_RSS_TYPE_NONE 369,11961
#define VMXNET3_RCD_RSS_TYPE_IPV4 370,12001
#define VMXNET3_RCD_RSS_TYPE_TCPIPV4 371,12041
#define VMXNET3_RCD_RSS_TYPE_IPV6 372,12081
#define VMXNET3_RCD_RSS_TYPE_TCPIPV6 373,12121
typedef union Vmxnet3_GenericDesc 376,12221
   __le64                qword[qword377,12257
   __le32                dword[dword378,12292
   __le16                word[word379,12327
   Vmxnet3_TxDesc        txd;380,12361
   Vmxnet3_RxDesc        rxd;381,12391
   Vmxnet3_TxCompDesc    tcd;382,12421
   Vmxnet3_RxCompDesc    rcd;383,12451
   Vmxnet3_RxCompDescExt rcdExt;384,12481
} Vmxnet3_GenericDesc;385,12514
#define VMXNET3_INIT_GEN 387,12538
#define VMXNET3_MAX_TX_BUF_SIZE 390,12609
#define VMXNET3_TXD_NEEDED(393,12700
#define VMXNET3_MAX_TXD_PER_PKT 396,12843
#define VMXNET3_MAX_RX_BUF_SIZE 399,12916
#define VMXNET3_MIN_T0_BUF_SIZE 401,13003
#define VMXNET3_MAX_CSUM_OFFSET 402,13040
#define VMXNET3_RING_BA_ALIGN 405,13113
#define VMXNET3_RING_BA_MASK 406,13149
#define VMXNET3_RING_SIZE_ALIGN 409,13251
#define VMXNET3_RING_SIZE_MASK 410,13286
#define VMXNET3_TX_RING_MAX_SIZE 413,13369
#define VMXNET3_TC_RING_MAX_SIZE 414,13409
#define VMXNET3_RX_RING_MAX_SIZE 415,13449
#define VMXNET3_RC_RING_MAX_SIZE 416,13489
#define VMXNET3_ERR_NOEOP 420,13570
#define VMXNET3_ERR_TXD_REUSE 421,13655
#define VMXNET3_ERR_BIG_PKT 422,13742
#define VMXNET3_ERR_DESC_NOT_SPT 423,13819
#define VMXNET3_ERR_SMALL_BUF 424,13900
#define VMXNET3_ERR_STRESS 425,13975
#define VMXNET3_ERR_SWITCH 426,14059
#define VMXNET3_ERR_TXD_INVALID 427,14130
#define VMXNET3_CDTYPE_TXCOMP 430,14231
#define VMXNET3_CDTYPE_RXCOMP 431,14302
#define VMXNET3_CDTYPE_RXCOMP_LRO 432,14373
#define VMXNET3_GOS_BITS_UNK 434,14453
#define VMXNET3_GOS_BITS_32 435,14503
#define VMXNET3_GOS_BITS_64 436,14537
#define VMXNET3_GOS_TYPE_UNK 438,14572
#define VMXNET3_GOS_TYPE_LINUX 439,14624
#define VMXNET3_GOS_TYPE_WIN 440,14662
#define VMXNET3_GOS_TYPE_SOLARIS 441,14700
#define VMXNET3_GOS_TYPE_FREEBSD 442,14738
#define VMXNET3_GOS_TYPE_PXE 443,14776
struct Vmxnet3_GOSInfo 449,14927
   uint32   gosMisc:gosMisc451,14981
   uint32   gosVer:gosVer452,15036
   uint32   gosType:gosType453,15082
   uint32   gosBits:gosBits454,15128
   uint32   gosBits:gosBits456,15186
   uint32   gosType:gosType457,15238
   uint32   gosVer:gosVer458,15284
   uint32   gosMisc:gosMisc459,15330
Vmxnet3_GOSInfo;463,15452
struct Vmxnet3_DriverInfo 467,15509
   __le32          version;468,15537
   Vmxnet3_GOSInfo gos;469,15593
   __le32          vmxnet3RevSpt;470,15617
   __le32          uptVerSpt;471,15685
Vmxnet3_DriverInfo;474,15779
#define VMXNET3_REV1_MAGIC 476,15800
#define VMXNET3_QUEUE_DESC_ALIGN 484,16115
struct Vmxnet3_MiscConf 488,16193
   Vmxnet3_DriverInfo driverInfo;489,16219
   __le64             uptFeatures;490,16253
   __le64             ddPA;491,16288
   __le64             queueDescPA;492,16345
   __le32             ddLen;493,16413
   __le32             queueDescLen;494,16471
   __le32             mtu;495,16550
   __le16             maxNumRxSG;496,16577
   uint8              numTxQueues;497,16611
   uint8              numRxQueues;498,16646
   __le32             reserved[reserved499,16681
Vmxnet3_MiscConf;502,16747
struct Vmxnet3_TxQueueConf 506,16805
   __le64    txRingBasePA;507,16834
   __le64    dataRingBasePA;508,16861
   __le64    compRingBasePA;509,16890
   __le64    ddPA;510,16919
   __le64    reserved;511,16964
   __le32    txRingSize;512,16987
   __le32    dataRingSize;513,17033
   __le32    compRingSize;514,17081
   __le32    ddLen;515,17129
   uint8     intrIdx;516,17182
   uint8     _pad[_pad517,17204
Vmxnet3_TxQueueConf;520,17257
struct Vmxnet3_RxQueueConf 524,17318
   __le64    rxRingBasePA[rxRingBasePA525,17347
   __le64    compRingBasePA;526,17377
   __le64    ddPA;527,17406
   __le64    reserved;528,17454
   __le32    rxRingSize[rxRingSize529,17477
   __le32    compRingSize;530,17526
   __le32    ddLen;531,17580
   uint8     intrIdx;532,17636
   uint8     _pad[_pad533,17658
Vmxnet3_RxQueueConf;536,17711
enum vmxnet3_intr_mask_mode 538,17733
   VMXNET3_IMM_AUTO 539,17763
   VMXNET3_IMM_ACTIVE 540,17790
   VMXNET3_IMM_LAZY 541,17817
enum vmxnet3_intr_type 544,17847
   VMXNET3_IT_AUTO 545,17872
   VMXNET3_IT_INTX 546,17896
   VMXNET3_IT_MSI 547,17920
   VMXNET3_IT_MSIX 548,17944
#define VMXNET3_MAX_TX_QUEUES 551,17971
#define VMXNET3_MAX_RX_QUEUES 552,18004
#define VMXNET3_MAX_INTRS 554,18066
#define VMXNET3_IC_DISABLE_ALL 557,18125
struct Vmxnet3_IntrConf 561,18215
   Bool   autoMask;562,18241
   uint8  numIntrs;563,18261
   uint8  eventIntrIdx;564,18308
   uint8  modLevels[modLevels565,18332
   __le32 intrCtrl;566,18409
   __le32 reserved[reserved567,18429
Vmxnet3_IntrConf;570,18483
#define VMXNET3_VFT_SIZE 573,18564
struct Vmxnet3_QueueStatus 577,18660
   Bool    stopped;578,18689
   uint8   _pad[_pad579,18709
   __le32  error;580,18729
Vmxnet3_QueueStatus;583,18778
struct Vmxnet3_TxQueueCtrl 587,18839
   __le32  txNumDeferred;588,18868
   __le32  txThreshold;589,18894
   __le64  reserved;590,18918
Vmxnet3_TxQueueCtrl;593,18970
struct Vmxnet3_RxQueueCtrl 597,19031
   Bool    updateRxProd;598,19060
   uint8   _pad[_pad599,19085
   __le64  reserved;600,19105
Vmxnet3_RxQueueCtrl;603,19157
#define VMXNET3_RXM_UCAST 605,19179
#define VMXNET3_RXM_MCAST 606,19234
#define VMXNET3_RXM_BCAST 607,19306
#define VMXNET3_RXM_ALL_MULTI 608,19363
#define VMXNET3_RXM_PROMISC 609,19419
struct Vmxnet3_RxFilterConf 613,19513
   __le32   rxMode;614,19543
   __le16   mfTableLen;615,19591
   __le16   _pad1;616,19658
   __le64   mfTablePA;617,19677
   __le32   vfTable[vfTable618,19743
Vmxnet3_RxFilterConf;621,19831
#define VMXNET3_PM_MAX_FILTERS 623,19854
#define VMXNET3_PM_MAX_PATTERN_SIZE 624,19894
#define VMXNET3_PM_MAX_MASK_SIZE 625,19936
#define VMXNET3_PM_WAKEUP_MAGIC 627,20009
#define VMXNET3_PM_WAKEUP_FILTER 628,20081
struct Vmxnet3_PM_PktFilter 632,20204
   uint8 maskSize;633,20234
   uint8 patternSize;634,20253
   uint8 mask[mask635,20275
   uint8 pattern[pattern636,20316
   uint8 pad[pad637,20363
Vmxnet3_PM_PktFilter;640,20411
struct Vmxnet3_PMConf 644,20473
   __le16               wakeUpEvents;645,20497
   uint8                numFilters;646,20564
   uint8                pad[pad647,20600
   Vmxnet3_PM_PktFilter filters[filters648,20632
Vmxnet3_PMConf;651,20720
struct Vmxnet3_VariableLenConfDesc 655,20776
   __le32              confVer;656,20813
   __le32              confLen;657,20845
   __le64              confPA;658,20877
Vmxnet3_VariableLenConfDesc;661,20939
struct Vmxnet3_DSDevRead 665,21008
   Vmxnet3_MiscConf     misc;667,21110
   Vmxnet3_IntrConf     intrConf;668,21140
   Vmxnet3_RxFilterConf rxFilterConf;669,21174
   Vmxnet3_VariableLenConfDesc  rssConfDesc;670,21212
   Vmxnet3_VariableLenConfDesc  pmConfDesc;671,21257
   Vmxnet3_VariableLenConfDesc  pluginConfDesc;672,21301
Vmxnet3_DSDevRead;675,21380
struct Vmxnet3_TxQueueDesc 679,21439
   Vmxnet3_TxQueueCtrl ctrl;680,21468
   Vmxnet3_TxQueueConf conf;681,21497
   Vmxnet3_QueueStatus status;683,21567
   UPT1_TxStats        stats;684,21598
   uint8               _pad[_pad685,21628
Vmxnet3_TxQueueDesc;688,21710
struct Vmxnet3_RxQueueDesc 692,21771
   Vmxnet3_RxQueueCtrl ctrl;693,21800
   Vmxnet3_RxQueueConf conf;694,21829
   Vmxnet3_QueueStatus status;696,21899
   UPT1_RxStats        stats;697,21930
   uint8               _pad[_pad698,21960
Vmxnet3_RxQueueDesc;701,22042
struct Vmxnet3_DriverShared 705,22103
   __le32               magic;706,22133
   __le32               pad;707,22164
   Vmxnet3_DSDevRead    devRead;708,22239
   __le32               ecr;709,22272
   __le32               reserved[reserved710,22301
Vmxnet3_DriverShared;713,22369
#define VMXNET3_ECR_RQERR 715,22392
#define VMXNET3_ECR_TQERR 716,22433
#define VMXNET3_ECR_LINK 717,22474
#define VMXNET3_ECR_DIC 718,22515
#define VMXNET3_ECR_DEBUG 719,22556
#define VMXNET3_FLIP_RING_GEN(722,22631
#define VMXNET3_INC_RING_IDX_ONLY(725,22752
#define VMXNET3_SET_VFTABLE_ENTRY(733,22902
#define VMXNET3_CLEAR_VFTABLE_ENTRY(735,22994
#define VMXNET3_VFTABLE_ENTRY_IS_SET(738,23090
#define VMXNET3_MAX_MTU 741,23194
#define VMXNET3_MIN_MTU 742,23227
#define VMXNET3_LINK_UP 744,23259
#define VMXNET3_LINK_DOWN 745,23327
#define VMXWIFI_DRIVER_SHARED_LEN 747,23362
#define VMXNET3_DID_PASSTHRU 749,23402

lib/librte_pmd_vmxnet3/vmxnet3/includeCheck.h,32
#define _INCLUDECHECK_H35,1718

lib/librte_pmd_vmxnet3/vmxnet3/upt1_defs.h,1759
#define _UPT1_DEFS_H38,1766
#define UPT1_MAX_TX_QUEUES 40,1788
#define UPT1_MAX_RX_QUEUES 41,1819
#define UPT1_MAX_INTRS 43,1851
struct UPT1_TxStats 47,1957
   uint64 TSOPktsTxOK;48,1979
   uint64 TSOBytesTxOK;49,2036
   uint64 ucastPktsTxOK;50,2060
   uint64 ucastBytesTxOK;51,2085
   uint64 mcastPktsTxOK;52,2111
   uint64 mcastBytesTxOK;53,2136
   uint64 bcastPktsTxOK;54,2162
   uint64 bcastBytesTxOK;55,2187
   uint64 pktsTxError;56,2213
   uint64 pktsTxDiscard;57,2236
UPT1_TxStats;60,2292
struct UPT1_RxStats 64,2346
   uint64 LROPktsRxOK;65,2368
   uint64 LROBytesRxOK;66,2409
   uint64 ucastPktsRxOK;68,2535
   uint64 ucastBytesRxOK;69,2560
   uint64 mcastPktsRxOK;70,2586
   uint64 mcastBytesRxOK;71,2611
   uint64 bcastPktsRxOK;72,2637
   uint64 bcastBytesRxOK;73,2662
   uint64 pktsRxOutOfBuf;74,2688
   uint64 pktsRxError;75,2714
UPT1_RxStats;78,2768
#define UPT1_IML_NONE 81,2816
#define UPT1_IML_HIGHEST 82,2874
#define UPT1_IML_ADAPTIVE 83,2929
#define UPT1_RSS_HASH_TYPE_NONE 86,3028
#define UPT1_RSS_HASH_TYPE_IPV4 87,3069
#define UPT1_RSS_HASH_TYPE_TCP_IPV4 88,3111
#define UPT1_RSS_HASH_TYPE_IPV6 89,3153
#define UPT1_RSS_HASH_TYPE_TCP_IPV6 90,3195
#define UPT1_RSS_HASH_FUNC_NONE 92,3238
#define UPT1_RSS_HASH_FUNC_TOEPLITZ 93,3279
#define UPT1_RSS_MAX_KEY_SIZE 95,3322
#define UPT1_RSS_MAX_IND_TABLE_SIZE 96,3362
struct UPT1_RSSConf 100,3443
   uint16   hashType;101,3465
   uint16   hashFunc;102,3487
   uint16   hashKeySize;103,3509
   uint16   indTableSize;104,3534
   uint8    hashKey[hashKey105,3560
   uint8    indTable[indTable106,3604
UPT1_RSSConf;109,3686
#define UPT1_F_RXCSUM 112,3716
#define UPT1_F_RSS 113,3779
#define UPT1_F_RXVLAN 114,3813
#define UPT1_F_LRO 115,3874

lib/librte_pmd_vmxnet3/vmxnet3/vmxnet3_osdep.h,245
#define _VMXNET3_OSDEP_H35,1719
typedef uint64_t	uint64;37,1745
typedef uint32_t	uint32;38,1770
typedef uint16_t	uint16;39,1795
typedef uint8_t		uint8;40,1820
typedef int		bool;41,1844
typedef char		Bool;42,1863
#define UNLIKELY(45,1901

lib/librte_pmd_vmxnet3/vmxnet3_logs.h,403
#define _VMXNET3_LOGS_H_35,1719
#define PMD_INIT_LOG(38,1782
#define PMD_INIT_FUNC_TRACE(40,1885
#define PMD_INIT_LOG(42,1948
#define PMD_INIT_FUNC_TRACE(43,2006
#define PMD_RX_LOG(47,2095
#define PMD_RX_LOG(50,2202
#define PMD_TX_LOG(54,2301
#define PMD_TX_LOG(57,2408
#define PMD_TX_FREE_LOG(61,2512
#define PMD_TX_FREE_LOG(64,2624
#define PMD_DRV_LOG(68,2732
#define PMD_DRV_LOG(71,2840

lib/librte_pmd_vmxnet3/vmxnet3_rxtx.c,791
#define RTE_MBUF_DATA_DMA_ADDR(82,2692
#define RTE_MBUF_DATA_DMA_ADDR_DEFAULT(86,2830
static uint32_t rxprod_reg[rxprod_reg89,2932
rte_rxmbuf_alloc(99,3346
vmxnet3_rxq_dump(110,3568
vmxnet3_txq_dump(135,4556
vmxnet3_cmd_ring_release(154,5204
vmxnet3_dev_tx_queue_release(171,5652
vmxnet3_dev_rx_queue_release(181,5828
vmxnet3_dev_clear_queues(193,6070
vmxnet3_tq_tx_complete(217,6577
vmxnet3_xmit_pkts(252,7661
vmxnet3_post_rx_bufs(361,10603
vmxnet3_recv_pkts(430,12573
ring_dma_zone_reserve(591,16955
vmxnet3_dev_tx_queue_setup(610,17442
vmxnet3_dev_rx_queue_setup(710,20320
vmxnet3_dev_rxtx_init(835,23929
static uint8_t rss_intel_key[rss_intel_key871,24911
vmxnet3_rss_configure(883,25233
#define VMXNET3_RSS_OFFLOAD_ALL 885,25282
vmxnet3_vlan_configure(943,26951

lib/librte_pmd_vmxnet3/vmxnet3_ethdev.c,983
#define PROCESS_SYS_EVENTS 71,2481
static struct rte_pci_id pci_id_vmxnet3_map[pci_id_vmxnet3_map96,3618
#define RTE_PCI_DEV_ID_DECL_VMXNET3(98,3669
static struct eth_dev_ops vmxnet3_eth_dev_ops 104,3815
gpa_zone_reserve(123,4675
rte_vmxnet3_dev_atomic_write_link_status(153,5432
vmxnet3_disable_intr(170,5806
eth_vmxnet3_dev_init(185,6101
static struct eth_driver rte_vmxnet3_pmd 267,8750
rte_vmxnet3_pmd_init(283,9165
vmxnet3_dev_configure(292,9345
vmxnet3_setup_driver_shared(367,11340
vmxnet3_dev_start(488,15307
vmxnet3_dev_stop(546,16888
vmxnet3_dev_close(583,17789
vmxnet3_dev_stats_get(596,18007
vmxnet3_dev_info_get(639,19383
vmxnet3_dev_link_update(650,19846
vmxnet3_dev_set_rxmode(679,20576
vmxnet3_dev_promiscuous_enable(692,21007
vmxnet3_dev_promiscuous_disable(700,21292
vmxnet3_dev_allmulticast_enable(708,21579
vmxnet3_dev_allmulticast_disable(716,21866
vmxnet3_process_events(724,22098
static struct rte_driver rte_vmxnet3_driver 768,23345

lib/librte_pmd_vmxnet3/vmxnet3_ethdev.h,2556
#define _VMXNET3_ETHDEV_H_35,1721
#define VMXNET3_ASSERT(38,1788
#define VMXNET3_MAX_MAC_ADDRS 43,1877
#define VMXNET3_F_RXCSUM 46,1941
#define VMXNET3_F_RSS 47,1978
#define VMXNET3_F_RXVLAN 48,2015
#define VMXNET3_F_LRO 49,2052
#define VMXNET3_RSS_HASH_TYPE_NONE 52,2127
#define VMXNET3_RSS_HASH_TYPE_IPV4 53,2171
#define VMXNET3_RSS_HASH_TYPE_TCP_IPV4 54,2216
#define VMXNET3_RSS_HASH_TYPE_IPV6 55,2261
#define VMXNET3_RSS_HASH_TYPE_TCP_IPV6 56,2306
#define VMXNET3_RSS_HASH_FUNC_NONE 58,2352
#define VMXNET3_RSS_HASH_FUNC_TOEPLITZ 59,2396
#define VMXNET3_RSS_MAX_KEY_SIZE 61,2442
#define VMXNET3_RSS_MAX_IND_TABLE_SIZE 62,2485
struct VMXNET3_RSSConf 66,2605
   uint16_t   hashType;67,2630
   uint16_t   hashFunc;68,2654
   uint16_t   hashKeySize;69,2678
   uint16_t   indTableSize;70,2705
   uint8_t    hashKey[hashKey71,2733
   uint8_t    indTable[indTable76,2905
} VMXNET3_RSSConf;77,2961
struct vmxnet3_mf_table 80,2989
	void          *mfTableBase;mfTableBase81,3015
	uint64_t      mfTablePA;82,3075
	uint16_t      num_addrs;83,3139
} vmxnet3_mf_table_t;84,3200
struct vmxnet3_hw 86,3223
	uint8_t *hw_addr0;hw_addr088,3244
	uint8_t *hw_addr1;hw_addr189,3299
	void *back;back92,3402
	uint16_t device_id;94,3416
	uint16_t vendor_id;95,3437
	uint16_t subsystem_device_id;96,3458
	uint16_t subsystem_vendor_id;97,3489
	bool adapter_stopped;98,3520
	uint8_t perm_addr[perm_addr100,3544
	uint8_t num_tx_queues;101,3580
	uint8_t num_rx_queues;102,3604
	uint8_t bufs_per_pkt;103,3628
	uint16_t cur_mtu;104,3651
	Vmxnet3_TxQueueDesc   *tqd_start;tqd_start106,3671
	Vmxnet3_RxQueueDesc   *rqd_start;rqd_start107,3747
	Vmxnet3_DriverShared  *shared;shared109,3824
	uint64_t              sharedPA;110,3856
	uint64_t              queueDescPA;112,3890
	uint16_t              queue_desc_len;113,3926
	VMXNET3_RSSConf		 *rss_conf;rss_conf115,3966
	uint64_t			 rss_confPA;116,3996
	vmxnet3_mf_table_t   *mf_table;mf_table117,4021
struct vmxnet3_adapter 123,4142
	struct vmxnet3_hw              hw;124,4167
#define VMXNET3_DEV_PRIVATE_TO_HW(127,4207
#define VMXNET3_GET_ADDR_LO(130,4296
#define VMXNET3_GET_ADDR_HI(131,4349
#define VMXNET3_PCI_REG(135,4455
static inline uint32_t vmxnet3_read_addr(137,4517
#define VMXNET3_PCI_REG_WRITE(142,4615
#define VMXNET3_PCI_BAR0_REG_ADDR(146,4713
#define VMXNET3_READ_BAR0_REG(148,4815
#define VMXNET3_WRITE_BAR0_REG(150,4915
#define VMXNET3_PCI_BAR1_REG_ADDR(153,5037
#define VMXNET3_READ_BAR1_REG(155,5139
#define VMXNET3_WRITE_BAR1_REG(157,5239

lib/librte_pmd_vmxnet3/vmxnet3_ring.h,3427
#define _VMXNET3_RING_H_35,1719
#define VMXNET3_RX_CMDRING_SIZE 37,1745
#define VMXNET3_DRIVER_VERSION_NUM 39,1780
#define VMXNET3_DEF_TX_RING_SIZE 42,1851
#define VMXNET3_DEF_RX_RING_SIZE 43,1888
#define VMXNET3_SUCCESS 45,1926
#define VMXNET3_FAIL 46,1952
#define TRUE 48,1979
#define FALSE 49,1995
typedef struct vmxnet3_buf_info 52,2013
	uint16_t               len;53,2047
	struct rte_mbuf       *m;m54,2076
	uint64_t             bufPA;55,2103
}vmxnet3_buf_info_t;vmxnet3_buf_info_t56,2132
typedef struct vmxnet3_cmd_ring 58,2154
	vmxnet3_buf_info_t     *buf_info;buf_info59,2188
	uint32_t               size;60,2223
	uint32_t               next2fill;61,2253
	uint32_t               next2comp;62,2288
	uint8_t                gen;63,2323
	uint8_t                rid;64,2352
	Vmxnet3_GenericDesc    *base;base65,2381
	uint64_t               basePA;66,2412
} vmxnet3_cmd_ring_t;67,2444
vmxnet3_cmd_ring_adv_next2fill(70,2486
vmxnet3_cmd_ring_adv_next2comp(80,2706
vmxnet3_cmd_ring_desc_avail(86,2855
vmxnet3_cmd_ring_desc_empty(93,3045
typedef struct vmxnet3_comp_ring 98,3155
	uint32_t               size;99,3190
	uint32_t               next2proc;100,3220
	uint8_t                gen;101,3255
	uint8_t                intr_idx;102,3284
	Vmxnet3_GenericDesc    *base;base103,3318
	uint64_t               basePA;104,3349
} vmxnet3_comp_ring_t;105,3381
vmxnet3_comp_ring_adv_next2proc(108,3424
struct vmxnet3_txq_stats 117,3627
	uint64_t               drop_total;118,3654
	uint64_t               drop_oversized;122,3829
	uint64_t               drop_hdr_inspect_err;123,3869
	uint64_t               drop_tso;124,3915
	uint64_t               deferred;125,3949
	uint64_t               tx_ring_full;126,3983
	uint64_t               linearized;127,4021
typedef struct vmxnet3_tx_ctx 130,4089
	int      ip_type;131,4121
	bool     is_vlan;132,4140
	bool     is_cso;133,4159
	uint16_t evl_tag;135,4178
	uint32_t eth_hdr_size;136,4236
	uint32_t ip_hdr_size;138,4331
	uint32_t l4_hdr_size;139,4354
} vmxnet3_tx_ctx_t;140,4377
typedef struct vmxnet3_tx_queue 142,4398
	struct vmxnet3_hw            *hw;hw143,4432
	struct vmxnet3_cmd_ring      cmd_ring;144,4467
	struct vmxnet3_comp_ring     comp_ring;145,4507
	uint32_t                     qid;146,4548
	struct Vmxnet3_TxQueueDesc   *shared;shared147,4583
	struct vmxnet3_txq_stats     stats;148,4622
	bool                         stopped;149,4659
	uint16_t                     queue_id;150,4698
	uint8_t                      port_id;151,4774
} vmxnet3_tx_queue_t;152,4851
struct vmxnet3_rxq_stats 155,4875
	uint64_t                     drop_total;156,4902
	uint64_t                     drop_err;157,4944
	uint64_t                     drop_fcs;158,4984
	uint64_t                     rx_buf_alloc_failure;159,5024
typedef struct vmxnet3_rx_queue 162,5080
	struct rte_mempool          *mp;mp163,5114
	struct vmxnet3_hw           *hw;hw164,5148
	struct vmxnet3_cmd_ring     cmd_ring[cmd_ring165,5182
	struct vmxnet3_comp_ring    comp_ring;166,5246
	uint32_t                    qid1;167,5286
	uint32_t                    qid2;168,5321
	Vmxnet3_RxQueueDesc         *shared;shared169,5356
	struct vmxnet3_rxq_stats    stats;170,5394
	bool                        stopped;171,5430
	uint16_t                    queue_id;172,5468
	uint8_t                     port_id;173,5543
} vmxnet3_rx_queue_t;174,5619

lib/librte_eal/bsdapp/eal/eal_hugepage_info.c,93
#define CONTIGMEM_DEV 44,1909
create_shared_memory(51,2094
eal_hugepage_info_init(70,2514

lib/librte_eal/bsdapp/eal/eal.c,1771
#define OPT_HUGE_DIR 83,2777
#define OPT_PROC_TYPE 84,2812
#define OPT_NO_SHCONF 85,2848
#define OPT_NO_HPET 86,2884
#define OPT_VMWARE_TSC_MAP 87,2918
#define OPT_NO_PCI 88,2964
#define OPT_NO_HUGE 89,2997
#define OPT_FILE_PREFIX 90,3031
#define OPT_SOCKET_MEM 91,3069
#define OPT_USE_DEVICE 92,3106
#define OPT_PCI_WHITELIST 93,3142
#define OPT_PCI_BLACKLIST 94,3184
#define OPT_VDEV 95,3226
#define OPT_SYSLOG 96,3257
#define RTE_EAL_BLACKLIST_SIZE	98,3291
#define MEMSIZE_IF_NO_HUGE_PAGE 100,3329
#define SOCKET_MEM_STRLEN 102,3390
#define HIGHEST_RPL 104,3443
#define BITS_PER_HEX 106,3466
#define GET_BLACKLIST_FIELD(108,3490
static rte_usage_hook_t	rte_application_usage_hook 121,4156
static struct rte_mem_config early_mem_config;123,4286
static int mem_cfg_fd 127,4486
static struct flock wr_lock 129,4515
static struct rte_config rte_config 137,4743
struct lcore_config lcore_config[lcore_config142,4862
struct internal_config internal_config;145,4941
int rte_cycles_vmware_tsc_map;148,5008
rte_eal_get_configuration(152,5114
eal_parse_sysfs_value(159,5241
rte_eal_config_create(196,6275
rte_eal_config_attach(237,7402
eal_proc_type_detect(262,8089
rte_config_init(282,8785
eal_usage(304,9351
rte_set_application_usage_hook(342,11298
static int xdigit2val(358,11729
eal_parse_coremask(370,11910
eal_parse_syslog(423,13059
		const char *name;name427,13125
		int value;428,13145
eal_get_hugepage_mem_size(462,13862
eal_parse_proc_type(480,14283
eal_parse_args(494,14685
eal_check_mem_on_local_socket(745,21814
sync_func(764,22210
rte_eal_mcfg_complete(770,22290
int rte_eal_has_hugepages(778,22512
rte_eal_iopl_init(785,22640
rte_eal_init(796,22807
rte_eal_lcore_role(923,26148
rte_eal_process_type(929,26255

lib/librte_eal/bsdapp/eal/eal_interrupts.c,152
rte_intr_callback_register(39,1776
rte_intr_callback_unregister(47,1951
rte_intr_enable(55,2131
rte_intr_disable(61,2224
rte_eal_intr_init(67,2318

lib/librte_eal/bsdapp/eal/eal_memory.c,183
#define PAGE_SIZE 48,2009
rte_mem_virt2phy(54,2149
rte_eal_contigmem_init(63,2362
rte_eal_contigmem_attach(134,4322
rte_eal_memdevice_init(195,5953
rte_eal_memory_init(211,6285

lib/librte_eal/bsdapp/eal/eal_log.c,58
rte_eal_log_init(45,1896
rte_eal_log_early_init(53,2044

lib/librte_eal/bsdapp/eal/eal_alarm.c,85
rte_eal_alarm_init(41,1810
rte_eal_alarm_set(48,1856
rte_eal_alarm_cancel(56,2001

lib/librte_eal/bsdapp/eal/include/eal_filesystem.h,420
#define _EAL_LINUXAPP_FILESYSTEM_H41,1874
#define RUNTIME_CONFIG_FMT 44,1942
static const char *default_config_dir default_config_dir54,2126
eal_runtime_config_path(57,2206
#define HUGEPAGE_INFO_FMT 71,2607
eal_hugepage_info_path(74,2684
#define HUGEFILE_FMT 88,3093
#define TEMP_HUGEFILE_FMT 89,3128
eal_get_hugefile_path(92,3201
eal_get_hugefile_temp_path(102,3487
#define HUGEFILE_PREFIX_DEFAULT 112,3793

lib/librte_eal/bsdapp/eal/include/exec-env/rte_dom0_common.h,811
#define _RTE_DOM0_COMMON_H_60,2729
#define DOM0_NAME_MAX 66,2806
#define DOM0_MM_DEV 67,2834
#define DOM0_CONTIG_NUM_ORDER 69,2872
#define DOM0_NUM_MEMSEG 70,2933
#define DOM0_MEMBLOCK_SIZE 71,3016
#define DOM0_CONFIG_MEMSIZE 72,3102
#define DOM0_NUM_MEMBLOCK 73,3187
#define RTE_DOM0_IOCTL_PREPARE_MEMSEG 75,3280
#define RTE_DOM0_IOCTL_ATTACH_TO_MEMSEG 76,3354
#define RTE_DOM0_IOCTL_GET_NUM_MEMSEG 77,3416
#define RTE_DOM0_IOCTL_GET_MEMSEG_INFO 78,3474
struct memory_info 83,3593
	char name[name84,3614
	uint64_t size;85,3641
struct memseg_info 91,3726
	uint32_t idx;92,3747
	uint64_t pfn;93,3762
	uint64_t size;94,3777
	uint64_t mfn[mfn95,3793
struct memblock_info 101,3894
	uint8_t  exchange_flag;102,3917
	uint64_t vir_addr;103,3942
	uint64_t pfn;104,3962
	uint64_t mfn;105,3977

lib/librte_eal/bsdapp/eal/include/exec-env/rte_interrupts.h,294
#define _RTE_LINUXAPP_INTERRUPTS_H_39,1850
enum rte_intr_handle_type 41,1887
	RTE_INTR_HANDLE_UNKNOWN 42,1915
	RTE_INTR_HANDLE_UIO,43,1945
	RTE_INTR_HANDLE_ALARM,44,1998
	RTE_INTR_HANDLE_MAX45,2046
struct rte_intr_handle 49,2101
	int fd;50,2126
	enum rte_intr_handle_type type;51,2184

lib/librte_eal/bsdapp/eal/include/exec-env/rte_kni_common.h,1609
#define _RTE_KNI_COMMON_H_60,2728
#define RTE_KNI_NAMESIZE 69,2849
enum rte_kni_req_id 74,2900
	RTE_KNI_REQ_UNKNOWN 75,2922
	RTE_KNI_REQ_CHANGE_MTU,76,2948
	RTE_KNI_REQ_CFG_NETWORK_IF,77,2973
	RTE_KNI_REQ_MAX,78,3002
struct rte_kni_request 84,3061
	uint32_t req_id;85,3086
		uint32_t new_mtu;87,3144
		uint8_t if_up;88,3183
	int32_t result;90,3253
struct rte_kni_fifo 98,3562
	volatile unsigned write;99,3584
	volatile unsigned read;100,3649
	unsigned len;101,3712
	unsigned elem_size;102,3773
	void * volatile buffer[buffer103,3843
struct rte_kni_mbuf 110,4063
	void *pool;pool111,4085
	void *buf_addr;buf_addr112,4098
	char pad0[pad0113,4115
	uint16_t ol_flags;114,4131
	void *next;next115,4182
	void *data;data116,4195
	uint16_t data_len;117,4269
	char pad2[pad2118,4336
	uint16_t pkt_len;119,4351
struct rte_kni_device_info 126,4547
	char name[name127,4576
	phys_addr_t tx_phys;129,4644
	phys_addr_t rx_phys;130,4666
	phys_addr_t alloc_phys;131,4688
	phys_addr_t free_phys;132,4713
	phys_addr_t req_phys;135,4761
	phys_addr_t resp_phys;136,4784
	phys_addr_t sync_phys;137,4808
	void * sync_va;138,4832
	void * mbuf_va;141,4870
	phys_addr_t mbuf_phys;142,4887
	uint16_t vendor_id;145,4928
	uint16_t device_id;146,4992
	uint8_t bus;147,5056
	uint8_t devid;148,5106
	uint8_t function;149,5155
	uint16_t group_id;151,5212
	uint32_t core_id;152,5260
	uint8_t force_bind 154,5334
	unsigned mbuf_size;157,5422
#define KNI_DEVICE 160,5447
#define RTE_KNI_IOCTL_TEST 162,5473
#define RTE_KNI_IOCTL_CREATE 163,5520
#define RTE_KNI_IOCTL_RELEASE 164,5590

lib/librte_eal/bsdapp/eal/include/exec-env/rte_per_lcore.h,151
#define _RTE_LINUXAPP_PER_LCORE_H_39,1847
#define RTE_DEFINE_PER_LCORE(53,2138
#define RTE_DECLARE_PER_LCORE(59,2306
#define RTE_PER_LCORE(65,2455

lib/librte_eal/bsdapp/eal/include/exec-env/rte_lcore.h,427
#define _RTE_LINUXAPP_LCORE_H_39,1835
struct lcore_config 49,2014
	unsigned detected;50,2036
	pthread_t thread_id;51,2099
	int pipe_master2slave[pipe_master2slave52,2154
	int pipe_slave2master[pipe_slave2master53,2221
	lcore_function_t * volatile f;54,2288
	void * volatile arg;55,2353
	volatile int ret;56,2410
	volatile enum rte_lcore_state_t state;57,2471
	unsigned socket_id;58,2531
	unsigned core_id;59,2601

lib/librte_eal/bsdapp/eal/include/eal_hugepages.h,349
#define RTE_LINUXAPP_HUGEPAGES_H_35,1728
#define MAX_HUGEPAGE_PATH 41,1824
struct hugepage_file 47,1974
	void *orig_va;orig_va48,1997
	void *final_va;final_va49,2055
	uint64_t physaddr;50,2111
	size_t size;51,2154
	int socket_id;52,2197
	int file_id;53,2241
	int memseg_id;54,2295
	int repeated;56,2401
	char filepath[filepath58,2474

lib/librte_eal/bsdapp/eal/include/eal_internal_cfg.h,1048
#define _EAL_LINUXAPP_INTERNAL_CFG40,1806
#define MAX_HUGEPAGE_SIZES 44,1864
struct hugepage_info 50,2027
	size_t hugepage_sz;51,2050
	const char *hugedir;hugedir52,2101
	uint32_t num_pages[num_pages53,2165
	int lock_descriptor;55,2266
struct internal_config 61,2370
	volatile size_t memory;62,2395
	volatile unsigned force_nchannel;63,2461
	volatile unsigned force_nrank;64,2529
	volatile unsigned no_hugetlbfs;65,2594
	volatile unsigned xen_dom0_support;66,2663
	volatile unsigned no_pci;67,2739
	volatile unsigned no_hpet;68,2802
	volatile unsigned vmware_tsc_map;69,2866
	volatile unsigned no_shconf;71,2974
	volatile enum rte_proc_type_t process_type;72,3051
	volatile unsigned force_sockets;74,3183
	volatile uint64_t socket_mem[socket_mem75,3217
	uintptr_t base_virtaddr;76,3304
	volatile int syslog_facility;77,3391
	const char *hugefile_prefix;hugefile_prefix78,3461
	const char *hugepage_dir;hugepage_dir79,3541
	unsigned num_hugepage_sizes;81,3621
	struct hugepage_info hugepage_info[hugepage_info82,3694

lib/librte_eal/bsdapp/eal/include/eal_thread.h,40
#define _EAL_LINUXAPP_THREAD_H_35,1726

lib/librte_eal/bsdapp/eal/eal_debug.c,138
#define BACKTRACE_SIZE 45,1885
void rte_dump_stack(48,1954
void rte_dump_registers(64,2283
void __rte_panic(70,2386
rte_exit(91,2862

lib/librte_eal/bsdapp/eal/eal_timer.c,1302
enum timer_source eal_timer_source 58,2162
static uint64_t eal_tsc_resolution_hz 61,2266
#define DEV_HPET 65,2338
#define HPET_TIMER_NUM 68,2402
#define CLK_PERIOD_SHIFT 71,2464
#define CLK_PERIOD_MASK 72,2522
#define COUNT_SIZE_CAP_SHIFT 73,2598
#define COUNT_SIZE_CAP_MASK 74,2660
struct eal_hpet_regs 80,2847
	uint64_t capabilities;82,2919
	uint64_t reserved0;83,2990
	uint64_t config;84,3052
	uint64_t reserved1;85,3124
	uint64_t isr;86,3186
	uint64_t reserved2[reserved287,3258
		uint64_t counter;89,3329
			uint32_t counter_l;91,3402
			uint32_t counter_h;92,3454
	uint64_t reserved3;95,3516
		uint64_t config;97,3588
		uint64_t comp;98,3654
		uint64_t fsb;99,3720
		uint64_t reserved4;100,3783
	} timers[timers101,3838
static volatile struct eal_hpet_regs *eal_hpet eal_hpet105,3925
static uint32_t eal_hpet_resolution_fs 109,4068
static uint64_t eal_hpet_resolution_hz 112,4155
static uint32_t eal_hpet_msb;115,4260
static pthread_t msb_inc_thread_id;117,4291
hpet_msb_inc(125,4546
rte_get_hpet_hz(138,4737
rte_get_hpet_cycles(147,4893
rte_delay_us(167,5178
rte_get_tsc_hz(176,5396
rte_eal_hpet_init(188,5589
set_tsc_freq_from_clock(246,7142
#define NS_PER_SEC 249,7201
set_tsc_freq_fallback(272,7766
set_tsc_freq(291,8504
rte_eal_timer_init(301,8685

lib/librte_eal/bsdapp/eal/eal_thread.c,128
rte_eal_remote_launch(66,2402
eal_thread_set_affinity(99,3112
void eal_thread_init_master(155,4443
eal_thread_loop(167,4741

lib/librte_eal/bsdapp/eal/eal_pci.c,467
struct uio_map 87,2987
	void *addr;addr88,3004
	uint64_t offset;89,3017
	uint64_t size;90,3035
	uint64_t phaddr;91,3051
struct uio_resource 98,3191
	TAILQ_ENTRY(99,3213
pci_map_resource(122,3740
#define OFF_MAX 160,4605
pci_uio_map_secondary(164,4675
pci_uio_map_resource(195,5455
#define IORESOURCE_MEM 278,7706
pci_addr_comparison(282,7793
pci_scan_one(296,8217
pci_scan(390,10285
rte_eal_pci_probe_one_driver(440,11267
rte_eal_pci_init(502,13149

lib/librte_eal/bsdapp/eal/eal_lcore.c,105
#define cpu_core_id(46,1949
#define cpu_socket_id(47,1974
get_ncpus(50,2013
rte_eal_cpu_init(66,2361

lib/librte_eal/bsdapp/contigmem/contigmem.c,915
static d_mmap_t         contigmem_mmap;61,2296
static d_mmap_single_t  contigmem_mmap_single;62,2336
static d_open_t         contigmem_open;63,2383
static int              contigmem_num_buffers 65,2424
static int              contigmem_buffer_size 66,2504
static eventhandler_tag contigmem_eh_tag;68,2585
static void            *contigmem_buffers[contigmem_buffers69,2627
static struct cdev     *contigmem_cdev contigmem_cdev70,2698
TUNABLE_INT("hw.contigmem.num_buffers", &contigmem_num_buffers)contigmem_num_buffers72,2746
TUNABLE_INT("hw.contigmem.buffer_size", &contigmem_buffer_size)contigmem_buffer_size73,2811
static int contigmem_modevent(87,3362
moduledata_t contigmem_mod 105,3616
static struct cdevsw contigmem_ops 114,3808
contigmem_load(123,4036
contigmem_unload(171,5447
contigmem_physaddr(190,5816
contigmem_open(200,6039
contigmem_mmap(207,6148
contigmem_mmap_single(216,6305

lib/librte_eal/bsdapp/nic_uio/nic_uio.c,1433
#define MAX_BARS 56,2366
struct nic_uio_softc 59,2406
	device_t        dev_t;60,2429
	struct cdev     *my_cdev;my_cdev61,2453
	int              bar_id[bar_id62,2480
	struct resource *bar_res[bar_res63,2516
	u_long           bar_start[bar_start64,2553
	u_long           bar_size[bar_size65,2592
static d_open_t         nic_uio_open;69,2660
static d_close_t        nic_uio_close;70,2698
static d_mmap_t         nic_uio_mmap;71,2737
static d_mmap_single_t  nic_uio_mmap_single;72,2775
static struct cdevsw uio_cdevsw 79,3107
static device_method_t nic_uio_methods[nic_uio_methods88,3347
struct device 95,3545
    int vend;96,3561
    int dev;97,3575
struct pci_bdf 100,3592
	uint32_t bus;101,3609
	uint32_t devid;102,3624
	uint32_t function;103,3641
#define RTE_PCI_DEV_ID_DECL_EM(107,3666
#define RTE_PCI_DEV_ID_DECL_IGB(108,3726
#define RTE_PCI_DEV_ID_DECL_IGBVF(109,3786
#define RTE_PCI_DEV_ID_DECL_IXGBE(110,3846
#define RTE_PCI_DEV_ID_DECL_IXGBEVF(111,3906
#define RTE_PCI_DEV_ID_DECL_VIRTIO(112,3966
const struct device devices[devices114,4027
#define NUM_DEVICES 117,4093
static devclass_t nic_uio_devclass;120,4152
nic_uio_mmap(126,4373
nic_uio_mmap_single(134,4527
nic_uio_open(175,5676
nic_uio_close(181,5768
nic_uio_probe 187,5867
nic_uio_attach(203,6156
nic_uio_detach(226,6626
nic_uio_load(249,7107
nic_uio_unload(297,8484
nic_uio_shutdown(302,8521
nic_uio_modevent(308,8573

lib/librte_eal/common/eal_common_tailqs.c,277
const char* rte_tailq_names[rte_tailq_names61,2225
#define rte_tailq_elem(62,2272
rte_eal_tailq_lookup(67,2372
rte_eal_tailq_lookup_by_idx(86,2768
rte_eal_tailq_reserve(99,3081
rte_eal_tailq_reserve_by_idx(105,3193
rte_dump_tailq(111,3306
rte_eal_tailqs_init(131,3851

lib/librte_eal/common/eal_common_memory.c,186
rte_eal_get_physmem_layout(56,2221
rte_eal_get_physmem_size(64,2361
rte_dump_physmem_layout(85,2765
unsigned rte_memory_get_nchannel(112,3497
unsigned rte_memory_get_nrank(118,3639

lib/librte_eal/common/eal_common_cpuflags.c,588
#define GCC_VERSION 46,1992
enum cpu_register_t 55,2184
	REG_EAX 56,2206
	REG_EBX,57,2220
	REG_ECX,58,2230
	REG_EDX,59,2240
typedef uint32_t cpuid_registers_t[cpuid_registers_t62,2254
#define CPU_FLAG_NAME_MAX_LEN 64,2294
struct feature_entry 69,2380
	uint32_t leaf;70,2403
	uint32_t subleaf;71,2441
	uint32_t reg;72,2484
	uint32_t bit;73,2525
	char name[name74,2570
#define FEAT_DEF(77,2643
static const struct feature_entry cpu_feature_table[cpu_feature_table83,2800
rte_cpu_get_features(184,6824
rte_cpu_get_flag_enabled(210,7466
rte_cpu_check_supported(249,8516

lib/librte_eal/common/eal_common_dev.c,149
static struct rte_driver_list dev_driver_list 47,1953
rte_eal_driver_register(52,2073
rte_eal_driver_unregister(59,2212
rte_eal_dev_init(65,2321

lib/librte_eal/common/eal_common_log.c,807
#define LOG_ELT_SIZE 64,2319
#define LOG_HISTORY_MP_NAME 66,2350
struct log_history 73,2500
	STAILQ_ENTRY(74,2521
static rte_spinlock_t log_dump_lock 90,2834
static rte_spinlock_t log_list_lock 91,2898
static FILE *default_log_stream;default_log_stream92,2962
static int history_enabled 93,2995
struct log_cur_msg 99,3155
	uint32_t loglevel;100,3176
	uint32_t logtype;101,3230
} __rte_cache_aligned;102,3284
static struct log_cur_msg log_cur_msg[log_cur_msg103,3307
rte_log_add_in_history(109,3408
rte_log_set_history(156,4507
rte_openlog_stream(163,4635
rte_set_log_level(174,4792
rte_set_log_type(181,4897
int rte_log_cur_msg_loglevel(190,5082
int rte_log_cur_msg_logtype(198,5273
rte_log_dump_history(207,5435
rte_vlog(251,6461
rte_log(274,7019
rte_eal_common_log_init(290,7301

lib/librte_eal/common/eal_common_pci.c,351
struct pci_driver_list pci_driver_list;85,3737
struct pci_device_list pci_device_list;86,3777
static struct rte_devargs *pci_devargs_lookup(pci_devargs_lookup88,3818
pci_probe_all_drivers(112,4620
rte_eal_pci_probe(142,5409
pci_dump_one_device(179,6328
rte_eal_pci_dump(199,6841
rte_eal_pci_register(210,7018
rte_eal_pci_unregister(217,7158

lib/librte_eal/common/include/eal_private.h,32
#define _EAL_PRIVATE_H_35,1718

lib/librte_eal/common/include/rte_rwlock.h,280
#define _RTE_RWLOCK_H_35,1717
	volatile int32_t cnt;62,2224
} rte_rwlock_t;63,2299
#define RTE_RWLOCK_INITIALIZER 68,2356
rte_rwlock_init(77,2525
rte_rwlock_read_lock(89,2712
rte_rwlock_read_unlock(113,3100
rte_rwlock_write_lock(125,3338
rte_rwlock_write_unlock(149,3720

lib/librte_eal/common/include/rte_common.h,881
#define _RTE_COMMON_H_35,1717
#define __rte_unused 59,2117
#define RTE_SET_USED(65,2275
#define RTE_PTR_ADD(72,2414
#define RTE_PTR_SUB(77,2532
#define RTE_PTR_DIFF(84,2765
rte_align_floor_int(103,3530
#define RTE_PTR_ALIGN_FLOOR(114,3875
#define RTE_ALIGN_FLOOR(123,4207
#define RTE_PTR_ALIGN_CEIL(132,4559
#define RTE_ALIGN_CEIL(141,4904
#define RTE_PTR_ALIGN(151,5313
#define RTE_ALIGN(160,5657
rte_is_aligned(174,6037
#define RTE_BUILD_BUG_ON(185,6277
#define RTE_BUILD_BUG_ON(188,6405
rte_is_power_of_2(204,6804
rte_align32pow2(219,7058
rte_align64pow2(241,7377
#define RTE_MIN(259,7633
#define RTE_MAX(268,7792
rte_pause 282,8078
rte_pause(288,8138
rte_bsf32(303,8584
#define offsetof(310,8708
#define _RTE_STR(313,8782
#define RTE_STR(315,8862
#define	RTE_LEN2MASK(318,8953
#define	RTE_DIM(322,9087
rte_str_to_size(339,9668
rte_exit(381,10622

lib/librte_eal/common/include/rte_malloc_heap.h,154
#define _RTE_MALLOC_HEAP_H_35,1722
#define RTE_HEAP_NUM_FREELISTS 42,1875
struct malloc_heap 47,1951
	rte_spinlock_t lock;48,1972
	LIST_HEAD(49,1994

lib/librte_eal/common/include/rte_atomic.h,2117
#define _RTE_ATOMIC_H_35,1717
#define MPLOCKED 55,2098
#define MPLOCKED 57,2186
#define	rte_mb(66,2444
#define	rte_wmb(74,2634
#define	rte_rmb(82,2822
#define	rte_compiler_barrier(90,3014
rte_atomic16_cmpset(120,3608
	volatile int16_t cnt;145,4124
} rte_atomic16_t;146,4182
#define RTE_ATOMIC16_INIT(151,4254
rte_atomic16_init(160,4409
rte_atomic16_read(174,4639
rte_atomic16_set(188,4886
rte_atomic16_add(202,5159
rte_atomic16_sub(216,5456
rte_atomic16_inc(228,5669
rte_atomic16_dec(249,6028
rte_atomic16_add_return(277,6643
rte_atomic16_sub_return(297,7159
static inline int rte_atomic16_inc_and_test(313,7598
static inline int rte_atomic16_dec_and_test(342,8259
static inline int rte_atomic16_test_and_set(370,8868
static inline void rte_atomic16_clear(381,9103
rte_atomic32_cmpset(405,9611
	volatile int32_t cnt;430,10127
} rte_atomic32_t;431,10185
#define RTE_ATOMIC32_INIT(436,10257
rte_atomic32_init(445,10412
rte_atomic32_read(459,10642
rte_atomic32_set(473,10889
rte_atomic32_add(487,11162
rte_atomic32_sub(501,11459
rte_atomic32_inc(513,11672
rte_atomic32_dec(534,12031
rte_atomic32_add_return(562,12645
rte_atomic32_sub_return(582,13161
static inline int rte_atomic32_inc_and_test(598,13600
static inline int rte_atomic32_dec_and_test(627,14261
static inline int rte_atomic32_test_and_set(655,14870
static inline void rte_atomic32_clear(666,15105
	volatile int64_t cnt;702,15906
} rte_atomic64_t;703,15962
#define RTE_ATOMIC64_INIT(708,16034
rte_atomic64_cmpset(886,20200
	volatile int64_t cnt;895,20388
} rte_atomic64_t;896,20444
#define RTE_ATOMIC64_INIT(901,20516
rte_atomic64_init(910,20672
rte_atomic64_read(935,21098
rte_atomic64_set(962,21587
rte_atomic64_add(987,22069
rte_atomic64_sub(1001,22358
rte_atomic64_inc(1013,22587
rte_atomic64_dec(1025,22791
rte_atomic64_add_return(1044,23235
rte_atomic64_sub_return(1063,23745
static inline int rte_atomic64_inc_and_test(1079,24173
static inline int rte_atomic64_dec_and_test(1095,24607
static inline int rte_atomic64_test_and_set(1111,25005
static inline void rte_atomic64_clear(1122,25240

lib/librte_eal/common/include/rte_tailq.h,343
#define _RTE_TAILQ_H_35,1716
struct rte_dummy 51,1952
	TAILQ_ENTRY(52,1971
#define RTE_TAILQ_NAMESIZE 57,2098
struct rte_tailq_head 67,2497
	struct rte_dummy_head tailq_head;68,2521
#define RTE_TAILQ_RESERVE(87,3149
#define RTE_TAILQ_RESERVE_BY_IDX(107,3857
#define RTE_TAILQ_LOOKUP(126,4486
#define RTE_TAILQ_LOOKUP_BY_IDX(145,5149

lib/librte_eal/common/include/rte_memory.h,762
#define _RTE_MEMORY_H_35,1717
enum rte_page_sizes 55,1964
	RTE_PGSIZE_4K 56,1986
	RTE_PGSIZE_2M 57,2012
	RTE_PGSIZE_2M = RTE_PGSIZE_4K 57,2012
	RTE_PGSIZE_1G 58,2049
	RTE_PGSIZE_1G = RTE_PGSIZE_2M 58,2049
#define SOCKET_ID_ANY 61,2088
#define CACHE_LINE_SIZE 63,2181
#define CACHE_LINE_MASK 65,2257
#define CACHE_LINE_ROUNDUP(67,2327
#define __rte_cache_aligned 74,2546
typedef uint64_t phys_addr_t;76,2621
#define RTE_BAD_PHYS_ADDR 77,2688
struct rte_memseg 82,2780
	phys_addr_t phys_addr;83,2800
		void *addr;addr85,2870
		uint64_t addr_64;86,2923
	phys_addr_t ioremap_addr;89,3017
	size_t len;91,3095
	size_t hugepage_sz;92,3153
	int32_t socket_id;93,3222
	uint32_t nchannel;94,3275
	uint32_t nrank;95,3332
	uint64_t mfn[mfn98,3442

lib/librte_eal/common/include/rte_launch.h,237
#define _RTE_LAUNCH_H_35,1717
enum rte_lcore_state_t 50,1864
	WAIT,51,1889
	RUNNING,52,1932
	FINISHED,53,1971
typedef int (lcore_function_t)59,2064
enum rte_rmt_call_master_t 100,3536
	SKIP_MASTER 101,3565
	CALL_MASTER,102,3634

lib/librte_eal/common/include/rte_eal.h,829
#define _RTE_EAL_H_35,1714
#define RTE_MAGIC 49,1842
enum rte_lcore_role_t 54,1981
	ROLE_RTE,55,2005
	ROLE_OFF,56,2016
enum rte_proc_type_t 62,2097
	RTE_PROC_AUTO 63,2120
	RTE_PROC_PRIMARY 64,2191
	RTE_PROC_SECONDARY,65,2259
	RTE_PROC_INVALID67,2281
struct rte_config 73,2354
	uint32_t master_lcore;74,2374
	uint32_t lcore_count;75,2435
	enum rte_lcore_role_t lcore_role[lcore_role76,2508
	enum rte_proc_type_t process_type;79,2626
	unsigned flags;82,2701
	struct rte_mem_config *mem_config;mem_config88,2827
#define EAL_FLG_HIGH_IOPL 92,2939
typedef void	(*rte_usage_hook_t)rte_usage_hook_t155,4896
#define RTE_EAL_TAILQ_RWLOCK 184,6067
#define RTE_EAL_MEMPOOL_RWLOCK 189,6235
#define RTE_EAL_TAILQ_INSERT_TAIL(205,6586
#define RTE_EAL_TAILQ_REMOVE(226,7208
#define RTE_EAL_TAILQ_EXIST_CHECK(242,7732

lib/librte_eal/common/include/rte_memcpy.h,232
#define _RTE_MEMCPY_H_35,1717
rte_mov16(65,2277
rte_mov32(88,2761
rte_mov48(114,3350
rte_mov64(143,4044
rte_mov128(175,4844
rte_mov256(223,6127
#define rte_memcpy(244,6679
rte_memcpy_func(253,6919
rte_memcpy_func(256,7027

lib/librte_eal/common/include/rte_spinlock.h,707
#define _RTE_SPINLOCK_H_35,1719
	volatile int locked;63,2246
} rte_spinlock_t;64,2313
#define RTE_SPINLOCK_INITIALIZER 69,2374
rte_spinlock_init(78,2538
rte_spinlock_lock(90,2695
rte_spinlock_unlock 122,3258
rte_spinlock_trylock 145,3712
static inline int rte_spinlock_is_locked 170,4199
	rte_spinlock_t sl;179,4349
	volatile int user;180,4397
	volatile int count;181,4459
} rte_spinlock_recursive_t;182,4528
#define RTE_SPINLOCK_RECURSIVE_INITIALIZER 187,4609
static inline void rte_spinlock_recursive_init(195,4813
static inline void rte_spinlock_recursive_lock(208,5059
static inline void rte_spinlock_recursive_unlock(224,5361
static inline int rte_spinlock_recursive_trylock(241,5697

lib/librte_eal/common/include/rte_debug.h,139
#define _RTE_DEBUG_H_35,1716
#define rte_panic(78,2632
#define rte_panic_(79,2698
#define	RTE_VERIFY(81,2783
void __rte_panic(92,3188

lib/librte_eal/common/include/rte_alarm.h,100
#define _RTE_ALARM_H_35,1716
typedef void (*rte_eal_alarm_callback)rte_eal_alarm_callback55,2008

lib/librte_eal/common/include/rte_cpuflags.h,2456
#define _RTE_CPUFLAGS_H_35,1719
enum rte_cpu_flag_t 50,1919
	RTE_CPUFLAG_SSE3 52,1970
	RTE_CPUFLAG_PCLMULQDQ,53,2020
	RTE_CPUFLAG_DTES64,54,2075
	RTE_CPUFLAG_MONITOR,55,2127
	RTE_CPUFLAG_DS_CPL,56,2180
	RTE_CPUFLAG_VMX,57,2232
	RTE_CPUFLAG_SMX,58,2281
	RTE_CPUFLAG_EIST,59,2330
	RTE_CPUFLAG_TM2,60,2380
	RTE_CPUFLAG_SSSE3,61,2429
	RTE_CPUFLAG_CNXT_ID,62,2480
	RTE_CPUFLAG_FMA,63,2533
	RTE_CPUFLAG_CMPXCHG16B,64,2582
	RTE_CPUFLAG_XTPR,65,2638
	RTE_CPUFLAG_PDCM,66,2688
	RTE_CPUFLAG_PCID,67,2738
	RTE_CPUFLAG_DCA,68,2788
	RTE_CPUFLAG_SSE4_1,69,2837
	RTE_CPUFLAG_SSE4_2,70,2889
	RTE_CPUFLAG_X2APIC,71,2941
	RTE_CPUFLAG_MOVBE,72,2993
	RTE_CPUFLAG_POPCNT,73,3044
	RTE_CPUFLAG_TSC_DEADLINE,74,3096
	RTE_CPUFLAG_AES,75,3154
	RTE_CPUFLAG_XSAVE,76,3203
	RTE_CPUFLAG_OSXSAVE,77,3254
	RTE_CPUFLAG_AVX,78,3307
	RTE_CPUFLAG_F16C,79,3356
	RTE_CPUFLAG_RDRAND,80,3406
	RTE_CPUFLAG_FPU,83,3489
	RTE_CPUFLAG_VME,84,3538
	RTE_CPUFLAG_DE,85,3587
	RTE_CPUFLAG_PSE,86,3635
	RTE_CPUFLAG_TSC,87,3684
	RTE_CPUFLAG_MSR,88,3733
	RTE_CPUFLAG_PAE,89,3782
	RTE_CPUFLAG_MCE,90,3831
	RTE_CPUFLAG_CX8,91,3880
	RTE_CPUFLAG_APIC,92,3929
	RTE_CPUFLAG_SEP,93,3979
	RTE_CPUFLAG_MTRR,94,4028
	RTE_CPUFLAG_PGE,95,4078
	RTE_CPUFLAG_MCA,96,4127
	RTE_CPUFLAG_CMOV,97,4176
	RTE_CPUFLAG_PAT,98,4226
	RTE_CPUFLAG_PSE36,99,4275
	RTE_CPUFLAG_PSN,100,4326
	RTE_CPUFLAG_CLFSH,101,4375
	RTE_CPUFLAG_DS,102,4426
	RTE_CPUFLAG_ACPI,103,4474
	RTE_CPUFLAG_MMX,104,4524
	RTE_CPUFLAG_FXSR,105,4573
	RTE_CPUFLAG_SSE,106,4623
	RTE_CPUFLAG_SSE2,107,4672
	RTE_CPUFLAG_SS,108,4722
	RTE_CPUFLAG_HTT,109,4770
	RTE_CPUFLAG_TM,110,4819
	RTE_CPUFLAG_PBE,111,4867
	RTE_CPUFLAG_DIGTEMP,114,4947
	RTE_CPUFLAG_TRBOBST,115,5000
	RTE_CPUFLAG_ARAT,116,5053
	RTE_CPUFLAG_PLN,117,5103
	RTE_CPUFLAG_ECMD,118,5152
	RTE_CPUFLAG_PTM,119,5202
	RTE_CPUFLAG_MPERF_APERF_MSR,122,5282
	RTE_CPUFLAG_ACNT2,123,5343
	RTE_CPUFLAG_ENERGY_EFF,124,5394
	RTE_CPUFLAG_FSGSBASE,127,5489
	RTE_CPUFLAG_BMI1,128,5543
	RTE_CPUFLAG_HLE,129,5593
	RTE_CPUFLAG_AVX2,130,5660
	RTE_CPUFLAG_SMEP,131,5710
	RTE_CPUFLAG_BMI2,132,5760
	RTE_CPUFLAG_ERMS,133,5810
	RTE_CPUFLAG_INVPCID,134,5860
	RTE_CPUFLAG_RTM,135,5913
	RTE_CPUFLAG_LAHF_SAHF,138,6016
	RTE_CPUFLAG_LZCNT,139,6071
	RTE_CPUFLAG_SYSCALL,142,6159
	RTE_CPUFLAG_XD,143,6212
	RTE_CPUFLAG_1GB_PG,144,6260
	RTE_CPUFLAG_RDTSCP,145,6312
	RTE_CPUFLAG_EM64T,146,6364
	RTE_CPUFLAG_INVTSC,149,6452
	RTE_CPUFLAG_NUMFLAGS,152,6526

lib/librte_eal/common/include/rte_pci_dev_feature_defs.h,209
#define _RTE_PCI_DEV_DEFS_H_35,1723
enum rte_intr_mode 38,1774
	RTE_INTR_MODE_NONE 39,1795
	RTE_INTR_MODE_LEGACY,40,1820
	RTE_INTR_MODE_MSI,41,1843
	RTE_INTR_MODE_MSIX,42,1863
	RTE_INTR_MODE_MAX43,1884

lib/librte_eal/common/include/rte_dev.h,362
#define _RTE_DEV_H_35,1673
typedef int (rte_dev_init_t)57,2030
enum pmd_type 62,2132
	PMD_VDEV 63,2148
	PMD_PDEV 64,2163
	PMD_BDEV 65,2178
#define PMD_BOND_NAME 68,2235
enum pmd_init_priority 72,2301
	PMD_INIT_PRE_PCI_PROBE 73,2326
	PMD_INIT_POST_PCI_PROBE 74,2355
struct rte_driver 80,2440
	TAILQ_ENTRY(81,2460
#define PMD_REGISTER_DRIVER(110,3205

lib/librte_eal/common/include/rte_pci.h,1157
#define _RTE_PCI_H_65,3338
#define SYSFS_PCI_DEVICES 93,3965
#define PCI_PRI_FMT 96,4084
#define PCI_SHORT_PRI_FMT 99,4224
#define PCI_FMT_NVAL 102,4343
#define PCI_RESOURCE_FMT_NVAL 105,4412
struct rte_pci_resource 110,4495
	uint64_t phys_addr;111,4521
	uint64_t len;112,4588
	void *addr;addr113,4643
#define PCI_MAX_RESOURCE 117,4757
struct rte_pci_id 123,4922
	uint16_t vendor_id;124,4942
	uint16_t device_id;125,5006
	uint16_t subsystem_vendor_id;126,5070
	uint16_t subsystem_device_id;127,5144
struct rte_pci_addr 133,5286
	uint16_t domain;134,5308
	uint8_t bus;135,5363
	uint8_t devid;136,5415
	uint8_t function;137,5466
struct rte_pci_device 145,5597
	TAILQ_ENTRY(146,5621
#define PCI_ANY_ID 158,6308
#define RTE_PCI_DEVICE(162,6419
#define RTE_PCI_DEVICE(169,6619
typedef int (pci_devinit_t)181,6922
struct rte_pci_driver 186,7050
	TAILQ_ENTRY(187,7074
#define RTE_PCI_DRV_NEED_MAPPING 195,7508
#define RTE_PCI_DRV_MULTIPLE 197,7616
#define RTE_PCI_DRV_FORCE_UNBIND 199,7716
#define RTE_PCI_DRV_INTR_LSC	201,7807
#define GET_PCIADDR_FIELD(204,7914
eal_parse_pci_DomBDF(252,9676
#undef GET_PCIADDR_FIELD260,10005

lib/librte_eal/common/include/x86_64/arch/rte_atomic.h,628
#define _RTE_X86_64_ATOMIC_H_45,1958
rte_atomic64_cmpset(66,2451
	volatile int64_t cnt;88,2873
} rte_atomic64_t;89,2929
#define RTE_ATOMIC64_INIT(94,3001
rte_atomic64_init(103,3157
rte_atomic64_read(117,3374
rte_atomic64_set(131,3603
rte_atomic64_add(145,3868
rte_atomic64_sub(165,4275
rte_atomic64_inc(183,4622
rte_atomic64_dec(200,4930
rte_atomic64_add_return(224,5478
rte_atomic64_sub_return(252,6150
static inline int rte_atomic64_inc_and_test(268,6576
static inline int rte_atomic64_dec_and_test(294,7132
static inline int rte_atomic64_test_and_set(319,7652
static inline void rte_atomic64_clear(330,7887

lib/librte_eal/common/include/rte_pci_dev_ids.h,9242
#define RTE_PCI_DEV_ID_DECL_EM(100,4035
#define RTE_PCI_DEV_ID_DECL_IGB(104,4117
#define RTE_PCI_DEV_ID_DECL_IGBVF(108,4202
#define RTE_PCI_DEV_ID_DECL_IXGBE(112,4289
#define RTE_PCI_DEV_ID_DECL_IXGBEVF(116,4378
#define RTE_PCI_DEV_ID_DECL_I40E(120,4466
#define RTE_PCI_DEV_ID_DECL_I40EVF(124,4553
#define RTE_PCI_DEV_ID_DECL_VIRTIO(128,4642
#define RTE_PCI_DEV_ID_DECL_VMXNET3(132,4732
#define PCI_VENDOR_ID_INTEL 137,4854
#define PCI_VENDOR_ID_QUMRANET 142,4968
#define PCI_VENDOR_ID_VMWARE 147,5083
#define E1000_DEV_ID_82542 152,5208
#define E1000_DEV_ID_82543GC_FIBER 153,5261
#define E1000_DEV_ID_82543GC_COPPER 154,5314
#define E1000_DEV_ID_82544EI_COPPER 155,5367
#define E1000_DEV_ID_82544EI_FIBER 156,5420
#define E1000_DEV_ID_82544GC_COPPER 157,5473
#define E1000_DEV_ID_82544GC_LOM 158,5526
#define E1000_DEV_ID_82540EM 159,5579
#define E1000_DEV_ID_82540EM_LOM 160,5632
#define E1000_DEV_ID_82540EP_LOM 161,5685
#define E1000_DEV_ID_82540EP 162,5738
#define E1000_DEV_ID_82540EP_LP 163,5791
#define E1000_DEV_ID_82545EM_COPPER 164,5844
#define E1000_DEV_ID_82545EM_FIBER 165,5897
#define E1000_DEV_ID_82545GM_COPPER 166,5950
#define E1000_DEV_ID_82545GM_FIBER 167,6003
#define E1000_DEV_ID_82545GM_SERDES 168,6056
#define E1000_DEV_ID_82546EB_COPPER 169,6109
#define E1000_DEV_ID_82546EB_FIBER 170,6162
#define E1000_DEV_ID_82546EB_QUAD_COPPER 171,6215
#define E1000_DEV_ID_82546GB_COPPER 172,6268
#define E1000_DEV_ID_82546GB_FIBER 173,6321
#define E1000_DEV_ID_82546GB_SERDES 174,6374
#define E1000_DEV_ID_82546GB_PCIE 175,6427
#define E1000_DEV_ID_82546GB_QUAD_COPPER 176,6480
#define E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3 177,6533
#define E1000_DEV_ID_82541EI 178,6586
#define E1000_DEV_ID_82541EI_MOBILE 179,6639
#define E1000_DEV_ID_82541ER_LOM 180,6692
#define E1000_DEV_ID_82541ER 181,6745
#define E1000_DEV_ID_82541GI 182,6798
#define E1000_DEV_ID_82541GI_LF 183,6851
#define E1000_DEV_ID_82541GI_MOBILE 184,6904
#define E1000_DEV_ID_82547EI 185,6957
#define E1000_DEV_ID_82547EI_MOBILE 186,7010
#define E1000_DEV_ID_82547GI 187,7063
#define E1000_DEV_ID_82571EB_COPPER 188,7116
#define E1000_DEV_ID_82571EB_FIBER 189,7169
#define E1000_DEV_ID_82571EB_SERDES 190,7222
#define E1000_DEV_ID_82571EB_SERDES_DUAL 191,7275
#define E1000_DEV_ID_82571EB_SERDES_QUAD 192,7328
#define E1000_DEV_ID_82571EB_QUAD_COPPER 193,7381
#define E1000_DEV_ID_82571PT_QUAD_COPPER 194,7434
#define E1000_DEV_ID_82571EB_QUAD_FIBER 195,7487
#define E1000_DEV_ID_82571EB_QUAD_COPPER_LP 196,7540
#define E1000_DEV_ID_82572EI_COPPER 197,7593
#define E1000_DEV_ID_82572EI_FIBER 198,7646
#define E1000_DEV_ID_82572EI_SERDES 199,7699
#define E1000_DEV_ID_82572EI 200,7752
#define E1000_DEV_ID_82573E 201,7805
#define E1000_DEV_ID_82573E_IAMT 202,7858
#define E1000_DEV_ID_82573L 203,7911
#define E1000_DEV_ID_82574L 204,7964
#define E1000_DEV_ID_82574LA 205,8017
#define E1000_DEV_ID_82583V 206,8070
#define E1000_DEV_ID_80003ES2LAN_COPPER_DPT 207,8123
#define E1000_DEV_ID_80003ES2LAN_SERDES_DPT 208,8176
#define E1000_DEV_ID_80003ES2LAN_COPPER_SPT 209,8229
#define E1000_DEV_ID_80003ES2LAN_SERDES_SPT 210,8282
#define E1000_DEV_ID_ICH8_82567V_3 211,8335
#define E1000_DEV_ID_ICH8_IGP_M_AMT 212,8388
#define E1000_DEV_ID_ICH8_IGP_AMT 213,8441
#define E1000_DEV_ID_ICH8_IGP_C 214,8494
#define E1000_DEV_ID_ICH8_IFE 215,8547
#define E1000_DEV_ID_ICH8_IFE_GT 216,8600
#define E1000_DEV_ID_ICH8_IFE_G 217,8653
#define E1000_DEV_ID_ICH8_IGP_M 218,8706
#define E1000_DEV_ID_ICH9_IGP_M 219,8759
#define E1000_DEV_ID_ICH9_IGP_M_AMT 220,8812
#define E1000_DEV_ID_ICH9_IGP_M_V 221,8865
#define E1000_DEV_ID_ICH9_IGP_AMT 222,8918
#define E1000_DEV_ID_ICH9_BM 223,8971
#define E1000_DEV_ID_ICH9_IGP_C 224,9024
#define E1000_DEV_ID_ICH9_IFE 225,9077
#define E1000_DEV_ID_ICH9_IFE_GT 226,9130
#define E1000_DEV_ID_ICH9_IFE_G 227,9183
#define E1000_DEV_ID_ICH10_R_BM_LM 228,9236
#define E1000_DEV_ID_ICH10_R_BM_LF 229,9289
#define E1000_DEV_ID_ICH10_R_BM_V 230,9342
#define E1000_DEV_ID_ICH10_D_BM_LM 231,9395
#define E1000_DEV_ID_ICH10_D_BM_LF 232,9448
#define E1000_DEV_ID_ICH10_D_BM_V 233,9501
#define E1000_DEV_ID_PCH_M_HV_LM 235,9555
#define E1000_DEV_ID_PCH_M_HV_LC 236,9608
#define E1000_DEV_ID_PCH_D_HV_DM 237,9661
#define E1000_DEV_ID_PCH_D_HV_DC 238,9714
#define E1000_DEV_ID_PCH2_LV_LM 239,9767
#define E1000_DEV_ID_PCH2_LV_V 240,9820
#define E1000_DEV_ID_PCH_LPT_I217_LM 241,9873
#define E1000_DEV_ID_PCH_LPT_I217_V 242,9926
#define E1000_DEV_ID_PCH_LPTLP_I218_LM	243,9979
#define E1000_DEV_ID_PCH_LPTLP_I218_V	244,10031
RTE_PCI_DEV_ID_DECL_EM(250,10132
#define E1000_DEV_ID_82576 280,11860
#define E1000_DEV_ID_82576_FIBER 281,11915
#define E1000_DEV_ID_82576_SERDES 282,11970
#define E1000_DEV_ID_82576_QUAD_COPPER 283,12025
#define E1000_DEV_ID_82576_QUAD_COPPER_ET2 284,12080
#define E1000_DEV_ID_82576_NS 285,12135
#define E1000_DEV_ID_82576_NS_SERDES 286,12190
#define E1000_DEV_ID_82576_SERDES_QUAD 287,12245
#define E1000_DEV_ID_82575EB_COPPER 288,12300
#define E1000_DEV_ID_82575EB_FIBER_SERDES 289,12355
#define E1000_DEV_ID_82575GB_QUAD_COPPER 290,12410
#define E1000_DEV_ID_82580_COPPER 291,12465
#define E1000_DEV_ID_82580_FIBER 292,12520
#define E1000_DEV_ID_82580_SERDES 293,12575
#define E1000_DEV_ID_82580_SGMII 294,12630
#define E1000_DEV_ID_82580_COPPER_DUAL 295,12685
#define E1000_DEV_ID_82580_QUAD_FIBER 296,12740
#define E1000_DEV_ID_I350_COPPER 297,12795
#define E1000_DEV_ID_I350_FIBER 298,12850
#define E1000_DEV_ID_I350_SERDES 299,12905
#define E1000_DEV_ID_I350_SGMII 300,12960
#define E1000_DEV_ID_I350_DA4 301,13015
#define E1000_DEV_ID_I210_COPPER 302,13070
#define E1000_DEV_ID_I210_COPPER_OEM1 303,13125
#define E1000_DEV_ID_I210_COPPER_IT 304,13180
#define E1000_DEV_ID_I210_FIBER 305,13235
#define E1000_DEV_ID_I210_SERDES 306,13290
#define E1000_DEV_ID_I210_SGMII 307,13345
#define E1000_DEV_ID_I210_COPPER_FLASHLESS 308,13400
#define E1000_DEV_ID_I210_SERDES_FLASHLESS 309,13455
#define E1000_DEV_ID_I211_COPPER 310,13510
#define E1000_DEV_ID_I354_BACKPLANE_1GBPS 311,13565
#define E1000_DEV_ID_I354_SGMII 312,13620
#define E1000_DEV_ID_I354_BACKPLANE_2_5GBPS 313,13675
#define E1000_DEV_ID_DH89XXCC_SGMII 314,13730
#define E1000_DEV_ID_DH89XXCC_SERDES 315,13785
#define E1000_DEV_ID_DH89XXCC_BACKPLANE 316,13840
#define E1000_DEV_ID_DH89XXCC_SFP 317,13895
#define IXGBE_DEV_ID_82598 361,16679
#define IXGBE_DEV_ID_82598_BX 362,16734
#define IXGBE_DEV_ID_82598AF_DUAL_PORT 363,16789
#define IXGBE_DEV_ID_82598AF_SINGLE_PORT 364,16844
#define IXGBE_DEV_ID_82598AT 365,16899
#define IXGBE_DEV_ID_82598AT2 366,16954
#define IXGBE_DEV_ID_82598EB_SFP_LOM 367,17009
#define IXGBE_DEV_ID_82598EB_CX4 368,17064
#define IXGBE_DEV_ID_82598_CX4_DUAL_PORT 369,17119
#define IXGBE_DEV_ID_82598_DA_DUAL_PORT 370,17174
#define IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM 371,17229
#define IXGBE_DEV_ID_82598EB_XF_LR 372,17284
#define IXGBE_DEV_ID_82599_KX4 373,17339
#define IXGBE_DEV_ID_82599_KX4_MEZZ 374,17394
#define IXGBE_DEV_ID_82599_KR 375,17449
#define IXGBE_DEV_ID_82599_COMBO_BACKPLANE 376,17504
#define IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ 377,17559
#define IXGBE_DEV_ID_82599_CX4 378,17614
#define IXGBE_DEV_ID_82599_SFP 379,17669
#define IXGBE_SUBDEV_ID_82599_SFP 380,17724
#define IXGBE_SUBDEV_ID_82599_RNDC 381,17779
#define IXGBE_SUBDEV_ID_82599_560FLR 382,17834
#define IXGBE_SUBDEV_ID_82599_ECNA_DP 383,17889
#define IXGBE_DEV_ID_82599_BACKPLANE_FCOE 384,17944
#define IXGBE_DEV_ID_82599_SFP_FCOE 385,17999
#define IXGBE_DEV_ID_82599_SFP_EM 386,18054
#define IXGBE_DEV_ID_82599_SFP_SF2 387,18109
#define IXGBE_DEV_ID_82599_SFP_SF_QP 388,18164
#define IXGBE_DEV_ID_82599EN_SFP 389,18219
#define IXGBE_DEV_ID_82599_XAUI_LOM 390,18274
#define IXGBE_DEV_ID_82599_T3_LOM 391,18329
#define IXGBE_DEV_ID_X540T 392,18384
#define IXGBE_DEV_ID_X540T1 393,18439
#define IXGBE_DEV_ID_82599_BYPASS 396,18517
#define I40E_DEV_ID_SFP_XL710 443,21248
#define I40E_DEV_ID_SFP_X710 444,21295
#define I40E_DEV_ID_QEMU 445,21342
#define I40E_DEV_ID_KX_A 446,21389
#define I40E_DEV_ID_KX_B 447,21436
#define I40E_DEV_ID_KX_C 448,21483
#define I40E_DEV_ID_KX_D 449,21530
#define I40E_DEV_ID_QSFP_A 450,21577
#define I40E_DEV_ID_QSFP_B 451,21624
#define I40E_DEV_ID_QSFP_C 452,21671
#define E1000_DEV_ID_82576_VF 467,22452
#define E1000_DEV_ID_82576_VF_HV 468,22507
#define E1000_DEV_ID_I350_VF 469,22562
#define E1000_DEV_ID_I350_VF_HV 470,22617
#define IXGBE_DEV_ID_82599_VF 479,23039
#define IXGBE_DEV_ID_82599_VF_HV 480,23094
#define IXGBE_DEV_ID_X540_VF 481,23149
#define IXGBE_DEV_ID_X540_VF_HV 482,23204
#define I40E_DEV_ID_VF 491,23634
#define I40E_DEV_ID_VF_HV 492,23681
#define QUMRANET_DEV_ID_VIRTIO 499,23931
#define VMWARE_DEV_ID_VMXNET3 505,24127
#undef RTE_PCI_DEV_ID_DECL_EM512,24305
#undef RTE_PCI_DEV_ID_DECL_IGB513,24335
#undef RTE_PCI_DEV_ID_DECL_IGBVF514,24366
#undef RTE_PCI_DEV_ID_DECL_IXGBE515,24399
#undef RTE_PCI_DEV_ID_DECL_IXGBEVF516,24432
#undef RTE_PCI_DEV_ID_DECL_I40E517,24467
#undef RTE_PCI_DEV_ID_DECL_I40EVF518,24499
#undef RTE_PCI_DEV_ID_DECL_VIRTIO519,24533
#undef RTE_PCI_DEV_ID_DECL_VMXNET3520,24567

lib/librte_eal/common/include/rte_errno.h,251
#define _RTE_ERRNO_H_41,1769
#define rte_errno 58,2221
#define __ELASTERROR 78,2874
	RTE_MIN_ERRNO 83,2934
	RTE_MIN_ERRNO = __ELASTERROR,83,2934
	E_RTE_SECONDARY,85,3011
	E_RTE_NO_CONFIG,86,3082
	E_RTE_NO_TAILQ,87,3127
	RTE_MAX_ERRNO 89,3174

lib/librte_eal/common/include/rte_log.h,1280
#define _RTE_LOG_H_35,1714
struct rte_logs 54,1958
	uint32_t type;55,1976
	uint32_t level;56,2029
	FILE *file;file57,2065
#define RTE_LOGTYPE_EAL 64,2213
#define RTE_LOGTYPE_MALLOC 65,2280
#define RTE_LOGTYPE_RING 66,2350
#define RTE_LOGTYPE_MEMPOOL 67,2418
#define RTE_LOGTYPE_TIMER 68,2489
#define RTE_LOGTYPE_PMD 69,2559
#define RTE_LOGTYPE_HASH 70,2639
#define RTE_LOGTYPE_LPM 71,2713
#define RTE_LOGTYPE_KNI 72,2780
#define RTE_LOGTYPE_ACL 73,2847
#define RTE_LOGTYPE_POWER 74,2914
#define RTE_LOGTYPE_METER 75,2983
#define RTE_LOGTYPE_SCHED 76,3056
#define RTE_LOGTYPE_PORT 77,3138
#define RTE_LOGTYPE_TABLE 78,3206
#define RTE_LOGTYPE_PIPELINE 79,3275
#define RTE_LOGTYPE_USER1 82,3401
#define RTE_LOGTYPE_USER2 83,3473
#define RTE_LOGTYPE_USER3 84,3545
#define RTE_LOGTYPE_USER4 85,3617
#define RTE_LOGTYPE_USER5 86,3689
#define RTE_LOGTYPE_USER6 87,3761
#define RTE_LOGTYPE_USER7 88,3833
#define RTE_LOGTYPE_USER8 89,3905
#define RTE_LOG_EMERG 92,4027
#define RTE_LOG_ALERT 93,4098
#define RTE_LOG_CRIT 94,4169
#define RTE_LOG_ERR 95,4240
#define RTE_LOG_WARNING 96,4311
#define RTE_LOG_NOTICE 97,4382
#define RTE_LOG_INFO 98,4453
#define RTE_LOG_DEBUG 99,4524
int rte_log(227,8174
int rte_vlog(261,9228
#define RTE_LOG(292,10426

lib/librte_eal/common/include/rte_string_fns.h,57
#define _RTE_STRING_FNS_H_41,1806
rte_snprintf(67,2412

lib/librte_eal/common/include/rte_eal_memconfig.h,648
#define _RTE_EAL_MEMCONFIG_H_35,1724
enum rte_tailq_t 50,1957
#define rte_tailq_elem(51,1976
#define rte_tailq_end(52,2019
struct rte_mem_config 61,2304
	volatile uint32_t magic;62,2328
	uint32_t nchannel;65,2417
	uint32_t nrank;66,2483
	rte_rwlock_t mlock;75,2745
	rte_rwlock_t qlock;76,2818
	rte_rwlock_t mplock;77,2891
	uint32_t memzone_idx;79,2965
	struct rte_memseg memseg[memseg82,3047
	struct rte_memzone memzone[memzone83,3122
	struct rte_memseg free_memseg[free_memseg86,3234
	struct rte_tailq_head tailq_head[tailq_head88,3283
	struct malloc_heap malloc_heaps[malloc_heaps91,3395
rte_eal_mcfg_wait_complete(96,3501

lib/librte_eal/common/include/rte_prefetch.h,159
#define _RTE_PREFETCH_H_35,1719
static inline void rte_prefetch0(58,2213
static inline void rte_prefetch1(68,2457
static inline void rte_prefetch2(79,2713

lib/librte_eal/common/include/rte_warnings.h,101
#define _RTE_WARNINGS_H_40,1802
#undef strsep69,2631
#undef strncpy75,2700
#undef strncat81,2771

lib/librte_eal/common/include/rte_interrupts.h,101
#define _RTE_INTERRUPTS_H_35,1721
typedef void (*rte_intr_callback_fn)rte_intr_callback_fn52,2031

lib/librte_eal/common/include/rte_cycles.h,426
#define _RTE_CYCLES_H_65,3335
#define MS_PER_S 87,3735
#define US_PER_S 88,3757
#define NS_PER_S 89,3782
enum timer_source 91,3811
	EAL_TIMER_TSC 92,3831
	EAL_TIMER_HPET93,3851
rte_rdtsc(104,4014
		uint64_t tsc_64;107,4041
			uint32_t lo_32;109,4071
			uint32_t hi_32;110,4090
rte_rdtsc_precise(138,4664
rte_get_tsc_cycles(160,4986
rte_get_timer_cycles(208,6134
rte_get_timer_hz(228,6536
rte_delay_ms(257,7034

lib/librte_eal/common/include/rte_hexdump.h,32
#define _RTE_HEXDUMP_H_35,1718

lib/librte_eal/common/include/rte_per_lcore.h,142
#define _RTE_PER_LCORE_H_35,1720
#define RTE_DEFINE_PER_LCORE(62,2327
#define RTE_DECLARE_PER_LCORE(67,2447
#define RTE_PER_LCORE(72,2541

lib/librte_eal/common/include/rte_version.h,318
#define _RTE_VERSION_H_40,1784
#define RTE_VER_PREFIX 52,1951
#define RTE_VER_MAJOR 57,2033
#define RTE_VER_MINOR 62,2110
#define RTE_VER_PATCH_LEVEL 67,2185
#define RTE_VER_SUFFIX 72,2273
#define RTE_VER_PATCH_RELEASE 79,2383
#define RTE_VERSION_NUM(84,2485
#define RTE_VERSION 89,2632
rte_version(101,2861

lib/librte_eal/common/include/rte_common_vect.h,358
#define _RTE_COMMON_VECT_H_35,1722
typedef __m128i xmm_t;67,2117
#define	XMM_SIZE	69,2141
#define	XMM_MASK	70,2174
typedef union rte_xmm 72,2207
	xmm_t    m;73,2231
	uint8_t  u8[u874,2244
	uint16_t u16[u1675,2286
	uint32_t u32[u3276,2330
	uint64_t u64[u6477,2374
	double   pd[pd78,2418
} rte_xmm_t;79,2459
#define _mm_cvtsi128_si64(82,2494

lib/librte_eal/common/include/i686/arch/rte_atomic.h,703
#define _RTE_I686_ATOMIC_H_45,1955
rte_atomic64_cmpset(72,2494
			uint32_t l32;77,2602
			uint32_t h32;78,2619
		uint64_t u64;80,2641
	volatile int64_t cnt;121,3665
} rte_atomic64_t;122,3721
#define RTE_ATOMIC64_INIT(127,3793
rte_atomic64_init(136,3949
rte_atomic64_read(157,4333
rte_atomic64_set(180,4777
rte_atomic64_add(201,5209
rte_atomic64_sub(222,5649
rte_atomic64_inc(241,6029
rte_atomic64_dec(253,6233
rte_atomic64_add_return(272,6677
rte_atomic64_sub_return(300,7351
static inline int rte_atomic64_inc_and_test(325,7943
static inline int rte_atomic64_dec_and_test(341,8377
static inline int rte_atomic64_test_and_set(357,8775
static inline void rte_atomic64_clear(368,9010

lib/librte_eal/common/include/rte_memzone.h,487
#define _RTE_MEMZONE_H_35,1718
#define RTE_MEMZONE_2MB 61,2395
#define RTE_MEMZONE_1GB 62,2466
#define RTE_MEMZONE_SIZE_HINT_ONLY 63,2537
struct rte_memzone 69,2737
#define RTE_MEMZONE_NAMESIZE 71,2759
	char name[name72,2840
	phys_addr_t phys_addr;74,2909
		void *addr;addr76,2985
		uint64_t addr_64;77,3048
	phys_addr_t ioremap_addr;80,3152
	size_t len;82,3238
	size_t hugepage_sz;84,3305
	int32_t socket_id;86,3384
	uint32_t flags;88,3444
	uint32_t memseg_id;89,3520

lib/librte_eal/common/include/rte_lcore.h,332
#define _RTE_LCORE_H_35,1716
#define LCORE_ID_ANY 52,1970
rte_lcore_id(62,2210
rte_get_master_lcore(74,2379
rte_lcore_count(86,2630
rte_socket_id(101,2950
rte_lcore_to_socket_id(115,3258
rte_lcore_is_enabled(130,3580
rte_get_next_lcore(152,4143
#define RTE_LCORE_FOREACH(173,4496
#define RTE_LCORE_FOREACH_SLAVE(181,4718

lib/librte_eal/common/include/rte_pci_dev_features.h,205
#define _RTE_PCI_DEV_FEATURES_H35,1726
#define RTE_INTR_MODE_NONE_NAME 39,1798
#define RTE_INTR_MODE_LEGACY_NAME 40,1837
#define RTE_INTR_MODE_MSI_NAME 41,1880
#define RTE_INTR_MODE_MSIX_NAME 42,1917

lib/librte_eal/common/include/rte_random.h,68
#define _RTE_RANDOM_H_35,1717
rte_srand(61,2143
rte_rand(77,2511

lib/librte_eal/common/include/rte_branch_prediction.h,92
#define _RTE_BRANCH_PREDICTION_H_40,1782
#define likely(53,2042
#define unlikely(67,2339

lib/librte_eal/common/include/rte_byteorder.h,954
#define _RTE_BYTEORDER_H_35,1720
rte_constant_bswap16(59,2188
rte_constant_bswap32(72,2508
rte_constant_bswap64(87,2889
static inline uint16_t rte_arch_bswap16(104,3401
static inline uint32_t rte_arch_bswap32(119,3740
static inline uint64_t rte_arch_bswap64(135,4088
static inline uint64_t rte_arch_bswap64(145,4299
#define rte_bswap16(159,4614
#define rte_bswap32(166,4785
#define rte_bswap64(173,4956
#define rte_bswap16(184,5252
#define rte_bswap16(186,5302
#define rte_bswap32(194,5480
#define rte_bswap64(199,5566
#define rte_cpu_to_le_16(206,5686
#define rte_cpu_to_le_32(211,5786
#define rte_cpu_to_le_64(216,5886
#define rte_cpu_to_be_16(222,5984
#define rte_cpu_to_be_32(227,6092
#define rte_cpu_to_be_64(232,6200
#define rte_le_to_cpu_16(238,6312
#define rte_le_to_cpu_32(243,6412
#define rte_le_to_cpu_64(248,6512
#define rte_be_to_cpu_16(254,6610
#define rte_be_to_cpu_32(259,6718
#define rte_be_to_cpu_64(264,6826

lib/librte_eal/common/include/rte_tailq_elem.h,146
#define rte_tailq_elem(60,2401
#define rte_tailq_end(64,2486
rte_tailq_elem(67,2541
#undef rte_tailq_elem89,3039
#undef rte_tailq_end90,3061

lib/librte_eal/common/include/rte_devargs.h,382
#define _RTE_DEVARGS_H_34,1647
enum rte_devtype 58,2138
	RTE_DEVTYPE_WHITELISTED_PCI,59,2157
	RTE_DEVTYPE_BLACKLISTED_PCI,60,2187
	RTE_DEVTYPE_VIRTUAL,61,2217
struct rte_devargs 74,2615
	TAILQ_ENTRY(76,2658
			struct rte_pci_addr addr;83,2826
		} pci;84,2855
			char drv_name[drv_name88,2944
		} virtual;89,2966
#define RTE_DEVARGS_LEN 91,2983
	char args[args92,3011

lib/librte_eal/common/eal_common_memzone.c,429
static struct rte_memseg *free_memseg free_memseg57,2176
memzone_lookup_thread_unsafe(60,2264
rte_memzone_reserve(85,2925
align_phys_boundary(99,3397
memzone_reserve_aligned_thread_unsafe(128,4094
rte_memzone_reserve_aligned(309,9013
rte_memzone_reserve_bounded(340,9812
rte_memzone_lookup(370,10530
rte_memzone_dump(388,10892
memseg_sanitize(418,11706
rte_eal_memzone_init(456,12487
void rte_memzone_walk(510,13810

lib/librte_eal/common/eal_common_devargs.c,143
struct rte_devargs_list devargs_list 44,1873
rte_eal_devargs_add(49,2008
rte_eal_devargs_type_count(110,3616
rte_eal_devargs_dump(125,3899

lib/librte_eal/common/eal_common_errno.c,49
rte_strerror(47,1925
#define RETVAL_SZ 49,1952

lib/librte_eal/common/eal_common_launch.c,128
rte_eal_wait_lcore(52,2019
rte_eal_mp_remote_launch(73,2564
rte_eal_get_lcore_state(102,3182
rte_eal_mp_wait_lcore(112,3360

lib/librte_eal/common/eal_common_hexdump.c,68
#define LINE_LEN 40,1825
rte_hexdump(56,2171
rte_memdump(95,3435

lib/librte_eal/common/eal_common_string_fns.c,44
rte_snprintf(43,1837
rte_strsplit(71,2312

lib/librte_eal/linuxapp/kni/kni_misc.c,997
#define KNI_RX_LOOP_NUM 40,1316
#define KNI_MAX_DEVICES 42,1346
static struct file_operations kni_fops 70,2514
static struct miscdevice kni_misc 78,2709
static char *lo_mode lo_mode85,2842
static char *kthread_mode kthread_mode88,2897
static unsigned multiple_kthread_on 89,2931
#define KNI_DEV_IN_USE_BIT_NUM 91,2973
static volatile unsigned long device_in_use;93,3042
static struct task_struct *kni_kthread;kni_kthread94,3112
static struct list_head kni_list_head 100,3226
kni_init(103,3316
kni_exit(129,3884
kni_parse_kthread_mode(136,4010
kni_open(152,4249
kni_release(177,4930
kni_thread_single(213,5703
kni_thread_multiple(241,6244
kni_dev_remove(263,6644
	#define RTE_PCI_DEV_ID_DECL_IGB(269,6739
	#define RTE_PCI_DEV_ID_DECL_IXGBE(273,6866
kni_check_param(290,7134
kni_ioctl_create(305,7431
			#define RTE_PCI_DEV_ID_DECL_IGB(419,11098
			#define RTE_PCI_DEV_ID_DECL_IXGBE(423,11245
kni_ioctl_release(490,12663
kni_ioctl(535,13726
kni_compat_ioctl(565,14335

lib/librte_eal/linuxapp/kni/kni_ethtool.c,629
kni_check_if_running(31,1056
kni_get_drvinfo(41,1220
kni_get_settings(48,1411
kni_set_settings(55,1607
kni_get_wol(62,1804
kni_set_wol(69,1985
kni_nway_reset(76,2173
kni_get_eeprom_len(83,2333
kni_get_eeprom(90,2501
kni_set_eeprom(99,2733
kni_get_ringparam(108,2966
kni_set_ringparam(115,3163
kni_get_pauseparam(122,3368
kni_set_pauseparam(129,3570
kni_get_msglevel(137,3787
kni_set_msglevel(144,3952
kni_get_regs_len(151,4125
kni_get_regs(158,4290
kni_get_strings(165,4485
kni_get_sset_count(173,4690
kni_get_ethtool_stats(180,4875
struct ethtool_ops kni_ethtool_ops 188,5100
kni_set_ethtool_ops(214,5932

lib/librte_eal/linuxapp/kni/kni_fifo.h,148
#define _KNI_FIFO_H_26,962
kni_fifo_put(34,1124
kni_fifo_get(58,1646
kni_fifo_count(80,2067
kni_fifo_free_count(89,2261
kni_fifo_init(99,2457

lib/librte_eal/linuxapp/kni/kni_net.c,840
#define WD_TIMEOUT 44,1435
#define MBUF_BURST_SZ 46,1470
#define KNI_WAIT_RESPONSE_TIMEOUT 48,1496
typedef void (*kni_net_rx_t)kni_net_rx_t51,1581
static kni_net_rx_t kni_net_rx_func 61,2010
kni_net_open(67,2104
kni_net_release(95,2732
kni_net_config(117,3190
kni_net_rx_normal(130,3420
kni_net_rx_lo_fifo(201,5186
kni_net_rx_lo_fifo_skb(289,7528
kni_net_rx(368,9499
kni_net_tx(382,9737
kni_net_tx(393,9926
kni_net_tx_timeout 470,11680
kni_net_ioctl(486,11958
kni_net_change_mtu(495,12133
kni_net_poll_resp(517,12650
kni_net_process_request(527,12825
kni_net_stats(576,13876
kni_net_header(586,14023
kni_net_rebuild_header(604,14482
static const struct header_ops kni_net_header_ops 616,14738
static const struct net_device_ops kni_net_netdev_ops 622,14901
kni_net_init(634,15234
kni_net_config_lo_mode(650,15591

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_osdep.h,1214
#define _E1000_OSDEP_H_34,1275
#define usec_delay(47,1536
#define usec_delay_irq(48,1568
#define msec_delay(50,1623
#define msec_delay_irq(63,2073
#define PCI_COMMAND_REGISTER 66,2117
#define CMD_MEM_WRT_INVALIDATE 67,2160
#define ETH_ADDR_LEN 68,2214
#define E1000_BIG_ENDIAN 71,2275
#define DEBUGOUT(76,2335
#define DEBUGOUT1(77,2376
#define DEBUGOUT(79,2436
#define DEBUGOUT1(80,2456
#define DEBUGFUNC(84,2509
#define DEBUGFUNC(86,2553
#define DEBUGOUT2 88,2581
#define DEBUGOUT3 89,2609
#define DEBUGOUT7 90,2637
#define E1000_REGISTER(92,2666
#define E1000_WRITE_REG(94,2702
#define E1000_READ_REG(97,2808
#define E1000_WRITE_REG_ARRAY(99,2887
#define E1000_READ_REG_ARRAY(102,3025
#define E1000_READ_REG_ARRAY_DWORD 105,3143
#define E1000_WRITE_REG_ARRAY_DWORD 106,3199
#define E1000_WRITE_REG_ARRAY_WORD(108,3258
#define E1000_READ_REG_ARRAY_WORD(111,3401
#define E1000_WRITE_REG_ARRAY_BYTE(114,3524
#define E1000_READ_REG_ARRAY_BYTE(117,3660
#define E1000_WRITE_REG_IO(120,3776
#define E1000_WRITE_FLUSH(124,3932
#define E1000_WRITE_FLASH_REG(126,3994
#define E1000_WRITE_FLASH_REG16(129,4093
#define E1000_READ_FLASH_REG(132,4194
#define E1000_READ_FLASH_REG16(134,4266

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_mac.c,2321
void e1000_init_mac_ops_generic(41,1642
s32 e1000_null_ops_generic(80,3132
void e1000_null_mac_generic(90,3365
s32 e1000_null_link_info(100,3580
bool e1000_null_mng_mode(111,3859
void e1000_null_update_mc(121,4077
void e1000_null_write_vfta(132,4343
void e1000_null_rar_set(143,4609
s32 e1000_get_bus_info_pcie_generic(158,5087
static void e1000_set_lan_id_multi_port_pcie(204,6237
void e1000_set_lan_id_single_port(222,6774
void e1000_clear_vfta_generic(236,7098
void e1000_write_vfta_generic(257,7674
void e1000_init_rx_addrs_generic(274,8206
s32 e1000_check_alt_mac_addr_generic(304,9268
static void e1000_rar_set_generic(379,11409
u32 e1000_hash_mc_addr_generic(415,12547
void e1000_update_mc_addr_list_generic(486,14949
void e1000_clear_hw_cntrs_base_generic(520,15944
s32 e1000_check_for_copper_link_generic(571,17607
s32 e1000_check_for_fiber_link_generic(636,19474
s32 e1000_check_for_serdes_link_generic(703,21793
static s32 e1000_set_default_fc_generic(809,25259
s32 e1000_setup_link_generic(852,26701
static s32 e1000_commit_fc_settings_generic(908,28535
static s32 e1000_poll_fiber_serdes_link_generic(977,31007
s32 e1000_setup_fiber_serdes_link_generic(1026,32549
static void e1000_config_collision_dist_generic(1077,34029
s32 e1000_set_fc_watermarks_generic(1100,34648
s32 e1000_force_mac_fc_generic(1139,36008
s32 e1000_config_fc_after_link_up_generic(1201,37993
s32 e1000_get_speed_and_duplex_copper_generic(1509,49378
s32 e1000_get_speed_and_duplex_fiber_serdes_generic(1548,50333
s32 e1000_get_hw_semaphore_generic(1565,50763
void e1000_put_hw_semaphore_generic(1616,51868
s32 e1000_get_auto_rd_done_generic(1635,52279
s32 e1000_valid_led_default_generic(1664,52987
s32 e1000_id_led_init_generic(1687,53456
s32 e1000_setup_led_generic(1755,55202
s32 e1000_cleanup_led_generic(1787,56159
s32 e1000_blink_led_generic(1801,56472
s32 e1000_led_on_generic(1848,57811
s32 e1000_led_off_generic(1877,58377
void e1000_set_pcie_no_snoop_generic(1907,59066
s32 e1000_disable_pcie_master_generic(1932,59740
void e1000_reset_adaptive_generic(1965,60498
void e1000_update_adaptive_generic(1993,61195
static s32 e1000_validate_mdi_setting_generic(2034,62257
s32 e1000_validate_mdi_setting_crossover_generic(2054,62787
s32 e1000_write_8bit_ctrl_reg_generic(2072,63386

lib/librte_eal/linuxapp/kni/ethtool/igb/igb_hwmon.c,394
static struct i2c_board_info i350_sensor_info 42,1477
static ssize_t igb_hwmon_show_location(48,1632
static ssize_t igb_hwmon_show_temp(58,1911
static ssize_t igb_hwmon_show_cautionthresh(77,2350
static ssize_t igb_hwmon_show_maxopthresh(91,2708
static int igb_add_hwmon_attr(114,3498
static void igb_sysfs_del_adapter(165,4953
void igb_sysfs_exit(184,5392
int igb_sysfs_init(190,5508

lib/librte_eal/linuxapp/kni/ethtool/igb/igb_procfs.c,802
static struct proc_dir_entry *igb_top_dir igb_top_dir41,1401
bool igb_thermal_present(44,1453
static int igb_macburn(71,1933
static int igb_macadmn(92,2620
static int igb_numeports(113,3283
static int igb_porttype(131,3710
static int igb_therm_location(142,4030
static int igb_therm_maxopthresh(154,4384
static int igb_therm_cautionthresh(167,4748
static int igb_therm_temp(180,5117
struct igb_proc_type{igb_proc_type197,5628
	char name[name198,5650
	int (*read)read199,5666
struct igb_proc_type igb_proc_entries[igb_proc_entries202,5724
struct igb_proc_type igb_internal_entries[igb_internal_entries210,5902
void igb_del_proc_entries(218,6119
void igb_procfs_exit(256,7055
int igb_procfs_topdir_init(261,7143
void igb_procfs_topdir_exit(270,7287
int igb_procfs_init(276,7396

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_api.h,163
#define _E1000_API_H_29,1187
#define CARRIER_EXTENSION 138,6129
#define TBI_ACCEPT(140,6163
#define E1000_MAX(152,6661
#define E1000_DIVIDE_ROUND_UP(155,6746

lib/librte_eal/linuxapp/kni/ethtool/igb/igb_param.c,1634
#define IGB_MAX_NIC 37,1339
#define OPTION_UNSET 39,1363
#define OPTION_DISABLED 40,1389
#define OPTION_ENABLED 41,1415
#define MAX_NUM_LIST_OPTS 42,1441
#define IGB_PARAM_INIT 49,1674
#define IGB_PARAM(61,2191
#define IGB_PARAM(66,2367
#define DEFAULT_ITR 79,2803
#define MAX_ITR 80,2844
#define MIN_ITR 82,2932
#define MAX_INTMODE 90,3142
#define MIN_INTMODE 91,3199
#define DEFAULT_LLIPORT 103,3527
#define MAX_LLIPORT 104,3568
#define MIN_LLIPORT 105,3609
#define DEFAULT_LLIPUSH 115,3849
#define MAX_LLIPUSH 116,3890
#define MIN_LLIPUSH 117,3931
#define DEFAULT_LLISIZE 127,4174
#define MAX_LLISIZE 128,4215
#define MIN_LLISIZE 129,4256
#define DEFAULT_RSS 139,4494
#define MAX_RSS 140,4522
#define MIN_RSS 141,4550
#define DEFAULT_VMDQ 151,4772
#define MAX_VMDQ 152,4800
#define MIN_VMDQ 153,4834
#define DEFAULT_SRIOV 163,5042
#define MAX_SRIOV 164,5070
#define MIN_SRIOV 165,5098
#define DEFAULT_QUEUE_PAIRS 206,6016
#define MAX_QUEUE_PAIRS 207,6056
#define MIN_QUEUE_PAIRS 208,6096
struct igb_opt_list 237,6779
	int i;238,6801
	char *str;str239,6809
struct igb_option 241,6824
	enum { enable_option,242,6844
	enum { enable_option, range_option,242,6844
	enum { enable_option, range_option, list_option 242,6844
	enum { enable_option, range_option, list_option } type;242,6844
	const char *name;name243,6901
	const char *err;err244,6920
	int def;245,6938
			int min;248,6992
			int max;249,7004
		} r;250,7016
			int nr;252,7057
			struct igb_opt_list *p;p253,7068
		} l;254,7095
	} arg;255,7102
static int igb_validate_option(258,7114
void igb_check_options(319,8517

lib/librte_eal/linuxapp/kni/ethtool/igb/igb_main.c,11246
#define DRV_DEBUG 60,1883
#define DRV_DEBUG62,1916
#define DRV_HW_PERF64,1941
#define VERSION_SUFFIX65,1961
#define MAJ 67,1985
#define MIN 68,1999
#define BUILD 69,2013
#define DRV_VERSION 70,2029
char igb_driver_name[igb_driver_name72,2148
char igb_driver_version[igb_driver_version73,2180
static const char igb_driver_string[igb_driver_string74,2221
static const char igb_copyright[igb_copyright76,2337
static void igb_set_sriov_capability(120,4437
static const struct dev_pm_ops igb_pm_ops 222,9270
static struct notifier_block igb_notifier_reboot 252,10297
static struct notifier_block dca_notifier 260,10518
static struct pci_error_handlers igb_err_handler 277,10979
static struct pci_driver igb_driver 287,11265
static void igb_vfta_set(313,11941
static int debug 340,12676
static int __init igb_init_module(350,13010
#undef module_init379,13648
#define module_init(380,13667
static void __exit igb_exit_module(389,13910
#undef module_exit408,14313
#define module_exit(409,14332
#define Q_IDX_82576(412,14436
static void igb_cache_ring_register(420,14744
static void igb_configure_lli(452,15711
static void igb_write_ivar(500,17322
#define IGB_N0_QUEUE 514,17701
static void igb_assign_vector(515,17725
static void igb_configure_msix(600,20328
static int igb_request_msix(665,22009
static void igb_reset_interrupt_capability(718,23469
static void igb_free_q_vector(738,24117
static void igb_free_q_vectors(764,24890
static void igb_clear_interrupt_scheme(782,25332
static void igb_process_mdd_event(794,25626
static void igb_disable_mdd(835,26723
static void igb_enable_mdd(856,27183
static void igb_reset_sriov_capability(876,27644
static void igb_set_sriov_capability(919,28681
static void igb_set_interrupt_capability(985,30402
static void igb_add_ring(1061,32676
static int igb_alloc_q_vector(1080,33321
static int igb_alloc_q_vectors(1204,36619
static int igb_init_interrupt_scheme(1260,37885
static int igb_request_irq(1288,38505
static void igb_free_irq(1336,39659
static void igb_irq_disable(1355,40128
static void igb_irq_enable(1392,41251
static void igb_update_mng_vlan(1420,42194
static void igb_release_hw_control(1455,43174
static void igb_get_hw_control(1475,43721
static void igb_configure(1490,44117
void igb_power_up_link(1528,45053
static void igb_power_down_link(1542,45410
static void igb_check_swap_media(1551,45684
static int igb_get_i2c_data(1625,47785
static void igb_set_i2c_data(1640,48184
static void igb_set_i2c_clk(1665,48770
static int igb_get_i2c_clk(1687,49328
static const struct i2c_algo_bit_data igb_i2c_algo 1696,49564
static s32 igb_init_i2c(1709,49860
int igb_up(1737,50755
void igb_down(1783,51918
void igb_reinit_locked(1843,53460
static s32  igb_enable_mas(1858,53812
void igb_reset(1885,54605
static kni_netdev_features_t igb_fix_features(2064,59809
static int igb_set_features(2086,60400
static int igb_ndo_fdb_add(2103,60755
static int igb_ndo_fdb_del(2153,62038
static int igb_ndo_fdb_dump(2183,62698
static int igb_ndo_bridge_setlink(2198,63045
static int igb_ndo_bridge_getlink(2244,64102
static const struct net_device_ops igb_netdev_ops 2269,64749
static const struct net_device_ops igb_vmdq_ops 2321,66411
void igb_assign_vmdq_netdev_ops(2339,67077
int igb_init_vmdq_netdevs(2368,67947
int igb_remove_vmdq_netdevs(2402,68968
static void igb_set_fw_version(2420,69393
static void igb_init_mas(2471,70630
static int __devinit igb_probe(2514,71776
static void igb_remove_i2c(3028,86307
static void __devexit igb_remove(3045,86777
static int igb_sw_init(3120,88942
static int __igb_open(3191,91124
static int igb_open(3296,93695
static int __igb_close(3312,94198
static int igb_close(3343,94860
int igb_setup_tx_resources(3354,95133
static int igb_setup_all_tx_resources(3393,96050
void igb_setup_tctl(3416,96585
static u32 igb_tx_wthresh(3438,97129
void igb_configure_tx_ring(3461,97564
static void igb_configure_tx(3498,98619
int igb_setup_rx_resources(3512,98980
static int igb_setup_all_rx_resources(3555,99994
static void igb_setup_mrqc(3578,100543
void igb_setup_rctl(3698,104164
static inline int igb_set_vf_rlpml(3739,105383
static void igb_rlpml_set(3775,106362
static inline void igb_set_vf_vlan_strip(3801,107227
static inline void igb_set_vmolr(3823,107681
void igb_configure_rx_ring(3862,108724
static void igb_configure_rx(3950,111497
void igb_free_tx_resources(3970,112035
static void igb_free_all_tx_resources(3993,112517
void igb_unmap_and_free_tx_resource(4001,112690
static void igb_clean_tx_ring(4027,113511
static void igb_clean_all_tx_rings(4058,114247
void igb_free_rx_resources(4072,114555
static void igb_free_all_rx_resources(4095,115036
void igb_clean_rx_ring(4107,115306
static void igb_clean_all_rx_rings(4166,116607
static int igb_set_mac(4181,116972
int igb_write_mc_addr_list(4209,117887
void igb_rar_set(4273,119497
void igb_full_sync_mac_table(4300,120413
void igb_sync_mac_table(4309,120601
int igb_available_rars(4320,120904
static int igb_write_uc_addr_list(4342,121496
static void igb_set_rx_mode(4381,122708
static void igb_check_wvbr(4450,124819
#define IGB_STAGGERED_QUEUE_OFFSET 4468,125110
static void igb_spoof_check(4470,125148
static void igb_update_phy_info(4506,125984
bool igb_has_link(4516,126256
static void igb_watchdog(4557,127359
static void igb_watchdog_task(4564,127557
static void igb_dma_err_task(4760,133384
static void igb_dma_err_timer(4817,135262
enum latency_range 4824,135464
	lowest_latency 4825,135485
	low_latency 4826,135506
	bulk_latency 4827,135524
	latency_invalid 4828,135543
static void igb_update_ring_itr(4847,136375
static void igb_update_itr(4925,138871
static void igb_set_itr(4978,140282
void igb_tx_ctxtdesc(5042,142119
static int igb_tso(5066,142920
static void igb_tx_csum(5138,144864
#define IGB_SET_FLAG(5207,146595
static u32 igb_tx_cmd_type(5212,146765
static void igb_tx_olinfo_status(5234,147408
static void igb_tx_map(5257,148092
static int __igb_maybe_stop_tx(5384,151122
static inline int igb_maybe_stop_tx(5414,151860
netdev_tx_t igb_xmit_frame_ring(5421,152038
static inline struct igb_ring *igb_tx_queue_mapping(igb_tx_queue_mapping5508,154316
#define igb_tx_queue_mapping(5519,154637
static netdev_tx_t igb_xmit_frame(5522,154713
static void igb_tx_timeout(5554,155449
static void igb_reset_task(5570,155890
static struct net_device_stats *igb_get_stats(igb_get_stats5585,156307
static int igb_change_mtu(5608,156930
#define MAX_STD_JUMBO_FRAME_SIZE 5620,157331
void igb_update_stats(5659,158289
#define PHY_IDLE_ERROR_COUNT_MASK 5679,158794
static irqreturn_t igb_msix_other(5869,165878
static void igb_write_itr(5921,167289
static irqreturn_t igb_msix_ring(5941,167691
static void igb_update_tx_dca(5954,167954
static void igb_update_rx_dca(5976,168608
static void igb_update_dca(5997,169234
static void igb_setup_dca(6016,169627
static int __igb_notify_dca(6033,170051
static int igb_notify_dca(6068,171109
static int igb_vf_configure(6080,171425
static void igb_ping_all_vfs(6097,171784
void igb_mta_set(6121,172539
static int igb_set_vf_promisc(6147,173433
static int igb_set_vf_multicasts(6195,174823
static void igb_restore_vf_multicasts(6223,175540
static void igb_clear_vf_vfta(6247,176242
s32 igb_vlvf_set(6281,177091
static void igb_set_vmvir(6375,179666
static int igb_ndo_set_vf_vlan(6385,179915
static int igb_ndo_set_vf_spoofchk(6430,181344
static int igb_find_vlvf_entry(6459,182144
static int igb_set_vf_vlan(6479,182560
static inline void igb_vf_reset(6537,184112
static void igb_vf_reset_event(6577,185260
static void igb_vf_reset_msg(6589,185622
static int igb_set_vf_mac_addr(6617,186493
static void igb_rcv_ack_from_vf(6632,186855
static void igb_rcv_msg_from_vf(6646,187301
static void igb_msg_task(6735,189584
static void igb_set_uta(6765,190538
static irqreturn_t igb_intr_msi(6787,191056
static irqreturn_t igb_intr(6834,192249
void igb_ring_irq_enable(6883,193599
static int igb_poll(6909,194308
static bool igb_clean_tx_irq(6946,195307
#define TX_WAKE_THRESHOLD 7107,200032
static void igb_receive_skb(7141,201071
static void igb_reuse_rx_page(7167,201752
static bool igb_can_reuse_rx_page(7189,202367
static bool igb_add_rx_frag(7234,203732
static struct sk_buff *igb_fetch_rx_buffer(igb_fetch_rx_buffer7275,204922
static inline void igb_rx_checksum(7337,206470
static inline void igb_rx_hash(7374,207555
static inline struct sk_buff *igb_merge_active_tail(igb_merge_active_tail7394,208211
static inline void igb_add_active_tail(7419,208868
static inline bool igb_close_active_frag_list(7443,209482
static inline bool igb_can_lro(7465,209951
static inline struct igb_lrohdr *igb_lro_hdr(igb_lro_hdr7508,211147
static void igb_lro_flush(7519,211438
static void igb_lro_flush_all(7564,212563
static void igb_lro_header_ok(7576,212849
static void igb_merge_frags(7640,214620
static void igb_lro_receive(7677,215776
static void igb_process_skb_fields(7829,220147
static bool igb_is_non_eop(7907,222601
static bool igb_clean_rx_irq(7926,223062
static unsigned int igb_get_headlen(8033,225887
		unsigned char *network;network8037,225985
		struct ethhdr *eth;eth8039,226030
		struct vlan_hdr *vlan;vlan8040,226052
		struct iphdr *ipv4;ipv48042,226096
		struct ipv6hdr *ipv6;ipv68043,226118
static void igb_pull_tail(8145,229122
static bool igb_cleanup_headers(8206,231036
static bool igb_clean_rx_irq(8237,231762
static bool igb_alloc_mapped_skb(8332,234099
static bool igb_alloc_mapped_page(8373,235005
void igb_alloc_rx_buffers(8416,235998
static int igb_mii_ioctl(8492,237654
static int igb_ioctl(8525,238320
s32 e1000_read_pcie_cap_reg(8547,238790
s32 e1000_write_pcie_cap_reg(8561,239124
static void igb_vlan_mode(8576,239490
static int igb_vlan_rx_add_vid(8655,241428
static int igb_vlan_rx_kill_vid(8701,242821
static void igb_restore_vlan(8741,243904
int igb_set_spd_dplx(8774,244666
static int __igb_shutdown(8826,246025
		#define E1000_CTRL_EN_PHY_PWR_MGMT 8868,247048
static int igb_suspend(8899,247824
static int igb_resume(8925,248364
static int igb_runtime_idle(8981,249643
static int igb_runtime_suspend(8993,249934
static int igb_runtime_resume(9013,250271
static int igb_notify_reboot(9023,250514
static void igb_shutdown(9046,251053
static void igb_netpoll(9065,251523
#define E1000_DEV_ID_82576_VF 9084,252012
static pci_ers_result_t igb_io_error_detected(9093,252290
static pci_ers_result_t igb_io_slot_reset(9196,255179
static void igb_io_resume(9233,256208
int igb_add_mac_filter(9260,256810
int igb_del_mac_filter(9280,257343
static int igb_set_vf_mac(9300,257936
static int igb_ndo_set_vf_mac(9312,258272
static int igb_link_mbps(9330,259027
static void igb_set_vf_rate_limit(9344,259236
static void igb_check_vf_rate_limit(9373,260103
static int igb_ndo_set_vf_bw(9401,260865
static int igb_ndo_get_vf_config(9432,261794
static void igb_vmm_control(9454,262511
static void igb_init_fw(9500,263853
static void igb_init_dmac(9538,265126
s32 igb_read_i2c_byte(9665,269122
s32 igb_write_i2c_byte(9702,270042
int igb_kni_probe(9738,271037
void igb_kni_remove(10260,285636

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_nvm.h,361
#define _E1000_NVM_H_29,1187
struct e1000_fw_version 32,1211
	u32 etrack_id;33,1237
	u16 eep_major;34,1253
	u16 eep_minor;35,1269
	u16 eep_build;36,1285
	u8 invm_major;38,1302
	u8 invm_minor;39,1318
	u8 invm_img_type;40,1334
	bool or_valid;42,1354
	u16 or_major;43,1370
	u16 or_build;44,1385
	u16 or_patch;45,1400
#define E1000_STM_OPCODE	73,2654

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_82575.c,4018
static const u16 e1000_82580_rxpbs_table[e1000_82580_rxpbs_table113,5517
#define E1000_82580_RXPBS_TABLE_SIZE 115,5609
static bool e1000_sgmii_uses_mdio_82575(126,5970
static s32 e1000_init_phy_params_82575(157,6601
s32 e1000_init_nvm_params_82575(311,11407
static s32 e1000_init_mac_params_82575(396,13557
void e1000_init_function_pointers_82575(517,17789
static s32 e1000_acquire_phy_82575(533,18281
static void e1000_release_phy_82575(555,18834
static s32 e1000_read_phy_reg_sgmii_82575(580,19546
static s32 e1000_write_phy_reg_sgmii_82575(613,20321
static s32 e1000_get_phy_id_82575(644,20987
static s32 e1000_phy_hw_reset_sgmii_82575(747,23543
static s32 e1000_set_d0_lplu_state_82575(790,24712
static s32 e1000_set_d0_lplu_state_82580(876,27118
s32 e1000_set_d3_lplu_state_82580(924,28662
static s32 e1000_acquire_nvm_82575(967,30133
static void e1000_release_nvm_82575(1017,31429
static s32 e1000_acquire_swfw_sync_82575(1034,31907
static void e1000_release_swfw_sync_82575(1086,33162
static s32 e1000_get_cfg_done_82575(1112,33985
static s32 e1000_get_link_up_info_82575(1153,35232
static s32 e1000_check_for_link_82575(1177,35862
static s32 e1000_check_for_link_media_swap(1216,36979
static void e1000_power_up_serdes_link_82575(1264,38168
static s32 e1000_get_pcs_speed_and_duplex_82575(1298,39130
void e1000_shutdown_serdes_link_82575(1362,40705
static s32 e1000_reset_hw_82575(1397,41530
static s32 e1000_init_hw_82575(1461,43286
static s32 e1000_setup_copper_link_82575(1518,44914
static s32 e1000_setup_serdes_link_82575(1603,46943
static s32 e1000_get_media_type_82575(1746,51370
static s32 e1000_set_sfp_media_type_82575(1824,53539
static s32 e1000_valid_led_default_82575(1894,55718
static bool e1000_sgmii_active_82575(1929,56589
static s32 e1000_reset_init_script_82575(1942,56976
static s32 e1000_read_mac_addr_82575(1977,58324
static void e1000_config_collision_dist_82575(2005,58953
static void e1000_power_down_phy_copper_82575(2027,59582
static void e1000_clear_hw_cntrs_82575(2047,60117
void e1000_rx_fifo_flush_82575(2115,62270
static s32 e1000_set_pcie_completion_timeout(2190,64698
void e1000_vmdq_set_anti_spoofing_pf(2239,66022
void e1000_vmdq_set_loopback_pf(2277,66956
void e1000_vmdq_set_replication_pf(2314,67861
static s32 e1000_read_phy_reg_82580(2335,68412
static s32 e1000_write_phy_reg_82580(2361,68984
static s32 e1000_reset_mdicnfg_82580(2387,69625
static s32 e1000_reset_hw_82580(2425,70517
u16 e1000_rxpbs_adjust_82580(2519,73313
s32 e1000_validate_nvm_checksum_with_offset(2538,73811
s32 e1000_update_nvm_checksum_with_offset(2575,74722
static s32 e1000_validate_nvm_checksum_82580(2609,75626
static s32 e1000_update_nvm_checksum_82580(2650,76696
static s32 e1000_validate_nvm_checksum_i350(2694,77871
static s32 e1000_update_nvm_checksum_i350(2722,78577
static s32 __e1000_access_emi_reg(2748,79207
s32 e1000_read_emi_reg(2773,79825
s32 e1000_set_eee_i350(2787,80151
s32 e1000_set_eee_i354(2832,81423
s32 e1000_get_eee_status_i354(2905,83276
void e1000_clear_vfta_i350(2943,84295
void e1000_write_vfta_i350(2967,84898
s32 e1000_set_i2c_bb(2987,85257
s32 e1000_read_i2c_byte_generic(3019,86077
s32 e1000_write_i2c_byte_generic(3110,88040
static void e1000_i2c_start(3179,89473
static void e1000_i2c_stop(3210,90213
static s32 e1000_clock_in_i2c_byte(3236,90868
static s32 e1000_clock_out_i2c_byte(3259,91318
static s32 e1000_get_i2c_ack(3292,91983
static s32 e1000_clock_in_i2c_bit(3338,92986
static s32 e1000_clock_out_i2c_bit(3367,93676
static void e1000_raise_i2c_clk(3401,94508
static void e1000_lower_i2c_clk(3421,95000
static s32 e1000_set_i2c_data(3443,95518
static bool e1000_get_i2c_data(3478,96402
void e1000_i2c_bus_clear(3499,96765
static const u8 e1000_emc_temp_data[e1000_emc_temp_data3528,97311
static const u8 e1000_emc_therm_limit[e1000_emc_therm_limit3534,97454
s32 e1000_get_thermal_sensor_data_generic(3547,97807
s32 e1000_init_thermal_sensor_thresh_generic(3603,99515

lib/librte_eal/linuxapp/kni/ethtool/igb/igb.h,14104
#define _IGB_H_31,1236
#undef HAVE_HW_TIME_STAMP39,1329
#define IGB_ERR(70,1837
#define PFX 72,1893
#define DPRINTK(73,1913
#define IGB_START_ITR 90,2404
#define IGB_4K_ITR 91,2470
#define IGB_20K_ITR 92,2515
#define IGB_70K_ITR 93,2560
#define IGB_INT_MODE_LEGACY 96,2662
#define IGB_INT_MODE_MSI 97,2707
#define IGB_INT_MODE_MSIX 98,2752
#define IGB_DEFAULT_TXD 101,2829
#define IGB_DEFAULT_TX_WORK	102,2874
#define IGB_MIN_TXD 103,2908
#define IGB_MAX_TXD 104,2953
#define IGB_DEFAULT_RXD 106,2999
#define IGB_MIN_RXD 107,3044
#define IGB_MAX_RXD 108,3089
#define IGB_MIN_ITR_USECS 110,3135
#define IGB_MAX_ITR_USECS 111,3199
#define NON_Q_VECTORS 113,3264
#define MAX_Q_VECTORS 114,3309
#define IGB_MAX_RX_QUEUES 117,3389
#define IGB_MAX_TX_QUEUES 118,3434
#define IGB_MAX_VF_MC_ENTRIES 120,3480
#define IGB_MAX_VF_FUNCTIONS 121,3525
#define IGB_82576_VF_DEV_ID 122,3570
#define IGB_I350_VF_DEV_ID 123,3615
#define IGB_MAX_UTA_ENTRIES 124,3660
#define MAX_EMULATION_MAC_ADDRS 125,3705
#define OUI_LEN 126,3750
#define IGB_MAX_VMDQ_QUEUES 127,3795
struct vf_data_storage 130,3842
	unsigned char vf_mac_addresses[vf_mac_addresses131,3867
	u16 vf_mc_hashes[vf_mc_hashes132,3910
	u16 num_vf_mc_hashes;133,3952
	u16 default_vf_vlan_id;134,3975
	u16 vlans_enabled;135,4000
	unsigned char em_mac_addresses[em_mac_addresses136,4020
	u32 uta_table_copy[uta_table_copy137,4089
	u32 flags;138,4131
	unsigned long last_nack;139,4143
	u16 pf_vlan;141,4188
	u16 pf_qos;142,4249
	u16 tx_rate;143,4262
	bool spoofchk_enabled;145,4310
#define IGB_VF_FLAG_CTS 150,4352
#define IGB_VF_FLAG_UNI_PROMISC 151,4429
#define IGB_VF_FLAG_MULTI_PROMISC 152,4504
#define IGB_VF_FLAG_PF_SET_MAC 153,4581
#define IGB_RX_PTHRESH	166,5254
#define IGB_RX_HTHRESH	167,5317
#define IGB_TX_PTHRESH	168,5342
#define IGB_TX_HTHRESH	169,5405
#define IGB_RX_WTHRESH	170,5430
#define MAXIMUM_ETHERNET_VLAN_SIZE 174,5606
#define IGB_RXBUFFER_256 183,5959
#define IGB_RXBUFFER_2048 184,5990
#define IGB_RXBUFFER_16384 185,6022
#define IGB_RX_HDR_LEN	186,6055
#define IGB_RX_BUFSZ	188,6120
#define IGB_RX_BUFSZ	190,6200
#define IGB_PBA_BYTES_SHIFT 195,6283
#define IGB_TX_HEAD_ADDR_SHIFT 196,6315
#define IGB_PBA_TX_MASK 197,6348
#define IGB_FC_PAUSE_TIME 199,6384
#define IGB_RX_BUFFER_WRITE	202,6505
#define IGB_EEPROM_APME 204,6562
#define AUTO_ALL_MODES 205,6601
#define IGB_MASTER_SLAVE	209,6711
#define IGB_MNG_VLAN_NONE 212,6764
#define IGB_LRO_MAX 215,6813
struct igb_lro_stats 216,6874
	u32 flushed;217,6897
	u32 coal;218,6911
struct igb_lrohdr 230,7220
	struct iphdr iph;231,7240
	struct tcphdr th;232,7259
	__be32 ts[ts233,7279
struct igb_lro_list 236,7298
	struct sk_buff_head active;237,7320
	struct igb_lro_stats stats;238,7349
struct igb_cb 242,7406
		struct sk_buff *head;head246,7531
		struct sk_buff *tail;tail247,7555
	__be32	tsecr;250,7590
	u32	tsval;251,7637
	u32	next_seq;252,7687
	u16	free;253,7739
	u16	mss;254,7781
	u16	append_cnt;255,7830
	u16	vid;258,7932
#define IGB_CB(261,7969
enum igb_tx_flags 263,8019
	IGB_TX_FLAGS_VLAN	265,8061
	IGB_TX_FLAGS_VLAN	= 0x01,x01265,8061
	IGB_TX_FLAGS_TSO	266,8088
	IGB_TX_FLAGS_TSO	= 0x02,x02266,8088
	IGB_TX_FLAGS_TSTAMP	267,8114
	IGB_TX_FLAGS_TSTAMP	= 0x04,x04267,8114
	IGB_TX_FLAGS_IPV4	270,8164
	IGB_TX_FLAGS_IPV4	= 0x10,x10270,8164
	IGB_TX_FLAGS_CSUM	271,8191
	IGB_TX_FLAGS_CSUM	= 0x20,x20271,8191
#define IGB_TX_FLAGS_VLAN_MASK	275,8238
#define IGB_TX_FLAGS_VLAN_SHIFT	276,8281
#define IGB_MAX_TXD_PWR	282,8479
#define IGB_MAX_DATA_PER_TXD	283,8507
#define TXD_USE_COUNT(286,8600
#define DESC_NEEDED	288,8687
#define DESC_NEEDED	290,8736
#define DESC_NEEDED	292,8811
struct igb_tx_buffer 297,8965
	union e1000_adv_tx_desc *next_to_watch;next_to_watch298,8988
	unsigned long time_stamp;299,9029
	struct sk_buff *skb;skb300,9056
	unsigned int bytecount;301,9078
	u16 gso_segs;302,9103
	__be16 protocol;303,9118
	DEFINE_DMA_UNMAP_ADDR(304,9136
	DEFINE_DMA_UNMAP_LEN(305,9165
	u32 tx_flags;306,9193
struct igb_rx_buffer 309,9212
	dma_addr_t dma;310,9235
	struct sk_buff *skb;skb312,9291
	struct page *page;page314,9319
	u32 page_offset;315,9339
struct igb_tx_queue_stats 319,9368
	u64 packets;320,9396
	u64 bytes;321,9410
	u64 restart_queue;322,9422
struct igb_rx_queue_stats 325,9446
	u64 packets;326,9474
	u64 bytes;327,9488
	u64 drops;328,9500
	u64 csum_err;329,9512
	u64 alloc_failed;330,9527
	u64 ipv4_packets;331,9546
	u64 ipv4e_packets;332,9599
	u64 ipv6_packets;333,9669
	u64 ipv6e_packets;334,9722
	u64 tcp_packets;335,9792
	u64 udp_packets;336,9844
	u64 sctp_packets;337,9896
	u64 nfs_packets;338,9949
struct igb_ring_container 341,10004
	struct igb_ring *ring;ring342,10032
	unsigned int total_bytes;343,10095
	unsigned int total_packets;344,10159
	u16 work_limit;345,10227
	u8 count;346,10285
	u8 itr;347,10336
struct igb_ring 350,10387
	struct igb_q_vector *q_vector;q_vector351,10405
	struct net_device *netdev;netdev352,10465
	struct device *dev;dev353,10531
		struct igb_tx_buffer *tx_buffer_info;tx_buffer_info355,10640
		struct igb_rx_buffer *rx_buffer_info;rx_buffer_info356,10680
	unsigned long last_rx_timestamp;359,10751
	void *desc;desc361,10818
	unsigned long flags;362,10880
	void __iomem *tail;tail363,10939
	dma_addr_t dma;364,11008
	unsigned int size;365,11058
	u16 count;367,11116
	u8 queue_index;368,11183
	u8 reg_idx;369,11247
	u16 next_to_clean;372,11366
	u16 next_to_use;373,11386
	u16 next_to_alloc;374,11404
			struct igb_tx_queue_stats tx_stats;379,11456
			struct igb_rx_queue_stats rx_stats;383,11522
			u16 rx_buffer_len;385,11600
			struct sk_buff *skb;skb387,11628
	struct net_device *vmdq_netdev;vmdq_netdev392,11698
	int vqueue_index;393,11731
} ____cacheline_internodealigned_in_smp;395,11795
struct igb_q_vector 397,11837
	struct igb_adapter *adapter;adapter398,11859
	int cpu;399,11904
	u32 eims_value;400,11934
	u16 itr_val;402,11976
	u8 set_itr;403,11990
	void __iomem *itr_register;itr_register404,12003
	struct igb_ring_container rx,406,12033
	struct igb_ring_container rx, tx;406,12033
	struct napi_struct napi;408,12069
	struct igb_lro_list lrolist;410,12114
	char name[name412,12184
	struct net_device poll_dev;414,12240
	struct igb_ring ring[0] ____cacheline_internodealigned_in_smp;418,12346
enum e1000_ring_flags_t 421,12414
	IGB_RING_FLAG_RX_CSUM,423,12470
	IGB_RING_FLAG_RX_SCTP_CSUM,425,12501
	IGB_RING_FLAG_RX_LB_VLAN_BSWAP,426,12530
	IGB_RING_FLAG_TX_CTX_IDX,427,12563
	IGB_RING_FLAG_TX_DETECT_HANG,428,12590
struct igb_mac_addr 431,12625
	u8 addr[addr432,12647
	u16 queue;433,12667
	u16 state;434,12679
#define IGB_MAC_STATE_DEFAULT	436,12708
#define IGB_MAC_STATE_MODIFIED	437,12742
#define IGB_MAC_STATE_IN_USE	438,12777
#define IGB_TXD_DCMD 440,12811
#define IGB_RX_DESC(442,12880
#define IGB_TX_DESC(444,12962
#define IGB_TX_CTXTDESC(446,13044
#define netdev_ring(450,13170
#define ring_queue_index(452,13256
#define netdev_ring(455,13359
#define ring_queue_index(456,13400
static inline __le32 igb_test_staterr(460,13569
static inline u16 igb_desc_unused(467,13814
static inline struct netdev_queue *txring_txq(txring_txq476,14020
struct igb_therm_proc_data484,14253
	struct e1000_hw *hw;hw486,14282
	struct e1000_thermal_diode_data *sensor_data;sensor_data487,14304
#define IGB_HWMON_TYPE_LOC	494,14444
#define IGB_HWMON_TYPE_TEMP	495,14473
#define IGB_HWMON_TYPE_CAUTION	496,14503
#define IGB_HWMON_TYPE_MAX	497,14536
struct hwmon_attr 499,14566
	struct device_attribute dev_attr;500,14586
	struct e1000_hw *hw;hw501,14621
	struct e1000_thermal_diode_data *sensor;sensor502,14643
	char name[name503,14685
struct hwmon_buff 506,14706
	struct device *device;device507,14726
	struct hwmon_attr *hwmon_list;hwmon_list508,14750
	unsigned int n_hwmon;509,14782
struct igb_adapter 514,14877
	struct vlan_group *vlgrp;vlgrp517,14974
	unsigned long active_vlans[active_vlans519,15007
	struct net_device *netdev;netdev521,15070
	unsigned long state;523,15099
	unsigned int flags;524,15121
	unsigned int num_q_vectors;526,15143
	struct msix_entry *msix_entries;msix_entries527,15172
	u16 tx_work_limit;531,15218
	u32 tx_timeout_count;532,15238
	int num_tx_queues;533,15261
	struct igb_ring *tx_ring[tx_ring534,15281
	int num_rx_queues;537,15338
	struct igb_ring *rx_ring[rx_ring538,15358
	struct timer_list watchdog_timer;540,15405
	struct timer_list dma_err_timer;541,15440
	struct timer_list phy_info_timer;542,15474
	u16 mng_vlan_id;543,15509
	u32 bd_number;544,15527
	u32 wol;545,15543
	u32 en_mng_pt;546,15553
	u16 link_speed;547,15569
	u16 link_duplex;548,15586
	u8 port_num;549,15604
	u32 rx_itr_setting;552,15650
	u32 tx_itr_setting;553,15671
	struct work_struct reset_task;555,15693
	struct work_struct watchdog_task;556,15725
	struct work_struct dma_err_task;557,15760
	bool fc_autoneg;558,15794
	u8  tx_timeout_factor;559,15812
	bool tx_hang_detected;562,15850
	bool disable_hw_reset;563,15874
	u32 max_frame_size;565,15905
	struct pci_dev *pdev;pdev568,15953
	struct net_device_stats net_stats;570,16012
	struct igb_lro_stats lro_stats;573,16074
	struct e1000_hw hw;577,16152
	struct e1000_hw_stats stats;578,16173
	struct e1000_phy_info phy_info;579,16203
	struct e1000_phy_stats phy_stats;580,16236
	u32 test_icr;583,16292
	struct igb_ring test_tx_ring;584,16307
	struct igb_ring test_rx_ring;585,16338
	int msg_enable;588,16377
	struct igb_q_vector *q_vector[q_vector590,16395
	u32 eims_enable_mask;591,16442
	u32 eims_other;592,16465
	u32 *config_space;config_space595,16547
	u16 tx_ring_count;596,16567
	u16 rx_ring_count;597,16587
	struct vf_data_storage *vf_data;vf_data598,16607
	int vf_rate_link_speed;600,16660
	u32 lli_port;602,16692
	u32 lli_size;603,16707
	unsigned int vfs_allocated_count;604,16722
	bool mdd;606,16831
	int int_mode;607,16842
	u32 rss_queues;608,16857
	u32 vmdq_pools;609,16874
	char fw_version[fw_version610,16891
	u32 wvbr;611,16913
	struct igb_mac_addr *mac_table;mac_table612,16924
	struct net_device *vmdq_netdev[vmdq_netdev614,16987
	int vferr_refcount;616,17048
	int dmac;617,17069
	u32 *shadow_vfta;shadow_vfta618,17080
	bool ets;621,17144
	struct hwmon_buff igb_hwmon_buff;623,17172
	struct proc_dir_entry *eth_dir;eth_dir626,17247
	struct proc_dir_entry *info_dir;info_dir627,17280
	struct proc_dir_entry *therm_dir[therm_dir628,17314
	struct igb_therm_proc_data therm_data[therm_data629,17368
	bool old_lsc;630,17427
	u32 etrack_id;633,17489
	struct ptp_clock *ptp_clock;ptp_clock636,17533
	struct ptp_clock_info ptp_caps;637,17563
	struct delayed_work ptp_overflow_work;638,17596
	struct work_struct ptp_tx_work;639,17636
	struct sk_buff *ptp_tx_skb;ptp_tx_skb640,17669
	unsigned long ptp_tx_start;641,17698
	unsigned long last_rx_ptp_check;642,17727
	spinlock_t tmreg_lock;643,17761
	struct cyclecounter cc;644,17785
	struct timecounter tc;645,17810
	u32 tx_hwtstamp_timeouts;646,17834
	u32 rx_hwtstamp_cleared;647,17861
	struct i2c_algo_bit_data i2c_algo;651,17945
	struct i2c_adapter i2c_adap;652,17981
	struct i2c_client *i2c_client;i2c_client653,18011
	unsigned long link_check_timeout;655,18073
	int devrc;658,18110
	int copper_tries;660,18123
	u16 eee_advert;661,18142
struct igb_vmdq_adapter 665,18193
	struct vlan_group *vlgrp;vlgrp668,18295
	unsigned long active_vlans[active_vlans670,18328
	struct igb_adapter *real_adapter;real_adapter672,18391
	struct net_device *vnetdev;vnetdev673,18426
	struct net_device_stats net_stats;674,18455
	struct igb_ring *tx_ring;tx_ring675,18491
	struct igb_ring *rx_ring;rx_ring676,18518
#define IGB_FLAG_HAS_MSI	680,18556
#define IGB_FLAG_DCA_ENABLED	681,18591
#define IGB_FLAG_LLI_PUSH	682,18630
#define IGB_FLAG_QUAD_PORT_A	683,18666
#define IGB_FLAG_QUEUE_PAIRS	684,18705
#define IGB_FLAG_EEE	685,18744
#define IGB_FLAG_DMAC	686,18776
#define IGB_FLAG_DETECT_BAD_DMA	687,18809
#define IGB_FLAG_PTP	688,18851
#define IGB_FLAG_RSS_FIELD_IPV4_UDP	689,18883
#define IGB_FLAG_RSS_FIELD_IPV6_UDP	690,18928
#define IGB_FLAG_WOL_SUPPORTED	691,18974
#define IGB_FLAG_NEED_LINK_UPDATE	692,19016
#define IGB_FLAG_LOOPBACK_ENABLE	693,19060
#define IGB_FLAG_MEDIA_RESET	694,19103
#define IGB_FLAG_MAS_ENABLE	695,19143
#define IGB_MAS_ENABLE_0	698,19206
#define IGB_MAS_ENABLE_1	699,19239
#define IGB_MAS_ENABLE_2	700,19272
#define IGB_MAS_ENABLE_3	701,19305
#define IGB_MIN_TXPBSIZE 703,19339
#define IGB_TX_BUF_4096 704,19380
#define IGB_DMCTLX_DCFLUSH_DIS 706,19421
#define IGB_DMAC_DISABLE 709,19527
#define IGB_DMAC_MIN 710,19563
#define IGB_DMAC_500 711,19599
#define IGB_DMAC_EN_DEFAULT 712,19635
#define IGB_DMAC_2000 713,19671
#define IGB_DMAC_3000 714,19707
#define IGB_DMAC_4000 715,19743
#define IGB_DMAC_5000 716,19779
#define IGB_DMAC_6000 717,19815
#define IGB_DMAC_7000 718,19851
#define IGB_DMAC_8000 719,19887
#define IGB_DMAC_9000 720,19923
#define IGB_DMAC_MAX 721,19959
#define IGB_82576_TSYNC_SHIFT 723,19996
#define IGB_82580_TSYNC_SHIFT 724,20029
#define IGB_TS_HDR_LEN 725,20062
#define FW_HDR_LEN 728,20114
#define FW_CMD_DRV_INFO 729,20147
#define FW_CMD_DRV_INFO_LEN 730,20181
#define FW_CMD_RESERVED 731,20214
#define FW_RESP_SUCCESS 732,20247
#define FW_UNUSED_VER 733,20280
#define FW_MAX_RETRIES 734,20313
#define FW_STATUS_SUCCESS 735,20344
#define FW_FAMILY_DRV_VER 736,20377
#define IGB_MAX_LINK_TRIES 738,20418
struct e1000_fw_hdr 740,20451
	u8 cmd;741,20473
	u8 buf_len;742,20482
		u8 cmd_resv;745,20505
		u8 ret_status;746,20520
	} cmd_or_resp;747,20537
	u8 checksum;748,20553
struct e1000_fw_drv_info 752,20592
	struct e1000_fw_hdr hdr;753,20619
	u8 port_num;754,20645
	u32 drv_version;755,20659
	u16 pad;756,20677
	u8  pad2;757,20740
enum e1000_state_t 761,20827
	__IGB_TESTING,762,20848
	__IGB_RESETTING,763,20864
	__IGB_DOWN764,20882
static inline void igb_ptp_rx_hwtstamp(805,22822
#define E1000_PCS_CFG_IGN_SD	843,24235

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_hw.h,18503
#define _E1000_HW_H_29,1186
#define E1000_DEV_ID_82576	37,1303
#define E1000_DEV_ID_82576_FIBER	38,1339
#define E1000_DEV_ID_82576_SERDES	39,1380
#define E1000_DEV_ID_82576_QUAD_COPPER	40,1422
#define E1000_DEV_ID_82576_QUAD_COPPER_ET2	41,1469
#define E1000_DEV_ID_82576_NS	42,1519
#define E1000_DEV_ID_82576_NS_SERDES	43,1558
#define E1000_DEV_ID_82576_SERDES_QUAD	44,1603
#define E1000_DEV_ID_82575EB_COPPER	45,1650
#define E1000_DEV_ID_82575EB_FIBER_SERDES	46,1694
#define E1000_DEV_ID_82575GB_QUAD_COPPER	47,1743
#define E1000_DEV_ID_82580_COPPER	48,1791
#define E1000_DEV_ID_82580_FIBER	49,1833
#define E1000_DEV_ID_82580_SERDES	50,1874
#define E1000_DEV_ID_82580_SGMII	51,1916
#define E1000_DEV_ID_82580_COPPER_DUAL	52,1957
#define E1000_DEV_ID_82580_QUAD_FIBER	53,2004
#define E1000_DEV_ID_I350_COPPER	54,2050
#define E1000_DEV_ID_I350_FIBER	55,2091
#define E1000_DEV_ID_I350_SERDES	56,2132
#define E1000_DEV_ID_I350_SGMII	57,2173
#define E1000_DEV_ID_I350_DA4	58,2214
#define E1000_DEV_ID_I210_COPPER	59,2253
#define E1000_DEV_ID_I210_COPPER_OEM1	60,2294
#define E1000_DEV_ID_I210_COPPER_IT	61,2340
#define E1000_DEV_ID_I210_FIBER	62,2384
#define E1000_DEV_ID_I210_SERDES	63,2425
#define E1000_DEV_ID_I210_SGMII	64,2466
#define E1000_DEV_ID_I210_COPPER_FLASHLESS	65,2507
#define E1000_DEV_ID_I210_SERDES_FLASHLESS	66,2557
#define E1000_DEV_ID_I211_COPPER	67,2607
#define E1000_DEV_ID_I354_BACKPLANE_1GBPS	68,2648
#define E1000_DEV_ID_I354_SGMII	69,2697
#define E1000_DEV_ID_I354_BACKPLANE_2_5GBPS	70,2738
#define E1000_DEV_ID_DH89XXCC_SGMII	71,2789
#define E1000_DEV_ID_DH89XXCC_SERDES	72,2833
#define E1000_DEV_ID_DH89XXCC_BACKPLANE	73,2878
#define E1000_DEV_ID_DH89XXCC_SFP	74,2926
#define E1000_REVISION_0	76,2969
#define E1000_REVISION_1	77,2996
#define E1000_REVISION_2	78,3023
#define E1000_REVISION_3	79,3050
#define E1000_REVISION_4	80,3077
#define E1000_FUNC_0	82,3105
#define E1000_FUNC_1	83,3129
#define E1000_FUNC_2	84,3153
#define E1000_FUNC_3	85,3177
#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN0	87,3202
#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN1	88,3246
#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN2	89,3290
#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN3	90,3334
enum e1000_mac_type 92,3379
	e1000_undefined 93,3401
	e1000_82575,94,3423
	e1000_82576,95,3437
	e1000_82580,96,3451
	e1000_i350,97,3465
	e1000_i354,98,3478
	e1000_i210,99,3491
	e1000_i211,100,3504
	e1000_num_macs 101,3517
enum e1000_media_type 104,3591
	e1000_media_type_unknown 105,3615
	e1000_media_type_copper 106,3646
	e1000_media_type_fiber 107,3676
	e1000_media_type_internal_serdes 108,3705
	e1000_num_media_types109,3744
enum e1000_nvm_type 112,3771
	e1000_nvm_unknown 113,3793
	e1000_nvm_none,114,3817
	e1000_nvm_eeprom_spi,115,3834
	e1000_nvm_flash_hw,116,3857
	e1000_nvm_invm,117,3878
	e1000_nvm_flash_sw118,3895
enum e1000_nvm_override 121,3919
	e1000_nvm_override_none 122,3945
	e1000_nvm_override_spi_small,123,3975
	e1000_nvm_override_spi_large,124,4006
enum e1000_phy_type 127,4041
	e1000_phy_unknown 128,4063
	e1000_phy_none,129,4087
	e1000_phy_m88,130,4104
	e1000_phy_igp,131,4120
	e1000_phy_igp_2,132,4136
	e1000_phy_gg82563,133,4154
	e1000_phy_igp_3,134,4174
	e1000_phy_ife,135,4192
	e1000_phy_82580,136,4208
	e1000_phy_vf,137,4226
	e1000_phy_i210,138,4241
enum e1000_bus_type 141,4262
	e1000_bus_type_unknown 142,4284
	e1000_bus_type_pci,143,4313
	e1000_bus_type_pcix,144,4334
	e1000_bus_type_pci_express,145,4356
	e1000_bus_type_reserved146,4385
enum e1000_bus_speed 149,4414
	e1000_bus_speed_unknown 150,4437
	e1000_bus_speed_33,151,4467
	e1000_bus_speed_66,152,4488
	e1000_bus_speed_100,153,4509
	e1000_bus_speed_120,154,4531
	e1000_bus_speed_133,155,4553
	e1000_bus_speed_2500,156,4575
	e1000_bus_speed_5000,157,4598
	e1000_bus_speed_reserved158,4621
enum e1000_bus_width 161,4651
	e1000_bus_width_unknown 162,4674
	e1000_bus_width_pcie_x1,163,4704
	e1000_bus_width_pcie_x2,164,4730
	e1000_bus_width_pcie_x4 165,4756
	e1000_bus_width_pcie_x8 166,4786
	e1000_bus_width_32,167,4816
	e1000_bus_width_64,168,4837
	e1000_bus_width_reserved169,4858
enum e1000_1000t_rx_status 172,4888
	e1000_1000t_rx_status_not_ok 173,4917
	e1000_1000t_rx_status_ok,174,4952
	e1000_1000t_rx_status_undefined 175,4979
	e1000_1000t_rx_status_undefined = 0xFFxFF175,4979
enum e1000_rev_polarity 178,5023
	e1000_rev_polarity_normal 179,5049
	e1000_rev_polarity_reversed,180,5081
	e1000_rev_polarity_undefined 181,5111
	e1000_rev_polarity_undefined = 0xFFxFF181,5111
enum e1000_fc_mode 184,5152
	e1000_fc_none 185,5173
	e1000_fc_rx_pause,186,5193
	e1000_fc_tx_pause,187,5213
	e1000_fc_full,188,5233
	e1000_fc_default 189,5249
	e1000_fc_default = 0xFFxFF189,5249
enum e1000_ms_type 192,5278
	e1000_ms_hw_default 193,5299
	e1000_ms_force_master,194,5325
	e1000_ms_force_slave,195,5349
	e1000_ms_auto196,5372
enum e1000_smart_speed 199,5391
	e1000_smart_speed_default 200,5416
	e1000_smart_speed_on,201,5448
	e1000_smart_speed_off202,5471
enum e1000_serdes_link_state 205,5498
	e1000_serdes_link_down 206,5529
	e1000_serdes_link_autoneg_progress,207,5558
	e1000_serdes_link_autoneg_complete,208,5595
	e1000_serdes_link_forced_up209,5632
#define __le16 213,5680
#define __le32 216,5721
#define __le64 219,5762
struct e1000_rx_desc 222,5813
	__le64 buffer_addr;223,5836
	__le16 length;224,5903
	__le16 csum;225,5968
	u8  status;226,6004
	u8  errors;227,6042
	__le16 special;228,6080
union e1000_rx_desc_extended 232,6137
		__le64 buffer_addr;234,6178
		__le64 reserved;235,6200
	} read;236,6219
			__le32 mrq;239,6249
				__le32 rss;241,6300
					__le16 ip_id;243,6344
					__le16 csum;244,6376
				} csum_ip;245,6418
			} hi_dword;246,6433
		} lower;247,6448
			__le32 status_error;249,6470
			__le16 length;250,6518
			__le16 vlan;251,6536
		} upper;252,6567
	} wb;253,6578
#define MAX_PS_BUFFERS 256,6606
#define PS_PAGE_BUFFERS	259,6708
union e1000_rx_desc_packet_split 262,6794
		__le64 buffer_addr[buffer_addr265,6901
	} read;266,6939
			__le32 mrq;269,6969
				__le32 rss;271,7021
					__le16 ip_id;273,7065
					__le16 csum;274,7099
				} csum_ip;275,7143
			} hi_dword;276,7158
		} lower;277,7173
			__le32 status_error;279,7195
			__le16 length0;280,7243
			__le16 vlan;281,7288
		} middle;282,7320
			__le16 header_status;284,7343
			__le16 length[length286,7399
		} upper;287,7434
		__le64 reserved;288,7445
	} wb;289,7464
struct e1000_tx_desc 293,7517
	__le64 buffer_addr;294,7540
		__le32 data;296,7618
			__le16 length;298,7644
			u8 cso;299,7688
			u8 cmd;300,7722
		} flags;301,7759
	} lower;302,7770
		__le32 data;304,7789
			u8 status;306,7815
			u8 css;307,7853
			__le16 special;308,7886
		} fields;309,7905
	} upper;310,7917
struct e1000_context_desc 314,7964
		__le32 ip_config;316,8001
			u8 ipcss;318,8032
			u8 ipcso;319,8070
			__le16 ipcse;320,8109
		} ip_fields;321,8149
	} lower_setup;322,8164
		__le32 tcp_config;324,8189
			u8 tucss;326,8221
			u8 tucso;327,8260
			__le16 tucse;328,8300
		} tcp_fields;329,8341
	} upper_setup;330,8357
	__le32 cmd_and_length;331,8373
		__le32 data;333,8406
			u8 status;335,8432
			u8 hdr_len;336,8471
			__le16 mss;337,8507
		} fields;338,8550
	} tcp_seg_setup;339,8562
struct e1000_data_desc 343,8614
	__le64 buffer_addr;344,8639
		__le32 data;346,8719
			__le16 length;348,8745
			u8 typ_len_ext;349,8789
			u8 cmd;350,8808
		} flags;351,8819
	} lower;352,8830
		__le32 data;354,8849
			u8 status;356,8875
			u8 popts;357,8914
			__le16 special;358,8949
		} fields;359,8968
	} upper;360,8980
struct e1000_hw_stats 364,9041
	u64 crcerrs;365,9065
	u64 algnerrc;366,9079
	u64 symerrs;367,9094
	u64 rxerrc;368,9108
	u64 mpc;369,9121
	u64 scc;370,9131
	u64 ecol;371,9141
	u64 mcc;372,9152
	u64 latecol;373,9162
	u64 colc;374,9176
	u64 dc;375,9187
	u64 tncrs;376,9196
	u64 sec;377,9208
	u64 cexterr;378,9218
	u64 rlec;379,9232
	u64 xonrxc;380,9243
	u64 xontxc;381,9256
	u64 xoffrxc;382,9269
	u64 xofftxc;383,9283
	u64 fcruc;384,9297
	u64 prc64;385,9309
	u64 prc127;386,9321
	u64 prc255;387,9334
	u64 prc511;388,9347
	u64 prc1023;389,9360
	u64 prc1522;390,9374
	u64 gprc;391,9388
	u64 bprc;392,9399
	u64 mprc;393,9410
	u64 gptc;394,9421
	u64 gorc;395,9432
	u64 gotc;396,9443
	u64 rnbc;397,9454
	u64 ruc;398,9465
	u64 rfc;399,9475
	u64 roc;400,9485
	u64 rjc;401,9495
	u64 mgprc;402,9505
	u64 mgpdc;403,9517
	u64 mgptc;404,9529
	u64 tor;405,9541
	u64 tot;406,9551
	u64 tpr;407,9561
	u64 tpt;408,9571
	u64 ptc64;409,9581
	u64 ptc127;410,9593
	u64 ptc255;411,9606
	u64 ptc511;412,9619
	u64 ptc1023;413,9632
	u64 ptc1522;414,9646
	u64 mptc;415,9660
	u64 bptc;416,9671
	u64 tsctc;417,9682
	u64 tsctfc;418,9694
	u64 iac;419,9707
	u64 icrxptc;420,9717
	u64 icrxatc;421,9731
	u64 ictxptc;422,9745
	u64 ictxatc;423,9759
	u64 ictxqec;424,9773
	u64 ictxqmtc;425,9787
	u64 icrxdmtc;426,9802
	u64 icrxoc;427,9817
	u64 cbtmpc;428,9830
	u64 htdpmc;429,9843
	u64 cbrdpc;430,9856
	u64 cbrmpc;431,9869
	u64 rpthc;432,9882
	u64 hgptc;433,9894
	u64 htcbdpc;434,9906
	u64 hgorc;435,9920
	u64 hgotc;436,9932
	u64 lenerrs;437,9944
	u64 scvpc;438,9958
	u64 hrmpc;439,9970
	u64 doosync;440,9982
	u64 o2bgptc;441,9996
	u64 o2bspc;442,10010
	u64 b2ospc;443,10023
	u64 b2ogprc;444,10036
struct e1000_phy_stats 448,10055
	u32 idle_errors;449,10080
	u32 receive_errors;450,10098
struct e1000_host_mng_dhcp_cookie 453,10123
	u32 signature;454,10159
	u8  status;455,10175
	u8  reserved0;456,10188
	u16 vlan_id;457,10204
	u32 reserved1;458,10218
	u16 reserved2;459,10234
	u8  reserved3;460,10250
	u8  checksum;461,10266
struct e1000_host_command_header 465,10314
	u8 command_id;466,10349
	u8 command_length;467,10365
	u8 command_options;468,10385
	u8 checksum;469,10406
#define E1000_HI_MAX_DATA_LENGTH	472,10424
struct e1000_host_command_info 473,10461
	struct e1000_host_command_header command_header;474,10494
	u8 command_data[command_data475,10544
struct e1000_host_mng_command_header 479,10621
	u8  command_id;480,10660
	u8  checksum;481,10677
	u16 reserved1;482,10692
	u16 reserved2;483,10708
	u16 command_length;484,10724
#define E1000_HI_MAX_MNG_DATA_LENGTH	487,10749
struct e1000_host_mng_command_info 488,10792
	struct e1000_host_mng_command_header command_header;489,10829
	u8 command_data[command_data490,10883
struct e1000_mac_operations 500,11091
	s32  (*init_params)init_params501,11121
	s32  (*id_led_init)id_led_init502,11162
	s32  (*blink_led)blink_led503,11203
	bool (*check_mng_mode)check_mng_mode504,11242
	s32  (*check_for_link)check_for_link505,11286
	s32  (*cleanup_led)cleanup_led506,11330
	void (*clear_hw_cntrs)clear_hw_cntrs507,11371
	void (*clear_vfta)clear_vfta508,11415
	s32  (*get_bus_info)get_bus_info509,11455
	void (*set_lan_id)set_lan_id510,11497
	s32  (*get_link_up_info)get_link_up_info511,11537
	s32  (*led_on)led_on512,11597
	s32  (*led_off)led_off513,11633
	void (*update_mc_addr_list)update_mc_addr_list514,11670
	s32  (*reset_hw)reset_hw515,11730
	s32  (*init_hw)init_hw516,11768
	void (*shutdown_serdes)shutdown_serdes517,11805
	void (*power_up_serdes)power_up_serdes518,11850
	s32  (*setup_link)setup_link519,11895
	s32  (*setup_physical_interface)setup_physical_interface520,11935
	s32  (*setup_led)setup_led521,11989
	void (*write_vfta)write_vfta522,12028
	void (*config_collision_dist)config_collision_dist523,12078
	void (*rar_set)rar_set524,12129
	s32  (*read_mac_addr)read_mac_addr525,12176
	s32  (*validate_mdi_setting)validate_mdi_setting526,12219
	s32 (*get_thermal_sensor_data)get_thermal_sensor_data527,12269
	s32 (*init_thermal_sensor_thresh)init_thermal_sensor_thresh528,12321
	s32  (*acquire_swfw_sync)acquire_swfw_sync529,12376
	void (*release_swfw_sync)release_swfw_sync530,12428
struct e1000_phy_operations 547,13075
	s32  (*init_params)init_params548,13105
	s32  (*acquire)acquire549,13146
	s32  (*check_polarity)check_polarity550,13183
	s32  (*check_reset_block)check_reset_block551,13227
	s32  (*commit)commit552,13274
	s32  (*force_speed_duplex)force_speed_duplex553,13310
	s32  (*get_cfg_done)get_cfg_done554,13358
	s32  (*get_cable_length)get_cable_length555,13402
	s32  (*get_info)get_info556,13448
	s32  (*set_page)set_page557,13486
	s32  (*read_reg)read_reg558,13529
	s32  (*read_reg_locked)read_reg_locked559,13579
	s32  (*read_reg_page)read_reg_page560,13636
	void (*release)release561,13691
	s32  (*reset)reset562,13728
	s32  (*set_d0_lplu_state)set_d0_lplu_state563,13763
	s32  (*set_d3_lplu_state)set_d3_lplu_state564,13816
	s32  (*write_reg)write_reg565,13869
	s32  (*write_reg_locked)write_reg_locked566,13918
	s32  (*write_reg_page)write_reg_page567,13974
	void (*power_up)power_up568,14028
	void (*power_down)power_down569,14066
	s32 (*read_i2c_byte)read_i2c_byte570,14106
	s32 (*write_i2c_byte)write_i2c_byte571,14162
struct e1000_nvm_operations 575,14258
	s32  (*init_params)init_params576,14288
	s32  (*acquire)acquire577,14329
	s32  (*read)read578,14366
	void (*release)release579,14417
	void (*reload)reload580,14454
	s32  (*update)update581,14490
	s32  (*valid_led_default)valid_led_default582,14526
	s32  (*validate)validate583,14580
	s32  (*write)write584,14618
#define E1000_MAX_SENSORS	587,14674
struct e1000_thermal_diode_data 589,14704
	u8 location;590,14738
	u8 temp;591,14752
	u8 caution_thresh;592,14762
	u8 max_op_thresh;593,14782
struct e1000_thermal_sensor_data 596,14805
	struct e1000_thermal_diode_data sensor[sensor597,14840
struct e1000_mac_info 600,14904
	struct e1000_mac_operations ops;601,14928
	u8 addr[addr602,14962
	u8 perm_addr[perm_addr603,14986
	enum e1000_mac_type type;605,15016
	u32 collision_delta;607,15044
	u32 ledctl_default;608,15066
	u32 ledctl_mode1;609,15087
	u32 ledctl_mode2;610,15106
	u32 mc_filter_type;611,15125
	u32 tx_packet_delta;612,15146
	u32 txcw;613,15168
	u16 current_ifs_val;615,15180
	u16 ifs_max_val;616,15202
	u16 ifs_min_val;617,15220
	u16 ifs_ratio;618,15238
	u16 ifs_step_size;619,15254
	u16 mta_reg_count;620,15274
	u16 uta_reg_count;621,15294
	#define MAX_MTA_REG 624,15387
	u32 mta_shadow[mta_shadow625,15412
	u16 rar_entry_count;626,15442
	u8  forced_speed_duplex;628,15465
	bool adaptive_ifs;630,15492
	bool has_fwsm;631,15512
	bool arc_subsystem_valid;632,15528
	bool asf_firmware_present;633,15555
	bool autoneg;634,15583
	bool autoneg_failed;635,15598
	bool get_link_status;636,15620
	bool in_ifs_mode;637,15643
	enum e1000_serdes_link_state serdes_link_state;638,15662
	bool serdes_has_link;639,15711
	bool tx_pkt_filtering;640,15734
	struct e1000_thermal_sensor_data thermal_sensor_data;641,15758
struct e1000_phy_info 644,15817
	struct e1000_phy_operations ops;645,15841
	enum e1000_phy_type type;646,15875
	enum e1000_1000t_rx_status local_rx;648,15903
	enum e1000_1000t_rx_status remote_rx;649,15941
	enum e1000_ms_type ms_type;650,15980
	enum e1000_ms_type original_ms_type;651,16009
	enum e1000_rev_polarity cable_polarity;652,16047
	enum e1000_smart_speed smart_speed;653,16088
	u32 addr;655,16126
	u32 id;656,16137
	u32 reset_delay_us;657,16146
	u32 revision;658,16181
	enum e1000_media_type media_type;660,16197
	u16 autoneg_advertised;662,16233
	u16 autoneg_mask;663,16258
	u16 cable_length;664,16277
	u16 max_cable_length;665,16296
	u16 min_cable_length;666,16319
	u8 mdix;668,16343
	bool disable_polarity_correction;670,16354
	bool is_mdix;671,16389
	bool polarity_correction;672,16404
	bool reset_disable;673,16431
	bool speed_downgraded;674,16452
	bool autoneg_wait_to_complete;675,16476
struct e1000_nvm_info 678,16512
	struct e1000_nvm_operations ops;679,16536
	enum e1000_nvm_type type;680,16570
	enum e1000_nvm_override override;681,16597
	u32 flash_bank_size;683,16633
	u32 flash_base_addr;684,16655
	u16 word_size;686,16678
	u16 delay_usec;687,16694
	u16 address_bits;688,16711
	u16 opcode_bits;689,16730
	u16 page_size;690,16748
struct e1000_bus_info 693,16768
	enum e1000_bus_type type;694,16792
	enum e1000_bus_speed speed;695,16819
	enum e1000_bus_width width;696,16848
	u16 func;698,16878
	u16 pci_cmd_word;699,16889
struct e1000_fc_info 702,16912
	u32 high_water;703,16935
	u32 low_water;704,16988
	u16 pause_time;705,17039
	u16 refresh_time;706,17088
	bool send_xon;707,17141
	bool strict_ieee;708,17186
	enum e1000_fc_mode current_mode;709,17229
	enum e1000_fc_mode requested_mode;710,17288
struct e1000_mbx_operations 713,17363
	s32 (*init_params)init_params714,17393
	s32 (*read)read715,17435
	s32 (*write)write716,17486
	s32 (*read_posted)read_posted717,17537
	s32 (*write_posted)write_posted718,17595
	s32 (*check_for_msg)check_for_msg719,17653
	s32 (*check_for_ack)check_for_ack720,17700
	s32 (*check_for_rst)check_for_rst721,17747
struct e1000_mbx_stats 724,17798
	u32 msgs_tx;725,17823
	u32 msgs_rx;726,17837
	u32 acks;728,17852
	u32 reqs;729,17863
	u32 rsts;730,17874
struct e1000_mbx_info 733,17889
	struct e1000_mbx_operations ops;734,17913
	struct e1000_mbx_stats stats;735,17947
	u32 timeout;736,17978
	u32 usec_delay;737,17992
	u16 size;738,18009
struct e1000_dev_spec_82575 741,18024
	bool sgmii_active;742,18054
	bool global_device_reset;743,18074
	bool eee_disable;744,18101
	bool module_plugged;745,18120
	bool clear_semaphore_once;746,18142
	u32 mtu;747,18170
	struct sfp_e1000_flags eth_flags;748,18180
	u8 media_port;749,18215
	bool media_changed;750,18231
struct e1000_dev_spec_vf 753,18256
	u32 vf_number;754,18283
	u32 v2p_mailbox;755,18299
struct e1000_hw 758,18321
	void *back;back759,18339
	u8 __iomem *hw_addr;hw_addr761,18353
	u8 __iomem *flash_address;flash_address762,18375
	unsigned long io_base;763,18403
	struct e1000_mac_info  mac;765,18428
	struct e1000_fc_info   fc;766,18457
	struct e1000_phy_info  phy;767,18485
	struct e1000_nvm_info  nvm;768,18514
	struct e1000_bus_info  bus;769,18543
	struct e1000_mbx_info mbx;770,18572
	struct e1000_host_mng_dhcp_cookie mng_cookie;771,18600
		struct e1000_dev_spec_82575 _82575;774,18657
		struct e1000_dev_spec_vf vf;775,18695
	} dev_spec;776,18726
	u16 device_id;778,18740
	u16 subsystem_vendor_id;779,18756
	u16 subsystem_device_id;780,18782
	u16 vendor_id;781,18808
	u8  revision_id;783,18825

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_phy.h,4625
#define _E1000_PHY_H_29,1187
#define E1000_MAX_PHY_ADDR	104,5639
#define IGP01E1000_PHY_PORT_CONFIG	107,5706
#define IGP01E1000_PHY_PORT_STATUS	108,5764
#define IGP01E1000_PHY_PORT_CTRL	109,5817
#define IGP01E1000_PHY_LINK_HEALTH	110,5869
#define IGP02E1000_PHY_POWER_MGMT	111,5931
#define IGP01E1000_PHY_PAGE_SELECT	112,5993
#define BM_PHY_PAGE_SELECT	113,6051
#define IGP_PAGE_SHIFT	114,6109
#define PHY_REG_MASK	115,6136
#define GS40G_PAGE_SELECT	118,6196
#define GS40G_PAGE_SHIFT	119,6228
#define GS40G_OFFSET_MASK	120,6257
#define GS40G_PAGE_2	121,6291
#define GS40G_MAC_REG2	122,6322
#define GS40G_MAC_LB	123,6352
#define GS40G_MAC_SPEED_1G	124,6382
#define GS40G_COPPER_SPEC	125,6417
#define GS40G_CS_POWER_DOWN	126,6451
#define HV_INTC_FC_PAGE_START	128,6488
#define I82578_ADDR_REG	129,6523
#define I82577_ADDR_REG	130,6552
#define I82577_CFG_REG	131,6581
#define I82577_CFG_ASSERT_CRS_ON_TX	132,6609
#define I82577_CFG_ENABLE_DOWNSHIFT	133,6655
#define I82577_CTRL_REG	134,6722
#define I82577_PHY_CTRL_2	137,6787
#define I82577_PHY_LBK_CTRL	138,6817
#define I82577_PHY_STATUS_2	139,6849
#define I82577_PHY_DIAG_STATUS	140,6881
#define I82577_PHY_STATUS2_REV_POLARITY	143,6943
#define I82577_PHY_STATUS2_MDIX	144,6991
#define I82577_PHY_STATUS2_SPEED_MASK	145,7032
#define I82577_PHY_STATUS2_SPEED_1000MBPS	146,7078
#define I82577_PHY_CTRL2_MANUAL_MDIX	149,7155
#define I82577_PHY_CTRL2_AUTO_MDI_MDIX	150,7200
#define I82577_PHY_CTRL2_MDIX_CFG_MASK	151,7247
#define I82577_DSTATUS_CABLE_LENGTH	154,7331
#define I82577_DSTATUS_CABLE_LENGTH_SHIFT	155,7375
#define E1000_82580_PHY_POWER_MGMT	158,7453
#define E1000_82580_PM_SPD	159,7494
#define E1000_82580_PM_D0_LPLU	160,7552
#define E1000_82580_PM_D3_LPLU	161,7612
#define E1000_82580_PM_GO_LINKD	162,7678
#define E1000_MPHY_DIS_ACCESS	164,7744
#define E1000_MPHY_ENA_ACCESS	165,7811
#define E1000_MPHY_BUSY	166,7877
#define E1000_MPHY_ADDRESS_FNC_OVERRIDE	167,7929
#define E1000_MPHY_ADDRESS_MASK	168,8003
#define IGP01E1000_PHY_PCS_INIT_REG	170,8067
#define IGP01E1000_PHY_POLARITY_MASK	171,8110
#define IGP01E1000_PSCR_AUTO_MDIX	173,8155
#define IGP01E1000_PSCR_FORCE_MDI_MDIX	174,8196
#define IGP01E1000_PSCFR_SMART_SPEED	176,8263
#define IGP02E1000_PM_SPD	178,8308
#define IGP02E1000_PM_D0_LPLU	179,8365
#define IGP02E1000_PM_D3_LPLU	180,8424
#define IGP01E1000_PLHR_SS_DOWNGRADE	182,8490
#define IGP01E1000_PSSR_POLARITY_REVERSED	184,8535
#define IGP01E1000_PSSR_MDIX	185,8584
#define IGP01E1000_PSSR_SPEED_MASK	186,8621
#define IGP01E1000_PSSR_SPEED_1000MBPS	187,8663
#define IGP02E1000_PHY_CHANNEL_NUM	189,8710
#define IGP02E1000_PHY_AGC_A	190,8747
#define IGP02E1000_PHY_AGC_B	191,8784
#define IGP02E1000_PHY_AGC_C	192,8821
#define IGP02E1000_PHY_AGC_D	193,8858
#define IGP02E1000_AGC_LENGTH_SHIFT	195,8896
#define IGP02E1000_AGC_LENGTH_MASK	196,8966
#define IGP02E1000_AGC_RANGE	197,9006
#define E1000_CABLE_LENGTH_UNDEFINED	199,9040
#define E1000_KMRNCTRLSTA_OFFSET	201,9083
#define E1000_KMRNCTRLSTA_OFFSET_SHIFT	202,9127
#define E1000_KMRNCTRLSTA_REN	203,9169
#define E1000_KMRNCTRLSTA_DIAG_OFFSET	204,9211
#define E1000_KMRNCTRLSTA_TIMEOUTS	205,9281
#define E1000_KMRNCTRLSTA_INBAND_PARAM	206,9346
#define E1000_KMRNCTRLSTA_IBIST_DISABLE	207,9424
#define E1000_KMRNCTRLSTA_DIAG_NELPBK	208,9499
#define IFE_PHY_EXTENDED_STATUS_CONTROL	210,9573
#define IFE_PHY_SPECIAL_CONTROL	211,9618
#define IFE_PHY_SPECIAL_CONTROL_LED	212,9689
#define IFE_PHY_MDIX_CONTROL	213,9761
#define IFE_PESC_POLARITY_REVERSED	216,9859
#define IFE_PSC_AUTO_POLARITY_DISABLE	219,9932
#define IFE_PSC_FORCE_POLARITY	220,9977
#define IFE_PSCL_PROBE_MODE	223,10063
#define IFE_PSCL_PROBE_LEDS_OFF	224,10099
#define IFE_PSCL_PROBE_LEDS_ON	225,10168
#define IFE_PMC_MDIX_STATUS	228,10263
#define IFE_PMC_FORCE_MDIX	229,10320
#define IFE_PMC_AUTO_MDIX	230,10388
#define E1000_SFF_IDENTIFIER_OFFSET	233,10492
#define E1000_SFF_IDENTIFIER_SFF	234,10533
#define E1000_SFF_IDENTIFIER_SFP	235,10571
#define E1000_SFF_ETH_FLAGS_OFFSET	237,10610
struct sfp_e1000_flags 239,10708
	u8 e1000_base_sx:e1000_base_sx240,10733
	u8 e1000_base_lx:e1000_base_lx241,10754
	u8 e1000_base_cx:e1000_base_cx242,10775
	u8 e1000_base_t:e1000_base_t243,10796
	u8 e100_base_lx:e100_base_lx244,10816
	u8 e100_base_fx:e100_base_fx245,10836
	u8 e10_base_bx10:e10_base_bx10246,10856
	u8 e10_base_px:e10_base_px247,10877
#define E1000_SFF_VENDOR_OUI_TYCO	251,10964
#define E1000_SFF_VENDOR_OUI_FTL	252,11009
#define E1000_SFF_VENDOR_OUI_AVAGO	253,11053
#define E1000_SFF_VENDOR_OUI_INTEL	254,11099

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_mbx.c,792
static s32 e1000_null_mbx_check_for_flag(34,1296
static s32 e1000_null_mbx_transact(46,1579
s32 e1000_read_mbx(65,2077
s32 e1000_write_mbx(91,2691
s32 e1000_check_for_msg(114,3232
s32 e1000_check_for_ack(134,3709
s32 e1000_check_for_rst(154,4187
static s32 e1000_poll_for_msg(174,4663
static s32 e1000_poll_for_ack(205,5408
s32 e1000_read_posted_mbx(239,6270
s32 e1000_write_posted_mbx(268,7045
void e1000_init_mbx_ops_generic(295,7724
static s32 e1000_check_for_bit_pf(308,8222
static s32 e1000_check_for_msg_pf(328,8703
static s32 e1000_check_for_ack_pf(349,9205
static s32 e1000_check_for_rst_pf(370,9707
static s32 e1000_obtain_mbx_lock_pf(393,10238
static s32 e1000_write_mbx_pf(420,10962
static s32 e1000_read_mbx_pf(463,12215
s32 e1000_init_mbx_params_pf(496,13042

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_defines.h,39399
#define _E1000_DEFINES_H_29,1191
#define REQ_TX_DESCRIPTOR_MULTIPLE 32,1291
#define REQ_RX_DESCRIPTOR_MULTIPLE 33,1329
#define E1000_WUC_APME	37,1450
#define E1000_WUC_PME_EN	38,1502
#define E1000_WUC_PME_STATUS	39,1555
#define E1000_WUC_APMPME	40,1612
#define E1000_WUC_PHY_WAKE	41,1679
#define E1000_WUFC_LNKC	44,1776
#define E1000_WUFC_MAG	45,1850
#define E1000_WUFC_EX	46,1917
#define E1000_WUFC_MC	47,1985
#define E1000_WUFC_BC	48,2057
#define E1000_WUFC_ARP	49,2120
#define E1000_WUFC_IPV4	50,2193
#define E1000_WUFC_FLX0	51,2269
#define E1000_WUS_LNKC	54,2358
#define E1000_WUS_MAG	55,2398
#define E1000_WUS_EX	56,2436
#define E1000_WUS_MC	57,2472
#define E1000_WUS_BC	58,2508
#define E1000_CTRL_EXT_SDP4_DATA	61,2575
#define E1000_CTRL_EXT_SDP6_DATA	62,2649
#define E1000_CTRL_EXT_SDP3_DATA	63,2723
#define E1000_CTRL_EXT_SDP6_DIR	64,2797
#define E1000_CTRL_EXT_SDP3_DIR	65,2875
#define E1000_CTRL_EXT_EE_RST	66,2953
#define E1000_CTRL_EXT_PFRSTD	68,3067
#define E1000_CTRL_EXT_SPD_BYPS	69,3108
#define E1000_CTRL_EXT_RO_DIS	70,3177
#define E1000_CTRL_EXT_DMA_DYN_CLK_EN	71,3249
#define E1000_CTRL_EXT_LINK_MODE_MASK	72,3327
#define E1000_CTRL_EXT_LINK_MODE_OFFSET	74,3433
#define E1000_CTRL_EXT_LINK_MODE_1000BASE_KX	75,3476
#define E1000_CTRL_EXT_LINK_MODE_GMII	76,3532
#define E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES	77,3581
#define E1000_CTRL_EXT_LINK_MODE_SGMII	78,3637
#define E1000_CTRL_EXT_EIAME	79,3687
#define E1000_CTRL_EXT_IRCA	80,3728
#define E1000_CTRL_EXT_DRV_LOAD	81,3768
#define E1000_CTRL_EXT_IAME	82,3840
#define E1000_CTRL_EXT_PBA_CLR	83,3904
#define E1000_I2CCMD_REG_ADDR_SHIFT	84,3963
#define E1000_I2CCMD_PHY_ADDR_SHIFT	85,4002
#define E1000_I2CCMD_OPCODE_READ	86,4041
#define E1000_I2CCMD_OPCODE_WRITE	87,4085
#define E1000_I2CCMD_READY	88,4130
#define E1000_I2CCMD_ERROR	89,4169
#define E1000_I2CCMD_SFP_DATA_ADDR(90,4208
#define E1000_I2CCMD_SFP_DIAG_ADDR(91,4261
#define E1000_MAX_SGMII_PHY_REG_ADDR	92,4314
#define E1000_I2CCMD_PHY_TIMEOUT	93,4355
#define E1000_IVAR_VALID	94,4392
#define E1000_GPIE_NSICR	95,4422
#define E1000_GPIE_MSIX_MODE	96,4458
#define E1000_GPIE_EIAME	97,4498
#define E1000_GPIE_PBA	98,4534
#define E1000_RXD_STAT_DD	101,4611
#define E1000_RXD_STAT_EOP	102,4667
#define E1000_RXD_STAT_IXSM	103,4722
#define E1000_RXD_STAT_VP	104,4780
#define E1000_RXD_STAT_UDPCS	105,4837
#define E1000_RXD_STAT_TCPCS	106,4900
#define E1000_RXD_STAT_IPCS	107,4963
#define E1000_RXD_STAT_PIF	108,5024
#define E1000_RXD_STAT_IPIDV	109,5088
#define E1000_RXD_STAT_UDPV	110,5155
#define E1000_RXD_STAT_DYNINT	111,5216
#define E1000_RXD_ERR_CE	112,5286
#define E1000_RXD_ERR_SE	113,5335
#define E1000_RXD_ERR_SEQ	114,5387
#define E1000_RXD_ERR_CXE	115,5442
#define E1000_RXD_ERR_TCPE	116,5506
#define E1000_RXD_ERR_IPE	117,5570
#define E1000_RXD_ERR_RXE	118,5628
#define E1000_RXD_SPC_VLAN_MASK	119,5682
#define E1000_RXDEXT_STATERR_TST	121,5757
#define E1000_RXDEXT_STATERR_LB	122,5824
#define E1000_RXDEXT_STATERR_CE	123,5868
#define E1000_RXDEXT_STATERR_SE	124,5912
#define E1000_RXDEXT_STATERR_SEQ	125,5956
#define E1000_RXDEXT_STATERR_CXE	126,6000
#define E1000_RXDEXT_STATERR_TCPE	127,6044
#define E1000_RXDEXT_STATERR_IPE	128,6089
#define E1000_RXDEXT_STATERR_RXE	129,6133
#define E1000_RXD_ERR_FRAME_ERR_MASK 132,6251
#define E1000_RXDEXT_ERR_FRAME_ERR_MASK 140,6472
#define E1000_MRQC_RSS_FIELD_MASK	147,6664
#define E1000_MRQC_RSS_FIELD_IPV4_TCP	148,6710
#define E1000_MRQC_RSS_FIELD_IPV4	149,6760
#define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX	150,6806
#define E1000_MRQC_RSS_FIELD_IPV6	151,6858
#define E1000_MRQC_RSS_FIELD_IPV6_TCP	152,6904
#define E1000_RXDPS_HDRSTAT_HDRSP	154,6955
#define E1000_MANC_SMBUS_EN	157,7027
#define E1000_MANC_ASF_EN	158,7091
#define E1000_MANC_ARP_EN	159,7151
#define E1000_MANC_RCV_TCO_EN	160,7223
#define E1000_MANC_BLK_PHY_RST_ON_IDE	161,7298
#define E1000_MANC_EN_MAC_ADDR_FILTER	163,7405
#define E1000_MANC_EN_MNG2HOST	165,7494
#define E1000_MANC2H_PORT_623	167,7538
#define E1000_MANC2H_PORT_664	168,7597
#define E1000_MDEF_PORT_623	169,7656
#define E1000_MDEF_PORT_664	170,7713
#define E1000_RCTL_RST	173,7793
#define E1000_RCTL_EN	174,7849
#define E1000_RCTL_SBP	175,7896
#define E1000_RCTL_UPE	176,7954
#define E1000_RCTL_MPE	177,8018
#define E1000_RCTL_LPE	178,8084
#define E1000_RCTL_LBM_NO	179,8144
#define E1000_RCTL_LBM_MAC	180,8204
#define E1000_RCTL_LBM_TCVR	181,8266
#define E1000_RCTL_DTYP_PS	182,8330
#define E1000_RCTL_RDMTS_HALF	183,8398
#define E1000_RCTL_MO_SHIFT	184,8469
#define E1000_RCTL_MO_3	185,8529
#define E1000_RCTL_BAM	186,8593
#define E1000_RCTL_SZ_2048	188,8710
#define E1000_RCTL_SZ_1024	189,8774
#define E1000_RCTL_SZ_512	190,8838
#define E1000_RCTL_SZ_256	191,8900
#define E1000_RCTL_SZ_16384	193,9021
#define E1000_RCTL_SZ_8192	194,9087
#define E1000_RCTL_SZ_4096	195,9151
#define E1000_RCTL_VFE	196,9215
#define E1000_RCTL_CFIEN	197,9275
#define E1000_RCTL_CFI	198,9339
#define E1000_RCTL_DPF	199,9405
#define E1000_RCTL_PMCF	200,9467
#define E1000_RCTL_BSEX	201,9533
#define E1000_RCTL_SECRC	202,9597
#define E1000_PSRCTL_BSIZE0_MASK	220,10297
#define E1000_PSRCTL_BSIZE1_MASK	221,10341
#define E1000_PSRCTL_BSIZE2_MASK	222,10385
#define E1000_PSRCTL_BSIZE3_MASK	223,10429
#define E1000_PSRCTL_BSIZE0_SHIFT	225,10474
#define E1000_PSRCTL_BSIZE1_SHIFT	226,10535
#define E1000_PSRCTL_BSIZE2_SHIFT	227,10596
#define E1000_PSRCTL_BSIZE3_SHIFT	228,10656
#define E1000_SWFW_EEP_SM	231,10746
#define E1000_SWFW_PHY0_SM	232,10777
#define E1000_SWFW_PHY1_SM	233,10809
#define E1000_SWFW_CSR_SM	234,10841
#define E1000_SWFW_PHY2_SM	235,10872
#define E1000_SWFW_PHY3_SM	236,10904
#define E1000_SWFW_SW_MNG_SM	237,10936
#define E1000_CTRL_FD	240,10993
#define E1000_CTRL_PRIOR	241,11061
#define E1000_CTRL_GIO_MASTER_DISABLE 242,11133
#define E1000_CTRL_LRST	243,11210
#define E1000_CTRL_ASDE	244,11282
#define E1000_CTRL_SLU	245,11350
#define E1000_CTRL_ILOS	246,11417
#define E1000_CTRL_SPD_SEL	247,11482
#define E1000_CTRL_SPD_10	248,11545
#define E1000_CTRL_SPD_100	249,11600
#define E1000_CTRL_SPD_1000	250,11657
#define E1000_CTRL_FRCSPD	251,11713
#define E1000_CTRL_FRCDPX	252,11769
#define E1000_CTRL_SWDPIN0	253,11826
#define E1000_CTRL_SWDPIN1	254,11885
#define E1000_CTRL_SWDPIN2	255,11944
#define E1000_CTRL_ADVD3WUC	256,12003
#define E1000_CTRL_SWDPIN3	257,12055
#define E1000_CTRL_SWDPIO0	258,12114
#define E1000_CTRL_RST	259,12183
#define E1000_CTRL_RFCE	260,12237
#define E1000_CTRL_TFCE	261,12307
#define E1000_CTRL_VME	262,12378
#define E1000_CTRL_PHY_RST	263,12441
#define E1000_CTRL_I2C_ENA	264,12495
#define E1000_CONNSW_ENRGSRC	267,12552
#define E1000_CONNSW_PHYSD	268,12586
#define E1000_CONNSW_PHY_PDN	269,12620
#define E1000_CONNSW_SERDESD	270,12656
#define E1000_CONNSW_AUTOSENSE_CONF	271,12692
#define E1000_CONNSW_AUTOSENSE_EN	272,12732
#define E1000_PCS_CFG_PCS_EN	273,12770
#define E1000_PCS_LCTL_FLV_LINK_UP	274,12802
#define E1000_PCS_LCTL_FSV_10	275,12839
#define E1000_PCS_LCTL_FSV_100	276,12872
#define E1000_PCS_LCTL_FSV_1000	277,12906
#define E1000_PCS_LCTL_FDV_FULL	278,12941
#define E1000_PCS_LCTL_FSD	279,12976
#define E1000_PCS_LCTL_FORCE_LINK	280,13009
#define E1000_PCS_LCTL_FORCE_FCTRL	281,13048
#define E1000_PCS_LCTL_AN_ENABLE	282,13088
#define E1000_PCS_LCTL_AN_RESTART	283,13129
#define E1000_PCS_LCTL_AN_TIMEOUT	284,13171
#define E1000_ENABLE_SERDES_LOOPBACK	285,13213
#define E1000_PCS_LSTS_LINK_OK	287,13258
#define E1000_PCS_LSTS_SPEED_100	288,13292
#define E1000_PCS_LSTS_SPEED_1000	289,13327
#define E1000_PCS_LSTS_DUPLEX_FULL	290,13363
#define E1000_PCS_LSTS_SYNK_OK	291,13400
#define E1000_PCS_LSTS_AN_COMPLETE	292,13437
#define E1000_STATUS_FD	295,13501
#define E1000_STATUS_LU	296,13565
#define E1000_STATUS_FUNC_MASK	297,13628
#define E1000_STATUS_FUNC_SHIFT	298,13695
#define E1000_STATUS_FUNC_1	299,13730
#define E1000_STATUS_TXOFF	300,13787
#define E1000_STATUS_SPEED_MASK	301,13852
#define E1000_STATUS_SPEED_10	302,13895
#define E1000_STATUS_SPEED_100	303,13956
#define E1000_STATUS_SPEED_1000	304,14019
#define E1000_STATUS_LAN_INIT_DONE	305,14084
#define E1000_STATUS_PHYRA	306,14160
#define E1000_STATUS_GIO_MASTER_ENABLE	307,14224
#define E1000_STATUS_2P5_SKU	308,14302
#define E1000_STATUS_2P5_SKU_OVER	309,14373
#define SPEED_10	311,14448
#define SPEED_100	312,14468
#define SPEED_1000	313,14490
#define SPEED_2500	314,14514
#define HALF_DUPLEX	315,14538
#define FULL_DUPLEX	316,14560
#define ADVERTISE_10_HALF	319,14584
#define ADVERTISE_10_FULL	320,14618
#define ADVERTISE_100_HALF	321,14652
#define ADVERTISE_100_FULL	322,14687
#define ADVERTISE_1000_HALF	323,14722
#define ADVERTISE_1000_FULL	324,14783
#define E1000_ALL_SPEED_DUPLEX	327,14871
#define E1000_ALL_NOT_GIG	330,15013
#define E1000_ALL_100_SPEED	333,15128
#define E1000_ALL_10_SPEED	334,15198
#define E1000_ALL_HALF_DUPLEX	335,15265
#define AUTONEG_ADVERTISE_SPEED_DEFAULT	337,15337
#define E1000_LEDCTL_LED0_MODE_MASK	340,15420
#define E1000_LEDCTL_LED0_MODE_SHIFT	341,15467
#define E1000_LEDCTL_LED0_IVRT	342,15506
#define E1000_LEDCTL_LED0_BLINK	343,15549
#define E1000_LEDCTL_MODE_LED_ON	345,15594
#define E1000_LEDCTL_MODE_LED_OFF	346,15631
#define E1000_TXD_DTYP_D	349,15712
#define E1000_TXD_DTYP_C	350,15770
#define E1000_TXD_POPTS_IXSM	351,15831
#define E1000_TXD_POPTS_TXSM	352,15896
#define E1000_TXD_CMD_EOP	353,15966
#define E1000_TXD_CMD_IFCS	354,16023
#define E1000_TXD_CMD_IC	355,16093
#define E1000_TXD_CMD_RS	356,16151
#define E1000_TXD_CMD_RPS	357,16207
#define E1000_TXD_CMD_DEXT	358,16269
#define E1000_TXD_CMD_VLE	359,16341
#define E1000_TXD_CMD_IDE	360,16397
#define E1000_TXD_STAT_DD	361,16461
#define E1000_TXD_STAT_EC	362,16520
#define E1000_TXD_STAT_LC	363,16581
#define E1000_TXD_STAT_TU	364,16640
#define E1000_TXD_CMD_TCP	365,16701
#define E1000_TXD_CMD_IP	366,16755
#define E1000_TXD_CMD_TSE	367,16807
#define E1000_TXD_STAT_TC	368,16865
#define E1000_TXD_EXTCMD_TSTAMP	369,16920
#define E1000_TCTL_EN	372,17019
#define E1000_TCTL_PSP	373,17069
#define E1000_TCTL_CT	374,17128
#define E1000_TCTL_COLD	375,17188
#define E1000_TCTL_RTLC	376,17249
#define E1000_TCTL_MULR	377,17321
#define E1000_TARC0_ENABLE	380,17422
#define E1000_SCTL_DISABLE_SERDES_LOOPBACK	383,17506
#define E1000_SCTL_ENABLE_SERDES_LOOPBACK	384,17556
#define E1000_RXCSUM_IPOFL	387,17637
#define E1000_RXCSUM_TUOFL	388,17703
#define E1000_RXCSUM_CRCOFL	389,17774
#define E1000_RXCSUM_IPPCSE	390,17840
#define E1000_RXCSUM_PCSD	391,17912
#define E1000_RFCTL_NFSW_DIS	394,18008
#define E1000_RFCTL_NFSR_DIS	395,18049
#define E1000_RFCTL_ACK_DIS	396,18090
#define E1000_RFCTL_EXTEN	397,18130
#define E1000_RFCTL_IPV6_EX_DIS	398,18168
#define E1000_RFCTL_NEW_IPV6_EXT_DIS	399,18212
#define E1000_RFCTL_LEF	400,18260
#define E1000_COLLISION_THRESHOLD	403,18347
#define E1000_CT_SHIFT	404,18384
#define E1000_COLLISION_DISTANCE	405,18411
#define E1000_COLD_SHIFT	406,18447
#define DEFAULT_82543_TIPG_IPGT_FIBER	409,18528
#define DEFAULT_82543_TIPG_IPGT_COPPER	410,18568
#define E1000_TIPG_IPGT_MASK	412,18610
#define DEFAULT_82543_TIPG_IPGR1	414,18652
#define E1000_TIPG_IPGR1_SHIFT	415,18687
#define DEFAULT_82543_TIPG_IPGR2	417,18723
#define DEFAULT_80003ES2LAN_TIPG_IPGR2	418,18758
#define E1000_TIPG_IPGR2_SHIFT	419,18799
#define ETHERNET_IEEE_VLAN_TYPE	422,18864
#define ETHERNET_FCS_SIZE	424,18927
#define MAX_JUMBO_FRAME_SIZE	425,18956
#define E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP	428,19040
#define E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE	429,19095
#define E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE	430,19149
#define E1000_EXTCNF_CTRL_SWFLAG	431,19203
#define E1000_EXTCNF_CTRL_GATE_PHY_CFG	432,19248
#define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK	433,19299
#define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT	434,19357
#define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK	435,19408
#define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT	436,19466
#define E1000_PHY_CTRL_D0A_LPLU	438,19518
#define E1000_PHY_CTRL_NOND0A_LPLU	439,19563
#define E1000_PHY_CTRL_NOND0A_GBE_DISABLE	440,19610
#define E1000_PHY_CTRL_GBE_DISABLE	441,19663
#define E1000_KABGTXD_BGSQLBIAS	443,19711
#define E1000_PBA_8K	446,19777
#define E1000_PBA_10K	447,19819
#define E1000_PBA_12K	448,19863
#define E1000_PBA_14K	449,19907
#define E1000_PBA_16K	450,19951
#define E1000_PBA_18K	451,19995
#define E1000_PBA_20K	452,20025
#define E1000_PBA_22K	453,20055
#define E1000_PBA_24K	454,20085
#define E1000_PBA_26K	455,20115
#define E1000_PBA_30K	456,20145
#define E1000_PBA_32K	457,20175
#define E1000_PBA_34K	458,20205
#define E1000_PBA_35K	459,20235
#define E1000_PBA_38K	460,20265
#define E1000_PBA_40K	461,20295
#define E1000_PBA_48K	462,20325
#define E1000_PBA_64K	463,20369
#define E1000_PBA_RXA_MASK	465,20414
#define E1000_PBS_16K	467,20449
#define IFS_MAX	469,20487
#define IFS_MIN	470,20508
#define IFS_RATIO	471,20529
#define IFS_STEP	472,20550
#define MIN_NUM_XMITS	473,20571
#define E1000_SWSM_SMBI	476,20628
#define E1000_SWSM_SWESMBI	477,20691
#define E1000_SWSM_DRV_LOAD	478,20752
#define E1000_SWSM2_LOCK	480,20816
#define E1000_ICR_TXDW	483,20917
#define E1000_ICR_TXQE	484,20985
#define E1000_ICR_LSC	485,21047
#define E1000_ICR_RXSEQ	486,21106
#define E1000_ICR_RXDMT0	487,21166
#define E1000_ICR_RXO	488,21235
#define E1000_ICR_RXT0	489,21286
#define E1000_ICR_VMMB	490,21350
#define E1000_ICR_RXCFG	491,21403
#define E1000_ICR_GPI_EN0	492,21464
#define E1000_ICR_GPI_EN1	493,21516
#define E1000_ICR_GPI_EN2	494,21568
#define E1000_ICR_GPI_EN3	495,21620
#define E1000_ICR_TXD_LOW	496,21672
#define E1000_ICR_MNG	497,21709
#define E1000_ICR_TS	498,21769
#define E1000_ICR_DRSTA	499,21828
#define E1000_ICR_INT_ASSERTED	501,21958
#define E1000_ICR_DOUTSYNC	502,22000
#define E1000_ICR_FER	503,22064
#define E1000_ICR_THS	505,22117
#define E1000_ICR_MDDET	506,22186
#define E1000_EICR_RX_QUEUE0	510,22290
#define E1000_EICR_RX_QUEUE1	511,22357
#define E1000_EICR_RX_QUEUE2	512,22424
#define E1000_EICR_RX_QUEUE3	513,22491
#define E1000_EICR_TX_QUEUE0	514,22558
#define E1000_EICR_TX_QUEUE1	515,22625
#define E1000_EICR_TX_QUEUE2	516,22692
#define E1000_EICR_TX_QUEUE3	517,22759
#define E1000_EICR_TCP_TIMER	518,22826
#define E1000_EICR_OTHER	519,22882
#define E1000_TCPTIMER_KS	521,22963
#define E1000_TCPTIMER_COUNT_ENABLE	522,23016
#define E1000_TCPTIMER_COUNT_FINISH	523,23082
#define E1000_TCPTIMER_LOOP	524,23148
#define IMS_ENABLE_MASK 534,23555
#define E1000_IMS_TXDW	542,23725
#define E1000_IMS_TXQE	543,23794
#define E1000_IMS_LSC	544,23863
#define E1000_IMS_VMMB	545,23929
#define E1000_IMS_RXSEQ	546,23995
#define E1000_IMS_RXDMT0	547,24062
#define E1000_IMS_RXO	548,24134
#define E1000_IMS_RXT0	549,24192
#define E1000_IMS_TXD_LOW	550,24254
#define E1000_IMS_TS	551,24298
#define E1000_IMS_DRSTA	552,24364
#define E1000_IMS_DOUTSYNC	553,24435
#define E1000_IMS_FER	554,24507
#define E1000_IMS_THS	556,24563
#define E1000_IMS_MDDET	557,24634
#define E1000_EIMS_RX_QUEUE0	559,24739
#define E1000_EIMS_RX_QUEUE1	560,24816
#define E1000_EIMS_RX_QUEUE2	561,24893
#define E1000_EIMS_RX_QUEUE3	562,24970
#define E1000_EIMS_TX_QUEUE0	563,25047
#define E1000_EIMS_TX_QUEUE1	564,25124
#define E1000_EIMS_TX_QUEUE2	565,25201
#define E1000_EIMS_TX_QUEUE3	566,25278
#define E1000_EIMS_TCP_TIMER	567,25355
#define E1000_EIMS_OTHER	568,25421
#define E1000_ICS_LSC	571,25521
#define E1000_ICS_RXSEQ	572,25589
#define E1000_ICS_RXDMT0	573,25658
#define E1000_EICS_RX_QUEUE0	576,25768
#define E1000_EICS_RX_QUEUE1	577,25845
#define E1000_EICS_RX_QUEUE2	578,25922
#define E1000_EICS_RX_QUEUE3	579,25999
#define E1000_EICS_TX_QUEUE0	580,26076
#define E1000_EICS_TX_QUEUE1	581,26153
#define E1000_EICS_TX_QUEUE2	582,26230
#define E1000_EICS_TX_QUEUE3	583,26307
#define E1000_EICS_TCP_TIMER	584,26384
#define E1000_EICS_OTHER	585,26450
#define E1000_EITR_ITR_INT_MASK	587,26524
#define E1000_EITR_CNT_IGNR	589,26621
#define E1000_EITR_INTERVAL 590,26696
#define E1000_TXDCTL_PTHRESH	593,26770
#define E1000_TXDCTL_HTHRESH	594,26842
#define E1000_TXDCTL_WTHRESH	595,26910
#define E1000_TXDCTL_GRAN	596,26983
#define E1000_TXDCTL_FULL_TX_DESC_WB	597,27045
#define E1000_TXDCTL_MAX_TX_DESC_PREFETCH 598,27117
#define E1000_TXDCTL_COUNT_DESC	600,27259
#define FLOW_CONTROL_ADDRESS_LOW	603,27332
#define FLOW_CONTROL_ADDRESS_HIGH	604,27376
#define FLOW_CONTROL_TYPE	605,27421
#define VLAN_TAG_SIZE	608,27486
#define E1000_VLAN_FILTER_TBL_SIZE	609,27545
#define E1000_RAR_ENTRIES	618,28001
#define E1000_RAH_AV	619,28030
#define E1000_RAL_MAC_ADDR_LEN	620,28094
#define E1000_RAH_MAC_ADDR_LEN	621,28127
#define E1000_RAH_QUEUE_MASK_82575	622,28160
#define E1000_RAH_POOL_1	623,28206
#define E1000_SUCCESS	626,28261
#define E1000_ERR_NVM	627,28287
#define E1000_ERR_PHY	628,28313
#define E1000_ERR_CONFIG	629,28339
#define E1000_ERR_PARAM	630,28367
#define E1000_ERR_MAC_INIT	631,28395
#define E1000_ERR_PHY_TYPE	632,28425
#define E1000_ERR_RESET	633,28455
#define E1000_ERR_MASTER_REQUESTS_PENDING	634,28483
#define E1000_ERR_HOST_INTERFACE_COMMAND	635,28528
#define E1000_BLK_PHY_RESET	636,28572
#define E1000_ERR_SWFW_SYNC	637,28604
#define E1000_NOT_IMPLEMENTED	638,28636
#define E1000_ERR_MBX	639,28670
#define E1000_ERR_INVALID_ARGUMENT	640,28697
#define E1000_ERR_NO_SPACE	641,28735
#define E1000_ERR_NVM_PBA_SECTION	642,28766
#define E1000_ERR_I2C	643,28803
#define E1000_ERR_INVM_VALUE_NOT_FOUND	644,28830
#define FIBER_LINK_UP_LIMIT	647,28943
#define COPPER_LINK_UP_LIMIT	648,28975
#define PHY_AUTO_NEG_LIMIT	649,29008
#define PHY_FORCE_LIMIT	650,29039
#define MASTER_DISABLE_TIMEOUT	652,29140
#define PHY_CFG_TIMEOUT	654,29256
#define MDIO_OWNERSHIP_TIMEOUT	656,29355
#define AUTO_READ_DONE_TIMEOUT	658,29459
#define E1000_FCRTH_RTH	661,29514
#define E1000_FCRTL_RTL	662,29580
#define E1000_FCRTL_XONE	663,29646
#define E1000_TXCW_FD	666,29753
#define E1000_TXCW_PAUSE	667,29810
#define E1000_TXCW_ASM_DIR	668,29875
#define E1000_TXCW_PAUSE_MASK	669,29945
#define E1000_TXCW_ANE	670,30016
#define E1000_RXCW_CW	673,30107
#define E1000_RXCW_IV	674,30165
#define E1000_RXCW_C	675,30228
#define E1000_RXCW_SYNCH	676,30282
#define E1000_TSYNCTXCTL_VALID	678,30346
#define E1000_TSYNCTXCTL_ENABLED	679,30414
#define E1000_TSYNCRXCTL_VALID	681,30488
#define E1000_TSYNCRXCTL_TYPE_MASK	682,30556
#define E1000_TSYNCRXCTL_TYPE_L2_V2	683,30621
#define E1000_TSYNCRXCTL_TYPE_L4_V1	684,30662
#define E1000_TSYNCRXCTL_TYPE_L2_L4_V2	685,30703
#define E1000_TSYNCRXCTL_TYPE_ALL	686,30747
#define E1000_TSYNCRXCTL_TYPE_EVENT_V2	687,30786
#define E1000_TSYNCRXCTL_ENABLED	688,30830
#define E1000_TSYNCRXCTL_SYSCFI	689,30903
#define E1000_TSYNCRXCFG_PTP_V1_CTRLT_MASK	691,30974
#define E1000_TSYNCRXCFG_PTP_V1_SYNC_MESSAGE	692,31029
#define E1000_TSYNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE	693,31080
#define E1000_TSYNCRXCFG_PTP_V1_FOLLOWUP_MESSAGE	694,31135
#define E1000_TSYNCRXCFG_PTP_V1_DELAY_RESP_MESSAGE	695,31189
#define E1000_TSYNCRXCFG_PTP_V1_MANAGEMENT_MESSAGE	696,31245
#define E1000_TSYNCRXCFG_PTP_V2_MSGID_MASK	698,31302
#define E1000_TSYNCRXCFG_PTP_V2_SYNC_MESSAGE	699,31357
#define E1000_TSYNCRXCFG_PTP_V2_DELAY_REQ_MESSAGE	700,31410
#define E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_REQ_MESSAGE	701,31467
#define E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_RESP_MESSAGE	702,31529
#define E1000_TSYNCRXCFG_PTP_V2_FOLLOWUP_MESSAGE	703,31592
#define E1000_TSYNCRXCFG_PTP_V2_DELAY_RESP_MESSAGE	704,31648
#define E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_FOLLOWUP_MESSAGE 705,31706
#define E1000_TSYNCRXCFG_PTP_V2_ANNOUNCE_MESSAGE	706,31773
#define E1000_TSYNCRXCFG_PTP_V2_SIGNALLING_MESSAGE	707,31829
#define E1000_TSYNCRXCFG_PTP_V2_MANAGEMENT_MESSAGE	708,31887
#define E1000_TIMINCA_16NS_SHIFT	710,31946
#define E1000_TIMINCA_INCPERIOD_SHIFT	711,31982
#define E1000_TIMINCA_INCVALUE_MASK	712,32023
#define E1000_TSICR_TXTS	714,32071
#define E1000_TSIM_TXTS	715,32108
#define E1000_TTQF_DISABLE_MASK	717,32181
#define E1000_TTQF_QUEUE_ENABLE	718,32249
#define E1000_TTQF_PROTOCOL_MASK	719,32318
#define E1000_TTQF_PROTOCOL_TCP	721,32441
#define E1000_TTQF_PROTOCOL_UDP	723,32535
#define E1000_TTQF_PROTOCOL_SCTP	725,32630
#define E1000_TTQF_PROTOCOL_SHIFT	726,32667
#define E1000_TTQF_QUEUE_SHIFT	727,32735
#define E1000_TTQF_RX_QUEUE_MASK	728,32798
#define E1000_TTQF_MASK_ENABLE	729,32861
#define E1000_IMIR_CLEAR_MASK	730,32931
#define E1000_IMIR_PORT_BYPASS	731,32999
#define E1000_IMIR_PRIORITY_SHIFT	732,33066
#define E1000_IMIREXT_CLEAR_MASK	733,33129
#define E1000_MDICNFG_EXT_MDIO	735,33200
#define E1000_MDICNFG_COM_MDIO	736,33273
#define E1000_MDICNFG_PHY_MASK	737,33342
#define E1000_MDICNFG_PHY_SHIFT	738,33385
#define E1000_MEDIA_PORT_COPPER	740,33422
#define E1000_MEDIA_PORT_OTHER	741,33458
#define E1000_M88E1112_AUTO_COPPER_SGMII	742,33493
#define E1000_M88E1112_AUTO_COPPER_BASEX	743,33538
#define E1000_M88E1112_STATUS_LINK	744,33583
#define E1000_M88E1112_MAC_CTRL_1	745,33651
#define E1000_M88E1112_MAC_CTRL_1_MODE_MASK	746,33691
#define E1000_M88E1112_MAC_CTRL_1_MODE_SHIFT	747,33760
#define E1000_M88E1112_PAGE_ADDR	748,33807
#define E1000_M88E1112_STATUS	749,33846
#define E1000_THSTAT_LOW_EVENT	751,33884
#define E1000_THSTAT_MID_EVENT	752,33955
#define E1000_THSTAT_HIGH_EVENT	753,34026
#define E1000_THSTAT_PWR_DOWN	754,34099
#define E1000_THSTAT_LINK_THROTTLE	755,34164
#define E1000_IPCNFG_EEE_1G_AN	758,34264
#define E1000_IPCNFG_EEE_100M_AN	759,34334
#define E1000_EEER_TX_LPI_EN	760,34407
#define E1000_EEER_RX_LPI_EN	761,34473
#define E1000_EEER_LPI_FC	762,34539
#define E1000_EEER_EEE_NEG	764,34623
#define E1000_EEER_RX_LPI_STATUS	765,34688
#define E1000_EEER_TX_LPI_STATUS	766,34754
#define E1000_EEE_LP_ADV_ADDR_I350	767,34820
#define E1000_M88E1543_PAGE_ADDR	768,34893
#define E1000_M88E1543_EEE_CTRL_1	769,34964
#define E1000_M88E1543_EEE_CTRL_1_MS	770,35002
#define E1000_EEE_ADV_DEV_I354	771,35073
#define E1000_EEE_ADV_ADDR_I354	772,35107
#define E1000_EEE_ADV_100_SUPPORTED	773,35143
#define E1000_EEE_ADV_1000_SUPPORTED	774,35220
#define E1000_PCS_STATUS_DEV_I354	775,35298
#define E1000_PCS_STATUS_ADDR_I354	776,35334
#define E1000_PCS_STATUS_RX_LPI_RCVD	777,35371
#define E1000_PCS_STATUS_TX_LPI_RCVD	778,35415
#define E1000_EEE_SU_LPI_CLK_STP	779,35459
#define E1000_EEE_LP_ADV_DEV_I210	780,35528
#define E1000_EEE_LP_ADV_ADDR_I210	781,35597
#define E1000_GCR_RXD_NO_SNOOP	783,35695
#define E1000_GCR_RXDSCW_NO_SNOOP	784,35738
#define E1000_GCR_RXDSCR_NO_SNOOP	785,35783
#define E1000_GCR_TXD_NO_SNOOP	786,35828
#define E1000_GCR_TXDSCW_NO_SNOOP	787,35871
#define E1000_GCR_TXDSCR_NO_SNOOP	788,35916
#define E1000_GCR_CMPL_TMOUT_MASK	789,35961
#define E1000_GCR_CMPL_TMOUT_10ms	790,36006
#define E1000_GCR_CMPL_TMOUT_RESEND	791,36051
#define E1000_GCR_CAP_VER2	792,36098
#define PCIE_NO_SNOOP_ALL	794,36138
#define E1000_MMDAC_FUNC_DATA	801,36365
#define E1000_MPHY_ADDR_CTL	804,36479
#define E1000_MPHY_ADDR_CTL_OFFSET_MASK	805,36541
#define E1000_MPHY_DATA	806,36592
#define E1000_MPHY_PCS_CLK_REG_OFFSET	809,36679
#define E1000_MPHY_PCS_CLK_REG_DIGINELBEN	811,36770
#define MII_CR_SPEED_SELECT_MSB	814,36845
#define MII_CR_COLL_TEST_ENABLE	815,36925
#define MII_CR_FULL_DUPLEX	816,36993
#define MII_CR_RESTART_AUTO_NEG	817,37057
#define MII_CR_ISOLATE	818,37128
#define MII_CR_POWER_DOWN	819,37187
#define MII_CR_AUTO_NEG_EN	820,37238
#define MII_CR_SPEED_SELECT_LSB	821,37295
#define MII_CR_LOOPBACK	822,37375
#define MII_CR_RESET	823,37439
#define MII_CR_SPEED_1000	824,37501
#define MII_CR_SPEED_100	825,37534
#define MII_CR_SPEED_10	826,37566
#define MII_SR_EXTENDED_CAPS	829,37625
#define MII_SR_JABBER_DETECT	830,37698
#define MII_SR_LINK_STATUS	831,37756
#define MII_SR_AUTONEG_CAPS	832,37817
#define MII_SR_REMOTE_FAULT	833,37875
#define MII_SR_AUTONEG_COMPLETE	834,37936
#define MII_SR_PREAMBLE_SUPPRESS 835,37999
#define MII_SR_EXTENDED_STATUS	836,38072
#define MII_SR_100T2_HD_CAPS	837,38145
#define MII_SR_100T2_FD_CAPS	838,38213
#define MII_SR_10T_HD_CAPS	839,38281
#define MII_SR_10T_FD_CAPS	840,38347
#define MII_SR_100X_HD_CAPS	841,38413
#define MII_SR_100X_FD_CAPS	842,38480
#define MII_SR_100T4_CAPS	843,38547
#define NWAY_AR_SELECTOR_FIELD	846,38638
#define NWAY_AR_10T_HD_CAPS	847,38713
#define NWAY_AR_10T_FD_CAPS	848,38782
#define NWAY_AR_100TX_HD_CAPS	849,38851
#define NWAY_AR_100TX_FD_CAPS	850,38922
#define NWAY_AR_100T4_CAPS	851,38993
#define NWAY_AR_PAUSE	852,39049
#define NWAY_AR_ASM_DIR	853,39111
#define NWAY_AR_REMOTE_FAULT	854,39182
#define NWAY_AR_NEXT_PAGE	855,39248
#define NWAY_LPAR_SELECTOR_FIELD	858,39366
#define NWAY_LPAR_10T_HD_CAPS	859,39439
#define NWAY_LPAR_10T_FD_CAPS	860,39508
#define NWAY_LPAR_100TX_HD_CAPS	861,39577
#define NWAY_LPAR_100TX_FD_CAPS	862,39650
#define NWAY_LPAR_100T4_CAPS	863,39723
#define NWAY_LPAR_PAUSE	864,39786
#define NWAY_LPAR_ASM_DIR	865,39852
#define NWAY_LPAR_REMOTE_FAULT	866,39920
#define NWAY_LPAR_ACKNOWLEDGE	867,39990
#define NWAY_LPAR_NEXT_PAGE	868,40057
#define NWAY_ER_LP_NWAY_CAPS	871,40161
#define NWAY_ER_PAGE_RXD	872,40231
#define NWAY_ER_NEXT_PAGE_CAPS	873,40295
#define NWAY_ER_LP_NEXT_PAGE_CAPS	874,40365
#define NWAY_ER_PAR_DETECT_FAULT	875,40439
#define CR_1000T_ASYM_PAUSE	878,40547
#define CR_1000T_HD_CAPS	879,40619
#define CR_1000T_FD_CAPS	880,40687
#define CR_1000T_REPEATER_DTE	882,40805
#define CR_1000T_MS_VALUE	884,40899
#define CR_1000T_MS_ENABLE	886,41005
#define CR_1000T_TEST_MODE_NORMAL 887,41039
#define CR_1000T_TEST_MODE_1	888,41103
#define CR_1000T_TEST_MODE_2	889,41168
#define CR_1000T_TEST_MODE_3	890,41238
#define CR_1000T_TEST_MODE_4	891,41307
#define SR_1000T_IDLE_ERROR_CNT	894,41411
#define SR_1000T_ASYM_PAUSE_DIR	895,41484
#define SR_1000T_LP_HD_CAPS	896,41558
#define SR_1000T_LP_FD_CAPS	897,41623
#define SR_1000T_REMOTE_RX_STATUS	898,41688
#define SR_1000T_LOCAL_RX_STATUS	899,41754
#define SR_1000T_MS_CONFIG_RES	900,41818
#define SR_1000T_MS_CONFIG_FAULT	901,41890
#define SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT	903,41963
#define PHY_CONTROL	907,42092
#define PHY_STATUS	908,42141
#define PHY_ID1	909,42188
#define PHY_ID2	910,42237
#define PHY_AUTONEG_ADV	911,42286
#define PHY_LP_ABILITY	912,42344
#define PHY_AUTONEG_EXP	913,42412
#define PHY_NEXT_PAGE_TX	914,42470
#define PHY_LP_NEXT_PAGE	915,42519
#define PHY_1000T_CTRL	916,42578
#define PHY_1000T_STATUS	917,42636
#define PHY_EXT_STATUS	918,42694
#define PHY_CONTROL_LB	920,42750
#define E1000_EECD_SK	923,42823
#define E1000_EECD_CS	924,42873
#define E1000_EECD_DI	925,42929
#define E1000_EECD_DO	926,42981
#define E1000_EECD_REQ	927,43034
#define E1000_EECD_GNT	928,43094
#define E1000_EECD_PRES	929,43152
#define E1000_EECD_SIZE	930,43206
#define E1000_EECD_BLOCKED	931,43280
#define E1000_EECD_ABORT	932,43356
#define E1000_EECD_TIMEOUT	933,43425
#define E1000_EECD_ERROR_CLR	934,43501
#define E1000_EECD_ADDR_BITS	936,43631
#define E1000_NVM_GRANT_ATTEMPTS	937,43671
#define E1000_EECD_AUTO_RD	938,43744
#define E1000_EECD_SIZE_EX_MASK	939,43809
#define E1000_EECD_SIZE_EX_SHIFT	940,43869
#define E1000_EECD_FLUPD	941,43905
#define E1000_EECD_AUPDEN	942,43961
#define E1000_EECD_SEC1VAL	943,44027
#define E1000_EECD_SEC1VAL_VALID_MASK	944,44089
#define E1000_EECD_FLUPD_I210	945,44166
#define E1000_EECD_FLUDONE_I210	946,44227
#define E1000_EECD_FLASH_DETECTED_I210	947,44295
#define E1000_EECD_SEC1VAL_I210	948,44366
#define E1000_FLUDONE_ATTEMPTS	949,44433
#define E1000_EERD_EEWR_MAX_COUNT	950,44471
#define E1000_I210_FIFO_SEL_RX	951,44540
#define E1000_I210_FIFO_SEL_TX_QAV(952,44577
#define E1000_I210_FIFO_SEL_TX_LEGACY	953,44630
#define E1000_I210_FIFO_SEL_BMC2OS_TX	954,44698
#define E1000_I210_FIFO_SEL_BMC2OS_RX	955,44741
#define E1000_I210_FLASH_SECTOR_SIZE	957,44785
#define E1000_I210_FW_PTR_MASK	959,44908
#define E1000_I210_FW_VER_OFFSET	961,44993
#define E1000_NVM_RW_REG_DATA	963,45031
#define E1000_NVM_RW_REG_DONE	964,45109
#define E1000_NVM_RW_REG_START	965,45179
#define E1000_NVM_RW_ADDR_SHIFT	966,45236
#define E1000_NVM_POLL_WRITE	967,45304
#define E1000_NVM_POLL_READ	968,45379
#define E1000_FLASH_UPDATES	969,45452
#define NVM_COMPAT	972,45509
#define NVM_ID_LED_SETTINGS	973,45537
#define NVM_VERSION	974,45573
#define E1000_I210_NVM_FW_MODULE_PTR	975,45602
#define E1000_I350_NVM_FW_MODULE_PTR	976,45646
#define NVM_FUTURE_INIT_WORD1	977,45690
#define NVM_ETRACK_WORD	978,45728
#define NVM_ETRACK_HIWORD	979,45761
#define NVM_COMB_VER_OFF	980,45795
#define NVM_COMB_VER_PTR	981,45828
#define NVM_MAJOR_MASK	984,45888
#define NVM_MINOR_MASK	985,45920
#define NVM_IMAGE_ID_MASK	986,45952
#define NVM_COMB_VER_MASK	987,45986
#define NVM_MAJOR_SHIFT	988,46020
#define NVM_MINOR_SHIFT	989,46049
#define NVM_COMB_VER_SHFT	990,46077
#define NVM_VER_INVALID	991,46106
#define NVM_ETRACK_SHIFT	992,46139
#define NVM_ETRACK_VALID	993,46168
#define NVM_NEW_DEC_MASK	994,46201
#define NVM_HEX_CONV	995,46234
#define NVM_HEX_TENS	996,46260
#define E1000_I350_NVM_FW_LOADER_PATCH_PTR_OFFSET	1000,46366
#define E1000_I350_NVM_FW_VER_WORD1_OFFSET	1002,46459
#define E1000_I350_NVM_FW_VER_WORD2_OFFSET	1004,46543
#define E1000_I350_NVM_FW_VER_WORD3_OFFSET	1006,46620
#define E1000_I350_NVM_FW_VER_WORD4_OFFSET	1008,46703
#define NVM_MAC_ADDR	1010,46753
#define NVM_SUB_DEV_ID	1011,46783
#define NVM_SUB_VEN_ID	1012,46815
#define NVM_DEV_ID	1013,46847
#define NVM_VEN_ID	1014,46875
#define NVM_INIT_CTRL_2	1015,46903
#define NVM_INIT_CTRL_4	1016,46936
#define NVM_LED_1_CFG	1017,46969
#define NVM_LED_0_2_CFG	1018,47000
#define NVM_COMPAT_VALID_CSUM	1020,47034
#define NVM_FUTURE_INIT_WORD1_VALID_CSUM	1021,47072
#define NVM_ETS_CFG	1023,47121
#define NVM_ETS_LTHRES_DELTA_MASK	1024,47150
#define NVM_ETS_LTHRES_DELTA_SHIFT	1025,47191
#define NVM_ETS_TYPE_MASK	1026,47228
#define NVM_ETS_TYPE_SHIFT	1027,47262
#define NVM_ETS_TYPE_EMC	1028,47292
#define NVM_ETS_NUM_SENSORS_MASK	1029,47324
#define NVM_ETS_DATA_LOC_MASK	1030,47364
#define NVM_ETS_DATA_LOC_SHIFT	1031,47402
#define NVM_ETS_DATA_INDEX_MASK	1032,47437
#define NVM_ETS_DATA_INDEX_SHIFT	1033,47477
#define NVM_ETS_DATA_HTHRESH_MASK	1034,47512
#define NVM_INIT_CONTROL2_REG	1035,47553
#define NVM_INIT_CONTROL3_PORT_B	1036,47591
#define NVM_INIT_3GIO_3	1037,47631
#define NVM_SWDEF_PINS_CTRL_PORT_0	1038,47664
#define NVM_INIT_CONTROL3_PORT_A	1039,47706
#define NVM_CFG	1040,47746
#define NVM_ALT_MAC_ADDR_PTR	1041,47772
#define NVM_CHECKSUM_REG	1042,47809
#define NVM_COMPATIBILITY_REG_3	1043,47842
#define NVM_COMPATIBILITY_BIT_MASK	1044,47882
#define E1000_NVM_CFG_DONE_PORT_0	1046,47925
#define E1000_NVM_CFG_DONE_PORT_1	1047,47996
#define E1000_NVM_CFG_DONE_PORT_2	1048,48064
#define E1000_NVM_CFG_DONE_PORT_3	1049,48131
#define NVM_82580_LAN_FUNC_OFFSET(1051,48200
#define NVM_WORD24_COM_MDIO	1054,48323
#define NVM_WORD24_EXT_MDIO	1055,48387
#define NVM_WORD24_LNK_MODE_OFFSET	1057,48504
#define NVM_WORD24_82580_LNK_MODE_OFFSET	1059,48585
#define NVM_WORD0F_PAUSE_MASK	1063,48681
#define NVM_WORD0F_PAUSE	1064,48719
#define NVM_WORD0F_ASM_DIR	1065,48752
#define NVM_WORD1A_ASPM_MASK	1068,48839
#define NVM_COMPAT_LOM	1071,48931
#define E1000_PBANUM_LENGTH	1074,49014
#define NVM_SUM	1077,49124
#define NVM_PBA_OFFSET_0	1080,49199
#define NVM_PBA_OFFSET_1	1081,49227
#define NVM_PBA_PTR_GUARD	1082,49255
#define NVM_RESERVED_WORD	1083,49289
#define NVM_WORD_SIZE_BASE_SHIFT	1084,49323
#define NVM_MAX_RETRY_SPI	1087,49384
#define NVM_READ_OPCODE_SPI	1088,49453
#define NVM_WRITE_OPCODE_SPI	1089,49508
#define NVM_A8_OPCODE_SPI	1090,49565
#define NVM_WREN_OPCODE_SPI	1091,49631
#define NVM_RDSR_OPCODE_SPI	1092,49697
#define NVM_STATUS_RDY_SPI	1095,49792
#define ID_LED_RESERVED_0000	1098,49868
#define ID_LED_RESERVED_FFFF	1099,49904
#define ID_LED_DEFAULT	1100,49940
#define ID_LED_DEF1_DEF2	1104,50087
#define ID_LED_DEF1_ON2	1105,50116
#define ID_LED_DEF1_OFF2	1106,50145
#define ID_LED_ON1_DEF2	1107,50174
#define ID_LED_ON1_ON2	1108,50203
#define ID_LED_ON1_OFF2	1109,50231
#define ID_LED_OFF1_DEF2	1110,50260
#define ID_LED_OFF1_ON2	1111,50289
#define ID_LED_OFF1_OFF2	1112,50318
#define IGP_ACTIVITY_LED_MASK	1114,50348
#define IGP_ACTIVITY_LED_ENABLE	1115,50389
#define IGP_LED3_MODE	1116,50428
#define PCI_HEADER_TYPE_REGISTER	1119,50499
#define PCIE_LINK_STATUS	1120,50537
#define PCIE_DEVICE_CONTROL2	1121,50568
#define PCI_HEADER_TYPE_MULTIFUNC	1123,50604
#define PCIE_LINK_WIDTH_MASK	1124,50643
#define PCIE_LINK_WIDTH_SHIFT	1125,50679
#define PCIE_LINK_SPEED_MASK	1126,50712
#define PCIE_LINK_SPEED_2500	1127,50747
#define PCIE_LINK_SPEED_5000	1128,50782
#define PCIE_DEVICE_CONTROL2_16ms	1129,50817
#define ETH_ADDR_LEN	1132,50880
#define PHY_REVISION_MASK	1135,50913
#define MAX_PHY_REG_ADDRESS	1136,50951
#define MAX_PHY_MULTI_PAGE_REG	1137,51019
#define M88E1000_E_PHY_ID	1143,51132
#define M88E1000_I_PHY_ID	1144,51169
#define M88E1011_I_PHY_ID	1145,51206
#define IGP01E1000_I_PHY_ID	1146,51243
#define M88E1111_I_PHY_ID	1147,51282
#define M88E1543_E_PHY_ID	1148,51319
#define M88E1112_E_PHY_ID	1149,51356
#define I347AT4_E_PHY_ID	1150,51393
#define M88E1340M_E_PHY_ID	1151,51429
#define GG82563_E_PHY_ID	1152,51467
#define IGP03E1000_E_PHY_ID	1153,51503
#define IFE_E_PHY_ID	1154,51542
#define IFE_PLUS_E_PHY_ID	1155,51575
#define IFE_C_E_PHY_ID	1156,51612
#define I82580_I_PHY_ID	1157,51647
#define I350_I_PHY_ID	1158,51683
#define I210_I_PHY_ID	1159,51717
#define IGP04E1000_E_PHY_ID	1160,51751
#define M88_VENDOR	1161,51790
#define M88E1000_PHY_SPEC_CTRL	1164,51852
#define M88E1000_PHY_SPEC_STATUS	1165,51921
#define M88E1000_EXT_PHY_SPEC_CTRL	1166,51990
#define M88E1000_RX_ERR_CNTR	1167,52065
#define M88E1000_PHY_PAGE_SELECT	1169,52130
#define M88E1000_PHY_GEN_CONTROL	1170,52204
#define M88E1000_PSCR_POLARITY_REVERSAL	1173,52321
#define M88E1000_PSCR_MDI_MANUAL_MODE	1175,52460
#define M88E1000_PSCR_MDIX_MANUAL_MODE	1176,52505
#define M88E1000_PSCR_AUTO_X_1000T	1178,52648
#define M88E1000_PSCR_AUTO_X_MODE	1180,52730
#define M88E1000_PSCR_ASSERT_CRS_ON_TX	1181,52771
#define M88E1000_PSSR_REV_POLARITY	1184,52887
#define M88E1000_PSSR_DOWNSHIFT	1185,52955
#define M88E1000_PSSR_MDIX	1186,53015
#define M88E1000_PSSR_CABLE_LENGTH	1193,53144
#define M88E1000_PSSR_LINK	1194,53186
#define M88E1000_PSSR_SPD_DPLX_RESOLVED	1195,53250
#define M88E1000_PSSR_SPEED	1196,53329
#define M88E1000_PSSR_1000MBS	1197,53389
#define M88E1000_PSSR_CABLE_LENGTH_SHIFT	1199,53445
#define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK	1204,53589
#define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X	1205,53641
#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK	1209,53790
#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X	1210,53841
#define M88E1000_EPSCR_TX_CLK_25	1211,53890
#define I347AT4_PCDL	1214,53982
#define I347AT4_PCDC	1215,54044
#define I347AT4_PAGE_SELECT	1216,54107
#define I347AT4_PSCR_DOWNSHIFT_ENABLE	1223,54295
#define I347AT4_PSCR_DOWNSHIFT_MASK	1224,54340
#define I347AT4_PSCR_DOWNSHIFT_1X	1225,54383
#define I347AT4_PSCR_DOWNSHIFT_2X	1226,54424
#define I347AT4_PSCR_DOWNSHIFT_3X	1227,54465
#define I347AT4_PSCR_DOWNSHIFT_4X	1228,54506
#define I347AT4_PSCR_DOWNSHIFT_5X	1229,54547
#define I347AT4_PSCR_DOWNSHIFT_6X	1230,54588
#define I347AT4_PSCR_DOWNSHIFT_7X	1231,54629
#define I347AT4_PSCR_DOWNSHIFT_8X	1232,54670
#define I347AT4_PCDC_CABLE_LENGTH_UNIT	1235,54756
#define M88E1112_VCT_DSP_DISTANCE	1238,54853
#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK	1241,54944
#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X	1242,54997
#define GG82563_PAGE_SHIFT	1248,55102
#define GG82563_REG(1249,55131
#define GG82563_MIN_ALT_REG	1251,55230
#define GG82563_PHY_SPEC_CTRL	1254,55295
#define GG82563_PHY_PAGE_SELECT	1255,55366
#define GG82563_PHY_SPEC_CTRL_2	1256,55436
#define GG82563_PHY_PAGE_SELECT_ALT	1257,55510
#define GG82563_PHY_MAC_SPEC_CTRL	1260,55624
#define GG82563_PHY_DSP_DISTANCE	1262,55678
#define GG82563_PHY_KMRN_MODE_CTRL	1266,55817
#define GG82563_PHY_PWR_MGMT_CTRL	1267,55873
#define GG82563_PHY_INBAND_CTRL	1270,55980
#define E1000_MDIC_REG_MASK	1273,56071
#define E1000_MDIC_REG_SHIFT	1274,56110
#define E1000_MDIC_PHY_MASK	1275,56142
#define E1000_MDIC_PHY_SHIFT	1276,56181
#define E1000_MDIC_OP_WRITE	1277,56213
#define E1000_MDIC_OP_READ	1278,56252
#define E1000_MDIC_READY	1279,56290
#define E1000_MDIC_ERROR	1280,56326
#define E1000_MDIC_DEST	1281,56362
#define E1000_GEN_CTL_READY	1284,56420
#define E1000_GEN_CTL_ADDRESS_SHIFT	1285,56460
#define E1000_GEN_POLL_TIMEOUT	1286,56498
#define E1000_LSECTXCAP_SUM_MASK	1289,56565
#define E1000_LSECTXCAP_SUM_SHIFT	1290,56609
#define E1000_LSECRXCAP_SUM_MASK	1291,56646
#define E1000_LSECRXCAP_SUM_SHIFT	1292,56690
#define E1000_LSECTXCTRL_EN_MASK	1294,56728
#define E1000_LSECTXCTRL_DISABLE	1295,56772
#define E1000_LSECTXCTRL_AUTH	1296,56809
#define E1000_LSECTXCTRL_AUTH_ENCRYPT	1297,56844
#define E1000_LSECTXCTRL_AISCI	1298,56886
#define E1000_LSECTXCTRL_PNTHRSH_MASK	1299,56929
#define E1000_LSECTXCTRL_RSV_MASK	1300,56978
#define E1000_LSECRXCTRL_EN_MASK	1302,57024
#define E1000_LSECRXCTRL_EN_SHIFT	1303,57068
#define E1000_LSECRXCTRL_DISABLE	1304,57104
#define E1000_LSECRXCTRL_CHECK	1305,57141
#define E1000_LSECRXCTRL_STRICT	1306,57177
#define E1000_LSECRXCTRL_DROP	1307,57214
#define E1000_LSECRXCTRL_PLSH	1308,57249
#define E1000_LSECRXCTRL_RP	1309,57291
#define E1000_LSECRXCTRL_RSV_MASK	1310,57331
#define E1000_RTTBCNRC_RS_ENA	1313,57415
#define E1000_RTTBCNRC_RF_DEC_MASK	1314,57457
#define E1000_RTTBCNRC_RF_INT_SHIFT	1315,57503
#define E1000_RTTBCNRC_RF_INT_MASK	1316,57542
#define E1000_DMACR_DMACWT_MASK	1321,57714
#define E1000_DMACR_DMACTHR_MASK	1323,57792
#define E1000_DMACR_DMACTHR_SHIFT	1324,57836
#define E1000_DMACR_DMAC_LX_MASK	1326,57908
#define E1000_DMACR_DMAC_LX_SHIFT	1327,57952
#define E1000_DMACR_DMAC_EN	1328,57989
#define E1000_DMACR_DC_BMC2OSW_EN	1330,58104
#define E1000_DMCTXTH_DMCTTHR_MASK	1333,58190
#define E1000_DMCTLX_TTLX_MASK	1335,58237
#define E1000_DMCRTRH_UTRESH_MASK	1338,58338
#define E1000_DMCRTRH_LRPRCW	1340,58422
#define E1000_DMCCNT_CCOUNT_MASK	1343,58504
#define E1000_FCRTC_RTH_COAL_MASK	1346,58587
#define E1000_FCRTC_RTH_COAL_SHIFT	1347,58632
#define E1000_PCIEMISC_LX_DECISION	1349,58711
#define E1000_RXPBS_CFG_TS_EN	1351,58758
#define E1000_RXPBS_SIZE_I210_MASK	1352,58829
#define E1000_TXPB0S_SIZE_I210_MASK	1353,58903
#define E1000_PROXYFC_D0	1356,59008
#define E1000_PROXYFC_EX	1357,59072
#define E1000_PROXYFC_MC	1358,59136
#define E1000_PROXYFC_BC	1359,59197
#define E1000_PROXYFC_ARP_DIRECTED	1360,59263
#define E1000_PROXYFC_IPV4	1361,59338
#define E1000_PROXYFC_IPV6	1362,59404
#define E1000_PROXYFC_NS	1363,59470
#define E1000_PROXYFC_ARP	1364,59540
#define E1000_PROXYS_CLEAR	1366,59625
#define E1000_FWSTS_FWRI	1369,59699
#define E1000_VTCTRL_RST	1371,59779
#define E1000_STATUS_LAN_ID_MASK	1373,59832
#define E1000_STATUS_LAN_ID_OFFSET	1375,59954
#define E1000_VFTA_ENTRIES	1376,59991
#define E1000_UNUSEDARG1378,60047

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_i210.h,1625
#define _E1000_I210_H_29,1188
#define E1000_STM_OPCODE	48,2018
#define E1000_EEPROM_FLASH_SIZE_WORD	49,2051
#define INVM_DWORD_TO_RECORD_TYPE(51,2094
#define INVM_DWORD_TO_WORD_ADDRESS(53,2168
#define INVM_DWORD_TO_WORD_DATA(55,2257
enum E1000_INVM_STRUCTURE_TYPE 58,2346
	E1000_INVM_UNINITIALIZED_STRUCTURE	59,2379
	E1000_INVM_UNINITIALIZED_STRUCTURE		= 0x00,x0059,2379
	E1000_INVM_WORD_AUTOLOAD_STRUCTURE	60,2424
	E1000_INVM_WORD_AUTOLOAD_STRUCTURE		= 0x01,x0160,2424
	E1000_INVM_CSR_AUTOLOAD_STRUCTURE	61,2469
	E1000_INVM_CSR_AUTOLOAD_STRUCTURE		= 0x02,x0261,2469
	E1000_INVM_PHY_REGISTER_AUTOLOAD_STRUCTURE	62,2513
	E1000_INVM_PHY_REGISTER_AUTOLOAD_STRUCTURE	= 0x03,x0362,2513
	E1000_INVM_RSA_KEY_SHA256_STRUCTURE	63,2565
	E1000_INVM_RSA_KEY_SHA256_STRUCTURE		= 0x04,x0463,2565
	E1000_INVM_INVALIDATED_STRUCTURE	64,2611
	E1000_INVM_INVALIDATED_STRUCTURE		= 0x0F,x0F64,2611
#define E1000_INVM_RSA_KEY_SHA256_DATA_SIZE_IN_DWORDS	67,2658
#define E1000_INVM_CSR_AUTOLOAD_DATA_SIZE_IN_DWORDS	68,2714
#define E1000_INVM_ULT_BYTES_SIZE	69,2768
#define E1000_INVM_RECORD_SIZE_IN_BYTES	70,2804
#define E1000_INVM_VER_FIELD_ONE	71,2846
#define E1000_INVM_VER_FIELD_TWO	72,2886
#define E1000_INVM_IMGTYPE_FIELD	73,2928
#define E1000_INVM_MAJOR_MASK	75,2973
#define E1000_INVM_MINOR_MASK	76,3009
#define E1000_INVM_MAJOR_SHIFT	77,3043
#define ID_LED_DEFAULT_I210	79,3077
#define ID_LED_DEFAULT_I210_SERDES	82,3196
#define NVM_INIT_CTRL_2_DEFAULT_I211	87,3364
#define NVM_INIT_CTRL_4_DEFAULT_I211	88,3408
#define NVM_LED_1_CFG_DEFAULT_I211	89,3452
#define NVM_LED_0_2_CFG_DEFAULT_I211	90,3494

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_i210.c,971
static s32 e1000_acquire_nvm_i210(48,1977
static void e1000_release_nvm_i210(66,2406
s32 e1000_acquire_swfw_sync_i210(81,2847
void e1000_release_swfw_sync_i210(133,4089
static s32 e1000_get_hw_semaphore_i210(155,4621
s32 e1000_read_nvm_srrd_i210(228,6445
s32 e1000_write_nvm_srwr_i210(273,7865
static s32 e1000_write_nvm_srwr(314,9131
static s32 e1000_read_invm_word_i210(369,10463
static s32 e1000_read_invm_i210(411,11865
s32 e1000_read_invm_version(491,14015
s32 e1000_validate_nvm_checksum_i210(590,16877
s32 e1000_update_nvm_checksum_i210(629,17901
bool e1000_get_flash_presence_i210(688,19346
s32 e1000_update_flash_i210(708,19716
s32 e1000_pool_flash_update_done_i210(739,20394
static s32 e1000_init_nvm_params_i210(764,20947
void e1000_init_function_pointers_i210(797,22012
static s32 e1000_valid_led_default_i210(813,22481
static s32 __e1000_access_xmdio_reg(848,23353
s32 e1000_read_xmdio_reg(890,24388
s32 e1000_write_xmdio_reg(904,24800

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_nvm.c,1021
void e1000_init_nvm_ops_generic(38,1419
s32 e1000_null_read_nvm(59,2094
void e1000_null_nvm_generic(71,2397
s32 e1000_null_led_default(81,2614
s32 e1000_null_write_nvm(92,2875
static void e1000_raise_eec_clk(107,3245
static void e1000_lower_eec_clk(122,3609
static void e1000_shift_out_eec_bits(140,4213
static u16 e1000_shift_in_eec_bits(184,5360
s32 e1000_poll_eerd_eewr_done(221,6104
s32 e1000_acquire_nvm_generic(251,6841
static void e1000_standby_nvm(285,7584
static void e1000_stop_nvm(311,8258
void e1000_release_nvm_generic(331,8716
static s32 e1000_ready_nvm_eeprom(350,9111
s32 e1000_read_nvm_spi(402,10446
s32 e1000_read_nvm_eerd(462,12032
s32 e1000_write_nvm_spi(507,13324
s32 e1000_read_pba_string_generic(584,15289
s32 e1000_read_pba_length_generic(693,18183
s32 e1000_read_mac_addr_generic(756,19683
s32 e1000_validate_nvm_checksum_generic(784,20430
s32 e1000_update_nvm_checksum_generic(817,21211
static void e1000_reload_nvm_generic(848,21983
void e1000_get_fw_version(868,22502

lib/librte_eal/linuxapp/kni/ethtool/igb/kcompat_ethtool.c,5127
#undef SUPPORTED_10000baseT_Full59,2126
#define SUPPORTED_10000baseT_Full	60,2159
#undef ADVERTISED_10000baseT_Full61,2203
#define ADVERTISED_10000baseT_Full	62,2237
#undef SPEED_1000063,2282
#define SPEED_10000	64,2301
#undef ethtool_ops66,2329
#define ethtool_ops 67,2348
struct _kc_ethtool_ops 69,2385
	int  (*get_settings)get_settings70,2410
	int  (*set_settings)set_settings71,2476
	void (*get_drvinfo)get_drvinfo72,2542
	int  (*get_regs_len)get_regs_len73,2611
	void (*get_regs)get_regs74,2655
	void (*get_wol)get_wol75,2726
	int  (*set_wol)set_wol76,2791
	u32  (*get_msglevel)get_msglevel77,2856
	void (*set_msglevel)set_msglevel78,2900
	int  (*nway_reset)nway_reset79,2949
	u32  (*get_link)get_link80,2991
	int  (*get_eeprom_len)get_eeprom_len81,3031
	int  (*get_eeprom)get_eeprom82,3077
	int  (*set_eeprom)set_eeprom83,3150
	int  (*get_coalesce)get_coalesce84,3223
	int  (*set_coalesce)set_coalesce85,3294
	void (*get_ringparam)get_ringparam86,3365
	int  (*set_ringparam)set_ringparam87,3438
	void (*get_pauseparam)get_pauseparam88,3511
	int  (*set_pauseparam)set_pauseparam90,3609
	u32  (*get_rx_csum)get_rx_csum92,3707
	int  (*set_rx_csum)set_rx_csum93,3750
	u32  (*get_tx_csum)get_tx_csum94,3798
	int  (*set_tx_csum)set_tx_csum95,3841
	u32  (*get_sg)get_sg96,3889
	int  (*set_sg)set_sg97,3927
	u32  (*get_tso)get_tso98,3970
	int  (*set_tso)set_tso99,4009
	int  (*self_test_count)self_test_count100,4053
	void (*self_test)self_test101,4100
	void (*get_strings)get_strings102,4171
	int  (*phys_id)phys_id103,4235
	int  (*get_stats_count)get_stats_count104,4279
	void (*get_ethtool_stats)get_ethtool_stats105,4326
} *ethtool_ops ethtool_ops107,4433
#undef SET_ETHTOOL_OPS109,4457
#define SET_ETHTOOL_OPS(110,4480
#undef ethtool_op_get_link118,4724
#define ethtool_op_get_link 119,4751
u32 _kc_ethtool_op_get_link(120,4803
#undef ethtool_op_get_tx_csum125,4899
#define ethtool_op_get_tx_csum 126,4929
u32 _kc_ethtool_op_get_tx_csum(127,4987
#undef ethtool_op_set_tx_csum136,5142
#define ethtool_op_set_tx_csum 137,5172
int _kc_ethtool_op_set_tx_csum(138,5230
#undef ethtool_op_get_sg156,5593
#define ethtool_op_get_sg 157,5618
u32 _kc_ethtool_op_get_sg(158,5666
#undef ethtool_op_set_sg167,5806
#define ethtool_op_set_sg 168,5831
int _kc_ethtool_op_set_sg(169,5879
#undef ethtool_op_get_tso181,6061
#define ethtool_op_get_tso 182,6087
u32 _kc_ethtool_op_get_tso(183,6137
#undef ethtool_op_set_tso192,6280
#define ethtool_op_set_tso 193,6306
int _kc_ethtool_op_set_tso(194,6356
static int ethtool_get_settings(208,6583
static int ethtool_set_settings(225,6922
static int ethtool_get_drvinfo(238,7196
static int ethtool_get_regs(264,7853
static int ethtool_get_wol(300,8581
static int ethtool_set_wol(314,8865
static int ethtool_get_msglevel(327,9128
static int ethtool_set_msglevel(341,9441
static int ethtool_nway_reset(355,9733
static int ethtool_get_link(363,9884
static int ethtool_get_eeprom(377,10183
static int ethtool_set_eeprom(422,11152
static int ethtool_get_coalesce(463,12034
static int ethtool_set_coalesce(477,12359
static int ethtool_get_ringparam(490,12658
static int ethtool_set_ringparam(504,12992
static int ethtool_get_pauseparam(517,13299
static int ethtool_set_pauseparam(531,13642
static int ethtool_get_rx_csum(544,13957
static int ethtool_set_rx_csum(558,14267
static int ethtool_get_tx_csum(572,14556
static int ethtool_set_tx_csum(586,14866
static int ethtool_get_sg(599,15151
static int ethtool_set_sg(613,15442
static int ethtool_get_tso(626,15712
static int ethtool_set_tso(640,16007
static int ethtool_self_test(653,16280
static int ethtool_get_strings(686,16961
static int ethtool_phys_id(733,17954
static int ethtool_get_stats(746,18215
#define ETHTOOL_OPS_COMPAT781,19005
int ethtool_ioctl(782,19032
#define mii_if_info 869,21568
struct _kc_mii_if_info 870,21604
	int phy_id;871,21629
	int advertising;872,21642
	int phy_id_mask;873,21660
	int reg_num_mask;874,21678
	unsigned int full_duplex 876,21698
	unsigned int force_media 877,21751
	struct net_device *dev;dev879,21811
	int (*mdio_read)mdio_read880,21836
	void (*mdio_write)mdio_write881,21906
#undef mii_link_ok887,22035
#define mii_link_ok 888,22054
#undef mii_nway_restart889,22090
#define mii_nway_restart 890,22114
#undef mii_ethtool_gset891,22160
#define mii_ethtool_gset 892,22184
#undef mii_ethtool_sset893,22230
#define mii_ethtool_sset 894,22254
#undef mii_check_link895,22300
#define mii_check_link 896,22322
#undef generic_mii_ioctl905,22818
#define generic_mii_ioctl 906,22843
struct _kc_pci_dev_ext 913,23114
	struct pci_dev *dev;dev914,23139
	void *pci_drvdata;pci_drvdata915,23161
	struct pci_driver *driver;driver916,23181
struct _kc_net_dev_ext 919,23213
	struct net_device *dev;dev920,23238
	unsigned int carrier;921,23263
int _kc_mii_ethtool_gset(928,23351
int _kc_mii_ethtool_sset(988,25125
int _kc_mii_link_ok 1059,27192
int _kc_mii_nway_restart 1068,27443
void _kc_mii_check_link 1085,27764
int _kc_generic_mii_ioctl(1097,28074

lib/librte_eal/linuxapp/kni/ethtool/igb/kcompat.c,2601
static int skip_atoi(36,1385
#define _kc_ZEROPAD	45,1501
#define _kc_SIGN	46,1544
#define _kc_PLUS	47,1591
#define _kc_SPACE	48,1627
#define _kc_LEFT	49,1668
#define _kc_SPECIAL	50,1710
#define _kc_LARGE	51,1743
static char * number(53,1805
int _kc_vsnprintf(146,3467
int _kc_snprintf(369,7996
#define PCI_DRAM_OFFSET 390,8447
_kc_pci_map_page(394,8485
_kc_pci_map_page(404,8725
_kc_pci_unmap_page(414,8980
_kc_pci_set_dma_mask(429,9373
_kc_pci_request_regions(438,9526
_kc_pci_release_regions(462,10106
_kc_alloc_etherdev(482,10590
_kc_is_valid_ether_addr(501,10940
_kc_pci_set_power_state(514,11226
_kc_pci_enable_wake(520,11302
void _kc_skb_fill_page_desc(529,11543
unsigned long find_next_bit(553,12216
size_t _kc_strlcpy(592,13098
uint32_t __attribute__((weak)) _kc__div64_32(606,13353
int _kc_scnprintf(644,14069
char *_kc_kstrdup(_kc_kstrdup663,14646
void *_kc_kzalloc(_kc_kzalloc681,15001
int _kc_skb_pad(692,15285
int _kc_pci_save_state(723,16010
void _kc_pci_restore_state(757,17054
void _kc_free_netdev(785,17895
void *_kc_kmemdup(_kc_kmemdup805,18389
struct pci_dev *_kc_netdev_to_pdev(_kc_netdev_to_pdev818,18687
static void _kc_hex_dump_to_buffer(827,19014
void _kc_print_hex_dump(906,20785
_kc_i2c_new_device(941,21672
struct net_device *napi_to_poll_dev(napi_to_poll_dev988,22804
int __kc_adapter_clean(996,23092
void _kc_pci_disable_link_state(1012,23648
void _kc_netif_tx_stop_all_queues(1033,24211
void _kc_netif_tx_wake_all_queues(1043,24483
void _kc_netif_tx_start_all_queues(1053,24755
void __kc_warn_slowpath(1066,25077
_kc_pci_prepare_to_sleep(1085,25558
_kc_pci_wake_from_d3(1103,25874
static void __kc_pci_set_master(1120,26238
void _kc_pci_clear_master(1139,26735
int _kc_pci_num_vf(1147,26947
void _kc_netif_set_real_num_tx_queues(1172,27587
ssize_t _kc_simple_write_to_buffer(1198,28270
static const u32 _kc_flags_dup_features 1222,28983
u32 _kc_ethtool_op_get_flags(1225,29079
int _kc_ethtool_op_set_flags(1230,29185
void _kc_skb_add_rx_frag(1252,29873
int _kc_simple_open(1261,30113
static inline int __kc_pcie_cap_version(1275,30583
static inline bool __kc_pcie_cap_has_devctl(1287,30837
static inline bool __kc_pcie_cap_has_lnkctl(1292,30943
static inline bool __kc_pcie_cap_has_sltctl(1302,31209
static inline bool __kc_pcie_cap_has_rtctl(1319,31650
static bool __kc_pcie_capability_reg_implemented(1328,31872
int __kc_pcie_capability_read_word(1368,32878
int __kc_pcie_capability_write_word(1403,33820
int __kc_pcie_capability_clear_and_set_word(1414,34066
int __kc_pci_vfs_assigned(1440,34856

lib/librte_eal/linuxapp/kni/ethtool/igb/igb_vmdq.c,823
int igb_vmdq_open(36,1287
int igb_vmdq_close(61,2038
netdev_tx_t igb_vmdq_xmit_frame(76,2457
struct net_device_stats *igb_vmdq_get_stats(igb_vmdq_get_stats83,2648
static int igb_write_vm_addr_list(119,4099
#define E1000_VMOLR_UPE	152,5002
void igb_vmdq_set_rx_mode(153,5069
int igb_vmdq_set_mac(204,6582
int igb_vmdq_change_mtu(217,7046
void igb_vmdq_tx_timeout(233,7448
void igb_vmdq_vlan_rx_register(238,7511
void igb_vmdq_vlan_rx_add_vid(253,7945
void igb_vmdq_vlan_rx_kill_vid(278,8737
static int igb_vmdq_get_settings(293,9166
static u32 igb_vmdq_get_msglevel(361,10896
static void igb_vmdq_get_drvinfo(368,11103
static void igb_vmdq_get_ringparam(386,11695
static u32 igb_vmdq_get_rx_csum(403,12224
static struct ethtool_ops igb_vmdq_ethtool_ops 412,12473
void igb_vmdq_set_ethtool_ops(430,13135

lib/librte_eal/linuxapp/kni/ethtool/igb/igb_ptp.c,1209
#define INCVALUE_MASK	40,1552
#define ISGN	41,1586
#define IGB_SYSTIM_OVERFLOW_PERIOD	86,3310
#define IGB_PTP_TX_TIMEOUT	87,3359
#define INCPERIOD_82576	88,3397
#define INCVALUE_82576_MASK	89,3455
#define INCVALUE_82576	90,3522
#define IGB_NBITS_82580	91,3577
static cycle_t igb_ptp_read_82576(97,3651
static cycle_t igb_ptp_read_82580(117,4025
static void igb_ptp_read_i210(142,4642
static void igb_ptp_write_i210(159,5125
static void igb_ptp_systim_to_hwtstamp(189,6199
static int igb_ptp_adjfreq_82576(226,7016
static int igb_ptp_adjfreq_82580(255,7569
static int igb_ptp_adjtime_82576(294,8399
static int igb_ptp_adjtime_i210(312,8800
static int igb_ptp_gettime_82576(330,9268
static int igb_ptp_gettime_i210(351,9721
static int igb_ptp_settime_82576(367,10060
static int igb_ptp_settime_i210(387,10485
static int igb_ptp_enable(403,10831
void igb_ptp_tx_work(416,11146
static void igb_ptp_overflow_check(443,11856
void igb_ptp_rx_hang(466,12625
void igb_ptp_tx_hwtstamp(510,13977
void igb_ptp_rx_pktstamp(535,14797
void igb_ptp_rx_rgtstamp(558,15488
int igb_ptp_hwtstamp_ioctl(604,17199
void igb_ptp_init(760,21854
void igb_ptp_stop(870,25592
void igb_ptp_reset(907,26455

lib/librte_eal/linuxapp/kni/ethtool/igb/igb_ethtool.c,3553
struct igb_stats 51,1618
	char stat_string[stat_string52,1637
	int sizeof_stat;53,1673
	int stat_offset;54,1691
#define IGB_STAT(57,1713
static const struct igb_stats igb_gstrings_stats[igb_gstrings_stats62,1888
#define IGB_NETDEV_STAT(112,3924
static const struct igb_stats igb_gstrings_net_stats[igb_gstrings_net_stats117,4126
#define IGB_GLOBAL_STATS_LEN 129,4488
#define IGB_NETDEV_STATS_LEN 130,4548
#define IGB_RX_QUEUE_STATS_LEN 131,4612
#define IGB_TX_QUEUE_STATS_LEN 133,4696
#define IGB_QUEUE_STATS_LEN 135,4780
#define IGB_STATS_LEN 140,5001
static const char igb_gstrings_test[igb_gstrings_test145,5143
#define IGB_TEST_LEN 150,5347
static int igb_get_settings(153,5441
static int igb_set_settings(278,8716
static u32 igb_get_link(383,11668
static void igb_get_pauseparam(401,12234
static int igb_set_pauseparam(420,12754
static u32 igb_get_msglevel(468,14039
static void igb_set_msglevel(474,14180
static int igb_get_regs_len(480,14332
#define IGB_REGS_LEN 482,14389
static void igb_get_regs(486,14453
static int igb_get_eeprom_len(707,23006
static int igb_get_eeprom(713,23159
static int igb_set_eeprom(760,24326
static void igb_get_drvinfo(821,26023
static void igb_get_ringparam(838,26675
static int igb_set_ringparam(853,27115
static bool reg_pattern_test(967,30122
static bool reg_set_and_check(989,30799
#define REG_PATTERN_TEST(1007,31284
#define REG_SET_AND_CHECK(1013,31425
static int igb_reg_test(1019,31568
static int igb_eeprom_test(1116,33870
static irqreturn_t igb_test_intr(1127,34065
static int igb_intr_test(1137,34297
static void igb_free_desc_rings(1290,37901
static int igb_setup_desc_rings(1296,38063
static void igb_phy_disable_receiver(1347,39370
static int igb_integrated_phy_loopback(1358,39700
static int igb_set_phy_loopback(1411,41393
static int igb_setup_loopback_test(1416,41505
static void igb_loopback_cleanup(1485,43978
static void igb_create_lbtest_frame(1522,45222
static int igb_check_lbtest_frame(1532,45522
static u16 igb_clean_test_rings(1558,46007
static int igb_run_loopback_test(1624,47742
static int igb_loopback_test(1687,49174
static int igb_link_test(1720,49936
static void igb_diag_test(1758,50645
static void igb_get_wol(1843,53056
static int igb_set_wol(1873,53822
static int igb_set_phys_id(1903,54684
static int igb_phys_id(1928,55323
static int igb_set_coalesce(1953,55854
static int igb_get_coalesce(2014,57715
static int igb_nway_reset(2036,58289
static int igb_get_sset_count(2045,58503
static int igb_get_stats_count(2057,58716
static int igb_diag_test_count(2062,58802
static void igb_get_ethtool_stats(2068,58894
static void igb_get_strings(2105,60074
static int igb_get_ts_info(2169,61987
static int igb_ethtool_begin(2229,63565
static void igb_ethtool_complete(2238,63734
static u32 igb_get_rx_csum(2247,63951
static int igb_set_rx_csum(2252,64057
static int igb_set_tx_csum(2264,64271
static int igb_set_tso(2285,64726
static int igb_set_flags(2326,65590
static int igb_set_adv_coal(2360,66349
static void igb_get_dmac(2414,67574
static int igb_get_eee(2425,67787
static int igb_set_eee(2508,69767
static int igb_get_rss_hash_opts(2568,71325
static int igb_get_rxnfc(2606,72204
#define UDP_RSS_FLAGS 2631,72676
static int igb_set_rss_hash_opt(2633,72769
static int igb_set_rxnfc(2736,75283
static const struct ethtool_ops igb_ethtool_ops 2753,75599
static const struct ethtool_ops_ext igb_ethtool_ops_ext 2837,78582
void igb_set_ethtool_ops(2845,78804
void igb_set_ethtool_ops(2851,78962

lib/librte_eal/linuxapp/kni/ethtool/igb/igb_vmdq.h,29
#define _IGB_VMDQ_H_29,1186

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_phy.c,3434
static const u16 e1000_m88_cable_length_table[e1000_m88_cable_length_table32,1267
#define M88E1000_CABLE_LENGTH_TABLE_SIZE 34,1378
static const u16 e1000_igp_2_cable_length_table[e1000_igp_2_cable_length_table38,1510
#define IGP02E1000_CABLE_LENGTH_TABLE_SIZE 47,2032
void e1000_init_phy_ops_generic(57,2340
s32 e1000_null_set_page(93,3770
s32 e1000_null_read_reg(104,4020
void e1000_null_phy_generic(115,4305
s32 e1000_null_lplu_state(125,4521
s32 e1000_null_write_reg(136,4781
s32 e1000_read_i2c_byte_null(151,5168
s32 e1000_write_i2c_byte_null(168,5621
s32 e1000_check_reset_block_generic(185,6174
s32 e1000_get_phy_id(204,6639
s32 e1000_phy_reset_dsp_generic(238,7334
s32 e1000_read_phy_reg_mdic(263,7954
s32 e1000_write_phy_reg_mdic(322,9624
s32 e1000_read_phy_reg_i2c(382,11329
s32 e1000_write_phy_reg_i2c(429,12692
s32 e1000_read_sfp_data_byte(490,14556
s32 e1000_write_sfp_data_byte(545,16136
s32 e1000_read_phy_reg_m88(615,18209
s32 e1000_write_phy_reg_m88(645,18918
s32 e1000_set_page_igp(675,19682
static s32 __e1000_read_phy_reg_igp(697,20323
s32 e1000_read_phy_reg_igp(737,21290
s32 e1000_read_phy_reg_igp_locked(751,21732
static s32 __e1000_write_phy_reg_igp(766,22259
s32 e1000_write_phy_reg_igp(805,23210
s32 e1000_write_phy_reg_igp_locked(819,23631
static s32 __e1000_read_kmrn_reg(835,24212
s32 e1000_read_kmrn_reg_generic(879,25283
s32 e1000_read_kmrn_reg_locked(894,25757
static s32 __e1000_write_kmrn_reg(910,26309
s32 e1000_write_kmrn_reg_generic(950,27268
s32 e1000_write_kmrn_reg_locked(964,27716
static s32 e1000_set_master_slave_mode(975,27997
s32 e1000_copper_link_setup_82577(1015,29008
s32 e1000_copper_link_setup_m88(1082,30542
s32 e1000_copper_link_setup_m88_gen2(1185,33236
s32 e1000_copper_link_setup_igp(1283,35584
static s32 e1000_phy_setup_autoneg(1383,38115
static s32 e1000_copper_link_autoneg(1536,43426
s32 e1000_setup_copper_link_generic(1600,45309
s32 e1000_phy_force_speed_duplex_igp(1653,46677
s32 e1000_phy_force_speed_duplex_m88(1719,48481
s32 e1000_phy_force_speed_duplex_ife(1856,51953
void e1000_phy_force_speed_duplex_setup(1924,53738
s32 e1000_set_d3_lplu_state_generic(1987,55661
s32 e1000_check_downshift_generic(2071,57983
s32 e1000_check_polarity_m88(2113,58952
s32 e1000_check_polarity_igp(2140,59654
s32 e1000_check_polarity_ife(2183,60759
static s32 e1000_wait_autoneg(2218,61651
s32 e1000_phy_has_link_generic(2256,62659
s32 e1000_get_cable_length_m88(2310,64212
s32 e1000_get_cable_length_m88_gen2(2336,64890
s32 e1000_get_cable_length_igp_2(2458,68511
s32 e1000_get_phy_info_m88(2528,71011
s32 e1000_get_phy_info_igp(2603,73039
s32 e1000_get_phy_info_ife(2665,74514
s32 e1000_phy_sw_reset_generic(2720,75958
s32 e1000_phy_hw_reset_generic(2753,76758
s32 e1000_get_cfg_done_generic(2794,77626
s32 e1000_phy_init_script_igp3(2809,77956
enum e1000_phy_type e1000_get_phy_type_from_id(2892,81062
s32 e1000_determine_phy_address(2942,82221
void e1000_power_up_phy_copper(2980,83085
void e1000_power_down_phy_copper(3004,83876
s32 e1000_check_polarity_82577(3030,84682
s32 e1000_phy_force_speed_duplex_82577(3054,85276
s32 e1000_get_phy_info_82577(3103,86543
s32 e1000_get_cable_length_82577(3166,88107
s32 e1000_write_phy_reg_gs40g(3198,88946
s32 e1000_read_phy_reg_gs40g(3230,89814
s32 e1000_read_phy_reg_mphy(3261,90575
s32 e1000_write_phy_reg_mphy(3322,92305
bool e1000_is_mphy_ready(3384,94001

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_manage.h,1390
#define _E1000_MANAGE_H_29,1190
enum e1000_mng_mode 45,1977
	e1000_mng_mode_none 46,1999
	e1000_mng_mode_asf,47,2025
	e1000_mng_mode_pt,48,2046
	e1000_mng_mode_ipmi,49,2066
	e1000_mng_mode_host_if_only50,2088
#define E1000_FACTPS_MNGCG	53,2121
#define E1000_FWSM_MODE_MASK	55,2162
#define E1000_FWSM_MODE_SHIFT	56,2197
#define E1000_FWSM_FW_VALID	57,2231
#define E1000_FWSM_HI_EN_ONLY_MODE	58,2272
#define E1000_MNG_IAMT_MODE	60,2313
#define E1000_MNG_DHCP_COOKIE_LENGTH	61,2347
#define E1000_MNG_DHCP_COOKIE_OFFSET	62,2390
#define E1000_MNG_DHCP_COMMAND_TIMEOUT	63,2434
#define E1000_MNG_DHCP_TX_PAYLOAD_CMD	64,2477
#define E1000_MNG_DHCP_COOKIE_STATUS_PARSING	65,2519
#define E1000_MNG_DHCP_COOKIE_STATUS_VLAN	66,2568
#define E1000_VFTA_ENTRY_SHIFT	68,2615
#define E1000_VFTA_ENTRY_MASK	69,2650
#define E1000_VFTA_ENTRY_BIT_SHIFT_MASK	70,2687
#define E1000_HI_MAX_BLOCK_BYTE_LENGTH	72,2734
#define E1000_HI_MAX_BLOCK_DWORD_LENGTH	73,2807
#define E1000_HI_COMMAND_TIMEOUT	74,2881
#define E1000_HI_FW_BASE_ADDRESS	75,2946
#define E1000_HI_FW_MAX_LENGTH	76,2988
#define E1000_HI_FW_BLOCK_DWORD_LENGTH	77,3052
#define E1000_HICR_MEMORY_BASE_EN	78,3125
#define E1000_HICR_EN	79,3191
#define E1000_HICR_C	81,3302
#define E1000_HICR_SV	82,3330
#define E1000_HICR_FW_RESET_ENABLE	83,3382
#define E1000_HICR_FW_RESET	84,3422
#define E1000_IAMT_SIGNATURE	87,3511

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_manage.c,444
u8 e1000_calculate_checksum(38,1458
s32 e1000_mng_enable_host_if_generic(64,2088
bool e1000_check_mng_mode_generic(105,3161
bool e1000_enable_tx_pkt_filtering_generic(123,3638
s32 e1000_mng_write_cmd_header_generic(183,5521
s32 e1000_mng_host_if_write_generic(217,6650
s32 e1000_mng_write_dhcp_info_generic(289,8314
bool e1000_enable_mng_pass_thru(334,9543
s32 e1000_host_interface_command(374,10560
s32 e1000_load_firmware(447,12663

lib/librte_eal/linuxapp/kni/ethtool/igb/kcompat.h,44559
#define _KCOMPAT_H_29,1185
#define KERNEL_VERSION(34,1266
#define NAPI59,1898
#define adapter_struct 61,1912
#define adapter_q_vector 62,1947
#define NAPI63,1985
#define CONFIG_IGB_DISABLE_PACKET_SPLIT73,2202
#undef CONFIG_PCI_MSI79,2364
struct msix_entry 83,2467
	u16 vector;84,2487
	u16 entry;85,2544
#undef pci_enable_msi88,2613
#define pci_enable_msi(89,2635
#undef pci_disable_msi90,2671
#define pci_disable_msi(91,2694
#undef pci_enable_msix92,2737
#define pci_enable_msix(93,2760
#undef pci_disable_msix94,2803
#define pci_disable_msix(95,2827
#define msi_remove_pci_irq_vectors(96,2871
#undef CONFIG_PM99,2971
#undef CONFIG_NET_POLL_CONTROLLER103,3031
#define PMSG_SUSPEND 107,3094
#undef TRUE111,3161
#undef FALSE112,3173
#define TRUE 113,3186
#define FALSE 114,3204
#define _Bool 117,3270
#define _Bool 120,3302
#define ETH_P_8021Q 125,3396
#define module_param(129,3452
#define DMA_64BIT_MASK 133,3532
#define DMA_32BIT_MASK 137,3609
#define PCI_CAP_ID_EXP 141,3686
#define PCIE_LINK_STATE_L0S 145,3750
#define PCIE_LINK_STATE_L1 148,3814
#define mmiowb(153,3885
#define mmiowb(155,3943
#define SET_NETDEV_DEV(160,3998
#define free_netdev(164,4121
#define CONFIG_NET_POLL_CONTROLLER168,4189
#define skb_header_cloned(174,4369
#define gso_size 178,4428
#define gso_segs 179,4454
#define vlan_gro_receive(183,4508
#define napi_gro_receive(185,4611
#define NETIF_F_SCTP_CSUM 189,4707
#define NETIF_F_LRO 193,4763
#define NETIF_F_NTUPLE 197,4824
#define IPPROTO_SCTP 201,4886
#define CHECKSUM_PARTIAL 205,4944
#define CHECKSUM_COMPLETE 206,4981
#define __read_mostly210,5049
#define MII_RESV1	214,5097
#define unlikely(218,5166
#define likely(219,5190
#define WARN_ON(223,5236
#define PCI_DEVICE(227,5282
#define node_online(233,5429
#define num_online_cpus(237,5501
#define cpu_online(241,5567
#define BITS_TO_LONGS(250,5739
#define DECLARE_BITMAP(252,5815
#define VLAN_HLEN 256,5906
#define VLAN_ETH_HLEN 260,5956
#define VLAN_ETH_FRAME_LEN 264,6016
#define dca_get_tag(268,6101
#define dca_add_requester(269,6126
#define dca_remove_requester(270,6158
#define DCA_PROVIDER_ADD 271,6206
#define DCA_PROVIDER_REMOVE 272,6242
#define dca3_get_tag(276,6315
#define CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS281,6456
#define IS_ALIGNED(287,6590
#undef IS_ENABLED291,6680
#undef __ARG_PLACEHOLDER_1292,6698
#undef config_enabled293,6725
#undef _config_enabled294,6747
#undef __config_enabled295,6770
#undef ___config_enabled296,6794
#define __ARG_PLACEHOLDER_1 299,6827
#define config_enabled(300,6858
#define _config_enabled(301,6907
#define __config_enabled(302,6982
#define ___config_enabled(303,7058
#define IS_ENABLED(305,7110
struct _kc_vlan_ethhdr 309,7271
	unsigned char	h_dest[h_dest310,7296
	unsigned char	h_source[h_source311,7329
	__be16		h_vlan_proto;312,7364
	__be16		h_vlan_TCI;313,7387
	__be16		h_vlan_encapsulated_proto;314,7408
#define vlan_ethhdr 316,7447
struct _kc_vlan_hdr 317,7483
	__be16		h_vlan_TCI;318,7505
	__be16		h_vlan_encapsulated_proto;319,7526
#define vlan_hdr 321,7565
#define vlan_tx_tag_present(323,7647
#define vlan_tx_tag_get(324,7683
#define VLAN_PRIO_SHIFT 329,7806
#define __GFP_COLD 334,7861
#define __GFP_COMP 338,7909
#define ETH_GSTRING_LEN 346,8137
#define ETHTOOL_GSTATS 350,8195
#undef ethtool_drvinfo351,8223
#define ethtool_drvinfo 352,8246
struct k_ethtool_drvinfo 353,8288
	u32 cmd;354,8315
	char driver[driver355,8325
	char version[version356,8343
	char fw_version[fw_version357,8362
	char bus_info[bus_info358,8384
	char reserved1[reserved1359,8404
	char reserved2[reserved2360,8425
	u32 n_stats;361,8446
	u32 testinfo_len;362,8460
	u32 eedump_len;363,8479
	u32 regdump_len;364,8496
struct ethtool_stats 367,8518
	u32 cmd;368,8541
	u32 n_stats;369,8551
	u64 data[data370,8565
#define ETHTOOL_PHYS_ID 375,8635
#define ETHTOOL_GSTRINGS 379,8719
enum ethtool_stringset 380,8749
	ETH_SS_TEST 381,8774
	ETH_SS_STATS,382,8804
struct ethtool_gstrings 384,8822
	u32 cmd;385,8848
	u32 string_set;386,8892
	u32 len;387,8954
	u8 data[data388,9017
#define ETHTOOL_TEST 393,9085
enum ethtool_test_flags 394,9111
	ETH_TEST_FL_OFFLINE	395,9137
	ETH_TEST_FL_FAILED	396,9170
struct ethtool_test 398,9205
	u32 cmd;399,9227
	u32 flags;400,9237
	u32 reserved;401,9249
	u32 len;402,9264
	u64 data[data403,9274
#define ETHTOOL_GEEPROM 408,9342
#undef ETHTOOL_GREGS409,9370
struct ethtool_eeprom 410,9391
	u32 cmd;411,9415
	u32 magic;412,9425
	u32 offset;413,9437
	u32 len;414,9450
	u8 data[data415,9460
struct ethtool_value 418,9477
	u32 cmd;419,9500
	u32 data;420,9510
#define ETHTOOL_GLINK 425,9576
#define ETHTOOL_GWOL 429,9651
#define ETHTOOL_SWOL 430,9676
#define SOPASS_MAX 431,9701
struct ethtool_wolinfo 432,9727
	u32 cmd;433,9752
	u32 supported;434,9762
	u32 wolopts;435,9778
	u8 sopass[sopass436,9792
#define ETHTOOL_GREGS	441,9896
#define ethtool_regs 442,9954
struct _kc_ethtool_regs 444,10029
	u32 cmd;445,10055
	u32 version;446,10065
	u32 len;447,10133
	u8 data[data448,10155
#define ETHTOOL_GMSGLVL	453,10223
#define ETHTOOL_SMSGLVL	456,10321
#define ETHTOOL_NWAY_RST	459,10423
#define ETHTOOL_GLINK	462,10524
#define ETHTOOL_GEEPROM	465,10611
#define ETHTOOL_SEEPROM	468,10700
#define ETHTOOL_GCOALESCE	471,10791
#define ethtool_coalesce 473,10906
struct _kc_ethtool_coalesce 474,10952
	u32	cmd;475,10982
	u32	rx_coalesce_usecs;481,11147
	u32	rx_max_coalesced_frames;489,11415
	u32	rx_coalesce_usecs_irq;496,11649
	u32	rx_max_coalesced_frames_irq;497,11677
	u32	tx_coalesce_usecs;503,11837
	u32	tx_max_coalesced_frames;511,12104
	u32	tx_coalesce_usecs_irq;518,12338
	u32	tx_max_coalesced_frames_irq;519,12366
	u32	stats_block_coalesce_usecs;526,12608
	u32	use_adaptive_rx_coalesce;535,12981
	u32	use_adaptive_tx_coalesce;536,13012
	u32	pkt_rate_low;542,13177
	u32	rx_coalesce_usecs_low;543,13196
	u32	rx_max_coalesced_frames_low;544,13224
	u32	tx_coalesce_usecs_low;545,13258
	u32	tx_max_coalesced_frames_low;546,13286
	u32	pkt_rate_high;557,13635
	u32	rx_coalesce_usecs_high;558,13655
	u32	rx_max_coalesced_frames_high;559,13684
	u32	tx_coalesce_usecs_high;560,13719
	u32	tx_max_coalesced_frames_high;561,13748
	u32	rate_sample_interval;566,13895
#define ETHTOOL_SCOALESCE	571,13983
#define ETHTOOL_GRINGPARAM	574,14081
#define ethtool_ringparam 576,14189
struct _kc_ethtool_ringparam 577,14237
	u32	cmd;578,14268
	u32	rx_max_pending;584,14451
	u32	rx_mini_max_pending;585,14472
	u32	rx_jumbo_max_pending;586,14498
	u32	tx_max_pending;587,14525
	u32	rx_pending;592,14670
	u32	rx_mini_pending;593,14687
	u32	rx_jumbo_pending;594,14709
	u32	tx_pending;595,14732
#define ETHTOOL_SRINGPARAM	600,14812
#define ETHTOOL_GPAUSEPARAM	603,14918
#define ethtool_pauseparam 605,15035
struct _kc_ethtool_pauseparam 606,15085
	u32	cmd;607,15117
	u32	autoneg;619,15593
	u32	rx_pause;620,15607
	u32	tx_pause;621,15622
#define ETHTOOL_SPAUSEPARAM	626,15702
#define ETHTOOL_GRXCSUM	629,15800
#define ETHTOOL_SRXCSUM	632,15911
#define ETHTOOL_GTXCSUM	635,16022
#define ETHTOOL_STXCSUM	638,16133
#define ETHTOOL_GSG	641,16240
#define ETHTOOL_SSG	645,16358
#define ETHTOOL_TEST	649,16478
#define ETHTOOL_GSTRINGS	652,16578
#define ETHTOOL_PHYS_ID	655,16676
#define ETHTOOL_GSTATS	658,16765
#define ETHTOOL_GTSO	661,16862
#define ETHTOOL_STSO	664,16960
#define ETHTOOL_BUSINFO_LEN	668,17066
#define RHEL_RELEASE_VERSION(672,17134
#define AX_RELEASE_VERSION(675,17221
#define AX_RELEASE_CODE 679,17304
#define RHEL_RELEASE_CODE 683,17406
#define RHEL_RELEASE_CODE 685,17528
#define RHEL_RELEASE_CODE 687,17650
#define RHEL_RELEASE_CODE 692,17785
#define SLE_VERSION(697,17902
#define SLE_VERSION_CODE 702,18069
#define SLE_VERSION_CODE 705,18202
#define SLE_VERSION_CODE 709,18402
#define SLE_VERSION_CODE 713,18561
#undef ARRAY_SIZE718,18657
#define ARRAY_SIZE(719,18675
#define pci_set_dma_mask 731,19001
#define pci_request_regions 736,19154
#define pci_release_regions 741,19316
#define alloc_etherdev 749,19525
#define is_valid_ether_addr 754,19667
#define INIT_TQUEUE(762,19855
#define MII_BMCR 776,20240
#define MII_BMSR 777,20314
#define MII_PHYSID1 778,20388
#define MII_PHYSID2 779,20462
#define MII_ADVERTISE 780,20536
#define MII_LPA 781,20610
#define MII_EXPANSION 782,20684
#define BMCR_FULLDPLX 784,20793
#define BMCR_ANENABLE 785,20867
#define BMSR_ERCAP 787,20975
#define BMSR_ANEGCAPABLE 788,21049
#define BMSR_10HALF 789,21123
#define BMSR_10FULL 790,21197
#define BMSR_100HALF 791,21271
#define BMSR_100FULL 792,21345
#define ADVERTISE_CSMA 794,21457
#define ADVERTISE_10HALF 795,21531
#define ADVERTISE_10FULL 796,21605
#define ADVERTISE_100HALF 797,21679
#define ADVERTISE_100FULL 798,21753
#define ADVERTISE_ALL 799,21827
#define EXPANSION_ENABLENPAGE 802,21999
#define pci_set_power_state 810,22262
#define pci_enable_wake 815,22414
#define pci_disable_device 820,22570
#undef CONFIG_PM825,22759
#define pci_set_mwi(830,22831
#define pci_clear_mwi(833,22972
	#define MODULE_LICENSE(846,23361
#undef min852,23450
#define min(853,23461
#undef max859,23590
#define max(860,23601
#define min_t(866,23730
#define max_t(871,23819
#define list_for_each_safe(877,23935
#define ____cacheline_aligned_in_smp 884,24125
#define ____cacheline_aligned_in_smp886,24190
#define snprintf(892,24382
#define vsnprintf(894,24542
#define HAVE_NETIF_MSG 906,25006
	NETIF_MSG_DRV	908,25038
	NETIF_MSG_DRV		= 0x0001,x0001908,25038
	NETIF_MSG_PROBE	909,25064
	NETIF_MSG_PROBE		= 0x0002,x0002909,25064
	NETIF_MSG_LINK	910,25092
	NETIF_MSG_LINK		= 0x0004,x0004910,25092
	NETIF_MSG_TIMER	911,25119
	NETIF_MSG_TIMER		= 0x0008,x0008911,25119
	NETIF_MSG_IFDOWN	912,25147
	NETIF_MSG_IFDOWN	= 0x0010,x0010912,25147
	NETIF_MSG_IFUP	913,25175
	NETIF_MSG_IFUP		= 0x0020,x0020913,25175
	NETIF_MSG_RX_ERR	914,25202
	NETIF_MSG_RX_ERR	= 0x0040,x0040914,25202
	NETIF_MSG_TX_ERR	915,25230
	NETIF_MSG_TX_ERR	= 0x0080,x0080915,25230
	NETIF_MSG_TX_QUEUED	916,25258
	NETIF_MSG_TX_QUEUED	= 0x0100,x0100916,25258
	NETIF_MSG_INTR	917,25289
	NETIF_MSG_INTR		= 0x0200,x0200917,25289
	NETIF_MSG_TX_DONE	918,25316
	NETIF_MSG_TX_DONE	= 0x0400,x0400918,25316
	NETIF_MSG_RX_STATUS	919,25345
	NETIF_MSG_RX_STATUS	= 0x0800,x0800919,25345
	NETIF_MSG_PKTDATA	920,25376
	NETIF_MSG_PKTDATA	= 0x1000,x1000920,25376
	NETIF_MSG_HW	921,25405
	NETIF_MSG_HW		= 0x2000,x2000921,25405
	NETIF_MSG_WOL	922,25430
	NETIF_MSG_WOL		= 0x4000,x4000922,25430
#define netif_msg_drv(925,25460
#define netif_msg_probe(926,25519
#define netif_msg_link(927,25582
#define netif_msg_timer(928,25643
#define netif_msg_ifdown(929,25706
#define netif_msg_ifup(930,25771
#define netif_msg_rx_err(931,25832
#define netif_msg_tx_err(932,25897
#define netif_msg_tx_queued(933,25962
#define netif_msg_intr(934,26033
#define netif_msg_tx_done(935,26094
#define netif_msg_rx_status(936,26161
#define netif_msg_pktdata(937,26232
	#define virt_to_page(949,26600
#define pci_map_page 953,26698
#define pci_unmap_page 958,26886
#undef DMA_32BIT_MASK964,27111
#define DMA_32BIT_MASK	965,27133
#undef DMA_64BIT_MASK966,27167
#define DMA_64BIT_MASK	967,27189
#define cpu_relax(973,27296
struct vlan_ethhdr 976,27334
	unsigned char h_dest[h_dest977,27355
	unsigned char h_source[h_source978,27388
	unsigned short h_vlan_proto;979,27423
	unsigned short h_vlan_TCI;980,27453
	unsigned short h_vlan_encapsulated_proto;981,27481
	#define __devexit_p(990,27734
        #undef __devexit_p995,27846
        #undef __devexit996,27873
        #undef __devinit997,27898
        #undef __devinitdata998,27923
        #define __devexit_p(999,27952
        #define __devexit1000,27988
        #define __devinit1001,28014
        #define __devinitdata1002,28040
#define NETIF_MSG_HW	1008,28234
#define NETIF_MSG_WOL	1009,28262
#define netif_msg_hw(1012,28313
#define netif_msg_wol(1015,28400
#undef NAPI1027,28784
#define pci_name(1035,28990
#define SUPPORTED_10000baseT_Full	1038,29062
#define ADVERTISED_10000baseT_Full	1041,29148
#define IGB_NO_LRO1050,29383
#define netif_poll_disable(1061,29771
static inline void _kc_netif_poll_disable(1062,29827
#define netif_poll_enable(1072,30082
static inline void _kc_netif_poll_enable(1073,30136
#define netif_tx_disable(1080,30309
static inline void _kc_netif_tx_disable(1081,30361
#define HAVE_SCTP1089,30555
#define ETHTOOL_OPS_COMPAT1097,30868
#define __user1102,31056
#define sk_protocol 1108,31248
#define pci_get_device 1109,31277
#define netif_msg_init 1119,31646
static inline u32 _kc_netif_msg_init(1120,31688
#define netdev_priv(1137,32290
#undef pci_register_driver1144,32504
#define pci_register_driver 1145,32531
enum dma_data_direction 1153,32809
	DMA_BIDIRECTIONAL 1154,32835
	DMA_TO_DEVICE 1155,32859
	DMA_FROM_DEVICE 1156,32879
	DMA_NONE 1157,32901
struct device 1160,32920
	struct pci_dev pdev;1161,32936
static inline struct pci_dev *to_pci_dev to_pci_dev1164,32962
static inline struct device *pci_dev_to_dev(pci_dev_to_dev1168,33060
#define pdev_printk(1173,33163
#define dev_err(1175,33264
#define dev_info(1177,33366
#define dev_warn(1179,33470
#define dev_notice(1181,33577
#define dev_dbg(1183,33685
#define dma_alloc_coherent(1187,33831
#define dma_free_coherent(1189,33926
#define dma_map_page(1192,34038
#define dma_unmap_page(1194,34121
#define dma_map_single(1197,34203
#define dma_unmap_single(1199,34284
#define dma_map_sg(1202,34370
#define dma_unmap_sg(1204,34462
#define dma_sync_single(1207,34559
#define dma_sync_single_range(1211,34715
#define dma_set_mask(1214,34831
struct hlist_head 1218,34948
	struct hlist_node *first;first1219,34968
struct hlist_node 1222,34999
	struct hlist_node *next,next1223,35019
	struct hlist_node *next, **pprev;pprev1223,35019
static inline void __hlist_del(1226,35058
static inline void hlist_del(1235,35240
static inline void hlist_add_head(1242,35348
static inline int hlist_empty(1252,35564
#define HLIST_HEAD_INIT 1256,35645
#define HLIST_HEAD(1257,35687
#define INIT_HLIST_HEAD(1258,35756
static inline void INIT_HLIST_NODE(1259,35807
#define might_sleep(1266,35924
static inline struct device *pci_dev_to_dev(pci_dev_to_dev1269,35959
#define work_struct 1280,36254
#undef INIT_WORK1281,36284
#define INIT_WORK(1282,36301
#undef container_of1283,36361
#define container_of 1284,36381
#define schedule_work 1285,36413
#define flush_scheduled_work 1286,36449
#define cancel_work_sync(1287,36500
#define read_barrier_depends(1295,36765
#undef get_cpu1298,36810
#define get_cpu(1299,36825
#undef put_cpu1300,36862
#define put_cpu(1301,36877
#define MODULE_INFO(1302,36911
#define CONFIG_E1000_DISABLE_PACKET_SPLIT 1304,36992
#define CONFIG_IGB_DISABLE_PACKET_SPLIT 1307,37083
#define dma_set_coherent_mask(1310,37133
#undef dev_put1312,37176
#define dev_put(1313,37191
#define skb_fill_page_desc 1316,37255
#undef ALIGN1320,37415
#define ALIGN(1321,37428
#define page_count(1324,37490
#undef MAX_NUMNODES1328,37565
#define MAX_NUMNODES 1330,37592
#define BITOP_WORD(1336,37760
#undef find_next_bit1337,37815
#define find_next_bit 1338,37836
#define find_first_bit(1342,38063
static inline const char *_kc_netdev_name(_kc_netdev_name1346,38153
#define netdev_name(1352,38315
#define strlcpy 1356,38409
# define do_div(1362,38567
# define do_div(1371,38848
#define NSEC_PER_SEC	1387,39266
#undef HAVE_I2C_SUPPORT1390,39307
#define HAVE_I2C_SUPPORT1394,39461
#define dma_pool 1400,39691
#define dma_pool_destroy 1401,39717
#define dma_pool_alloc 1402,39759
#define dma_pool_free 1403,39797
#define dma_pool_create(1405,39834
#define MODULE_VERSION(1412,40141
#define dma_sync_single_for_cpu	1418,40386
#define dma_sync_single_for_device	1419,40435
#define dma_sync_single_range_for_cpu	1420,40486
#define dma_sync_single_range_for_device	1421,40547
#define pci_dma_mapping_error 1423,40640
static inline int _kc_pci_dma_mapping_error(1424,40696
#define scnprintf(1434,41028
#undef bitmap_zero1440,41306
#define bitmap_zero 1441,41325
static inline void _kc_bitmap_zero(1442,41361
#define random_ether_addr 1451,41629
static inline void _kc_random_ether_addr(1452,41677
#define page_to_nid(1458,41873
#undef if_mii1464,42052
#define if_mii 1465,42066
static inline struct mii_ioctl_data *_kc_if_mii(_kc_if_mii1466,42092
#define __force1472,42228
#define PCI_EXP_DEVCTL 1479,42427
#define PCI_EXP_DEVCTL_CERE 1482,42487
#define PCI_EXP_FLAGS	1484,42529
#define PCI_EXP_FLAGS_VERS	1485,42582
#define PCI_EXP_FLAGS_TYPE	1486,42641
#define  PCI_EXP_TYPE_ENDPOINT	1487,42698
#define  PCI_EXP_TYPE_LEG_END	1488,42756
#define  PCI_EXP_TYPE_ROOT_PORT 1489,42812
#define  PCI_EXP_TYPE_DOWNSTREAM 1490,42864
#define PCI_EXP_FLAGS_SLOT	1491,42923
#define PCI_EXP_DEVCAP	1492,42980
#define PCI_EXP_DEVSTA	1493,43032
#define msleep(1494,43079
#define __iomem1503,43381
#define kcalloc(1506,43414
#define MSEC_PER_SEC 1509,43538
static inline unsigned int _kc_jiffies_to_msecs(1510,43568
static inline unsigned long _kc_msecs_to_jiffies(1520,43876
#define msleep_interruptible 1533,44282
static inline unsigned long _kc_msleep_interruptible(1534,44336
#define BMCR_SPEED1000	1546,44679
#define __le16 1549,44761
#define __le32 1552,44802
#define __le64 1555,44843
#define __be16 1558,44884
#define __be32 1561,44925
#define __be64 1564,44966
static inline struct vlan_ethhdr *vlan_eth_hdr(vlan_eth_hdr1567,44993
#define WAKE_PHY	1573,45143
#define WAKE_UCAST	1574,45170
#define WAKE_MCAST	1575,45199
#define WAKE_BCAST	1576,45228
#define WAKE_ARP	1577,45257
#define WAKE_MAGIC	1578,45284
#define WAKE_MAGICSECURE	1579,45313
#define skb_header_pointer 1581,45384
static inline void *_kc_skb_header_pointer(_kc_skb_header_pointer1582,45434
#define NETDEV_TX_OK 1600,45790
#define NETDEV_TX_BUSY 1603,45843
#define NETDEV_TX_LOCKED 1606,45900
#define __bitwise1611,45956
#undef module_param_array_named1618,46167
#define module_param_array_named(1619,46199
#undef num_online_nodes1630,46735
#define num_online_nodes(1631,46759
#undef node_online_map1633,46852
#define node_online_map 1634,46875
#define pci_get_class 1635,46924
#define PCI_D0 1640,47116
#define PCI_D1 1641,47138
#define PCI_D2 1642,47160
#define PCI_D3hot 1643,47182
#define PCI_D3cold 1644,47204
typedef int pci_power_t;1645,47226
#define pci_choose_state(1646,47251
#define PMSG_SUSPEND 1647,47294
#define PCI_EXP_LNKCTL	1648,47317
#undef NETIF_F_LLTX1650,47344
#define prefetch(1653,47391
#define NET_IP_ALIGN 1657,47440
#define KC_USEC_PER_SEC	1660,47471
#define usecs_to_jiffies 1661,47504
static inline unsigned int _kc_jiffies_to_usecs(1662,47550
static inline unsigned long _kc_usecs_to_jiffies(1672,47882
#define PCI_EXP_LNKCAP	1685,48315
#define PCI_EXP_LNKSTA	1686,48366
#define PCI_EXP_SLTCAP	1687,48411
#define PCI_EXP_SLTCTL	1688,48462
#define PCI_EXP_SLTSTA	1689,48508
#define PCI_EXP_RTCTL	1690,48553
#define PCI_EXP_RTCAP	1691,48598
#define PCI_EXP_RTSTA	1692,48648
#define USE_REBOOT_NOTIFIER1698,48873
#define MII_CTRL1000 1701,48931
#define MII_STAT1000 1702,49005
#define ADVERTISE_PAUSE_CAP 1704,49117
#define ADVERTISE_PAUSE_ASYM 1705,49191
#define LPA_PAUSE_CAP	1707,49303
#define LPA_PAUSE_ASYM	1708,49367
#define ADVERTISE_1000FULL 1710,49466
#define ADVERTISE_1000HALF	1711,49545
#define LPA_1000LOCALRXOK	1713,49652
#define LPA_1000REMRXOK	1714,49726
#define is_zero_ether_addr 1717,49828
static inline int _kc_is_zero_ether_addr(1718,49878
#define is_multicast_ether_addr 1724,50073
static inline int _kc_is_multicast_ether_addr(1725,50133
#define kstrdup 1735,50431
#define pm_message_t 1742,50680
#define kzalloc 1744,50721
#define MII_ESTATUS	1749,50836
#define BMSR_ESTATEN	1751,50921
#define ESTATUS_1000_TFULL	1753,51011
#define ESTATUS_1000_THALF	1754,51070
#define SUPPORTED_Pause	1756,51130
#define SUPPORTED_Asym_Pause	1757,51172
#define ADVERTISED_Pause	1758,51211
#define ADVERTISED_Asym_Pause	1759,51246
#define gfp_t 1765,51505
typedef unsigned gfp_t;1767,51534
#define dma_sync_single_range_for_cpu(1773,51670
#define dma_sync_single_range_for_device(1775,51802
#define vmalloc_node(1784,52127
#define setup_timer(1787,52190
#define device_can_wakeup(1794,52368
#define device_set_wakeup_enable(1797,52443
#define device_init_wakeup(1800,52533
static inline unsigned _kc_compare_ether_addr(1802,52592
#undef compare_ether_addr1809,52813
#define compare_ether_addr(1810,52839
#undef DEFINE_MUTEX1815,53072
#define DEFINE_MUTEX(1816,53092
#define mutex_lock(1817,53133
#define mutex_unlock(1818,53177
#define ____cacheline_internodealigned_in_smp 1822,53272
#define ____cacheline_internodealigned_in_smp1824,53353
#undef HAVE_PCI_ERS1827,53474
#undef HAVE_PCI_ERS1829,53523
#define HAVE_PCI_ERS1830,53543
#undef device_can_wakeup1833,53657
#define device_can_wakeup(1835,53713
#define dev_notice(1842,53953
#define first_online_node 1847,54082
#define NET_SKB_PAD 1850,54137
#define irqreturn_t 1858,54343
#define IRQ_HANDLED1859,54368
#define IRQ_NONE1860,54388
#define IRQF_PROBE_SHARED 1865,54458
#define IRQF_PROBE_SHARED 1867,54502
#define IRQF_SHARED 1872,54565
#define ARRAY_SIZE(1876,54621
#define FIELD_SIZEOF(1880,54701
#define skb_is_gso 1885,54795
static inline int _kc_skb_is_gso(1886,54829
#define skb_is_gso(1891,54934
#define resource_size_t 1896,54997
#undef skb_pad1900,55058
#define skb_pad(1902,55080
#undef skb_padto1905,55183
#define skb_padto(1907,55207
static inline int _kc_skb_padto(1908,55250
#define DECLARE_PCI_UNMAP_ADDR(1917,55463
#define DECLARE_PCI_UNMAP_LEN(1919,55529
#define pci_unmap_addr(1921,55585
#define pci_unmap_addr_set(1923,55646
#define pci_unmap_len(1925,55726
#define pci_unmap_len_set(1927,55784
#define i_private 1936,56130
#define DIV_ROUND_UP(1940,56208
#define __ALIGN_MASK(1943,56286
typedef irqreturn_t (*irq_handler_t)irq_handler_t1950,56617
#undef CONFIG_INET_LRO1953,56765
#undef CONFIG_INET_LRO_MODULE1954,56788
#undef CONFIG_FCOE1956,56836
#undef CONFIG_FCOE_MODULE1957,56855
typedef irqreturn_t (*new_handler_t)new_handler_t1960,56912
static inline irqreturn_t _kc_request_irq(1961,56962
typedef void (*irq_handler_t)irq_handler_t1963,57119
typedef void (*new_handler_t)new_handler_t1964,57180
static inline int _kc_request_irq(1965,57223
#undef request_irq1972,57498
#define request_irq(1973,57517
#define irq_handler_t 1975,57640
#define PCIE_CONFIG_SPACE_LEN 1978,57825
#define PCI_CONFIG_SPACE_LEN 1979,57859
#define PCIE_LINK_STATUS 1980,57891
#define pci_config_space_ich8lan(1981,57921
#undef pci_save_state1982,57971
#define pci_save_state(1984,58042
#undef pci_restore_state1985,58096
#define pci_restore_state(1987,58174
#undef free_netdev1991,58301
#define free_netdev(1993,58370
static inline int pci_enable_pcie_error_reporting(1995,58429
#define pci_disable_pcie_error_reporting(1999,58515
#define pci_cleanup_aer_uncorrect_error_status(2000,58577
#define kmemdup(2003,58715
#define bool 2005,58786
#define true 2006,58805
#define false 2007,58820
#undef INIT_WORK2017,59119
#define INIT_WORK(2018,59136
#define PCI_VDEVICE(2029,59380
#define PCI_VENDOR_ID_INTEL 2035,59517
#define round_jiffies(2039,59582
#define csum_offset 2042,59617
#define HAVE_EARLY_VMALLOC_NODE2044,59643
#define dev_to_node(2045,59675
#undef set_dev_node2046,59703
#define set_dev_node(2048,59783
typedef __u16 __bitwise __sum16;2055,60127
typedef __u32 __bitwise __wsum;2056,60160
static inline __wsum csum_unfold(2064,60489
#define HAVE_DEVICE_NUMA_NODE2071,60593
#define to_net_dev(2076,60778
#define NETDEV_CLASS_DEV2077,60854
#define vlan_group_get_device(2079,60955
#define vlan_group_set_device(2080,61016
#define pci_channel_offline(2085,61190
#define pci_request_selected_regions(2087,61293
#define pci_release_selected_regions(2089,61390
#define __aligned(2092,61485
#define netdev_to_dev(2096,61614
static inline struct device *netdev_to_dev(netdev_to_dev2099,61696
#define tcp_hdr(2108,61948
#define tcp_hdrlen(2109,61981
#define skb_transport_offset(2110,62028
#define skb_transport_header(2111,62087
#define ipv6_hdr(2112,62134
#define ip_hdr(2113,62172
#define skb_network_offset(2114,62206
#define skb_network_header(2115,62264
#define skb_tail_pointer(2116,62310
#define skb_reset_tail_pointer(2117,62350
#define skb_set_tail_pointer(2121,62436
#define skb_copy_to_linear_data(2125,62537
#define skb_copy_to_linear_data_offset(2127,62620
#define skb_network_header_len(2129,62727
#define pci_register_driver 2130,62790
#define skb_mac_header(2131,62834
#define alloc_etherdev_mq(2135,62929
#define ETH_FCS_LEN 2140,63043
#define cancel_work_sync(2142,63072
#define udp_hdr 2144,63139
static inline struct udphdr *_udp_hdr(_udp_hdr2145,63164
#undef cpu_to_be162152,63312
#define cpu_to_be16(2154,63338
	DUMP_PREFIX_NONE,2158,63465
	DUMP_PREFIX_ADDRESS,2159,63484
	DUMP_PREFIX_OFFSET2160,63506
#define hex_asc(2164,63607
#define print_hex_dump(2170,63861
#define ADVERTISED_2500baseX_Full 2173,63993
#define SUPPORTED_2500baseX_Full 2176,64077
struct i2c_board_info 2182,64251
	char	driver_name[driver_name2183,64275
	char	type[type2184,64309
	unsigned short	flags;2185,64336
	unsigned short	addr;2186,64359
	void		*platform_data;platform_data2187,64381
#define I2C_BOARD_INFO(2189,64407
#define i2c_new_device(2192,64558
#define ETH_TYPE_TRANS_SETS_DEV2198,64782
#define HAVE_NETDEV_STATS_IN_NETDEV2199,64814
#undef SET_MODULE_OWNER2204,65005
#define SET_MODULE_OWNER(2205,65029
#define netif_subqueue_stopped(2210,65231
#define PTR_ALIGN(2212,65290
#define CONFIG_PM_SLEEP	2216,65398
#define HAVE_ETHTOOL_GET_PERM_ADDR2220,65492
#define ETH_FLAG_LRO 2227,65738
struct napi_struct 2233,65915
	int (*poll)poll2235,65989
	struct net_device *dev;dev2236,66030
	int weight;2237,66055
#define netif_napi_add(2244,66226
#define netif_napi_del(2258,66732
#define napi_schedule_prep(2265,66983
#define napi_schedule(2267,67101
#define napi_enable(2272,67239
#define napi_disable(2273,67309
static inline void napi_synchronize(2275,67399
#define napi_synchronize(2285,67612
#define __napi_schedule(2287,67674
#define napi_complete(2289,67770
#define napi_complete(2291,67848
#define netif_napi_add(2298,68017
#define netif_napi_del(2307,68288
#undef dev_get_by_name2310,68350
#define dev_get_by_name(2311,68373
#define __netif_subqueue_stopped(2312,68425
#define DMA_BIT_MASK(2314,68518
#define skb_is_gso_v6 2318,68619
static inline int _kc_skb_is_gso_v6(2319,68659
#define KERN_CONT	2326,68822
#define pr_err(2329,68865
#define HAVE_ETHTOOL_GET_SSET_COUNT2333,68952
#define HAVE_NETDEV_NAPI_LIST2334,68988
#define PM_QOS_CPU_DMA_LATENCY	2348,69486
#define PM_QOS_DEFAULT_VALUE	2352,69599
#define pm_qos_add_requirement(2353,69645
#define pm_qos_remove_requirement(2355,69743
#define pm_qos_update_requirement(2357,69833
#define PM_QOS_DEFAULT_VALUE	2360,69943
#define pm_qos_add_requirement(2361,69975
#define pm_qos_remove_requirement(2362,70033
#define pm_qos_update_requirement(2363,70087
#define pci_enable_device_mem(2372,70320
#define DEFINE_PCI_DEVICE_TABLE(2375,70413
#define IGB_PROCFS2381,70593
#define IGB_HWMON2390,70729
#define clamp_t(2399,70968
#undef kzalloc_node2406,71184
#define kzalloc_node(2407,71204
#define pci_disable_link_state(2410,71343
#define HAVE_NETDEV_VLAN_FEATURES2413,71462
#define PCI_EXP_LNKCAP_ASPMS 2415,71525
static inline void _kc_ethtool_cmd_speed_set(2420,71772
#define ethtool_cmd_speed_set 2426,71939
static inline __u32 _kc_ethtool_cmd_speed(2428,71996
#define ethtool_cmd_speed 2433,72158
#define ANCIENT_PM 2437,72334
#define NEWER_PM 2441,72505
#undef device_set_wakeup_enable2444,72576
#define device_set_wakeup_enable(2445,72608
#define netif_napi_del(2459,73082
#undef netif_napi_del2462,73159
#define netif_napi_del(2463,73181
#undef dma_mapping_error2468,73302
#define dma_mapping_error(2470,73334
#define HAVE_TX_MQ2473,73444
#define netif_tx_stop_all_queues(2480,73679
#define netif_tx_wake_all_queues(2481,73747
#define netif_tx_start_all_queues(2482,73815
#undef netif_stop_subqueue2483,73885
#define netif_stop_subqueue(2484,73912
#undef netif_start_subqueue2490,74088
#define netif_start_subqueue(2491,74116
#define netif_tx_stop_all_queues(2498,74318
#define netif_tx_wake_all_queues(2499,74374
#define netif_tx_start_all_queues(2501,74483
#define netif_tx_start_all_queues(2503,74547
#define netif_stop_subqueue(2505,74607
#define netif_start_subqueue(2506,74672
#define NETIF_F_MULTI_QUEUE 2509,74791
#define netif_is_multiqueue(2510,74821
#define netif_wake_subqueue(2511,74854
extern void __kc_warn_slowpath(2515,74944
#define __WARN_printf(2517,75072
#define WARN(2521,75187
#undef HAVE_IXGBE_DEBUG_FS2528,75393
#undef HAVE_IGB_DEBUG_FS2529,75420
#define HAVE_TX_MQ2531,75466
#define HAVE_NETDEV_SELECT_QUEUE2532,75485
#define HAVE_IXGBE_DEBUG_FS2534,75541
#define HAVE_IGB_DEBUG_FS2535,75569
#define pci_ioremap_bar(2541,75779
#define pci_wake_from_d3 2543,75897
#define pci_prepare_to_sleep 2544,75943
#define netdev_alloc_page(2547,76122
static inline void __kc_skb_queue_head_init(2549,76204
#define __skb_queue_head_init(2554,76347
#define PCI_EXP_DEVCAP2	2557,76418
#define PCI_EXP_DEVCTL2	2558,76474
#define swap(2565,76694
#define pci_request_selected_regions_exclusive(2568,76787
#define CONFIG_NR_CPUS 2571,76926
#define pcie_aspm_enabled(2574,77005
#define  PCI_EXP_SLTSTA_PDS	2577,77071
#define pci_clear_master(2581,77215
#define  PCI_EXP_LNKCTL_ASPMC	2585,77308
#define HAVE_NET_DEVICE_OPS2589,77420
#define HAVE_PFC_MODE_ENABLE2592,77473
#define skb_rx_queue_recorded(2598,77681
#define skb_get_rx_queue(2599,77720
#define skb_record_rx_queue(2600,77750
#define skb_tx_hash(2601,77800
#undef pci_enable_sriov2603,77902
#define pci_enable_sriov(2604,77926
#undef pci_disable_sriov2605,77967
#define pci_disable_sriov(2606,77992
#define pr_cont(2609,78081
static inline void _kc_synchronize_irq(2612,78168
#undef synchronize_irq2620,78363
#define synchronize_irq(2621,78386
#define PCI_EXP_LNKCTL2	2623,78437
#define HAVE_ASPM_QUIRKS2626,78508
#define ETH_P_1588 2631,78688
#define ETH_P_FIP 2632,78714
#define netdev_uc_count(2634,78764
#define netdev_for_each_uc_addr(2637,78850
#define PORT_OTHER 2641,78983
#define MDIO_PHY_ID_PRTAD 2644,79040
#define MDIO_PHY_ID_DEVAD 2647,79106
#define skb_dst(2650,79162
#define SUPPORTED_1000baseKX_Full	2654,79234
#define SUPPORTED_10000baseKX4_Full	2657,79321
#define SUPPORTED_10000baseKR_Full	2660,79409
#define ADVERTISED_1000baseKX_Full	2664,79497
#define ADVERTISED_10000baseKX4_Full	2667,79586
#define ADVERTISED_10000baseKR_Full	2670,79676
#define HAVE_NETDEV_STORAGE_ADDRESS2675,79787
#define HAVE_NETDEV_HW_ADDR2678,79858
#define HAVE_TRANS_START_IN_QUEUE2681,79927
#define HAVE_INCLUDE_LINUX_MDIO_H2684,80002
#undef netdev_tx_t2690,80198
#define netdev_tx_t 2691,80217
#define NETIF_F_FCOE_MTU 2694,80322
static inline int _kc_pm_runtime_get_sync(2699,80469
#define pm_runtime_get_sync(2703,80528
static inline int _kc_pm_runtime_get_sync(2705,80615
#define pm_runtime_get_sync(2710,80720
#define pm_runtime_put(2714,80841
#define pm_runtime_put_sync(2717,80921
#define pm_runtime_resume(2720,81003
#define pm_schedule_suspend(2723,81086
#define pm_runtime_set_suspended(2726,81178
#define pm_runtime_disable(2729,81266
#define pm_runtime_put_noidle(2732,81352
#define pm_runtime_set_active(2735,81440
#define pm_runtime_enable(2738,81524
#define pm_runtime_get_noresume(2741,81610
#define HAVE_NETDEV_OPS_FCOE_ENABLE2746,81783
#define HAVE_DCBNL_OPS_GETAPP2751,81921
#define HAVE_PCIE_TYPE2756,82091
#define pci_pcie_cap(2762,82290
#define IPV4_FLOW 2765,82384
#define IPV6_FLOW 2768,82448
#define HAVE_NETDEV_OPS_FCOE_GETWWN2775,82800
#define __percpu2780,82940
#define PORT_DA 2783,82995
#define PORT_NONE 2786,83047
#undef DEFINE_DMA_UNMAP_ADDR2793,83294
#define DEFINE_DMA_UNMAP_ADDR(2794,83323
#undef DEFINE_DMA_UNMAP_LEN2795,83385
#define DEFINE_DMA_UNMAP_LEN(2796,83413
#undef dma_unmap_addr2797,83468
#define dma_unmap_addr(2798,83490
#undef dma_unmap_addr_set2799,83549
#define dma_unmap_addr_set(2800,83575
#undef dma_unmap_len2801,83652
#define dma_unmap_len(2802,83673
#undef dma_unmap_len_set2803,83729
#define dma_unmap_len_set(2804,83754
static inline bool pci_is_pcie(2813,84197
#define __always_unused 2820,84338
#define __maybe_unused 2823,84420
#define sk_tx_queue_get(2828,84566
#define sk_tx_queue_set(2829,84600
#define HAVE_RHEL6_ETHTOOL_OPS_EXT_STRUCT2835,84825
#define HAVE_ETHTOOL_SET_PHYS_ID2836,84867
#define HAVE_ETHTOOL_GET_TS_INFO2837,84900
#define HAVE_RHEL6_NETDEV_OPS_EXT_FDB2843,85114
#define HAVE_NETDEV_OPS_FCOE_GETWWN2849,85305
#define pci_num_vf(2858,85621
#define ETH_FLAG_NTUPLE 2864,85778
#define netdev_mc_count(2868,85849
#define netdev_mc_empty(2871,85927
#define netdev_for_each_mc_addr(2874,86023
#define netdev_uc_count(2878,86161
#define netdev_uc_empty(2881,86239
#define netdev_for_each_uc_addr(2884,86335
#define dma_set_coherent_mask(2888,86461
#define pci_dev_run_wake(2892,86588
static inline const char *_kc_netdev_name(_kc_netdev_name2897,86709
#define netdev_name(2903,86884
#undef netdev_printk2906,86962
#define netdev_printk(2908,87034
#define netdev_printk(2914,87280
#define netdev_printk(2922,87573
#undef netdev_emerg2927,87770
#define netdev_emerg(2928,87790
#undef netdev_alert2930,87885
#define netdev_alert(2931,87905
#undef netdev_crit2933,88000
#define netdev_crit(2934,88019
#undef netdev_err2936,88112
#define netdev_err(2937,88130
#undef netdev_warn2939,88221
#define netdev_warn(2940,88240
#undef netdev_notice2942,88336
#define netdev_notice(2943,88357
#undef netdev_info2945,88454
#define netdev_info(2946,88473
#undef netdev_dbg2948,88566
#define netdev_dbg(2950,88603
#define netdev_dbg(2953,88736
#define netdev_dbg(2959,88917
#undef netif_printk2967,89081
#define netif_printk(2968,89101
#undef netif_emerg2974,89269
#define netif_emerg(2975,89288
#undef netif_alert2977,89392
#define netif_alert(2978,89411
#undef netif_crit2980,89515
#define netif_crit(2981,89533
#undef netif_err2983,89635
#define netif_err(2984,89652
#undef netif_warn2986,89752
#define netif_warn(2987,89770
#undef netif_notice2989,89872
#define netif_notice(2990,89892
#undef netif_info2992,89998
#define netif_info(2993,90016
#undef netif_dbg2995,90118
#define netif_dbg(2996,90135
#define HAVE_SYSTEM_SLEEP_PM_OPS3000,90267
#define for_each_set_bit(3004,90333
#define DEFINE_DMA_UNMAP_ADDR 3011,90558
#define DEFINE_DMA_UNMAP_LEN 3012,90611
#define dma_unmap_addr 3013,90662
#define dma_unmap_addr_set 3014,90700
#define dma_unmap_len 3015,90746
#define dma_unmap_len_set 3016,90782
#define sysfs_attr_init(3022,90962
#define sysfs_attr_init(3028,91097
static inline bool _kc_pm_runtime_suspended(3034,91286
#define pm_runtime_suspended(3038,91351
static inline bool _kc_pm_runtime_suspended(3040,91440
#define pm_runtime_suspended(3045,91552
#define HAVE_SYSTEM_SLEEP_PM_OPS3050,91674
#define HAVE_SET_RX_MODE3052,91732
#define simple_write_to_buffer 3062,92045
#define numa_node_id(3065,92125
#define netif_set_real_num_tx_queues 3072,92392
#define netif_set_real_num_tx_queues(3075,92568
#define netif_set_real_num_tx_queues(3081,92758
#define ETH_FLAG_RXHASH 3084,92875
#define HAVE_IRQ_AFFINITY_HINT3087,93010
#define HAVE_PM_QOS_REQUEST_LIST3090,93069
#define HAVE_IRQ_AFFINITY_HINT3091,93102
#define ethtool_op_set_flags 3097,93356
#define ethtool_op_get_flags 3099,93468
#undef NET_IP_ALIGN3103,93589
#define NET_IP_ALIGN 3105,93616
#undef NET_SKB_PAD3109,93711
#define NET_SKB_PAD 3113,93764
#define NET_SKB_PAD 3115,93805
static inline struct sk_buff *_kc_netdev_alloc_skb_ip_align(_kc_netdev_alloc_skb_ip_align3118,93836
#undef netdev_alloc_skb_ip_align3134,94214
#define netdev_alloc_skb_ip_align(3136,94254
#undef netif_level3138,94331
#define netif_level(3139,94350
#undef usleep_range3145,94510
#define usleep_range(3146,94530
#define u64_stats_update_begin(3148,94594
#define u64_stats_update_end(3149,94644
#define u64_stats_fetch_begin(3150,94692
#define u64_stats_fetch_retry_bh(3151,94741
#define u64_stats_fetch_begin_bh(3152,94781
#define HAVE_8021P_SUPPORT3155,94896
#define HAVE_PM_QOS_REQUEST_ACTIVE3161,94954
#define HAVE_8021P_SUPPORT3162,94989
#define HAVE_NDO_GET_STATS643163,95016
static inline int __kc_netif_set_real_num_rx_queues(3169,95237
#define netif_set_real_num_rx_queues(3174,95356
#define ETHTOOL_RXNTUPLE_ACTION_CLEAR 3178,95499
#define VLAN_N_VID	3181,95568
#define ETH_FLAG_TXVLAN 3184,95656
#define ETH_FLAG_RXVLAN 3187,95742
static inline void _kc_skb_checksum_none_assert(3190,95805
#define skb_checksum_none_assert(3194,95921
static inline void *_kc_vzalloc_node(_kc_vzalloc_node3196,95994
#define vzalloc_node(3203,96155
static inline void *_kc_vzalloc(_kc_vzalloc3205,96222
#define vzalloc(3212,96357
static inline __be16 __kc_vlan_get_protocol(3215,96426
#define vlan_get_protocol(3226,96741
#define SKBTX_HW_TSTAMP 3229,96835
#define SKBTX_IN_PROGRESS 3230,96868
#define SKB_SHARED_TX_IS_UNION3231,96903
#define device_wakeup_enable(3235,96971
#define HAVE_VLAN_RX_REGISTER3240,97131
#define skb_checksum_start_offset(3248,97397
static inline int _kc_skb_checksum_start_offset(3250,97491
#define skb_checksum_start_offset(3254,97622
#define IEEE_8021QAZ_MAX_TCS 3258,97773
#define DCB_CAP_DCBX_HOST	3261,97837
#define DCB_CAP_DCBX_LLD_MANAGED	3264,97909
#define DCB_CAP_DCBX_VER_CEE	3267,97983
#define DCB_CAP_DCBX_VER_IEEE	3270,98055
#define DCB_CAP_DCBX_STATIC	3273,98126
#define CONFIG_XPS3277,98244
#define NETIF_F_RXCSUM	3284,98480
#define skb_queue_reverse_walk_safe(3287,98557
#define HAVE_NETDEV_OPS_FCOE_DDP_TARGET3295,98869
#define HAVE_MQPRIO3299,98983
#define HAVE_SETUP_TC3302,99032
#define HAVE_DCBNL_IEEE3306,99103
#define HAVE_NDO_SET_FEATURES3310,99188
#define	FLOW_EXT	3322,99598
union _kc_ethtool_flow_union 3323,99626
	struct ethtool_tcpip4_spec		tcp_ip4_spec;3324,99657
	struct ethtool_usrip4_spec		usr_ip4_spec;3325,99700
	__u8					hdata[hdata3326,99743
struct _kc_ethtool_flow_ext 3328,99767
	__be16	vlan_etype;3329,99797
	__be16	vlan_tci;3330,99817
	__be32	data[data3331,99835
struct _kc_ethtool_rx_flow_spec 3333,99855
	__u32		flow_type;3334,99889
	union _kc_ethtool_flow_union h_u;3335,99908
	struct _kc_ethtool_flow_ext h_ext;3336,99943
	union _kc_ethtool_flow_union m_u;3337,99979
	struct _kc_ethtool_flow_ext m_ext;3338,100014
	__u64		ring_cookie;3339,100050
	__u32		location;3340,100071
#define ethtool_rx_flow_spec 3342,100092
#define pci_disable_link_state_locked 3346,100176
#define  PCI_LTR_VALUE_MASK	3349,100265
#define  PCI_LTR_SCALE_MASK	3352,100338
#define  PCI_LTR_SCALE_SHIFT	3355,100412
#define HAVE_ETHTOOL_SET_PHYS_ID3359,100473
#define USE_LEGACY_PM_SUPPORT3364,100660
#define __netdev_alloc_skb_ip_align(3370,100879
#define dcb_ieee_setapp(3372,100995
#define dcb_ieee_delapp(3373,101050
#define dcb_ieee_getapp_mask(3374,101086
#define CTL1000_AS_MASTER	3377,101181
#define CTL1000_ENABLE_MASTER	3378,101214
#define HAVE_DCBNL_IEEE_DELAPP3382,101303
#define HAVE_ETHTOOL_GET_RXNFC_VOID_RULE_LOCS3389,101518
#define skb_frag_size(3393,101617
static inline unsigned int _kc_skb_frag_size(3394,101669
#define skb_frag_size_sub(3401,101816
static inline void _kc_skb_frag_size_sub(3402,101890
#define skb_frag_page(3409,102040
static inline struct page *_kc_skb_frag_page(_kc_skb_frag_page3410,102092
#define skb_frag_address(3417,102238
static inline void *_kc_skb_frag_address(_kc_skb_frag_address3418,102296
#define skb_frag_dma_map(3428,102574
static inline dma_addr_t _kc_skb_frag_dma_map(3430,102676
#define __skb_frag_unref(3441,103010
static inline void __kc_skb_frag_unref(3442,103067
#define SPEED_UNKNOWN	3449,103213
#define DUPLEX_UNKNOWN	3452,103268
#define HAVE_PCI_DEV_FLAGS_ASSIGNED3456,103392
#define HAVE_PCI_DEV_FLAGS_ASSIGNED3461,103498
#define HAVE_VF_SPOOFCHK_CONFIGURE3462,103534
#undef ixgbe_get_netdev_tc_txq3467,103672
#define ixgbe_get_netdev_tc_txq(3468,103703
typedef u32 kni_netdev_features_t;3472,103930
#undef PCI_EXP_TYPE_RC_EC3473,103965
#define  PCI_EXP_TYPE_RC_EC	3474,103991
#define netdev_tx_completed_queue(3476,104077
#define netdev_completed_queue(3477,104139
#define netdev_tx_sent_queue(3478,104198
#define netdev_sent_queue(3479,104251
#define netdev_tx_reset_queue(3480,104301
#define netdev_reset_queue(3481,104351
typedef netdev_features_t kni_netdev_features_t;3484,104427
#define HAVE_INT_NDO_VLAN_RX_ADD_VID3485,104476
#undef ETHTOOL_SRXNTUPLE3487,104538
#define NETIF_F_RXFCS	3494,104745
#define NETIF_F_RXALL	3497,104818
#define NUMTCS_RETURNS_U83501,104937
#define simple_open 3504,105025
#define skb_add_rx_frag 3509,105163
#define eth_hw_addr_random(3514,105336
#define eth_hw_addr_random(3519,105492
#define HAVE_PTP_1588_CLOCK3528,105908
#define skb_tx_timestamp(3536,106323
static inline bool __kc_ether_addr_equal(3537,106369
#define ether_addr_equal(3541,106491
#define HAVE_FDB_OPS3543,106579
#define HAVE_ETHTOOL_GET_TS_INFO3544,106600
#define PCI_EXP_LNKCAP2	3550,106810
#define MDIO_EEE_100TX	3553,106886
#define MDIO_EEE_1000T	3556,106967
#define MDIO_EEE_10GT	3559,107047
#define MDIO_EEE_1000KX	3562,107127
#define MDIO_EEE_10GKX4	3565,107211
#define MDIO_EEE_10GKR	3568,107295
#define SUPPORTED_40000baseKR4_Full	3578,107654
#define SUPPORTED_40000baseCR4_Full	3579,107700
#define SUPPORTED_40000baseSR4_Full	3580,107746
#define SUPPORTED_40000baseLR4_Full	3581,107792
#define ADVERTISED_40000baseKR4_Full	3582,107838
#define ADVERTISED_40000baseCR4_Full	3583,107885
#define ADVERTISED_40000baseSR4_Full	3584,107932
#define ADVERTISED_40000baseLR4_Full	3585,107979
static inline u32 __kc_mmd_eee_cap_to_ethtool_sup_t(3595,108239
#define mmd_eee_cap_to_ethtool_sup_t(3614,108788
static inline u32 __kc_mmd_eee_adv_to_ethtool_adv_t(3625,109165
#define mmd_eee_adv_to_ethtool_adv_t(3644,109672
static inline u16 __kc_ethtool_adv_to_mmd_eee_adv_t(3655,110042
#define ethtool_adv_to_mmd_eee_adv_t(3674,110521
static inline u8 pci_pcie_type(3679,110680
#define pci_pcie_type(3691,110952
#define ptp_clock_register(3695,111042
#define pcie_capability_read_word(3699,111210
#define pcie_capability_write_word(3701,111365
#define pcie_capability_clear_and_set_word(3704,111550
#define PCI_EXP_LNKSTA2	3707,111655
static inline int pcie_capability_clear_word(3709,111704
#define USE_CONST_DEV_UC_CHAR3717,111970
#define HAVE_CONST_STRUCT_PCI_ERROR_HANDLERS3721,112029
#define USE_CONST_DEV_UC_CHAR3722,112074
#define  PCI_EXP_LNKCTL_ASPM_L0S 3728,112290
#define  PCI_EXP_LNKCTL_ASPM_L1 3731,112384
#define HAVE_CONFIG_HOTPLUG3733,112446
static inline bool is_link_local_ether_addr(3739,112775
#define __devinit3750,113164
#define HAVE_ENCAP_CSUM_OFFLOAD3751,113182
#define __devinitdata3755,113244
#define __devexit3759,113292
#define __devexit_p3763,113338
#define HAVE_SRIOV_CONFIGURE3767,113395
#define HAVE_BRIDGE_ATTRIBS3770,113432
#define BRIDGE_MODE_VEB	3772,113484
#define BRIDGE_MODE_VEPA	3775,113593
#undef hlist_entry3782,113838
#define hlist_entry(3783,113857
#undef hlist_entry_safe3785,113927
#define hlist_entry_safe(3786,113951
#undef hlist_for_each_entry3789,114045
#define hlist_for_each_entry(3790,114073
#undef hlist_for_each_entry_safe3795,114368
#define hlist_for_each_entry_safe(3796,114401
#define netif_set_xps_queue(3803,114744
#define netif_set_xps_queue(3805,114864
#define _kc_hashrnd 3809,114984
#define __netdev_pick_tx 3811,115122
#define HAVE_BRIDGE_FILTER3814,115211
#define USE_DEFAULT_FDB_DEL_DUMP3815,115238
static inline int __kc_pci_vfs_assigned(3823,115508
#define pci_vfs_assigned(3828,115591
static inline struct sk_buff *__kc__vlan_hwaccel_put_tag(__kc__vlan_hwaccel_put_tag3831,115678
#define __vlan_hwaccel_put_tag(3840,115891
#define HAVE_ENCAP_TSO_OFFLOAD3845,116024
#define PKT_HASH_TYPE_L3 3852,116306
skb_set_hash(3854,116352
#define SET_ETHTOOL_OPS(3863,116574
#define HAVE_VF_MIN_MAX_TXRATE 3864,116643

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_82575.h,12914
#define _E1000_82575_H_29,1189
#define ID_LED_DEFAULT_82575_SERDES	31,1214
#define E1000_RAR_ENTRIES_82575	45,1742
#define E1000_RAR_ENTRIES_82576	46,1777
#define E1000_RAR_ENTRIES_82580	47,1812
#define E1000_RAR_ENTRIES_I350	48,1847
#define E1000_SW_SYNCH_MB	49,1881
#define E1000_STAT_DEV_RST_SET	50,1918
#define E1000_CTRL_DEV_RST	51,1960
struct e1000_adv_data_desc 53,1999
	__le64 buffer_addr;54,2028
		u32 data;56,2107
			u32 datalen:datalen58,2130
			u32 rsvd:rsvd59,2174
			u32 dtyp:dtyp60,2189
			u32 dcmd:dcmd61,2227
		} config;62,2268
	} lower;63,2280
		u32 data;65,2299
			u32 status:status67,2322
			u32 idx:idx68,2364
			u32 popts:popts69,2378
			u32 paylen:paylen70,2416
		} options;71,2455
	} upper;72,2468
#define E1000_TXD_DTYP_ADV_C	75,2482
#define E1000_TXD_DTYP_ADV_D	76,2550
#define E1000_ADV_TXD_CMD_DEXT	77,2615
#define E1000_ADV_TUCMD_IPV4	78,2691
#define E1000_ADV_TUCMD_IPV6	79,2754
#define E1000_ADV_TUCMD_L4T_UDP	80,2817
#define E1000_ADV_TUCMD_L4T_TCP	81,2882
#define E1000_ADV_TUCMD_MKRREQ	82,2947
#define E1000_ADV_DCMD_EOP	83,3020
#define E1000_ADV_DCMD_IFCS	84,3072
#define E1000_ADV_DCMD_RS	85,3137
#define E1000_ADV_DCMD_VLE	86,3188
#define E1000_ADV_DCMD_TSE	87,3239
#define E1000_CTRL_EXT_NSICR	89,3322
struct e1000_adv_context_desc 91,3400
		u32 ip_config;93,3441
			u32 iplen:iplen95,3469
			u32 maclen:maclen96,3485
			u32 vlan_tag:vlan_tag97,3502
		} fields;98,3522
	} ip_setup;99,3534
	u32 seq_num;100,3547
		u64 l4_config;102,3570
			u32 mkrloc:mkrloc104,3598
			u32 tucmd:tucmd105,3615
			u32 dtyp:dtyp106,3632
			u32 adv:adv107,3647
			u32 rsvd:rsvd108,3661
			u32 idx:idx109,3676
			u32 l4len:l4len110,3690
			u32 mss:mss111,3706
		} fields;112,3721
	} l4_setup;113,3733
#define E1000_SRRCTL_BSIZEPKT_SHIFT	117,3779
#define E1000_SRRCTL_BSIZEHDRSIZE_MASK	118,3839
#define E1000_SRRCTL_BSIZEHDRSIZE_SHIFT	119,3890
#define E1000_SRRCTL_DESCTYPE_LEGACY	120,3953
#define E1000_SRRCTL_DESCTYPE_ADV_ONEBUF	121,4002
#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT	122,4054
#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS	123,4106
#define E1000_SRRCTL_DESCTYPE_HDR_REPLICATION	124,4164
#define E1000_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 125,4221
#define E1000_SRRCTL_DESCTYPE_MASK	126,4288
#define E1000_SRRCTL_TIMESTAMP	127,4335
#define E1000_SRRCTL_DROP_EN	128,4379
#define E1000_SRRCTL_BSIZEPKT_MASK	130,4422
#define E1000_SRRCTL_BSIZEHDR_MASK	131,4469
#define E1000_TX_HEAD_WB_ENABLE	133,4517
#define E1000_TX_SEQNUM_WB_ENABLE	134,4554
#define E1000_MRQC_ENABLE_RSS_4Q	136,4593
#define E1000_MRQC_ENABLE_VMDQ	137,4638
#define E1000_MRQC_ENABLE_VMDQ_RSS_2Q	138,4682
#define E1000_MRQC_RSS_FIELD_IPV4_UDP	139,4732
#define E1000_MRQC_RSS_FIELD_IPV6_UDP	140,4782
#define E1000_MRQC_RSS_FIELD_IPV6_UDP_EX	141,4832
#define E1000_MRQC_ENABLE_RSS_8Q	142,4884
#define E1000_VMRCTL_MIRROR_PORT_SHIFT	144,4930
#define E1000_VMRCTL_MIRROR_DSTPORT_MASK	145,4972
#define E1000_VMRCTL_POOL_MIRROR_ENABLE	147,5060
#define E1000_VMRCTL_UPLINK_MIRROR_ENABLE	148,5110
#define E1000_VMRCTL_DOWNLINK_MIRROR_ENABLE	149,5161
#define E1000_EICR_TX_QUEUE 151,5215
#define E1000_EICR_RX_QUEUE 157,5358
#define E1000_EIMS_RX_QUEUE	163,5501
#define E1000_EIMS_TX_QUEUE	164,5549
#define EIMS_ENABLE_MASK 166,5598
#define E1000_IMIR_PORT_IM_EN	173,5785
#define E1000_IMIR_PORT_BP	174,5849
#define E1000_IMIREXT_SIZE_BP	175,5916
#define E1000_IMIREXT_CTRL_URG	176,5983
#define E1000_IMIREXT_CTRL_ACK	177,6056
#define E1000_IMIREXT_CTRL_PSH	178,6129
#define E1000_IMIREXT_CTRL_RST	179,6202
#define E1000_IMIREXT_CTRL_SYN	180,6275
#define E1000_IMIREXT_CTRL_FIN	181,6348
#define E1000_IMIREXT_CTRL_BP	182,6421
union e1000_adv_rx_desc 185,6532
		__le64 pkt_addr;187,6568
		__le64 hdr_addr;188,6615
	} read;189,6662
				__le32 data;193,6703
					__le16 pkt_info;195,6733
					__le16 hdr_info;197,6821
				} hs_rss;198,6843
			} lo_dword;199,6857
				__le32 rss;201,6883
					__le16 ip_id;203,6927
					__le16 csum;204,6958
				} csum_ip;205,6998
			} hi_dword;206,7013
		} lower;207,7028
			__le32 status_error;209,7050
			__le16 length;210,7097
			__le16 vlan;211,7135
		} upper;212,7166
	} wb;213,7177
#define E1000_RXDADV_RSSTYPE_MASK	216,7205
#define E1000_RXDADV_RSSTYPE_SHIFT	217,7250
#define E1000_RXDADV_HDRBUFLEN_MASK	218,7288
#define E1000_RXDADV_HDRBUFLEN_SHIFT	219,7331
#define E1000_RXDADV_SPLITHEADER_EN	220,7370
#define E1000_RXDADV_SPH	221,7417
#define E1000_RXDADV_STAT_TS	222,7450
#define E1000_RXDADV_STAT_TSIP	223,7515
#define E1000_RXDADV_ERR_HBO	224,7581
#define E1000_RXDADV_RSSTYPE_NONE	227,7646
#define E1000_RXDADV_RSSTYPE_IPV4_TCP	228,7691
#define E1000_RXDADV_RSSTYPE_IPV4	229,7740
#define E1000_RXDADV_RSSTYPE_IPV6_TCP	230,7785
#define E1000_RXDADV_RSSTYPE_IPV6_EX	231,7834
#define E1000_RXDADV_RSSTYPE_IPV6	232,7882
#define E1000_RXDADV_RSSTYPE_IPV6_TCP_EX 233,7927
#define E1000_RXDADV_RSSTYPE_IPV4_UDP	234,7979
#define E1000_RXDADV_RSSTYPE_IPV6_UDP	235,8028
#define E1000_RXDADV_RSSTYPE_IPV6_UDP_EX 236,8077
#define E1000_RXDADV_PKTTYPE_NONE	239,8192
#define E1000_RXDADV_PKTTYPE_IPV4	240,8237
#define E1000_RXDADV_PKTTYPE_IPV4_EX	241,8305
#define E1000_RXDADV_PKTTYPE_IPV6	242,8381
#define E1000_RXDADV_PKTTYPE_IPV6_EX	243,8449
#define E1000_RXDADV_PKTTYPE_TCP	244,8525
#define E1000_RXDADV_PKTTYPE_UDP	245,8591
#define E1000_RXDADV_PKTTYPE_SCTP	246,8657
#define E1000_RXDADV_PKTTYPE_NFS	247,8725
#define E1000_RXDADV_PKTTYPE_IPSEC_ESP	249,8792
#define E1000_RXDADV_PKTTYPE_IPSEC_AH	250,8858
#define E1000_RXDADV_PKTTYPE_LINKSEC	251,8922
#define E1000_RXDADV_PKTTYPE_ETQF	252,8990
#define E1000_RXDADV_PKTTYPE_ETQF_MASK	253,9063
#define E1000_RXDADV_PKTTYPE_ETQF_SHIFT	254,9138
#define E1000_RXDADV_LNKSEC_STATUS_SECP	258,9269
#define E1000_RXDADV_LNKSEC_ERROR_BIT_MASK	259,9321
#define E1000_RXDADV_LNKSEC_ERROR_NO_SA_MATCH	260,9375
#define E1000_RXDADV_LNKSEC_ERROR_REPLAY_ERROR	261,9432
#define E1000_RXDADV_LNKSEC_ERROR_BAD_SIG	262,9490
#define E1000_RXDADV_IPSEC_STATUS_SECP	264,9544
#define E1000_RXDADV_IPSEC_ERROR_BIT_MASK	265,9596
#define E1000_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL	266,9650
#define E1000_RXDADV_IPSEC_ERROR_INVALID_LENGTH	267,9711
#define E1000_RXDADV_IPSEC_ERROR_AUTHENTICATION_FAILED	268,9771
union e1000_adv_tx_desc 271,9875
		__le64 buffer_addr;273,9911
		__le32 cmd_type_len;274,9975
		__le32 olinfo_status;275,9998
	} read;276,10022
		__le64 rsvd;278,10041
		__le32 nxtseq_seed;279,10077
		__le32 status;280,10099
	} wb;281,10116
#define E1000_ADVTXD_DTYP_CTXT	285,10170
#define E1000_ADVTXD_DTYP_DATA	286,10246
#define E1000_ADVTXD_DCMD_EOP	287,10319
#define E1000_ADVTXD_DCMD_IFCS	288,10380
#define E1000_ADVTXD_DCMD_RS	289,10454
#define E1000_ADVTXD_DCMD_DDTYP_ISCSI	290,10514
#define E1000_ADVTXD_DCMD_DEXT	291,10591
#define E1000_ADVTXD_DCMD_VLE	292,10668
#define E1000_ADVTXD_DCMD_TSE	293,10731
#define E1000_ADVTXD_MAC_LINKSEC	294,10793
#define E1000_ADVTXD_MAC_TSTAMP	295,10864
#define E1000_ADVTXD_STAT_SN_CRC	296,10937
#define E1000_ADVTXD_IDX_SHIFT	297,11011
#define E1000_ADVTXD_POPTS_ISCO_1ST	298,11073
#define E1000_ADVTXD_POPTS_ISCO_MDL	299,11147
#define E1000_ADVTXD_POPTS_ISCO_LAST	300,11224
#define E1000_ADVTXD_POPTS_ISCO_FULL	302,11335
#define E1000_ADVTXD_POPTS_IPSEC	303,11383
#define E1000_ADVTXD_PAYLEN_SHIFT	304,11455
struct e1000_adv_tx_context_desc 307,11547
	__le32 vlan_macip_lens;308,11582
	__le32 seqnum_seed;309,11607
	__le32 type_tucmd_mlhl;310,11628
	__le32 mss_l4len_idx;311,11653
#define E1000_ADVTXD_MACLEN_SHIFT	314,11680
#define E1000_ADVTXD_VLAN_SHIFT	315,11751
#define E1000_ADVTXD_TUCMD_IPV4	316,11818
#define E1000_ADVTXD_TUCMD_IPV6	317,11892
#define E1000_ADVTXD_TUCMD_L4T_UDP	318,11966
#define E1000_ADVTXD_TUCMD_L4T_TCP	319,12041
#define E1000_ADVTXD_TUCMD_L4T_SCTP	320,12116
#define E1000_ADVTXD_TUCMD_IPSEC_TYPE_ESP	321,12193
#define E1000_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN	323,12302
#define E1000_ADVTXD_TUCMD_MKRREQ	325,12392
#define E1000_ADVTXD_L4LEN_SHIFT	326,12437
#define E1000_ADVTXD_MSS_SHIFT	327,12500
#define E1000_ADVTXD_IPSEC_SA_INDEX_MASK	329,12594
#define E1000_ADVTXD_IPSEC_ESP_LEN_MASK	331,12680
#define E1000_TXDCTL_QUEUE_ENABLE	334,12790
#define E1000_TXDCTL_SWFLSH	335,12863
#define E1000_TXDCTL_PRIORITY	337,12981
#define E1000_RXDCTL_QUEUE_ENABLE	340,13080
#define E1000_RXDCTL_SWFLSH	341,13153
#define E1000_DCA_CTRL_DCA_ENABLE	344,13266
#define E1000_DCA_CTRL_DCA_DISABLE	345,13328
#define E1000_DCA_CTRL_DCA_MODE_CB1	347,13393
#define E1000_DCA_CTRL_DCA_MODE_CB2	348,13453
#define E1000_DCA_RXCTRL_CPUID_MASK	350,13514
#define E1000_DCA_RXCTRL_DESC_DCA_EN	351,13581
#define E1000_DCA_RXCTRL_HEAD_DCA_EN	352,13652
#define E1000_DCA_RXCTRL_DATA_DCA_EN	353,13727
#define E1000_DCA_RXCTRL_DESC_RRO_EN	354,13803
#define E1000_DCA_TXCTRL_CPUID_MASK	356,13880
#define E1000_DCA_TXCTRL_DESC_DCA_EN	357,13947
#define E1000_DCA_TXCTRL_DESC_RRO_EN	358,14018
#define E1000_DCA_TXCTRL_TX_WB_RO_EN	359,14093
#define E1000_DCA_TXCTRL_DATA_RRO_EN	360,14171
#define E1000_DCA_TXCTRL_CPUID_MASK_82576	362,14248
#define E1000_DCA_RXCTRL_CPUID_MASK_82576	363,14321
#define E1000_DCA_TXCTRL_CPUID_SHIFT_82576	364,14394
#define E1000_DCA_RXCTRL_CPUID_SHIFT_82576	365,14455
#define E1000_ICR_LSECPNS	368,14569
#define E1000_IMS_LSECPNS	369,14634
#define E1000_ICS_LSECPNS	370,14706
#define E1000_ETQF_FILTER_ENABLE	373,14815
#define E1000_ETQF_IMM_INT	374,14858
#define E1000_ETQF_1588	375,14896
#define E1000_ETQF_QUEUE_ENABLE	376,14932
#define E1000_ETQF_FILTER_EAPOL	385,15210
#define E1000_FTQF_VF_BP	387,15246
#define E1000_FTQF_1588_TIME_STAMP	388,15283
#define E1000_FTQF_MASK	389,15329
#define E1000_FTQF_MASK_PROTO_BP	390,15366
#define E1000_FTQF_MASK_SOURCE_ADDR_BP	391,15410
#define E1000_FTQF_MASK_DEST_ADDR_BP	392,15460
#define E1000_FTQF_MASK_SOURCE_PORT_BP	393,15508
#define E1000_NVM_APME_82575	395,15559
#define MAX_NUM_VFS	396,15596
#define E1000_DTXSWC_MAC_SPOOF_MASK	398,15621
#define E1000_DTXSWC_VLAN_SPOOF_MASK	399,15697
#define E1000_DTXSWC_LLE_MASK	400,15775
#define E1000_DTXSWC_VLAN_SPOOF_SHIFT	401,15847
#define E1000_DTXSWC_LLE_SHIFT	402,15887
#define E1000_DTXSWC_VMDQ_LOOPBACK_EN	403,15922
#define E1000_VT_CTL_DEFAULT_POOL_SHIFT	406,16073
#define E1000_VT_CTL_DEFAULT_POOL_MASK	407,16115
#define E1000_VT_CTL_IGNORE_MAC	410,16240
#define E1000_VT_CTL_DISABLE_DEF_POOL	411,16283
#define E1000_VT_CTL_VM_REPL_EN	412,16331
#define E1000_VMOLR_RLPML_MASK	415,16411
#define E1000_VMOLR_LPE	416,16491
#define E1000_VMOLR_RSSE	417,16552
#define E1000_VMOLR_AUPE	418,16605
#define E1000_VMOLR_ROMPE	419,16671
#define E1000_VMOLR_ROPE	420,16740
#define E1000_VMOLR_BAM	421,16806
#define E1000_VMOLR_MPME	422,16873
#define E1000_VMOLR_STRVLAN	423,16942
#define E1000_VMOLR_STRCRC	424,17009
#define E1000_VMOLR_VPE	426,17075
#define E1000_VMOLR_UPE	427,17141
#define E1000_DVMOLR_HIDVLAN	428,17209
#define E1000_DVMOLR_STRVLAN	429,17274
#define E1000_DVMOLR_STRCRC	430,17342
#define E1000_PBRWAC_WALPB	432,17409
#define E1000_PBRWAC_PBE	433,17484
#define E1000_VLVF_ARRAY_SIZE	435,17550
#define E1000_VLVF_VLANID_MASK	436,17584
#define E1000_VLVF_POOLSEL_SHIFT	437,17627
#define E1000_VLVF_POOLSEL_MASK	438,17663
#define E1000_VLVF_LVLAN	439,17731
#define E1000_VLVF_VLANID_ENABLE	440,17768
#define E1000_VMVIR_VLANA_DEFAULT	442,17813
#define E1000_VMVIR_VLANA_NEVER	443,17888
#define E1000_VF_INIT_TIMEOUT	445,17961
#define E1000_IOVCTL	447,18034
#define E1000_IOVCTL_REUSE_VFQ	448,18064
#define E1000_RPLOLR_STRVLAN	450,18107
#define E1000_RPLOLR_STRCRC	451,18147
#define E1000_TCTL_EXT_COLD	453,18187
#define E1000_TCTL_EXT_COLD_SHIFT	454,18226
#define E1000_DTXCTL_8023LL	456,18264
#define E1000_DTXCTL_VLAN_ADDED	457,18299
#define E1000_DTXCTL_OOS_ENABLE	458,18338
#define E1000_DTXCTL_MDP_EN	459,18377
#define E1000_DTXCTL_SPOOF_INT	460,18412
#define E1000_EEPROM_PCS_AUTONEG_DISABLE_BIT	462,18451
#define ALL_QUEUES	464,18507
#define E1000_RXPBS_SIZE_MASK_82576	467,18571
#define E1000_I2C_THERMAL_SENSOR_ADDR	478,19140
#define E1000_EMC_INTERNAL_DATA	479,19183
#define E1000_EMC_INTERNAL_THERM_LIMIT	480,19221
#define E1000_EMC_DIODE1_DATA	481,19265
#define E1000_EMC_DIODE1_THERM_LIMIT	482,19301
#define E1000_EMC_DIODE2_DATA	483,19343
#define E1000_EMC_DIODE2_THERM_LIMIT	484,19379
#define E1000_EMC_DIODE3_DATA	485,19421
#define E1000_EMC_DIODE3_THERM_LIMIT	486,19457
#define E1000_I2C_T_HD_STA	492,19690
#define E1000_I2C_T_LOW	493,19719
#define E1000_I2C_T_HIGH	494,19746
#define E1000_I2C_T_SU_STA	495,19773
#define E1000_I2C_T_HD_DATA	496,19802
#define E1000_I2C_T_SU_DATA	497,19832
#define E1000_I2C_T_RISE	498,19862
#define E1000_I2C_T_FALL	499,19889
#define E1000_I2C_T_SU_STO	500,19916
#define E1000_I2C_T_BUF	501,19945

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_mbx.h,1192
#define _E1000_MBX_H_29,1187
#define E1000_P2VMAILBOX_STS	33,1234
#define E1000_P2VMAILBOX_ACK	34,1308
#define E1000_P2VMAILBOX_VFU	35,1381
#define E1000_P2VMAILBOX_PFU	36,1454
#define E1000_P2VMAILBOX_RVFU	37,1527
#define E1000_MBVFICR_VFREQ_MASK 39,1606
#define E1000_MBVFICR_VFREQ_VF1	40,1677
#define E1000_MBVFICR_VFACK_MASK 41,1747
#define E1000_MBVFICR_VFACK_VF1	42,1814
#define E1000_VFMAILBOX_SIZE	44,1881
#define E1000_VT_MSGTYPE_ACK	51,2172
#define E1000_VT_MSGTYPE_NACK	53,2257
#define E1000_VT_MSGTYPE_CTS	55,2354
#define E1000_VT_MSGINFO_SHIFT	56,2394
#define E1000_VT_MSGINFO_MASK	58,2490
#define E1000_VF_RESET	60,2554
#define E1000_VF_SET_MAC_ADDR	61,2608
#define E1000_VF_SET_MULTICAST	62,2678
#define E1000_VF_SET_MULTICAST_COUNT_MASK 63,2748
#define E1000_VF_SET_MULTICAST_OVERFLOW	64,2823
#define E1000_VF_SET_VLAN	65,2896
#define E1000_VF_SET_VLAN_ADD	66,2958
#define E1000_VF_SET_LPE	67,3022
#define E1000_VF_SET_PROMISC	68,3081
#define E1000_VF_SET_PROMISC_UNICAST	69,3151
#define E1000_VF_SET_PROMISC_MULTICAST	70,3221
#define E1000_PF_CONTROL_MSG	72,3294
#define E1000_VF_MBX_INIT_TIMEOUT	74,3357
#define E1000_VF_MBX_INIT_DELAY	75,3431

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_api.c,2311
s32 e1000_init_mac_params(37,1434
s32 e1000_init_nvm_params(63,2025
s32 e1000_init_phy_params(89,2616
s32 e1000_init_mbx_params(115,3212
s32 e1000_set_mac_type(143,3845
s32 e1000_setup_init_funcs(225,6232
s32 e1000_get_bus_info(308,8160
void e1000_clear_vfta(323,8515
void e1000_write_vfta(338,8986
void e1000_update_mc_addr_list(353,9469
s32 e1000_force_mac_fc(369,9943
s32 e1000_check_for_link(382,10301
bool e1000_check_mng_mode(397,10672
s32 e1000_mng_write_dhcp_info(413,11060
s32 e1000_reset_hw(425,11399
s32 e1000_init_hw(440,11740
s32 e1000_setup_link(456,12200
s32 e1000_get_speed_and_duplex(474,12730
s32 e1000_setup_led(490,13219
s32 e1000_cleanup_led(505,13602
s32 e1000_blink_led(521,14003
s32 e1000_id_led_init(536,14341
s32 e1000_led_on(551,14672
s32 e1000_led_off(566,14991
void e1000_reset_adaptive(581,15357
void e1000_update_adaptive(593,15680
s32 e1000_disable_pcie_master(606,16085
void e1000_config_collision_dist(618,16394
void e1000_rar_set(632,16767
s32 e1000_validate_mdi_setting(644,17062
u32 e1000_hash_mc_addr(661,17586
bool e1000_enable_tx_pkt_filtering(675,18042
s32 e1000_mng_host_if_write(692,18672
s32 e1000_mng_write_cmd_header(705,19092
s32 e1000_mng_enable_host_if(721,19655
s32 e1000_check_reset_block(733,20013
s32 e1000_read_phy_reg(750,20466
s32 e1000_write_phy_reg(767,20923
void e1000_release_phy(782,21276
s32 e1000_acquire_phy(795,21565
s32 e1000_read_kmrn_reg(813,22070
s32 e1000_write_kmrn_reg(828,22546
s32 e1000_get_cable_length(841,22960
s32 e1000_get_phy_info(857,23401
s32 e1000_phy_hw_reset(872,23718
s32 e1000_phy_commit(887,24047
s32 e1000_set_d0_lplu_state(909,24843
s32 e1000_set_d3_lplu_state(931,25689
s32 e1000_read_mac_addr(947,26159
s32 e1000_read_pba_string(966,26742
s32 e1000_read_pba_length(981,27280
s32 e1000_validate_nvm_checksum(993,27627
s32 e1000_update_nvm_checksum(1008,28030
void e1000_reload_nvm(1023,28366
s32 e1000_read_nvm(1039,28813
s32 e1000_write_nvm(1057,29348
s32 e1000_write_8bit_ctrl_reg(1075,29861
void e1000_power_up_phy(1088,30275
void e1000_power_down_phy(1103,30634
void e1000_power_up_fiber_serdes_link(1115,30887
void e1000_shutdown_fiber_serdes_link(1127,31188
s32 e1000_get_thermal_sensor_data(1139,31492
s32 e1000_init_thermal_sensor_thresh(1153,31853

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_mac.h,30
#define _E1000_MAC_H_29,1187

lib/librte_eal/linuxapp/kni/ethtool/igb/igb_regtest.h,677
struct igb_reg_test 29,1198
	u16 reg;30,1220
	u16 reg_offset;31,1230
	u16 array_len;32,1247
	u16 test_type;33,1263
	u32 mask;34,1279
	u32 write;35,1290
#define PATTERN_TEST	48,1739
#define SET_READ_TEST	49,1762
#define WRITE_NO_TEST	50,1786
#define TABLE32_TEST	51,1810
#define TABLE64_TEST_LO	52,1833
#define TABLE64_TEST_HI	53,1859
static struct igb_reg_test reg_test_i210[reg_test_i21056,1906
static struct igb_reg_test reg_test_i350[reg_test_i35086,3522
static struct igb_reg_test reg_test_82580[reg_test_82580129,5884
static struct igb_reg_test reg_test_82576[reg_test_82576172,8283
static struct igb_reg_test reg_test_82575[reg_test_82575218,10850

lib/librte_eal/linuxapp/kni/ethtool/igb/e1000_regs.h,16450
#define _E1000_REGS_H_29,1188
#define E1000_CTRL	31,1212
#define E1000_STATUS	32,1266
#define E1000_EECD	33,1321
#define E1000_EERD	34,1381
#define E1000_CTRL_EXT	35,1432
#define E1000_FLA	36,1499
#define E1000_MDIC	37,1550
#define E1000_MDICNFG	38,1601
#define E1000_REGISTER_SET_SIZE	39,1654
#define E1000_EEPROM_INIT_CTRL_WORD_2	40,1710
#define E1000_EEPROM_PCIE_CTRL_WORD_2	41,1783
#define E1000_BARCTRL	42,1856
#define E1000_BARCTRL_FLSIZE	43,1906
#define E1000_BARCTRL_CSRSIZE	44,1965
#define E1000_MPHY_ADDR_CTRL	45,2027
#define E1000_MPHY_DATA	46,2094
#define E1000_MPHY_STAT	47,2146
#define E1000_PPHY_CTRL	48,2204
#define E1000_I350_BARCTRL	49,2259
#define E1000_I350_DTXMXPKTSZ	50,2313
#define E1000_SCTL	51,2385
#define E1000_FCAL	52,2439
#define E1000_FCAH	53,2503
#define E1000_FCT	54,2567
#define E1000_CONNSW	55,2623
#define E1000_VET	56,2692
#define E1000_ICR	57,2746
#define E1000_ITR	58,2808
#define E1000_ICS	59,2872
#define E1000_IMS	60,2930
#define E1000_IMC	61,2987
#define E1000_IAM	62,3046
#define E1000_RCTL	63,3111
#define E1000_FCTTV	64,3161
#define E1000_TXCW	65,3235
#define E1000_RXCW	66,3296
#define E1000_EICR	67,3357
#define E1000_EITR(68,3425
#define E1000_EICS	69,3473
#define E1000_EIMS	70,3537
#define E1000_EIMC	71,3605
#define E1000_EIAC	72,3670
#define E1000_EIAM	73,3735
#define E1000_GPIE	74,3809
#define E1000_IVAR0	75,3881
#define E1000_IVAR_MISC	76,3957
#define E1000_TCTL	77,4024
#define E1000_TCTL_EXT	78,4074
#define E1000_TIPG	79,4137
#define E1000_AIT	80,4195
#define E1000_LEDCTL	81,4270
#define E1000_LEDMUX	82,4323
#define E1000_EXTCNF_CTRL	83,4375
#define E1000_EXTCNF_SIZE	84,4447
#define E1000_PHY_CTRL	85,4516
#define E1000_PBA	86,4582
#define E1000_PBS	87,4645
#define E1000_EEMNGCTL	88,4697
#define E1000_EEARBC	89,4754
#define E1000_EEWR	90,4819
#define E1000_FLOP	91,4880
#define E1000_I2CCMD	92,4936
#define E1000_I2CPARAMS	93,5001
#define E1000_I2CBB_EN	94,5071
#define E1000_I2C_CLK_OUT	95,5134
#define E1000_I2C_DATA_OUT	96,5189
#define E1000_I2C_DATA_OE_N	97,5248
#define E1000_I2C_DATA_IN	98,5318
#define E1000_I2C_CLK_OE_N	99,5375
#define E1000_I2C_CLK_IN	100,5445
#define E1000_I2C_CLK_STRETCH_DIS	101,5502
#define E1000_WDSTP	102,5577
#define E1000_SWDSTS	103,5632
#define E1000_FRTIMER	104,5690
#define E1000_TCPTIMER	105,5751
#define E1000_VPDDIAG	106,5804
#define E1000_ICR_V2	107,5861
#define E1000_ICS_V2	108,5928
#define E1000_IMS_V2	109,5999
#define E1000_IMC_V2	110,6074
#define E1000_IAM_V2	111,6146
#define E1000_ERT	112,6221
#define E1000_FCRTL	113,6278
#define E1000_FCRTH	114,6353
#define E1000_PSRCTL	115,6429
#define E1000_RDFH	116,6499
#define E1000_RDFT	117,6556
#define E1000_RDFHS	118,6613
#define E1000_RDFTS	119,6677
#define E1000_RDFPC	120,6741
#define E1000_PBRTH	121,6807
#define E1000_FCRTV	122,6875
#define E1000_RDPUMB	124,6992
#define E1000_RDPUAD	125,7062
#define E1000_RDPUWD	126,7137
#define E1000_RDPURD	127,7210
#define E1000_RDPUCTL	128,7282
#define E1000_PBDIAG	129,7353
#define E1000_RXPBS	130,7419
#define E1000_IRPBS	131,7481
#define E1000_PBRWAC	132,7556
#define E1000_RDTR	133,7633
#define E1000_RADV	134,7687
#define E1000_EMIADD	135,7760
#define E1000_EMIDATA	136,7829
#define E1000_SRWR	137,7896
#define E1000_I210_FLMNGCTL	138,7962
#define E1000_I210_FLMNGDATA	139,7998
#define E1000_I210_FLMNGCNT	140,8035
#define E1000_I210_FLSWCTL	142,8072
#define E1000_I210_FLSWDATA	143,8107
#define E1000_I210_FLSWCNT	144,8143
#define E1000_I210_FLA	146,8179
#define E1000_INVM_DATA_REG(148,8212
#define E1000_INVM_SIZE	149,8263
#define E1000_I210_TQAVCTRL	152,8363
#define E1000_TQAVCTRL_MODE	156,8467
#define E1000_TQAVCTRL_FETCH_ARB	158,8538
#define E1000_TQAVCTRL_FETCH_TIMER_ENABLE	160,8609
#define E1000_TQAVCTRL_LAUNCH_ARB	162,8690
#define E1000_TQAVCTRL_LAUNCH_TIMER_ENABLE	164,8760
#define E1000_TQAVCTRL_SP_WAIT_SR	166,8841
#define E1000_TQAVCTRL_FETCH_TIMER_DELTA_OFFSET	168,8918
#define E1000_TQAVCTRL_FETCH_TIMER_DELTA	169,8969
#define E1000_I210_TQAVHC(173,9120
#define E1000_I210_TQAVARBCTRL	176,9233
#define E1000_TQAVARBCTRL_QUEUE_PRI(178,9329
#define E1000_I210_TQAVCC(180,9452
#define E1000_TQAVCC_IDLE_SLOPE	183,9559
#define E1000_TQAVCC_KEEP_CREDITS	184,9616
#define E1000_TQAVCC_QUEUE_MODE	185,9690
#define E1000_PQGPTC(188,9807
#define E1000_I210_TXPBS_SIZE(191,9937
#define E1000_MMDAC	193,9995
#define E1000_MMDAAD	194,10045
#define E1000_RDBAL(203,10257
#define E1000_RDBAH(205,10355
#define E1000_RDLEN(207,10453
#define E1000_SRRCTL(209,10551
#define E1000_RDH(211,10651
#define E1000_RXCTL(213,10747
#define E1000_DCA_RXCTRL(215,10845
#define E1000_RDT(216,10890
#define E1000_RXDCTL(218,10986
#define E1000_RQDPC(220,11086
#define E1000_TDBAL(222,11184
#define E1000_TDBAH(224,11282
#define E1000_TDLEN(226,11380
#define E1000_TDH(228,11478
#define E1000_TXCTL(230,11574
#define E1000_DCA_TXCTRL(232,11672
#define E1000_TDT(233,11717
#define E1000_TXDCTL(235,11813
#define E1000_TDWBAL(237,11913
#define E1000_TDWBAH(239,12013
#define E1000_TARC(241,12113
#define E1000_RSRPD	242,12164
#define E1000_RAID	243,12228
#define E1000_KABGTXD	244,12296
#define E1000_PSRTYPE(245,12365
#define E1000_RAL(246,12414
#define E1000_RAH(248,12514
#define E1000_SHRAL(250,12614
#define E1000_SHRAH(251,12662
#define E1000_IP4AT_REG(252,12710
#define E1000_IP6AT_REG(253,12761
#define E1000_WUPM_REG(254,12812
#define E1000_FFMT_REG(255,12862
#define E1000_FFVT_REG(256,12912
#define E1000_FFLT_REG(257,12962
#define E1000_PBSLAC	258,13012
#define E1000_PBSLAD(259,13081
#define E1000_TXPBS	260,13155
#define E1000_ITPBS	262,13265
#define E1000_TDFH	263,13294
#define E1000_TDFT	264,13352
#define E1000_TDFHS	265,13410
#define E1000_TDFTS	266,13475
#define E1000_TDFPC	267,13540
#define E1000_TDPUMB	268,13607
#define E1000_TDPUAD	269,13673
#define E1000_TDPUWD	270,13743
#define E1000_TDPURD	271,13811
#define E1000_TDPUCTL	272,13880
#define E1000_DTXCTL	273,13946
#define E1000_DTXTCPFLGL	274,14003
#define E1000_DTXTCPFLGH	275,14071
#define E1000_DTXMXSZRQ	277,14184
#define E1000_TIDV	278,14217
#define E1000_TADV	279,14281
#define E1000_CRCERRS	280,14352
#define E1000_ALGNERRC	281,14413
#define E1000_SYMERRS	282,14481
#define E1000_RXERRC	283,14545
#define E1000_MPC	284,14609
#define E1000_SCC	285,14670
#define E1000_ECOL	286,14734
#define E1000_MCC	287,14802
#define E1000_LATECOL	288,14868
#define E1000_COLC	289,14934
#define E1000_DC	290,14992
#define E1000_TNCRS	291,15044
#define E1000_SEC	292,15097
#define E1000_CEXTERR	293,15159
#define E1000_RLEC	294,15234
#define E1000_XONRXC	295,15303
#define E1000_XONTXC	296,15360
#define E1000_XOFFRXC	297,15417
#define E1000_XOFFTXC	298,15476
#define E1000_FCRUC	299,15535
#define E1000_PRC64	300,15611
#define E1000_PRC127	301,15676
#define E1000_PRC255	302,15746
#define E1000_PRC511	303,15817
#define E1000_PRC1023	304,15888
#define E1000_PRC1522	305,15961
#define E1000_GPRC	306,16035
#define E1000_BPRC	307,16099
#define E1000_MPRC	308,16168
#define E1000_GPTC	309,16237
#define E1000_GORCL	310,16301
#define E1000_GORCH	311,16369
#define E1000_GOTCL	312,16438
#define E1000_GOTCH	313,16506
#define E1000_RNBC	314,16575
#define E1000_RUC	315,16637
#define E1000_RFC	316,16697
#define E1000_ROC	317,16756
#define E1000_RJC	318,16815
#define E1000_MGTPRC	319,16872
#define E1000_MGTPDC	320,16944
#define E1000_MGTPTC	321,17021
#define E1000_TORL	322,17093
#define E1000_TORH	323,17155
#define E1000_TOTL	324,17218
#define E1000_TOTH	325,17280
#define E1000_TPR	326,17343
#define E1000_TPT	327,17401
#define E1000_PTC64	328,17459
#define E1000_PTC127	329,17524
#define E1000_PTC255	330,17594
#define E1000_PTC511	331,17665
#define E1000_PTC1023	332,17736
#define E1000_PTC1522	333,17809
#define E1000_MPTC	334,17883
#define E1000_BPTC	335,17952
#define E1000_TSCTC	336,18021
#define E1000_TSCTFC	337,18092
#define E1000_IAC	338,18169
#define E1000_ICRXPTC	339,18228
#define E1000_ICRXATC	340,18307
#define E1000_ICTXPTC	341,18386
#define E1000_ICTXATC	342,18465
#define E1000_ICTXQEC	343,18544
#define E1000_ICTXQMTC	344,18618
#define E1000_ICRXDMTC	345,18698
#define E1000_ICRXOC	346,18777
#define E1000_PFVFGPRC(349,18895
#define E1000_PFVFGPTC(350,18950
#define E1000_PFVFGORC(351,19005
#define E1000_PFVFGOTC(352,19060
#define E1000_PFVFMPRC(353,19115
#define E1000_PFVFGPRLBC(354,19170
#define E1000_PFVFGPTLBC(355,19227
#define E1000_PFVFGORLBC(356,19284
#define E1000_PFVFGOTLBC(357,19341
#define E1000_LSECTXUT	360,19413
#define E1000_LSECTXPKTE	361,19472
#define E1000_LSECTXPKTP	362,19534
#define E1000_LSECTXOCTE	363,19595
#define E1000_LSECTXOCTP	364,19659
#define E1000_LSECRXUT	365,19723
#define E1000_LSECRXOCTD	366,19793
#define E1000_LSECRXOCTV	367,19859
#define E1000_LSECRXBAD	368,19919
#define E1000_LSECRXNOSCI	369,19970
#define E1000_LSECRXUNSCI	370,20034
#define E1000_LSECRXUNCH	371,20103
#define E1000_LSECRXDELAY	372,20170
#define E1000_LSECRXLATE	373,20235
#define E1000_LSECRXOK(374,20297
#define E1000_LSECRXINV(375,20370
#define E1000_LSECRXNV(376,20445
#define E1000_LSECRXUNSA	377,20521
#define E1000_LSECRXNUSA	378,20580
#define E1000_LSECTXCAP	379,20642
#define E1000_LSECRXCAP	380,20712
#define E1000_LSECTXCTRL	381,20782
#define E1000_LSECRXCTRL	382,20838
#define E1000_LSECTXSCL	383,20894
#define E1000_LSECTXSCH	384,20950
#define E1000_LSECTXSA	385,21007
#define E1000_LSECTXPN0	386,21058
#define E1000_LSECTXPN1	387,21114
#define E1000_LSECRXSCL	388,21170
#define E1000_LSECRXSCH	389,21226
#define E1000_LSECTXKEY0(391,21319
#define E1000_LSECTXKEY1(393,21410
#define E1000_LSECRXSA(394,21465
#define E1000_LSECRXPN(395,21536
#define E1000_LSECRXKEY(399,21704
#define E1000_SSVPC	401,21779
#define E1000_IPSCTRL	402,21848
#define E1000_IPSRXCMD	403,21908
#define E1000_IPSRXIDX	404,21977
#define E1000_IPSRXIPADDR(406,22071
#define E1000_IPSRXKEY(408,22159
#define E1000_IPSRXSALT	409,22212
#define E1000_IPSRXSPI	410,22271
#define E1000_IPSTXKEY(412,22360
#define E1000_IPSTXSALT	413,22413
#define E1000_IPSTXIDX	414,22472
#define E1000_PCS_CFG0	415,22532
#define E1000_PCS_LCTL	416,22595
#define E1000_PCS_LSTAT	417,22655
#define E1000_CBTMPC	418,22715
#define E1000_HTDPMC	419,22783
#define E1000_CBRDPC	420,22851
#define E1000_CBRMPC	421,22920
#define E1000_RPTHC	422,22988
#define E1000_HGPTC	423,23042
#define E1000_HTCBDPC	424,23104
#define E1000_HGORCL	425,23179
#define E1000_HGORCH	426,23251
#define E1000_HGOTCL	427,23324
#define E1000_HGOTCH	428,23396
#define E1000_LENERRS	429,23469
#define E1000_SCVPC	430,23526
#define E1000_HRMPC	431,23599
#define E1000_PCS_ANADV	432,23673
#define E1000_PCS_LPAB	433,23734
#define E1000_PCS_NPTX	434,23798
#define E1000_PCS_LPABNP	435,23863
#define E1000_RXCSUM	436,23936
#define E1000_RLPML	437,23997
#define E1000_RFCTL	438,24058
#define E1000_MTA	439,24115
#define E1000_RA	440,24181
#define E1000_RA2	441,24240
#define E1000_VFTA	442,24313
#define E1000_VT_CTL	443,24382
#define E1000_CIAA	444,24436
#define E1000_CIAD	445,24506
#define E1000_VFQA0	446,24573
#define E1000_VFQA1	447,24645
#define E1000_WUC	448,24717
#define E1000_WUFC	449,24770
#define E1000_WUS	450,24831
#define E1000_MANC	451,24883
#define E1000_IPAV	452,24941
#define E1000_IP4AT	453,24997
#define E1000_IP6AT	454,25062
#define E1000_WUPL	455,25127
#define E1000_WUPM	456,25187
#define E1000_PBACL	457,25249
#define E1000_FFLT	458,25325
#define E1000_HOST_IF	459,25399
#define E1000_FFMT	460,25451
#define E1000_FFVT	461,25523
#define E1000_HIBBA	462,25596
#define E1000_FHFT(464,25699
#define E1000_FHFT_EXT(466,25786
#define E1000_KMRNCTRLSTA	469,25842
#define E1000_MANC2H	470,25905
#define E1000_MDEF(472,26007
#define E1000_SW_FW_SYNC	473,26054
#define E1000_CCMCTL	474,26120
#define E1000_GIOCTL	475,26176
#define E1000_SCCTL	476,26239
#define E1000_GCR	477,26305
#define E1000_GCR2	478,26352
#define E1000_GSCL_1	479,26403
#define E1000_GSCL_2	480,26466
#define E1000_GSCL_3	481,26529
#define E1000_GSCL_4	482,26592
#define E1000_FACTPS	483,26655
#define E1000_SWSM	484,26729
#define E1000_FWSM	485,26775
#define E1000_SWSM2	487,26878
#define E1000_DCA_ID	488,26906
#define E1000_DCA_CTRL	489,26975
#define E1000_UFUSE	490,27029
#define E1000_FFLT_DBG	491,27074
#define E1000_HICR	492,27126
#define E1000_FWSTS	493,27182
#define E1000_CPUVEC	496,27247
#define E1000_MRQC	497,27307
#define E1000_IMIR(498,27370
#define E1000_IMIREXT(499,27443
#define E1000_IMIRVP	500,27516
#define E1000_MSIXBM(501,27587
#define E1000_RETA(502,27661
#define E1000_RSSRK(503,27736
#define E1000_RSSIM	504,27809
#define E1000_RSSIR	505,27862
#define E1000_SWPBS	507,27937
#define E1000_MBVFICR	508,28002
#define E1000_MBVFIMR	509,28061
#define E1000_VFLRE	510,28122
#define E1000_VFRE	511,28181
#define E1000_VFTE	512,28233
#define E1000_QDE	513,28286
#define E1000_DTXSWC	514,28341
#define E1000_WVBR	515,28403
#define E1000_RPLOLR	516,28460
#define E1000_UTA	517,28520
#define E1000_IOVTCL	518,28577
#define E1000_VMRCTL	519,28633
#define E1000_VMRVLAN	520,28696
#define E1000_VMRVM	521,28757
#define E1000_MDFB	522,28814
#define E1000_LVMMC	523,28875
#define E1000_TXSWC	524,28935
#define E1000_SCCRL	525,28987
#define E1000_BSCTRH	526,29043
#define E1000_MSCTRH	527,29112
#define E1000_V2PMAILBOX(529,29239
#define E1000_P2VMAILBOX(530,29291
#define E1000_VMBMEM(531,29343
#define E1000_VFVMBMEM(532,29392
#define E1000_VMOLR(533,29436
#define E1000_VLVF(535,29523
#define E1000_VMVIR(536,29570
#define E1000_DVMOLR(537,29618
#define E1000_VTCTRL(538,29690
#define E1000_TSYNCRXCTL	539,29759
#define E1000_TSYNCTXCTL	540,29833
#define E1000_TSYNCRXCFG	541,29907
#define E1000_RXSTMPL	542,29978
#define E1000_RXSTMPH	543,30036
#define E1000_RXSATRL	544,30095
#define E1000_RXSATRH	545,30163
#define E1000_TXSTMPL	546,30232
#define E1000_TXSTMPH	547,30296
#define E1000_SYSTIML	548,30361
#define E1000_SYSTIMH	549,30427
#define E1000_TIMINCA	550,30494
#define E1000_TIMADJL	551,30565
#define E1000_TIMADJH	552,30643
#define E1000_TSAUXC	553,30722
#define E1000_SYSTIMR	554,30793
#define E1000_TSICR	555,30858
#define E1000_TSIM	556,30917
#define E1000_SAQF(559,31001
#define E1000_DAQF(560,31079
#define E1000_SPQF(561,31155
#define E1000_FTQF(562,31230
#define E1000_TTQF(563,31301
#define E1000_SYNQF(564,31372
#define E1000_ETQF(565,31447
#define E1000_RTTDCS	567,31517
#define E1000_RTTPCS	568,31593
#define E1000_RTRPCS	569,31671
#define E1000_RTRUP2TC	570,31740
#define E1000_RTTUP2TC	571,31811
#define E1000_RTTDTCRC(573,31932
#define E1000_RTTPTCRC(575,32028
#define E1000_RTRPTCRC(577,32124
#define E1000_RTTDTCRS(579,32218
#define E1000_RTTDTCRM(581,32309
#define E1000_RTTPTCRS(583,32405
#define E1000_RTTPTCRM(585,32498
#define E1000_RTRPTCRS(587,32594
#define E1000_RTRPTCRM(589,32687
#define E1000_RTTDVMRM(591,32777
#define E1000_RTTBCNRM(593,32858
#define E1000_RTTDQSEL	594,32907
#define E1000_RTTDVMRC	595,32971
#define E1000_RTTDVMRS	596,33047
#define E1000_RTTBCNRC	597,33123
#define E1000_RTTBCNRS	598,33189
#define E1000_RTTBCNCR	599,33255
#define E1000_RTTBCNTG	600,33316
#define E1000_RTTBCNCP	601,33368
#define E1000_RTRBCNCR	602,33429
#define E1000_RTTBCNRD	603,33490
#define E1000_PFCTOP	604,33545
#define E1000_RTTBCNIDX	605,33618
#define E1000_RTTBCNACH	606,33680
#define E1000_RTTBCNACL	607,33738
#define E1000_DMACR	610,33827
#define E1000_DMCTXTH	611,33878
#define E1000_DMCTLX	612,33933
#define E1000_DMCRTRH	613,33987
#define E1000_DMCCNT	614,34053
#define E1000_FCRTC	615,34105
#define E1000_PCIEMISC	616,34170
#define E1000_PCIEERRSTS	619,34268
#define E1000_PROXYS	621,34302
#define E1000_PROXYFC	622,34352
#define E1000_THMJT	624,34467
#define E1000_THLOWTC	625,34522
#define E1000_THMIDTC	626,34580
#define E1000_THHIGHTC	627,34638
#define E1000_THSTAT	628,34698
#define E1000_IPCNFG	631,34804
#define E1000_LTRC	632,34865
#define E1000_EEER	633,34933
#define E1000_EEE_SU	634,34996
#define E1000_TLPIC	635,35040
#define E1000_RLPIC	636,35098
#define E1000_B2OSPC	639,35180
#define E1000_B2OGPRC	640,35242
#define E1000_O2BGPTC	641,35310
#define E1000_O2BSPC	642,35377

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_phy.h,1945
#define _IXGBE_PHY_H_29,1192
#define IXGBE_I2C_EEPROM_DEV_ADDR 32,1239
#define IXGBE_SFF_IDENTIFIER	35,1308
#define IXGBE_SFF_IDENTIFIER_SFP	36,1342
#define IXGBE_SFF_VENDOR_OUI_BYTE0	37,1379
#define IXGBE_SFF_VENDOR_OUI_BYTE1	38,1419
#define IXGBE_SFF_VENDOR_OUI_BYTE2	39,1459
#define IXGBE_SFF_1GBE_COMP_CODES	40,1499
#define IXGBE_SFF_10GBE_COMP_CODES	41,1537
#define IXGBE_SFF_CABLE_TECHNOLOGY	42,1576
#define IXGBE_SFF_CABLE_SPEC_COMP	43,1615
#define IXGBE_SFF_DA_PASSIVE_CABLE	46,1670
#define IXGBE_SFF_DA_ACTIVE_CABLE	47,1709
#define IXGBE_SFF_DA_SPEC_ACTIVE_LIMITING	48,1747
#define IXGBE_SFF_1GBASESX_CAPABLE	49,1793
#define IXGBE_SFF_1GBASELX_CAPABLE	50,1832
#define IXGBE_SFF_1GBASET_CAPABLE	51,1871
#define IXGBE_SFF_10GBASESR_CAPABLE	52,1909
#define IXGBE_SFF_10GBASELR_CAPABLE	53,1950
#define IXGBE_I2C_EEPROM_READ_MASK	54,1991
#define IXGBE_I2C_EEPROM_STATUS_MASK	55,2032
#define IXGBE_I2C_EEPROM_STATUS_NO_OPERATION	56,2073
#define IXGBE_I2C_EEPROM_STATUS_PASS	57,2122
#define IXGBE_I2C_EEPROM_STATUS_FAIL	58,2163
#define IXGBE_I2C_EEPROM_STATUS_IN_PROGRESS	59,2204
#define IXGBE_TAF_SYM_PAUSE	62,2280
#define IXGBE_TAF_ASM_PAUSE	63,2315
#define IXGBE_SFF_VENDOR_OUI_BYTE0_SHIFT	66,2374
#define IXGBE_SFF_VENDOR_OUI_BYTE1_SHIFT	67,2418
#define IXGBE_SFF_VENDOR_OUI_BYTE2_SHIFT	68,2462
#define IXGBE_SFF_VENDOR_OUI_TYCO	71,2570
#define IXGBE_SFF_VENDOR_OUI_FTL	72,2615
#define IXGBE_SFF_VENDOR_OUI_AVAGO	73,2659
#define IXGBE_SFF_VENDOR_OUI_INTEL	74,2705
#define IXGBE_I2C_T_HD_STA	77,2810
#define IXGBE_I2C_T_LOW	78,2839
#define IXGBE_I2C_T_HIGH	79,2866
#define IXGBE_I2C_T_SU_STA	80,2893
#define IXGBE_I2C_T_HD_DATA	81,2922
#define IXGBE_I2C_T_SU_DATA	82,2952
#define IXGBE_I2C_T_RISE	83,2982
#define IXGBE_I2C_T_FALL	84,3009
#define IXGBE_I2C_T_SU_STO	85,3036
#define IXGBE_I2C_T_BUF	86,3065
#define IXGBE_TN_LASI_STATUS_REG	88,3093
#define IXGBE_TN_LASI_STATUS_TEMP_ALARM	89,3133

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_dcb.h,2130
#define _IXGBE_DCB_H_29,1192
#define IXGBE_DCB_CREDIT_QUANTUM	36,1296
#define IXGBE_DCB_MAX_CREDIT_REFILL	37,1332
#define IXGBE_DCB_MAX_TSO_SIZE	38,1399
#define IXGBE_DCB_MAX_CREDIT	39,1472
#define IXGBE_DCB_MIN_TSO_CREDIT	42,1567
#define IXGBE_DCB_MAX_USER_PRIORITY	46,1694
#define IXGBE_DCB_MAX_BW_GROUP	47,1732
#define IXGBE_DCB_BW_PERCENT	48,1766
#define IXGBE_DCB_TX_CONFIG	50,1801
#define IXGBE_DCB_RX_CONFIG	51,1832
#define IXGBE_DCB_PG_SUPPORT	54,1893
#define IXGBE_DCB_PFC_SUPPORT	55,1933
#define IXGBE_DCB_BCN_SUPPORT	56,1974
#define IXGBE_DCB_UP2TC_SUPPORT	57,2015
#define IXGBE_DCB_GSP_SUPPORT	58,2058
struct ixgbe_dcb_support 60,2100
	u32 capabilities;61,2127
	u8 traffic_classes;65,2300
	u8 pfc_traffic_classes;66,2321
enum ixgbe_dcb_tsa 69,2350
	ixgbe_dcb_tsa_ets 70,2371
	ixgbe_dcb_tsa_group_strict_cee,71,2395
	ixgbe_dcb_tsa_strict72,2428
struct ixgbe_dcb_tc_path 76,2509
	u8 bwg_id;77,2536
	u8 bwg_percent;78,2579
	u8 link_percent;79,2623
	u8 up_to_tc_bitmap;80,2667
	u16 data_credits_refill;81,2733
	u16 data_credits_max;82,2805
	enum ixgbe_dcb_tsa tsa;84,2908
enum ixgbe_dcb_pfc 87,2973
	ixgbe_dcb_pfc_disabled 88,2994
	ixgbe_dcb_pfc_enabled,89,3023
	ixgbe_dcb_pfc_enabled_txonly,90,3047
	ixgbe_dcb_pfc_enabled_rxonly91,3078
struct ixgbe_dcb_tc_config 95,3146
	struct ixgbe_dcb_tc_path path[path96,3175
	enum ixgbe_dcb_pfc pfc;97,3235
	u16 desc_credits_max;99,3300
	u8 tc;100,3359
enum ixgbe_dcb_pba 103,3396
	ixgbe_dcb_pba_equal 105,3452
	ixgbe_dcb_pba_equal = PBA_STRATEGY_EQUAL,105,3452
	ixgbe_dcb_pba_80_48 107,3549
	ixgbe_dcb_pba_80_48 = PBA_STRATEGY_WEIGHTED107,3549
struct ixgbe_dcb_num_tcs 110,3598
	u8 pg_tcs;111,3625
	u8 pfc_tcs;112,3637
struct ixgbe_dcb_config 115,3654
	struct ixgbe_dcb_tc_config tc_config[tc_config116,3680
	struct ixgbe_dcb_support support;117,3748
	struct ixgbe_dcb_num_tcs num_tcs;118,3783
	u8 bw_percentage[bw_percentage119,3818
	bool pfc_mode_enable;120,3889
	bool round_robin_enable;121,3912
	enum ixgbe_dcb_pba rx_pba_cfg;123,3939
	u32 dcb_cfg_version;125,3972
	u32 link_speed;126,4024
	bool vt_mode;127,4091

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_type.h,98915
#define _IXGBE_TYPE_H_29,1193
#define IXGBE_INTEL_VENDOR_ID	35,1260
#define IXGBE_DEV_ID_82598	38,1317
#define IXGBE_DEV_ID_82598_BX	39,1353
#define IXGBE_DEV_ID_82598AF_DUAL_PORT	40,1392
#define IXGBE_DEV_ID_82598AF_SINGLE_PORT	41,1439
#define IXGBE_DEV_ID_82598AT	42,1487
#define IXGBE_DEV_ID_82598AT2	43,1525
#define IXGBE_DEV_ID_82598EB_SFP_LOM	44,1564
#define IXGBE_DEV_ID_82598EB_CX4	45,1609
#define IXGBE_DEV_ID_82598_CX4_DUAL_PORT	46,1650
#define IXGBE_DEV_ID_82598_DA_DUAL_PORT	47,1698
#define IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM	48,1746
#define IXGBE_DEV_ID_82598EB_XF_LR	49,1796
#define IXGBE_DEV_ID_82599_KX4	50,1839
#define IXGBE_DEV_ID_82599_KX4_MEZZ	51,1879
#define IXGBE_DEV_ID_82599_KR	52,1923
#define IXGBE_DEV_ID_82599_COMBO_BACKPLANE	53,1962
#define IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ	54,2012
#define IXGBE_DEV_ID_82599_CX4	55,2061
#define IXGBE_DEV_ID_82599_SFP	56,2101
#define IXGBE_SUBDEV_ID_82599_SFP	57,2141
#define IXGBE_SUBDEV_ID_82599_560FLR	58,2183
#define IXGBE_DEV_ID_82599_BACKPLANE_FCOE	59,2228
#define IXGBE_DEV_ID_82599_SFP_FCOE	60,2277
#define IXGBE_DEV_ID_82599_SFP_EM	61,2321
#define IXGBE_DEV_ID_82599_SFP_SF2	62,2363
#define IXGBE_DEV_ID_82599_QSFP_SF_QP	63,2406
#define IXGBE_DEV_ID_82599EN_SFP	64,2452
#define IXGBE_DEV_ID_82599_XAUI_LOM	65,2493
#define IXGBE_DEV_ID_82599_T3_LOM	66,2537
#define IXGBE_DEV_ID_82599_LS	67,2579
#define IXGBE_DEV_ID_X540T	68,2618
#define IXGBE_CTRL	71,2679
#define IXGBE_STATUS	72,2707
#define IXGBE_CTRL_EXT	73,2737
#define IXGBE_ESDP	74,2769
#define IXGBE_EODSDP	75,2797
#define IXGBE_I2CCTL	76,2827
#define IXGBE_PHY_GPIO	77,2857
#define IXGBE_MAC_GPIO	78,2889
#define IXGBE_PHYINT_STATUS0	79,2921
#define IXGBE_PHYINT_STATUS1	80,2958
#define IXGBE_PHYINT_STATUS2	81,2995
#define IXGBE_LEDCTL	82,3032
#define IXGBE_FRTIMER	83,3062
#define IXGBE_TCPTIMER	84,3093
#define IXGBE_CORESPARE	85,3125
#define IXGBE_EXVET	86,3158
#define IXGBE_EEC	89,3208
#define IXGBE_EERD	90,3234
#define IXGBE_EEWR	91,3261
#define IXGBE_FLA	92,3288
#define IXGBE_EEMNGCTL	93,3314
#define IXGBE_EEMNGDATA	94,3345
#define IXGBE_FLMNGCTL	95,3377
#define IXGBE_FLMNGDATA	96,3408
#define IXGBE_FLMNGCNT	97,3440
#define IXGBE_FLOP	98,3471
#define IXGBE_GRC	99,3498
#define IXGBE_SRAMREL	100,3524
#define IXGBE_PHYDBG	101,3554
#define IXGBE_GRC_MNG	104,3614
#define IXGBE_GRC_APME	105,3674
#define IXGBE_VPDDIAG0	107,3737
#define IXGBE_VPDDIAG1	108,3768
#define IXGBE_I2C_CLK_IN	111,3823
#define IXGBE_I2C_CLK_OUT	112,3859
#define IXGBE_I2C_DATA_IN	113,3896
#define IXGBE_I2C_DATA_OUT	114,3933
#define IXGBE_I2C_CLOCK_STRETCHING_TIMEOUT	115,3971
#define IXGBE_I2C_THERMAL_SENSOR_ADDR	117,4019
#define IXGBE_EMC_INTERNAL_DATA	118,4062
#define IXGBE_EMC_INTERNAL_THERM_LIMIT	119,4100
#define IXGBE_EMC_DIODE1_DATA	120,4144
#define IXGBE_EMC_DIODE1_THERM_LIMIT	121,4180
#define IXGBE_EMC_DIODE2_DATA	122,4222
#define IXGBE_EMC_DIODE2_THERM_LIMIT	123,4258
#define IXGBE_MAX_SENSORS	125,4301
struct ixgbe_thermal_diode_data 127,4331
	u8 location;128,4365
	u8 temp;129,4379
	u8 caution_thresh;130,4389
	u8 max_op_thresh;131,4409
struct ixgbe_thermal_sensor_data 134,4432
	struct ixgbe_thermal_diode_data sensor[sensor135,4467
#define IXGBE_EICR	139,4557
#define IXGBE_EICS	140,4585
#define IXGBE_EIMS	141,4613
#define IXGBE_EIMC	142,4641
#define IXGBE_EIAC	143,4669
#define IXGBE_EIAM	144,4697
#define IXGBE_EICS_EX(145,4725
#define IXGBE_EIMS_EX(146,4772
#define IXGBE_EIMC_EX(147,4819
#define IXGBE_EIAM_EX(148,4866
#define IXGBE_MAX_INT_RATE	154,5079
#define IXGBE_MIN_INT_RATE	155,5113
#define IXGBE_MAX_EITR	156,5144
#define IXGBE_MIN_EITR	157,5179
#define IXGBE_EITR(158,5205
#define IXGBE_EITR_ITR_INT_MASK	160,5309
#define IXGBE_EITR_LLI_MOD	161,5352
#define IXGBE_EITR_CNT_WDIS	162,5390
#define IXGBE_IVAR(163,5429
#define IXGBE_IVAR_MISC	164,5500
#define IXGBE_EITRSEL	165,5567
#define IXGBE_MSIXT	166,5598
#define IXGBE_MSIXPBA	167,5661
#define IXGBE_PBACL(168,5722
#define IXGBE_GPIE	169,5797
#define IXGBE_FCADBUL	172,5855
#define IXGBE_FCADBUH	173,5886
#define IXGBE_FCAMACL	174,5917
#define IXGBE_FCAMACH	175,5948
#define IXGBE_FCRTH_82599(176,5979
#define IXGBE_FCRTL_82599(177,6055
#define IXGBE_PFCTOP	178,6131
#define IXGBE_FCTTV(179,6161
#define IXGBE_FCRTL(180,6232
#define IXGBE_FCRTH(181,6303
#define IXGBE_FCRTV	182,6374
#define IXGBE_FCCFG	183,6403
#define IXGBE_TFCS	184,6432
#define IXGBE_RDBAL(187,6489
#define IXGBE_RDBAH(189,6596
#define IXGBE_RDLEN(191,6703
#define IXGBE_RDH(193,6810
#define IXGBE_RDT(195,6915
#define IXGBE_RXDCTL(197,7020
#define IXGBE_RSCCTL(199,7129
#define IXGBE_RSCDBU	201,7238
#define IXGBE_RDDCC	202,7267
#define IXGBE_RXMEMWRAP	203,7295
#define IXGBE_STARCTRL	204,7327
#define IXGBE_SRRCTL(211,7502
#define IXGBE_DCA_RXCTRL(220,7781
#define IXGBE_RDRXCTL	223,7943
#define IXGBE_RDRXCTL_RSC_PUSH	224,7974
#define IXGBE_RXPBSIZE(226,8045
#define IXGBE_RXCTRL	227,8095
#define IXGBE_DROPEN	228,8125
#define IXGBE_RXPBSIZE_SHIFT	229,8155
#define IXGBE_RXCSUM	232,8212
#define IXGBE_RFCTL	233,8242
#define IXGBE_DRECCCTL	234,8271
#define IXGBE_DRECCCTL_DISABLE	235,8303
#define IXGBE_DRECCCTL2	236,8336
#define IXGBE_MTA(239,8412
#define IXGBE_RAL(240,8458
#define IXGBE_RAH(242,8553
#define IXGBE_MPSAR_LO(244,8648
#define IXGBE_MPSAR_HI(245,8698
#define IXGBE_PSRTYPE(247,8780
#define IXGBE_VFTA(250,8917
#define IXGBE_VFTAVIND(252,9007
#define IXGBE_FCTRL	253,9078
#define IXGBE_VLNCTRL	254,9107
#define IXGBE_MCSTCTRL	255,9138
#define IXGBE_MRQC	256,9170
#define IXGBE_SAQF(257,9198
#define IXGBE_DAQF(258,9278
#define IXGBE_SDPQF(259,9357
#define IXGBE_FTQF(260,9438
#define IXGBE_ETQF(261,9514
#define IXGBE_ETQS(262,9585
#define IXGBE_SYNQF	263,9656
#define IXGBE_RQTC	264,9714
#define IXGBE_MTQC	265,9741
#define IXGBE_VLVF(266,9768
#define IXGBE_VLVFB(267,9840
#define IXGBE_VMVIR(268,9915
#define IXGBE_VT_CTL	269,9988
#define IXGBE_PFMAILBOX(270,10018
#define IXGBE_PFMBMEM(272,10115
#define IXGBE_PFMBICR(273,10165
#define IXGBE_PFMBIMR(274,10228
#define IXGBE_VFRE(275,10291
#define IXGBE_VFTE(276,10338
#define IXGBE_VMECM(277,10385
#define IXGBE_QDE	278,10433
#define IXGBE_VMTXSW(279,10459
#define IXGBE_VMOLR(280,10521
#define IXGBE_UTA(281,10584
#define IXGBE_MRCTL(282,10630
#define IXGBE_VMRVLAN(283,10678
#define IXGBE_VMRVM(284,10727
#define IXGBE_L34T_IMIR(285,10775
#define IXGBE_RXFECCERR0	286,10851
#define IXGBE_LLITHRESH	287,10884
#define IXGBE_IMIR(288,10917
#define IXGBE_IMIREXT(289,10988
#define IXGBE_IMIRVP	290,11061
#define IXGBE_VMD_CTL	291,11091
#define IXGBE_RETA(292,11122
#define IXGBE_RSSRK(293,11195
#define IXGBE_FDIRCTRL	296,11299
#define IXGBE_FDIRHKEY	297,11330
#define IXGBE_FDIRSKEY	298,11361
#define IXGBE_FDIRDIP4M	299,11392
#define IXGBE_FDIRSIP4M	300,11424
#define IXGBE_FDIRTCPM	301,11456
#define IXGBE_FDIRUDPM	302,11487
#define IXGBE_FDIRIP6M	303,11518
#define IXGBE_FDIRM	304,11549
#define IXGBE_FDIRFREE	307,11614
#define IXGBE_FDIRLEN	308,11645
#define IXGBE_FDIRUSTAT	309,11675
#define IXGBE_FDIRFSTAT	310,11707
#define IXGBE_FDIRMATCH	311,11739
#define IXGBE_FDIRMISS	312,11771
#define IXGBE_FDIRSIPv6(315,11845
#define IXGBE_FDIRIPSA	316,11919
#define IXGBE_FDIRIPDA	317,11950
#define IXGBE_FDIRPORT	318,11981
#define IXGBE_FDIRVLAN	319,12012
#define IXGBE_FDIRHASH	320,12043
#define IXGBE_FDIRCMD	321,12074
#define IXGBE_TDBAL(324,12134
#define IXGBE_TDBAH(325,12208
#define IXGBE_TDLEN(326,12259
#define IXGBE_TDH(327,12310
#define IXGBE_TDT(328,12359
#define IXGBE_TXDCTL(329,12408
#define IXGBE_TDWBAL(330,12459
#define IXGBE_TDWBAH(331,12510
#define IXGBE_DTXCTL	332,12561
#define IXGBE_DMATXCTL	334,12592
#define IXGBE_PFVFSPOOF(335,12624
#define IXGBE_PFDTXGSWC	336,12698
#define IXGBE_DTXMXSZRQ	337,12731
#define IXGBE_DTXTCPFLGL	338,12764
#define IXGBE_DTXTCPFLGH	339,12797
#define IXGBE_LBDRPEN	340,12830
#define IXGBE_TXPBTHRESH(341,12861
#define IXGBE_DMATXCTL_TE	343,12937
#define IXGBE_DMATXCTL_NS	344,12989
#define IXGBE_DMATXCTL_GDV	345,13049
#define IXGBE_DMATXCTL_VT_SHIFT	346,13105
#define IXGBE_PFDTXGSWC_VT_LBEN	348,13163
#define IXGBE_SPOOF_MACAS_MASK	351,13260
#define IXGBE_SPOOF_VLANAS_MASK	352,13297
#define IXGBE_SPOOF_VLANAS_SHIFT	353,13337
#define IXGBE_PFVFSPOOF_REG_COUNT	354,13372
#define IXGBE_DCA_TXCTRL(356,13433
#define IXGBE_DCA_TXCTRL_82599(358,13539
#define IXGBE_TIPG	359,13600
#define IXGBE_TXPBSIZE(360,13629
#define IXGBE_MNGTXMAP	361,13697
#define IXGBE_TIPG_FIBER_DEFAULT	362,13730
#define IXGBE_TXPBSIZE_SHIFT	363,13765
#define IXGBE_WUC	366,13823
#define IXGBE_WUFC	367,13849
#define IXGBE_WUS	368,13876
#define IXGBE_IPAV	369,13902
#define IXGBE_IP4AT	370,13929
#define IXGBE_IP6AT	371,13988
#define IXGBE_WUPL	373,14048
#define IXGBE_WUPM	374,14075
#define IXGBE_FHFT(375,14141
#define IXGBE_FHFT_EXT(377,14255
#define IXGBE_FLEXIBLE_FILTER_COUNT_MAX	379,14308
#define IXGBE_EXT_FLEXIBLE_FILTER_COUNT_MAX	380,14351
#define IXGBE_FLEXIBLE_FILTER_SIZE_MAX	383,14463
#define IXGBE_FHFT_LENGTH_OFFSET	384,14507
#define IXGBE_FHFT_LENGTH_MASK	385,14573
#define IXGBE_WUC_PME_EN	389,14722
#define IXGBE_WUC_PME_STATUS	390,14775
#define IXGBE_WUC_WKEN	391,14832
#define IXGBE_WUFC_LNKC	394,14935
#define IXGBE_WUFC_MAG	395,15009
#define IXGBE_WUFC_EX	396,15076
#define IXGBE_WUFC_MC	397,15144
#define IXGBE_WUFC_BC	398,15216
#define IXGBE_WUFC_ARP	399,15279
#define IXGBE_WUFC_IPV4	400,15352
#define IXGBE_WUFC_IPV6	401,15428
#define IXGBE_WUFC_MNG	402,15504
#define IXGBE_WUFC_IGNORE_TCO	404,15580
#define IXGBE_WUFC_FLX0	405,15653
#define IXGBE_WUFC_FLX1	406,15719
#define IXGBE_WUFC_FLX2	407,15785
#define IXGBE_WUFC_FLX3	408,15851
#define IXGBE_WUFC_FLX4	409,15917
#define IXGBE_WUFC_FLX5	410,15983
#define IXGBE_WUFC_FLX_FILTERS	411,16049
#define IXGBE_WUFC_EXT_FLX_FILTERS	413,16154
#define IXGBE_WUFC_ALL_FILTERS	414,16200
#define IXGBE_WUFC_FLX_OFFSET	415,16276
#define IXGBE_WUS_LNKC	418,16373
#define IXGBE_WUS_MAG	419,16413
#define IXGBE_WUS_EX	420,16451
#define IXGBE_WUS_MC	421,16487
#define IXGBE_WUS_BC	422,16523
#define IXGBE_WUS_ARP	423,16559
#define IXGBE_WUS_IPV4	424,16597
#define IXGBE_WUS_IPV6	425,16637
#define IXGBE_WUS_MNG	426,16677
#define IXGBE_WUS_FLX0	427,16715
#define IXGBE_WUS_FLX1	428,16755
#define IXGBE_WUS_FLX2	429,16795
#define IXGBE_WUS_FLX3	430,16835
#define IXGBE_WUS_FLX4	431,16875
#define IXGBE_WUS_FLX5	432,16915
#define IXGBE_WUS_FLX_FILTERS	433,16955
#define IXGBE_WUPL_LENGTH_MASK	436,17037
#define IXGBE_DCB_MAX_TRAFFIC_CLASS	439,17096
#define IXGBE_RMCS	440,17134
#define IXGBE_DPMCS	441,17162
#define IXGBE_PDPMCS	442,17191
#define IXGBE_RUPPBMR	443,17221
#define IXGBE_RT2CR(444,17252
#define IXGBE_RT2SR(445,17323
#define IXGBE_TDTQ2TCCR(446,17394
#define IXGBE_TDTQ2TCSR(447,17471
#define IXGBE_TDPT2TCCR(448,17548
#define IXGBE_TDPT2TCSR(449,17622
#define IXGBE_SECTXCTRL	453,17731
#define IXGBE_SECTXSTAT	454,17764
#define IXGBE_SECTXBUFFAF	455,17797
#define IXGBE_SECTXMINIFG	456,17831
#define IXGBE_SECRXCTRL	457,17865
#define IXGBE_SECRXSTAT	458,17898
#define IXGBE_SECTXCTRL_SECTX_DIS	461,17968
#define IXGBE_SECTXCTRL_TX_DIS	462,18013
#define IXGBE_SECTXCTRL_STORE_FORWARD	463,18056
#define IXGBE_SECTXSTAT_SECTX_RDY	465,18106
#define IXGBE_SECTXSTAT_ECC_TXERR	466,18151
#define IXGBE_SECRXCTRL_SECRX_DIS	468,18197
#define IXGBE_SECRXCTRL_RX_DIS	469,18242
#define IXGBE_SECRXSTAT_SECRX_RDY	471,18286
#define IXGBE_SECRXSTAT_ECC_RXERR	472,18331
#define IXGBE_LSECTXCAP	475,18410
#define IXGBE_LSECRXCAP	476,18443
#define IXGBE_LSECTXCTRL	477,18476
#define IXGBE_LSECTXSCL	478,18509
#define IXGBE_LSECTXSCH	479,18556
#define IXGBE_LSECTXSA	480,18604
#define IXGBE_LSECTXPN0	481,18636
#define IXGBE_LSECTXPN1	482,18669
#define IXGBE_LSECTXKEY0(483,18702
#define IXGBE_LSECTXKEY1(484,18777
#define IXGBE_LSECRXCTRL	485,18852
#define IXGBE_LSECRXSCL	486,18885
#define IXGBE_LSECRXSCH	487,18918
#define IXGBE_LSECRXSA(488,18951
#define IXGBE_LSECRXPN(489,19024
#define IXGBE_LSECRXKEY(490,19097
#define IXGBE_LSECTXUT	491,19170
#define IXGBE_LSECTXPKTE	492,19224
#define IXGBE_LSECTXPKTP	493,19280
#define IXGBE_LSECTXOCTE	494,19336
#define IXGBE_LSECTXOCTP	495,19394
#define IXGBE_LSECRXUT	496,19452
#define IXGBE_LSECRXOCTD	497,19517
#define IXGBE_LSECRXOCTV	498,19574
#define IXGBE_LSECRXBAD	499,19631
#define IXGBE_LSECRXNOSCI	500,19683
#define IXGBE_LSECRXUNSCI	501,19735
#define IXGBE_LSECRXUNCH	502,19792
#define IXGBE_LSECRXDELAY	503,19847
#define IXGBE_LSECRXLATE	504,19901
#define IXGBE_LSECRXOK(505,19951
#define IXGBE_LSECRXINV(506,20019
#define IXGBE_LSECRXNV(507,20093
#define IXGBE_LSECRXUNSA	508,20167
#define IXGBE_LSECRXNUSA	509,20221
#define IXGBE_LSECTXCAP_SUM_MASK	512,20322
#define IXGBE_LSECTXCAP_SUM_SHIFT	513,20366
#define IXGBE_LSECRXCAP_SUM_MASK	514,20403
#define IXGBE_LSECRXCAP_SUM_SHIFT	515,20447
#define IXGBE_LSECTXCTRL_EN_MASK	517,20485
#define IXGBE_LSECTXCTRL_DISABLE	518,20529
#define IXGBE_LSECTXCTRL_AUTH	519,20566
#define IXGBE_LSECTXCTRL_AUTH_ENCRYPT	520,20601
#define IXGBE_LSECTXCTRL_AISCI	521,20643
#define IXGBE_LSECTXCTRL_PNTHRSH_MASK	522,20686
#define IXGBE_LSECTXCTRL_RSV_MASK	523,20735
#define IXGBE_LSECRXCTRL_EN_MASK	525,20781
#define IXGBE_LSECRXCTRL_EN_SHIFT	526,20825
#define IXGBE_LSECRXCTRL_DISABLE	527,20861
#define IXGBE_LSECRXCTRL_CHECK	528,20898
#define IXGBE_LSECRXCTRL_STRICT	529,20934
#define IXGBE_LSECRXCTRL_DROP	530,20971
#define IXGBE_LSECRXCTRL_PLSH	531,21006
#define IXGBE_LSECRXCTRL_RP	532,21048
#define IXGBE_LSECRXCTRL_RSV_MASK	533,21088
#define IXGBE_IPSTXIDX	536,21156
#define IXGBE_IPSTXSALT	537,21188
#define IXGBE_IPSTXKEY(538,21221
#define IXGBE_IPSRXIDX	539,21294
#define IXGBE_IPSRXIPADDR(540,21326
#define IXGBE_IPSRXSPI	541,21402
#define IXGBE_IPSRXIPIDX	542,21434
#define IXGBE_IPSRXKEY(543,21467
#define IXGBE_IPSRXSALT	544,21540
#define IXGBE_IPSRXMOD	545,21573
#define IXGBE_SECTXCTRL_STORE_FORWARD_ENABLE	547,21606
#define IXGBE_RTRPCS	550,21676
#define IXGBE_RTTDCS	551,21706
#define IXGBE_RTTDCS_ARBDIS	552,21736
#define IXGBE_RTTPCS	553,21801
#define IXGBE_RTRUP2TC	554,21831
#define IXGBE_RTTUP2TC	555,21863
#define IXGBE_RTRPT4C(556,21895
#define IXGBE_TXLLQ(557,21967
#define IXGBE_RTRPT4S(558,22038
#define IXGBE_RTTDT2C(559,22110
#define IXGBE_RTTDT2S(560,22182
#define IXGBE_RTTPT2C(561,22254
#define IXGBE_RTTPT2S(562,22326
#define IXGBE_RTTDQSEL	563,22398
#define IXGBE_RTTDT1C	564,22430
#define IXGBE_RTTDT1S	565,22461
#define IXGBE_RTTDTECC	566,22492
#define IXGBE_RTTDTECC_NO_BCN	567,22524
#define IXGBE_RTTBCNRC	569,22566
#define IXGBE_RTTBCNRC_RS_ENA	570,22599
#define IXGBE_RTTBCNRC_RF_DEC_MASK	571,22641
#define IXGBE_RTTBCNRC_RF_INT_SHIFT	572,22687
#define IXGBE_RTTBCNRC_RF_INT_MASK 573,22726
#define IXGBE_RTTBCNRM	575,22824
#define IXGBE_FCPTRL	578,22889
#define IXGBE_FCPTRH	579,22947
#define IXGBE_FCBUFF	580,23006
#define IXGBE_FCDMARW	581,23060
#define IXGBE_FCINVST0	582,23115
#define IXGBE_FCINVST(583,23188
#define IXGBE_FCBUFF_VALID	584,23244
#define IXGBE_FCBUFF_BUFFSIZE	585,23306
#define IXGBE_FCBUFF_WRCONTX	586,23370
#define IXGBE_FCBUFF_BUFFCNT	587,23440
#define IXGBE_FCBUFF_OFFSET	588,23509
#define IXGBE_FCBUFF_BUFFSIZE_SHIFT	589,23573
#define IXGBE_FCBUFF_BUFFCNT_SHIFT	590,23611
#define IXGBE_FCBUFF_OFFSET_SHIFT	591,23648
#define IXGBE_FCDMARW_WE	592,23685
#define IXGBE_FCDMARW_RE	593,23742
#define IXGBE_FCDMARW_FCOESEL	594,23798
#define IXGBE_FCDMARW_LASTSIZE	595,23864
#define IXGBE_FCDMARW_LASTSIZE_SHIFT	596,23936
#define IXGBE_TEOFF	598,23995
#define IXGBE_TSOFF	599,24040
#define IXGBE_REOFF	600,24085
#define IXGBE_RSOFF	601,24130
#define IXGBE_FCFLT	603,24211
#define IXGBE_FCFLTRW	604,24261
#define IXGBE_FCPARAM	605,24319
#define IXGBE_FCFLT_VALID	606,24376
#define IXGBE_FCFLT_FIRST	607,24440
#define IXGBE_FCFLT_SEQID	608,24496
#define IXGBE_FCFLT_SEQCNT	609,24551
#define IXGBE_FCFLTRW_RVALDT	610,24610
#define IXGBE_FCFLTRW_WE	611,24675
#define IXGBE_FCFLTRW_RE	612,24730
#define IXGBE_FCRXCTRL	614,24811
#define IXGBE_FCRXCTRL_FCOELLI	615,24868
#define IXGBE_FCRXCTRL_SAVBAD	616,24938
#define IXGBE_FCRXCTRL_FRSTRDH	617,25001
#define IXGBE_FCRXCTRL_LASTSEQH	618,25068
#define IXGBE_FCRXCTRL_ALLH	619,25139
#define IXGBE_FCRXCTRL_FRSTSEQH	620,25199
#define IXGBE_FCRXCTRL_ICRC	621,25267
#define IXGBE_FCRXCTRL_FCCRCBO	622,25330
#define IXGBE_FCRXCTRL_FCOEVER	623,25399
#define IXGBE_FCRXCTRL_FCOEVER_SHIFT	624,25468
#define IXGBE_FCRECTL	626,25530
#define IXGBE_FCRETA0	627,25590
#define IXGBE_FCRETA(628,25650
#define IXGBE_FCRECTL_ENA	629,25721
#define IXGBE_FCRETASEL_ENA	630,25781
#define IXGBE_FCRETA_SIZE	631,25838
#define IXGBE_FCRETA_ENTRY_MASK	632,25894
#define IXGBE_CRCERRS	635,25993
#define IXGBE_ILLERRC	636,26023
#define IXGBE_ERRBC	637,26053
#define IXGBE_MSPDC	638,26081
#define IXGBE_MPC(639,26109
#define IXGBE_MLFC	640,26180
#define IXGBE_MRFC	641,26207
#define IXGBE_RLEC	642,26234
#define IXGBE_LXONTXC	643,26261
#define IXGBE_LXONRXC	644,26291
#define IXGBE_LXOFFTXC	645,26321
#define IXGBE_LXOFFRXC	646,26352
#define IXGBE_LXONRXCNT	647,26383
#define IXGBE_LXOFFRXCNT	648,26416
#define IXGBE_PXONRXCNT(649,26449
#define IXGBE_PXOFFRXCNT(650,26517
#define IXGBE_PXON2OFFCNT(651,26586
#define IXGBE_PXONTXC(652,26656
#define IXGBE_PXONRXC(653,26731
#define IXGBE_PXOFFTXC(654,26806
#define IXGBE_PXOFFRXC(655,26882
#define IXGBE_PRC64	656,26958
#define IXGBE_PRC127	657,26987
#define IXGBE_PRC255	658,27017
#define IXGBE_PRC511	659,27047
#define IXGBE_PRC1023	660,27077
#define IXGBE_PRC1522	661,27108
#define IXGBE_GPRC	662,27139
#define IXGBE_BPRC	663,27167
#define IXGBE_MPRC	664,27195
#define IXGBE_GPTC	665,27223
#define IXGBE_GORCL	666,27251
#define IXGBE_GORCH	667,27280
#define IXGBE_GOTCL	668,27309
#define IXGBE_GOTCH	669,27338
#define IXGBE_RNBC(670,27367
#define IXGBE_RUC	671,27440
#define IXGBE_RFC	672,27467
#define IXGBE_ROC	673,27494
#define IXGBE_RJC	674,27521
#define IXGBE_MNGPRC	675,27548
#define IXGBE_MNGPDC	676,27578
#define IXGBE_MNGPTC	677,27608
#define IXGBE_TORL	678,27638
#define IXGBE_TORH	679,27666
#define IXGBE_TPR	680,27694
#define IXGBE_TPT	681,27721
#define IXGBE_PTC64	682,27748
#define IXGBE_PTC127	683,27777
#define IXGBE_PTC255	684,27807
#define IXGBE_PTC511	685,27837
#define IXGBE_PTC1023	686,27867
#define IXGBE_PTC1522	687,27898
#define IXGBE_MPTC	688,27929
#define IXGBE_BPTC	689,27957
#define IXGBE_XEC	690,27985
#define IXGBE_SSVPC	691,28012
#define IXGBE_RQSMR(693,28042
#define IXGBE_TQSMR(694,28089
#define IXGBE_TQSM(696,28183
#define IXGBE_QPRC(698,28230
#define IXGBE_QPTC(699,28297
#define IXGBE_QBRC(700,28364
#define IXGBE_QBTC(701,28431
#define IXGBE_QBRC_L(702,28498
#define IXGBE_QBRC_H(703,28567
#define IXGBE_QPRDC(704,28636
#define IXGBE_QBTC_L(705,28705
#define IXGBE_QBTC_H(706,28773
#define IXGBE_FCCRC	707,28841
#define IXGBE_FCOERPDC	708,28910
#define IXGBE_FCLAST	709,28978
#define IXGBE_FCOEPRC	710,29036
#define IXGBE_FCOEDWRC	711,29105
#define IXGBE_FCOEPTC	712,29174
#define IXGBE_FCOEDWTC	713,29246
#define IXGBE_FCCRC_CNT_MASK	714,29318
#define IXGBE_FCLAST_CNT_MASK	715,29384
#define IXGBE_O2BGPTC	716,29452
#define IXGBE_O2BSPC	717,29483
#define IXGBE_B2OSPC	718,29513
#define IXGBE_B2OGPRC	719,29543
#define IXGBE_BUPRC	720,29574
#define IXGBE_BMPRC	721,29603
#define IXGBE_BBPRC	722,29632
#define IXGBE_BUPTC	723,29661
#define IXGBE_BMPTC	724,29690
#define IXGBE_BBPTC	725,29719
#define IXGBE_BCRCERRS	726,29748
#define IXGBE_BXONRXC	727,29780
#define IXGBE_BXOFFRXC	728,29811
#define IXGBE_BXONTXC	729,29843
#define IXGBE_BXOFFTXC	730,29874
#define IXGBE_PCRC8ECL	731,29906
#define IXGBE_PCRC8ECH	732,29938
#define IXGBE_PCRC8ECH_MASK	733,29970
#define IXGBE_LDPCECL	734,30003
#define IXGBE_LDPCECH	735,30034
#define IXGBE_MAVTV(738,30083
#define IXGBE_MFUTP(739,30154
#define IXGBE_MANC	740,30225
#define IXGBE_MFVAL	741,30253
#define IXGBE_MANC2H	742,30282
#define IXGBE_MDEF(743,30312
#define IXGBE_MIPAF	744,30382
#define IXGBE_MMAL(745,30411
#define IXGBE_MMAH(746,30481
#define IXGBE_FTFT	747,30551
#define IXGBE_METF(748,30599
#define IXGBE_MDEF_EXT(749,30669
#define IXGBE_LSWFW	750,30742
#define IXGBE_BMCIP(751,30771
#define IXGBE_BMCIPVAL	752,30839
#define IXGBE_BMCIP_IPADDR_TYPE	753,30871
#define IXGBE_BMCIP_IPADDR_VALID	754,30914
#define IXGBE_MANC_EN_BMC2OS	757,30997
#define IXGBE_MANC_EN_BMC2OS_SHIFT	758,31073
#define IXGBE_FWSM_MODE_MASK	761,31146
#define IXGBE_HICR	764,31210
#define IXGBE_FWSTS	765,31238
#define IXGBE_HSMC0R	766,31267
#define IXGBE_HSMC1R	767,31297
#define IXGBE_SWSR	768,31327
#define IXGBE_HFDR	769,31355
#define IXGBE_FLEX_MNG	770,31383
#define IXGBE_HICR_EN	772,31440
#define IXGBE_HICR_C	774,31550
#define IXGBE_HICR_SV	775,31577
#define IXGBE_HICR_FW_RESET_ENABLE	776,31628
#define IXGBE_HICR_FW_RESET	777,31668
#define IXGBE_GCR	780,31724
#define IXGBE_GTV	781,31751
#define IXGBE_FUNCTAG	782,31778
#define IXGBE_GLT	783,31809
#define IXGBE_PCIEPIPEADR	784,31836
#define IXGBE_PCIEPIPEDAT	785,31870
#define IXGBE_GSCL_1	786,31904
#define IXGBE_GSCL_2	787,31934
#define IXGBE_GSCL_3	788,31964
#define IXGBE_GSCL_4	789,31994
#define IXGBE_GSCN_0	790,32024
#define IXGBE_GSCN_1	791,32054
#define IXGBE_GSCN_2	792,32084
#define IXGBE_GSCN_3	793,32114
#define IXGBE_FACTPS	794,32144
#define IXGBE_PCIEANACTL	795,32174
#define IXGBE_SWSM	796,32207
#define IXGBE_FWSM	797,32235
#define IXGBE_GSSR	798,32263
#define IXGBE_MREVID	799,32291
#define IXGBE_DCA_ID	800,32321
#define IXGBE_DCA_CTRL	801,32351
#define IXGBE_SWFW_SYNC	802,32383
#define IXGBE_GCR_EXT	805,32457
#define IXGBE_GSCL_5_82599	806,32488
#define IXGBE_GSCL_6_82599	807,32523
#define IXGBE_GSCL_7_82599	808,32558
#define IXGBE_GSCL_8_82599	809,32593
#define IXGBE_PHYADR_82599	810,32628
#define IXGBE_PHYDAT_82599	811,32663
#define IXGBE_PHYCTL_82599	812,32698
#define IXGBE_PBACLR_82599	813,32733
#define IXGBE_CIAA_82599	814,32768
#define IXGBE_CIAD_82599	815,32801
#define IXGBE_PICAUSE	816,32834
#define IXGBE_PIENA	817,32865
#define IXGBE_CDQ_MBR_82599	818,32894
#define IXGBE_PCIESPARE	819,32930
#define IXGBE_MISC_REG_82599	820,32963
#define IXGBE_ECC_CTRL_0_82599	821,33000
#define IXGBE_ECC_CTRL_1_82599	822,33039
#define IXGBE_ECC_STATUS_82599	823,33078
#define IXGBE_BAR_CTRL_82599	824,33117
#define IXGBE_GCR_CMPL_TMOUT_MASK	827,33181
#define IXGBE_GCR_CMPL_TMOUT_10ms	828,33226
#define IXGBE_GCR_CMPL_TMOUT_RESEND	829,33271
#define IXGBE_GCR_CAP_VER2	830,33318
#define IXGBE_GCR_EXT_MSIX_EN	832,33358
#define IXGBE_GCR_EXT_BUFFERS_CLEAR	833,33400
#define IXGBE_GCR_EXT_VT_MODE_16	834,33447
#define IXGBE_GCR_EXT_VT_MODE_32	835,33491
#define IXGBE_GCR_EXT_VT_MODE_64	836,33535
#define IXGBE_GCR_EXT_SRIOV	837,33579
#define IXGBE_TSYNCRXCTL	840,33693
#define IXGBE_TSYNCTXCTL	841,33767
#define IXGBE_RXSTMPL	842,33841
#define IXGBE_RXSTMPH	843,33899
#define IXGBE_RXSATRL	844,33958
#define IXGBE_RXSATRH	845,34026
#define IXGBE_RXMTRL	846,34095
#define IXGBE_TXSTMPL	847,34164
#define IXGBE_TXSTMPH	848,34228
#define IXGBE_SYSTIML	849,34293
#define IXGBE_SYSTIMH	850,34359
#define IXGBE_TIMINCA	851,34426
#define IXGBE_TIMADJL	852,34497
#define IXGBE_TIMADJH	853,34574
#define IXGBE_TSAUXC	854,34652
#define IXGBE_TRGTTIML0	855,34728
#define IXGBE_TRGTTIMH0	856,34798
#define IXGBE_TRGTTIML1	857,34869
#define IXGBE_TRGTTIMH1	858,34939
#define IXGBE_FREQOUT0	859,35010
#define IXGBE_FREQOUT1	860,35085
#define IXGBE_AUXSTMPL0	861,35160
#define IXGBE_AUXSTMPH0	862,35239
#define IXGBE_AUXSTMPL1	863,35319
#define IXGBE_AUXSTMPH1	864,35398
#define IXGBE_RDSTATCTL	867,35506
#define IXGBE_RDSTAT(868,35539
#define IXGBE_RDHMPN	869,35609
#define IXGBE_RIC_DW(870,35639
#define IXGBE_RDPROBE	871,35687
#define IXGBE_RDMAM	872,35718
#define IXGBE_RDMAD	873,35747
#define IXGBE_TDSTATCTL	874,35776
#define IXGBE_TDSTAT(875,35809
#define IXGBE_TDHMPN	876,35881
#define IXGBE_TDHMPN2	877,35911
#define IXGBE_TXDESCIC	878,35942
#define IXGBE_TIC_DW(879,35974
#define IXGBE_TIC_DW2(880,36022
#define IXGBE_TDPROBE	881,36071
#define IXGBE_TXBUFCTRL	882,36102
#define IXGBE_TXBUFDATA0	883,36135
#define IXGBE_TXBUFDATA1	884,36168
#define IXGBE_TXBUFDATA2	885,36201
#define IXGBE_TXBUFDATA3	886,36234
#define IXGBE_RXBUFCTRL	887,36267
#define IXGBE_RXBUFDATA0	888,36300
#define IXGBE_RXBUFDATA1	889,36333
#define IXGBE_RXBUFDATA2	890,36366
#define IXGBE_RXBUFDATA3	891,36399
#define IXGBE_PCIE_DIAG(892,36432
#define IXGBE_RFVAL	893,36500
#define IXGBE_MDFTC1	894,36529
#define IXGBE_MDFTC2	895,36559
#define IXGBE_MDFTFIFO1	896,36589
#define IXGBE_MDFTFIFO2	897,36622
#define IXGBE_MDFTS	898,36655
#define IXGBE_RXDATAWRPTR(899,36684
#define IXGBE_RXDESCWRPTR(900,36763
#define IXGBE_RXDATARDPTR(901,36842
#define IXGBE_RXDESCRDPTR(902,36921
#define IXGBE_TXDATAWRPTR(903,37000
#define IXGBE_TXDESCWRPTR(904,37079
#define IXGBE_TXDATARDPTR(905,37158
#define IXGBE_TXDESCRDPTR(906,37237
#define IXGBE_PCIEECCCTL	907,37316
#define IXGBE_RXWRPTR(908,37349
#define IXGBE_RXUSED(909,37424
#define IXGBE_RXRDPTR(910,37498
#define IXGBE_RXRDWRPTR(911,37573
#define IXGBE_TXWRPTR(912,37650
#define IXGBE_TXUSED(913,37725
#define IXGBE_TXRDPTR(914,37799
#define IXGBE_TXRDWRPTR(915,37874
#define IXGBE_PCIEECCCTL0	916,37951
#define IXGBE_PCIEECCCTL1	917,37985
#define IXGBE_RXDBUECC	918,38019
#define IXGBE_TXDBUECC	919,38051
#define IXGBE_RXDBUEST	920,38083
#define IXGBE_TXDBUEST	921,38115
#define IXGBE_PBTXECC	922,38147
#define IXGBE_PBRXECC	923,38178
#define IXGBE_GHECCR	924,38209
#define IXGBE_PCS1GCFIG	927,38260
#define IXGBE_PCS1GLCTL	928,38293
#define IXGBE_PCS1GLSTA	929,38326
#define IXGBE_PCS1GDBG0	930,38359
#define IXGBE_PCS1GDBG1	931,38392
#define IXGBE_PCS1GANA	932,38425
#define IXGBE_PCS1GANLP	933,38457
#define IXGBE_PCS1GANNP	934,38490
#define IXGBE_PCS1GANLPNP	935,38523
#define IXGBE_HLREG0	936,38557
#define IXGBE_HLREG1	937,38587
#define IXGBE_PAP	938,38617
#define IXGBE_MACA	939,38644
#define IXGBE_APAE	940,38672
#define IXGBE_ARD	941,38700
#define IXGBE_AIS	942,38727
#define IXGBE_MSCA	943,38754
#define IXGBE_MSRWD	944,38782
#define IXGBE_MLADD	945,38811
#define IXGBE_MHADD	946,38840
#define IXGBE_MAXFRS	947,38869
#define IXGBE_TREG	948,38899
#define IXGBE_PCSS1	949,38927
#define IXGBE_PCSS2	950,38956
#define IXGBE_XPCSS	951,38985
#define IXGBE_MFLCN	952,39014
#define IXGBE_SERDESC	953,39043
#define IXGBE_MACS	954,39074
#define IXGBE_AUTOC	955,39102
#define IXGBE_LINKS	956,39131
#define IXGBE_LINKS2	957,39160
#define IXGBE_AUTOC2	958,39190
#define IXGBE_AUTOC3	959,39220
#define IXGBE_ANLP1	960,39250
#define IXGBE_ANLP2	961,39279
#define IXGBE_MACC	962,39308
#define IXGBE_ATLASCTL	963,39336
#define IXGBE_MMNGC	964,39368
#define IXGBE_ANLPNP1	965,39397
#define IXGBE_ANLPNP2	966,39428
#define IXGBE_KRPCSFC	967,39459
#define IXGBE_KRPCSS	968,39490
#define IXGBE_FECS1	969,39520
#define IXGBE_FECS2	970,39549
#define IXGBE_SMADARCTL	971,39578
#define IXGBE_MPVC	972,39611
#define IXGBE_SGMIIC	973,39639
#define IXGBE_RXNFGPC	976,39697
#define IXGBE_RXNFGBCL	977,39728
#define IXGBE_RXNFGBCH	978,39760
#define IXGBE_RXDGPC	979,39792
#define IXGBE_RXDGBCL	980,39822
#define IXGBE_RXDGBCH	981,39853
#define IXGBE_RXDDGPC	982,39884
#define IXGBE_RXDDGBCL	983,39915
#define IXGBE_RXDDGBCH	984,39947
#define IXGBE_RXLPBKGPC	985,39979
#define IXGBE_RXLPBKGBCL	986,40012
#define IXGBE_RXLPBKGBCH	987,40045
#define IXGBE_RXDLPBKGPC	988,40078
#define IXGBE_RXDLPBKGBCL	989,40111
#define IXGBE_RXDLPBKGBCH	990,40145
#define IXGBE_TXDGPC	991,40179
#define IXGBE_TXDGBCL	992,40209
#define IXGBE_TXDGBCH	993,40240
#define IXGBE_RXDSTATCTRL	995,40272
#define IXGBE_VALIDATE_LINK_READY_TIMEOUT 998,40340
#define IXGBE_CORECTL	1001,40405
#define IXGBE_BARCTRL	1003,40452
#define IXGBE_BARCTRL_FLSIZE	1004,40484
#define IXGBE_BARCTRL_FLSIZE_SHIFT	1005,40521
#define IXGBE_BARCTRL_CSRSIZE	1006,40558
#define IXGBE_RSCCTL_RSCEN	1009,40620
#define IXGBE_RSCCTL_MAXDESC_1	1010,40652
#define IXGBE_RSCCTL_MAXDESC_4	1011,40688
#define IXGBE_RSCCTL_MAXDESC_8	1012,40724
#define IXGBE_RSCCTL_MAXDESC_16	1013,40760
#define IXGBE_RSCDBU_RSCSMALDIS_MASK	1016,40821
#define IXGBE_RSCDBU_RSCACKDIS	1017,40869
#define IXGBE_RDRXCTL_RDMTS_1_2	1020,40937
#define IXGBE_RDRXCTL_CRCSTRIP	1021,41009
#define IXGBE_RDRXCTL_MVMEN	1022,41068
#define IXGBE_RDRXCTL_DMAIDONE	1023,41108
#define IXGBE_RDRXCTL_AGGDIS	1024,41177
#define IXGBE_RDRXCTL_RSCFRSTSIZE	1025,41244
#define IXGBE_RDRXCTL_RSCLLIDIS	1026,41317
#define IXGBE_RDRXCTL_RSCACKC	1027,41391
#define IXGBE_RDRXCTL_FCOE_WRFIX	1028,41463
#define IXGBE_RQTC_SHIFT_TC(1031,41570
#define IXGBE_RQTC_TC0_MASK	1032,41613
#define IXGBE_RQTC_TC1_MASK	1033,41652
#define IXGBE_RQTC_TC2_MASK	1034,41691
#define IXGBE_RQTC_TC3_MASK	1035,41730
#define IXGBE_RQTC_TC4_MASK	1036,41770
#define IXGBE_RQTC_TC5_MASK	1037,41810
#define IXGBE_RQTC_TC6_MASK	1038,41850
#define IXGBE_RQTC_TC7_MASK	1039,41890
#define IXGBE_PSRTYPE_RQPL_MASK	1042,41970
#define IXGBE_PSRTYPE_RQPL_SHIFT	1043,42007
#define IXGBE_CTRL_GIO_DIS	1046,42065
#define IXGBE_CTRL_LNK_RST	1047,42138
#define IXGBE_CTRL_RST	1048,42213
#define IXGBE_CTRL_RST_MASK	1049,42265
#define IXGBE_FACTPS_LFS	1052,42345
#define IXGBE_MHADD_MFS_MASK	1055,42430
#define IXGBE_MHADD_MFS_SHIFT	1056,42470
#define IXGBE_CTRL_EXT_PFRSTD	1059,42534
#define IXGBE_CTRL_EXT_NS_DIS	1060,42610
#define IXGBE_CTRL_EXT_RO_DIS	1061,42674
#define IXGBE_CTRL_EXT_DRV_LOAD	1062,42746
#define IXGBE_DCA_CTRL_DCA_ENABLE	1065,42865
#define IXGBE_DCA_CTRL_DCA_DISABLE	1066,42927
#define IXGBE_DCA_CTRL_DCA_MODE_CB1	1068,42992
#define IXGBE_DCA_CTRL_DCA_MODE_CB2	1069,43052
#define IXGBE_DCA_RXCTRL_CPUID_MASK	1071,43113
#define IXGBE_DCA_RXCTRL_CPUID_MASK_82599	1072,43180
#define IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599	1073,43253
#define IXGBE_DCA_RXCTRL_DESC_DCA_EN	1074,43320
#define IXGBE_DCA_RXCTRL_HEAD_DCA_EN	1075,43387
#define IXGBE_DCA_RXCTRL_DATA_DCA_EN	1076,43458
#define IXGBE_DCA_RXCTRL_DESC_RRO_EN	1077,43530
#define IXGBE_DCA_RXCTRL_DATA_WRO_EN	1078,43605
#define IXGBE_DCA_RXCTRL_HEAD_WRO_EN	1079,43681
#define IXGBE_DCA_TXCTRL_CPUID_MASK	1081,43751
#define IXGBE_DCA_TXCTRL_CPUID_MASK_82599	1082,43818
#define IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599	1083,43891
#define IXGBE_DCA_TXCTRL_DESC_DCA_EN	1084,43958
#define IXGBE_DCA_TXCTRL_DESC_RRO_EN	1085,44029
#define IXGBE_DCA_TXCTRL_DESC_WRO_EN	1086,44104
#define IXGBE_DCA_TXCTRL_DATA_RRO_EN	1087,44182
#define IXGBE_DCA_MAX_QUEUES_82598	1088,44258
#define IXGBE_MSCA_NP_ADDR_MASK	1091,44351
#define IXGBE_MSCA_NP_ADDR_SHIFT	1092,44421
#define IXGBE_MSCA_DEV_TYPE_MASK	1093,44456
#define IXGBE_MSCA_DEV_TYPE_SHIFT	1094,44526
#define IXGBE_MSCA_PHY_ADDR_MASK	1095,44596
#define IXGBE_MSCA_PHY_ADDR_SHIFT	1096,44663
#define IXGBE_MSCA_OP_CODE_MASK	1097,44723
#define IXGBE_MSCA_OP_CODE_SHIFT	1098,44786
#define IXGBE_MSCA_ADDR_CYCLE	1099,44842
#define IXGBE_MSCA_WRITE	1100,44914
#define IXGBE_MSCA_READ	1101,44973
#define IXGBE_MSCA_READ_AUTOINC	1102,45032
#define IXGBE_MSCA_ST_CODE_MASK	1103,45106
#define IXGBE_MSCA_ST_CODE_SHIFT	1104,45169
#define IXGBE_MSCA_NEW_PROTOCOL	1105,45225
#define IXGBE_MSCA_OLD_PROTOCOL	1106,45297
#define IXGBE_MSCA_MDI_COMMAND	1107,45369
#define IXGBE_MSCA_MDI_IN_PROG_EN	1108,45439
#define IXGBE_MSRWD_WRITE_DATA_MASK	1111,45533
#define IXGBE_MSRWD_WRITE_DATA_SHIFT	1112,45580
#define IXGBE_MSRWD_READ_DATA_MASK	1113,45619
#define IXGBE_MSRWD_READ_DATA_SHIFT	1114,45665
#define IXGBE_ATLAS_PDN_LPBK	1117,45727
#define IXGBE_ATLAS_PDN_10G	1118,45762
#define IXGBE_ATLAS_PDN_1G	1119,45795
#define IXGBE_ATLAS_PDN_AN	1120,45827
#define IXGBE_ATLASCTL_WRITE_CMD	1123,45882
#define IXGBE_ATLAS_PDN_TX_REG_EN	1124,45926
#define IXGBE_ATLAS_PDN_TX_10G_QL_ALL	1125,45965
#define IXGBE_ATLAS_PDN_TX_1G_QL_ALL	1126,46008
#define IXGBE_ATLAS_PDN_TX_AN_QL_ALL	1127,46050
#define IXGBE_CORECTL_WRITE_CMD	1130,46114
#define IXGBE_MDIO_PMA_PMD_DEV_TYPE	1133,46220
#define IXGBE_MDIO_PCS_DEV_TYPE	1134,46261
#define IXGBE_MDIO_PHY_XS_DEV_TYPE	1135,46299
#define IXGBE_MDIO_AUTO_NEG_DEV_TYPE	1136,46339
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE	1137,46381
#define IXGBE_TWINAX_DEV	1138,46450
#define IXGBE_MDIO_COMMAND_TIMEOUT	1140,46480
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_CONTROL	1142,46552
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_STATUS	1143,46621
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_LINK_STATUS	1144,46691
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_SPEED_STATUS	1145,46765
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_10G_SPEED	1146,46840
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_1G_SPEED	1147,46895
#define IXGBE_MDIO_AUTO_NEG_CONTROL	1149,46950
#define IXGBE_MDIO_AUTO_NEG_STATUS	1150,47017
#define IXGBE_MDIO_AUTO_NEG_ADVT	1151,47082
#define IXGBE_MDIO_AUTO_NEG_LP	1152,47144
#define IXGBE_MDIO_PHY_XS_CONTROL	1153,47210
#define IXGBE_MDIO_PHY_XS_RESET	1154,47273
#define IXGBE_MDIO_PHY_ID_HIGH	1155,47332
#define IXGBE_MDIO_PHY_ID_LOW	1156,47389
#define IXGBE_MDIO_PHY_SPEED_ABILITY	1157,47444
#define IXGBE_MDIO_PHY_SPEED_10G	1158,47509
#define IXGBE_MDIO_PHY_SPEED_1G	1159,47567
#define IXGBE_MDIO_PHY_SPEED_100M	1160,47624
#define IXGBE_MDIO_PHY_EXT_ABILITY	1161,47684
#define IXGBE_MDIO_PHY_10GBASET_ABILITY	1162,47745
#define IXGBE_MDIO_PHY_1000BASET_ABILITY	1163,47816
#define IXGBE_MDIO_PHY_100BASETX_ABILITY	1164,47888
#define IXGBE_MDIO_PHY_SET_LOW_POWER_MODE	1165,47960
#define IXGBE_MDIO_PMA_PMD_CONTROL_ADDR	1167,48035
#define IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR	1168,48108
#define IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA	1169,48185
#define IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT	1170,48262
#define IXGBE_MDIO_PHY_LOW_POWER_MODE	1173,48377
#define IXGBE_MII_10GBASE_T_AUTONEG_CTRL_REG	1175,48423
#define IXGBE_MII_AUTONEG_VENDOR_PROVISION_1_REG 1176,48497
#define IXGBE_MII_AUTONEG_XNP_TX_REG	1177,48577
#define IXGBE_MII_AUTONEG_ADVERTISE_REG	1178,48644
#define IXGBE_MII_10GBASE_T_ADVERTISE	1179,48717
#define IXGBE_MII_1GBASE_T_ADVERTISE_XNP_TX	1180,48788
#define IXGBE_MII_1GBASE_T_ADVERTISE	1181,48864
#define IXGBE_MII_100BASE_T_ADVERTISE	1182,48934
#define IXGBE_MII_100BASE_T_ADVERTISE_HALF	1183,49005
#define IXGBE_MII_RESTART	1184,49080
#define IXGBE_MII_AUTONEG_COMPLETE	1185,49114
#define IXGBE_MII_AUTONEG_LINK_UP	1186,49155
#define IXGBE_MII_AUTONEG_REG	1187,49195
#define IXGBE_PHY_REVISION_MASK	1189,49232
#define IXGBE_MAX_PHY_ADDR	1190,49276
#define TN1010_PHY_ID	1193,49321
#define TNX_FW_REV	1194,49354
#define X540_PHY_ID	1195,49377
#define AQ_FW_REV	1196,49408
#define QT2022_PHY_ID	1197,49431
#define ATH_PHY_ID	1198,49464
#define IXGBE_M88E1145_E_PHY_ID	1201,49511
#define IXGBE_PHY_INIT_OFFSET_NL	1204,49586
#define IXGBE_PHY_INIT_END_NL	1205,49626
#define IXGBE_CONTROL_MASK_NL	1206,49664
#define IXGBE_DATA_MASK_NL	1207,49702
#define IXGBE_CONTROL_SHIFT_NL	1208,49737
#define IXGBE_DELAY_NL	1209,49772
#define IXGBE_DATA_NL	1210,49799
#define IXGBE_CONTROL_NL	1211,49825
#define IXGBE_CONTROL_EOL_NL	1212,49858
#define IXGBE_CONTROL_SOL_NL	1213,49895
#define IXGBE_SDP0_GPIEN	1216,49972
#define IXGBE_SDP1_GPIEN	1217,50019
#define IXGBE_SDP2_GPIEN	1218,50066
#define IXGBE_GPIE_MSIX_MODE	1219,50113
#define IXGBE_GPIE_OCD	1220,50170
#define IXGBE_GPIE_EIMEN	1221,50231
#define IXGBE_GPIE_EIAME	1222,50300
#define IXGBE_GPIE_PBA_SUPPORT	1223,50336
#define IXGBE_GPIE_RSC_DELAY_SHIFT	1224,50378
#define IXGBE_GPIE_VTMODE_MASK	1225,50416
#define IXGBE_GPIE_VTMODE_16	1226,50477
#define IXGBE_GPIE_VTMODE_32	1227,50546
#define IXGBE_GPIE_VTMODE_64	1228,50615
#define IXGBE_MAX_PACKET_BUFFERS	1231,50720
#define IXGBE_TXPBSIZE_20KB	1233,50756
#define IXGBE_TXPBSIZE_40KB	1234,50820
#define IXGBE_RXPBSIZE_48KB	1235,50884
#define IXGBE_RXPBSIZE_64KB	1236,50948
#define IXGBE_RXPBSIZE_80KB	1237,51012
#define IXGBE_RXPBSIZE_128KB	1238,51076
#define IXGBE_RXPBSIZE_MAX	1239,51142
#define IXGBE_TXPBSIZE_MAX	1240,51206
#define IXGBE_TXPKT_SIZE_MAX	1242,51271
#define IXGBE_MAX_PB	1243,51329
	PBA_STRATEGY_EQUAL	1247,51403
#define PBA_STRATEGY_EQUAL	1248,51462
	PBA_STRATEGY_WEIGHTED	1249,51508
#define PBA_STRATEGY_WEIGHTED	1250,51567
#define IXGBE_TFCS_TXOFF	1254,51658
#define IXGBE_TFCS_TXOFF0	1255,51694
#define IXGBE_TFCS_TXOFF1	1256,51731
#define IXGBE_TFCS_TXOFF2	1257,51768
#define IXGBE_TFCS_TXOFF3	1258,51805
#define IXGBE_TFCS_TXOFF4	1259,51842
#define IXGBE_TFCS_TXOFF5	1260,51879
#define IXGBE_TFCS_TXOFF6	1261,51916
#define IXGBE_TFCS_TXOFF7	1262,51953
#define IXGBE_TCPTIMER_KS	1265,52007
#define IXGBE_TCPTIMER_COUNT_ENABLE	1266,52045
#define IXGBE_TCPTIMER_COUNT_FINISH	1267,52092
#define IXGBE_TCPTIMER_LOOP	1268,52139
#define IXGBE_TCPTIMER_DURATION_MASK	1269,52179
#define IXGBE_HLREG0_TXCRCEN	1272,52251
#define IXGBE_HLREG0_RXCRCSTRP	1273,52305
#define IXGBE_HLREG0_JUMBOEN	1274,52361
#define IXGBE_HLREG0_TXPADEN	1275,52415
#define IXGBE_HLREG0_TXPAUSEEN	1276,52469
#define IXGBE_HLREG0_RXPAUSEEN	1277,52525
#define IXGBE_HLREG0_LPBK	1278,52581
#define IXGBE_HLREG0_MDCSPD	1279,52632
#define IXGBE_HLREG0_CONTMDC	1280,52685
#define IXGBE_HLREG0_CTRLFLTR	1281,52739
#define IXGBE_HLREG0_PREPEND	1282,52794
#define IXGBE_HLREG0_PRIPAUSEEN	1283,52852
#define IXGBE_HLREG0_RXPAUSERECDA	1284,52909
#define IXGBE_HLREG0_RXLNGTHERREN	1285,52971
#define IXGBE_HLREG0_RXPADSTRIPEN	1286,53029
#define IXGBE_VMD_CTL_VMDQ_EN	1289,53111
#define IXGBE_VMD_CTL_VMDQ_FILTER	1290,53153
#define IXGBE_VT_CTL_DIS_DEFPL	1293,53221
#define IXGBE_VT_CTL_REPLEN	1294,53291
#define IXGBE_VT_CTL_VT_ENABLE	1295,53357
#define IXGBE_VT_CTL_POOL_SHIFT	1296,53422
#define IXGBE_VT_CTL_POOL_MASK	1297,53457
#define IXGBE_VMOLR_AUPE	1300,53545
#define IXGBE_VMOLR_ROMPE	1301,53611
#define IXGBE_VMOLR_ROPE	1302,53680
#define IXGBE_VMOLR_BAM	1303,53747
#define IXGBE_VMOLR_MPE	1304,53814
#define IXGBE_VFRE_ENABLE_ALL	1307,53898
#define IXGBE_VF_INIT_TIMEOUT	1309,53940
#define IXGBE_RDHMPN_RDICADDR	1312,54046
#define IXGBE_RDHMPN_RDICRDREQ	1313,54088
#define IXGBE_RDHMPN_RDICADDR_SHIFT	1314,54131
#define IXGBE_TDHMPN_TDICADDR	1315,54170
#define IXGBE_TDHMPN_TDICRDREQ	1316,54212
#define IXGBE_TDHMPN_TDICADDR_SHIFT	1317,54255
#define IXGBE_RDMAM_MEM_SEL_SHIFT	1319,54295
#define IXGBE_RDMAM_DWORD_SHIFT	1320,54333
#define IXGBE_RDMAM_DESC_COMP_FIFO	1321,54369
#define IXGBE_RDMAM_DFC_CMD_FIFO	1322,54407
#define IXGBE_RDMAM_RSC_HEADER_ADDR	1323,54443
#define IXGBE_RDMAM_TCN_STATUS_RAM	1324,54482
#define IXGBE_RDMAM_WB_COLL_FIFO	1325,54520
#define IXGBE_RDMAM_QSC_CNT_RAM	1326,54556
#define IXGBE_RDMAM_QSC_FCOE_RAM	1327,54592
#define IXGBE_RDMAM_QSC_QUEUE_CNT	1328,54628
#define IXGBE_RDMAM_QSC_QUEUE_RAM	1329,54665
#define IXGBE_RDMAM_QSC_RSC_RAM	1330,54704
#define IXGBE_RDMAM_DESC_COM_FIFO_RANGE	1331,54742
#define IXGBE_RDMAM_DESC_COM_FIFO_COUNT	1332,54787
#define IXGBE_RDMAM_DFC_CMD_FIFO_RANGE	1333,54830
#define IXGBE_RDMAM_DFC_CMD_FIFO_COUNT	1334,54873
#define IXGBE_RDMAM_RSC_HEADER_ADDR_RANGE	1335,54915
#define IXGBE_RDMAM_RSC_HEADER_ADDR_COUNT	1336,54960
#define IXGBE_RDMAM_TCN_STATUS_RAM_RANGE	1337,55004
#define IXGBE_RDMAM_TCN_STATUS_RAM_COUNT	1338,55049
#define IXGBE_RDMAM_WB_COLL_FIFO_RANGE	1339,55092
#define IXGBE_RDMAM_WB_COLL_FIFO_COUNT	1340,55134
#define IXGBE_RDMAM_QSC_CNT_RAM_RANGE	1341,55176
#define IXGBE_RDMAM_QSC_CNT_RAM_COUNT	1342,55218
#define IXGBE_RDMAM_QSC_FCOE_RAM_RANGE	1343,55259
#define IXGBE_RDMAM_QSC_FCOE_RAM_COUNT	1344,55303
#define IXGBE_RDMAM_QSC_QUEUE_CNT_RANGE	1345,55345
#define IXGBE_RDMAM_QSC_QUEUE_CNT_COUNT	1346,55389
#define IXGBE_RDMAM_QSC_QUEUE_RAM_RANGE	1347,55432
#define IXGBE_RDMAM_QSC_QUEUE_RAM_COUNT	1348,55477
#define IXGBE_RDMAM_QSC_RSC_RAM_RANGE	1349,55520
#define IXGBE_RDMAM_QSC_RSC_RAM_COUNT	1350,55562
#define IXGBE_TXDESCIC_READY	1352,55604
#define IXGBE_RXCSUM_IPPCSE	1355,55676
#define IXGBE_RXCSUM_PCSD	1356,55748
#define IXGBE_FCRTL_XONE	1359,55839
#define IXGBE_FCRTH_FCEN	1360,55892
#define IXGBE_PAP_TXPAUSECNT_MASK	1363,55978
#define IXGBE_RMCS_RRM	1366,56070
#define IXGBE_RMCS_RAC	1368,56191
#define IXGBE_RMCS_DFP	1370,56256
#define IXGBE_RMCS_TFCE_802_3X	1371,56296
#define IXGBE_RMCS_TFCE_PRIORITY	1372,56364
#define IXGBE_RMCS_ARBDIS	1373,56433
#define IXGBE_FCCFG_TFCE_802_3X	1376,56524
#define IXGBE_FCCFG_TFCE_PRIORITY	1377,56592
#define IXGBE_EICR_RTX_QUEUE	1382,56737
#define IXGBE_EICR_FLOW_DIR	1383,56803
#define IXGBE_EICR_RX_MISS	1384,56863
#define IXGBE_EICR_PCI	1385,56929
#define IXGBE_EICR_MAILBOX	1386,56984
#define IXGBE_EICR_LSC	1387,57055
#define IXGBE_EICR_LINKSEC	1388,57115
#define IXGBE_EICR_MNG	1389,57172
#define IXGBE_EICR_TS	1390,57243
#define IXGBE_EICR_GPI_SDP0	1391,57304
#define IXGBE_EICR_GPI_SDP1	1392,57379
#define IXGBE_EICR_GPI_SDP2	1393,57454
#define IXGBE_EICR_ECC	1394,57529
#define IXGBE_EICR_PBUR	1395,57580
#define IXGBE_EICR_DHER	1396,57650
#define IXGBE_EICR_TCP_TIMER	1397,57717
#define IXGBE_EICR_OTHER	1398,57773
#define IXGBE_EICS_RTX_QUEUE	1401,57874
#define IXGBE_EICS_FLOW_DIR	1402,57950
#define IXGBE_EICS_RX_MISS	1403,58020
#define IXGBE_EICS_PCI	1404,58093
#define IXGBE_EICS_MAILBOX	1405,58152
#define IXGBE_EICS_LSC	1406,58227
#define IXGBE_EICS_MNG	1407,58291
#define IXGBE_EICS_GPI_SDP0	1408,58356
#define IXGBE_EICS_GPI_SDP1	1409,58431
#define IXGBE_EICS_GPI_SDP2	1410,58506
#define IXGBE_EICS_ECC	1411,58581
#define IXGBE_EICS_PBUR	1412,58636
#define IXGBE_EICS_DHER	1413,58703
#define IXGBE_EICS_TCP_TIMER	1414,58769
#define IXGBE_EICS_OTHER	1415,58835
#define IXGBE_EIMS_RTX_QUEUE	1418,58935
#define IXGBE_EIMS_FLOW_DIR	1419,59011
#define IXGBE_EIMS_RX_MISS	1420,59080
#define IXGBE_EIMS_PCI	1421,59154
#define IXGBE_EIMS_MAILBOX	1422,59213
#define IXGBE_EIMS_LSC	1423,59288
#define IXGBE_EIMS_MNG	1424,59352
#define IXGBE_EIMS_TS	1425,59417
#define IXGBE_EIMS_GPI_SDP0	1426,59481
#define IXGBE_EIMS_GPI_SDP1	1427,59556
#define IXGBE_EIMS_GPI_SDP2	1428,59631
#define IXGBE_EIMS_ECC	1429,59706
#define IXGBE_EIMS_PBUR	1430,59761
#define IXGBE_EIMS_DHER	1431,59828
#define IXGBE_EIMS_TCP_TIMER	1432,59895
#define IXGBE_EIMS_OTHER	1433,59961
#define IXGBE_EIMC_RTX_QUEUE	1436,60063
#define IXGBE_EIMC_FLOW_DIR	1437,60139
#define IXGBE_EIMC_RX_MISS	1438,60208
#define IXGBE_EIMC_PCI	1439,60282
#define IXGBE_EIMC_MAILBOX	1440,60341
#define IXGBE_EIMC_LSC	1441,60414
#define IXGBE_EIMC_MNG	1442,60478
#define IXGBE_EIMC_GPI_SDP0	1443,60543
#define IXGBE_EIMC_GPI_SDP1	1444,60618
#define IXGBE_EIMC_GPI_SDP2	1445,60693
#define IXGBE_EIMC_ECC	1446,60769
#define IXGBE_EIMC_PBUR	1447,60824
#define IXGBE_EIMC_DHER	1448,60891
#define IXGBE_EIMC_TCP_TIMER	1449,60955
#define IXGBE_EIMC_OTHER	1450,61021
#define IXGBE_EIMS_ENABLE_MASK 1452,61087
#define IXGBE_IMIR_PORT_IM_EN	1459,61287
#define IXGBE_IMIR_PORT_BP	1460,61351
#define IXGBE_IMIREXT_SIZE_BP	1461,61418
#define IXGBE_IMIREXT_CTRL_URG	1462,61485
#define IXGBE_IMIREXT_CTRL_ACK	1463,61558
#define IXGBE_IMIREXT_CTRL_PSH	1464,61631
#define IXGBE_IMIREXT_CTRL_RST	1465,61704
#define IXGBE_IMIREXT_CTRL_SYN	1466,61777
#define IXGBE_IMIREXT_CTRL_FIN	1467,61850
#define IXGBE_IMIREXT_CTRL_BP	1468,61923
#define IXGBE_IMIR_SIZE_BP_82599	1469,62000
#define IXGBE_IMIR_CTRL_URG_82599	1470,62069
#define IXGBE_IMIR_CTRL_ACK_82599	1471,62144
#define IXGBE_IMIR_CTRL_PSH_82599	1472,62219
#define IXGBE_IMIR_CTRL_RST_82599	1473,62294
#define IXGBE_IMIR_CTRL_SYN_82599	1474,62369
#define IXGBE_IMIR_CTRL_FIN_82599	1475,62444
#define IXGBE_IMIR_CTRL_BP_82599	1476,62519
#define IXGBE_IMIR_LLI_EN_82599	1477,62593
#define IXGBE_IMIR_RX_QUEUE_MASK_82599	1478,62667
#define IXGBE_IMIR_RX_QUEUE_SHIFT_82599	1479,62737
#define IXGBE_IMIRVP_PRIORITY_MASK	1480,62801
#define IXGBE_IMIRVP_PRIORITY_EN	1481,62872
#define IXGBE_MAX_FTQF_FILTERS	1483,62944
#define IXGBE_FTQF_PROTOCOL_MASK	1484,62980
#define IXGBE_FTQF_PROTOCOL_TCP	1485,63024
#define IXGBE_FTQF_PROTOCOL_UDP	1486,63068
#define IXGBE_FTQF_PROTOCOL_SCTP	1487,63112
#define IXGBE_FTQF_PRIORITY_MASK	1488,63147
#define IXGBE_FTQF_PRIORITY_SHIFT	1489,63191
#define IXGBE_FTQF_POOL_MASK	1490,63227
#define IXGBE_FTQF_POOL_SHIFT	1491,63268
#define IXGBE_FTQF_5TUPLE_MASK_MASK	1492,63301
#define IXGBE_FTQF_5TUPLE_MASK_SHIFT	1493,63348
#define IXGBE_FTQF_SOURCE_ADDR_MASK	1494,63388
#define IXGBE_FTQF_DEST_ADDR_MASK	1495,63429
#define IXGBE_FTQF_SOURCE_PORT_MASK	1496,63468
#define IXGBE_FTQF_DEST_PORT_MASK	1497,63509
#define IXGBE_FTQF_PROTOCOL_COMP_MASK	1498,63548
#define IXGBE_FTQF_POOL_MASK_EN	1499,63591
#define IXGBE_FTQF_QUEUE_ENABLE	1500,63635
#define IXGBE_IRQ_CLEAR_MASK	1503,63707
#define IXGBE_IVAR_REG_NUM	1506,63792
#define IXGBE_IVAR_REG_NUM_82599	1507,63823
#define IXGBE_IVAR_TXRX_ENTRY	1508,63859
#define IXGBE_IVAR_RX_ENTRY	1509,63893
#define IXGBE_IVAR_RX_QUEUE(1510,63925
#define IXGBE_IVAR_TX_QUEUE(1511,63969
#define IXGBE_IVAR_TX_ENTRY	1512,64014
#define IXGBE_IVAR_TCP_TIMER_INDEX	1514,64047
#define IXGBE_IVAR_OTHER_CAUSES_INDEX	1515,64105
#define IXGBE_MSIX_VECTOR(1517,64167
#define IXGBE_IVAR_ALLOC_VAL	1519,64210
#define IXGBE_MAX_ETQF_FILTERS	1522,64321
#define IXGBE_ETQF_FCOE	1523,64355
#define IXGBE_ETQF_BCN	1524,64405
#define IXGBE_ETQF_1588	1525,64454
#define IXGBE_ETQF_FILTER_EN	1526,64504
#define IXGBE_ETQF_POOL_ENABLE	1527,64558
#define IXGBE_ETQS_RX_QUEUE	1529,64614
#define IXGBE_ETQS_RX_QUEUE_SHIFT	1530,64671
#define IXGBE_ETQS_LLI	1531,64708
#define IXGBE_ETQS_QUEUE_EN	1532,64757
#define IXGBE_ETQF_FILTER_EAPOL	1545,65099
#define IXGBE_ETQF_FILTER_FCOE	1546,65134
#define IXGBE_ETQF_FILTER_1588	1547,65168
#define IXGBE_ETQF_FILTER_FIP	1548,65202
#define IXGBE_VLNCTRL_VET	1550,65264
#define IXGBE_VLNCTRL_CFI	1551,65319
#define IXGBE_VLNCTRL_CFIEN	1552,65371
#define IXGBE_VLNCTRL_VFE	1553,65425
#define IXGBE_VLNCTRL_VME	1554,65477
#define IXGBE_VLVF_VIEN	1557,65562
#define IXGBE_VLVF_ENTRIES	1558,65622
#define IXGBE_VLVF_VLANID_MASK	1559,65653
#define IXGBE_VMVIR_VLANA_DEFAULT	1561,65735
#define IXGBE_VMVIR_VLANA_NEVER	1562,65810
#define IXGBE_ETHERNET_IEEE_VLAN_TYPE	1564,65883
#define IXGBE_STATUS_LAN_ID	1567,65975
#define IXGBE_STATUS_LAN_ID_SHIFT	1568,66028
#define IXGBE_STATUS_GIO	1569,66082
#define IXGBE_STATUS_LAN_ID_0	1571,66148
#define IXGBE_STATUS_LAN_ID_1	1572,66204
#define IXGBE_ESDP_SDP0	1575,66282
#define IXGBE_ESDP_SDP1	1576,66340
#define IXGBE_ESDP_SDP2	1577,66398
#define IXGBE_ESDP_SDP3	1578,66456
#define IXGBE_ESDP_SDP4	1579,66514
#define IXGBE_ESDP_SDP5	1580,66572
#define IXGBE_ESDP_SDP6	1581,66630
#define IXGBE_ESDP_SDP0_DIR	1582,66688
#define IXGBE_ESDP_SDP1_DIR	1583,66751
#define IXGBE_ESDP_SDP4_DIR	1584,66814
#define IXGBE_ESDP_SDP5_DIR	1585,66877
#define IXGBE_ESDP_SDP0_NATIVE	1586,66940
#define IXGBE_ESDP_SDP1_NATIVE	1587,67001
#define IXGBE_LED_IVRT_BASE	1591,67087
#define IXGBE_LED_BLINK_BASE	1592,67127
#define IXGBE_LED_MODE_MASK_BASE	1593,67168
#define IXGBE_LED_OFFSET(1594,67212
#define IXGBE_LED_MODE_SHIFT(1595,67270
#define IXGBE_LED_IVRT(1596,67312
#define IXGBE_LED_BLINK(1597,67381
#define IXGBE_LED_MODE_MASK(1598,67452
#define IXGBE_LED_LINK_UP	1601,67548
#define IXGBE_LED_LINK_10G	1602,67578
#define IXGBE_LED_MAC	1603,67609
#define IXGBE_LED_FILTER	1604,67636
#define IXGBE_LED_LINK_ACTIVE	1605,67665
#define IXGBE_LED_LINK_1G	1606,67699
#define IXGBE_LED_ON	1607,67729
#define IXGBE_LED_OFF	1608,67755
#define IXGBE_AUTOC_KX4_KX_SUPP_MASK 1611,67805
#define IXGBE_AUTOC_KX4_SUPP	1612,67853
#define IXGBE_AUTOC_KX_SUPP	1613,67893
#define IXGBE_AUTOC_PAUSE	1614,67932
#define IXGBE_AUTOC_ASM_PAUSE	1615,67969
#define IXGBE_AUTOC_SYM_PAUSE	1616,68010
#define IXGBE_AUTOC_RF	1617,68051
#define IXGBE_AUTOC_PD_TMR	1618,68086
#define IXGBE_AUTOC_AN_RX_LOOSE	1619,68124
#define IXGBE_AUTOC_AN_RX_DRIFT	1620,68167
#define IXGBE_AUTOC_AN_RX_ALIGN	1621,68210
#define IXGBE_AUTOC_FECA	1622,68253
#define IXGBE_AUTOC_FECR	1623,68289
#define IXGBE_AUTOC_KR_SUPP	1624,68325
#define IXGBE_AUTOC_AN_RESTART	1625,68364
#define IXGBE_AUTOC_FLU	1626,68406
#define IXGBE_AUTOC_LMS_SHIFT	1627,68442
#define IXGBE_AUTOC_LMS_10G_SERIAL	1628,68475
#define IXGBE_AUTOC_LMS_KX4_KX_KR	1629,68541
#define IXGBE_AUTOC_LMS_SGMII_1G_100M	1630,68606
#define IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN	1631,68675
#define IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII	1632,68746
#define IXGBE_AUTOC_LMS_MASK	1633,68817
#define IXGBE_AUTOC_LMS_1G_LINK_NO_AN	1634,68878
#define IXGBE_AUTOC_LMS_10G_LINK_NO_AN	1635,68947
#define IXGBE_AUTOC_LMS_1G_AN	1636,69017
#define IXGBE_AUTOC_LMS_KX4_AN	1637,69079
#define IXGBE_AUTOC_LMS_KX4_AN_1G_AN	1638,69142
#define IXGBE_AUTOC_LMS_ATTACH_TYPE	1639,69210
#define IXGBE_AUTOC_1G_PMA_PMD_MASK	1641,69286
#define IXGBE_AUTOC_1G_PMA_PMD_SHIFT	1642,69333
#define IXGBE_AUTOC_10G_PMA_PMD_MASK	1643,69372
#define IXGBE_AUTOC_10G_PMA_PMD_SHIFT	1644,69420
#define IXGBE_AUTOC_10G_XAUI	1645,69460
#define IXGBE_AUTOC_10G_KX4	1646,69528
#define IXGBE_AUTOC_10G_CX4	1647,69595
#define IXGBE_AUTOC_1G_BX	1648,69662
#define IXGBE_AUTOC_1G_KX	1649,69726
#define IXGBE_AUTOC_1G_SFI	1650,69790
#define IXGBE_AUTOC_1G_KX_BX	1651,69855
#define IXGBE_AUTOC2_UPPER_MASK	1653,69923
#define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK	1654,69966
#define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT	1655,70022
#define IXGBE_AUTOC2_10G_KR	1656,70071
#define IXGBE_AUTOC2_10G_XFI	1657,70146
#define IXGBE_AUTOC2_10G_SFI	1658,70222
#define IXGBE_MACC_FLU	1660,70299
#define IXGBE_MACC_FSV_10G	1661,70334
#define IXGBE_MACC_FS	1662,70372
#define IXGBE_MAC_RX2TX_LPBK	1663,70406
#define IXGBE_LINKS_KX_AN_COMP	1666,70469
#define IXGBE_LINKS_UP	1667,70511
#define IXGBE_LINKS_SPEED	1668,70546
#define IXGBE_LINKS_MODE	1669,70583
#define IXGBE_LINKS_RX_MODE	1670,70619
#define IXGBE_LINKS_TX_MODE	1671,70658
#define IXGBE_LINKS_XGXS_EN	1672,70697
#define IXGBE_LINKS_SGMII_EN	1673,70736
#define IXGBE_LINKS_PCS_1G_EN	1674,70776
#define IXGBE_LINKS_1G_AN_EN	1675,70817
#define IXGBE_LINKS_KX_AN_IDLE	1676,70857
#define IXGBE_LINKS_1G_SYNC	1677,70899
#define IXGBE_LINKS_10G_ALIGN	1678,70938
#define IXGBE_LINKS_10G_LANE_SYNC	1679,70979
#define IXGBE_LINKS_TL_FAULT	1680,71024
#define IXGBE_LINKS_SIGNAL	1681,71065
#define IXGBE_LINKS_SPEED_82599	1683,71105
#define IXGBE_LINKS_SPEED_10G_82599	1684,71149
#define IXGBE_LINKS_SPEED_1G_82599	1685,71196
#define IXGBE_LINKS_SPEED_100_82599	1686,71242
#define IXGBE_LINK_UP_TIME	1687,71289
#define IXGBE_AUTO_NEG_TIME	1688,71338
#define IXGBE_LINKS2_AN_SUPPORTED	1690,71389
#define IXGBE_PCS1GLSTA_LINK_OK	1693,71461
#define IXGBE_PCS1GLSTA_SYNK_OK	1694,71496
#define IXGBE_PCS1GLSTA_AN_COMPLETE	1695,71534
#define IXGBE_PCS1GLSTA_AN_PAGE_RX	1696,71578
#define IXGBE_PCS1GLSTA_AN_TIMED_OUT	1697,71621
#define IXGBE_PCS1GLSTA_AN_REMOTE_FAULT	1698,71666
#define IXGBE_PCS1GLSTA_AN_ERROR_RWS	1699,71714
#define IXGBE_PCS1GANA_SYM_PAUSE	1701,71761
#define IXGBE_PCS1GANA_ASM_PAUSE	1702,71799
#define IXGBE_PCS1GLCTL_AN_1G_TIMEOUT_EN 1705,71865
#define IXGBE_PCS1GLCTL_FLV_LINK_UP	1706,71944
#define IXGBE_PCS1GLCTL_FORCE_LINK	1707,71982
#define IXGBE_PCS1GLCTL_LOW_LINK_LATCH	1708,72022
#define IXGBE_PCS1GLCTL_AN_ENABLE	1709,72066
#define IXGBE_PCS1GLCTL_AN_RESTART	1710,72108
#define IXGBE_ANLP1_PAUSE	1713,72174
#define IXGBE_ANLP1_SYM_PAUSE	1714,72208
#define IXGBE_ANLP1_ASM_PAUSE	1715,72246
#define IXGBE_ANLP1_AN_STATE_MASK	1716,72284
#define IXGBE_SWSM_SMBI	1719,72367
#define IXGBE_SWSM_SWESMBI	1720,72430
#define IXGBE_SWSM_WMNG	1721,72491
#define IXGBE_SWFW_REGSMP	1722,72548
#define IXGBE_GSSR_EEP_SM	1725,72652
#define IXGBE_GSSR_PHY0_SM	1726,72685
#define IXGBE_GSSR_PHY1_SM	1727,72719
#define IXGBE_GSSR_MAC_CSR_SM	1728,72753
#define IXGBE_GSSR_FLASH_SM	1729,72790
#define IXGBE_GSSR_SW_MNG_SM	1730,72825
#define IXGBE_FWSTS_FWRI	1733,72895
#define IXGBE_EEC_SK	1736,72983
#define IXGBE_EEC_CS	1737,73035
#define IXGBE_EEC_DI	1738,73093
#define IXGBE_EEC_DO	1739,73147
#define IXGBE_EEC_FWE_MASK	1740,73202
#define IXGBE_EEC_FWE_DIS	1741,73265
#define IXGBE_EEC_FWE_EN	1742,73329
#define IXGBE_EEC_FWE_SHIFT	1743,73391
#define IXGBE_EEC_REQ	1744,73421
#define IXGBE_EEC_GNT	1745,73483
#define IXGBE_EEC_PRES	1746,73543
#define IXGBE_EEC_ARD	1747,73599
#define IXGBE_EEC_FLUP	1748,73661
#define IXGBE_EEC_SEC1VAL	1749,73723
#define IXGBE_EEC_FLUDONE	1750,73781
#define IXGBE_EEC_ADDR_SIZE	1752,73904
#define IXGBE_EEC_SIZE	1753,73943
#define IXGBE_EERD_MAX_ADDR	1754,73996
#define IXGBE_EEC_SIZE_SHIFT	1756,74071
#define IXGBE_EEPROM_WORD_SIZE_SHIFT	1757,74104
#define IXGBE_EEPROM_OPCODE_BITS	1758,74143
#define IXGBE_PBANUM_LENGTH	1761,74211
#define IXGBE_PBANUM_PTR_GUARD	1764,74278
#define IXGBE_EEPROM_CHECKSUM	1765,74316
#define IXGBE_EEPROM_SUM	1766,74351
#define IXGBE_PCIE_ANALOG_PTR	1767,74383
#define IXGBE_ATLAS0_CONFIG_PTR	1768,74418
#define IXGBE_PHY_PTR	1769,74455
#define IXGBE_ATLAS1_CONFIG_PTR	1770,74483
#define IXGBE_OPTION_ROM_PTR	1771,74520
#define IXGBE_PCIE_GENERAL_PTR	1772,74554
#define IXGBE_PCIE_CONFIG0_PTR	1773,74590
#define IXGBE_PCIE_CONFIG1_PTR	1774,74626
#define IXGBE_CORE0_PTR	1775,74662
#define IXGBE_CORE1_PTR	1776,74692
#define IXGBE_MAC0_PTR	1777,74722
#define IXGBE_MAC1_PTR	1778,74751
#define IXGBE_CSR0_CONFIG_PTR	1779,74780
#define IXGBE_CSR1_CONFIG_PTR	1780,74815
#define IXGBE_FW_PTR	1781,74850
#define IXGBE_PBANUM0_PTR	1782,74877
#define IXGBE_PBANUM1_PTR	1783,74908
#define IXGBE_ALT_MAC_ADDR_PTR	1784,74939
#define IXGBE_FREE_SPACE_PTR	1785,74975
#define IXGBE_ETS_CFG	1788,75047
#define IXGBE_ETS_LTHRES_DELTA_MASK	1789,75076
#define IXGBE_ETS_LTHRES_DELTA_SHIFT	1790,75119
#define IXGBE_ETS_TYPE_MASK	1791,75158
#define IXGBE_ETS_TYPE_SHIFT	1792,75194
#define IXGBE_ETS_TYPE_EMC	1793,75226
#define IXGBE_ETS_NUM_SENSORS_MASK	1794,75260
#define IXGBE_ETS_DATA_LOC_MASK	1795,75302
#define IXGBE_ETS_DATA_LOC_SHIFT	1796,75342
#define IXGBE_ETS_DATA_INDEX_MASK	1797,75378
#define IXGBE_ETS_DATA_INDEX_SHIFT	1798,75419
#define IXGBE_ETS_DATA_HTHRESH_MASK	1799,75456
#define IXGBE_SAN_MAC_ADDR_PTR	1801,75500
#define IXGBE_DEVICE_CAPS	1802,75537
#define IXGBE_SERIAL_NUMBER_MAC_ADDR	1803,75569
#define IXGBE_PCIE_MSIX_82599_CAPS	1804,75611
#define IXGBE_MAX_MSIX_VECTORS_82599	1805,75651
#define IXGBE_PCIE_MSIX_82598_CAPS	1806,75693
#define IXGBE_MAX_MSIX_VECTORS_82598	1807,75733
#define IXGBE_PCIE_MSIX_TBL_SZ_MASK	1810,75812
#define IXGBE_ISCSI_BOOT_CAPS	1813,75888
#define IXGBE_ISCSI_SETUP_PORT_0	1814,75926
#define IXGBE_ISCSI_SETUP_PORT_1	1815,75966
#define IXGBE_EEPROM_MAX_RETRY_SPI	1818,76035
#define IXGBE_EEPROM_STATUS_RDY_SPI	1819,76109
#define IXGBE_EEPROM_READ_OPCODE_SPI	1820,76150
#define IXGBE_EEPROM_WRITE_OPCODE_SPI	1821,76218
#define IXGBE_EEPROM_A8_OPCODE_SPI	1822,76288
#define IXGBE_EEPROM_WREN_OPCODE_SPI	1823,76361
#define IXGBE_EEPROM_WRDI_OPCODE_SPI	1825,76475
#define IXGBE_EEPROM_RDSR_OPCODE_SPI	1826,76517
#define IXGBE_EEPROM_WRSR_OPCODE_SPI	1827,76589
#define IXGBE_EEPROM_ERASE4K_OPCODE_SPI	1828,76662
#define IXGBE_EEPROM_ERASE64K_OPCODE_SPI	1829,76731
#define IXGBE_EEPROM_ERASE256_OPCODE_SPI	1830,76802
#define IXGBE_EEPROM_RW_REG_DATA	1833,76901
#define IXGBE_EEPROM_RW_REG_DONE	1834,76974
#define IXGBE_EEPROM_RW_REG_START	1835,77039
#define IXGBE_EEPROM_RW_ADDR_SHIFT	1836,77110
#define IXGBE_NVM_POLL_WRITE	1837,77179
#define IXGBE_NVM_POLL_READ	1838,77250
#define IXGBE_ETH_LENGTH_OF_ADDRESS	1840,77321
#define IXGBE_EEPROM_PAGE_SIZE_MAX	1842,77360
#define IXGBE_EEPROM_RD_BUFFER_MAX_COUNT	1843,77399
#define IXGBE_EEPROM_WR_BUFFER_MAX_COUNT	1844,77468
#define IXGBE_EEPROM_GRANT_ATTEMPTS	1847,77574
#define IXGBE_EERD_EEWR_ATTEMPTS	1853,77775
#define IXGBE_FLUDONE_ATTEMPTS	1858,77908
#define IXGBE_PCIE_CTRL2	1861,77954
#define IXGBE_PCIE_CTRL2_DUMMY_ENABLE	1862,78014
#define IXGBE_PCIE_CTRL2_LAN_DISABLE	1863,78086
#define IXGBE_PCIE_CTRL2_DISABLE_SELECT	1864,78151
#define IXGBE_SAN_MAC_ADDR_PORT0_OFFSET	1866,78223
#define IXGBE_SAN_MAC_ADDR_PORT1_OFFSET	1867,78268
#define IXGBE_DEVICE_CAPS_ALLOW_ANY_SFP	1868,78313
#define IXGBE_DEVICE_CAPS_FCOE_OFFLOADS	1869,78358
#define IXGBE_FW_LESM_PARAMETERS_PTR	1870,78403
#define IXGBE_FW_LESM_STATE_1	1871,78445
#define IXGBE_FW_LESM_STATE_ENABLED	1872,78481
#define IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR	1873,78547
#define IXGBE_FW_PATCH_VERSION_4	1874,78597
#define IXGBE_FCOE_IBA_CAPS_BLK_PTR	1875,78635
#define IXGBE_FCOE_IBA_CAPS_FCOE	1876,78700
#define IXGBE_ISCSI_FCOE_BLK_PTR	1877,78756
#define IXGBE_ISCSI_FCOE_FLAGS_OFFSET	1878,78818
#define IXGBE_ISCSI_FCOE_FLAGS_ENABLE	1879,78878
#define IXGBE_ALT_SAN_MAC_ADDR_BLK_PTR	1880,78949
#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_OFFSET	1881,79019
#define IXGBE_ALT_SAN_MAC_ADDR_PORT0_OFFSET	1882,79095
#define IXGBE_ALT_SAN_MAC_ADDR_PORT1_OFFSET	1883,79170
#define IXGBE_ALT_SAN_MAC_ADDR_WWNN_OFFSET	1884,79245
#define IXGBE_ALT_SAN_MAC_ADDR_WWPN_OFFSET	1885,79321
#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_SANMAC	1886,79397
#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_ALTWWN	1887,79469
#define IXGBE_DEVICE_CAPS_WOL_PORT0_1	1889,79543
#define IXGBE_DEVICE_CAPS_WOL_PORT0	1890,79620
#define IXGBE_DEVICE_CAPS_WOL_MASK	1891,79690
#define IXGBE_PCI_DEVICE_STATUS	1894,79781
#define IXGBE_PCI_DEVICE_STATUS_TRANSACTION_PENDING	1895,79819
#define IXGBE_PCI_LINK_STATUS	1896,79878
#define IXGBE_PCI_DEVICE_CONTROL2	1897,79914
#define IXGBE_PCI_LINK_WIDTH	1898,79953
#define IXGBE_PCI_LINK_WIDTH_1	1899,79989
#define IXGBE_PCI_LINK_WIDTH_2	1900,80026
#define IXGBE_PCI_LINK_WIDTH_4	1901,80063
#define IXGBE_PCI_LINK_WIDTH_8	1902,80100
#define IXGBE_PCI_LINK_SPEED	1903,80137
#define IXGBE_PCI_LINK_SPEED_2500	1904,80171
#define IXGBE_PCI_LINK_SPEED_5000	1905,80209
#define IXGBE_PCI_LINK_SPEED_8000	1906,80247
#define IXGBE_PCI_HEADER_TYPE_REGISTER	1907,80285
#define IXGBE_PCI_HEADER_TYPE_MULTIFUNC	1908,80329
#define IXGBE_PCI_DEVICE_CONTROL2_16ms	1909,80374
#define IXGBE_PCI_MASTER_DISABLE_TIMEOUT	1912,80493
#define IXGBE_IS_MULTICAST(1915,80618
#define IXGBE_IS_BROADCAST(1919,80746
#define IXGBE_RAH_VIND_MASK	1924,80880
#define IXGBE_RAH_VIND_SHIFT	1925,80919
#define IXGBE_RAH_AV	1926,80951
#define IXGBE_CLEAR_VMDQ_ALL	1927,80984
#define IXGBE_RFCTL_ISCSI_DIS	1930,81052
#define IXGBE_RFCTL_ISCSI_DWC_MASK	1931,81094
#define IXGBE_RFCTL_ISCSI_DWC_SHIFT	1932,81140
#define IXGBE_RFCTL_RSC_DIS	1933,81178
#define IXGBE_RFCTL_NFSW_DIS	1934,81218
#define IXGBE_RFCTL_NFSR_DIS	1935,81259
#define IXGBE_RFCTL_NFS_VER_MASK	1936,81300
#define IXGBE_RFCTL_NFS_VER_SHIFT	1937,81344
#define IXGBE_RFCTL_NFS_VER_2	1938,81380
#define IXGBE_RFCTL_NFS_VER_3	1939,81413
#define IXGBE_RFCTL_NFS_VER_4	1940,81446
#define IXGBE_RFCTL_IPV6_DIS	1941,81479
#define IXGBE_RFCTL_IPV6_XSUM_DIS	1942,81520
#define IXGBE_RFCTL_IPFRSP_DIS	1943,81565
#define IXGBE_RFCTL_IPV6_EX_DIS	1944,81608
#define IXGBE_RFCTL_NEW_IPV6_EXT_DIS	1945,81652
#define IXGBE_TXDCTL_ENABLE	1948,81729
#define IXGBE_TXDCTL_SWFLSH	1949,81797
#define IXGBE_TXDCTL_WTHRESH_SHIFT	1950,81867
#define IXGBE_TX_PAD_ENABLE	1952,81979
#define IXGBE_JUMBO_FRAME_ENABLE	1953,82019
#define IXGBE_MAX_FRAME_SZ	1955,82137
#define IXGBE_TDWBAL_HEAD_WB_ENABLE	1957,82177
#define IXGBE_TDWBAL_SEQNUM_WB_ENABLE	1958,82249
#define IXGBE_RXCTRL_RXEN	1961,82351
#define IXGBE_RXCTRL_DMBYPS	1962,82411
#define IXGBE_RXDCTL_ENABLE	1963,82477
#define IXGBE_RXDCTL_SWFLSH	1964,82545
#define IXGBE_RXDCTL_RLPMLMASK	1965,82614
#define IXGBE_RXDCTL_RLPML_EN	1966,82683
#define IXGBE_RXDCTL_VME	1967,82725
#define IXGBE_TSYNCTXCTL_VALID	1969,82786
#define IXGBE_TSYNCTXCTL_ENABLED	1970,82854
#define IXGBE_TSYNCRXCTL_VALID	1972,82929
#define IXGBE_TSYNCRXCTL_TYPE_MASK	1973,82997
#define IXGBE_TSYNCRXCTL_TYPE_L2_V2	1974,83062
#define IXGBE_TSYNCRXCTL_TYPE_L4_V1	1975,83103
#define IXGBE_TSYNCRXCTL_TYPE_L2_L4_V2	1976,83144
#define IXGBE_TSYNCRXCTL_TYPE_EVENT_V2	1977,83188
#define IXGBE_TSYNCRXCTL_ENABLED	1978,83232
#define IXGBE_RXMTRL_V1_CTRLT_MASK	1980,83307
#define IXGBE_RXMTRL_V1_SYNC_MSG	1981,83353
#define IXGBE_RXMTRL_V1_DELAY_REQ_MSG	1982,83391
#define IXGBE_RXMTRL_V1_FOLLOWUP_MSG	1983,83434
#define IXGBE_RXMTRL_V1_DELAY_RESP_MSG	1984,83476
#define IXGBE_RXMTRL_V1_MGMT_MSG	1985,83520
#define IXGBE_RXMTRL_V2_MSGID_MASK	1987,83559
#define IXGBE_RXMTRL_V2_SYNC_MSG	1988,83605
#define IXGBE_RXMTRL_V2_DELAY_REQ_MSG	1989,83645
#define IXGBE_RXMTRL_V2_PDELAY_REQ_MSG	1990,83690
#define IXGBE_RXMTRL_V2_PDELAY_RESP_MSG	1991,83736
#define IXGBE_RXMTRL_V2_FOLLOWUP_MSG	1992,83783
#define IXGBE_RXMTRL_V2_DELAY_RESP_MSG	1993,83827
#define IXGBE_RXMTRL_V2_PDELAY_FOLLOWUP_MSG 1994,83873
#define IXGBE_RXMTRL_V2_ANNOUNCE_MSG	1995,83924
#define IXGBE_RXMTRL_V2_SIGNALLING_MSG	1996,83968
#define IXGBE_RXMTRL_V2_MGMT_MSG	1997,84014
#define IXGBE_FCTRL_SBP	1999,84055
#define IXGBE_FCTRL_MPE	2000,84114
#define IXGBE_FCTRL_UPE	2001,84181
#define IXGBE_FCTRL_BAM	2002,84247
#define IXGBE_FCTRL_PMCF	2003,84311
#define IXGBE_FCTRL_DPF	2004,84377
#define IXGBE_FCTRL_RPFCE	2006,84482
#define IXGBE_FCTRL_RFCE	2007,84519
#define IXGBE_MFLCN_PMCF	2008,84586
#define IXGBE_MFLCN_DPF	2009,84652
#define IXGBE_MFLCN_RPFCE	2010,84714
#define IXGBE_MFLCN_RFCE	2011,84784
#define IXGBE_MFLCN_RPFCE_MASK	2012,84844
#define IXGBE_MFLCN_RPFCE_SHIFT	2013,84919
#define IXGBE_MRQC_RSSEN	2016,85025
#define IXGBE_MRQC_MRQE_MASK	2017,85079
#define IXGBE_MRQC_RT8TCEN	2018,85127
#define IXGBE_MRQC_RT4TCEN	2019,85183
#define IXGBE_MRQC_RTRSS8TCEN	2020,85239
#define IXGBE_MRQC_RTRSS4TCEN	2021,85298
#define IXGBE_MRQC_VMDQEN	2022,85357
#define IXGBE_MRQC_VMDQRSS32EN	2023,85422
#define IXGBE_MRQC_VMDQRSS64EN	2024,85492
#define IXGBE_MRQC_VMDQRT8TCEN	2025,85562
#define IXGBE_MRQC_VMDQRT4TCEN	2026,85632
#define IXGBE_MRQC_RSS_FIELD_MASK	2027,85702
#define IXGBE_MRQC_RSS_FIELD_IPV4_TCP	2028,85747
#define IXGBE_MRQC_RSS_FIELD_IPV4	2029,85796
#define IXGBE_MRQC_RSS_FIELD_IPV6_EX_TCP 2030,85841
#define IXGBE_MRQC_RSS_FIELD_IPV6_EX	2031,85893
#define IXGBE_MRQC_RSS_FIELD_IPV6	2032,85941
#define IXGBE_MRQC_RSS_FIELD_IPV6_TCP	2033,85986
#define IXGBE_MRQC_RSS_FIELD_IPV4_UDP	2034,86035
#define IXGBE_MRQC_RSS_FIELD_IPV6_UDP	2035,86084
#define IXGBE_MRQC_RSS_FIELD_IPV6_EX_UDP 2036,86133
#define IXGBE_MRQC_L3L4TXSWEN	2037,86185
#define IXGBE_QDE_ENABLE	2040,86252
#define IXGBE_QDE_IDX_MASK	2041,86288
#define IXGBE_QDE_IDX_SHIFT	2042,86326
#define IXGBE_QDE_WRITE	2043,86356
#define IXGBE_QDE_READ	2044,86392
#define IXGBE_TXD_POPTS_IXSM	2046,86428
#define IXGBE_TXD_POPTS_TXSM	2047,86487
#define IXGBE_TXD_CMD_EOP	2048,86551
#define IXGBE_TXD_CMD_IFCS	2049,86608
#define IXGBE_TXD_CMD_IC	2050,86678
#define IXGBE_TXD_CMD_RS	2051,86736
#define IXGBE_TXD_CMD_DEXT	2052,86792
#define IXGBE_TXD_CMD_VLE	2053,86864
#define IXGBE_TXD_STAT_DD	2054,86920
#define IXGBE_RXDADV_IPSEC_STATUS_SECP	2056,86980
#define IXGBE_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL 2057,87031
#define IXGBE_RXDADV_IPSEC_ERROR_INVALID_LENGTH	2058,87092
#define IXGBE_RXDADV_IPSEC_ERROR_AUTH_FAILED	2059,87151
#define IXGBE_RXDADV_IPSEC_ERROR_BIT_MASK	2060,87207
#define IXGBE_MTQC_RT_ENA	2062,87307
#define IXGBE_MTQC_VT_ENA	2063,87354
#define IXGBE_MTQC_64Q_1PB	2064,87403
#define IXGBE_MTQC_32VF	2065,87464
#define IXGBE_MTQC_64VF	2066,87529
#define IXGBE_MTQC_4TC_4TQ	2067,87594
#define IXGBE_MTQC_8TC_8TQ	2068,87657
#define IXGBE_RXD_STAT_DD	2071,87769
#define IXGBE_RXD_STAT_EOP	2072,87822
#define IXGBE_RXD_STAT_FLM	2073,87874
#define IXGBE_RXD_STAT_VP	2074,87923
#define IXGBE_RXDADV_NEXTP_MASK	2075,87977
#define IXGBE_RXDADV_NEXTP_SHIFT	2076,88048
#define IXGBE_RXD_STAT_UDPCS	2077,88092
#define IXGBE_RXD_STAT_L4CS	2078,88152
#define IXGBE_RXD_STAT_IPCS	2079,88210
#define IXGBE_RXD_STAT_PIF	2080,88268
#define IXGBE_RXD_STAT_CRCV	2081,88329
#define IXGBE_RXD_STAT_VEXT	2082,88391
#define IXGBE_RXD_STAT_UDPV	2083,88446
#define IXGBE_RXD_STAT_DYNINT	2084,88505
#define IXGBE_RXD_STAT_LLINT	2085,88573
#define IXGBE_RXD_STAT_TS	2086,88647
#define IXGBE_RXD_STAT_SECP	2087,88698
#define IXGBE_RXD_STAT_LB	2088,88760
#define IXGBE_RXD_STAT_ACK	2089,88816
#define IXGBE_RXD_ERR_CE	2090,88878
#define IXGBE_RXD_ERR_LE	2091,88924
#define IXGBE_RXD_ERR_PE	2092,88973
#define IXGBE_RXD_ERR_OSE	2093,89022
#define IXGBE_RXD_ERR_USE	2094,89074
#define IXGBE_RXD_ERR_TCPE	2095,89127
#define IXGBE_RXD_ERR_IPE	2096,89188
#define IXGBE_RXDADV_ERR_MASK	2097,89243
#define IXGBE_RXDADV_ERR_SHIFT	2098,89309
#define IXGBE_RXDADV_ERR_RXE	2099,89369
#define IXGBE_RXDADV_ERR_FCEOFE	2100,89430
#define IXGBE_RXDADV_ERR_FCERR	2101,89491
#define IXGBE_RXDADV_ERR_FDIR_LEN	2102,89554
#define IXGBE_RXDADV_ERR_FDIR_DROP	2103,89623
#define IXGBE_RXDADV_ERR_FDIR_COLL	2104,89691
#define IXGBE_RXDADV_ERR_HBO	2105,89764
#define IXGBE_RXDADV_ERR_CE	2106,89832
#define IXGBE_RXDADV_ERR_LE	2107,89887
#define IXGBE_RXDADV_ERR_PE	2108,89945
#define IXGBE_RXDADV_ERR_OSE	2109,90003
#define IXGBE_RXDADV_ERR_USE	2110,90064
#define IXGBE_RXDADV_ERR_TCPE	2111,90126
#define IXGBE_RXDADV_ERR_IPE	2112,90196
#define IXGBE_RXD_VLAN_ID_MASK	2113,90260
#define IXGBE_RXD_PRI_MASK	2114,90333
#define IXGBE_RXD_PRI_SHIFT	2115,90402
#define IXGBE_RXD_CFI_MASK	2116,90433
#define IXGBE_RXD_CFI_SHIFT	2117,90488
#define IXGBE_RXDADV_STAT_DD	2119,90520
#define IXGBE_RXDADV_STAT_EOP	2120,90580
#define IXGBE_RXDADV_STAT_FLM	2121,90650
#define IXGBE_RXDADV_STAT_VP	2122,90717
#define IXGBE_RXDADV_STAT_MASK	2123,90786
#define IXGBE_RXDADV_STAT_FCEOFS	2124,90856
#define IXGBE_RXDADV_STAT_FCSTAT	2125,90924
#define IXGBE_RXDADV_STAT_FCSTAT_NOMTCH	2126,90988
#define IXGBE_RXDADV_STAT_FCSTAT_NODDP	2127,91063
#define IXGBE_RXDADV_STAT_FCSTAT_FCPRSP	2128,91136
#define IXGBE_RXDADV_STAT_FCSTAT_DDP	2129,91211
#define IXGBE_RXDADV_STAT_TS	2130,91281
#define IXGBE_PSRTYPE_TCPHDR	2133,91379
#define IXGBE_PSRTYPE_UDPHDR	2134,91419
#define IXGBE_PSRTYPE_IPV4HDR	2135,91459
#define IXGBE_PSRTYPE_IPV6HDR	2136,91500
#define IXGBE_PSRTYPE_L2HDR	2137,91541
#define IXGBE_SRRCTL_BSIZEPKT_SHIFT	2140,91610
#define IXGBE_SRRCTL_RDMTS_SHIFT	2141,91667
#define IXGBE_SRRCTL_RDMTS_MASK	2142,91703
#define IXGBE_SRRCTL_DROP_EN	2143,91747
#define IXGBE_SRRCTL_BSIZEPKT_MASK	2144,91788
#define IXGBE_SRRCTL_BSIZEHDR_MASK	2145,91834
#define IXGBE_SRRCTL_DESCTYPE_LEGACY	2146,91880
#define IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF 2147,91928
#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT	2148,91980
#define IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 2149,92031
#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 2150,92098
#define IXGBE_SRRCTL_DESCTYPE_MASK	2151,92156
#define IXGBE_RXDPS_HDRSTAT_HDRSP	2153,92203
#define IXGBE_RXDPS_HDRSTAT_HDRLEN_MASK	2154,92248
#define IXGBE_RXDADV_RSSTYPE_MASK	2156,92300
#define IXGBE_RXDADV_PKTTYPE_MASK	2157,92345
#define IXGBE_RXDADV_PKTTYPE_MASK_EX	2158,92390
#define IXGBE_RXDADV_HDRBUFLEN_MASK	2159,92438
#define IXGBE_RXDADV_RSCCNT_MASK	2160,92485
#define IXGBE_RXDADV_RSCCNT_SHIFT	2161,92529
#define IXGBE_RXDADV_HDRBUFLEN_SHIFT	2162,92566
#define IXGBE_RXDADV_SPLITHEADER_EN	2163,92605
#define IXGBE_RXDADV_SPH	2164,92652
#define IXGBE_RXDADV_RSSTYPE_NONE	2167,92709
#define IXGBE_RXDADV_RSSTYPE_IPV4_TCP	2168,92754
#define IXGBE_RXDADV_RSSTYPE_IPV4	2169,92803
#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP	2170,92848
#define IXGBE_RXDADV_RSSTYPE_IPV6_EX	2171,92897
#define IXGBE_RXDADV_RSSTYPE_IPV6	2172,92945
#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX 2173,92990
#define IXGBE_RXDADV_RSSTYPE_IPV4_UDP	2174,93042
#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP	2175,93091
#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX 2176,93140
#define IXGBE_RXDADV_PKTTYPE_NONE	2179,93256
#define IXGBE_RXDADV_PKTTYPE_IPV4	2180,93301
#define IXGBE_RXDADV_PKTTYPE_IPV4_EX	2181,93369
#define IXGBE_RXDADV_PKTTYPE_IPV6	2182,93445
#define IXGBE_RXDADV_PKTTYPE_IPV6_EX	2183,93513
#define IXGBE_RXDADV_PKTTYPE_TCP	2184,93589
#define IXGBE_RXDADV_PKTTYPE_UDP	2185,93655
#define IXGBE_RXDADV_PKTTYPE_SCTP	2186,93721
#define IXGBE_RXDADV_PKTTYPE_NFS	2187,93789
#define IXGBE_RXDADV_PKTTYPE_IPSEC_ESP	2188,93855
#define IXGBE_RXDADV_PKTTYPE_IPSEC_AH	2189,93921
#define IXGBE_RXDADV_PKTTYPE_LINKSEC	2190,93985
#define IXGBE_RXDADV_PKTTYPE_ETQF	2191,94053
#define IXGBE_RXDADV_PKTTYPE_ETQF_MASK	2192,94126
#define IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT	2193,94201
#define IXGBE_RXDADV_LNKSEC_STATUS_SECP	2196,94310
#define IXGBE_RXDADV_LNKSEC_ERROR_NO_SA_MATCH	2197,94362
#define IXGBE_RXDADV_LNKSEC_ERROR_REPLAY_ERROR	2198,94419
#define IXGBE_RXDADV_LNKSEC_ERROR_BIT_MASK	2199,94477
#define IXGBE_RXDADV_LNKSEC_ERROR_BAD_SIG	2200,94531
#define IXGBE_RXD_ERR_FRAME_ERR_MASK 2203,94659
#define IXGBE_RXDADV_ERR_FRAME_ERR_MASK 2210,94825
#define IXGBE_RXDADV_ERR_FRAME_ERR_MASK_82599	2217,95009
#define IXGBE_MCSTCTRL_MFE	2220,95102
#define IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE	2223,95207
#define IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE	2224,95250
#define IXGBE_REQ_TX_BUFFER_GRANULARITY	2225,95293
#define IXGBE_RX_DESC_SPECIAL_VLAN_MASK	2228,95367
#define IXGBE_RX_DESC_SPECIAL_PRI_MASK	2229,95445
#define IXGBE_RX_DESC_SPECIAL_PRI_SHIFT	2230,95522
#define IXGBE_TX_DESC_SPECIAL_PRI_SHIFT	2231,95601
#define IXGBE_MBVFICR_INDEX(2234,95703
#define IXGBE_MBVFICR(2235,95759
#define IXGBE_VFLRE(2236,95809
#define IXGBE_VFLREC(2237,95868
#define IXGBE_PVFCTRL(2239,95953
#define IXGBE_PVFSTATUS(2240,96000
#define IXGBE_PVFLINKS(2241,96049
#define IXGBE_PVFRTIMER(2242,96097
#define IXGBE_PVFMAILBOX(2243,96146
#define IXGBE_PVFRXMEMWRAP(2244,96196
#define IXGBE_PVTEICR(2245,96248
#define IXGBE_PVTEICS(2246,96295
#define IXGBE_PVTEIMS(2247,96342
#define IXGBE_PVTEIMC(2248,96389
#define IXGBE_PVTEIAC(2249,96436
#define IXGBE_PVTEIAM(2250,96483
#define IXGBE_PVTEITR(2251,96530
#define IXGBE_PVTIVAR(2253,96631
#define IXGBE_PVTIVAR_MISC(2254,96678
#define IXGBE_PVTRSCINT(2255,96730
#define IXGBE_VFPBACL(2256,96779
#define IXGBE_PVFRDBAL(2257,96826
#define IXGBE_PVFRDBAH(2259,96931
#define IXGBE_PVFRDLEN(2261,97036
#define IXGBE_PVFRDH(2263,97141
#define IXGBE_PVFRDT(2265,97245
#define IXGBE_PVFRXDCTL(2267,97349
#define IXGBE_PVFSRRCTL(2269,97455
#define IXGBE_PVFPSRTYPE(2271,97561
#define IXGBE_PVFTDBAL(2272,97611
#define IXGBE_PVFTDBAH(2273,97662
#define IXGBE_PVFTTDLEN(2274,97713
#define IXGBE_PVFTDH(2275,97765
#define IXGBE_PVFTDT(2276,97815
#define IXGBE_PVFTXDCTL(2277,97865
#define IXGBE_PVFTDWBAL(2278,97917
#define IXGBE_PVFTDWBAH(2279,97969
#define IXGBE_PVFDCA_RXCTRL(2280,98021
#define IXGBE_PVFDCA_TXCTRL(2282,98133
#define IXGBE_PVFGPRC(2283,98189
#define IXGBE_PVFGPTC(2284,98239
#define IXGBE_PVFGORC_LSB(2285,98289
#define IXGBE_PVFGORC_MSB(2286,98343
#define IXGBE_PVFGOTC_LSB(2287,98397
#define IXGBE_PVFGOTC_MSB(2288,98451
#define IXGBE_PVFMPRC(2289,98505
#define IXGBE_PVFTDWBALn(2291,98556
#define IXGBE_PVFTDWBAHn(2293,98679
#define __le16 2298,98846
#define __le32 2301,98888
#define __le64 2304,98930
#define __be16 2309,98998
#define __be32 2310,99018
#define __be64 2311,99038
enum ixgbe_fdir_pballoc_type 2314,99066
	IXGBE_FDIR_PBALLOC_NONE 2315,99097
	IXGBE_FDIR_PBALLOC_64K 2316,99127
	IXGBE_FDIR_PBALLOC_128K 2317,99157
	IXGBE_FDIR_PBALLOC_256K 2318,99187
#define IXGBE_FDIRCTRL_PBALLOC_64K	2322,99257
#define IXGBE_FDIRCTRL_PBALLOC_128K	2323,99304
#define IXGBE_FDIRCTRL_PBALLOC_256K	2324,99352
#define IXGBE_FDIRCTRL_INIT_DONE	2325,99400
#define IXGBE_FDIRCTRL_PERFECT_MATCH	2326,99445
#define IXGBE_FDIRCTRL_REPORT_STATUS	2327,99494
#define IXGBE_FDIRCTRL_REPORT_STATUS_ALWAYS	2328,99543
#define IXGBE_FDIRCTRL_DROP_Q_SHIFT	2329,99598
#define IXGBE_FDIRCTRL_FLEX_SHIFT	2330,99637
#define IXGBE_FDIRCTRL_SEARCHLIM	2331,99675
#define IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT	2332,99720
#define IXGBE_FDIRCTRL_FULL_THRESH_MASK	2333,99764
#define IXGBE_FDIRCTRL_FULL_THRESH_SHIFT	2334,99816
#define IXGBE_FDIRTCPM_DPORTM_SHIFT	2336,99861
#define IXGBE_FDIRUDPM_DPORTM_SHIFT	2337,99901
#define IXGBE_FDIRIP6M_DIPM_SHIFT	2338,99941
#define IXGBE_FDIRM_VLANID	2339,99979
#define IXGBE_FDIRM_VLANP	2340,100019
#define IXGBE_FDIRM_POOL	2341,100058
#define IXGBE_FDIRM_L4P	2342,100096
#define IXGBE_FDIRM_FLEX	2343,100134
#define IXGBE_FDIRM_DIPv6	2344,100172
#define IXGBE_FDIRFREE_FREE_MASK	2346,100212
#define IXGBE_FDIRFREE_FREE_SHIFT	2347,100253
#define IXGBE_FDIRFREE_COLL_MASK	2348,100290
#define IXGBE_FDIRFREE_COLL_SHIFT	2349,100335
#define IXGBE_FDIRLEN_MAXLEN_MASK	2350,100373
#define IXGBE_FDIRLEN_MAXLEN_SHIFT	2351,100413
#define IXGBE_FDIRLEN_MAXHASH_MASK	2352,100451
#define IXGBE_FDIRLEN_MAXHASH_SHIFT	2353,100498
#define IXGBE_FDIRUSTAT_ADD_MASK	2354,100538
#define IXGBE_FDIRUSTAT_ADD_SHIFT	2355,100579
#define IXGBE_FDIRUSTAT_REMOVE_MASK	2356,100616
#define IXGBE_FDIRUSTAT_REMOVE_SHIFT	2357,100664
#define IXGBE_FDIRFSTAT_FADD_MASK	2358,100705
#define IXGBE_FDIRFSTAT_FADD_SHIFT	2359,100747
#define IXGBE_FDIRFSTAT_FREMOVE_MASK	2360,100785
#define IXGBE_FDIRFSTAT_FREMOVE_SHIFT	2361,100830
#define IXGBE_FDIRPORT_DESTINATION_SHIFT	2362,100871
#define IXGBE_FDIRVLAN_FLEX_SHIFT	2363,100915
#define IXGBE_FDIRHASH_BUCKET_VALID_SHIFT	2364,100953
#define IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT	2365,100998
#define IXGBE_FDIRCMD_CMD_MASK	2367,101044
#define IXGBE_FDIRCMD_CMD_ADD_FLOW	2368,101088
#define IXGBE_FDIRCMD_CMD_REMOVE_FLOW	2369,101135
#define IXGBE_FDIRCMD_CMD_QUERY_REM_FILT	2370,101185
#define IXGBE_FDIRCMD_FILTER_VALID	2371,101237
#define IXGBE_FDIRCMD_FILTER_UPDATE	2372,101284
#define IXGBE_FDIRCMD_IPv6DMATCH	2373,101332
#define IXGBE_FDIRCMD_L4TYPE_UDP	2374,101377
#define IXGBE_FDIRCMD_L4TYPE_TCP	2375,101422
#define IXGBE_FDIRCMD_L4TYPE_SCTP	2376,101467
#define IXGBE_FDIRCMD_IPV6	2377,101513
#define IXGBE_FDIRCMD_CLEARHT	2378,101553
#define IXGBE_FDIRCMD_DROP	2379,101596
#define IXGBE_FDIRCMD_INT	2380,101636
#define IXGBE_FDIRCMD_LAST	2381,101675
#define IXGBE_FDIRCMD_COLLISION	2382,101715
#define IXGBE_FDIRCMD_QUEUE_EN	2383,101760
#define IXGBE_FDIRCMD_FLOW_TYPE_SHIFT	2384,101804
#define IXGBE_FDIRCMD_RX_QUEUE_SHIFT	2385,101845
#define IXGBE_FDIRCMD_VT_POOL_SHIFT	2386,101886
#define IXGBE_FDIR_INIT_DONE_POLL	2387,101926
#define IXGBE_FDIRCMD_CMD_POLL	2388,101964
#define IXGBE_FDIR_DROP_QUEUE	2390,102001
#define IXGBE_STATUS_OVERHEATING_BIT	2392,102038
#define IXGBE_HI_MAX_BLOCK_BYTE_LENGTH	2395,102154
#define IXGBE_HI_MAX_BLOCK_DWORD_LENGTH	2396,102226
#define IXGBE_HI_COMMAND_TIMEOUT	2397,102299
#define FW_CEM_HDR_LEN	2400,102386
#define FW_CEM_CMD_DRIVER_INFO	2401,102415
#define FW_CEM_CMD_DRIVER_INFO_LEN	2402,102452
#define FW_CEM_CMD_RESERVED	2403,102491
#define FW_CEM_UNUSED_VER	2404,102524
#define FW_CEM_MAX_RETRIES	2405,102555
#define FW_CEM_RESP_STATUS_SUCCESS	2406,102585
struct ixgbe_hic_hdr 2410,102666
	u8 cmd;2411,102689
	u8 buf_len;2412,102698
		u8 cmd_resv;2414,102720
		u8 ret_status;2415,102735
	} cmd_or_resp;2416,102752
	u8 checksum;2417,102768
struct ixgbe_hic_drv_info 2420,102786
	struct ixgbe_hic_hdr hdr;2421,102814
	u8 port_num;2422,102841
	u8 ver_sub;2423,102855
	u8 ver_build;2424,102868
	u8 ver_min;2425,102883
	u8 ver_maj;2426,102896
	u8 pad;2427,102909
	u16 pad2;2428,102971
struct ixgbe_legacy_tx_desc 2432,103075
	u64 buffer_addr;2433,103105
		__le32 data;2435,103178
			__le16 length;2437,103204
			u8 cso;2438,103247
			u8 cmd;2439,103280
		} flags;2440,103316
	} lower;2441,103327
		__le32 data;2443,103346
			u8 status;2445,103372
			u8 css;2446,103410
			__le16 vlan;2447,103442
		} fields;2448,103458
	} upper;2449,103470
union ixgbe_adv_tx_desc 2453,103521
		__le64 buffer_addr;2455,103557
		__le32 cmd_type_len;2456,103618
		__le32 olinfo_status;2457,103641
	} read;2458,103665
		__le64 rsvd;2460,103684
		__le32 nxtseq_seed;2461,103714
		__le32 status;2462,103736
	} wb;2463,103753
struct ixgbe_legacy_rx_desc 2467,103798
	__le64 buffer_addr;2468,103828
	__le16 length;2469,103895
	__le16 csum;2470,103955
	u8 status;2471,103991
	u8 errors;2472,104029
	__le16 vlan;2473,104067
union ixgbe_adv_rx_desc 2477,104121
		__le64 pkt_addr;2479,104157
		__le64 hdr_addr;2480,104204
	} read;2481,104251
				__le32 data;2485,104292
					__le16 pkt_info;2487,104322
					__le16 hdr_info;2488,104364
				} hs_rss;2489,104409
			} lo_dword;2490,104423
				__le32 rss;2492,104449
					__le16 ip_id;2494,104493
					__le16 csum;2495,104524
				} csum_ip;2496,104564
			} hi_dword;2497,104579
		} lower;2498,104594
			__le32 status_error;2500,104616
			__le16 length;2501,104663
			__le16 vlan;2502,104701
		} upper;2503,104732
	} wb;2504,104743
struct ixgbe_adv_tx_context_desc 2508,104797
	__le32 vlan_macip_lens;2509,104832
	__le32 seqnum_seed;2510,104857
	__le32 type_tucmd_mlhl;2511,104878
	__le32 mss_l4len_idx;2512,104903
#define IXGBE_ADVTXD_DTALEN_MASK	2516,104973
#define IXGBE_ADVTXD_MAC_LINKSEC	2517,105046
#define IXGBE_ADVTXD_MAC_TSTAMP	2518,105111
#define IXGBE_ADVTXD_IPSEC_SA_INDEX_MASK 2519,105181
#define IXGBE_ADVTXD_IPSEC_ESP_LEN_MASK	2520,105254
#define IXGBE_ADVTXD_DTYP_MASK	2521,105328
#define IXGBE_ADVTXD_DTYP_CTXT	2522,105387
#define IXGBE_ADVTXD_DTYP_DATA	2523,105453
#define IXGBE_ADVTXD_DCMD_EOP	2524,105522
#define IXGBE_ADVTXD_DCMD_IFCS	2525,105592
#define IXGBE_ADVTXD_DCMD_RS	2526,105660
#define IXGBE_ADVTXD_DCMD_DDTYP_ISCSI	2527,105727
#define IXGBE_ADVTXD_DCMD_DEXT	2528,105804
#define IXGBE_ADVTXD_DCMD_VLE	2529,105876
#define IXGBE_ADVTXD_DCMD_TSE	2530,105948
#define IXGBE_ADVTXD_STAT_DD	2531,106011
#define IXGBE_ADVTXD_STAT_SN_CRC	2532,106082
#define IXGBE_ADVTXD_STAT_RSV	2533,106155
#define IXGBE_ADVTXD_IDX_SHIFT	2534,106216
#define IXGBE_ADVTXD_CC	2535,106277
#define IXGBE_ADVTXD_POPTS_SHIFT	2536,106334
#define IXGBE_ADVTXD_POPTS_IXSM	2537,106397
#define IXGBE_ADVTXD_POPTS_TXSM	2539,106489
#define IXGBE_ADVTXD_POPTS_ISCO_1ST	2541,106581
#define IXGBE_ADVTXD_POPTS_ISCO_MDL	2542,106655
#define IXGBE_ADVTXD_POPTS_ISCO_LAST	2543,106732
#define IXGBE_ADVTXD_POPTS_ISCO_FULL	2545,106842
#define IXGBE_ADVTXD_POPTS_RSV	2546,106890
#define IXGBE_ADVTXD_PAYLEN_SHIFT	2547,106954
#define IXGBE_ADVTXD_MACLEN_SHIFT	2548,107019
#define IXGBE_ADVTXD_VLAN_SHIFT	2549,107090
#define IXGBE_ADVTXD_TUCMD_IPV4	2550,107157
#define IXGBE_ADVTXD_TUCMD_IPV6	2551,107230
#define IXGBE_ADVTXD_TUCMD_L4T_UDP	2552,107303
#define IXGBE_ADVTXD_TUCMD_L4T_TCP	2553,107377
#define IXGBE_ADVTXD_TUCMD_L4T_SCTP	2554,107451
#define IXGBE_ADVTXD_TUCMD_MKRREQ	2555,107527
#define IXGBE_ADVTXD_POPTS_IPSEC	2556,107598
#define IXGBE_ADVTXD_TUCMD_IPSEC_TYPE_ESP 2557,107670
#define IXGBE_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN 2558,107744
#define IXGBE_ADVTXT_TUCMD_FCOE	2559,107823
#define IXGBE_ADVTXD_FCOEF_EOF_MASK	2560,107889
#define IXGBE_ADVTXD_FCOEF_SOF	2561,107956
#define IXGBE_ADVTXD_FCOEF_PARINC	2562,108024
#define IXGBE_ADVTXD_FCOEF_ORIE	2563,108098
#define IXGBE_ADVTXD_FCOEF_ORIS	2564,108170
#define IXGBE_ADVTXD_FCOEF_EOF_N	2565,108244
#define IXGBE_ADVTXD_FCOEF_EOF_T	2566,108304
#define IXGBE_ADVTXD_FCOEF_EOF_NI	2567,108364
#define IXGBE_ADVTXD_FCOEF_EOF_A	2568,108426
#define IXGBE_ADVTXD_L4LEN_SHIFT	2569,108486
#define IXGBE_ADVTXD_MSS_SHIFT	2570,108549
typedef u32 ixgbe_autoneg_advertised;2573,108651
typedef u32 ixgbe_link_speed;2575,108706
#define IXGBE_LINK_SPEED_UNKNOWN	2576,108736
#define IXGBE_LINK_SPEED_100_FULL	2577,108771
#define IXGBE_LINK_SPEED_1GB_FULL	2578,108812
#define IXGBE_LINK_SPEED_10GB_FULL	2579,108853
#define IXGBE_LINK_SPEED_82598_AUTONEG	2580,108895
#define IXGBE_LINK_SPEED_82599_AUTONEG	2582,108999
typedef u32 ixgbe_physical_layer;2588,109167
#define IXGBE_PHYSICAL_LAYER_UNKNOWN	2589,109201
#define IXGBE_PHYSICAL_LAYER_10GBASE_T	2590,109241
#define IXGBE_PHYSICAL_LAYER_1000BASE_T	2591,109288
#define IXGBE_PHYSICAL_LAYER_100BASE_TX	2592,109336
#define IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU	2593,109384
#define IXGBE_PHYSICAL_LAYER_10GBASE_LR	2594,109432
#define IXGBE_PHYSICAL_LAYER_10GBASE_LRM	2595,109480
#define IXGBE_PHYSICAL_LAYER_10GBASE_SR	2596,109528
#define IXGBE_PHYSICAL_LAYER_10GBASE_KX4	2597,109576
#define IXGBE_PHYSICAL_LAYER_10GBASE_CX4	2598,109624
#define IXGBE_PHYSICAL_LAYER_1000BASE_KX	2599,109672
#define IXGBE_PHYSICAL_LAYER_1000BASE_BX	2600,109720
#define IXGBE_PHYSICAL_LAYER_10GBASE_KR	2601,109768
#define IXGBE_PHYSICAL_LAYER_10GBASE_XAUI	2602,109816
#define IXGBE_PHYSICAL_LAYER_SFP_ACTIVE_DA	2603,109865
#define IXGBE_PHYSICAL_LAYER_1000BASE_SX	2604,109915
#define IXGBE_BT2KB(2611,110096
#define IXGBE_B2BT(2612,110158
#define IXGBE_PFC_D	2615,110232
#define IXGBE_CABLE_DC	2618,110285
#define IXGBE_CABLE_DO	2619,110332
#define IXGBE_PHY_DC	2622,110418
#define IXGBE_MAC_DC	2623,110467
#define IXGBE_XAUI_DC	2624,110528
#define IXGBE_ID_X540	2626,110585
#define IXGBE_PHY_D	2629,110699
#define IXGBE_MAC_D	2630,110725
#define IXGBE_XAUI_D	2631,110750
#define IXGBE_ID	2633,110783
#define IXGBE_HD	2636,110893
#define IXGBE_PCI_DELAY	2639,110965
#define IXGBE_DV_X540(2642,111042
#define IXGBE_DV(2652,111351
#define IXGBE_LOW_DV_X540(2662,111639
#define IXGBE_LOW_DV(2665,111756
#define IXGBE_ATR_BUCKET_HASH_KEY	2669,111866
#define IXGBE_ATR_SIGNATURE_HASH_KEY	2670,111911
#define IXGBE_ATR_HASH_MASK	2673,112009
#define IXGBE_ATR_L4TYPE_MASK	2674,112045
#define IXGBE_ATR_L4TYPE_UDP	2675,112080
#define IXGBE_ATR_L4TYPE_TCP	2676,112114
#define IXGBE_ATR_L4TYPE_SCTP	2677,112148
#define IXGBE_ATR_L4TYPE_IPV6_MASK	2678,112183
enum ixgbe_atr_flow_type 2679,112222
	IXGBE_ATR_FLOW_TYPE_IPV4	2680,112249
	IXGBE_ATR_FLOW_TYPE_IPV4	= 0x0,x02680,112249
	IXGBE_ATR_FLOW_TYPE_UDPV4	2681,112282
	IXGBE_ATR_FLOW_TYPE_UDPV4	= 0x1,x12681,112282
	IXGBE_ATR_FLOW_TYPE_TCPV4	2682,112316
	IXGBE_ATR_FLOW_TYPE_TCPV4	= 0x2,x22682,112316
	IXGBE_ATR_FLOW_TYPE_SCTPV4	2683,112350
	IXGBE_ATR_FLOW_TYPE_SCTPV4	= 0x3,x32683,112350
	IXGBE_ATR_FLOW_TYPE_IPV6	2684,112385
	IXGBE_ATR_FLOW_TYPE_IPV6	= 0x4,x42684,112385
	IXGBE_ATR_FLOW_TYPE_UDPV6	2685,112418
	IXGBE_ATR_FLOW_TYPE_UDPV6	= 0x5,x52685,112418
	IXGBE_ATR_FLOW_TYPE_TCPV6	2686,112452
	IXGBE_ATR_FLOW_TYPE_TCPV6	= 0x6,x62686,112452
	IXGBE_ATR_FLOW_TYPE_SCTPV6	2687,112486
	IXGBE_ATR_FLOW_TYPE_SCTPV6	= 0x7,x72687,112486
union ixgbe_atr_input 2691,112563
		u8 vm_pool;2706,112867
		u8 flow_type;2707,112881
		__be16 vlan_id;2708,112897
		__be32 dst_ip[dst_ip2709,112915
		__be32 src_ip[src_ip2710,112935
		__be16 src_port;2711,112955
		__be16 dst_port;2712,112974
		__be16 flex_bytes;2713,112993
		__be16 bkt_hash;2714,113014
	} formatted;2715,113033
	__be32 dword_stream[dword_stream2716,113047
union ixgbe_atr_hash_dword 2720,113130
		u8 vm_pool;2722,113169
		u8 flow_type;2723,113183
		__be16 vlan_id;2724,113199
	} formatted;2725,113217
	__be32 ip;2726,113231
		__be16 src;2728,113253
		__be16 dst;2729,113267
	} port;2730,113281
	__be16 flex_bytes;2731,113290
	__be32 dword;2732,113310
enum ixgbe_fcoe_boot_status 2741,113556
	ixgbe_fcoe_bootstatus_disabled 2742,113586
	ixgbe_fcoe_bootstatus_enabled 2743,113623
	ixgbe_fcoe_bootstatus_unavailable 2744,113659
	ixgbe_fcoe_bootstatus_unavailable = 0xFFFFxFFFF2744,113659
enum ixgbe_eeprom_type 2747,113707
	ixgbe_eeprom_uninitialized 2748,113732
	ixgbe_eeprom_spi,2749,113765
	ixgbe_flash,2750,113784
	ixgbe_eeprom_none 2751,113798
enum ixgbe_mac_type 2754,113842
	ixgbe_mac_unknown 2755,113864
	ixgbe_mac_82598EB,2756,113888
	ixgbe_mac_82599EB,2757,113908
	ixgbe_mac_X540,2758,113928
	ixgbe_num_macs2759,113945
enum ixgbe_phy_type 2762,113965
	ixgbe_phy_unknown 2763,113987
	ixgbe_phy_none,2764,114011
	ixgbe_phy_tn,2765,114028
	ixgbe_phy_aq,2766,114043
	ixgbe_phy_cu_unknown,2767,114058
	ixgbe_phy_qt,2768,114081
	ixgbe_phy_xaui,2769,114096
	ixgbe_phy_nl,2770,114113
	ixgbe_phy_sfp_passive_tyco,2771,114128
	ixgbe_phy_sfp_passive_unknown,2772,114157
	ixgbe_phy_sfp_active_unknown,2773,114189
	ixgbe_phy_sfp_avago,2774,114220
	ixgbe_phy_sfp_ftl,2775,114242
	ixgbe_phy_sfp_ftl_active,2776,114262
	ixgbe_phy_sfp_unknown,2777,114289
	ixgbe_phy_sfp_intel,2778,114313
	ixgbe_phy_sfp_unsupported,2779,114335
	ixgbe_phy_generic2780,114407
enum ixgbe_sfp_type 2796,114691
	ixgbe_sfp_type_da_cu 2797,114713
	ixgbe_sfp_type_sr 2798,114740
	ixgbe_sfp_type_lr 2799,114764
	ixgbe_sfp_type_da_cu_core0 2800,114788
	ixgbe_sfp_type_da_cu_core1 2801,114821
	ixgbe_sfp_type_srlr_core0 2802,114854
	ixgbe_sfp_type_srlr_core1 2803,114886
	ixgbe_sfp_type_da_act_lmt_core0 2804,114918
	ixgbe_sfp_type_da_act_lmt_core1 2805,114956
	ixgbe_sfp_type_1g_cu_core0 2806,114994
	ixgbe_sfp_type_1g_cu_core1 2807,115027
	ixgbe_sfp_type_1g_sx_core0 2808,115061
	ixgbe_sfp_type_1g_sx_core1 2809,115095
	ixgbe_sfp_type_not_present 2810,115129
	ixgbe_sfp_type_not_present = 0xFFFE,xFFFE2810,115129
	ixgbe_sfp_type_unknown 2811,115167
	ixgbe_sfp_type_unknown = 0xFFFFxFFFF2811,115167
enum ixgbe_media_type 2814,115204
	ixgbe_media_type_unknown 2815,115228
	ixgbe_media_type_fiber,2816,115259
	ixgbe_media_type_fiber_qsfp,2817,115284
	ixgbe_media_type_fiber_lco,2818,115314
	ixgbe_media_type_copper,2819,115343
	ixgbe_media_type_backplane,2820,115369
	ixgbe_media_type_cx4,2821,115398
	ixgbe_media_type_virtual2822,115421
enum ixgbe_fc_mode 2826,115479
	ixgbe_fc_none 2827,115500
	ixgbe_fc_rx_pause,2828,115520
	ixgbe_fc_tx_pause,2829,115540
	ixgbe_fc_full,2830,115560
	ixgbe_fc_default2831,115576
#define IXGBE_SMARTSPEED_MAX_RETRIES	2835,115625
enum ixgbe_smart_speed 2836,115664
	ixgbe_smart_speed_auto 2837,115689
	ixgbe_smart_speed_on,2838,115718
	ixgbe_smart_speed_off2839,115741
enum ixgbe_bus_type 2843,115788
	ixgbe_bus_type_unknown 2844,115810
	ixgbe_bus_type_pci,2845,115839
	ixgbe_bus_type_pcix,2846,115860
	ixgbe_bus_type_pci_express,2847,115882
	ixgbe_bus_type_reserved2848,115911
enum ixgbe_bus_speed 2852,115961
	ixgbe_bus_speed_unknown	2853,115984
	ixgbe_bus_speed_33	2854,116014
	ixgbe_bus_speed_66	2855,116040
	ixgbe_bus_speed_100	2856,116066
	ixgbe_bus_speed_120	2857,116094
	ixgbe_bus_speed_133	2858,116122
	ixgbe_bus_speed_2500	2859,116150
	ixgbe_bus_speed_5000	2860,116180
	ixgbe_bus_speed_8000	2861,116210
	ixgbe_bus_speed_reserved2862,116240
enum ixgbe_bus_width 2866,116291
	ixgbe_bus_width_unknown	2867,116314
	ixgbe_bus_width_pcie_x1	2868,116344
	ixgbe_bus_width_pcie_x2	2869,116374
	ixgbe_bus_width_pcie_x4	2870,116404
	ixgbe_bus_width_pcie_x8	2871,116434
	ixgbe_bus_width_32	2872,116464
	ixgbe_bus_width_64	2873,116490
	ixgbe_bus_width_reserved2874,116516
struct ixgbe_addr_filter_info 2877,116546
	u32 num_mc_addrs;2878,116578
	u32 rar_used_count;2879,116597
	u32 mta_in_use;2880,116618
	u32 overflow_promisc;2881,116635
	bool user_set_promisc;2882,116658
struct ixgbe_bus_info 2886,116707
	enum ixgbe_bus_speed speed;2887,116731
	enum ixgbe_bus_width width;2888,116760
	enum ixgbe_bus_type type;2889,116789
	u16 func;2891,116817
	u16 lan_id;2892,116828
struct ixgbe_fc_info 2896,116875
	u32 high_water[high_water2897,116898
	u32 low_water[low_water2898,116971
	u16 pause_time;2899,117042
	bool send_xon;2900,117090
	bool strict_ieee;2901,117134
	bool disable_fc_autoneg;2902,117176
	bool fc_was_autonegged;2903,117232
	enum ixgbe_fc_mode current_mode;2904,117306
	enum ixgbe_fc_mode requested_mode;2905,117364
struct ixgbe_hw_stats 2909,117485
	u64 crcerrs;2910,117509
	u64 illerrc;2911,117523
	u64 errbc;2912,117537
	u64 mspdc;2913,117549
	u64 mpctotal;2914,117561
	u64 mpc[mpc2915,117576
	u64 mlfc;2916,117589
	u64 mrfc;2917,117600
	u64 rlec;2918,117611
	u64 lxontxc;2919,117622
	u64 lxonrxc;2920,117636
	u64 lxofftxc;2921,117650
	u64 lxoffrxc;2922,117665
	u64 pxontxc[pxontxc2923,117680
	u64 pxonrxc[pxonrxc2924,117697
	u64 pxofftxc[pxofftxc2925,117714
	u64 pxoffrxc[pxoffrxc2926,117732
	u64 prc64;2927,117750
	u64 prc127;2928,117762
	u64 prc255;2929,117775
	u64 prc511;2930,117788
	u64 prc1023;2931,117801
	u64 prc1522;2932,117815
	u64 gprc;2933,117829
	u64 bprc;2934,117840
	u64 mprc;2935,117851
	u64 gptc;2936,117862
	u64 gorc;2937,117873
	u64 gotc;2938,117884
	u64 rnbc[rnbc2939,117895
	u64 ruc;2940,117909
	u64 rfc;2941,117919
	u64 roc;2942,117929
	u64 rjc;2943,117939
	u64 mngprc;2944,117949
	u64 mngpdc;2945,117962
	u64 mngptc;2946,117975
	u64 tor;2947,117988
	u64 tpr;2948,117998
	u64 tpt;2949,118008
	u64 ptc64;2950,118018
	u64 ptc127;2951,118030
	u64 ptc255;2952,118043
	u64 ptc511;2953,118056
	u64 ptc1023;2954,118069
	u64 ptc1522;2955,118083
	u64 mptc;2956,118097
	u64 bptc;2957,118108
	u64 xec;2958,118119
	u64 qprc[qprc2959,118129
	u64 qptc[qptc2960,118144
	u64 qbrc[qbrc2961,118159
	u64 qbtc[qbtc2962,118174
	u64 qprdc[qprdc2963,118189
	u64 pxon2offc[pxon2offc2964,118205
	u64 fdirustat_add;2965,118224
	u64 fdirustat_remove;2966,118244
	u64 fdirfstat_fadd;2967,118267
	u64 fdirfstat_fremove;2968,118288
	u64 fdirmatch;2969,118312
	u64 fdirmiss;2970,118328
	u64 fccrc;2971,118343
	u64 fclast;2972,118355
	u64 fcoerpdc;2973,118368
	u64 fcoeprc;2974,118383
	u64 fcoeptc;2975,118397
	u64 fcoedwrc;2976,118411
	u64 fcoedwtc;2977,118426
	u64 fcoe_noddp;2978,118441
	u64 fcoe_noddp_ext_buff;2979,118458
	u64 ldpcec;2980,118484
	u64 pcrc8ec;2981,118497
	u64 b2ospc;2982,118511
	u64 b2ogprc;2983,118524
	u64 o2bgptc;2984,118538
	u64 o2bspc;2985,118552
typedef u8* (*ixgbe_mc_addr_itr)ixgbe_mc_addr_itr2992,118669
struct ixgbe_eeprom_operations 2996,118790
	s32 (*init_params)init_params2997,118823
	s32 (*read)read2998,118863
	s32 (*read_buffer)read_buffer2999,118908
	s32 (*write)write3000,118965
	s32 (*write_buffer)write_buffer3001,119009
	s32 (*validate_checksum)validate_checksum3002,119067
	s32 (*update_checksum)update_checksum3003,119120
	u16 (*calc_checksum)calc_checksum3004,119164
struct ixgbe_mac_operations 3007,119210
	s32 (*init_hw)init_hw3008,119240
	s32 (*reset_hw)reset_hw3009,119276
	s32 (*start_hw)start_hw3010,119313
	s32 (*clear_hw_cntrs)clear_hw_cntrs3011,119350
	enum ixgbe_media_type (*get_media_type)get_media_type3012,119393
	u32 (*get_supported_physical_layer)get_supported_physical_layer3013,119454
	s32 (*get_mac_addr)get_mac_addr3014,119511
	s32 (*get_san_mac_addr)get_san_mac_addr3015,119558
	s32 (*set_san_mac_addr)set_san_mac_addr3016,119609
	s32 (*get_device_caps)get_device_caps3017,119660
	s32 (*get_wwn_prefix)get_wwn_prefix3018,119711
	s32 (*get_fcoe_boot_status)get_fcoe_boot_status3019,119768
	s32 (*stop_adapter)stop_adapter3020,119824
	s32 (*get_bus_info)get_bus_info3021,119865
	void (*set_lan_id)set_lan_id3022,119906
	s32 (*read_analog_reg8)read_analog_reg83023,119946
	s32 (*write_analog_reg8)write_analog_reg83024,120000
	s32 (*setup_sfp)setup_sfp3025,120054
	s32 (*enable_rx_dma)enable_rx_dma3026,120092
	s32 (*disable_sec_rx_path)disable_sec_rx_path3027,120139
	s32 (*enable_sec_rx_path)enable_sec_rx_path3028,120187
	s32 (*acquire_swfw_sync)acquire_swfw_sync3029,120234
	void (*release_swfw_sync)release_swfw_sync3030,120285
	void (*disable_tx_laser)disable_tx_laser3033,120350
	void (*enable_tx_laser)enable_tx_laser3034,120396
	void (*flap_tx_laser)flap_tx_laser3035,120441
	s32 (*setup_link)setup_link3036,120484
	s32 (*check_link)check_link3037,120553
	s32 (*get_link_capabilities)get_link_capabilities3038,120626
	void (*setup_rxpba)setup_rxpba3042,120748
	s32 (*led_on)led_on3045,120816
	s32 (*led_off)led_off3046,120856
	s32 (*blink_led_start)blink_led_start3047,120897
	s32 (*blink_led_stop)blink_led_stop3048,120946
	s32 (*set_rar)set_rar3051,121023
	s32 (*set_uc_addr)set_uc_addr3052,121080
	s32 (*clear_rar)clear_rar3053,121131
	s32 (*insert_mac_addr)insert_mac_addr3054,121174
	s32 (*set_vmdq)set_vmdq3055,121229
	s32 (*set_vmdq_san_mac)set_vmdq_san_mac3056,121276
	s32 (*clear_vmdq)clear_vmdq3057,121326
	s32 (*init_rx_addrs)init_rx_addrs3058,121375
	s32 (*update_uc_addr_list)update_uc_addr_list3059,121417
	s32 (*update_mc_addr_list)update_mc_addr_list3061,121502
	s32 (*enable_mc)enable_mc3063,121599
	s32 (*disable_mc)disable_mc3064,121637
	s32 (*clear_vfta)clear_vfta3065,121676
	s32 (*set_vfta)set_vfta3066,121715
	s32 (*set_vlvf)set_vlvf3067,121768
	s32 (*init_uta_tables)init_uta_tables3068,121829
	void (*set_mac_anti_spoofing)set_mac_anti_spoofing3069,121873
	void (*set_vlan_anti_spoofing)set_vlan_anti_spoofing3070,121935
	s32 (*fc_enable)fc_enable3073,122019
	s32 (*set_fw_drv_ver)set_fw_drv_ver3076,122089
	s32 (*get_thermal_sensor_data)get_thermal_sensor_data3077,122148
	s32 (*init_thermal_sensor_thresh)init_thermal_sensor_thresh3078,122200
struct ixgbe_phy_operations 3081,122261
	s32 (*identify)identify3082,122291
	s32 (*identify_sfp)identify_sfp3083,122328
	s32 (*init)init3084,122369
	s32 (*reset)reset3085,122402
	s32 (*read_reg)read_reg3086,122436
	s32 (*write_reg)write_reg3087,122490
	s32 (*setup_link)setup_link3088,122543
	s32 (*setup_link_speed)setup_link_speed3089,122582
	s32 (*check_link)check_link3091,122661
	s32 (*get_firmware_version)get_firmware_version3092,122728
	s32 (*read_i2c_byte)read_i2c_byte3093,122784
	s32 (*write_i2c_byte)write_i2c_byte3094,122840
	s32 (*read_i2c_eeprom)read_i2c_eeprom3095,122895
	s32 (*write_i2c_eeprom)write_i2c_eeprom3096,122950
	void (*i2c_bus_clear)i2c_bus_clear3097,123003
	s32 (*check_overtemp)check_overtemp3098,123046
struct ixgbe_eeprom_info 3101,123093
	struct ixgbe_eeprom_operations ops;3102,123120
	enum ixgbe_eeprom_type type;3103,123157
	u32 semaphore_delay;3104,123187
	u16 word_size;3105,123209
	u16 address_bits;3106,123225
	u16 word_page_size;3107,123244
#define IXGBE_FLAGS_DOUBLE_RESET_REQUIRED	3110,123269
struct ixgbe_mac_info 3111,123316
	struct ixgbe_mac_operations ops;3112,123340
	enum ixgbe_mac_type type;3113,123374
	u8 addr[addr3114,123401
	u8 perm_addr[perm_addr3115,123440
	u8 san_addr[san_addr3116,123484
	u16 wwnn_prefix;3118,123573
	u16 wwpn_prefix;3120,123637
#define IXGBE_MAX_MTA	3121,123655
	u32 mta_shadow[mta_shadow3122,123683
	s32 mc_filter_type;3123,123715
	u32 mcft_size;3124,123736
	u32 vft_size;3125,123752
	u32 num_rar_entries;3126,123767
	u32 rar_highwater;3127,123789
	u32 rx_pb_size;3128,123809
	u32 max_tx_queues;3129,123826
	u32 max_rx_queues;3130,123846
	u32 orig_autoc;3131,123866
	u8  san_mac_rar_index;3132,123883
	u32 orig_autoc2;3133,123907
	u16 max_msix_vectors;3134,123925
	bool arc_subsystem_valid;3135,123948
	bool orig_link_settings_stored;3136,123975
	bool autotry_restart;3137,124008
	u8 flags;3138,124031
	struct ixgbe_thermal_sensor_data  thermal_sensor_data;3139,124042
struct ixgbe_phy_info 3142,124102
	struct ixgbe_phy_operations ops;3143,124126
	enum ixgbe_phy_type type;3144,124160
	u32 addr;3145,124187
	u32 id;3146,124198
	enum ixgbe_sfp_type sfp_type;3147,124207
	bool sfp_setup_needed;3148,124238
	u32 revision;3149,124262
	enum ixgbe_media_type media_type;3150,124277
	bool reset_disable;3151,124312
	ixgbe_autoneg_advertised autoneg_advertised;3152,124333
	enum ixgbe_smart_speed smart_speed;3153,124379
	bool smart_speed_active;3154,124416
	bool multispeed_fiber;3155,124442
	bool reset_if_overtemp;3156,124466
	bool qsfp_shared_i2c_bus;3157,124491
struct ixgbe_mbx_operations 3162,124546
	void (*init_params)init_params3163,124576
	s32  (*read)read3164,124619
	s32  (*write)write3165,124671
	s32  (*read_posted)read_posted3166,124723
	s32  (*write_posted)write_posted3167,124782
	s32  (*check_for_msg)check_for_msg3168,124841
	s32  (*check_for_ack)check_for_ack3169,124889
	s32  (*check_for_rst)check_for_rst3170,124937
struct ixgbe_mbx_stats 3173,124989
	u32 msgs_tx;3174,125014
	u32 msgs_rx;3175,125028
	u32 acks;3177,125043
	u32 reqs;3178,125054
	u32 rsts;3179,125065
struct ixgbe_mbx_info 3182,125080
	struct ixgbe_mbx_operations ops;3183,125104
	struct ixgbe_mbx_stats stats;3184,125138
	u32 timeout;3185,125169
	u32 udelay;3186,125183
	u32 v2p_mailbox;3187,125196
	u16 size;3188,125214
struct ixgbe_hw 3191,125229
	u8 __iomem *hw_addr;hw_addr3192,125247
	void *back;back3193,125269
	struct ixgbe_mac_info mac;3194,125282
	struct ixgbe_addr_filter_info addr_ctrl;3195,125310
	struct ixgbe_fc_info fc;3196,125352
	struct ixgbe_phy_info phy;3197,125378
	struct ixgbe_eeprom_info eeprom;3198,125406
	struct ixgbe_bus_info bus;3199,125440
	struct ixgbe_mbx_info mbx;3200,125468
	u16 device_id;3201,125496
	u16 vendor_id;3202,125512
	u16 subsystem_device_id;3203,125528
	u16 subsystem_vendor_id;3204,125554
	u8 revision_id;3205,125580
	bool adapter_stopped;3206,125597
	bool force_full_reset;3207,125620
	bool allow_unsupported_sfp;3208,125644
#define ixgbe_call_func(3211,125677
#define IXGBE_ERR_EEPROM	3216,125787
#define IXGBE_ERR_EEPROM_CHECKSUM	3217,125817
#define IXGBE_ERR_PHY	3218,125855
#define IXGBE_ERR_CONFIG	3219,125883
#define IXGBE_ERR_PARAM	3220,125913
#define IXGBE_ERR_MAC_TYPE	3221,125943
#define IXGBE_ERR_UNKNOWN_PHY	3222,125975
#define IXGBE_ERR_LINK_SETUP	3223,126010
#define IXGBE_ERR_ADAPTER_STOPPED	3224,126044
#define IXGBE_ERR_INVALID_MAC_ADDR	3225,126082
#define IXGBE_ERR_DEVICE_NOT_SUPPORTED	3226,126122
#define IXGBE_ERR_MASTER_REQUESTS_PENDING	3227,126166
#define IXGBE_ERR_INVALID_LINK_SETTINGS	3228,126212
#define IXGBE_ERR_AUTONEG_NOT_COMPLETE	3229,126257
#define IXGBE_ERR_RESET_FAILED	3230,126301
#define IXGBE_ERR_SWFW_SYNC	3231,126338
#define IXGBE_ERR_PHY_ADDR_INVALID	3232,126372
#define IXGBE_ERR_I2C	3233,126412
#define IXGBE_ERR_SFP_NOT_SUPPORTED	3234,126441
#define IXGBE_ERR_SFP_NOT_PRESENT	3235,126482
#define IXGBE_ERR_SFP_NO_INIT_SEQ_PRESENT	3236,126521
#define IXGBE_ERR_NO_SAN_ADDR_PTR	3237,126567
#define IXGBE_ERR_FDIR_REINIT_FAILED	3238,126606
#define IXGBE_ERR_EEPROM_VERSION	3239,126648
#define IXGBE_ERR_NO_SPACE	3240,126686
#define IXGBE_ERR_OVERTEMP	3241,126719
#define IXGBE_ERR_FC_NOT_NEGOTIATED	3242,126752
#define IXGBE_ERR_FC_NOT_SUPPORTED	3243,126793
#define IXGBE_ERR_SFP_SETUP_NOT_COMPLETE	3244,126833
#define IXGBE_ERR_PBA_SECTION	3245,126878
#define IXGBE_ERR_INVALID_ARGUMENT	3246,126914
#define IXGBE_ERR_HOST_INTERFACE_COMMAND	3247,126954
#define IXGBE_ERR_OUT_OF_MEM	3248,126999
#define IXGBE_NOT_IMPLEMENTED	3250,127035
#define UNREFERENCED_XPARAMETER3252,127079

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_fcoe.h,1372
#define _IXGBE_FCOE_H29,1192
#define IXGBE_RXDADV_FCSTAT_SHIFT	37,1330
#define IXGBE_BUFFCNT_MAX	40,1389
#define IXGBE_FCPTR_ALIGN	41,1439
#define IXGBE_FCPTR_MAX	42,1468
#define IXGBE_FCBUFF_4KB	43,1534
#define IXGBE_FCBUFF_8KB	44,1563
#define IXGBE_FCBUFF_16KB	45,1592
#define IXGBE_FCBUFF_64KB	46,1622
#define IXGBE_FCBUFF_MAX	47,1652
#define IXGBE_FCBUFF_MIN	48,1698
#define IXGBE_FCOE_DDP_MAX	49,1742
#define IXGBE_FCOE_DEFTC	52,1835
#define IXGBE_FCERR_BADCRC	55,1875
#define IXGBE_FCERR_EOFSOF	56,1913
#define IXGBE_FCERR_NOFIRST	57,1951
#define IXGBE_FCERR_OOOSEQ	58,1990
#define IXGBE_FCERR_NODMA	59,2028
#define IXGBE_FCERR_PKTLOST	60,2065
#define __IXGBE_FCOE_TARGET	63,2136
struct ixgbe_fcoe_ddp 65,2167
	int len;66,2191
	u32 err;67,2201
	unsigned int sgc;68,2211
	struct scatterlist *sgl;sgl69,2230
	dma_addr_t udp;70,2256
	u64 *udl;udl71,2273
	struct pci_pool *pool;pool72,2284
struct ixgbe_fcoe 75,2312
	struct pci_pool **pool;pool76,2332
	atomic_t refcnt;77,2357
	spinlock_t lock;78,2375
	struct ixgbe_fcoe_ddp ddp[ddp79,2393
	unsigned char *extra_ddp_buffer;extra_ddp_buffer80,2441
	dma_addr_t extra_ddp_buffer_dma;81,2475
	u64 __percpu *pcpu_noddp;pcpu_noddp82,2509
	u64 __percpu *pcpu_noddp_ext_buff;pcpu_noddp_ext_buff83,2536
	unsigned long mode;84,2572
	u8 tc;85,2593
	u8 up;86,2601
	u8 up_set;87,2609

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_x540.c,1035
s32 ixgbe_init_ops_X540(46,1757
s32 ixgbe_get_link_capabilities_X540(145,5323
enum ixgbe_media_type ixgbe_get_media_type_X540(160,5673
s32 ixgbe_setup_mac_link_X540(172,6045
s32 ixgbe_reset_hw_X540(187,6508
s32 ixgbe_start_hw_X540(284,9197
u32 ixgbe_get_supported_physical_layer_X540(304,9594
s32 ixgbe_init_eeprom_params_X540(328,10412
s32 ixgbe_read_eerd_X540(359,11229
s32 ixgbe_read_eerd_buffer_X540(382,11856
s32 ixgbe_write_eewr_X540(406,12483
s32 ixgbe_write_eewr_buffer_X540(429,13112
u16 ixgbe_calc_eeprom_checksum_X540(453,13764
s32 ixgbe_validate_eeprom_checksum_X540(529,15642
s32 ixgbe_update_eeprom_checksum_X540(586,17083
static s32 ixgbe_update_flash_X540(630,18197
static s32 ixgbe_poll_flash_update_done_X540(675,19271
s32 ixgbe_acquire_swfw_sync_X540(700,19862
void ixgbe_release_swfw_sync_X540(781,21959
static s32 ixgbe_get_swfw_sync_semaphore(802,22462
static void ixgbe_release_swfw_sync_semaphore(857,23750
s32 ixgbe_blink_led_start_X540(882,24359
s32 ixgbe_blink_led_stop_X540(918,25409

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_api.c,2762
s32 ixgbe_init_shared_code(43,1796
s32 ixgbe_set_mac_type(77,2443
s32 ixgbe_init_hw(136,4098
s32 ixgbe_reset_hw(149,4482
s32 ixgbe_start_hw(165,5032
s32 ixgbe_clear_hw_cntrs(178,5390
enum ixgbe_media_type ixgbe_get_media_type(190,5684
s32 ixgbe_get_mac_addr(206,6228
s32 ixgbe_get_san_mac_addr(220,6680
s32 ixgbe_set_san_mac_addr(233,7046
s32 ixgbe_get_device_caps(246,7457
s32 ixgbe_get_wwn_prefix(261,8009
s32 ixgbe_get_fcoe_boot_status(276,8455
s32 ixgbe_get_bus_info(289,8807
u32 ixgbe_get_num_of_tx_queues(301,9113
u32 ixgbe_get_num_of_rx_queues(312,9363
s32 ixgbe_stop_adapter(326,9822
s32 ixgbe_read_pba_string(340,10243
s32 ixgbe_identify_phy(351,10552
s32 ixgbe_reset_phy(367,10860
s32 ixgbe_get_phy_firmware_version(388,11293
s32 ixgbe_read_phy_reg(406,11783
s32 ixgbe_write_phy_reg(424,12293
s32 ixgbe_setup_phy_link(440,12724
s32 ixgbe_check_phy_link(453,13068
s32 ixgbe_setup_phy_link_speed(468,13489
s32 ixgbe_check_link(483,13963
void ixgbe_disable_tx_laser(497,14389
void ixgbe_enable_tx_laser(509,14668
void ixgbe_flap_tx_laser(523,15064
s32 ixgbe_setup_link(538,15432
s32 ixgbe_get_link_capabilities(553,15884
s32 ixgbe_led_on(567,16267
s32 ixgbe_led_off(580,16582
s32 ixgbe_blink_led_start(593,16885
s32 ixgbe_blink_led_stop(605,17187
s32 ixgbe_init_eeprom_params(618,17584
s32 ixgbe_write_eeprom(635,18106
s32 ixgbe_write_eeprom_buffer(652,18694
s32 ixgbe_read_eeprom(668,19143
s32 ixgbe_read_eeprom_buffer(683,19581
s32 ixgbe_validate_eeprom_checksum(698,20025
s32 ixgbe_update_eeprom_checksum(708,20332
s32 ixgbe_insert_mac_addr(723,20816
s32 ixgbe_set_rar(740,21338
s32 ixgbe_clear_rar(754,21762
s32 ixgbe_set_vmdq(766,22136
s32 ixgbe_set_vmdq_san_mac(778,22462
s32 ixgbe_clear_vmdq(790,22856
s32 ixgbe_init_rx_addrs(804,23347
u32 ixgbe_get_num_rx_addrs(814,23604
s32 ixgbe_update_uc_addr_list(830,24205
s32 ixgbe_update_mc_addr_list(850,25007
s32 ixgbe_enable_mc(865,25490
s32 ixgbe_disable_mc(877,25813
s32 ixgbe_clear_vfta(889,26129
s32 ixgbe_set_vfta(904,26581
s32 ixgbe_set_vlvf(921,27181
s32 ixgbe_fc_enable(934,27572
s32 ixgbe_set_fw_drv_ver(948,28035
s32 ixgbe_get_thermal_sensor_data(962,28414
s32 ixgbe_init_thermal_sensor_thresh(974,28760
s32 ixgbe_read_analog_reg8(987,29146
s32 ixgbe_write_analog_reg8(1001,29560
s32 ixgbe_init_uta_tables(1014,29972
s32 ixgbe_read_i2c_byte(1028,30388
s32 ixgbe_write_i2c_byte(1044,30885
s32 ixgbe_write_i2c_eeprom(1059,31383
s32 ixgbe_read_i2c_eeprom(1075,31880
u32 ixgbe_get_supported_physical_layer(1088,32289
s32 ixgbe_enable_rx_dma(1101,32696
s32 ixgbe_disable_sec_rx_path(1113,33005
s32 ixgbe_enable_sec_rx_path(1125,33303
s32 ixgbe_acquire_swfw_semaphore(1139,33739
void ixgbe_release_swfw_semaphore(1153,34200

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_ethtool.c,3824
#define ETH_GSTRING_LEN 43,1476
#define IXGBE_ALL_RAR_ENTRIES 46,1511
struct ixgbe_stats 52,1629
	char stat_string[stat_string53,1650
	int sizeof_stat;54,1686
	int stat_offset;55,1704
#define IXGBE_NETDEV_STAT(58,1726
static const struct ixgbe_stats ixgbe_gstrings_net_stats[ixgbe_gstrings_net_stats63,1930
#define IXGBE_STAT(85,2647
static struct ixgbe_stats ixgbe_gstrings_stats[ixgbe_gstrings_stats90,2828
#define IXGBE_QUEUE_STATS_LEN 143,5058
#define IXGBE_GLOBAL_STATS_LEN	147,5279
#define IXGBE_NETDEV_STATS_LEN	148,5343
#define IXGBE_PB_STATS_LEN 149,5411
#define IXGBE_VF_STATS_LEN 157,5792
#define IXGBE_STATS_LEN 160,5928
static const char ixgbe_gstrings_test[ixgbe_gstrings_test168,6141
#define IXGBE_TEST_LEN	173,6347
int ixgbe_get_settings(176,6445
static int ixgbe_set_settings(366,11628
static void ixgbe_get_pauseparam(410,12882
static int ixgbe_set_pauseparam(431,13413
static u32 ixgbe_get_msglevel(466,14406
static void ixgbe_set_msglevel(472,14551
static int ixgbe_get_regs_len(478,14707
#define IXGBE_REGS_LEN 480,14766
#define IXGBE_GET_STAT(484,14836
static void ixgbe_get_regs(487,14888
static int ixgbe_get_eeprom_len(804,28589
static int ixgbe_get_eeprom(810,28749
static int ixgbe_set_eeprom(846,29696
static void ixgbe_get_drvinfo(916,31413
static void ixgbe_get_ringparam(937,32026
static int ixgbe_set_ringparam(952,32469
static int ixgbe_get_stats_count(1086,35796
static int ixgbe_get_sset_count(1092,35926
static void ixgbe_get_ethtool_stats(1105,36183
static void ixgbe_get_strings(1172,38337
static int ixgbe_link_test(1238,40192
struct ixgbe_reg_test 1254,40507
	u16 reg;1255,40531
	u8  array_len;1256,40541
	u8  test_type;1257,40557
	u32 mask;1258,40573
	u32 write;1259,40584
#define PATTERN_TEST	1272,41032
#define SET_READ_TEST	1273,41055
#define WRITE_NO_TEST	1274,41079
#define TABLE32_TEST	1275,41103
#define TABLE64_TEST_LO	1276,41126
#define TABLE64_TEST_HI	1277,41152
static struct ixgbe_reg_test reg_test_82599[reg_test_825991280,41213
static struct ixgbe_reg_test reg_test_82598[reg_test_825981304,42491
#define REG_PATTERN_TEST(1331,43941
#define REG_SET_AND_CHECK(1351,44728
static int ixgbe_reg_test(1367,45329
static int ixgbe_eeprom_test(1454,47470
static irqreturn_t ixgbe_test_intr(1463,47650
static int ixgbe_intr_test(1473,47909
static int ixgbe_setup_loopback_test(1588,50830
static void ixgbe_loopback_cleanup(1641,52558
static int ixgbe_loopback_test(1655,52795
static int ixgbe_diag_test_count(1675,53212
static void ixgbe_diag_test(1681,53342
static int ixgbe_wol_exclusion(1776,55879
static void ixgbe_get_wol(1832,57175
static int ixgbe_set_wol(1855,57775
static int ixgbe_nway_reset(1881,58439
static int ixgbe_set_phys_id(1892,58658
static int ixgbe_phys_id(1920,59258
static int ixgbe_get_coalesce(1944,59813
static bool ixgbe_update_rsc(1977,60797
static int ixgbe_set_coalesce(2010,61798
static u32 ixgbe_get_rx_csum(2091,64061
static int ixgbe_set_rx_csum(2098,64281
static u32 ixgbe_get_tx_csum(2124,64929
static int ixgbe_set_tx_csum(2129,65041
static int ixgbe_set_tso(2156,65579
static int ixgbe_set_flags(2196,66528
static int ixgbe_get_ethtool_fdir_entry(2291,69212
static int ixgbe_get_ethtool_fdir_all(2360,71380
static int ixgbe_get_rss_hash_opts(2384,71903
static int ixgbe_get_rxnfc(2426,72909
static int ixgbe_update_ethtool_fdir_entry(2462,73678
static int ixgbe_flowspec_to_flow_type(2519,75040
static int ixgbe_add_ethtool_fdir_entry(2559,75859
static int ixgbe_del_ethtool_fdir_entry(2676,79445
static int ixgbe_set_rx_ntuple(2696,80050
#define UDP_RSS_FLAGS 2703,80179
static int ixgbe_set_rss_hash_opt(2705,80278
static int ixgbe_set_rxnfc(2808,82844
struct ethtool_ops ixgbe_ethtool_ops 2832,83351
void ixgbe_set_ethtool_ops(2897,85420

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_82599.h,32
#define _IXGBE_82599_H_29,1194

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/kcompat.c,2107
static int skip_atoi(36,1392
#define _kc_ZEROPAD	45,1508
#define _kc_SIGN	46,1551
#define _kc_PLUS	47,1598
#define _kc_SPACE	48,1634
#define _kc_LEFT	49,1675
#define _kc_SPECIAL	50,1717
#define _kc_LARGE	51,1750
static char * number(53,1812
int _kc_vsnprintf(146,3474
int _kc_snprintf(369,8003
int __kc_pci_vfs_assigned(385,8280
#define PCI_DRAM_OFFSET 440,10035
_kc_pci_map_page(444,10073
_kc_pci_map_page(454,10313
_kc_pci_unmap_page(464,10568
_kc_pci_set_dma_mask(479,10961
_kc_pci_request_regions(488,11114
_kc_pci_release_regions(512,11694
_kc_alloc_etherdev(532,12178
_kc_is_valid_ether_addr(551,12528
_kc_pci_set_power_state(564,12814
_kc_pci_enable_wake(570,12890
void _kc_skb_fill_page_desc(579,13131
unsigned long find_next_bit(603,13804
size_t _kc_strlcpy(642,14686
int _kc_scnprintf(658,15062
char *_kc_kstrdup(_kc_kstrdup677,15639
void *_kc_kzalloc(_kc_kzalloc695,15994
int _kc_skb_pad(706,16278
int _kc_pci_save_state(737,17003
void _kc_pci_restore_state(770,17997
void _kc_free_netdev(797,18788
void *_kc_kmemdup(_kc_kmemdup817,19282
static void _kc_hex_dump_to_buffer(831,19624
void _kc_print_hex_dump(910,21395
int ixgbe_dcb_netlink_register(946,22392
int ixgbe_dcb_netlink_unregister(951,22445
int ixgbe_copy_dcb_cfg(956,22500
struct net_device *napi_to_poll_dev(napi_to_poll_dev965,22748
int __kc_adapter_clean(973,23030
void _kc_pci_disable_link_state(989,23586
void _kc_netif_tx_stop_all_queues(1010,24149
void _kc_netif_tx_wake_all_queues(1020,24421
void _kc_netif_tx_start_all_queues(1030,24693
void __kc_warn_slowpath(1043,25015
_kc_pci_prepare_to_sleep(1062,25496
_kc_pci_wake_from_d3(1080,25812
void _kc_skb_add_rx_frag(1096,26095
static u32 _kc_simple_tx_hashrnd;1110,26513
static u32 _kc_simple_tx_hashrnd_initialized;1111,26547
u16 _kc_skb_tx_hash(1113,26594
void _kc_netif_set_real_num_tx_queues(1171,27941
static const u32 _kc_flags_dup_features 1199,28715
u32 _kc_ethtool_op_get_flags(1202,28811
int _kc_ethtool_op_set_flags(1207,28917
u8 _kc_netdev_get_num_tc(1221,29385
u8 _kc_netdev_get_prio_tc_map(1230,29586

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_mbx.h,1475
#define _IXGBE_MBX_H_29,1192
#define IXGBE_VFMAILBOX_SIZE	33,1240
#define IXGBE_ERR_MBX	34,1305
#define IXGBE_VFMAILBOX	36,1334
#define IXGBE_VFMBMEM	37,1367
#define IXGBE_VFMAILBOX_REQ	40,1434
#define IXGBE_VFMAILBOX_ACK	41,1504
#define IXGBE_VFMAILBOX_VFU	42,1573
#define IXGBE_VFMAILBOX_PFU	43,1645
#define IXGBE_VFMAILBOX_PFSTS	44,1717
#define IXGBE_VFMAILBOX_PFACK	45,1793
#define IXGBE_VFMAILBOX_RSTI	46,1867
#define IXGBE_VFMAILBOX_RSTD	47,1937
#define IXGBE_VFMAILBOX_R2C_BITS	48,2011
#define IXGBE_PFMAILBOX_STS	50,2085
#define IXGBE_PFMAILBOX_ACK	51,2158
#define IXGBE_PFMAILBOX_VFU	52,2230
#define IXGBE_PFMAILBOX_PFU	53,2302
#define IXGBE_PFMAILBOX_RVFU	54,2374
#define IXGBE_MBVFICR_VFREQ_MASK	56,2452
#define IXGBE_MBVFICR_VFREQ_VF1	57,2523
#define IXGBE_MBVFICR_VFACK_MASK	58,2594
#define IXGBE_MBVFICR_VFACK_VF1	59,2661
#define IXGBE_VT_MSGTYPE_ACK	66,2911
#define IXGBE_VT_MSGTYPE_NACK	68,3010
#define IXGBE_VT_MSGTYPE_CTS	70,3111
#define IXGBE_VT_MSGINFO_SHIFT	72,3218
#define IXGBE_VT_MSGINFO_MASK	74,3314
#define IXGBE_VF_RESET	76,3378
#define IXGBE_VF_SET_MAC_ADDR	77,3431
#define IXGBE_VF_SET_MULTICAST	78,3503
#define IXGBE_VF_SET_VLAN	79,3575
#define IXGBE_VF_SET_LPE	80,3639
#define IXGBE_VF_SET_MACVLAN	81,3707
#define IXGBE_VF_PERMADDR_MSG_LEN	84,3841
#define IXGBE_VF_MC_TYPE_WORD	86,3949
#define IXGBE_PF_CONTROL_MSG	88,3983
#define IXGBE_VF_MBX_INIT_TIMEOUT	91,4047
#define IXGBE_VF_MBX_INIT_DELAY	92,4121

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_x540.h,31
#define _IXGBE_X540_H_29,1193

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_common.h,433
#define _IXGBE_COMMON_H_29,1195
#define IXGBE_I2C_THERMAL_SENSOR_ADDR	128,5886
#define IXGBE_EMC_INTERNAL_DATA	129,5929
#define IXGBE_EMC_INTERNAL_THERM_LIMIT	130,5967
#define IXGBE_EMC_DIODE1_DATA	131,6011
#define IXGBE_EMC_DIODE1_THERM_LIMIT	132,6047
#define IXGBE_EMC_DIODE2_DATA	133,6089
#define IXGBE_EMC_DIODE2_THERM_LIMIT	134,6125
#define IXGBE_EMC_DIODE3_DATA	135,6167
#define IXGBE_EMC_DIODE3_THERM_LIMIT	136,6203

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_82598.c,1062
void ixgbe_set_pcie_completion_timeout(67,2802
s32 ixgbe_init_ops_82598(106,3921
s32 ixgbe_init_phy_ops_82598(171,5868
s32 ixgbe_start_hw_82598(232,7435
static s32 ixgbe_get_link_capabilities_82598(271,8519
static enum ixgbe_media_type ixgbe_get_media_type_82598(328,9857
s32 ixgbe_fc_enable_82598(379,11154
static s32 ixgbe_start_mac_link_82598(525,15434
static s32 ixgbe_validate_link_ready(571,16750
static s32 ixgbe_check_mac_link_82598(608,17698
static s32 ixgbe_setup_mac_link_82598(696,20008
static s32 ixgbe_setup_copper_link_82598(748,21623
static s32 ixgbe_reset_hw_82598(772,22299
s32 ixgbe_set_vmdq_82598(906,26259
static s32 ixgbe_clear_vmdq_82598(930,27034
s32 ixgbe_set_vfta_82598(960,27856
static s32 ixgbe_clear_vfta_82598(1005,29120
s32 ixgbe_read_analog_reg8_82598(1029,29730
s32 ixgbe_write_analog_reg8_82598(1051,30272
s32 ixgbe_read_i2c_eeprom_82598(1071,30770
u32 ixgbe_get_supported_physical_layer_82598(1131,32338
void ixgbe_set_lan_id_multi_port_pcie_82598(1233,35349
static void ixgbe_set_rxpba_82598(1264,36231

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_82599.c,2154
void ixgbe_init_mac_link_ops_82599(48,1904
s32 ixgbe_init_phy_ops_82599(90,3256
s32 ixgbe_setup_sfp_modules_82599(146,4951
s32 ixgbe_init_ops_82599(219,7003
s32 ixgbe_get_link_capabilities_82599(306,10193
enum ixgbe_media_type ixgbe_get_media_type_82599(404,12680
s32 ixgbe_start_mac_link_82599(463,14269
void ixgbe_disable_tx_laser_multispeed_fiber(511,15649
void ixgbe_enable_tx_laser_multispeed_fiber(530,16234
void ixgbe_flap_tx_laser_multispeed_fiber(553,17057
s32 ixgbe_setup_mac_link_multispeed_fiber(571,17613
s32 ixgbe_setup_mac_link_smartspeed(720,21808
s32 ixgbe_setup_mac_link_82599(831,25107
static s32 ixgbe_setup_copper_link_82599(942,28681
s32 ixgbe_reset_hw_82599(966,29350
s32 ixgbe_reinit_fdir_tables_82599(1110,33488
static void ixgbe_fdir_enable_82599(1186,35733
s32 ixgbe_init_fdir_signature_82599(1226,37069
s32 ixgbe_init_fdir_perfect_82599(1250,37899
#define IXGBE_ATR_COMMON_HASH_KEY 1279,38920
#define IXGBE_COMPUTE_SIG_HASH_ITERATION(1281,39017
u32 ixgbe_atr_compute_sig_hash_82599(1308,40141
s32 ixgbe_fdir_add_signature_filter_82599(1371,42251
#define IXGBE_COMPUTE_BKT_HASH_ITERATION(1415,43586
void ixgbe_atr_compute_perfect_hash_82599(1435,44386
static u32 ixgbe_get_fdirtcpm_82599(1519,47489
#define IXGBE_STORE_AS_BE32(1537,48296
#define IXGBE_WRITE_REG_BE32(1541,48464
#define IXGBE_STORE_AS_BE16(1544,48581
s32 ixgbe_fdir_set_input_mask_82599(1547,48678
s32 ixgbe_fdir_write_perfect_filter_82599(1643,51368
s32 ixgbe_fdir_erase_perfect_filter_82599(1700,53456
s32 ixgbe_fdir_add_perfect_filter_82599(1754,54971
s32 ixgbe_read_analog_reg8_82599(1809,56571
s32 ixgbe_write_analog_reg8_82599(1831,57105
s32 ixgbe_start_hw_82599(1851,57588
s32 ixgbe_identify_phy_82599(1880,58276
u32 ixgbe_get_supported_physical_layer_82599(1914,59212
s32 ixgbe_enable_rx_dma_82599(2035,63191
static s32 ixgbe_verify_fw_version_82599(2064,64033
bool ixgbe_verify_lesm_fw_enabled_82599(2108,65258
static s32 ixgbe_read_eeprom_buffer_82599(2154,66473
static s32 ixgbe_read_eeprom_82599(2186,67336
static s32 ixgbe_read_i2c_byte_82599(2214,68122
static s32 ixgbe_write_i2c_byte_82599(2269,69406

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/kcompat.h,35766
#define _KCOMPAT_H_29,1190
#define KERNEL_VERSION(34,1271
#undef CONFIG_IXGBE_NAPI60,1942
#define CONFIG_IXGBE_NAPI61,1967
#define NAPI62,1993
#undef NAPI64,2031
#define NAPI65,2043
#undef NAPI68,2105
#define NAPI69,2117
#undef NAPI72,2175
#define adapter_struct 75,2215
#define adapter_q_vector 76,2252
#define CONFIG_IXGBE_NAPI81,2395
#undef CONFIG_IXGBE_NAPI84,2434
#define CONFIG_IXGBE_DISABLE_PACKET_SPLIT90,2582
#undef CONFIG_PCI_MSI96,2746
struct msix_entry 100,2849
	u16 vector;101,2869
	u16 entry;102,2926
#undef pci_enable_msi105,2995
#define pci_enable_msi(106,3017
#undef pci_disable_msi107,3053
#define pci_disable_msi(108,3076
#undef pci_enable_msix109,3119
#define pci_enable_msix(110,3142
#undef pci_disable_msix111,3185
#define pci_disable_msix(112,3209
#define msi_remove_pci_irq_vectors(113,3253
#undef CONFIG_PM116,3353
#undef CONFIG_NET_POLL_CONTROLLER120,3413
#define PMSG_SUSPEND 124,3476
#undef TRUE128,3543
#undef FALSE129,3555
#define TRUE 130,3568
#define FALSE 131,3586
#define _Bool 134,3652
#define _Bool 137,3684
#define ETH_P_8021Q 142,3778
#define module_param(146,3834
#define DMA_64BIT_MASK 150,3914
#define DMA_32BIT_MASK 154,3991
#define PCI_CAP_ID_EXP 158,4068
#define PCIE_LINK_STATE_L0S 162,4132
#define PCIE_LINK_STATE_L1 165,4196
#define mmiowb(170,4267
#define mmiowb(172,4325
#define SET_NETDEV_DEV(177,4380
#define free_netdev(181,4503
#define CONFIG_NET_POLL_CONTROLLER185,4571
#define skb_header_cloned(191,4751
#define gso_size 195,4810
#define gso_segs 196,4836
#define vlan_gro_receive(200,4890
#define napi_gro_receive(202,4993
#define NETIF_F_SCTP_CSUM 206,5089
#define NETIF_F_LRO 210,5145
#define NETIF_F_NTUPLE 214,5206
#define IPPROTO_SCTP 218,5268
#define CHECKSUM_PARTIAL 222,5326
#define CHECKSUM_COMPLETE 223,5363
#define __read_mostly227,5431
#define MII_RESV1	231,5479
#define unlikely(235,5548
#define likely(236,5572
#define WARN_ON(240,5618
#define PCI_DEVICE(244,5664
#define node_online(250,5811
#define num_online_cpus(254,5883
#define cpu_online(258,5949
#define BITS_TO_LONGS(267,6121
#define DECLARE_BITMAP(269,6197
#define VLAN_HLEN 273,6288
#define VLAN_ETH_HLEN 277,6338
#define VLAN_ETH_FRAME_LEN 281,6398
#define dca_get_tag(285,6483
#define dca_add_requester(286,6508
#define dca_remove_requester(287,6540
#define DCA_PROVIDER_ADD 288,6588
#define DCA_PROVIDER_REMOVE 289,6624
#define dca3_get_tag(293,6697
#define CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS298,6838
#define IS_ALIGNED(304,6972
struct _kc_vlan_ethhdr 308,7071
	unsigned char	h_dest[h_dest309,7096
	unsigned char	h_source[h_source310,7129
	__be16		h_vlan_proto;311,7164
	__be16		h_vlan_TCI;312,7187
	__be16		h_vlan_encapsulated_proto;313,7208
#define vlan_ethhdr 315,7247
struct _kc_vlan_hdr 316,7283
	__be16		h_vlan_TCI;317,7305
	__be16		h_vlan_encapsulated_proto;318,7326
#define vlan_hdr 320,7365
#define vlan_tx_tag_present(322,7447
#define vlan_tx_tag_get(323,7483
#define VLAN_PRIO_SHIFT 328,7554
#define __GFP_COLD 333,7609
#define ETH_GSTRING_LEN 341,7837
#define ETHTOOL_GSTATS 345,7895
#undef ethtool_drvinfo346,7923
#define ethtool_drvinfo 347,7946
struct k_ethtool_drvinfo 348,7988
	u32 cmd;349,8015
	char driver[driver350,8025
	char version[version351,8043
	char fw_version[fw_version352,8062
	char bus_info[bus_info353,8084
	char reserved1[reserved1354,8104
	char reserved2[reserved2355,8125
	u32 n_stats;356,8146
	u32 testinfo_len;357,8160
	u32 eedump_len;358,8179
	u32 regdump_len;359,8196
struct ethtool_stats 362,8218
	u32 cmd;363,8241
	u32 n_stats;364,8251
	u64 data[data365,8265
#define ETHTOOL_PHYS_ID 370,8335
#define ETHTOOL_GSTRINGS 374,8419
enum ethtool_stringset 375,8449
	ETH_SS_TEST 376,8474
	ETH_SS_STATS,377,8504
struct ethtool_gstrings 379,8522
	u32 cmd;380,8548
	u32 string_set;381,8592
	u32 len;382,8654
	u8 data[data383,8717
#define ETHTOOL_TEST 388,8785
enum ethtool_test_flags 389,8811
	ETH_TEST_FL_OFFLINE	390,8837
	ETH_TEST_FL_FAILED	391,8870
struct ethtool_test 393,8905
	u32 cmd;394,8927
	u32 flags;395,8937
	u32 reserved;396,8949
	u32 len;397,8964
	u64 data[data398,8974
#define ETHTOOL_GEEPROM 403,9042
#undef ETHTOOL_GREGS404,9070
struct ethtool_eeprom 405,9091
	u32 cmd;406,9115
	u32 magic;407,9125
	u32 offset;408,9137
	u32 len;409,9150
	u8 data[data410,9160
struct ethtool_value 413,9177
	u32 cmd;414,9200
	u32 data;415,9210
#define ETHTOOL_GLINK 420,9276
#define ETHTOOL_GWOL 424,9351
#define ETHTOOL_SWOL 425,9376
#define SOPASS_MAX 426,9401
struct ethtool_wolinfo 427,9427
	u32 cmd;428,9452
	u32 supported;429,9462
	u32 wolopts;430,9478
	u8 sopass[sopass431,9492
#define ETHTOOL_GREGS	436,9596
#define ethtool_regs 437,9654
struct _kc_ethtool_regs 439,9729
	u32 cmd;440,9755
	u32 version;441,9765
	u32 len;442,9833
	u8 data[data443,9855
#define ETHTOOL_GMSGLVL	448,9923
#define ETHTOOL_SMSGLVL	451,10021
#define ETHTOOL_NWAY_RST	454,10123
#define ETHTOOL_GLINK	457,10224
#define ETHTOOL_GEEPROM	460,10311
#define ETHTOOL_SEEPROM	463,10400
#define ETHTOOL_GCOALESCE	466,10491
#define ethtool_coalesce 468,10606
struct _kc_ethtool_coalesce 469,10652
	u32	cmd;470,10682
	u32	rx_coalesce_usecs;476,10847
	u32	rx_max_coalesced_frames;484,11115
	u32	rx_coalesce_usecs_irq;491,11349
	u32	rx_max_coalesced_frames_irq;492,11377
	u32	tx_coalesce_usecs;498,11537
	u32	tx_max_coalesced_frames;506,11804
	u32	tx_coalesce_usecs_irq;513,12038
	u32	tx_max_coalesced_frames_irq;514,12066
	u32	stats_block_coalesce_usecs;521,12308
	u32	use_adaptive_rx_coalesce;530,12681
	u32	use_adaptive_tx_coalesce;531,12712
	u32	pkt_rate_low;537,12877
	u32	rx_coalesce_usecs_low;538,12896
	u32	rx_max_coalesced_frames_low;539,12924
	u32	tx_coalesce_usecs_low;540,12958
	u32	tx_max_coalesced_frames_low;541,12986
	u32	pkt_rate_high;552,13335
	u32	rx_coalesce_usecs_high;553,13355
	u32	rx_max_coalesced_frames_high;554,13384
	u32	tx_coalesce_usecs_high;555,13419
	u32	tx_max_coalesced_frames_high;556,13448
	u32	rate_sample_interval;561,13595
#define ETHTOOL_SCOALESCE	566,13683
#define ETHTOOL_GRINGPARAM	569,13781
#define ethtool_ringparam 571,13889
struct _kc_ethtool_ringparam 572,13937
	u32	cmd;573,13968
	u32	rx_max_pending;579,14151
	u32	rx_mini_max_pending;580,14172
	u32	rx_jumbo_max_pending;581,14198
	u32	tx_max_pending;582,14225
	u32	rx_pending;587,14370
	u32	rx_mini_pending;588,14387
	u32	rx_jumbo_pending;589,14409
	u32	tx_pending;590,14432
#define ETHTOOL_SRINGPARAM	595,14512
#define ETHTOOL_GPAUSEPARAM	598,14618
#define ethtool_pauseparam 600,14735
struct _kc_ethtool_pauseparam 601,14785
	u32	cmd;602,14817
	u32	autoneg;614,15293
	u32	rx_pause;615,15307
	u32	tx_pause;616,15322
#define ETHTOOL_SPAUSEPARAM	621,15402
#define ETHTOOL_GRXCSUM	624,15500
#define ETHTOOL_SRXCSUM	627,15611
#define ETHTOOL_GTXCSUM	630,15722
#define ETHTOOL_STXCSUM	633,15833
#define ETHTOOL_GSG	636,15940
#define ETHTOOL_SSG	640,16058
#define ETHTOOL_TEST	644,16178
#define ETHTOOL_GSTRINGS	647,16278
#define ETHTOOL_PHYS_ID	650,16376
#define ETHTOOL_GSTATS	653,16465
#define ETHTOOL_GTSO	656,16562
#define ETHTOOL_STSO	659,16660
#define ETHTOOL_BUSINFO_LEN	663,16766
#define RHEL_RELEASE_CODE 668,16880
#define RHEL_RELEASE_VERSION(671,16944
#define AX_RELEASE_CODE 674,17028
#define AX_RELEASE_VERSION(677,17088
#define SLE_VERSION(682,17228
#define SLE_VERSION_CODE 688,17420
#define SLE_VERSION_CODE 691,17553
#define SLE_VERSION_CODE 693,17604
#define SLE_VERSION_CODE 696,17669
#undef ARRAY_SIZE702,17797
#define ARRAY_SIZE(703,17815
#define pci_set_dma_mask 715,18141
#define pci_request_regions 720,18294
#define pci_release_regions 725,18456
#define alloc_etherdev 733,18665
#define is_valid_ether_addr 738,18807
#define INIT_TQUEUE(746,18995
#define MII_BMCR 760,19380
#define MII_BMSR 761,19454
#define MII_PHYSID1 762,19528
#define MII_PHYSID2 763,19602
#define MII_ADVERTISE 764,19676
#define MII_LPA 765,19750
#define MII_EXPANSION 766,19824
#define BMCR_FULLDPLX 768,19933
#define BMCR_ANENABLE 769,20007
#define BMSR_ERCAP 771,20115
#define BMSR_ANEGCAPABLE 772,20189
#define BMSR_10HALF 773,20263
#define BMSR_10FULL 774,20337
#define BMSR_100HALF 775,20411
#define BMSR_100FULL 776,20485
#define ADVERTISE_CSMA 778,20597
#define ADVERTISE_10HALF 779,20671
#define ADVERTISE_10FULL 780,20745
#define ADVERTISE_100HALF 781,20819
#define ADVERTISE_100FULL 782,20893
#define ADVERTISE_ALL 783,20967
#define EXPANSION_ENABLENPAGE 786,21139
#define pci_set_power_state 794,21402
#define pci_enable_wake 799,21554
#define pci_disable_device 804,21710
#undef CONFIG_PM809,21899
#define pci_set_mwi(814,21971
#define pci_clear_mwi(817,22112
	#define MODULE_LICENSE(830,22501
#undef min836,22590
#define min(837,22601
#undef max843,22730
#define max(844,22741
#define min_t(850,22870
#define max_t(855,22959
#define list_for_each_safe(861,23075
#define ____cacheline_aligned_in_smp 868,23265
#define ____cacheline_aligned_in_smp870,23330
#define snprintf(876,23522
#define vsnprintf(878,23682
#define HAVE_NETIF_MSG 890,24146
	NETIF_MSG_DRV	892,24178
	NETIF_MSG_DRV		= 0x0001,x0001892,24178
	NETIF_MSG_PROBE	893,24204
	NETIF_MSG_PROBE		= 0x0002,x0002893,24204
	NETIF_MSG_LINK	894,24232
	NETIF_MSG_LINK		= 0x0004,x0004894,24232
	NETIF_MSG_TIMER	895,24259
	NETIF_MSG_TIMER		= 0x0008,x0008895,24259
	NETIF_MSG_IFDOWN	896,24287
	NETIF_MSG_IFDOWN	= 0x0010,x0010896,24287
	NETIF_MSG_IFUP	897,24315
	NETIF_MSG_IFUP		= 0x0020,x0020897,24315
	NETIF_MSG_RX_ERR	898,24342
	NETIF_MSG_RX_ERR	= 0x0040,x0040898,24342
	NETIF_MSG_TX_ERR	899,24370
	NETIF_MSG_TX_ERR	= 0x0080,x0080899,24370
	NETIF_MSG_TX_QUEUED	900,24398
	NETIF_MSG_TX_QUEUED	= 0x0100,x0100900,24398
	NETIF_MSG_INTR	901,24429
	NETIF_MSG_INTR		= 0x0200,x0200901,24429
	NETIF_MSG_TX_DONE	902,24456
	NETIF_MSG_TX_DONE	= 0x0400,x0400902,24456
	NETIF_MSG_RX_STATUS	903,24485
	NETIF_MSG_RX_STATUS	= 0x0800,x0800903,24485
	NETIF_MSG_PKTDATA	904,24516
	NETIF_MSG_PKTDATA	= 0x1000,x1000904,24516
	NETIF_MSG_HW	905,24545
	NETIF_MSG_HW		= 0x2000,x2000905,24545
	NETIF_MSG_WOL	906,24570
	NETIF_MSG_WOL		= 0x4000,x4000906,24570
#define netif_msg_drv(909,24600
#define netif_msg_probe(910,24659
#define netif_msg_link(911,24722
#define netif_msg_timer(912,24783
#define netif_msg_ifdown(913,24846
#define netif_msg_ifup(914,24911
#define netif_msg_rx_err(915,24972
#define netif_msg_tx_err(916,25037
#define netif_msg_tx_queued(917,25102
#define netif_msg_intr(918,25173
#define netif_msg_tx_done(919,25234
#define netif_msg_rx_status(920,25301
#define netif_msg_pktdata(921,25372
	#define virt_to_page(933,25740
#define pci_map_page 937,25838
#define pci_unmap_page 942,26026
#undef DMA_32BIT_MASK948,26251
#define DMA_32BIT_MASK	949,26273
#undef DMA_64BIT_MASK950,26307
#define DMA_64BIT_MASK	951,26329
#define cpu_relax(957,26436
struct vlan_ethhdr 960,26474
	unsigned char h_dest[h_dest961,26495
	unsigned char h_source[h_source962,26528
	unsigned short h_vlan_proto;963,26563
	unsigned short h_vlan_TCI;964,26593
	unsigned short h_vlan_encapsulated_proto;965,26621
	#define __devexit_p(974,26874
#define NETIF_MSG_HW	981,27074
#define NETIF_MSG_WOL	982,27102
#define netif_msg_hw(985,27153
#define netif_msg_wol(988,27240
#undef NAPI1000,27624
#undef CONFIG_IXGBE_NAPI1001,27636
#define pci_name(1009,27855
#define IXGBE_NO_LRO1018,28125
#define netif_poll_disable(1029,28515
static inline void _kc_netif_poll_disable(1030,28571
#define netif_poll_enable(1040,28826
static inline void _kc_netif_poll_enable(1041,28880
#define netif_tx_disable(1048,29053
static inline void _kc_netif_tx_disable(1049,29105
#define HAVE_SCTP1057,29299
#define ETHTOOL_OPS_COMPAT1065,29612
#define sk_protocol 1071,29822
#define pci_get_device 1072,29851
#define netif_msg_init 1082,30220
static inline u32 _kc_netif_msg_init(1083,30262
#define netdev_priv(1100,30864
#undef pci_register_driver1107,31078
#define pci_register_driver 1108,31105
enum dma_data_direction 1116,31383
	DMA_BIDIRECTIONAL 1117,31409
	DMA_TO_DEVICE 1118,31433
	DMA_FROM_DEVICE 1119,31453
	DMA_NONE 1120,31475
struct device 1123,31494
	struct pci_dev pdev;1124,31510
static inline struct pci_dev *to_pci_dev to_pci_dev1127,31536
static inline struct device *pci_dev_to_dev(pci_dev_to_dev1131,31634
#define pdev_printk(1136,31737
#define dev_err(1138,31838
#define dev_info(1140,31940
#define dev_warn(1142,32044
#define dma_alloc_coherent(1146,32204
#define dma_free_coherent(1148,32299
#define dma_map_page(1151,32411
#define dma_unmap_page(1153,32494
#define dma_map_single(1156,32576
#define dma_unmap_single(1158,32657
#define dma_sync_single(1161,32743
#define dma_sync_single_range(1165,32899
#define dma_set_mask(1168,33015
struct hlist_head 1172,33132
	struct hlist_node *first;first1173,33152
struct hlist_node 1176,33183
	struct hlist_node *next,next1177,33203
	struct hlist_node *next, **pprev;pprev1177,33203
static inline void __hlist_del(1180,33242
static inline void hlist_del(1189,33424
static inline void hlist_add_head(1196,33532
static inline int hlist_empty(1206,33748
#define HLIST_HEAD_INIT 1210,33829
#define HLIST_HEAD(1211,33871
#define INIT_HLIST_HEAD(1212,33940
static inline void INIT_HLIST_NODE(1213,33991
#define hlist_entry(1218,34087
#define hlist_for_each_entry(1220,34157
#define hlist_for_each_entry_safe(1226,34453
#define might_sleep(1233,34761
static inline struct device *pci_dev_to_dev(pci_dev_to_dev1236,34796
static inline void _kc_synchronize_irq(1246,35065
#undef synchronize_irq1250,35134
#define synchronize_irq(1251,35157
#define work_struct 1254,35233
#undef INIT_WORK1255,35263
#define INIT_WORK(1256,35280
#undef container_of1257,35340
#define container_of 1258,35360
#define schedule_work 1259,35392
#define flush_scheduled_work 1260,35428
#define cancel_work_sync(1261,35479
#undef get_cpu1268,35715
#define get_cpu(1269,35730
#undef put_cpu1270,35767
#define put_cpu(1271,35782
#define MODULE_INFO(1272,35816
#define CONFIG_E1000_DISABLE_PACKET_SPLIT 1274,35897
#define CONFIG_IGB_DISABLE_PACKET_SPLIT 1276,35948
#define dma_set_coherent_mask(1278,35991
#undef dev_put1280,36034
#define dev_put(1281,36049
#define skb_fill_page_desc 1284,36113
#undef ALIGN1288,36273
#define ALIGN(1289,36286
#define page_count(1292,36348
#undef MAX_NUMNODES1296,36423
#define MAX_NUMNODES 1298,36450
#define BITOP_WORD(1304,36618
#undef find_next_bit1305,36673
#define find_next_bit 1306,36694
#define find_first_bit(1310,36921
static inline const char *_kc_netdev_name(_kc_netdev_name1314,37011
#define netdev_name(1320,37173
#define strlcpy 1324,37267
#define MODULE_VERSION(1333,37568
#define dma_sync_single_for_cpu	1339,37813
#define dma_sync_single_for_device	1340,37862
#define dma_sync_single_range_for_cpu	1341,37913
#define dma_sync_single_range_for_device	1342,37974
#define pci_dma_mapping_error 1344,38067
static inline int _kc_pci_dma_mapping_error(1345,38123
#define scnprintf(1355,38455
#undef bitmap_zero1361,38733
#define bitmap_zero 1362,38752
static inline void _kc_bitmap_zero(1363,38788
#define random_ether_addr 1372,39056
static inline void _kc_random_ether_addr(1373,39104
#define page_to_nid(1379,39300
#undef if_mii1385,39479
#define if_mii 1386,39493
static inline struct mii_ioctl_data *_kc_if_mii(_kc_if_mii1387,39519
#define __force1393,39655
#define PCI_EXP_DEVCTL 1400,39854
#define PCI_EXP_DEVCTL_CERE 1403,39914
#define msleep(1405,39956
#define __iomem1414,40258
#define kcalloc(1417,40291
#define MSEC_PER_SEC 1420,40415
static inline unsigned int _kc_jiffies_to_msecs(1421,40445
static inline unsigned long _kc_msecs_to_jiffies(1431,40753
#define msleep_interruptible 1444,41159
static inline unsigned long _kc_msleep_interruptible(1445,41213
#define BMCR_SPEED1000	1457,41556
#define __le16 1460,41638
#define __le32 1463,41679
#define __le64 1466,41720
#define __be16 1469,41761
#define __be32 1472,41802
#define __be64 1475,41843
static inline struct vlan_ethhdr *vlan_eth_hdr(vlan_eth_hdr1478,41870
#define WAKE_PHY	1484,42020
#define WAKE_UCAST	1485,42047
#define WAKE_MCAST	1486,42076
#define WAKE_BCAST	1487,42105
#define WAKE_ARP	1488,42134
#define WAKE_MAGIC	1489,42161
#define WAKE_MAGICSECURE	1490,42190
#define skb_header_pointer 1492,42261
static inline void *_kc_skb_header_pointer(_kc_skb_header_pointer1493,42311
#define NETDEV_TX_OK 1511,42667
#define NETDEV_TX_BUSY 1514,42720
#define NETDEV_TX_LOCKED 1517,42777
#define __bitwise1522,42833
#undef module_param_array_named1529,43044
#define module_param_array_named(1530,43076
#undef num_online_nodes1541,43612
#define num_online_nodes(1542,43636
#undef node_online_map1544,43729
#define node_online_map 1545,43752
#define PCI_D0 1550,43956
#define PCI_D1 1551,43978
#define PCI_D2 1552,44000
#define PCI_D3hot 1553,44022
#define PCI_D3cold 1554,44044
typedef int pci_power_t;1555,44066
#define pci_choose_state(1556,44091
#define PMSG_SUSPEND 1557,44134
#define PCI_EXP_LNKCTL	1558,44157
#undef NETIF_F_LLTX1560,44184
#define prefetch(1563,44231
#define NET_IP_ALIGN 1567,44280
#define KC_USEC_PER_SEC	1570,44311
#define usecs_to_jiffies 1571,44344
static inline unsigned int _kc_jiffies_to_usecs(1572,44390
static inline unsigned long _kc_usecs_to_jiffies(1582,44722
#define USE_REBOOT_NOTIFIER1599,45335
#define MII_CTRL1000 1602,45393
#define MII_STAT1000 1603,45467
#define ADVERTISE_PAUSE_CAP 1605,45579
#define ADVERTISE_PAUSE_ASYM 1606,45653
#define ADVERTISE_1000FULL 1608,45762
#define is_zero_ether_addr 1610,45868
static inline int _kc_is_zero_ether_addr(1611,45918
#define is_multicast_ether_addr 1617,46113
static inline int _kc_is_multicast_ether_addr(1618,46173
#define kstrdup 1628,46471
#define pm_message_t 1635,46720
#define kzalloc 1637,46761
#define MII_ESTATUS	1642,46876
#define BMSR_ESTATEN	1644,46961
#define ESTATUS_1000_TFULL	1646,47051
#define ESTATUS_1000_THALF	1647,47110
#define ADVERTISED_Pause	1649,47170
#define ADVERTISED_Asym_Pause	1650,47205
#define gfp_t 1656,47464
typedef unsigned gfp_t;1658,47493
#define dma_sync_single_range_for_cpu(1664,47629
#define dma_sync_single_range_for_device(1666,47764
#define vmalloc_node(1675,48092
#define setup_timer(1678,48155
#define device_can_wakeup(1685,48333
#define device_set_wakeup_enable(1688,48408
#define device_init_wakeup(1691,48498
static inline unsigned _kc_compare_ether_addr(1693,48557
#undef compare_ether_addr1700,48778
#define compare_ether_addr(1701,48804
#undef DEFINE_MUTEX1706,49037
#define DEFINE_MUTEX(1707,49057
#define mutex_lock(1708,49098
#define mutex_unlock(1709,49142
#define ____cacheline_internodealigned_in_smp 1713,49237
#define ____cacheline_internodealigned_in_smp1715,49318
#undef HAVE_PCI_ERS1718,49439
#undef HAVE_PCI_ERS1720,49488
#define HAVE_PCI_ERS1721,49508
#define first_online_node 1727,49710
#define NET_SKB_PAD 1730,49765
#define irqreturn_t 1738,49971
#define IRQ_HANDLED1739,49996
#define IRQ_NONE1740,50016
#define IRQF_PROBE_SHARED 1745,50086
#define IRQF_PROBE_SHARED 1747,50130
#define IRQF_SHARED 1752,50193
#define ARRAY_SIZE(1756,50249
#define FIELD_SIZEOF(1760,50329
#define skb_is_gso 1765,50423
static inline int _kc_skb_is_gso(1766,50457
#define skb_is_gso(1771,50562
#define resource_size_t 1776,50625
#undef skb_pad1780,50686
#define skb_pad(1782,50708
#undef skb_padto1785,50811
#define skb_padto(1787,50835
static inline int _kc_skb_padto(1788,50878
#define DECLARE_PCI_UNMAP_ADDR(1797,51091
#define DECLARE_PCI_UNMAP_LEN(1799,51157
#define pci_unmap_addr(1801,51213
#define pci_unmap_addr_set(1803,51274
#define pci_unmap_len(1805,51354
#define pci_unmap_len_set(1807,51412
#define DIV_ROUND_UP(1816,51702
typedef irqreturn_t (*irq_handler_t)irq_handler_t1824,52101
#undef CONFIG_INET_LRO1827,52249
#undef CONFIG_INET_LRO_MODULE1828,52272
#undef CONFIG_FCOE1829,52302
#undef CONFIG_FCOE_MODULE1830,52321
typedef irqreturn_t (*new_handler_t)new_handler_t1832,52354
static inline irqreturn_t _kc_request_irq(1833,52404
typedef void (*irq_handler_t)irq_handler_t1835,52561
typedef void (*new_handler_t)new_handler_t1836,52622
static inline int _kc_request_irq(1837,52665
#undef request_irq1844,52940
#define request_irq(1845,52959
#define irq_handler_t 1847,53082
#define PCIE_CONFIG_SPACE_LEN 1850,53267
#define PCI_CONFIG_SPACE_LEN 1851,53301
#define PCIE_LINK_STATUS 1852,53333
#define pci_config_space_ich8lan(1853,53363
#undef pci_save_state1854,53413
#define pci_save_state(1856,53484
#undef pci_restore_state1857,53538
#define pci_restore_state(1859,53616
#undef free_netdev1863,53743
#define free_netdev(1865,53812
static inline int pci_enable_pcie_error_reporting(1867,53871
#define pci_disable_pcie_error_reporting(1871,53957
#define pci_cleanup_aer_uncorrect_error_status(1872,54019
#define kmemdup(1875,54157
#define bool 1877,54228
#define true 1878,54247
#define false 1879,54262
#undef INIT_WORK1889,54561
#define INIT_WORK(1890,54578
#define PCI_VDEVICE(1901,54822
#define round_jiffies(1907,54953
#define csum_offset 1910,54988
#define HAVE_EARLY_VMALLOC_NODE1912,55014
#define dev_to_node(1913,55046
#undef set_dev_node1914,55074
#define set_dev_node(1916,55154
typedef __u16 __bitwise __sum16;1923,55498
typedef __u32 __bitwise __wsum;1924,55531
static inline __wsum csum_unfold(1932,55860
#define HAVE_DEVICE_NUMA_NODE1939,55964
#define to_net_dev(1944,56149
#define NETDEV_CLASS_DEV1945,56225
#define vlan_group_get_device(1947,56326
#define vlan_group_set_device(1948,56387
#define pci_channel_offline(1953,56561
#define pci_request_selected_regions(1955,56664
#define pci_release_selected_regions(1957,56761
#define tcp_hdr(1962,56992
#define tcp_hdrlen(1963,57025
#define skb_transport_offset(1964,57072
#define skb_transport_header(1965,57131
#define ipv6_hdr(1966,57178
#define ip_hdr(1967,57216
#define skb_network_offset(1968,57250
#define skb_network_header(1969,57308
#define skb_tail_pointer(1970,57354
#define skb_reset_tail_pointer(1971,57394
#define skb_copy_to_linear_data(1975,57480
#define skb_copy_to_linear_data_offset(1977,57563
#define skb_network_header_len(1979,57670
#define pci_register_driver 1980,57733
#define skb_mac_header(1981,57777
#define alloc_etherdev_mq(1985,57872
#define ETH_FCS_LEN 1990,57986
#define cancel_work_sync(1992,58015
#define udp_hdr 1994,58082
static inline struct udphdr *_udp_hdr(_udp_hdr1995,58107
#undef cpu_to_be162002,58255
#define cpu_to_be16(2004,58281
	DUMP_PREFIX_NONE,2008,58408
	DUMP_PREFIX_ADDRESS,2009,58427
	DUMP_PREFIX_OFFSET2010,58449
#define hex_asc(2014,58550
#define print_hex_dump(2020,58804
#define ETH_TYPE_TRANS_SETS_DEV2023,58921
#define HAVE_NETDEV_STATS_IN_NETDEV2024,58953
#define netif_subqueue_stopped(2033,59299
#define PTR_ALIGN(2035,59358
#define CONFIG_PM_SLEEP	2039,59466
#define HAVE_ETHTOOL_GET_PERM_ADDR2043,59560
#define ETH_FLAG_LRO 2050,59806
struct napi_struct 2056,59983
	int (*poll)poll2058,60057
	struct net_device *dev;dev2059,60098
	int weight;2060,60123
#define netif_napi_add(2067,60288
#define netif_napi_del(2081,60794
#define napi_schedule_prep(2088,61045
#define napi_schedule(2090,61163
#define napi_enable(2095,61301
#define napi_disable(2096,61371
#define __napi_schedule(2097,61443
#define napi_complete(2099,61539
#define napi_complete(2101,61617
#define netif_napi_add(2108,61786
#define netif_napi_del(2117,62057
#undef dev_get_by_name2120,62119
#define dev_get_by_name(2121,62142
#define __netif_subqueue_stopped(2122,62194
#define DMA_BIT_MASK(2124,62287
#define skb_is_gso_v6 2128,62388
static inline int _kc_skb_is_gso_v6(2129,62428
#define KERN_CONT	2136,62591
#define HAVE_ETHTOOL_GET_SSET_COUNT2139,62640
#define HAVE_NETDEV_NAPI_LIST2140,62676
#define PM_QOS_CPU_DMA_LATENCY	2154,63174
#define PM_QOS_DEFAULT_VALUE	2158,63287
#define pm_qos_add_requirement(2159,63333
#define pm_qos_remove_requirement(2161,63431
#define pm_qos_update_requirement(2163,63521
#define PM_QOS_DEFAULT_VALUE	2166,63631
#define pm_qos_add_requirement(2167,63663
#define pm_qos_remove_requirement(2168,63721
#define pm_qos_update_requirement(2169,63775
#define pci_enable_device_mem(2178,64008
#define DEFINE_PCI_DEVICE_TABLE(2181,64101
#define IXGBE_PROCFS2186,64282
#define IXGBE_SYSFS2194,64395
#define clamp_t(2203,64613
#define netif_set_gso_max_size(2212,64868
#define netif_set_gso_max_size(2223,65192
#define netif_set_gso_max_size(2232,65430
#undef kzalloc_node2234,65517
#define kzalloc_node(2235,65537
#define pci_disable_link_state(2238,65676
#define HAVE_NETDEV_VLAN_FEATURES2241,65795
static inline void _kc_ethtool_cmd_speed_set(2245,65983
#define ethtool_cmd_speed_set 2251,66150
static inline __u32 _kc_ethtool_cmd_speed(2253,66207
#define ethtool_cmd_speed 2258,66369
#define ANCIENT_PM 2262,66545
#define NEWER_PM 2266,66716
#undef device_set_wakeup_enable2269,66787
#define device_set_wakeup_enable(2270,66819
#define netif_napi_del(2284,67293
#undef netif_napi_del2287,67370
#define netif_napi_del(2288,67392
#undef dma_mapping_error2293,67513
#define dma_mapping_error(2295,67545
#define HAVE_TX_MQ2298,67655
#define netif_tx_stop_all_queues(2305,67890
#define netif_tx_wake_all_queues(2306,67958
#define netif_tx_start_all_queues(2307,68026
#undef netif_stop_subqueue2308,68096
#define netif_stop_subqueue(2309,68123
#undef netif_start_subqueue2315,68299
#define netif_start_subqueue(2316,68327
#define netif_tx_stop_all_queues(2323,68529
#define netif_tx_wake_all_queues(2324,68585
#define netif_tx_start_all_queues(2326,68694
#define netif_tx_start_all_queues(2328,68758
#define netif_stop_subqueue(2330,68818
#define netif_start_subqueue(2331,68883
#define NETIF_F_MULTI_QUEUE 2334,69002
#define netif_is_multiqueue(2335,69032
#define netif_wake_subqueue(2336,69065
extern void __kc_warn_slowpath(2340,69155
#define __WARN_printf(2342,69283
#define WARN(2346,69398
#define HAVE_TX_MQ2354,69625
#define HAVE_NETDEV_SELECT_QUEUE2355,69644
#define pci_ioremap_bar(2360,69832
#define pci_wake_from_d3 2362,69950
#define pci_prepare_to_sleep 2363,69996
#define netdev_alloc_page(2366,70175
static inline void __kc_skb_queue_head_init(2368,70257
#define __skb_queue_head_init(2373,70400
#define skb_add_rx_frag 2378,70517
#define swap(2385,70795
#define pci_request_selected_regions_exclusive(2388,70888
#define CONFIG_NR_CPUS 2391,71027
#define pcie_aspm_enabled(2394,71106
#define HAVE_NET_DEVICE_OPS2398,71220
#define HAVE_PFC_MODE_ENABLE2401,71273
#define skb_rx_queue_recorded(2407,71481
#define skb_get_rx_queue(2408,71520
#undef CONFIG_FCOE2409,71550
#undef CONFIG_FCOE_MODULE2410,71569
#define skb_tx_hash(2412,71668
#define skb_record_rx_queue(2413,71716
#undef pci_enable_sriov2415,71789
#define pci_enable_sriov(2416,71813
#undef pci_disable_sriov2417,71854
#define pci_disable_sriov(2418,71879
#define pr_cont(2421,71968
#define HAVE_ASPM_QUIRKS2425,72061
#define ETH_P_1588 2430,72241
#define ETH_P_FIP 2431,72267
#define netdev_uc_count(2433,72317
#define netdev_for_each_uc_addr(2436,72403
#define HAVE_NETDEV_STORAGE_ADDRESS2441,72559
#define HAVE_NETDEV_HW_ADDR2444,72630
#define HAVE_TRANS_START_IN_QUEUE2447,72699
#undef netdev_tx_t2453,72895
#define netdev_tx_t 2454,72914
#define NETIF_F_FCOE_MTU 2457,73019
#define pm_runtime_get_sync(2462,73143
#define pm_runtime_put(2465,73222
#define pm_runtime_put_sync(2468,73302
#define pm_runtime_resume(2471,73384
#define pm_schedule_suspend(2474,73467
#define pm_runtime_set_suspended(2477,73559
#define pm_runtime_disable(2480,73647
#define pm_runtime_put_noidle(2483,73733
#define pm_runtime_set_active(2486,73821
#define pm_runtime_enable(2489,73905
#define pm_runtime_get_noresume(2492,73991
#define HAVE_NETDEV_OPS_FCOE_ENABLE2497,74164
#define HAVE_DCBNL_OPS_GETAPP2502,74302
#define HAVE_PCIE_TYPE2507,74472
#define pci_pcie_cap(2513,74671
#define IPV4_FLOW 2516,74765
#define IPV6_FLOW 2519,74829
#define HAVE_NETDEV_OPS_FCOE_GETWWN2526,75181
#define __percpu2531,75321
#define HAVE_NETDEV_OPS_FCOE_GETWWN2536,75473
#define HAVE_ETHTOOL_SFP_DISPLAY_PORT2539,75563
#define ETH_FLAG_NTUPLE 2545,75780
#define netdev_mc_count(2549,75851
#define netdev_mc_empty(2552,75929
#define netdev_for_each_mc_addr(2555,76025
#define netdev_uc_count(2559,76163
#define netdev_uc_empty(2562,76241
#define netdev_for_each_uc_addr(2565,76337
#define dma_set_coherent_mask(2569,76463
#define pci_dev_run_wake(2573,76590
static inline const char *_kc_netdev_name(_kc_netdev_name2578,76711
#define netdev_name(2584,76886
#undef netdev_printk2587,76964
#define netdev_printk(2589,77036
#define netdev_printk(2597,77352
#define netdev_printk(2606,77695
#undef netdev_emerg2611,77892
#define netdev_emerg(2612,77912
#undef netdev_alert2614,78007
#define netdev_alert(2615,78027
#undef netdev_crit2617,78122
#define netdev_crit(2618,78141
#undef netdev_err2620,78234
#define netdev_err(2621,78252
#undef netdev_warn2623,78343
#define netdev_warn(2624,78362
#undef netdev_notice2626,78458
#define netdev_notice(2627,78479
#undef netdev_info2629,78576
#define netdev_info(2630,78595
#undef netdev_dbg2632,78688
#define netdev_dbg(2634,78725
#define netdev_dbg(2637,78858
#define netdev_dbg(2643,79039
#undef netif_printk2651,79203
#define netif_printk(2652,79223
#undef netif_emerg2658,79391
#define netif_emerg(2659,79410
#undef netif_alert2661,79514
#define netif_alert(2662,79533
#undef netif_crit2664,79637
#define netif_crit(2665,79655
#undef netif_err2667,79757
#define netif_err(2668,79774
#undef netif_warn2670,79874
#define netif_warn(2671,79892
#undef netif_notice2673,79994
#define netif_notice(2674,80014
#undef netif_info2676,80120
#define netif_info(2677,80138
#define HAVE_SYSTEM_SLEEP_PM_OPS2681,80272
#define for_each_set_bit(2685,80338
#define DEFINE_DMA_UNMAP_ADDR 2692,80563
#define DEFINE_DMA_UNMAP_LEN 2693,80616
#define dma_unmap_addr 2694,80667
#define dma_unmap_addr_set 2695,80705
#define dma_unmap_len 2696,80751
#define dma_unmap_len_set 2697,80787
#define HAVE_SYSTEM_SLEEP_PM_OPS2700,80887
#define HAVE_SET_RX_MODE2702,80945
#define numa_node_id(2710,81154
#define netif_set_real_num_tx_queues 2716,81344
#define netif_set_real_num_tx_queues(2718,81457
#define netif_set_real_num_tx_queues(2724,81630
#define ETH_FLAG_RXHASH 2727,81747
#define HAVE_PM_QOS_REQUEST_LIST2730,81829
#define HAVE_IRQ_AFFINITY_HINT2731,81862
#define ethtool_op_set_flags 2737,82116
#define ethtool_op_get_flags 2739,82228
#undef NET_IP_ALIGN2743,82349
#define NET_IP_ALIGN 2745,82376
#undef NET_SKB_PAD2749,82471
#define NET_SKB_PAD 2753,82524
#define NET_SKB_PAD 2755,82565
static inline struct sk_buff *_kc_netdev_alloc_skb_ip_align(_kc_netdev_alloc_skb_ip_align2758,82596
#undef netdev_alloc_skb_ip_align2774,82974
#define netdev_alloc_skb_ip_align(2776,83014
#undef netif_level2778,83091
#define netif_level(2779,83110
#undef usleep_range2785,83270
#define usleep_range(2786,83290
#define HAVE_PM_QOS_REQUEST_ACTIVE2789,83375
#define HAVE_8021P_SUPPORT2790,83410
#define HAVE_NDO_GET_STATS642791,83437
#define ETHTOOL_RXNTUPLE_ACTION_CLEAR 2797,83659
#define VLAN_N_VID	2800,83728
#define ETH_FLAG_TXVLAN 2803,83816
#define ETH_FLAG_RXVLAN 2806,83902
static inline void _kc_skb_checksum_none_assert(2809,83965
#define skb_checksum_none_assert(2813,84081
static inline void *_kc_vzalloc_node(_kc_vzalloc_node2815,84154
#define vzalloc_node(2822,84315
static inline void *_kc_vzalloc(_kc_vzalloc2824,84382
#define vzalloc(2831,84517
static inline __be16 __kc_vlan_get_protocol(2834,84586
#define vlan_get_protocol(2845,84901
#define SKBTX_HW_TSTAMP 2848,84995
#define SKBTX_IN_PROGRESS 2849,85028
#define SKB_SHARED_TX_IS_UNION2850,85063
#define HAVE_VLAN_RX_REGISTER2854,85183
#define skb_checksum_start_offset(2862,85449
static inline int _kc_skb_checksum_start_offset(2864,85543
#define skb_checksum_start_offset(2868,85674
#define IEEE_8021QAZ_MAX_TCS 2872,85825
#define DCB_CAP_DCBX_HOST	2875,85889
#define DCB_CAP_DCBX_LLD_MANAGED	2878,85961
#define DCB_CAP_DCBX_VER_CEE	2881,86035
#define DCB_CAP_DCBX_VER_IEEE	2884,86107
#define DCB_CAP_DCBX_STATIC	2887,86178
#define skb_queue_reverse_walk_safe(2896,86455
#define netdev_get_num_tc(2903,86783
#define netdev_get_prio_tc_map(2905,86910
#define netdev_set_prio_tc_map(2906,86986
#define HAVE_MQPRIO2909,87097
#define HAVE_DCBNL_IEEE2913,87184
#define IEEE_8021QAZ_TSA_STRICT	2915,87240
#define IEEE_8021QAZ_TSA_ETS	2918,87311
#define IEEE_8021QAZ_APP_SEL_ETHERTYPE	2921,87389
#define HAVE_NETDEV_OPS_FCOE_DDP_TARGET2929,87647
#define HAVE_MQPRIO2933,87761
#define HAVE_SETUP_TC2936,87810
#define HAVE_DCBNL_IEEE2940,87881
#define HAVE_NDO_SET_FEATURES2944,87966
#undef ETHTOOL_GRXRINGS2953,88283
#define	FLOW_EXT	2957,88400
union _kc_ethtool_flow_union 2958,88428
	struct ethtool_tcpip4_spec		tcp_ip4_spec;2959,88459
	struct ethtool_usrip4_spec		usr_ip4_spec;2960,88502
	__u8					hdata[hdata2961,88545
struct _kc_ethtool_flow_ext 2963,88569
	__be16	vlan_etype;2964,88599
	__be16	vlan_tci;2965,88619
	__be32	data[data2966,88637
struct _kc_ethtool_rx_flow_spec 2968,88657
	__u32		flow_type;2969,88691
	union _kc_ethtool_flow_union h_u;2970,88710
	struct _kc_ethtool_flow_ext h_ext;2971,88745
	union _kc_ethtool_flow_union m_u;2972,88781
	struct _kc_ethtool_flow_ext m_ext;2973,88816
	__u64		ring_cookie;2974,88852
	__u32		location;2975,88873
#define ethtool_rx_flow_spec 2977,88894
#define pci_disable_link_state_locked 2981,88978
#define  PCI_LTR_VALUE_MASK	2984,89067
#define  PCI_LTR_SCALE_MASK	2987,89140
#define  PCI_LTR_SCALE_SHIFT	2990,89214
#define HAVE_ETHTOOL_SET_PHYS_ID2994,89275
#define __netdev_alloc_skb_ip_align(3000,89498
#define dcb_ieee_setapp(3002,89614
#define dcb_ieee_delapp(3003,89669
#define dcb_ieee_getapp_mask(3004,89705
#define HAVE_DCBNL_IEEE_DELAPP3007,89816
#define HAVE_ETHTOOL_GET_RXNFC_VOID_RULE_LOCS3014,90031
#define skb_frag_size(3018,90130
static inline unsigned int _kc_skb_frag_size(3019,90182
#define skb_frag_size_sub(3026,90329
static inline void _kc_skb_frag_size_sub(3027,90403
#define skb_frag_page(3034,90553
static inline struct page *_kc_skb_frag_page(_kc_skb_frag_page3035,90605
#define skb_frag_address(3042,90751
static inline void *_kc_skb_frag_address(_kc_skb_frag_address3043,90809
#define skb_frag_dma_map(3050,90997
static inline dma_addr_t _kc_skb_frag_dma_map(3052,91099
#define __skb_frag_unref(3063,91433
static inline void __kc_skb_frag_unref(3064,91490
#define HAVE_PCI_DEV_FLAGS_ASSIGNED3071,91669
#define HAVE_VF_SPOOFCHK_CONFIGURE3072,91705
#undef ixgbe_get_netdev_tc_txq3079,91902
#define ixgbe_get_netdev_tc_txq(3080,91933
typedef u32 kni_netdev_features_t;3085,92161
typedef netdev_features_t kni_netdev_features_t;3087,92218
#define HAVE_INT_NDO_VLAN_RX_ADD_VID3088,92267
#undef ETHTOOL_SRXNTUPLE3090,92329
#define NETIF_F_RXFCS	3097,92536
#define NETIF_F_RXALL	3100,92609
#define NUMTCS_RETURNS_U83103,92661
static inline bool __kc_ether_addr_equal(3110,92842
#define ether_addr_equal(3114,92964
#define HAVE_FDB_OPS3116,93052
#define NETIF_F_HW_VLAN_TX 3121,93228
#define NETIF_F_HW_VLAN_RX 3122,93283
#define NETIF_F_HW_VLAN_FILTER 3123,93338
static inline int __kc_pci_vfs_assigned(3130,93556
#define pci_vfs_assigned(3135,93646
#define SET_ETHTOOL_OPS(3140,93765

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_82598.h,32
#define _IXGBE_82598_H_29,1194

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe.h,15176
#define _IXGBE_H_29,1188
#define IXGBE_DCA49,1597
#define IXGBE_FCOE61,1796
#define HAVE_IXGBE_PTP66,1963
#define PFX 71,2018
#define DPRINTK(72,2040
#define IXGBE_DEFAULT_TXD	78,2268
#define IXGBE_DEFAULT_TX_WORK	79,2299
#define IXGBE_MAX_TXD	80,2334
#define IXGBE_MIN_TXD	81,2363
#define IXGBE_DEFAULT_RXD	83,2391
#define IXGBE_DEFAULT_RX_WORK	84,2422
#define IXGBE_MAX_RXD	85,2457
#define IXGBE_MIN_RXD	86,2486
#define IXGBE_MIN_FCRTL	90,2534
#define IXGBE_MAX_FCRTL	91,2565
#define IXGBE_MIN_FCRTH	92,2599
#define IXGBE_MAX_FCRTH	93,2631
#define IXGBE_DEFAULT_FCPAUSE	94,2665
#define IXGBE_MIN_FCPAUSE	95,2703
#define IXGBE_MAX_FCPAUSE	96,2732
#define IXGBE_RXBUFFER_512	99,2799
#define IXGBE_RXBUFFER_1536	101,2902
#define IXGBE_RXBUFFER_2K	102,2935
#define IXGBE_RXBUFFER_3K	103,2966
#define IXGBE_RXBUFFER_4K	104,2997
#define IXGBE_RXBUFFER_7K	105,3028
#define IXGBE_RXBUFFER_8K	106,3059
#define IXGBE_RXBUFFER_15K	107,3090
#define IXGBE_MAX_RXBUFFER	109,3170
#define IXGBE_RX_HDR_SIZE	118,3538
#define MAXIMUM_ETHERNET_VLAN_SIZE	120,3584
#define IXGBE_RX_BUFFER_WRITE	123,3727
#define IXGBE_TX_FLAGS_CSUM	125,3786
#define IXGBE_TX_FLAGS_HW_VLAN	126,3824
#define IXGBE_TX_FLAGS_SW_VLAN	127,3870
#define IXGBE_TX_FLAGS_TSO	128,3916
#define IXGBE_TX_FLAGS_IPV4	129,3958
#define IXGBE_TX_FLAGS_FCOE	130,4001
#define IXGBE_TX_FLAGS_FSO	131,4044
#define IXGBE_TX_FLAGS_TXSW	132,4086
#define IXGBE_TX_FLAGS_TSTAMP	133,4129
#define IXGBE_TX_FLAGS_VLAN_MASK	134,4174
#define IXGBE_TX_FLAGS_VLAN_PRIO_MASK	135,4218
#define IXGBE_TX_FLAGS_VLAN_PRIO_SHIFT	136,4267
#define IXGBE_TX_FLAGS_VLAN_SHIFT	137,4309
#define IXGBE_MAX_RX_DESC_POLL	139,4347
#define IXGBE_MAX_VF_MC_ENTRIES	141,4383
#define IXGBE_MAX_VF_FUNCTIONS	142,4419
#define IXGBE_MAX_VFTA_ENTRIES	143,4454
#define MAX_EMULATION_MAC_ADDRS	144,4490
#define IXGBE_MAX_PF_MACVLANS	145,4526
#define IXGBE_82599_VF_DEVICE_ID	146,4560
#define IXGBE_X540_VF_DEVICE_ID	147,4600
#define VMDQ_P(150,4663
#define VMDQ_P(152,4712
#define UPDATE_VF_COUNTER_32bit(155,4742
#define UPDATE_VF_COUNTER_36bit(165,5053
struct vf_stats 178,5546
	u64 gprc;179,5564
	u64 gorc;180,5575
	u64 gptc;181,5586
	u64 gotc;182,5597
	u64 mprc;183,5608
struct vf_data_storage 186,5623
	unsigned char vf_mac_addresses[vf_mac_addresses187,5648
	u16 vf_mc_hashes[vf_mc_hashes188,5691
	u16 num_vf_mc_hashes;189,5735
	u16 default_vf_vlan_id;190,5758
	u16 vlans_enabled;191,5783
	bool clear_to_send;192,5803
	struct vf_stats vfstats;193,5824
	struct vf_stats last_vfstats;194,5850
	struct vf_stats saved_rst_vfstats;195,5881
	bool pf_set_mac;196,5917
	u16 pf_vlan;197,5935
	u16 pf_qos;198,5996
	u16 tx_rate;199,6009
	u16 vlan_count;200,6023
	u8 spoofchk_enabled;201,6040
	struct pci_dev *vfdev;vfdev202,6062
struct vf_macvlans 205,6090
	struct list_head l;206,6111
	int vf;207,6132
	bool free;208,6141
	bool is_macvlan;209,6153
	u8 vf_macvlan[vf_macvlan210,6171
#define IXGBE_LRO_MAX	214,6222
#define IXGBE_LRO_GLOBAL	215,6286
struct ixgbe_lro_stats 217,6315
	u32 flushed;218,6340
	u32 coal;219,6354
struct ixgbe_lrohdr 231,6665
	struct iphdr iph;232,6687
	struct tcphdr th;233,6706
	__be32 ts[ts234,6725
struct ixgbe_lro_list 237,6744
	struct sk_buff_head active;238,6768
	struct ixgbe_lro_stats stats;239,6797
#define IXGBE_MAX_TXD_PWR	243,6858
#define IXGBE_MAX_DATA_PER_TXD	244,6887
#define TXD_USE_COUNT(247,6984
#define DESC_NEEDED	249,7072
#define DESC_NEEDED	251,7147
struct ixgbe_tx_buffer 256,7283
	union ixgbe_adv_tx_desc *next_to_watch;next_to_watch257,7308
	unsigned long time_stamp;258,7349
	struct sk_buff *skb;skb259,7376
	unsigned int bytecount;260,7398
	unsigned short gso_segs;261,7423
	__be16 protocol;262,7449
	DEFINE_DMA_UNMAP_ADDR(263,7467
	DEFINE_DMA_UNMAP_LEN(264,7496
	u32 tx_flags;265,7524
struct ixgbe_rx_buffer 268,7543
	struct sk_buff *skb;skb269,7568
	dma_addr_t dma;270,7590
	struct page *page;page272,7649
	unsigned int page_offset;273,7669
struct ixgbe_queue_stats 277,7707
	u64 packets;278,7734
	u64 bytes;279,7748
struct ixgbe_tx_queue_stats 282,7764
	u64 restart_queue;283,7794
	u64 tx_busy;284,7814
	u64 tx_done_old;285,7828
struct ixgbe_rx_queue_stats 288,7850
	u64 rsc_count;289,7880
	u64 rsc_flush;290,7896
	u64 non_eop_descs;291,7912
	u64 alloc_rx_page_failed;292,7932
	u64 alloc_rx_buff_failed;293,7959
	u64 csum_err;294,7986
enum ixgbe_ring_state_t 297,8005
	__IXGBE_TX_FDIR_INIT_DONE,298,8031
	__IXGBE_TX_DETECT_HANG,299,8059
	__IXGBE_HANG_CHECK_ARMED,300,8084
	__IXGBE_RX_RSC_ENABLED,301,8111
	__IXGBE_RX_CSUM_ENABLED,303,8166
	__IXGBE_RX_CSUM_UDP_ZERO_ERR,305,8199
	__IXGBE_RX_FCOE_BUFSZ,307,8248
#define check_for_tx_hang(311,8283
#define set_check_for_tx_hang(313,8367
#define clear_check_for_tx_hang(315,8454
#define ring_is_rsc_enabled(318,8569
#define ring_is_rsc_enabled(321,8661
#define set_ring_rsc_enabled(323,8708
#define clear_ring_rsc_enabled(325,8794
#define netdev_ring(327,8884
#define ring_queue_index(328,8925
struct ixgbe_ring 331,8978
	struct ixgbe_ring *next;next332,8998
	struct ixgbe_q_vector *q_vector;q_vector333,9063
	struct net_device *netdev;netdev334,9132
	struct device *dev;dev335,9189
	void *desc;desc336,9240
		struct ixgbe_tx_buffer *tx_buffer_info;tx_buffer_info338,9293
		struct ixgbe_rx_buffer *rx_buffer_info;rx_buffer_info339,9335
	unsigned long state;341,9381
	u8 __iomem *tail;tail342,9403
	dma_addr_t dma;343,9422
	unsigned int size;344,9480
	u16 count;346,9524
	u8 queue_index;348,9567
	u8 reg_idx;349,9629
	u16 next_to_use;354,9811
	u16 next_to_clean;355,9829
		u16 rx_buf_len;359,9900
		u16 next_to_alloc;361,9924
			u8 atr_sample_rate;364,9963
			u8 atr_count;365,9986
	u8 dcb_tc;369,10013
	struct ixgbe_queue_stats stats;370,10025
		struct ixgbe_tx_queue_stats tx_stats;372,10067
		struct ixgbe_rx_queue_stats rx_stats;373,10107
} ____cacheline_internodealigned_in_smp;375,10151
enum ixgbe_ring_f_enum 377,10193
	RING_F_NONE 378,10218
	RING_F_VMDQ,379,10236
	RING_F_RSS,380,10291
	RING_F_FDIR,381,10304
	RING_F_FCOE,383,10336
	RING_F_ARRAY_SIZE 385,10374
#define IXGBE_MAX_DCB_INDICES	388,10429
#define IXGBE_MAX_RSS_INDICES	389,10461
#define IXGBE_MAX_VMDQ_INDICES	390,10494
#define IXGBE_MAX_FDIR_INDICES	391,10528
#define IXGBE_MAX_FCOE_INDICES	393,10580
#define MAX_RX_QUEUES	394,10613
#define MAX_TX_QUEUES	395,10685
#define MAX_RX_QUEUES	397,10763
#define MAX_TX_QUEUES	398,10808
struct ixgbe_ring_feature 400,10877
	int indices;401,10905
	int mask;402,10919
static inline unsigned int ixgbe_rx_pg_order(412,11208
#define ixgbe_rx_pg_order(417,11351
#define ixgbe_rx_pg_size(419,11393
#define ixgbe_rx_bufsz(420,11465
struct ixgbe_ring_container 423,11549
	struct ixgbe_ring *ring;ring424,11579
	unsigned int total_bytes;425,11643
	unsigned int total_packets;426,11707
	u16 work_limit;427,11775
	u8 count;428,11833
	u8 itr;429,11884
#define ixgbe_for_each_ring(433,11987
#define MAX_RX_PACKET_BUFFERS	436,12084
#define MAX_TX_PACKET_BUFFERS	438,12173
struct ixgbe_q_vector 443,12326
	struct ixgbe_adapter *adapter;adapter444,12350
	int cpu;445,12382
	u16 v_idx;446,12410
	u16 itr;449,12563
	struct ixgbe_ring_container rx,450,12619
	struct ixgbe_ring_container rx, tx;450,12619
	struct napi_struct napi;453,12682
	struct net_device poll_dev;456,12745
	cpumask_t affinity_mask;459,12811
	struct ixgbe_lro_list lrolist;462,12865
	int numa_node;464,12937
	char name[name465,12953
	struct ixgbe_ring ring[0] ____cacheline_internodealigned_in_smp;468,13049
#define IXGBE_MIN_RSC_ITR	475,13239
#define IXGBE_100K_ITR	476,13268
#define IXGBE_20K_ITR	477,13295
#define IXGBE_16K_ITR	478,13322
#define IXGBE_10K_ITR	479,13349
#define IXGBE_8K_ITR	480,13376
static inline __le32 ixgbe_test_staterr(483,13482
static inline u16 ixgbe_desc_unused(490,13726
#define IXGBE_RX_DESC(498,13912
#define IXGBE_TX_DESC(500,13992
#define IXGBE_TX_CTXTDESC(502,14072
#define IXGBE_MAX_JUMBO_FRAME_SIZE	505,14166
#define IXGBE_FCOE_JUMBO_FRAME_SIZE	508,14276
#define TCP_TIMER_VECTOR	511,14342
#define OTHER_VECTOR	512,14369
#define NON_Q_VECTORS	513,14392
#define IXGBE_MAX_MSIX_Q_VECTORS_82599	515,14449
#define IXGBE_MAX_MSIX_Q_VECTORS_82598	516,14491
struct ixgbe_mac_addr 518,14534
	u8 addr[addr519,14558
	u16 queue;520,14578
	u16 state;521,14590
#define IXGBE_MAC_STATE_DEFAULT	523,14619
#define IXGBE_MAC_STATE_MODIFIED	524,14656
#define IXGBE_MAC_STATE_IN_USE	525,14693
struct ixgbe_therm_proc_data 528,14750
	struct ixgbe_hw *hw;hw529,14781
	struct ixgbe_thermal_diode_data *sensor_data;sensor_data530,14803
#define MAX_MSIX_Q_VECTORS	541,15195
#define MAX_MSIX_COUNT	542,15253
#define MIN_MSIX_Q_VECTORS	544,15307
#define MIN_MSIX_COUNT	545,15336
#define IXGBE_TRY_LINK_TIMEOUT	548,15439
struct ixgbe_adapter 551,15524
	struct vlan_group *vlgrp;vlgrp554,15602
	unsigned long active_vlans[active_vlans556,15678
	struct net_device *netdev;netdev560,15799
	struct pci_dev *pdev;pdev561,15827
	unsigned long state;563,15851
	u32 flags;568,15965
#define IXGBE_FLAG_MSI_CAPABLE	569,15977
#define IXGBE_FLAG_MSI_ENABLED	570,16024
#define IXGBE_FLAG_MSIX_CAPABLE	571,16071
#define IXGBE_FLAG_MSIX_ENABLED	572,16119
#define IXGBE_FLAG_LLI_PUSH	574,16188
#define IXGBE_FLAG_IN_NETPOLL 576,16239
#define IXGBE_FLAG_DCA_ENABLED	578,16355
#define IXGBE_FLAG_DCA_CAPABLE	579,16402
#define IXGBE_FLAG_DCA_ENABLED_DATA	580,16450
#define IXGBE_FLAG_DCA_ENABLED	582,16508
#define IXGBE_FLAG_DCA_CAPABLE	583,16548
#define IXGBE_FLAG_DCA_ENABLED_DATA 584,16588
#define IXGBE_FLAG_MQ_CAPABLE	586,16650
#define IXGBE_FLAG_DCB_ENABLED	587,16697
#define IXGBE_FLAG_DCB_CAPABLE	588,16745
#define IXGBE_FLAG_RSS_ENABLED	589,16793
#define IXGBE_FLAG_RSS_CAPABLE	590,16841
#define IXGBE_FLAG_VMDQ_ENABLED	591,16889
#define IXGBE_FLAG_FAN_FAIL_CAPABLE	592,16938
#define IXGBE_FLAG_NEED_LINK_UPDATE	593,16990
#define IXGBE_FLAG_NEED_LINK_CONFIG	594,17042
#define IXGBE_FLAG_FDIR_HASH_CAPABLE	595,17094
#define IXGBE_FLAG_FDIR_PERFECT_CAPABLE	596,17147
#define IXGBE_FLAG_FCOE_CAPABLE	598,17221
#define IXGBE_FLAG_FCOE_ENABLED	599,17270
#define IXGBE_FLAG_SRIOV_CAPABLE	601,17343
#define IXGBE_FLAG_SRIOV_ENABLED	602,17392
#define IXGBE_FLAG_SRIOV_REPLICATION_ENABLE	603,17441
#define IXGBE_FLAG_SRIOV_L2SWITCH_ENABLE	604,17500
#define IXGBE_FLAG_SRIOV_L2LOOPBACK_ENABLE	605,17556
#define IXGBE_FLAG_RX_BB_CAPABLE	606,17614
	u32 flags2;608,17664
#define IXGBE_FLAG2_RSC_CAPABLE	610,17701
#define IXGBE_FLAG2_RSC_ENABLED	611,17744
#define IXGBE_FLAG2_RSC_CAPABLE	613,17798
#define IXGBE_FLAG2_RSC_ENABLED	614,17834
#define IXGBE_FLAG2_VMDQ_DEFAULT_OVERRIDE	616,17877
#define IXGBE_FLAG2_TEMP_SENSOR_CAPABLE	617,17933
#define IXGBE_FLAG2_TEMP_SENSOR_EVENT	618,17988
#define IXGBE_FLAG2_SEARCH_FOR_SFP	619,18041
#define IXGBE_FLAG2_SFP_NEEDS_RESET	620,18091
#define IXGBE_FLAG2_RESET_REQUESTED	621,18142
#define IXGBE_FLAG2_FDIR_REQUIRES_REINIT	622,18193
#define IXGBE_FLAG2_RSS_FIELD_IPV4_UDP	623,18248
#define IXGBE_FLAG2_RSS_FIELD_IPV6_UDP	624,18303
#define IXGBE_FLAG2_OVERFLOW_CHECK_ENABLED 625,18358
	int num_tx_queues;628,18447
	u16 tx_itr_setting;629,18467
	u16 tx_work_limit;630,18488
	int num_rx_queues;633,18534
	u16 rx_itr_setting;634,18554
	u16 rx_work_limit;635,18575
	struct ixgbe_ring *tx_ring[MAX_TX_QUEUES] ____cacheline_aligned_in_smp;638,18606
	u64 restart_queue;640,18680
	u64 lsc_int;641,18700
	u32 tx_timeout_count;642,18714
	struct ixgbe_ring *rx_ring[rx_ring645,18748
	int num_rx_pools;646,18792
	int num_rx_queues_per_pool;647,18844
	u64 hw_csum_rx_error;648,18912
	u64 hw_rx_no_dma_resources;649,18935
	u64 rsc_total_count;650,18964
	u64 rsc_total_flush;651,18986
	u64 non_eop_descs;652,19008
	u64 rx_dropped_backlog;654,19054
	u32 alloc_rx_page_failed;656,19126
	u32 alloc_rx_buff_failed;657,19153
	struct ixgbe_q_vector *q_vector[q_vector659,19181
	struct ieee_pfc *ixgbe_ieee_pfc;ixgbe_ieee_pfc662,19259
	struct ieee_ets *ixgbe_ieee_ets;ixgbe_ieee_ets663,19293
	struct ixgbe_dcb_config dcb_cfg;665,19334
	struct ixgbe_dcb_config temp_dcb_cfg;666,19368
	u8 dcb_set_bitmap;667,19407
	u8 dcbx_cap;668,19427
	u8 tc;670,19461
	enum ixgbe_fc_mode last_lfc_mode;672,19476
	int num_msix_vectors;674,19512
	int max_msix_q_vectors;675,19535
	struct ixgbe_ring_feature ring_feature[ring_feature676,19609
	struct msix_entry *msix_entries;msix_entries677,19669
	struct net_device_stats net_stats;680,19740
	struct ixgbe_lro_stats lro_stats;683,19804
	u32 test_icr;687,19867
	struct ixgbe_ring test_tx_ring;688,19882
	struct ixgbe_ring test_rx_ring;689,19915
	struct ixgbe_hw hw;693,19993
	u16 msg_enable;694,20014
	struct ixgbe_hw_stats stats;695,20031
	u32 lli_port;697,20082
	u32 lli_size;698,20097
	u32 lli_etype;699,20112
	u32 lli_vlan_pri;700,20128
	u32 *config_space;config_space703,20174
	u64 tx_busy;704,20194
	unsigned int tx_ring_count;705,20208
	unsigned int rx_ring_count;706,20237
	u32 link_speed;708,20267
	bool link_up;709,20284
	unsigned long link_check_timeout;710,20299
	struct timer_list service_timer;712,20335
	struct work_struct service_task;713,20369
	struct hlist_head fdir_filter_list;715,20404
	unsigned long fdir_overflow;716,20441
	union ixgbe_atr_input fdir_mask;717,20512
	int fdir_filter_count;718,20546
	u32 fdir_pballoc;719,20570
	u32 atr_sample_rate;720,20589
	spinlock_t fdir_perfect_lock;721,20611
	struct ixgbe_fcoe fcoe;724,20661
	u32 wol;726,20710
	u16 bd_number;728,20721
	char eeprom_id[eeprom_id730,20738
	u16 eeprom_cap;731,20759
	bool netdev_registered;732,20776
	u32 interrupt_event;733,20801
	u32 led_reg;735,20855
	DECLARE_BITMAP(738,20877
	unsigned int num_vfs;739,20930
	struct vf_data_storage *vfinfo;vfinfo740,20953
	int vf_rate_link_speed;741,20986
	struct vf_macvlans vf_mvs;742,21011
	struct vf_macvlans *mv_list;mv_list743,21039
	u32 timer_event_accumulator;745,21091
	u32 vferr_refcount;746,21121
	struct ixgbe_mac_addr *mac_table;mac_table748,21149
	struct kobject *info_kobj;info_kobj750,21203
	struct kobject *therm_kobj[therm_kobj751,21231
	struct proc_dir_entry *eth_dir;eth_dir754,21323
	struct proc_dir_entry *info_dir;info_dir755,21356
	struct proc_dir_entry *therm_dir[therm_dir756,21390
	struct ixgbe_therm_proc_data therm_data[therm_data757,21444
struct ixgbe_fdir_filter 762,21560
	struct  hlist_node fdir_node;763,21587
	union ixgbe_atr_input filter;764,21618
	u16 sw_idx;765,21649
	u16 action;766,21662
enum ixgbe_state_t 769,21679
	__IXGBE_TESTING,770,21700
	__IXGBE_RESETTING,771,21718
	__IXGBE_DOWN,772,21738
	__IXGBE_SERVICE_SCHED,773,21753
	__IXGBE_IN_SFP_INIT,774,21777
struct ixgbe_cb 777,21803
		struct sk_buff *head;head780,21913
		struct sk_buff *tail;tail781,21937
	dma_addr_t dma;784,21972
	__be32	tsecr;786,22010
	u32	tsval;787,22057
	u32	next_seq;788,22107
	u16	free;789,22159
	u16	mss;790,22201
	u16	vid;793,22305
	u16	append_cnt;795,22339
	bool	page_released;797,22430
#define IXGBE_CB(800,22461
#define ixgbe_get_netdev_tc_txq(922,27776

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_osdep.h,920
#define _IXGBE_OSDEP_H_34,1280
#define msleep(45,1473
#undef ASSERT54,1637
#define hw_dbg(57,1663
#define hw_dbg(59,1724
#define e_dev_info(62,1776
#define e_dev_warn(64,1870
#define e_dev_err(66,1964
#define e_dev_notice(68,2056
#define e_info(70,2154
#define e_err(72,2257
#define e_warn(74,2358
#define e_crit(76,2461
#define IXGBE_WRITE_REG(81,2577
#define IXGBE_WRITE_REG(97,2940
#define IXGBE_READ_REG(100,3027
#define IXGBE_WRITE_REG_ARRAY(102,3087
#define IXGBE_READ_REG_ARRAY(105,3205
#define writeq(109,3318
#define IXGBE_WRITE_REG64(114,3453
#define IXGBE_WRITE_FLUSH(116,3535
#define IXGBE_READ_PCIE_WORD 122,3828
#define IXGBE_WRITE_PCIE_WORD 123,3881
#define IXGBE_EEPROM_GRANT_ATTEMPS 124,3936
#define IXGBE_HTONL(125,3975
#define IXGBE_NTOHL(126,4009
#define IXGBE_NTOHS(127,4043
#define IXGBE_CPU_TO_LE32(128,4077
#define IXGBE_LE32_TO_CPUS(129,4123
#define EWARN(130,4171

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_main.c,3111
#undef CONFIG_DCA58,1931
#undef CONFIG_DCA_MODULE59,1949
char ixgbe_driver_name[ixgbe_driver_name61,1975
static const char ixgbe_driver_string[ixgbe_driver_string62,2011
#define DRV_HW_PERF64,2112
#define DRIVERNAPI67,2159
#define DRIVERNAPI 69,2184
#define FPGA72,2219
#define VMDQ_TAG74,2233
#define MAJ 76,2251
#define MIN 77,2265
#define BUILD 78,2279
#define DRV_VERSION	79,2296
const char ixgbe_driver_version[ixgbe_driver_version81,2419
static const char ixgbe_copyright[ixgbe_copyright82,2468
static struct notifier_block dca_notifier 129,4436
#define DEFAULT_DEBUG_LEVEL_SHIFT 141,4743
static void ixgbe_release_hw_control(144,4781
static void ixgbe_get_hw_control(155,5076
static void ixgbe_update_xoff_rx_lfc(167,5365
static void ixgbe_update_xoff_received(196,6043
#define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 239,7114
void ixgbe_vlan_stripping_disable(249,7290
void ixgbe_vlan_stripping_enable(284,8142
void ixgbe_vlan_mode(311,8806
static u8 *ixgbe_addr_list_itr(ixgbe_addr_list_itr346,9652
int ixgbe_write_mc_addr_list(386,10676
void ixgbe_full_sync_mac_table(427,11583
void ixgbe_sync_mac_table(442,11971
int ixgbe_available_rars(463,12505
int ixgbe_add_mac_filter(475,12742
void ixgbe_flush_sw_mac_table(496,13286
void ixgbe_del_mac_filter_by_index(510,13685
int ixgbe_del_mac_filter(519,14014
int ixgbe_write_uc_addr_list(550,15036
void ixgbe_set_rx_mode(589,16175
#define IXGBE_ETH_FRAMING 671,18412
static int ixgbe_hpbthresh(679,18606
static int ixgbe_lpbthresh(741,20235
static void ixgbe_pbthresh_setup(780,21121
static void ixgbe_configure(807,21776
static bool ixgbe_is_sfp(847,22769
void ixgbe_clear_vf_stats_counters(875,23444
void ixgbe_reinit_locked(911,24636
void ixgbe_up(934,25298
void ixgbe_reset(942,25471
void ixgbe_down(997,27103
#undef IXGBE_FCOE1091,29598
#define DCB_QUEUE_CAP 1094,29678
static bool ixgbe_set_dcb_queues(1107,30058
static bool ixgbe_set_vmdq_queues(1208,33235
static bool ixgbe_set_rss_queues(1288,36045
static bool ixgbe_set_fcoe_queues(1332,37407
static void ixgbe_set_num_queues(1364,38427
static int ixgbe_sw_init(1397,39299
int ixgbe_setup_tx_resources(1560,44482
static int ixgbe_setup_all_tx_resources(1613,45960
int ixgbe_setup_rx_resources(1634,46456
static int ixgbe_setup_all_rx_resources(1693,48035
void ixgbe_free_tx_resources(1714,48503
static void ixgbe_free_all_tx_resources(1737,48999
void ixgbe_free_rx_resources(1752,49356
static void ixgbe_free_all_rx_resources(1775,49851
int ixgbe_open(1798,50582
int ixgbe_close(1853,51797
struct net_device_stats *ixgbe_get_stats(ixgbe_get_stats1882,52367
void ixgbe_update_stats(1902,52872
static void ixgbe_watchdog_update_link(2181,62865
static void ixgbe_service_task(2230,64079
#define IXGBE_TXD_CMD 2252,64602
static int ixgbe_set_mac(2263,64877
static int ixgbe_ioctl(2292,65563
void ixgbe_do_reset(2306,65800
int ixgbe_kni_probe(2333,66366
#define INFO_STRING_LEN 2832,80809
void ixgbe_kni_remove(2943,84158
u16 ixgbe_read_pci_cfg_word(2949,84235
void ixgbe_write_pci_cfg_word(2958,84420
void ewarn(2965,84591

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_phy.c,1635
s32 ixgbe_init_phy_ops_generic(50,2069
s32 ixgbe_identify_phy_generic(80,3223
bool ixgbe_validate_phy_addr(128,4305
s32 ixgbe_get_phy_id(148,4700
enum ixgbe_phy_type ixgbe_get_phy_type_from_id(174,5361
s32 ixgbe_reset_phy_generic(204,5920
s32 ixgbe_read_phy_reg_generic(259,7351
s32 ixgbe_write_phy_reg_generic(357,9900
s32 ixgbe_setup_phy_link_generic(448,12257
s32 ixgbe_setup_phy_link_speed_generic(543,15229
s32 ixgbe_get_copper_link_capabilities_generic(578,16188
s32 ixgbe_check_phy_link_tnx(611,17058
s32 ixgbe_setup_phy_link_tnx(657,18288
s32 ixgbe_get_phy_firmware_version_tnx(748,21157
s32 ixgbe_get_phy_firmware_version_generic(765,21598
s32 ixgbe_reset_phy_nl(781,21951
s32 ixgbe_identify_module_generic(880,24438
s32 ixgbe_identify_sfp_module_generic(908,25090
s32 ixgbe_identify_qsfp_module_generic(1199,33833
s32 ixgbe_get_sfp_init_sequence_offsets(1221,34456
s32 ixgbe_read_i2c_eeprom_generic(1299,36656
s32 ixgbe_write_i2c_eeprom_generic(1315,37147
s32 ixgbe_read_i2c_byte_generic(1332,37635
s32 ixgbe_write_i2c_byte_generic(1422,39538
static void ixgbe_i2c_start(1491,40937
static void ixgbe_i2c_stop(1520,41630
static s32 ixgbe_clock_in_i2c_byte(1544,42243
static s32 ixgbe_clock_out_i2c_byte(1564,42629
static s32 ixgbe_get_i2c_ack(1594,43221
static s32 ixgbe_clock_in_i2c_bit(1639,44134
static s32 ixgbe_clock_out_i2c_bit(1666,44759
static void ixgbe_raise_i2c_clk(1698,45529
static void ixgbe_lower_i2c_clk(1725,46162
static s32 ixgbe_set_i2c_data(1745,46605
static bool ixgbe_get_i2c_data(1777,47404
void ixgbe_i2c_bus_clear(1796,47732
s32 ixgbe_tn_check_overtemp(1829,48415

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_common.c,4304
s32 ixgbe_init_ops_generic(60,2488
static s32 ixgbe_device_supports_autoneg_fc(141,5438
static s32 ixgbe_setup_fc(160,5808
s32 ixgbe_start_hw_generic(307,10754
s32 ixgbe_start_hw_gen2(351,11726
s32 ixgbe_init_hw_generic(390,12933
s32 ixgbe_clear_hw_cntrs_generic(412,13399
s32 ixgbe_read_pba_string_generic(525,16883
s32 ixgbe_get_mac_addr_generic(635,19758
s32 ixgbe_get_bus_info_generic(659,20291
void ixgbe_set_lan_id_multi_port_pcie(714,21667
s32 ixgbe_stop_adapter_generic(738,22424
s32 ixgbe_led_on_generic(786,23747
s32 ixgbe_led_off_generic(804,24234
s32 ixgbe_init_eeprom_params_generic(824,24808
s32 ixgbe_write_eeprom_buffer_bit_bang_generic(877,26282
static s32 ixgbe_write_eeprom_buffer_bit_bang(932,27838
s32 ixgbe_write_eeprom_generic(1012,29850
s32 ixgbe_read_eeprom_buffer_bit_bang_generic(1038,30461
static s32 ixgbe_read_eeprom_buffer_bit_bang(1085,31633
s32 ixgbe_read_eeprom_bit_bang_generic(1140,33027
s32 ixgbe_read_eerd_buffer_generic(1167,33655
static s32 ixgbe_detect_eeprom_page_size_generic(1214,34802
s32 ixgbe_read_eerd_generic(1255,35894
s32 ixgbe_write_eewr_buffer_generic(1269,36340
s32 ixgbe_write_eewr_generic(1320,37464
s32 ixgbe_poll_eerd_eewr_done(1333,37875
static s32 ixgbe_acquire_eeprom(1361,38509
static s32 ixgbe_get_eeprom_semaphore(1413,39705
static void ixgbe_release_eeprom_semaphore(1500,41885
static s32 ixgbe_ready_eeprom(1516,42290
static void ixgbe_standby_eeprom(1555,43331
static void ixgbe_shift_out_eeprom_bits(1578,43863
static u16 ixgbe_shift_in_eeprom_bits(1631,45139
static void ixgbe_raise_eeprom_clk(1669,46051
static void ixgbe_lower_eeprom_clk(1686,46454
static void ixgbe_release_eeprom(1702,46827
u16 ixgbe_calc_eeprom_checksum_generic(1730,47485
s32 ixgbe_validate_eeprom_checksum_generic(1778,48683
s32 ixgbe_update_eeprom_checksum_generic(1818,49644
s32 ixgbe_validate_mac_addr(1847,50346
s32 ixgbe_set_rar_generic(1878,51361
s32 ixgbe_clear_rar_generic(1926,52760
s32 ixgbe_init_rx_addrs_generic(1962,53882
void ixgbe_add_uc_addr(2027,55806
s32 ixgbe_update_uc_addr_list_generic(2065,57130
static s32 ixgbe_mta_vector(2131,59326
void ixgbe_set_mta(2165,60314
s32 ixgbe_update_mc_addr_list_generic(2201,61566
s32 ixgbe_enable_mc_generic(2246,62744
s32 ixgbe_disable_mc_generic(2263,63169
s32 ixgbe_fc_enable_generic(2279,63536
static s32 ixgbe_negotiate_fc(2415,67807
static s32 ixgbe_fc_autoneg_fiber(2457,69275
static s32 ixgbe_fc_autoneg_backplane(2492,70261
static s32 ixgbe_fc_autoneg_copper(2532,71359
void ixgbe_fc_autoneg(2557,72183
s32 ixgbe_disable_pcie_master(2616,73701
s32 ixgbe_acquire_swfw_sync(2672,75502
void ixgbe_release_swfw_sync(2720,76626
s32 ixgbe_disable_sec_rx_path_generic(2741,77111
#define IXGBE_MAX_SECRX_POLL 2743,77172
s32 ixgbe_enable_sec_rx_path_generic(2774,77938
s32 ixgbe_enable_rx_dma_generic(2793,78372
s32 ixgbe_blink_led_start_generic(2805,78640
s32 ixgbe_blink_led_stop_generic(2839,79490
static s32 ixgbe_get_san_mac_addr_offset(2866,80358
s32 ixgbe_get_san_mac_addr_generic(2888,81066
s32 ixgbe_set_san_mac_addr_generic(2933,82366
u16 ixgbe_get_pcie_msix_count_generic(2971,83478
s32 ixgbe_insert_mac_addr_generic(3012,84511
s32 ixgbe_clear_vmdq_generic(3076,86564
s32 ixgbe_set_vmdq_generic(3123,87820
s32 ixgbe_set_vmdq_san_mac_generic(3156,88810
s32 ixgbe_init_uta_tables_generic(3178,89349
s32 ixgbe_find_vlvf_slot(3198,89756
s32 ixgbe_set_vfta_generic(3246,90973
s32 ixgbe_set_vlvf_generic(3313,92616
s32 ixgbe_clear_vfta_generic(3414,95424
s32 ixgbe_check_mac_link_generic(3439,96156
s32 ixgbe_get_wwn_prefix_generic(3498,97714
s32 ixgbe_get_fcoe_boot_status_generic(3540,98974
void ixgbe_set_mac_anti_spoofing(3587,100148
void ixgbe_set_vlan_anti_spoofing(3627,101277
s32 ixgbe_get_device_caps_generic(3652,102055
static u8 ixgbe_calculate_checksum(3666,102469
static s32 ixgbe_host_interface_command(3689,103045
s32 ixgbe_set_fw_drv_ver_generic(3788,105876
void ixgbe_set_rxpba_generic(3842,107260
void ixgbe_clear_tx_pending(3902,109117
static const u8 ixgbe_emc_temp_data[ixgbe_emc_temp_data3935,110113
static const u8 ixgbe_emc_therm_limit[ixgbe_emc_therm_limit3941,110256
s32 ixgbe_get_thermal_sensor_data_generic(3955,110647
s32 ixgbe_init_thermal_sensor_thresh_generic(4028,112547

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_api.h,30
#define _IXGBE_API_H_29,1192

lib/librte_eal/linuxapp/kni/ethtool/ixgbe/ixgbe_sriov.h,109
#define _IXGBE_SRIOV_H_30,1195
#define IXGBE_DEV_ID_82599_VF	70,2967
#define IXGBE_DEV_ID_X540_VF	71,3006

lib/librte_eal/linuxapp/kni/kni_vhost.c,912
#define RX_BURST_SZ 39,1238
static int kni_sock_map_fd(52,1555
#define kni_sock_map_fd(68,1838
static struct proto kni_raw_proto 71,1903
kni_vhost_net_tx(78,2053
kni_vhost_net_rx(144,3580
kni_sock_poll(206,5098
kni_vhost_enqueue(234,5781
kni_vhost_enqueue_burst(246,6113
kni_chk_vhost_rx(255,6341
kni_sock_sndmsg(328,8074
kni_sock_rcvmsg(358,8814
kni_sock_ioctl(400,9879
kni_sock_compat_ioctl(503,11900
#define KNI_VHOST_WAIT_WQ_SAFE(512,12099
kni_sock_release(520,12364
kni_sock_getname 550,12842
static const struct proto_ops kni_socket_ops 559,13045
kni_sk_write_space(570,13323
kni_sk_destruct(585,13658
kni_vhost_backend_init(611,14051
show_sock_fd(713,16171
show_sock_en(725,16519
set_sock_en(734,16809
static struct attribute *dev_attrs[dev_attrs753,17342
static const struct attribute_group dev_attr_grp 759,17451
kni_vhost_backend_release(764,17533
kni_vhost_init(780,17755

lib/librte_eal/linuxapp/kni/kni_dev.h,1608
#define _KNI_DEV_H_26,961
#define KNI_KTHREAD_RESCHEDULE_INTERVAL 40,1223
struct kni_dev 46,1352
	struct list_head list;48,1385
	struct net_device_stats stats;50,1410
	int status;51,1442
	uint16_t group_id;52,1455
	unsigned core_id;53,1526
	char name[name54,1578
	struct task_struct *pthread;pthread55,1634
	wait_queue_head_t wq;58,1696
	struct mutex sync_lock;59,1719
	uint16_t device_id;62,1766
	struct net_device *net_dev;net_dev65,1806
	struct net_device *lad_dev;lad_dev66,1835
	struct pci_dev *pci_dev;pci_dev67,1864
	void *tx_q;tx_q70,1931
	void *rx_q;rx_q73,1983
	void *alloc_q;alloc_q76,2069
	void *free_q;free_q79,2130
	void *req_q;req_q82,2167
	void *resp_q;resp_q85,2204
	void * sync_kva;87,2220
	void *sync_va;sync_va88,2238
	void *mbuf_kva;mbuf_kva90,2255
	void *mbuf_va;mbuf_va91,2272
	unsigned mbuf_size;94,2306
	unsigned long synchro;97,2366
	struct kni_vhost_queue* vhost_queue;100,2412
		BE_STOP 102,2467
		BE_STOP = 0x1,x1102,2467
		BE_START 103,2484
		BE_START = 0x2,x2103,2484
		BE_FINISH 104,2502
		BE_FINISH = 0x4,x4104,2502
#define KNI_ERR(109,2545
#define KNI_PRINT(110,2609
	#define KNI_DBG(112,2692
	#define KNI_DBG(114,2756
struct kni_vhost_queue 124,3030
	struct sock sk;125,3055
	struct socket *sock;sock126,3072
	int vnet_hdr_sz;127,3094
	struct kni_dev *kni;kni128,3112
	int sockfd;129,3134
	unsigned int flags;130,3147
	struct sk_buff* cache;131,3168
	struct rte_kni_fifo* fifo;132,3192
	#define KNI_DBG_RX(138,3262
	#define KNI_DBG_RX(140,3332
	#define KNI_DBG_TX(144,3399
	#define KNI_DBG_TX(146,3469

lib/librte_eal/linuxapp/eal/eal_hugepage_info.c,355
static const char sys_dir_path[sys_dir_path63,2313
get_num_hugepages(66,2392
get_default_hp_size(107,3488
get_hugepage_dir(131,4129
	enum proc_mount_fieldnames 133,4170
		DEVICE 134,4200
		MOUNTPT,135,4214
		FSTYPE,136,4225
		OPTIONS,137,4235
		_FIELDNAME_MAX138,4246
swap_hpi(196,5921
clear_hugedir(210,6266
eal_hugepage_info_init(280,7666

lib/librte_eal/linuxapp/eal/eal.c,2002
#define OPT_HUGE_DIR 86,2840
#define OPT_PROC_TYPE 87,2875
#define OPT_NO_SHCONF 88,2911
#define OPT_NO_HPET 89,2947
#define OPT_VMWARE_TSC_MAP 90,2981
#define OPT_NO_PCI 91,3027
#define OPT_NO_HUGE 92,3060
#define OPT_FILE_PREFIX 93,3094
#define OPT_SOCKET_MEM 94,3132
#define OPT_USE_DEVICE 95,3169
#define OPT_PCI_WHITELIST 96,3206
#define OPT_PCI_BLACKLIST 97,3248
#define OPT_VDEV 98,3290
#define OPT_SYSLOG 99,3321
#define OPT_BASE_VIRTADDR 100,3354
#define OPT_XEN_DOM0 101,3398
#define OPT_CREATE_UIO_DEV 102,3433
#define OPT_VFIO_INTR 103,3477
#define RTE_EAL_BLACKLIST_SIZE	105,3515
#define MEMSIZE_IF_NO_HUGE_PAGE 107,3553
#define SOCKET_MEM_STRLEN 109,3614
#define HIGHEST_RPL 111,3667
#define BITS_PER_HEX 113,3690
static rte_usage_hook_t	rte_application_usage_hook 116,3780
struct shared_driver 121,3932
	TAILQ_ENTRY(122,3955
static struct rte_config rte_config 147,4691
struct lcore_config lcore_config[lcore_config152,4810
struct internal_config internal_config;155,4889
int rte_cycles_vmware_tsc_map;158,4956
rte_eal_get_configuration(162,5062
eal_parse_sysfs_value(169,5189
rte_eal_config_create(206,6223
rte_eal_config_attach(247,7350
eal_proc_type_detect(272,8037
rte_config_init(292,8733
eal_hugedirs_unlock(314,9357
eal_usage(333,9814
rte_set_application_usage_hook(384,12575
static int xdigit2val(400,13006
eal_parse_coremask(412,13187
eal_parse_syslog(472,14557
		const char *name;name476,14623
		int value;477,14643
eal_parse_socket_mem(511,15350
eal_parse_base_virtaddr(561,16514
eal_parse_vfio_intr(587,17079
		const char *name;name591,17149
		enum rte_intr_mode value;592,17169
eal_get_hugepage_mem_size(609,17499
eal_parse_proc_type(627,17920
eal_parse_args(641,18322
eal_check_mem_on_local_socket(948,27277
sync_func(967,27673
rte_eal_mcfg_complete(973,27753
rte_eal_iopl_init(984,28005
rte_eal_init(991,28117
rte_eal_lcore_role(1144,32184
rte_eal_process_type(1150,32291
int rte_eal_has_hugepages(1155,32358

lib/librte_eal/linuxapp/eal/eal_interrupts.c,876
#define EAL_INTR_EPOLL_WAIT_FOREVER 71,2483
union intr_pipefds{intr_pipefds76,2556
		int pipefd[pipefd78,2586
		int readfd;81,2617
		int writefd;82,2631
union rte_intr_read_buffer 89,2711
	int uio_intr_count;90,2740
	uint64_t vfio_intr_count;92,2815
	uint64_t timerfd_num;94,2878
	char charbuf[charbuf95,2930
struct rte_intr_callback 101,3086
	TAILQ_ENTRY(102,3113
struct rte_intr_source 107,3271
	TAILQ_ENTRY(108,3296
#define IRQ_SET_BUF_LEN 129,3850
vfio_disable_intx(180,5186
vfio_enable_msi(223,6292
vfio_disable_msi(269,7492
vfio_enable_msix(294,8123
vfio_disable_msix(340,9330
rte_intr_callback_register(365,9935
rte_intr_callback_unregister(437,11708
rte_intr_enable(501,13206
rte_intr_disable(547,14155
eal_intr_process_interrupts(593,15116
eal_intr_handle_interrupts(702,17634
eal_intr_thread_main(738,18445
rte_eal_intr_init(803,20008

lib/librte_eal/linuxapp/eal/eal_memory.c,736
#define _FILE_OFFSET_BITS 64,3312
static uint64_t baseaddr_offset;113,4548
#define RANDOMIZE_VA_SPACE_FILE 115,4582
rte_mem_lock_page(119,4719
rte_mem_virt2phy(131,5033
find_physaddrs(179,6253
aslr_enabled(203,6907
get_virtual_area(231,7595
map_all_hugepages(289,9068
remap_all_hugepages(401,11847
unmap_all_hugepages_orig(559,16195
find_numasocket(577,16713
sort_by_physaddr(660,18690
create_shared_memory(704,19805
copy_hugepages_to_shared_mem(724,20274
unmap_unneeded_hugepages(746,20882
get_socket_mem_size(849,23671
calc_num_pages_per_socket(870,24223
rte_eal_hugepage_init(1011,28796
getFileSize(1315,37478
rte_eal_hugepage_attach(1330,37898
rte_eal_memdevice_init(1491,42422
rte_eal_memory_init(1508,42755

lib/librte_eal/linuxapp/eal/eal_ivshmem.c,1446
#define PCI_VENDOR_ID_IVSHMEM 60,2249
#define PCI_DEVICE_ID_IVSHMEM 61,2286
#define IVSHMEM_MAGIC 63,2324
#define IVSHMEM_METADATA_SIZE 64,2357
#define IVSHMEM_RESOURCE_PATH 66,2395
#define IVSHMEM_CONFIG_PATH 67,2476
#define PHYS 69,2535
#define VIRT 70,2552
#define IOREMAP 71,2569
#define FULL 72,2589
#define METADATA_SIZE_ALIGNED 74,2623
#define CONTAINS(77,2718
#define DIM(80,2815
struct ivshmem_pci_device 82,2856
	char path[path83,2884
	phys_addr_t ioremap_addr;84,2906
struct ivshmem_segment 88,2972
	struct rte_ivshmem_metadata_entry entry;89,2997
	uint64_t align;90,3039
	char path[path91,3056
struct ivshmem_shared_config 93,3081
	struct ivshmem_segment segment[segment94,3112
	uint32_t segment_idx;95,3161
	struct ivshmem_pci_device pci_devs[pci_devs96,3184
	uint32_t pci_devs_idx;97,3254
static struct ivshmem_shared_config * ivshmem_config;99,3281
static int memseg_idx;100,3335
static int pagesz;101,3358
is_ivshmem_device(111,3490
map_metadata(118,3659
unmap_metadata(128,3913
has_ivshmem_metadata(134,4007
remove_segment(152,4312
overlap(162,4548
adjacent(209,5814
has_adjacent_segments(256,6955
has_overlapping_segments(275,7448
seg_compare(287,7673
entry_dump(305,8166
read_metadata(328,8773
cleanup_segments(378,9865
create_shared_config(466,12464
open_shared_config(517,13829
map_all_segments(586,15480
rte_eal_ivshmem_obj_init(750,19889
int rte_eal_ivshmem_init(836,22093

lib/librte_eal/linuxapp/eal/eal_xen_memory.c,299
#define PAGE_SIZE 70,2465
#define DEFAUL_DOM0_NAME 71,2497
static int xen_fd 73,2534
static const char sys_dir_path[sys_dir_path74,2558
xen_get_virtual_area(84,2975
get_xen_memory_size(129,4003
rte_mem_phy2mch(160,4778
rte_xen_dom0_memory_init(179,5332
rte_xen_dom0_memory_attach(310,9137

lib/librte_eal/linuxapp/eal/eal_log.c,436
console_log_write(58,2162
console_log_read(87,2805
console_log_seek(95,2960
console_log_close(103,3121
static cookie_io_functions_t console_log_func 108,3188
rte_eal_log_init(120,3466
early_log_write(143,3885
early_log_read(154,4093
early_log_seek(162,4256
early_log_close(170,4425
static cookie_io_functions_t early_log_func 175,4490
static FILE *early_log_stream;early_log_stream181,4646
rte_eal_log_early_init(188,4763

lib/librte_eal/linuxapp/eal/eal_alarm.c,339
#define	TFD_NONBLOCK	59,2243
#define NS_PER_US 62,2283
#define US_PER_MS 63,2306
#define MS_PER_S 64,2329
#define US_PER_S 65,2351
struct alarm_entry 67,2392
	LIST_ENTRY(68,2413
static int handler_registered 79,2743
rte_eal_alarm_init(83,2855
eal_alarm_callback(99,3138
rte_eal_alarm_set(138,4258
rte_eal_alarm_cancel(201,5938

lib/librte_eal/linuxapp/eal/include/eal_vfio.h,137
#define EAL_VFIO_H_35,1714
#define RTE_PCI_MSIX_TABLE_BIR 46,1960
#define RTE_PCI_MSIX_TABLE_BIR 48,2001
#define VFIO_PRESENT51,2059

lib/librte_eal/linuxapp/eal/include/eal_filesystem.h,420
#define _EAL_LINUXAPP_FILESYSTEM_H41,1874
#define RUNTIME_CONFIG_FMT 44,1942
static const char *default_config_dir default_config_dir54,2126
eal_runtime_config_path(57,2206
#define HUGEPAGE_INFO_FMT 71,2607
eal_hugepage_info_path(74,2684
#define HUGEFILE_FMT 88,3093
#define TEMP_HUGEFILE_FMT 89,3128
eal_get_hugefile_path(92,3201
eal_get_hugefile_temp_path(102,3487
#define HUGEFILE_PREFIX_DEFAULT 112,3793

lib/librte_eal/linuxapp/eal/include/exec-env/rte_dom0_common.h,834
#define _RTE_DOM0_COMMON_H_60,2729
#define DOM0_NAME_MAX 66,2806
#define DOM0_MM_DEV 67,2834
#define DOM0_CONTIG_NUM_ORDER 69,2872
#define DOM0_NUM_MEMSEG 70,2936
#define DOM0_MEMBLOCK_SIZE 71,3019
#define DOM0_CONFIG_MEMSIZE 72,3098
#define DOM0_NUM_MEMBLOCK 73,3183
#define RTE_DOM0_IOCTL_PREPARE_MEMSEG 75,3276
#define RTE_DOM0_IOCTL_ATTACH_TO_MEMSEG 76,3350
#define RTE_DOM0_IOCTL_GET_NUM_MEMSEG 77,3412
#define RTE_DOM0_IOCTL_GET_MEMSEG_INFO 78,3470
struct memory_info 83,3589
	char name[name84,3610
	uint64_t size;85,3637
struct memseg_info 91,3722
	uint32_t idx;92,3743
	uint64_t pfn;93,3758
	uint64_t size;94,3773
	uint64_t mfn[mfn95,3789
struct memblock_info 101,3890
	uint8_t exchange_flag;102,3913
	uint8_t used;103,3937
	uint64_t vir_addr;104,3952
	uint64_t pfn;105,3972
	uint64_t mfn;106,3987

lib/librte_eal/linuxapp/eal/include/exec-env/rte_interrupts.h,429
#define _RTE_LINUXAPP_INTERRUPTS_H_39,1850
enum rte_intr_handle_type 41,1887
	RTE_INTR_HANDLE_UNKNOWN 42,1915
	RTE_INTR_HANDLE_UIO,43,1945
	RTE_INTR_HANDLE_VFIO_LEGACY,44,1998
	RTE_INTR_HANDLE_VFIO_MSI,45,2065
	RTE_INTR_HANDLE_VFIO_MSIX,46,2129
	RTE_INTR_HANDLE_ALARM,47,2194
	RTE_INTR_HANDLE_MAX48,2242
struct rte_intr_handle 52,2297
	int vfio_dev_fd;53,2322
	int fd;54,2392
	enum rte_intr_handle_type type;55,2450

lib/librte_eal/linuxapp/eal/include/exec-env/rte_kni_common.h,1609
#define _RTE_KNI_COMMON_H_60,2728
#define RTE_KNI_NAMESIZE 69,2849
enum rte_kni_req_id 74,2900
	RTE_KNI_REQ_UNKNOWN 75,2922
	RTE_KNI_REQ_CHANGE_MTU,76,2948
	RTE_KNI_REQ_CFG_NETWORK_IF,77,2973
	RTE_KNI_REQ_MAX,78,3002
struct rte_kni_request 84,3061
	uint32_t req_id;85,3086
		uint32_t new_mtu;87,3144
		uint8_t if_up;88,3183
	int32_t result;90,3253
struct rte_kni_fifo 98,3562
	volatile unsigned write;99,3584
	volatile unsigned read;100,3649
	unsigned len;101,3712
	unsigned elem_size;102,3773
	void * volatile buffer[buffer103,3843
struct rte_kni_mbuf 110,4063
	void *pool;pool111,4085
	void *buf_addr;buf_addr112,4098
	char pad0[pad0113,4115
	uint16_t ol_flags;114,4131
	void *next;next115,4182
	void *data;data116,4195
	uint16_t data_len;117,4269
	char pad2[pad2118,4336
	uint16_t pkt_len;119,4351
struct rte_kni_device_info 126,4547
	char name[name127,4576
	phys_addr_t tx_phys;129,4644
	phys_addr_t rx_phys;130,4666
	phys_addr_t alloc_phys;131,4688
	phys_addr_t free_phys;132,4713
	phys_addr_t req_phys;135,4761
	phys_addr_t resp_phys;136,4784
	phys_addr_t sync_phys;137,4808
	void * sync_va;138,4832
	void * mbuf_va;141,4870
	phys_addr_t mbuf_phys;142,4887
	uint16_t vendor_id;145,4928
	uint16_t device_id;146,4992
	uint8_t bus;147,5056
	uint8_t devid;148,5106
	uint8_t function;149,5155
	uint16_t group_id;151,5212
	uint32_t core_id;152,5260
	uint8_t force_bind 154,5334
	unsigned mbuf_size;157,5422
#define KNI_DEVICE 160,5447
#define RTE_KNI_IOCTL_TEST 162,5473
#define RTE_KNI_IOCTL_CREATE 163,5520
#define RTE_KNI_IOCTL_RELEASE 164,5590

lib/librte_eal/linuxapp/eal/include/exec-env/rte_per_lcore.h,151
#define _RTE_LINUXAPP_PER_LCORE_H_39,1847
#define RTE_DEFINE_PER_LCORE(53,2138
#define RTE_DECLARE_PER_LCORE(59,2306
#define RTE_PER_LCORE(65,2455

lib/librte_eal/linuxapp/eal/include/exec-env/rte_lcore.h,427
#define _RTE_LINUXAPP_LCORE_H_39,1835
struct lcore_config 49,2014
	unsigned detected;50,2036
	pthread_t thread_id;51,2099
	int pipe_master2slave[pipe_master2slave52,2154
	int pipe_slave2master[pipe_slave2master53,2221
	lcore_function_t * volatile f;54,2288
	void * volatile arg;55,2353
	volatile int ret;56,2410
	volatile enum rte_lcore_state_t state;57,2471
	unsigned socket_id;58,2531
	unsigned core_id;59,2601

lib/librte_eal/linuxapp/eal/include/eal_pci_init.h,687
#define EAL_PCI_INIT_H_35,1718
struct pci_map 39,1766
	void *addr;addr40,1783
	uint64_t offset;41,1796
	uint64_t size;42,1814
	uint64_t phaddr;43,1830
struct mapped_pci_resource 50,1970
	TAILQ_ENTRY(51,1999
#define VFIO_MAX_GROUPS 70,2452
#define SOCKET_REQ_CONTAINER 91,3082
#define SOCKET_REQ_GROUP 92,3117
#define SOCKET_OK 93,3148
#define SOCKET_NO_FD 94,3170
#define SOCKET_ERR 95,3195
struct vfio_group 101,3343
	int group_no;102,3363
	int fd;103,3378
struct vfio_config 106,3391
	int vfio_enabled;107,3412
	int vfio_container_fd;108,3431
	int vfio_container_has_dma;109,3455
	int vfio_group_idx;110,3484
	struct vfio_group vfio_groups[vfio_groups111,3505

lib/librte_eal/linuxapp/eal/include/eal_hugepages.h,349
#define RTE_LINUXAPP_HUGEPAGES_H_35,1728
#define MAX_HUGEPAGE_PATH 41,1824
struct hugepage_file 47,1974
	void *orig_va;orig_va48,1997
	void *final_va;final_va49,2055
	uint64_t physaddr;50,2111
	size_t size;51,2154
	int socket_id;52,2197
	int file_id;53,2241
	int memseg_id;54,2295
	int repeated;56,2401
	char filepath[filepath58,2474

lib/librte_eal/linuxapp/eal/include/eal_internal_cfg.h,1144
#define _EAL_LINUXAPP_INTERNAL_CFG40,1806
#define MAX_HUGEPAGE_SIZES 45,1902
struct hugepage_info 51,2065
	size_t hugepage_sz;52,2088
	const char *hugedir;hugedir53,2139
	uint32_t num_pages[num_pages54,2203
	int lock_descriptor;56,2304
struct internal_config 62,2408
	volatile size_t memory;63,2433
	volatile unsigned force_nchannel;64,2499
	volatile unsigned force_nrank;65,2567
	volatile unsigned no_hugetlbfs;66,2632
	volatile unsigned xen_dom0_support;67,2701
	volatile unsigned no_pci;68,2777
	volatile unsigned no_hpet;69,2840
	volatile unsigned vmware_tsc_map;70,2904
	volatile unsigned no_shconf;72,3012
	volatile unsigned create_uio_dev;73,3089
	volatile enum rte_proc_type_t process_type;74,3165
	volatile unsigned force_sockets;76,3300
	volatile uint64_t socket_mem[socket_mem77,3334
	uintptr_t base_virtaddr;78,3421
	volatile int syslog_facility;79,3508
	volatile enum rte_intr_mode vfio_intr_mode;81,3618
	const char *hugefile_prefix;hugefile_prefix82,3663
	const char *hugepage_dir;hugepage_dir83,3743
	unsigned num_hugepage_sizes;85,3823
	struct hugepage_info hugepage_info[hugepage_info86,3896

lib/librte_eal/linuxapp/eal/include/eal_thread.h,40
#define _EAL_LINUXAPP_THREAD_H_35,1726

lib/librte_eal/linuxapp/eal/eal_debug.c,138
#define BACKTRACE_SIZE 45,1885
void rte_dump_stack(48,1954
void rte_dump_registers(64,2283
void __rte_panic(70,2386
rte_exit(91,2862

lib/librte_eal/linuxapp/eal/eal_timer.c,1329
enum timer_source eal_timer_source 59,2201
static uint64_t eal_tsc_resolution_hz 62,2305
#define DEV_HPET 66,2377
#define HPET_TIMER_NUM 69,2441
#define CLK_PERIOD_SHIFT 72,2503
#define CLK_PERIOD_MASK 73,2561
#define COUNT_SIZE_CAP_SHIFT 74,2637
#define COUNT_SIZE_CAP_MASK 75,2699
struct eal_hpet_regs 81,2886
	uint64_t capabilities;83,2958
	uint64_t reserved0;84,3029
	uint64_t config;85,3091
	uint64_t reserved1;86,3163
	uint64_t isr;87,3225
	uint64_t reserved2[reserved288,3297
		uint64_t counter;90,3368
			uint32_t counter_l;92,3441
			uint32_t counter_h;93,3493
	uint64_t reserved3;96,3555
		uint64_t config;98,3627
		uint64_t comp;99,3693
		uint64_t fsb;100,3759
		uint64_t reserved4;101,3822
	} timers[timers102,3877
static volatile struct eal_hpet_regs *eal_hpet eal_hpet106,3964
static uint32_t eal_hpet_resolution_fs 110,4107
static uint64_t eal_hpet_resolution_hz 113,4194
static uint32_t eal_hpet_msb;116,4299
static pthread_t msb_inc_thread_id;118,4330
hpet_msb_inc(126,4585
rte_get_hpet_hz(139,4776
rte_get_hpet_cycles(148,4932
rte_delay_us(168,5217
rte_get_tsc_hz(177,5435
rte_eal_hpet_init(189,5628
check_tsc_flags(247,7182
set_tsc_freq_from_clock(282,7891
#define NS_PER_SEC 285,7950
set_tsc_freq_fallback(308,8515
set_tsc_freq(327,9253
rte_eal_timer_init(337,9434

lib/librte_eal/linuxapp/eal/eal_pci_uio.c,205
#define OFF_MAX 52,2047
pci_uio_get_mappings(54,2109
pci_uio_map_secondary(115,3455
pci_mknod_uio_dev(157,4427
pci_get_uio_dev(205,5672
pci_uio_map_resource(278,7581
pci_parse_sysfs_value(403,10539

lib/librte_eal/linuxapp/eal/eal_thread.c,128
rte_eal_remote_launch(66,2399
eal_thread_set_affinity(99,3109
void eal_thread_init_master(155,4441
eal_thread_loop(167,4739

lib/librte_eal/linuxapp/eal/eal_pci.c,852
struct mapped_pci_res_list *pci_res_list pci_res_list59,2289
pci_unbind_kernel_driver(63,2393
pci_map_resource(102,3322
#define IORESOURCE_MEM 127,3983
pci_parse_sysfs_resource(130,4030
	union pci_resource_info 134,4136
			char *phys_addr;phys_addr136,4174
			char *end_addr;end_addr137,4194
			char *flags;flags138,4213
		char *ptrs[ptrs140,4234
pci_addr_comparison(191,5361
pci_scan_one(205,5785
parse_pci_addr_format(312,8308
	union splitaddr 316,8457
			char *domain;domain318,8487
			char *bus;bus319,8504
			char *devid;devid320,8518
			char *function;function321,8534
		char *str[str323,8558
pci_scan(360,9516
pci_config_extended_tag(398,10247
pci_config_max_read_request_size(437,11105
pci_config_space_set(473,11934
pci_map_device(487,12207
rte_eal_pci_probe_one_driver(515,12734
rte_eal_pci_init(583,14766

lib/librte_eal/linuxapp/eal/eal_pci_vfio_mp_sync.c,621
#define REMOVED_USE_MISC40,1836
#undef __USE_MISC41,1861
#define __USE_MISC46,2005
#undef REMOVED_USE_MISC47,2024
#define SOCKET_PATH_FMT 68,2416
#define CMSGLEN 69,2459
#define FD_TO_CMSGHDR(70,2499
#define CMSGHDR_TO_FD(77,2708
static pthread_t socket_thread;80,2792
static int mp_socket_fd;81,2824
get_socket_path(86,2921
vfio_mp_sync_send_request(115,3739
vfio_mp_sync_receive_request(139,4111
vfio_mp_sync_send_fd(166,4515
vfio_mp_sync_receive_fd(197,5104
vfio_mp_sync_connect_to_primary(235,5777
pci_vfio_mp_sync_thread(267,6424
vfio_mp_sync_socket_setup(331,7972
pci_vfio_mp_sync_setup(375,8895

lib/librte_eal/linuxapp/eal/eal_pci_vfio.c,536
#define VFIO_DIR 63,2333
#define VFIO_CONTAINER_PATH 64,2362
#define VFIO_GROUP_FMT 65,2407
#define VFIO_GET_REGION_ADDR(66,2445
static struct vfio_config vfio_cfg;69,2532
pci_vfio_get_msix_bar(73,2632
pci_vfio_set_bus_master(145,4339
pci_vfio_setup_dma_maps(175,4966
pci_vfio_setup_interrupts(216,6022
pci_vfio_get_container_fd(312,8599
pci_vfio_get_group_fd(382,10507
pci_vfio_get_group_no(464,12791
clear_current_group(506,13810
pci_vfio_map_resource(518,14116
pci_vfio_enable(769,21399
pci_vfio_is_enabled(790,21843

lib/librte_eal/linuxapp/eal/eal_lcore.c,184
#define SYS_CPU_DIR 49,1970
#define CORE_ID_FILE 50,2022
#define PHYS_PKG_FILE 51,2062
cpu_detected(55,2205
cpu_socket_id(75,2758
cpu_core_id(125,4036
rte_eal_cpu_init(149,4640

lib/librte_eal/linuxapp/igb_uio/igb_uio.c,1931
#define PCI_MSIX_ENTRY_SIZE 43,1349
#define PCI_MSIX_ENTRY_LOWER_ADDR 44,1392
#define PCI_MSIX_ENTRY_UPPER_ADDR 45,1434
#define PCI_MSIX_ENTRY_DATA 46,1476
#define PCI_MSIX_ENTRY_VECTOR_CTRL 47,1518
#define PCI_MSIX_ENTRY_CTRL_MASKBIT 48,1561
#define PCI_SYS_FILE_BUF_SIZE 52,1633
#define PCI_DEV_CAP_REG 53,1671
#define PCI_DEV_CTRL_REG 54,1711
#define PCI_DEV_CAP_EXT_TAG_MASK 55,1751
#define PCI_DEV_CTRL_EXT_TAG_SHIFT 56,1791
#define PCI_DEV_CTRL_EXT_TAG_MASK 57,1828
#define IGBUIO_NUM_MSI_VECTORS 60,1905
struct rte_uio_pci_dev 65,2015
	struct uio_info info;66,2040
	struct pci_dev *pdev;pdev67,2063
	spinlock_t lock;68,2086
	enum rte_intr_mode mode;69,2182
		msix_entries[msix_entries71,2229
static char *intr_mode intr_mode74,2329
static enum rte_intr_mode igbuio_intr_mode_preferred 75,2360
igbuio_get_uio_pci_dev(78,2475
int local_pci_num_vf(84,2602
	struct iov 87,2694
		int pos;88,2708
		int nres;89,2719
		u32 cap;90,2731
		u16 ctrl;91,2742
		u16 total;92,2754
		u16 initial;93,2767
		u16 nr_virtfn;94,2782
show_max_vfs(107,2950
store_max_vfs(115,3149
show_extended_tag(137,3679
store_extended_tag(155,4253
show_max_read_request_size(189,5065
store_max_read_request_size(200,5350
static struct attribute *dev_attrs[dev_attrs228,6068
static const struct attribute_group dev_attr_grp 237,6250
pci_lock(242,6346
pci_unlock(254,6607
igbuio_msix_mask_irq(268,6911
igbuio_set_interrupt_mask(300,7649
igbuio_pci_irqcontrol(342,8633
igbuio_pci_irqhandler(367,9236
igbuio_dom0_mmap_phys(404,10238
igbuio_dom0_pci_mmap(423,10703
igbuio_pci_setup_iomem(446,11196
igbuio_pci_setup_ioport(472,11899
igbuio_pci_release_iomem(495,12432
igbuio_setup_bars(505,12619
igbuio_pci_probe(547,13505
igbuio_pci_remove(663,16389
igbuio_config_intr_mode(685,16889
static struct pci_driver igbuio_pci_driver 706,17432
igbuio_pci_init_module(714,17598
igbuio_pci_exit_module(726,17783

lib/librte_eal/linuxapp/xen_dom0/dom0_mm_misc.c,845
static struct dom0_mm_dev dom0_dev;83,3320
static struct kobject *dom0_kobj dom0_kobj84,3356
static struct memblock_info *rsv_mm_info;rsv_mm_info86,3398
static uint32_t rsv_memsize 89,3504
static const struct file_operations data_fops 99,3939
show_memsize_rsvd(108,4136
show_memsize(114,4294
store_memsize(120,4449
static struct attribute *dev_attrs[dev_attrs148,5152
static const struct attribute_group dev_attr_grp 155,5292
sort_viraddr(162,5406
dom0_find_memdata(185,5866
dom0_find_mempos(203,6164
dom0_memory_release(219,6345
dom0_memory_free(249,7015
find_free_memory(323,8891
find_memseg(348,9507
dom0_memory_reserve(392,10500
dom0_prepare_memsegs(498,13144
dom0_check_memory 528,13873
dom0_init(557,14524
dom0_exit(607,15664
dom0_open(620,15930
dom0_release(629,16083
dom0_mmap(648,16482
dom0_ioctl(679,17192

lib/librte_eal/linuxapp/xen_dom0/dom0_mm_dev.h,848
#define _DOM0_MM_DEV_H_60,2799
#define NUM_MEM_CTX 68,2965
#define MAX_EXCHANGE_FAIL_TIME 69,3034
#define MAX_MEMBLOCK_SIZE 70,3117
#define MAX_NUM_ORDER 71,3168
#define SIZE_PER_BLOCK 72,3222
struct dom0_mm_dev 77,3374
	struct miscdevice miscdev;78,3395
	uint8_t fail_times;79,3423
	uint32_t used_memsize;80,3444
	uint32_t num_mem_ctx;81,3468
	uint32_t config_memsize;82,3491
	uint32_t num_bigblock;83,3517
	struct  dom0_mm_data *mm_data[mm_data84,3541
	struct mutex data_lock;85,3586
struct dom0_mm_data{dom0_mm_data88,3615
	uint32_t refcnt;89,3636
	uint32_t num_memseg;90,3654
	uint32_t mem_size;91,3710
	char name[name93,3768
	uint32_t block_num[block_num96,3854
	struct memblock_info block_info[block_info99,3934
	struct memseg_info  seg_info[seg_info102,4029
#define XEN_ERR(105,4081
#define XEN_PRINT(106,4150

lib/librte_pmd_bond/rte_eth_bond_api.c,662
valid_bonded_ethdev(43,1851
valid_port_id(61,2251
valid_bonded_port_id(76,2547
valid_slave_port_id(94,2926
number_of_sockets(108,3192
const char *driver_name driver_name123,3512
rte_eth_bond_create(126,3563
rte_eth_bond_slave_add(253,6999
rte_eth_bond_slave_remove(370,10479
rte_eth_bond_mode_set(462,13217
rte_eth_bond_mode_get(471,13418
rte_eth_bond_primary_set(484,13663
rte_eth_bond_primary_get(505,14120
rte_eth_bond_slaves_get(520,14430
rte_eth_bond_active_slaves_get(542,14861
rte_eth_bond_mac_address_set(564,15328
rte_eth_bond_mac_address_reset(590,15929
rte_eth_bond_xmit_policy_set(619,16677
rte_eth_bond_xmit_policy_get(642,17133

lib/librte_pmd_bond/rte_eth_bond_private.h,1656
#define _RTE_ETH_BOND_PRIVATE_H_35,1727
#define PMD_BOND_SLAVE_PORT_KVARG	45,1853
#define PMD_BOND_PRIMARY_SLAVE_KVARG	46,1898
#define PMD_BOND_MODE_KVARG	47,1947
#define PMD_BOND_XMIT_POLICY_KVARG	48,1987
#define PMD_BOND_SOCKET_ID_KVARG	49,2039
#define PMD_BOND_MAC_ADDR_KVARG	50,2087
#define PMD_BOND_XMIT_POLICY_LAYER2_KVARG	52,2130
#define PMD_BOND_XMIT_POLICY_LAYER23_KVARG	53,2179
#define PMD_BOND_XMIT_POLICY_LAYER34_KVARG	54,2230
struct bond_rx_queue 61,2404
	int queue_id;62,2427
	struct bond_dev_private *dev_private;dev_private64,2460
	uint16_t nb_rx_desc;66,2547
	struct rte_eth_rxconf rx_conf;68,2627
	struct rte_mempool *mb_pool;mb_pool70,2713
struct bond_tx_queue 74,2799
	int queue_id;75,2822
	struct bond_dev_private *dev_private;dev_private77,2855
	uint16_t nb_tx_desc;79,2938
	struct rte_eth_txconf tx_conf;81,3018
struct slave_conf 86,3155
	uint8_t port_id;87,3175
	struct ether_addr mac_addr;89,3227
struct bond_ethdev_slave_ports 93,3341
	uint8_t slaves[slaves94,3374
	uint8_t slave_count;95,3437
struct bond_dev_private 99,3554
	uint8_t mode;100,3580
	uint8_t primary_port;102,3627
	uint8_t current_primary_port;103,3680
	uint8_t user_defined_primary_port;104,3739
	uint8_t balance_xmit_policy;106,3837
	uint8_t user_defined_mac;108,3939
	uint8_t promiscuous_en;110,4027
	uint8_t link_props_set;112,4111
	uint16_t nb_rx_queues;115,4181
	uint16_t nb_tx_queues;116,4241
	uint8_t slave_count;118,4301
	uint8_t active_slave_count;119,4357
	uint8_t active_slaves[active_slaves121,4413
	uint8_t slaves[slaves122,4481
	struct slave_conf presisted_slaves_conf[presisted_slaves_conf125,4580

lib/librte_pmd_bond/rte_eth_bond.h,331
#define _RTE_ETH_BOND_H_35,1719
#define BONDING_MODE_ROUND_ROBIN	57,2364
#define BONDING_MODE_ACTIVE_BACKUP	61,2565
#define BONDING_MODE_BALANCE	68,2975
#define BONDING_MODE_BROADCAST	74,3282
#define BALANCE_XMIT_POLICY_LAYER2	80,3494
#define BALANCE_XMIT_POLICY_LAYER23	82,3565
#define BALANCE_XMIT_POLICY_LAYER34	84,3678

lib/librte_pmd_bond/rte_eth_bond_args.c,464
const char *pmd_bond_init_valid_arguments[pmd_bond_init_valid_arguments43,1870
find_port_id_by_pci_addr(55,2110
find_port_id_by_dev_name(77,2615
parse_port_id(96,2987
bond_ethdev_parse_slave_port_kvarg(129,3719
bond_ethdev_parse_slave_mode_kvarg(151,4183
bond_ethdev_parse_socket_id_kvarg(180,4708
bond_ethdev_parse_primary_slave_port_id_kvarg(203,5176
bond_ethdev_parse_balance_xmit_policy_kvarg(221,5548
bond_ethdev_parse_bond_mac_addr_kvarg(244,6138

lib/librte_pmd_bond/rte_eth_bond_pmd.c,1276
bond_ethdev_rx_burst(48,1974
bond_ethdev_tx_round_robin(88,3078
bond_ethdev_tx_active_backup(137,4437
ether_hash(154,4848
ipv4_hash(165,5182
ipv6_hash(171,5298
udp_hash(183,5663
xmit_slave_hash(189,5760
bond_ethdev_tx_balance(273,7944
bond_ethdev_tx_burst_broadcast(322,9336
link_properties_set(360,10268
link_properties_reset(376,10754
link_properties_valid(387,11018
mac_address_set(398,11281
mac_address_slaves_update(422,11847
bond_ethdev_mode_set(475,13269
slave_configure(505,13924
slave_config_get(567,15747
slave_config_clear(579,16023
slave_config_store(600,16604
bond_ethdev_primary_set(613,16982
bond_ethdev_start(632,17500
bond_ethdev_stop(695,19170
bond_ethdev_close(706,19412
bond_ethdev_configure(711,19484
bond_ethdev_info(717,19572
bond_ethdev_rx_queue_setup(732,19929
bond_ethdev_tx_queue_setup(756,20611
bond_ethdev_rx_queue_release(779,21233
bond_ethdev_tx_queue_release(788,21341
bond_ethdev_link_update(797,21448
bond_ethdev_stats_get(828,22208
bond_ethdev_stats_reset(859,23237
bond_ethdev_promiscuous_enable(869,23465
bond_ethdev_promiscuous_disable(893,24100
bond_ethdev_lsc_event_callback(916,24722
struct eth_dev_ops default_dev_ops 1012,27409
bond_init(1030,28077
static struct rte_driver bond_drv 1203,32912

lib/librte_malloc/rte_malloc.c,354
void rte_free(60,2245
rte_malloc_socket(71,2457
rte_malloc(114,3437
rte_zmalloc_socket(123,3620
rte_zmalloc(136,3875
rte_calloc_socket(145,4060
rte_calloc(154,4272
rte_realloc(163,4435
rte_malloc_validate(191,5252
rte_malloc_get_socket_stats(205,5571
rte_malloc_dump_stats(220,5963
rte_malloc_set_limit(245,6799
rte_malloc_virt2phy(255,6993

lib/librte_malloc/malloc_heap.c,195
#define MALLOC_MEMZONE_SIZE 60,2356
get_malloc_memzone_size(66,2522
malloc_heap_add_memzone(78,2877
find_suitable_element(130,4744
malloc_heap_alloc(155,5422
malloc_heap_get_stats(181,6146

lib/librte_malloc/malloc_elem.c,450
#define MIN_DATA_SIZE 53,2088
malloc_elem_init(59,2194
malloc_elem_mkend(77,2608
elem_start_pt(90,2996
malloc_elem_can_hold(106,3574
split_elem(116,3815
malloc_elem_free_list_index(144,4828
#define MALLOC_MINSIZE_LOG2 146,4871
#define MALLOC_LOG2_INCREMENT 147,4903
malloc_elem_free_list_insert(170,5420
elem_free_list_remove(182,5730
malloc_elem_alloc(194,6123
join_elem(236,7410
malloc_elem_free(249,7792
malloc_elem_resize(287,8842

lib/librte_malloc/rte_malloc.h,275
#define _RTE_MALLOC_H_35,1717
struct rte_malloc_socket_stats 54,2059
	size_t heap_totalsz_bytes;55,2092
	size_t heap_freesz_bytes;56,2148
	size_t greatest_free_size;57,2209
	unsigned free_count;58,2281
	unsigned alloc_count;59,2349
	size_t heap_allocsz_bytes;60,2422

lib/librte_malloc/malloc_elem.h,694
#define MALLOC_ELEM_H_35,1717
enum elem_state 40,1846
	ELEM_FREE 41,1864
	ELEM_BUSY,42,1880
	ELEM_PAD 43,1892
struct malloc_elem 46,1946
	struct malloc_heap *heap;heap47,1967
	struct malloc_elem *volatile prev;48,1994
	LIST_ENTRY(49,2072
set_header(69,2764
set_trailer(73,2902
static const unsigned MALLOC_ELEM_TRAILER_LEN 77,2964
#define MALLOC_HEADER_COOKIE 79,3030
#define MALLOC_TRAILER_COOKIE 80,3106
#define MALLOC_ELEM_TRAILER(83,3261
#define MALLOC_ELEM_HEADER(85,3371
set_header(88,3446
set_trailer(95,3577
malloc_elem_cookies_ok(103,3776
static const unsigned MALLOC_ELEM_HEADER_LEN 112,3980
#define MALLOC_ELEM_OVERHEAD 113,4055
malloc_elem_from_data(120,4301

lib/librte_malloc/malloc_heap.h,63
#define MALLOC_HEAP_H_35,1717
malloc_get_numa_socket(45,1858

lib/librte_pmd_xenvirt/rte_eth_xenvirt.c,1001
#define VQ_DESC_NUM 64,2334
#define VIRTIO_MBUF_BURST_SZ 65,2358
static int virtio_idx 68,2449
static const char *drivername drivername70,2477
static struct rte_eth_link pmd_link 72,2534
rte_rxmbuf_alloc(79,2691
eth_xenvirt_rx(91,2869
eth_xenvirt_tx(135,4257
eth_dev_configure(189,5737
gntalloc_vring_flag(201,6003
dev_start_notify(225,6543
dev_stop_notify(245,7008
update_mac_address(252,7074
eth_dev_start(282,7775
eth_dev_stop(314,8484
eth_dev_close(327,8792
eth_dev_info(333,8868
eth_stats_get(349,9294
eth_stats_reset(357,9509
eth_queue_release(365,9720
eth_link_update(370,9776
gntalloc_vring_create(381,10036
virtio_queue_setup(441,11453
eth_rx_queue_setup(505,13610
eth_tx_queue_setup(518,13991
static struct eth_dev_ops ops 529,14281
rte_eth_xenvirt_parse_args(546,14750
enum dev_action 607,16072
	DEV_CREATE,608,16090
	DEV_ATTACH609,16103
eth_dev_xenvirt_create(614,16131
rte_pmd_xenvirt_devinit(693,18151
static struct rte_driver pmd_xenvirt_drv 709,18541

lib/librte_pmd_xenvirt/virtio_logs.h,336
#define _VIRTIO_LOGS_H_35,1718
#define PMD_INIT_LOG(40,1801
#define PMD_INIT_FUNC_TRACE(42,1904
#define PMD_INIT_LOG(44,1967
#define PMD_INIT_FUNC_TRACE(45,2025
#define PMD_RX_LOG(49,2113
#define PMD_RX_LOG(52,2219
#define PMD_TX_LOG(56,2317
#define PMD_TX_LOG(59,2423
#define PMD_DRV_LOG(64,2526
#define PMD_DRV_LOG(67,2630

lib/librte_pmd_xenvirt/rte_xen_lib.h,793
#define _RTE_XEN_DUMMY_PMD_H35,1723
#define	PAGEMAP_FNAME 43,1847
#define XEN_GNTALLOC_FNAME 44,1900
#define DPDK_XENSTORE_PATH 45,1952
#define DPDK_XENSTORE_NODE 46,2001
#define MEMPOOL_XENSTORE_STR 48,2095
#define MEMPOOL_VA_XENSTORE_STR 50,2181
#define RXVRING_XENSTORE_STR 52,2275
#define TXVRING_XENSTORE_STR 54,2372
#define VRING_FLAG_STR 55,2421
#define EVENT_TYPE_START_STR 57,2502
#define DOM0_DOMID 59,2555
#define PAGEMAP_PFN_BITS	64,2673
#define PAGEMAP_PFN_MASK	65,2701
#define MAP_FLAG	67,2771
#define RTE_ETH_XENVIRT_PAIRS_DELIM 69,2794
#define RTE_ETH_XENVIRT_KEY_VALUE_DELIM 70,2834
#define RTE_ETH_XENVIRT_MAX_ARGS 71,2878
#define RTE_ETH_XENVIRT_MAC_PARAM 72,2913
struct xenvirt_dict 73,2953
	uint8_t addr_valid;74,2975
	struct ether_addr addr;75,2996

lib/librte_pmd_xenvirt/rte_xen_lib.c,486
struct grant_node_item 63,2389
	uint32_t gref;64,2414
	uint32_t pfn;65,2430
int gntalloc_fd 69,2535
static char *dompath dompath72,2629
static struct xs_handle *xs xs74,2705
get_xen_virtual(81,2854
get_phys_map(102,3302
gntalloc_open(128,3887
gntalloc_close(135,4004
gntalloc(143,4102
grefwatch_from_alloc(197,5279
gntfree(244,6410
xenstore_cleanup(257,6683
xenstore_init(274,6993
xenstore_write(314,7760
grant_node_create(340,8341
grant_gntalloc_mbuf_pool(404,9951

lib/librte_pmd_xenvirt/virtqueue.h,1427
#define _VIRTQUEUE_H_35,1716
#define VIRTIO_PCI_VRING_ALIGN 50,2041
#define RTE_MBUF_DATA_DMA_ADDR(56,2170
enum { VTNET_RQ 59,2238
enum { VTNET_RQ = 0, VTNET_TQ 59,2238
enum { VTNET_RQ = 0, VTNET_TQ = 1, VTNET_CQ 59,2238
#define VQ_RING_DESC_CHAIN_END 67,2527
#define VIRTQUEUE_MAX_NAME_SZ 69,2565
struct pmd_internals 71,2600
	struct rte_eth_stats eth_stats;72,2623
	int port_id;73,2656
	int virtio_idx;74,2670
struct virtqueue 78,2692
	char vq_name[vq_name79,2711
	struct rte_mempool       *mpool;mpool80,2749
	uint16_t    queue_id;81,2820
	uint16_t    vq_queue_index;82,2881
	uint8_t     port_id;83,2940
	void        *vq_ring_virt_mem;vq_ring_virt_mem85,3008
	int         vq_alignment;86,3075
	int         vq_ring_size;87,3102
	struct vring vq_ring;89,3130
	struct pmd_internals *internals;internals90,3199
	uint16_t    vq_nentries;91,3271
	uint16_t    vq_desc_head_idx;92,3324
	uint16_t    vq_free_cnt;93,3355
	uint16_t vq_used_cons_idx;94,3411
	struct vq_desc_extra 96,3506
		void              *cookie;cookie97,3530
		uint16_t          ndescs;98,3559
	} vq_descx[0] __rte_cache_aligned;99,3587
#define VIRTQUEUE_DUMP(104,3666
#define VIRTQUEUE_DUMP(118,4261
virtqueue_full(133,4585
#define VIRTQUEUE_NUSED(138,4665
vq_ring_update_avail(141,4807
vq_ring_free_chain(158,5477
virtqueue_enqueue_recv_refill(181,6142
virtqueue_enqueue_xmit(211,7155
virtqueue_dequeue_burst(252,8295

lib/librte_pmd_xenvirt/rte_eth_xenvirt.h,36
#define _RTE_ETH_XENVIRT_H_35,1722

lib/librte_pmd_xenvirt/rte_mempool_gntalloc.c,518
struct _gntarr 50,2002
	uint32_t gref;51,2019
	phys_addr_t pa;52,2035
	uint64_t index;53,2052
	void *va;va54,2069
struct _mempool_gntalloc_info 57,2084
	struct rte_mempool *mp;mp58,2116
	uint32_t pg_num;59,2141
	uint32_t *gref_arr;gref_arr60,2159
	phys_addr_t *pa_arr;pa_arr61,2180
	void *va;va62,2202
	uint32_t mempool_idx;63,2213
	uint64_t start_index;64,2236
static rte_atomic32_t global_xenvirt_mempool_idx 68,2264
compare(71,2350
_create_mempool(78,2511
rte_mempool_gntalloc_create(256,7374

lib/librte_pmd_ixgbe/ixgbe_logs.h,401
#define _IXGBE_LOGS_H_35,1717
#define PMD_INIT_LOG(38,1776
#define PMD_INIT_FUNC_TRACE(40,1879
#define PMD_INIT_LOG(42,1942
#define PMD_INIT_FUNC_TRACE(43,2000
#define PMD_RX_LOG(47,2087
#define PMD_RX_LOG(50,2194
#define PMD_TX_LOG(54,2291
#define PMD_TX_LOG(57,2398
#define PMD_TX_FREE_LOG(61,2500
#define PMD_TX_FREE_LOG(64,2612
#define PMD_DRV_LOG(68,2718
#define PMD_DRV_LOG(71,2826

lib/librte_pmd_ixgbe/ixgbe_rxtx.h,3874
#define _IXGBE_RXTX_H_35,1717
#define RTE_PMD_IXGBE_TX_MAX_BURST 38,1742
#define RTE_PMD_IXGBE_RX_MAX_BURST 41,1825
#define RTE_IXGBE_DESCS_PER_LOOP 42,1863
#define RTE_IXGBE_DESCS_PER_LOOP 44,1944
#define RTE_IXGBE_DESCS_PER_LOOP 46,1995
#define RTE_MBUF_DATA_DMA_ADDR(49,2048
#define RTE_MBUF_DATA_DMA_ADDR_DEFAULT(53,2186
#define RTE_IXGBE_VPMD_RX_BURST 57,2316
#define RTE_IXGBE_VPMD_TX_BURST 58,2359
#define RTE_IXGBE_RXQ_REARM_THRESH 59,2402
#define RTE_IXGBE_TX_MAX_FREE_BUF_SZ 60,2466
#define RX_RING_SZ 63,2517
#define rte_packet_prefetch(67,2665
#define rte_packet_prefetch(69,2720
#define RTE_IXGBE_REGISTER_POLL_WAIT_10_MS 72,2775
#define RTE_IXGBE_WAIT_100_US 73,2822
#define RTE_IXGBE_VMTXSW_REGISTER_COUNT 74,2870
struct igb_rx_entry 79,3000
	struct rte_mbuf *mbuf;mbuf80,3022
struct igb_tx_entry 86,3177
	struct rte_mbuf *mbuf;mbuf87,3199
	uint16_t next_id;88,3269
	uint16_t last_id;89,3330
struct igb_tx_entry_v 95,3480
	struct rte_mbuf *mbuf;mbuf96,3504
struct igb_tx_entry_seq 102,3643
	const struct rte_mempool* pool;103,3669
	uint32_t same_pool;104,3702
struct igb_rx_queue 110,3779
	struct rte_mempool  *mb_pool;mb_pool111,3801
	volatile union ixgbe_adv_rx_desc *rx_ring;rx_ring112,3871
	uint64_t            rx_ring_phys_addr;113,3948
	volatile uint32_t   *rdt_reg_addr;rdt_reg_addr114,4017
	volatile uint32_t   *rdh_reg_addr;rdh_reg_addr115,4083
	struct igb_rx_entry *sw_ring;sw_ring116,4149
	struct rte_mbuf *pkt_first_seg;pkt_first_seg117,4217
	struct rte_mbuf *pkt_last_seg;pkt_last_seg118,4291
	uint16_t            nb_rx_desc;119,4363
	uint16_t            rx_tail;120,4430
	uint16_t            nb_rx_hold;121,4500
	uint16_t rx_nb_avail;123,4614
	uint16_t rx_next_avail;124,4683
	uint16_t rx_free_trigger;125,4753
	uint16_t            rxrearm_nb;128,4853
	uint16_t            rxrearm_start;129,4930
	__m128i             misc_info;130,5010
	uint16_t            rx_free_thresh;132,5096
	uint16_t            queue_id;133,5167
	uint16_t            reg_idx;134,5222
	uint8_t             port_id;135,5286
	uint8_t             crc_len;136,5349
	uint8_t             drop_en;137,5420
	uint8_t             start_rx_per_q;138,5489
	struct rte_mbuf fake_mbuf;141,5641
	struct rte_mbuf *rx_stage[rx_stage143,5715
enum ixgbe_advctx_num 150,5815
	IXGBE_CTX_0 151,5839
	IXGBE_CTX_1 152,5873
	IXGBE_CTX_NUM 153,5908
struct ixgbe_advctx_info 160,6013
	uint16_t flags;161,6040
	uint32_t cmp_mask;162,6103
	union rte_vlan_macip vlan_macip_lens;163,6171
struct igb_tx_queue 169,6295
	volatile union ixgbe_adv_tx_desc *tx_ring;tx_ring171,6350
	uint64_t            tx_ring_phys_addr;172,6394
	struct igb_tx_entry *sw_ring;sw_ring173,6463
	struct igb_tx_entry_seq *sw_ring_seq;sw_ring_seq176,6624
	volatile uint32_t   *tdt_reg_addr;tdt_reg_addr178,6670
	uint16_t            nb_tx_desc;179,6739
	uint16_t            tx_tail;180,6809
	uint16_t            tx_free_thresh;181,6879
	uint16_t            tx_rs_thresh;183,7012
	uint16_t            nb_tx_used;185,7107
	uint16_t            last_desc_cleaned;187,7198
	uint16_t            nb_tx_free;189,7300
	uint16_t tx_next_dd;190,7333
	uint16_t tx_next_rs;191,7392
	uint16_t            queue_id;192,7446
	uint16_t            reg_idx;193,7506
	uint8_t             port_id;194,7575
	uint8_t             pthresh;195,7643
	uint8_t             hthresh;196,7716
	uint8_t             wthresh;197,7785
	uint32_t txq_flags;198,7855
	uint32_t            ctx_curr;199,7909
	struct ixgbe_advctx_info ctx_cache[ctx_cache201,8013
	struct ixgbe_txq_ops *ops;ops202,8065
	uint8_t             start_tx_per_q;203,8118
struct ixgbe_txq_ops 206,8159
	void (*release_mbufs)release_mbufs207,8182
	void (*free_swring)free_swring208,8232
	void (*reset)reset209,8280
#define IXGBE_SIMPLE_FLAGS 223,8698
#define DCMD_DTYP_FLAGS 234,9025

lib/librte_pmd_ixgbe/ixgbe_ethdev.c,4899
#define IXGBE_FC_HI 77,2711
#define IXGBE_FC_LO 83,2851
#define IXGBE_FC_PAUSE 86,2923
#define IXGBE_LINK_DOWN_CHECK_TIMEOUT 88,2953
#define IXGBE_LINK_UP_CHECK_TIMEOUT 89,3005
#define IXGBE_VMDQ_NUM_UC_MAC 90,3057
#define IXGBE_MMW_SIZE_DEFAULT 92,3135
#define IXGBE_MMW_SIZE_JUMBO_FRAME 93,3177
#define IXGBEVF_PMD_NAME 95,3221
#define IXGBE_QUEUE_STAT_COUNTERS 97,3280
#define UPDATE_VF_STAT(228,9911
#define UPDATE_VF_STAT_36BIT(235,10222
#define IXGBE_SET_HWSTRIP(244,10659
#define IXGBE_CLEAR_HWSTRIP(250,10859
#define IXGBE_GET_HWSTRIP(256,11064
static struct rte_pci_id pci_id_ixgbe_map[pci_id_ixgbe_map265,11326
#define RTE_PCI_DEV_ID_DECL_IXGBE(267,11375
static struct rte_pci_id pci_id_ixgbevf_map[pci_id_ixgbevf_map277,11589
#define RTE_PCI_DEV_ID_DECL_IXGBEVF(279,11640
static struct eth_dev_ops ixgbe_eth_dev_ops 285,11786
static struct eth_dev_ops ixgbevf_eth_dev_ops 371,15967
rte_ixgbe_dev_atomic_read_link_status(406,17223
rte_ixgbe_dev_atomic_write_link_status(432,17848
ixgbe_is_sfp(449,18239
ixgbe_pf_reset_hw(465,18541
ixgbe_enable_intr(482,18902
ixgbe_disable_intr(497,19267
ixgbe_reset_qstat_mappings(518,19864
ixgbe_dev_queue_stats_mapping_set(530,20081
#define QSM_REG_NB_BITS_PER_QMAP_FIELD 535,20216
#define NB_QMAP_FIELDS_PER_QSM_REG 536,20257
#define QMAP_FIELD_RESERVED_BITS_MASK 537,20294
ixgbe_restore_statistics_mapping(595,22311
ixgbe_dcb_init(613,22847
ixgbe_swfw_lock_reset(658,24330
eth_ixgbe_dev_init(692,25402
ixgbevf_negotiate_api(885,31722
generate_random_mac_addr(903,32052
eth_ixgbevf_dev_init(922,32591
static struct eth_driver rte_ixgbe_pmd 1048,36391
static struct eth_driver rte_ixgbevf_pmd 1061,36697
rte_ixgbe_pmd_init(1077,37100
rte_ixgbevf_pmd_init(1091,37431
ixgbe_vlan_filter_set(1100,37625
ixgbe_vlan_strip_queue_set(1126,38257
ixgbe_vlan_tpid_set(1135,38450
ixgbe_vlan_hw_filter_disable(1145,38680
ixgbe_vlan_hw_filter_enable(1161,39016
ixgbe_vlan_hw_strip_bitmap_set(1185,39635
ixgbe_vlan_hw_strip_disable(1200,39969
ixgbe_vlan_hw_strip_enable(1224,40633
ixgbe_vlan_hw_strip_disable_all(1248,41290
ixgbe_vlan_hw_strip_enable_all(1276,42009
ixgbe_vlan_hw_extend_disable(1304,42732
ixgbe_vlan_hw_extend_enable(1325,43246
ixgbe_vlan_offload_set(1350,43890
ixgbe_vmdq_vlan_hw_filter_enable(1375,44475
ixgbe_dev_configure(1386,44855
ixgbe_dev_start(1404,45215
ixgbe_dev_stop(1555,48921
ixgbe_dev_set_link_up(1594,49741
ixgbe_dev_set_link_down(1623,50398
ixgbe_dev_close(1653,51051
ixgbe_dev_stats_get(1675,51506
ixgbe_dev_stats_reset(1856,58257
ixgbevf_dev_stats_get(1869,58547
ixgbevf_dev_stats_reset(1907,59724
ixgbe_dev_info_get(1925,60133
ixgbe_dev_link_update(1955,61243
ixgbe_dev_promiscuous_enable(2020,62879
ixgbe_dev_promiscuous_disable(2031,63171
ixgbe_dev_allmulticast_enable(2046,63548
ixgbe_dev_allmulticast_disable(2057,63821
ixgbe_dev_lsc_interrupt_setup(2082,64432
ixgbe_dev_interrupt_get_status(2104,64868
ixgbe_dev_link_status_print(2141,65683
ixgbe_dev_interrupt_action(2175,66562
ixgbe_dev_interrupt_delayed_handler(2240,68318
ixgbe_dev_interrupt_handler(2278,69340
ixgbe_dev_led_on(2287,69577
ixgbe_dev_led_off(2296,69776
ixgbe_flow_ctrl_get(2305,69977
ixgbe_flow_ctrl_set(2354,71129
ixgbe_dcb_pfc_enable_generic(2427,73265
ixgbe_dcb_pfc_enable(2560,77339
ixgbe_priority_flow_ctrl_set(2572,77645
ixgbe_dev_rss_reta_update(2626,79420
ixgbe_dev_rss_reta_query(2665,80351
ixgbe_add_rar(2699,81164
ixgbe_remove_rar(2709,81452
ixgbe_dev_mtu_set(2717,81628
ixgbevf_intr_disable(2766,83005
ixgbevf_dev_configure(2777,83264
ixgbevf_dev_start(2804,83905
ixgbevf_dev_stop(2841,84700
ixgbevf_dev_close(2860,85091
static void ixgbevf_set_vfta_all(2874,85410
ixgbevf_vlan_filter_set(2896,85907
ixgbevf_vlan_strip_queue_set(2927,86699
ixgbevf_vlan_offload_set(2949,87177
ixgbe_vmdq_mode_check(2966,87603
ixgbe_uta_vector(2981,87920
ixgbe_uc_hash_table_set(3011,88800
ixgbe_uc_all_hash_table_set(3064,90277
ixgbe_set_pool_rx_mode(3091,90946
ixgbe_set_pool_rx(3130,91887
ixgbe_set_pool_tx(3157,92357
ixgbe_set_pool_vlan_filter(3184,92827
ixgbe_mirror_rule_set(3205,93331
ixgbe_mirror_rule_reset(3328,96958
static int ixgbe_set_queue_rate_limit(3360,97849
static int ixgbe_set_vf_rate_limit(3407,99254
ixgbevf_add_mac_addr(3463,100816
ixgbevf_remove_mac_addr(3484,101525
ixgbe_add_syn_filter(3544,103278
ixgbe_remove_syn_filter(3584,104136
ixgbe_get_syn_filter(3613,104784
ixgbe_add_ethertype_filter(3646,105600
ixgbe_remove_ethertype_filter(3694,106843
ixgbe_get_ethertype_filter(3725,107547
convert_protocol_type(3752,108359
revert_protocol_type(3765,108703
ixgbe_add_5tuple_filter(3791,109309
ixgbe_remove_5tuple_filter(3862,111523
ixgbe_get_5tuple_filter(3895,112382
ixgbevf_dev_set_mtu(3944,114071
static struct rte_driver rte_ixgbe_driver 3977,115170
static struct rte_driver rte_ixgbevf_driver 3982,115268

lib/librte_pmd_ixgbe/ixgbe_82599_bypass.c,200
ixgbe_set_fiber_fixed_speed(52,2250
ixgbe_setup_mac_link_multispeed_fixed_fiber(120,3954
ixgbe_bypass_get_media_type(260,7957
ixgbe_bypass_init_shared_code(278,8314
ixgbe_bypass_init_hw(296,8689

lib/librte_pmd_ixgbe/ixgbe_pf.c,523
#define IXGBE_MAX_VFTA 55,2107
dev_num_vf(58,2164
int ixgbe_vf_perm_addr_gen(64,2258
ixgbe_mb_intr_setup(82,2703
void ixgbe_pf_host_init(92,2886
int ixgbe_pf_host_configure(145,4414
set_rx_mode(245,7572
ixgbe_vf_reset_event(291,8887
ixgbe_vf_reset_msg(316,9582
ixgbe_vf_reset(345,10512
ixgbe_vf_set_mac_addr(372,11360
ixgbe_vf_set_multicast(388,11925
ixgbe_vf_set_vlan(426,13165
ixgbe_set_vf_lpe(445,13704
ixgbe_rcv_msg_from_vf(470,14413
ixgbe_rcv_ack_from_vf(533,16077
void ixgbe_pf_mbx_process(545,16414

lib/librte_pmd_ixgbe/ixgbe_rxtx.c,3226
#define IXGBE_RSS_OFFLOAD_ALL 82,2748
rte_rxmbuf_alloc(94,3016
#define RTE_PMD_USE_PREFETCH105,3185
#define rte_ixgbe_prefetch(112,3305
#define rte_ixgbe_prefetch(114,3360
ixgbe_tx_free_bufs(128,3747
tx4(173,5025
tx1(194,5567
ixgbe_tx_fill_hw_ring(215,6087
tx_xmit_pkts(248,7071
ixgbe_xmit_pkts_simple(334,9749
ixgbe_set_xmit_ctx(359,10399
what_advctx_update(424,12411
tx_desc_cksum_flags_to_olinfo(447,13134
tx_desc_vlan_flags_to_cmdtype(459,13501
#define DEFAULT_TX_RS_THRESH 467,13740
#define DEFAULT_TX_FREE_THRESH 470,13812
ixgbe_xmit_cleanup(475,13931
ixgbe_xmit_pkts(533,15816
rx_desc_hlen_type_rss_to_pkt_flags(816,23408
rx_desc_status_to_pkt_flags(852,24387
rx_desc_error_to_pkt_flags(872,24889
#define LOOK_AHEAD 894,25579
ixgbe_rx_scan_hw_ring(899,25690
ixgbe_rx_alloc_bufs(975,27852
ixgbe_rx_fill_from_stage(1025,29270
rx_recv_pkts(1046,29866
ixgbe_recv_pkts_bulk_alloc(1100,31399
ixgbe_recv_pkts(1128,32051
ixgbe_recv_scattered_pkts(1313,37967
#define IXGBE_ALIGN 1590,46517
#define IXGBE_MIN_RING_DESC 1599,46778
#define IXGBE_MAX_RING_DESC 1600,46809
ring_dma_zone_reserve(1608,47062
ixgbe_tx_queue_release_mbufs(1632,47686
ixgbe_tx_free_swring(1647,47975
ixgbe_tx_queue_release(1655,48112
ixgbe_dev_tx_queue_release(1665,48293
ixgbe_reset_tx_queue(1672,48432
static struct ixgbe_txq_ops def_txq_ops 1711,49503
ixgbe_dev_tx_queue_setup(1718,49673
ixgbe_rx_queue_release_mbufs(1905,56550
ixgbe_rx_queue_release(1930,57097
ixgbe_dev_rx_queue_release(1940,57259
check_rx_burst_bulk_alloc_preconditions(1955,57679
ixgbe_reset_rx_queue(1990,58730
ixgbe_dev_rx_queue_setup(2046,60513
ixgbe_dev_rx_queue_count(2193,65096
#define IXGBE_RXQ_SCAN_INTERVAL 2195,65170
ixgbe_dev_rx_descriptor_done(2221,65803
ixgbe_dev_clear_queues(2238,66207
static uint8_t rss_intel_key[rss_intel_key2289,67812
ixgbe_rss_disable(2298,68110
ixgbe_hw_rss_hash_set(2310,68372
ixgbe_dev_rss_hash_update(2355,69707
ixgbe_dev_rss_hash_conf_get(2388,70696
ixgbe_rss_configure(2441,72262
#define NUM_VFTA_REGISTERS 2481,73214
#define NIC_RX_BUFFER_SIZE 2482,73245
ixgbe_vmdq_dcb_configure(2485,73291
ixgbe_dcb_tx_hw_config(2597,77028
ixgbe_vmdq_dcb_hw_tx_config(2645,78384
ixgbe_vmdq_dcb_rx_config(2665,78965
ixgbe_dcb_vt_tx_config(2692,79788
ixgbe_dcb_rx_config(2721,80625
ixgbe_dcb_tx_config(2742,81216
ixgbe_dcb_rx_hw_config(2768,81974
ixgbe_dcb_hw_arbite_rx_config(2830,83565
ixgbe_dcb_hw_arbite_tx_config(2848,83989
#define DCB_RX_CONFIG 2866,84556
#define DCB_TX_CONFIG 2867,84581
#define DCB_TX_PB 2868,84606
ixgbe_dcb_hw_configure(2876,84855
void ixgbe_configure_dcb(3055,90770
ixgbe_vmdq_rx_hw_configure(3081,91355
ixgbe_vmdq_tx_hw_configure(3165,94030
ixgbe_alloc_rx_queue_mbufs(3199,94888
ixgbe_dev_mq_rx_configure(3234,95771
ixgbe_dev_mq_tx_configure(3290,96975
ixgbe_dev_rx_init(3351,98372
ixgbe_dev_tx_init(3531,103554
ixgbe_setup_loopback_link_82599(3596,105421
ixgbe_dev_rxtx_start(3624,106031
ixgbe_dev_rx_queue_start(3683,107644
ixgbe_dev_rx_queue_stop(3729,108866
ixgbe_dev_tx_queue_start(3771,109873
ixgbe_dev_tx_queue_stop(3812,110945
ixgbevf_dev_rx_init(3873,112466
ixgbevf_dev_tx_init(3995,116144
ixgbevf_dev_rxtx_start(4036,117301

lib/librte_pmd_ixgbe/ixgbe_bypass_defines.h,3344
#define _IXGBE_BYPASS_DEFINES_H_35,1727
#define msleep(39,1784
#define usleep_range(40,1835
#define BYPASS_PAGE_CTL0	42,1885
#define BYPASS_PAGE_CTL1	43,1921
#define BYPASS_PAGE_CTL2	44,1957
#define BYPASS_PAGE_M	45,1993
#define BYPASS_WE	46,2027
#define BYPASS_AUTO	48,2058
#define BYPASS_NOP	49,2082
#define BYPASS_NORM	50,2105
#define BYPASS_BYPASS	51,2129
#define BYPASS_ISOLATE	52,2155
#define BYPASS_EVENT_MAIN_ON	54,2183
#define BYPASS_EVENT_AUX_ON	55,2216
#define BYPASS_EVENT_MAIN_OFF	56,2248
#define BYPASS_EVENT_AUX_OFF	57,2282
#define BYPASS_EVENT_WDT_TO	58,2315
#define BYPASS_EVENT_USR	59,2347
#define BYPASS_MODE_OFF_M	61,2377
#define BYPASS_STATUS_OFF_M	62,2414
#define BYPASS_AUX_ON_M	63,2453
#define BYPASS_MAIN_ON_M	64,2489
#define BYPASS_MAIN_OFF_M	65,2525
#define BYPASS_AUX_OFF_M	66,2562
#define BYPASS_WDTIMEOUT_M	67,2598
#define BYPASS_WDT_ENABLE_M	68,2636
#define BYPASS_WDT_VALUE_M	69,2675
#define BYPASS_MODE_OFF_SHIFT	71,2714
#define BYPASS_STATUS_OFF_SHIFT	72,2746
#define BYPASS_AUX_ON_SHIFT	73,2780
#define BYPASS_MAIN_ON_SHIFT	74,2810
#define BYPASS_MAIN_OFF_SHIFT	75,2841
#define BYPASS_AUX_OFF_SHIFT	76,2873
#define BYPASS_WDTIMEOUT_SHIFT	77,2905
#define BYPASS_WDT_ENABLE_SHIFT	78,2939
#define BYPASS_WDT_TIME_SHIFT	79,2974
#define BYPASS_WDT_1	81,3008
#define BYPASS_WDT_1_5	82,3033
#define BYPASS_WDT_2	83,3060
#define BYPASS_WDT_3	84,3085
#define BYPASS_WDT_4	85,3110
#define BYPASS_WDT_8	86,3135
#define BYPASS_WDT_16	87,3160
#define BYPASS_WDT_32	88,3186
#define BYPASS_WDT_OFF	89,3212
#define BYPASS_WDT_MASK	91,3243
#define BYPASS_CTL1_TIME_M	93,3272
#define BYPASS_CTL1_VALID_M	94,3310
#define BYPASS_CTL1_OFFTRST_M	95,3349
#define BYPASS_CTL1_WDT_PET_M	96,3390
#define BYPASS_CTL1_VALID	98,3432
#define BYPASS_CTL1_OFFTRST	99,3469
#define BYPASS_CTL1_WDT_PET	100,3508
#define BYPASS_CTL2_DATA_M	102,3548
#define BYPASS_CTL2_OFFSET_M	103,3586
#define BYPASS_CTL2_RW_M	104,3626
#define BYPASS_CTL2_HEAD_M	105,3662
#define BYPASS_CTL2_OFFSET_SHIFT	107,3701
#define BYPASS_CTL2_HEAD_SHIFT	108,3736
#define BYPASS_CTL2_RW	110,3772
enum ixgbe_state_t 112,3808
	__IXGBE_TESTING,113,3829
	__IXGBE_RESETTING,114,3847
	__IXGBE_DOWN,115,3867
	__IXGBE_SERVICE_SCHED,116,3882
	__IXGBE_IN_SFP_INIT,117,3906
	__IXGBE_IN_BYPASS_LOW,118,3928
	__IXGBE_IN_BYPASS_HIGH,119,3952
	__IXGBE_IN_BYPASS_LOG,120,3977
#define BYPASS_MAX_LOGS	123,4005
#define BYPASS_LOG_SIZE	124,4033
#define BYPASS_LOG_LINE_SIZE	125,4060
#define BYPASS_EEPROM_VER_ADD	127,4093
#define BYPASS_LOG_TIME_M	129,4129
#define BYPASS_LOG_TIME_VALID_M	130,4166
#define BYPASS_LOG_HEAD_M	131,4209
#define BYPASS_LOG_CLEAR_M	132,4246
#define BYPASS_LOG_EVENT_M	133,4284
#define BYPASS_LOG_ACTION_M	134,4322
#define BYPASS_LOG_EVENT_SHIFT	136,4356
#define BYPASS_LOG_CLEAR_SHIFT	137,4390
#define IXGBE_DEV_TO_ADPATER(138,4441
#define	IXGBE_I2C_EEPROM_DEV_ADDR2	142,4564
#define IXGBE_SFF_SFF_8472_SWAP	144,4605
#define IXGBE_SFF_SFF_8472_COMP	145,4643
#define IXGBE_SFF_SFF_8472_OSCB	146,4681
#define IXGBE_SFF_SFF_8472_ESCB	147,4719
#define IXGBE_SFF_SOFT_RS_SELECT_MASK	149,4758
#define IXGBE_SFF_SOFT_RS_SELECT_10G	150,4800
#define IXGBE_SFF_SOFT_RS_SELECT_1G	151,4841
#define IXGBE_DEV_ID_82599_BYPASS	154,4918
#define IXGBE_BYPASS_FW_WRITE_FAILURE	156,4960

lib/librte_pmd_ixgbe/ixgbe_fdir.c,1249
#define FDIRCTRL_PBALLOC_MASK 53,2122
#define PBALLOC_SIZE_SHIFT 56,2223
#define PERFECT_BUCKET_64KB_HASH_MASK 59,2341
#define PERFECT_BUCKET_128KB_HASH_MASK 60,2403
#define PERFECT_BUCKET_256KB_HASH_MASK 61,2465
#define SIG_BUCKET_64KB_HASH_MASK 62,2527
#define SIG_BUCKET_128KB_HASH_MASK 63,2589
#define SIG_BUCKET_256KB_HASH_MASK 64,2651
static void fdir_enable_82599(74,3035
configure_fdir_flags(123,4582
ixgbe_fdir_configure(176,5935
ixgbe_atr_compute_hash_82599(231,7632
atr_compute_sig_hash_82599(322,10590
fdir_add_signature_filter_82599(362,12002
fdir_filter_to_atr_input(392,12897
fdir_add_update_signature_filter(457,14977
ixgbe_fdir_add_signature_filter(481,15665
ixgbe_fdir_update_signature_filter(489,15879
fdir_erase_filter_82599(502,16317
ixgbe_fdir_remove_signature_filter(543,17314
reverse_fdir_bitmasks(576,18307
#define IXGBE_WRITE_REG_BE32 590,18833
fdir_set_input_mask_82599(597,19050
ixgbe_fdir_set_masks(667,21195
atr_compute_perfect_hash_82599(689,21681
fdir_write_perfect_filter_82599(713,22498
fdir_add_update_perfect_filter(776,24825
ixgbe_fdir_add_perfect_filter(807,25664
ixgbe_fdir_update_perfect_filter(817,25926
ixgbe_fdir_remove_perfect_filter(827,26191
ixgbe_fdir_info_get(854,26891

lib/librte_pmd_ixgbe/ixgbe_rxtx_vec.c,722
static struct rte_mbuf mb_def 47,1916
ixgbe_rxq_rearm(72,2192
#define OLFLAGS_MASK 150,4659
#define OLFLAGS_MASK_V 153,4814
#define PTYPE_SHIFT 157,4986
#define VTAG_SHIFT 158,5013
desc_to_olflags_v(161,5060
		uint16_t e[e165,5173
		uint64_t dword;166,5190
#define desc_to_olflags_v(189,5839
ixgbe_recv_pkts_vec(203,6235
vtx1(356,11215
vtx(392,12190
ixgbe_tx_free_bufs(401,12428
tx_backlog_entry(455,13851
ixgbe_xmit_pkts_vec(472,14270
ixgbe_tx_queue_release_mbufs(543,16130
ixgbe_tx_free_swring(574,16926
ixgbe_reset_tx_queue(591,17225
static struct ixgbe_txq_ops vec_txq_ops 628,18309
int ixgbe_txq_vec_setup(634,18475
int ixgbe_rxq_vec_setup(661,19101
int ixgbe_rx_vec_condition_check(676,19445

lib/librte_pmd_ixgbe/ixgbe_bypass.h,341
#define _IXGBE_BYPASS_H_35,1719
struct ixgbe_bypass_mac_ops 39,1768
	s32 (*bypass_rw)bypass_rw40,1798
	bool (*bypass_valid_rd)bypass_valid_rd41,1861
	s32 (*bypass_set)bypass_set42,1913
	s32 (*bypass_rd_eep)bypass_rd_eep43,1987
struct ixgbe_bypass_info 46,2057
	uint64_t reset_tm;47,2084
	struct ixgbe_bypass_mac_ops ops;48,2104

lib/librte_pmd_ixgbe/ixgbe_bypass_api.h,266
#define _IXGBE_BYPASS_API_H_35,1723
#define IXGBE_BYPASS_BB_WAIT 49,2070
static s32 ixgbe_bypass_rw_generic(50,2101
static bool ixgbe_bypass_valid_rd_generic(165,5007
static s32 ixgbe_bypass_set_generic(221,6629
static s32 ixgbe_bypass_rd_eep_generic(263,7782

lib/librte_pmd_ixgbe/ixgbe_bypass.c,450
#define	BYPASS_STATUS_OFF_MASK	40,1817
#define	FUNC_PTR_OR_ERR_RET(43,1904
#define	FUNC_PTR_OR_RET(51,2219
ixgbe_bypass_set_time(69,2735
ixgbe_bypass_init(106,3605
ixgbe_bypass_state_show(137,4458
ixgbe_bypass_state_store(161,4998
ixgbe_bypass_event_show(186,5578
ixgbe_bypass_event_store(231,6502
ixgbe_bypass_wd_timeout_store(275,7465
ixgbe_bypass_ver_show(307,8224
ixgbe_bypass_wd_timeout_show(341,8982
ixgbe_bypass_wd_reset(367,9540

lib/librte_pmd_ixgbe/ixgbe_ethdev.h,4239
#define _IXGBE_ETHDEV_H_35,1719
#define IXGBE_FLAG_NEED_LINK_UPDATE 42,1903
#define IXGBE_FLAG_MAILBOX 43,1958
#define IXGBE_ADVTXD_MAC_1588 49,2114
#define IXGBE_RXD_STAT_TMST 50,2193
#define IXGBE_ADVTXD_TUCMD_L4T_RSV 51,2276
#define IXGBE_RXDADV_ERR_CKSUM_BIT 52,2352
#define IXGBE_RXDADV_ERR_CKSUM_MSK 53,2391
#define IXGBE_ADVTXD_MACLEN_SHIFT 54,2429
#define IXGBE_NB_STAT_MAPPING_REGS 55,2503
#define IXGBE_EXTENDED_VLAN	56,2542
#define IXGBE_VFTA_SIZE 57,2619
#define IXGBE_VLAN_TAG_SIZE 58,2647
#define IXGBE_MAX_RX_QUEUE_NUM	59,2677
#define NBBY	61,2725
#define IXGBE_HWSTRIP_BITMAP_SIZE 63,2778
#define IXGBE_LPBK_82599_NONE 67,2943
#define IXGBE_LPBK_82599_TX_RX 68,3022
#define IXGBE_MAX_JUMBO_FRAME_SIZE 70,3103
#define IXGBE_RTTBCNRC_RF_INT_MASK_BASE 72,3183
#define IXGBE_RTTBCNRC_RF_INT_MASK_M 73,3234
#define IXGBE_MAX_QUEUE_NUM_PER_VF 76,3340
#define IXGBE_SYN_FILTER_ENABLE 78,3379
#define IXGBE_SYN_FILTER_QUEUE 79,3460
#define IXGBE_SYN_FILTER_QUEUE_SHIFT 80,3540
#define IXGBE_SYN_FILTER_SYNQFP 81,3626
#define IXGBE_ETQF_UP 83,3702
#define IXGBE_ETQF_SHIFT 84,3791
#define IXGBE_ETQF_UP_EN 85,3834
#define IXGBE_ETQF_ETHERTYPE 86,3885
#define IXGBE_ETQF_MAX_PRI 87,3975
#define IXGBE_SDPQF_DSTPORT 89,4018
#define IXGBE_SDPQF_DSTPORT_SHIFT 90,4090
#define IXGBE_SDPQF_SRCPORT 91,4168
#define IXGBE_L34T_IMIR_SIZE_BP 93,4241
#define IXGBE_L34T_IMIR_RESERVE 94,4292
#define IXGBE_L34T_IMIR_LLI 95,4387
#define IXGBE_L34T_IMIR_QUEUE 96,4438
#define IXGBE_L34T_IMIR_QUEUE_SHIFT 97,4489
#define IXGBE_5TUPLE_MAX_PRI 98,4532
#define IXGBE_5TUPLE_MIN_PRI 99,4574
struct ixgbe_hw_fdir_info 104,4660
	uint16_t    collision;105,4688
	uint16_t    free;106,4712
	uint16_t    maxhash;107,4731
	uint8_t     maxlen;108,4753
	uint64_t    add;109,4774
	uint64_t    remove;110,4792
	uint64_t    f_add;111,4813
	uint64_t    f_remove;112,4833
struct ixgbe_interrupt 116,4904
	uint32_t flags;117,4929
	uint32_t mask;118,4946
struct ixgbe_stat_mapping_registers 121,4966
	uint32_t tqsm[tqsm122,5004
	uint32_t rqsmr[rqsmr123,5048
struct ixgbe_vfta 126,5097
	uint32_t vfta[vfta127,5117
struct ixgbe_hwstrip 130,5154
	uint32_t bitmap[bitmap131,5177
#define IXGBE_MAX_VF_MC_ENTRIES	137,5271
#define IXGBE_MAX_MR_RULE_ENTRIES	138,5307
#define IXGBE_MAX_UTA 139,5385
struct ixgbe_uta_info 141,5430
	uint8_t  uc_filter_type;142,5454
	uint16_t uta_in_use;143,5480
	uint32_t uta_shadow[uta_shadow144,5502
struct ixgbe_mirror_info 147,5543
	struct rte_eth_vmdq_mirror_conf mr_conf[mr_conf148,5570
struct ixgbe_vf_info 152,5686
	uint8_t vf_mac_addresses[vf_mac_addresses153,5709
	uint16_t vf_mc_hashes[vf_mc_hashes154,5752
	uint16_t num_vf_mc_hashes;155,5801
	uint16_t default_vf_vlan_id;156,5829
	uint16_t vlans_enabled;157,5859
	bool clear_to_send;158,5884
	uint16_t tx_rate[tx_rate159,5905
	uint16_t vlan_count;160,5952
	uint8_t spoofchk_enabled;161,5974
struct ixgbe_adapter 167,6089
	struct ixgbe_hw             hw;168,6112
	struct ixgbe_hw_stats       stats;169,6145
	struct ixgbe_hw_fdir_info   fdir;170,6181
	struct ixgbe_interrupt      intr;171,6216
	struct ixgbe_stat_mapping_registers stat_mappings;172,6251
	struct ixgbe_vfta           shadow_vfta;173,6303
	struct ixgbe_hwstrip		hwstrip;174,6345
	struct ixgbe_dcb_config     dcb_config;175,6377
	struct ixgbe_mirror_info    mr_data;176,6418
	struct ixgbe_vf_info        *vfdata;vfdata177,6456
	struct ixgbe_uta_info       uta_info;178,6494
	struct ixgbe_bypass_info    bps;180,6555
enum ixgbe_5tuple_protocol 187,6667
	IXGBE_FILTER_PROTOCOL_TCP 188,6696
	IXGBE_FILTER_PROTOCOL_UDP,189,6728
	IXGBE_FILTER_PROTOCOL_SCTP,190,6756
	IXGBE_FILTER_PROTOCOL_NONE,191,6785
#define IXGBE_DEV_PRIVATE_TO_HW(194,6818
#define IXGBE_DEV_PRIVATE_TO_STATS(197,6903
#define IXGBE_DEV_PRIVATE_TO_INTR(200,6995
#define IXGBE_DEV_PRIVATE_TO_FDIR_INFO(203,7085
#define IXGBE_DEV_PRIVATE_TO_STAT_MAPPINGS(206,7180
#define IXGBE_DEV_PRIVATE_TO_VFTA(209,7288
#define IXGBE_DEV_PRIVATE_TO_HWSTRIP_BITMAP(212,7385
#define IXGBE_DEV_PRIVATE_TO_DCB_CFG(215,7488
#define IXGBE_DEV_PRIVATE_TO_P_VFDATA(218,7587
#define IXGBE_DEV_PRIVATE_TO_PFDATA(221,7683
#define IXGBE_DEV_PRIVATE_TO_UTA(224,7778

lib/librte_pmd_ixgbe/ixgbe/ixgbe_dcb_82598.h,1009
#define _IXGBE_DCB_82598_H_35,1705
#define IXGBE_DPMCS_MTSOS_SHIFT	40,1840
#define IXGBE_DPMCS_TDPAC	41,1875
#define IXGBE_DPMCS_TRM	43,1975
#define IXGBE_DPMCS_ARBDIS	44,2039
#define IXGBE_DPMCS_TSOEF	45,2103
#define IXGBE_RUPPBMR_MQA	47,2177
#define IXGBE_RT2CR_MCL_SHIFT	49,2248
#define IXGBE_RT2CR_LSP	50,2322
#define IXGBE_RDRXCTL_MPBEN	52,2380
#define IXGBE_RDRXCTL_MCEN	54,2482
#define IXGBE_TDTQ2TCCR_MCL_SHIFT	57,2581
#define IXGBE_TDTQ2TCCR_BWG_SHIFT	58,2618
#define IXGBE_TDTQ2TCCR_GSP	59,2654
#define IXGBE_TDTQ2TCCR_LSP	60,2693
#define IXGBE_TDPT2TCCR_MCL_SHIFT	62,2733
#define IXGBE_TDPT2TCCR_BWG_SHIFT	63,2770
#define IXGBE_TDPT2TCCR_GSP	64,2806
#define IXGBE_TDPT2TCCR_LSP	65,2845
#define IXGBE_PDPMCS_TPPAC	67,2885
#define IXGBE_PDPMCS_ARBDIS	69,2986
#define IXGBE_PDPMCS_TRM	70,3047
#define IXGBE_DTXCTL_ENDBUBD	72,3119
#define IXGBE_TXPBSIZE_40KB	74,3193
#define IXGBE_RXPBSIZE_48KB	75,3257
#define IXGBE_RXPBSIZE_64KB	76,3321
#define IXGBE_RXPBSIZE_80KB	77,3385

lib/librte_pmd_ixgbe/ixgbe/ixgbe_phy.h,2248
#define _IXGBE_PHY_H_35,1699
#define IXGBE_I2C_EEPROM_DEV_ADDR	38,1746
#define IXGBE_I2C_EEPROM_DEV_ADDR2	39,1785
#define IXGBE_I2C_EEPROM_BANK_LEN	40,1825
#define IXGBE_SFF_IDENTIFIER	43,1891
#define IXGBE_SFF_IDENTIFIER_SFP	44,1925
#define IXGBE_SFF_VENDOR_OUI_BYTE0	45,1962
#define IXGBE_SFF_VENDOR_OUI_BYTE1	46,2002
#define IXGBE_SFF_VENDOR_OUI_BYTE2	47,2042
#define IXGBE_SFF_1GBE_COMP_CODES	48,2082
#define IXGBE_SFF_10GBE_COMP_CODES	49,2120
#define IXGBE_SFF_CABLE_TECHNOLOGY	50,2159
#define IXGBE_SFF_CABLE_SPEC_COMP	51,2198
#define IXGBE_SFF_SFF_8472_SWAP	52,2237
#define IXGBE_SFF_SFF_8472_COMP	53,2275
#define IXGBE_SFF_DA_PASSIVE_CABLE	56,2329
#define IXGBE_SFF_DA_ACTIVE_CABLE	57,2368
#define IXGBE_SFF_DA_SPEC_ACTIVE_LIMITING	58,2406
#define IXGBE_SFF_1GBASESX_CAPABLE	59,2452
#define IXGBE_SFF_1GBASELX_CAPABLE	60,2491
#define IXGBE_SFF_1GBASET_CAPABLE	61,2530
#define IXGBE_SFF_10GBASESR_CAPABLE	62,2568
#define IXGBE_SFF_10GBASELR_CAPABLE	63,2609
#define IXGBE_SFF_10GBASEER_CAPABLE 65,2676
#define IXGBE_SFF_ADDRESSING_MODE	67,2752
#define IXGBE_I2C_EEPROM_READ_MASK	68,2790
#define IXGBE_I2C_EEPROM_STATUS_MASK	69,2831
#define IXGBE_I2C_EEPROM_STATUS_NO_OPERATION	70,2872
#define IXGBE_I2C_EEPROM_STATUS_PASS	71,2921
#define IXGBE_I2C_EEPROM_STATUS_FAIL	72,2962
#define IXGBE_I2C_EEPROM_STATUS_IN_PROGRESS	73,3003
#define IXGBE_TAF_SYM_PAUSE	76,3079
#define IXGBE_TAF_ASM_PAUSE	77,3114
#define IXGBE_SFF_VENDOR_OUI_BYTE0_SHIFT	80,3173
#define IXGBE_SFF_VENDOR_OUI_BYTE1_SHIFT	81,3217
#define IXGBE_SFF_VENDOR_OUI_BYTE2_SHIFT	82,3261
#define IXGBE_SFF_VENDOR_OUI_TYCO	85,3369
#define IXGBE_SFF_VENDOR_OUI_FTL	86,3414
#define IXGBE_SFF_VENDOR_OUI_AVAGO	87,3458
#define IXGBE_SFF_VENDOR_OUI_INTEL	88,3504
#define IXGBE_I2C_T_HD_STA	91,3609
#define IXGBE_I2C_T_LOW	92,3638
#define IXGBE_I2C_T_HIGH	93,3665
#define IXGBE_I2C_T_SU_STA	94,3692
#define IXGBE_I2C_T_HD_DATA	95,3721
#define IXGBE_I2C_T_SU_DATA	96,3751
#define IXGBE_I2C_T_RISE	97,3781
#define IXGBE_I2C_T_FALL	98,3808
#define IXGBE_I2C_T_SU_STO	99,3835
#define IXGBE_I2C_T_BUF	100,3864
#define IXGBE_TN_LASI_STATUS_REG	102,3892
#define IXGBE_TN_LASI_STATUS_TEMP_ALARM	103,3932
#define IXGBE_SFF_SFF_8472_UNSUP	106,4011

lib/librte_pmd_ixgbe/ixgbe/ixgbe_vf.h,2063
#define __IXGBE_VF_H__35,1700
#define IXGBE_VF_IRQ_CLEAR_MASK	38,1791
#define IXGBE_VF_MAX_TX_QUEUES	39,1825
#define IXGBE_VF_MAX_RX_QUEUES	40,1858
#define IXGBE_VF_MAX_TRAFFIC_CLASS	43,1909
#define IXGBE_VFCTRL	45,1947
#define IXGBE_VFSTATUS	46,1977
#define IXGBE_VFLINKS	47,2009
#define IXGBE_VFFRTIMER	48,2040
#define IXGBE_VFRXMEMWRAP	49,2073
#define IXGBE_VTEICR	50,2107
#define IXGBE_VTEICS	51,2137
#define IXGBE_VTEIMS	52,2167
#define IXGBE_VTEIMC	53,2197
#define IXGBE_VTEIAC	54,2227
#define IXGBE_VTEIAM	55,2257
#define IXGBE_VTEITR(56,2287
#define IXGBE_VTIVAR(57,2334
#define IXGBE_VTIVAR_MISC	58,2381
#define IXGBE_VTRSCINT(59,2415
#define IXGBE_VFRDBAL(61,2513
#define IXGBE_VFRDBAH(62,2563
#define IXGBE_VFRDLEN(63,2613
#define IXGBE_VFRDH(64,2663
#define IXGBE_VFRDT(65,2712
#define IXGBE_VFRXDCTL(66,2761
#define IXGBE_VFSRRCTL(67,2812
#define IXGBE_VFRSCCTL(68,2863
#define IXGBE_VFPSRTYPE	69,2914
#define IXGBE_VFTDBAL(70,2947
#define IXGBE_VFTDBAH(71,2997
#define IXGBE_VFTDLEN(72,3047
#define IXGBE_VFTDH(73,3097
#define IXGBE_VFTDT(74,3146
#define IXGBE_VFTXDCTL(75,3195
#define IXGBE_VFTDWBAL(76,3246
#define IXGBE_VFTDWBAH(77,3297
#define IXGBE_VFDCA_RXCTRL(78,3348
#define IXGBE_VFDCA_TXCTRL(79,3403
#define IXGBE_VFGPRC	80,3458
#define IXGBE_VFGPTC	81,3488
#define IXGBE_VFGORC_LSB	82,3518
#define IXGBE_VFGORC_MSB	83,3551
#define IXGBE_VFGOTC_LSB	84,3584
#define IXGBE_VFGOTC_MSB	85,3617
#define IXGBE_VFMPRC	86,3650
struct ixgbevf_hw_stats 89,3682
	u64 base_vfgprc;90,3708
	u64 base_vfgptc;91,3726
	u64 base_vfgorc;92,3744
	u64 base_vfgotc;93,3762
	u64 base_vfmprc;94,3780
	u64 last_vfgprc;96,3799
	u64 last_vfgptc;97,3817
	u64 last_vfgorc;98,3835
	u64 last_vfgotc;99,3853
	u64 last_vfmprc;100,3871
	u64 vfgprc;102,3890
	u64 vfgptc;103,3903
	u64 vfgorc;104,3916
	u64 vfgotc;105,3929
	u64 vfmprc;106,3942
	u64 saved_reset_vfgprc;108,3956
	u64 saved_reset_vfgptc;109,3981
	u64 saved_reset_vfgorc;110,4006
	u64 saved_reset_vfgotc;111,4031
	u64 saved_reset_vfmprc;112,4056

lib/librte_pmd_ixgbe/ixgbe/ixgbe_dcb.h,2134
#define _IXGBE_DCB_H_35,1699
#define IXGBE_DCB_CREDIT_QUANTUM	43,1871
#define IXGBE_DCB_MAX_CREDIT_REFILL	44,1907
#define IXGBE_DCB_MAX_TSO_SIZE	45,1974
#define IXGBE_DCB_MAX_CREDIT	46,2047
#define IXGBE_DCB_MIN_TSO_CREDIT	49,2142
#define IXGBE_DCB_MAX_USER_PRIORITY	53,2269
#define IXGBE_DCB_MAX_BW_GROUP	54,2307
#define IXGBE_DCB_BW_PERCENT	55,2341
#define IXGBE_DCB_TX_CONFIG	57,2376
#define IXGBE_DCB_RX_CONFIG	58,2407
#define IXGBE_DCB_PG_SUPPORT	61,2468
#define IXGBE_DCB_PFC_SUPPORT	62,2508
#define IXGBE_DCB_BCN_SUPPORT	63,2549
#define IXGBE_DCB_UP2TC_SUPPORT	64,2590
#define IXGBE_DCB_GSP_SUPPORT	65,2633
struct ixgbe_dcb_support 67,2675
	u32 capabilities;68,2702
	u8 traffic_classes;72,2875
	u8 pfc_traffic_classes;73,2896
enum ixgbe_dcb_tsa 76,2925
	ixgbe_dcb_tsa_ets 77,2946
	ixgbe_dcb_tsa_group_strict_cee,78,2970
	ixgbe_dcb_tsa_strict79,3003
struct ixgbe_dcb_tc_path 83,3084
	u8 bwg_id;84,3111
	u8 bwg_percent;85,3154
	u8 link_percent;86,3198
	u8 up_to_tc_bitmap;87,3242
	u16 data_credits_refill;88,3308
	u16 data_credits_max;89,3380
	enum ixgbe_dcb_tsa tsa;91,3483
enum ixgbe_dcb_pfc 94,3548
	ixgbe_dcb_pfc_disabled 95,3569
	ixgbe_dcb_pfc_enabled,96,3598
	ixgbe_dcb_pfc_enabled_txonly,97,3622
	ixgbe_dcb_pfc_enabled_rxonly98,3653
struct ixgbe_dcb_tc_config 102,3721
	struct ixgbe_dcb_tc_path path[path103,3750
	enum ixgbe_dcb_pfc pfc;104,3810
	u16 desc_credits_max;106,3875
	u8 tc;107,3934
enum ixgbe_dcb_pba 110,3971
	ixgbe_dcb_pba_equal 112,4027
	ixgbe_dcb_pba_equal = PBA_STRATEGY_EQUAL,112,4027
	ixgbe_dcb_pba_80_48 114,4124
	ixgbe_dcb_pba_80_48 = PBA_STRATEGY_WEIGHTED114,4124
struct ixgbe_dcb_num_tcs 117,4173
	u8 pg_tcs;118,4200
	u8 pfc_tcs;119,4212
struct ixgbe_dcb_config 122,4229
	struct ixgbe_dcb_tc_config tc_config[tc_config123,4255
	struct ixgbe_dcb_support support;124,4323
	struct ixgbe_dcb_num_tcs num_tcs;125,4358
	u8 bw_percentage[bw_percentage126,4393
	bool pfc_mode_enable;127,4464
	bool round_robin_enable;128,4487
	enum ixgbe_dcb_pba rx_pba_cfg;130,4514
	u32 dcb_cfg_version;132,4547
	u32 link_speed;133,4599
	bool vt_mode;134,4666

lib/librte_pmd_ixgbe/ixgbe/ixgbe_type.h,101514
#define _IXGBE_TYPE_H_35,1700
#define IXGBE_INTEL_VENDOR_ID	80,3565
#define IXGBE_DEV_ID_82598	83,3622
#define IXGBE_DEV_ID_82598_BX	84,3658
#define IXGBE_DEV_ID_82598AF_DUAL_PORT	85,3697
#define IXGBE_DEV_ID_82598AF_SINGLE_PORT	86,3744
#define IXGBE_DEV_ID_82598AT	87,3792
#define IXGBE_DEV_ID_82598AT2	88,3830
#define IXGBE_DEV_ID_82598EB_SFP_LOM	89,3869
#define IXGBE_DEV_ID_82598EB_CX4	90,3914
#define IXGBE_DEV_ID_82598_CX4_DUAL_PORT	91,3955
#define IXGBE_DEV_ID_82598_DA_DUAL_PORT	92,4003
#define IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM	93,4051
#define IXGBE_DEV_ID_82598EB_XF_LR	94,4101
#define IXGBE_DEV_ID_82599_KX4	95,4144
#define IXGBE_DEV_ID_82599_KX4_MEZZ	96,4184
#define IXGBE_DEV_ID_82599_KR	97,4228
#define IXGBE_DEV_ID_82599_COMBO_BACKPLANE	98,4267
#define IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ	99,4317
#define IXGBE_DEV_ID_82599_CX4	100,4366
#define IXGBE_DEV_ID_82599_SFP	101,4406
#define IXGBE_SUBDEV_ID_82599_SFP	102,4446
#define IXGBE_SUBDEV_ID_82599_SFP_WOL0	103,4488
#define IXGBE_SUBDEV_ID_82599_RNDC	104,4535
#define IXGBE_SUBDEV_ID_82599_560FLR	105,4578
#define IXGBE_SUBDEV_ID_82599_ECNA_DP	106,4623
#define IXGBE_SUBDEV_ID_82599_SP_560FLR	107,4669
#define IXGBE_SUBDEV_ID_82599_LOM_SFP	108,4717
#define IXGBE_SUBDEV_ID_82599_LOM_SNAP6	109,4763
#define IXGBE_SUBDEV_ID_82599_SFP_1OCP	110,4811
#define IXGBE_SUBDEV_ID_82599_SFP_2OCP	111,4858
#define IXGBE_DEV_ID_82599_BACKPLANE_FCOE	112,4905
#define IXGBE_DEV_ID_82599_SFP_FCOE	113,4954
#define IXGBE_DEV_ID_82599_SFP_EM	114,4998
#define IXGBE_DEV_ID_82599_SFP_SF2	115,5040
#define IXGBE_DEV_ID_82599_SFP_SF_QP	116,5083
#define IXGBE_DEV_ID_82599EN_SFP	117,5128
#define IXGBE_SUBDEV_ID_82599EN_SFP_OCP1	118,5169
#define IXGBE_DEV_ID_82599_XAUI_LOM	119,5217
#define IXGBE_DEV_ID_82599_T3_LOM	120,5261
#define IXGBE_DEV_ID_82599_VF	121,5303
#define IXGBE_DEV_ID_82599_VF_HV	122,5342
#define IXGBE_DEV_ID_X540T	123,5383
#define IXGBE_DEV_ID_X540_VF	124,5419
#define IXGBE_DEV_ID_X540_VF_HV	125,5457
#define IXGBE_DEV_ID_X540T1	126,5498
#define IXGBE_CTRL	129,5560
#define IXGBE_STATUS	130,5588
#define IXGBE_CTRL_EXT	131,5618
#define IXGBE_ESDP	132,5650
#define IXGBE_EODSDP	133,5678
#define IXGBE_I2CCTL	134,5708
#define IXGBE_PHY_GPIO	135,5738
#define IXGBE_MAC_GPIO	136,5770
#define IXGBE_PHYINT_STATUS0	137,5802
#define IXGBE_PHYINT_STATUS1	138,5839
#define IXGBE_PHYINT_STATUS2	139,5876
#define IXGBE_LEDCTL	140,5913
#define IXGBE_FRTIMER	141,5943
#define IXGBE_TCPTIMER	142,5974
#define IXGBE_CORESPARE	143,6006
#define IXGBE_EXVET	144,6039
#define IXGBE_EEC	147,6089
#define IXGBE_EERD	148,6115
#define IXGBE_EEWR	149,6142
#define IXGBE_FLA	150,6169
#define IXGBE_EEMNGCTL	151,6195
#define IXGBE_EEMNGDATA	152,6226
#define IXGBE_FLMNGCTL	153,6258
#define IXGBE_FLMNGDATA	154,6289
#define IXGBE_FLMNGCNT	155,6321
#define IXGBE_FLOP	156,6352
#define IXGBE_GRC	157,6379
#define IXGBE_SRAMREL	158,6405
#define IXGBE_PHYDBG	159,6435
#define IXGBE_GRC_MNG	162,6495
#define IXGBE_GRC_APME	163,6555
#define IXGBE_VPDDIAG0	165,6618
#define IXGBE_VPDDIAG1	166,6649
#define IXGBE_I2C_CLK_IN	169,6704
#define IXGBE_I2C_CLK_OUT	170,6740
#define IXGBE_I2C_DATA_IN	171,6777
#define IXGBE_I2C_DATA_OUT	172,6814
#define IXGBE_I2C_CLOCK_STRETCHING_TIMEOUT	173,6852
#define IXGBE_EICR	177,6927
#define IXGBE_EICS	178,6955
#define IXGBE_EIMS	179,6983
#define IXGBE_EIMC	180,7011
#define IXGBE_EIAC	181,7039
#define IXGBE_EIAM	182,7067
#define IXGBE_EICS_EX(183,7095
#define IXGBE_EIMS_EX(184,7142
#define IXGBE_EIMC_EX(185,7189
#define IXGBE_EIAM_EX(186,7236
#define IXGBE_MAX_INT_RATE	192,7449
#define IXGBE_MIN_INT_RATE	193,7483
#define IXGBE_MAX_EITR	194,7514
#define IXGBE_MIN_EITR	195,7549
#define IXGBE_EITR(196,7575
#define IXGBE_EITR_ITR_INT_MASK	198,7679
#define IXGBE_EITR_LLI_MOD	199,7722
#define IXGBE_EITR_CNT_WDIS	200,7760
#define IXGBE_IVAR(201,7799
#define IXGBE_IVAR_MISC	202,7870
#define IXGBE_EITRSEL	203,7937
#define IXGBE_MSIXT	204,7968
#define IXGBE_MSIXPBA	205,8031
#define IXGBE_PBACL(206,8092
#define IXGBE_GPIE	207,8167
#define IXGBE_FCADBUL	210,8225
#define IXGBE_FCADBUH	211,8256
#define IXGBE_FCAMACL	212,8287
#define IXGBE_FCAMACH	213,8318
#define IXGBE_FCRTH_82599(214,8349
#define IXGBE_FCRTL_82599(215,8425
#define IXGBE_PFCTOP	216,8501
#define IXGBE_FCTTV(217,8531
#define IXGBE_FCRTL(218,8602
#define IXGBE_FCRTH(219,8673
#define IXGBE_FCRTV	220,8744
#define IXGBE_FCCFG	221,8773
#define IXGBE_TFCS	222,8802
#define IXGBE_RDBAL(225,8859
#define IXGBE_RDBAH(227,8966
#define IXGBE_RDLEN(229,9073
#define IXGBE_RDH(231,9180
#define IXGBE_RDT(233,9285
#define IXGBE_RXDCTL(235,9390
#define IXGBE_RSCCTL(237,9499
#define IXGBE_RSCDBU	239,9608
#define IXGBE_RDDCC	240,9637
#define IXGBE_RXMEMWRAP	241,9665
#define IXGBE_STARCTRL	242,9697
#define IXGBE_SRRCTL(249,9872
#define IXGBE_DCA_RXCTRL(258,10151
#define IXGBE_RDRXCTL	261,10313
#define IXGBE_RXPBSIZE(263,10379
#define IXGBE_RXCTRL	264,10429
#define IXGBE_DROPEN	265,10459
#define IXGBE_RXPBSIZE_SHIFT	266,10489
#define IXGBE_RXPBSIZE_MASK	267,10521
#define IXGBE_RXCSUM	270,10585
#define IXGBE_RFCTL	271,10615
#define IXGBE_DRECCCTL	272,10644
#define IXGBE_DRECCCTL_DISABLE	273,10676
#define IXGBE_DRECCCTL2	274,10709
#define IXGBE_MTA(277,10785
#define IXGBE_RAL(278,10831
#define IXGBE_RAH(280,10926
#define IXGBE_MPSAR_LO(282,11021
#define IXGBE_MPSAR_HI(283,11071
#define IXGBE_PSRTYPE(285,11153
#define IXGBE_VFTA(288,11290
#define IXGBE_VFTAVIND(290,11380
#define IXGBE_FCTRL	291,11451
#define IXGBE_VLNCTRL	292,11480
#define IXGBE_MCSTCTRL	293,11511
#define IXGBE_MRQC	294,11543
#define IXGBE_SAQF(295,11571
#define IXGBE_DAQF(296,11651
#define IXGBE_SDPQF(297,11730
#define IXGBE_FTQF(298,11811
#define IXGBE_ETQF(299,11887
#define IXGBE_ETQS(300,11958
#define IXGBE_SYNQF	301,12029
#define IXGBE_RQTC	302,12087
#define IXGBE_MTQC	303,12114
#define IXGBE_VLVF(304,12141
#define IXGBE_VLVFB(305,12213
#define IXGBE_VMVIR(306,12288
#define IXGBE_VT_CTL	307,12361
#define IXGBE_PFMAILBOX(308,12391
#define IXGBE_PFMBMEM(310,12488
#define IXGBE_PFMBICR(311,12538
#define IXGBE_PFMBIMR(312,12601
#define IXGBE_VFRE(313,12664
#define IXGBE_VFTE(314,12711
#define IXGBE_VMECM(315,12758
#define IXGBE_QDE	316,12806
#define IXGBE_VMTXSW(317,12832
#define IXGBE_VMOLR(318,12894
#define IXGBE_UTA(319,12957
#define IXGBE_MRCTL(320,13003
#define IXGBE_VMRVLAN(321,13051
#define IXGBE_VMRVM(322,13100
#define IXGBE_L34T_IMIR(323,13148
#define IXGBE_RXFECCERR0	324,13224
#define IXGBE_LLITHRESH	325,13257
#define IXGBE_IMIR(326,13290
#define IXGBE_IMIREXT(327,13361
#define IXGBE_IMIRVP	328,13434
#define IXGBE_VMD_CTL	329,13464
#define IXGBE_RETA(330,13495
#define IXGBE_RSSRK(331,13568
#define IXGBE_FDIRCTRL	335,13673
#define IXGBE_FDIRHKEY	336,13704
#define IXGBE_FDIRSKEY	337,13735
#define IXGBE_FDIRDIP4M	338,13766
#define IXGBE_FDIRSIP4M	339,13798
#define IXGBE_FDIRTCPM	340,13830
#define IXGBE_FDIRUDPM	341,13861
#define IXGBE_FDIRSCTPM	342,13892
#define IXGBE_FDIRIP6M	343,13924
#define IXGBE_FDIRM	344,13955
#define IXGBE_FDIRFREE	347,14020
#define IXGBE_FDIRLEN	348,14051
#define IXGBE_FDIRUSTAT	349,14081
#define IXGBE_FDIRFSTAT	350,14113
#define IXGBE_FDIRMATCH	351,14145
#define IXGBE_FDIRMISS	352,14177
#define IXGBE_FDIRSIPv6(355,14251
#define IXGBE_FDIRIPSA	356,14325
#define IXGBE_FDIRIPDA	357,14356
#define IXGBE_FDIRPORT	358,14387
#define IXGBE_FDIRVLAN	359,14418
#define IXGBE_FDIRHASH	360,14449
#define IXGBE_FDIRCMD	361,14480
#define IXGBE_TDBAL(364,14540
#define IXGBE_TDBAH(365,14614
#define IXGBE_TDLEN(366,14665
#define IXGBE_TDH(367,14716
#define IXGBE_TDT(368,14765
#define IXGBE_TXDCTL(369,14814
#define IXGBE_TDWBAL(370,14865
#define IXGBE_TDWBAH(371,14916
#define IXGBE_DTXCTL	372,14967
#define IXGBE_DMATXCTL	374,14998
#define IXGBE_PFVFSPOOF(375,15030
#define IXGBE_PFDTXGSWC	376,15104
#define IXGBE_DTXMXSZRQ	377,15137
#define IXGBE_DTXTCPFLGL	378,15170
#define IXGBE_DTXTCPFLGH	379,15203
#define IXGBE_LBDRPEN	380,15236
#define IXGBE_TXPBTHRESH(381,15267
#define IXGBE_DMATXCTL_TE	383,15343
#define IXGBE_DMATXCTL_NS	384,15395
#define IXGBE_DMATXCTL_GDV	385,15455
#define IXGBE_DMATXCTL_VT_SHIFT	386,15511
#define IXGBE_PFDTXGSWC_VT_LBEN	388,15569
#define IXGBE_SPOOF_MACAS_MASK	391,15666
#define IXGBE_SPOOF_VLANAS_MASK	392,15703
#define IXGBE_SPOOF_VLANAS_SHIFT	393,15743
#define IXGBE_PFVFSPOOF_REG_COUNT	394,15778
#define IXGBE_DCA_TXCTRL(396,15839
#define IXGBE_DCA_TXCTRL_82599(398,15945
#define IXGBE_TIPG	399,16006
#define IXGBE_TXPBSIZE(400,16035
#define IXGBE_MNGTXMAP	401,16103
#define IXGBE_TIPG_FIBER_DEFAULT	402,16136
#define IXGBE_TXPBSIZE_SHIFT	403,16171
#define IXGBE_WUC	406,16229
#define IXGBE_WUFC	407,16255
#define IXGBE_WUS	408,16282
#define IXGBE_IPAV	409,16308
#define IXGBE_IP4AT	410,16335
#define IXGBE_IP6AT	411,16394
#define IXGBE_WUPL	413,16454
#define IXGBE_WUPM	414,16481
#define IXGBE_FHFT(416,16548
#define IXGBE_FHFT_EXT(418,16662
#define IXGBE_FLEXIBLE_FILTER_COUNT_MAX	421,16757
#define IXGBE_FLEXIBLE_FILTER_COUNT_MAX_6	424,16842
#define IXGBE_EXT_FLEXIBLE_FILTER_COUNT_MAX	425,16886
#define IXGBE_FLEXIBLE_FILTER_SIZE_MAX	428,16998
#define IXGBE_FHFT_LENGTH_OFFSET	429,17042
#define IXGBE_FHFT_LENGTH_MASK	430,17108
#define IXGBE_WUC_PME_EN	434,17257
#define IXGBE_WUC_PME_STATUS	435,17310
#define IXGBE_WUC_WKEN	436,17367
#define IXGBE_WUFC_LNKC	439,17470
#define IXGBE_WUFC_MAG	440,17544
#define IXGBE_WUFC_EX	441,17611
#define IXGBE_WUFC_MC	442,17679
#define IXGBE_WUFC_BC	443,17751
#define IXGBE_WUFC_ARP	444,17814
#define IXGBE_WUFC_IPV4	445,17887
#define IXGBE_WUFC_IPV6	446,17963
#define IXGBE_WUFC_MNG	447,18039
#define IXGBE_WUFC_IGNORE_TCO	449,18115
#define IXGBE_WUFC_FLX0	450,18188
#define IXGBE_WUFC_FLX1	451,18254
#define IXGBE_WUFC_FLX2	452,18320
#define IXGBE_WUFC_FLX3	453,18386
#define IXGBE_WUFC_FLX4	454,18452
#define IXGBE_WUFC_FLX5	455,18518
#define IXGBE_WUFC_FLX_FILTERS	456,18584
#define IXGBE_WUFC_EXT_FLX_FILTERS	458,18690
#define IXGBE_WUFC_ALL_FILTERS	459,18736
#define IXGBE_WUFC_ALL_FILTERS_6	460,18809
#define IXGBE_WUFC_FLX_OFFSET	461,18883
#define IXGBE_WUS_LNKC	464,18980
#define IXGBE_WUS_MAG	465,19020
#define IXGBE_WUS_EX	466,19058
#define IXGBE_WUS_MC	467,19094
#define IXGBE_WUS_BC	468,19130
#define IXGBE_WUS_ARP	469,19166
#define IXGBE_WUS_IPV4	470,19204
#define IXGBE_WUS_IPV6	471,19244
#define IXGBE_WUS_MNG	472,19284
#define IXGBE_WUS_FLX0	473,19322
#define IXGBE_WUS_FLX1	474,19362
#define IXGBE_WUS_FLX2	475,19402
#define IXGBE_WUS_FLX3	476,19442
#define IXGBE_WUS_FLX4	477,19482
#define IXGBE_WUS_FLX5	478,19522
#define IXGBE_WUS_FLX_FILTERS	479,19562
#define IXGBE_WUPL_LENGTH_MASK	481,19616
#define IXGBE_DCB_MAX_TRAFFIC_CLASS	484,19675
#define IXGBE_RMCS	485,19713
#define IXGBE_DPMCS	486,19741
#define IXGBE_PDPMCS	487,19770
#define IXGBE_RUPPBMR	488,19800
#define IXGBE_RT2CR(489,19831
#define IXGBE_RT2SR(490,19902
#define IXGBE_TDTQ2TCCR(491,19973
#define IXGBE_TDTQ2TCSR(492,20050
#define IXGBE_TDPT2TCCR(493,20127
#define IXGBE_TDPT2TCSR(494,20201
#define IXGBE_SECTXCTRL	499,20311
#define IXGBE_SECTXSTAT	500,20344
#define IXGBE_SECTXBUFFAF	501,20377
#define IXGBE_SECTXMINIFG	502,20411
#define IXGBE_SECRXCTRL	503,20445
#define IXGBE_SECRXSTAT	504,20478
#define IXGBE_SECTXCTRL_SECTX_DIS	507,20548
#define IXGBE_SECTXCTRL_TX_DIS	508,20593
#define IXGBE_SECTXCTRL_STORE_FORWARD	509,20636
#define IXGBE_SECTXSTAT_SECTX_RDY	511,20686
#define IXGBE_SECTXSTAT_ECC_TXERR	512,20731
#define IXGBE_SECRXCTRL_SECRX_DIS	514,20777
#define IXGBE_SECRXCTRL_RX_DIS	515,20822
#define IXGBE_SECRXSTAT_SECRX_RDY	517,20866
#define IXGBE_SECRXSTAT_ECC_RXERR	518,20911
#define IXGBE_LSECTXCAP	521,20990
#define IXGBE_LSECRXCAP	522,21023
#define IXGBE_LSECTXCTRL	523,21056
#define IXGBE_LSECTXSCL	524,21089
#define IXGBE_LSECTXSCH	525,21136
#define IXGBE_LSECTXSA	526,21184
#define IXGBE_LSECTXPN0	527,21216
#define IXGBE_LSECTXPN1	528,21249
#define IXGBE_LSECTXKEY0(529,21282
#define IXGBE_LSECTXKEY1(530,21357
#define IXGBE_LSECRXCTRL	531,21432
#define IXGBE_LSECRXSCL	532,21465
#define IXGBE_LSECRXSCH	533,21498
#define IXGBE_LSECRXSA(534,21531
#define IXGBE_LSECRXPN(535,21604
#define IXGBE_LSECRXKEY(536,21677
#define IXGBE_LSECTXUT	537,21750
#define IXGBE_LSECTXPKTE	538,21804
#define IXGBE_LSECTXPKTP	539,21860
#define IXGBE_LSECTXOCTE	540,21916
#define IXGBE_LSECTXOCTP	541,21974
#define IXGBE_LSECRXUT	542,22032
#define IXGBE_LSECRXOCTD	543,22097
#define IXGBE_LSECRXOCTV	544,22154
#define IXGBE_LSECRXBAD	545,22211
#define IXGBE_LSECRXNOSCI	546,22263
#define IXGBE_LSECRXUNSCI	547,22315
#define IXGBE_LSECRXUNCH	548,22372
#define IXGBE_LSECRXDELAY	549,22427
#define IXGBE_LSECRXLATE	550,22481
#define IXGBE_LSECRXOK(551,22531
#define IXGBE_LSECRXINV(552,22599
#define IXGBE_LSECRXNV(553,22673
#define IXGBE_LSECRXUNSA	554,22747
#define IXGBE_LSECRXNUSA	555,22801
#define IXGBE_LSECTXCAP_SUM_MASK	558,22902
#define IXGBE_LSECTXCAP_SUM_SHIFT	559,22946
#define IXGBE_LSECRXCAP_SUM_MASK	560,22983
#define IXGBE_LSECRXCAP_SUM_SHIFT	561,23027
#define IXGBE_LSECTXCTRL_EN_MASK	563,23065
#define IXGBE_LSECTXCTRL_DISABLE	564,23109
#define IXGBE_LSECTXCTRL_AUTH	565,23146
#define IXGBE_LSECTXCTRL_AUTH_ENCRYPT	566,23181
#define IXGBE_LSECTXCTRL_AISCI	567,23223
#define IXGBE_LSECTXCTRL_PNTHRSH_MASK	568,23266
#define IXGBE_LSECTXCTRL_RSV_MASK	569,23315
#define IXGBE_LSECRXCTRL_EN_MASK	571,23361
#define IXGBE_LSECRXCTRL_EN_SHIFT	572,23405
#define IXGBE_LSECRXCTRL_DISABLE	573,23441
#define IXGBE_LSECRXCTRL_CHECK	574,23478
#define IXGBE_LSECRXCTRL_STRICT	575,23514
#define IXGBE_LSECRXCTRL_DROP	576,23551
#define IXGBE_LSECRXCTRL_PLSH	577,23586
#define IXGBE_LSECRXCTRL_RP	578,23628
#define IXGBE_LSECRXCTRL_RSV_MASK	579,23668
#define IXGBE_IPSTXIDX	582,23736
#define IXGBE_IPSTXSALT	583,23768
#define IXGBE_IPSTXKEY(584,23801
#define IXGBE_IPSRXIDX	585,23874
#define IXGBE_IPSRXIPADDR(586,23906
#define IXGBE_IPSRXSPI	587,23982
#define IXGBE_IPSRXIPIDX	588,24014
#define IXGBE_IPSRXKEY(589,24047
#define IXGBE_IPSRXSALT	590,24120
#define IXGBE_IPSRXMOD	591,24153
#define IXGBE_SECTXCTRL_STORE_FORWARD_ENABLE	593,24186
#define IXGBE_RTRPCS	596,24256
#define IXGBE_RTTDCS	597,24286
#define IXGBE_RTTDCS_ARBDIS	598,24316
#define IXGBE_RTTPCS	599,24381
#define IXGBE_RTRUP2TC	600,24411
#define IXGBE_RTTUP2TC	601,24443
#define IXGBE_RTRPT4C(602,24475
#define IXGBE_TXLLQ(603,24547
#define IXGBE_RTRPT4S(604,24618
#define IXGBE_RTTDT2C(605,24690
#define IXGBE_RTTDT2S(606,24762
#define IXGBE_RTTPT2C(607,24834
#define IXGBE_RTTPT2S(608,24906
#define IXGBE_RTTDQSEL	609,24978
#define IXGBE_RTTDT1C	610,25010
#define IXGBE_RTTDT1S	611,25041
#define IXGBE_RTTDTECC	612,25072
#define IXGBE_RTTDTECC_NO_BCN	613,25104
#define IXGBE_RTTBCNRC	615,25146
#define IXGBE_RTTBCNRC_RS_ENA	616,25179
#define IXGBE_RTTBCNRC_RF_DEC_MASK	617,25221
#define IXGBE_RTTBCNRC_RF_INT_SHIFT	618,25267
#define IXGBE_RTTBCNRC_RF_INT_MASK 619,25306
#define IXGBE_RTTBCNRM	621,25404
#define IXGBE_RTTBCNRS	624,25466
#define IXGBE_RTTBCNCR	625,25497
#define IXGBE_RTTBCNACH	626,25528
#define IXGBE_RTTBCNACL	627,25560
#define IXGBE_RTTBCNTG	628,25592
#define IXGBE_RTTBCNIDX	629,25623
#define IXGBE_RTTBCNCP	630,25655
#define IXGBE_RTFRTIMER	631,25686
#define IXGBE_RTTBCNRTT	632,25718
#define IXGBE_RTTBCNRD	633,25750
#define IXGBE_FCPTRL	637,25816
#define IXGBE_FCPTRH	638,25874
#define IXGBE_FCBUFF	639,25933
#define IXGBE_FCDMARW	640,25987
#define IXGBE_FCBUFF_VALID	641,26042
#define IXGBE_FCBUFF_BUFFSIZE	642,26104
#define IXGBE_FCBUFF_WRCONTX	643,26168
#define IXGBE_FCBUFF_BUFFCNT	644,26238
#define IXGBE_FCBUFF_OFFSET	645,26307
#define IXGBE_FCBUFF_BUFFSIZE_SHIFT	646,26371
#define IXGBE_FCBUFF_BUFFCNT_SHIFT	647,26409
#define IXGBE_FCBUFF_OFFSET_SHIFT	648,26446
#define IXGBE_FCDMARW_WE	649,26483
#define IXGBE_FCDMARW_RE	650,26540
#define IXGBE_FCDMARW_FCOESEL	651,26596
#define IXGBE_FCDMARW_LASTSIZE	652,26662
#define IXGBE_FCDMARW_LASTSIZE_SHIFT	653,26734
#define IXGBE_TEOFF	655,26793
#define IXGBE_TSOFF	656,26838
#define IXGBE_REOFF	657,26883
#define IXGBE_RSOFF	658,26928
#define IXGBE_FCFLT	660,27009
#define IXGBE_FCFLTRW	661,27059
#define IXGBE_FCPARAM	662,27117
#define IXGBE_FCFLT_VALID	663,27174
#define IXGBE_FCFLT_FIRST	664,27238
#define IXGBE_FCFLT_SEQID	665,27294
#define IXGBE_FCFLT_SEQCNT	666,27349
#define IXGBE_FCFLTRW_RVALDT	667,27408
#define IXGBE_FCFLTRW_WE	668,27473
#define IXGBE_FCFLTRW_RE	669,27528
#define IXGBE_FCRXCTRL	671,27609
#define IXGBE_FCRXCTRL_FCOELLI	672,27666
#define IXGBE_FCRXCTRL_SAVBAD	673,27736
#define IXGBE_FCRXCTRL_FRSTRDH	674,27799
#define IXGBE_FCRXCTRL_LASTSEQH	675,27866
#define IXGBE_FCRXCTRL_ALLH	676,27937
#define IXGBE_FCRXCTRL_FRSTSEQH	677,27997
#define IXGBE_FCRXCTRL_ICRC	678,28065
#define IXGBE_FCRXCTRL_FCCRCBO	679,28128
#define IXGBE_FCRXCTRL_FCOEVER	680,28197
#define IXGBE_FCRXCTRL_FCOEVER_SHIFT	681,28266
#define IXGBE_FCRECTL	683,28328
#define IXGBE_FCRETA0	684,28388
#define IXGBE_FCRETA(685,28448
#define IXGBE_FCRECTL_ENA	686,28519
#define IXGBE_FCRETASEL_ENA	687,28579
#define IXGBE_FCRETA_SIZE	688,28636
#define IXGBE_FCRETA_ENTRY_MASK	689,28692
#define IXGBE_CRCERRS	692,28791
#define IXGBE_ILLERRC	693,28821
#define IXGBE_ERRBC	694,28851
#define IXGBE_MSPDC	695,28879
#define IXGBE_MPC(696,28907
#define IXGBE_MLFC	697,28978
#define IXGBE_MRFC	698,29005
#define IXGBE_RLEC	699,29032
#define IXGBE_LXONTXC	700,29059
#define IXGBE_LXONRXC	701,29089
#define IXGBE_LXOFFTXC	702,29119
#define IXGBE_LXOFFRXC	703,29150
#define IXGBE_LXONRXCNT	704,29181
#define IXGBE_LXOFFRXCNT	705,29214
#define IXGBE_PXONRXCNT(706,29247
#define IXGBE_PXOFFRXCNT(707,29315
#define IXGBE_PXON2OFFCNT(708,29384
#define IXGBE_PXONTXC(709,29454
#define IXGBE_PXONRXC(710,29529
#define IXGBE_PXOFFTXC(711,29604
#define IXGBE_PXOFFRXC(712,29680
#define IXGBE_PRC64	713,29756
#define IXGBE_PRC127	714,29785
#define IXGBE_PRC255	715,29815
#define IXGBE_PRC511	716,29845
#define IXGBE_PRC1023	717,29875
#define IXGBE_PRC1522	718,29906
#define IXGBE_GPRC	719,29937
#define IXGBE_BPRC	720,29965
#define IXGBE_MPRC	721,29993
#define IXGBE_GPTC	722,30021
#define IXGBE_GORCL	723,30049
#define IXGBE_GORCH	724,30078
#define IXGBE_GOTCL	725,30107
#define IXGBE_GOTCH	726,30136
#define IXGBE_RNBC(727,30165
#define IXGBE_RUC	728,30238
#define IXGBE_RFC	729,30265
#define IXGBE_ROC	730,30292
#define IXGBE_RJC	731,30319
#define IXGBE_MNGPRC	732,30346
#define IXGBE_MNGPDC	733,30376
#define IXGBE_MNGPTC	734,30406
#define IXGBE_TORL	735,30436
#define IXGBE_TORH	736,30464
#define IXGBE_TPR	737,30492
#define IXGBE_TPT	738,30519
#define IXGBE_PTC64	739,30546
#define IXGBE_PTC127	740,30575
#define IXGBE_PTC255	741,30605
#define IXGBE_PTC511	742,30635
#define IXGBE_PTC1023	743,30665
#define IXGBE_PTC1522	744,30696
#define IXGBE_MPTC	745,30727
#define IXGBE_BPTC	746,30755
#define IXGBE_XEC	747,30783
#define IXGBE_SSVPC	748,30810
#define IXGBE_RQSMR(750,30840
#define IXGBE_TQSMR(751,30887
#define IXGBE_TQSM(753,30981
#define IXGBE_QPRC(755,31028
#define IXGBE_QPTC(756,31095
#define IXGBE_QBRC(757,31162
#define IXGBE_QBTC(758,31229
#define IXGBE_QBRC_L(759,31296
#define IXGBE_QBRC_H(760,31365
#define IXGBE_QPRDC(761,31434
#define IXGBE_QBTC_L(762,31503
#define IXGBE_QBTC_H(763,31571
#define IXGBE_FCCRC	764,31639
#define IXGBE_FCOERPDC	765,31708
#define IXGBE_FCLAST	766,31776
#define IXGBE_FCOEPRC	767,31834
#define IXGBE_FCOEDWRC	768,31903
#define IXGBE_FCOEPTC	769,31972
#define IXGBE_FCOEDWTC	770,32044
#define IXGBE_FCCRC_CNT_MASK	771,32116
#define IXGBE_FCLAST_CNT_MASK	772,32182
#define IXGBE_O2BGPTC	773,32250
#define IXGBE_O2BSPC	774,32281
#define IXGBE_B2OSPC	775,32311
#define IXGBE_B2OGPRC	776,32341
#define IXGBE_BUPRC	777,32372
#define IXGBE_BMPRC	778,32401
#define IXGBE_BBPRC	779,32430
#define IXGBE_BUPTC	780,32459
#define IXGBE_BMPTC	781,32488
#define IXGBE_BBPTC	782,32517
#define IXGBE_BCRCERRS	783,32546
#define IXGBE_BXONRXC	784,32578
#define IXGBE_BXOFFRXC	785,32609
#define IXGBE_BXONTXC	786,32641
#define IXGBE_BXOFFTXC	787,32672
#define IXGBE_MAVTV(790,32722
#define IXGBE_MFUTP(791,32793
#define IXGBE_MANC	792,32864
#define IXGBE_MFVAL	793,32892
#define IXGBE_MANC2H	794,32921
#define IXGBE_MDEF(795,32951
#define IXGBE_MIPAF	796,33021
#define IXGBE_MMAL(797,33050
#define IXGBE_MMAH(798,33120
#define IXGBE_FTFT	799,33190
#define IXGBE_METF(800,33238
#define IXGBE_MDEF_EXT(801,33308
#define IXGBE_LSWFW	802,33381
#define IXGBE_BMCIP(803,33410
#define IXGBE_BMCIPVAL	804,33478
#define IXGBE_BMCIP_IPADDR_TYPE	805,33510
#define IXGBE_BMCIP_IPADDR_VALID	806,33553
#define IXGBE_MANC_RCV_TCO_EN	809,33636
#define IXGBE_MANC_EN_BMC2OS	810,33705
#define IXGBE_MANC_EN_BMC2OS_SHIFT	811,33781
#define IXGBE_FWSM_MODE_MASK	814,33854
#define IXGBE_FWSM_TS_ENABLED	815,33887
#define IXGBE_FWSM_FW_MODE_PT	816,33921
#define IXGBE_HICR	819,33986
#define IXGBE_FWSTS	820,34014
#define IXGBE_HSMC0R	821,34043
#define IXGBE_HSMC1R	822,34073
#define IXGBE_SWSR	823,34103
#define IXGBE_HFDR	824,34131
#define IXGBE_FLEX_MNG	825,34159
#define IXGBE_HICR_EN	827,34216
#define IXGBE_HICR_C	829,34326
#define IXGBE_HICR_SV	830,34353
#define IXGBE_HICR_FW_RESET_ENABLE	831,34404
#define IXGBE_HICR_FW_RESET	832,34444
#define IXGBE_GCR	835,34500
#define IXGBE_GTV	836,34527
#define IXGBE_FUNCTAG	837,34554
#define IXGBE_GLT	838,34585
#define IXGBE_PCIEPIPEADR	839,34612
#define IXGBE_PCIEPIPEDAT	840,34646
#define IXGBE_GSCL_1	841,34680
#define IXGBE_GSCL_2	842,34710
#define IXGBE_GSCL_3	843,34740
#define IXGBE_GSCL_4	844,34770
#define IXGBE_GSCN_0	845,34800
#define IXGBE_GSCN_1	846,34830
#define IXGBE_GSCN_2	847,34860
#define IXGBE_GSCN_3	848,34890
#define IXGBE_FACTPS	849,34920
#define IXGBE_PCIEANACTL	850,34950
#define IXGBE_SWSM	851,34983
#define IXGBE_FWSM	852,35011
#define IXGBE_GSSR	853,35039
#define IXGBE_MREVID	854,35067
#define IXGBE_DCA_ID	855,35097
#define IXGBE_DCA_CTRL	856,35127
#define IXGBE_SWFW_SYNC	857,35159
#define IXGBE_GCR_EXT	860,35233
#define IXGBE_GSCL_5_82599	861,35264
#define IXGBE_GSCL_6_82599	862,35299
#define IXGBE_GSCL_7_82599	863,35334
#define IXGBE_GSCL_8_82599	864,35369
#define IXGBE_PHYADR_82599	865,35404
#define IXGBE_PHYDAT_82599	866,35439
#define IXGBE_PHYCTL_82599	867,35474
#define IXGBE_PBACLR_82599	868,35509
#define IXGBE_CIAA_82599	869,35544
#define IXGBE_CIAD_82599	870,35577
#define IXGBE_PICAUSE	871,35610
#define IXGBE_PIENA	872,35641
#define IXGBE_CDQ_MBR_82599	873,35670
#define IXGBE_PCIESPARE	874,35706
#define IXGBE_MISC_REG_82599	875,35739
#define IXGBE_ECC_CTRL_0_82599	876,35776
#define IXGBE_ECC_CTRL_1_82599	877,35815
#define IXGBE_ECC_STATUS_82599	878,35854
#define IXGBE_BAR_CTRL_82599	879,35893
#define IXGBE_GCR_CMPL_TMOUT_MASK	882,35957
#define IXGBE_GCR_CMPL_TMOUT_10ms	883,36002
#define IXGBE_GCR_CMPL_TMOUT_RESEND	884,36047
#define IXGBE_GCR_CAP_VER2	885,36094
#define IXGBE_GCR_EXT_MSIX_EN	887,36134
#define IXGBE_GCR_EXT_BUFFERS_CLEAR	888,36176
#define IXGBE_GCR_EXT_VT_MODE_16	889,36223
#define IXGBE_GCR_EXT_VT_MODE_32	890,36267
#define IXGBE_GCR_EXT_VT_MODE_64	891,36311
#define IXGBE_GCR_EXT_SRIOV	892,36355
#define IXGBE_GCR_EXT_VT_MODE_MASK	894,36443
#define IXGBE_TSYNCRXCTL	896,36515
#define IXGBE_TSYNCTXCTL	897,36589
#define IXGBE_RXSTMPL	898,36663
#define IXGBE_RXSTMPH	899,36721
#define IXGBE_RXSATRL	900,36780
#define IXGBE_RXSATRH	901,36848
#define IXGBE_RXMTRL	902,36917
#define IXGBE_TXSTMPL	903,36986
#define IXGBE_TXSTMPH	904,37050
#define IXGBE_SYSTIML	905,37115
#define IXGBE_SYSTIMH	906,37181
#define IXGBE_TIMINCA	907,37248
#define IXGBE_TIMADJL	908,37319
#define IXGBE_TIMADJH	909,37396
#define IXGBE_TSAUXC	910,37474
#define IXGBE_TRGTTIML0	911,37550
#define IXGBE_TRGTTIMH0	912,37620
#define IXGBE_TRGTTIML1	913,37691
#define IXGBE_TRGTTIMH1	914,37761
#define IXGBE_CLKTIML	915,37832
#define IXGBE_CLKTIMH	916,37901
#define IXGBE_FREQOUT0	917,37971
#define IXGBE_FREQOUT1	918,38046
#define IXGBE_AUXSTMPL0	919,38121
#define IXGBE_AUXSTMPH0	920,38200
#define IXGBE_AUXSTMPL1	921,38280
#define IXGBE_AUXSTMPH1	922,38359
#define IXGBE_RDSTATCTL	925,38467
#define IXGBE_RDSTAT(926,38500
#define IXGBE_RDHMPN	927,38570
#define IXGBE_RIC_DW(928,38600
#define IXGBE_RDPROBE	929,38648
#define IXGBE_RDMAM	930,38679
#define IXGBE_RDMAD	931,38708
#define IXGBE_TDHMPN	932,38737
#define IXGBE_TDHMPN2	933,38767
#define IXGBE_TXDESCIC	934,38798
#define IXGBE_TIC_DW(935,38830
#define IXGBE_TIC_DW2(936,38878
#define IXGBE_TDPROBE	937,38927
#define IXGBE_TXBUFCTRL	938,38958
#define IXGBE_TXBUFDATA0	939,38991
#define IXGBE_TXBUFDATA1	940,39024
#define IXGBE_TXBUFDATA2	941,39057
#define IXGBE_TXBUFDATA3	942,39090
#define IXGBE_RXBUFCTRL	943,39123
#define IXGBE_RXBUFDATA0	944,39156
#define IXGBE_RXBUFDATA1	945,39189
#define IXGBE_RXBUFDATA2	946,39222
#define IXGBE_RXBUFDATA3	947,39255
#define IXGBE_PCIE_DIAG(948,39288
#define IXGBE_RFVAL	949,39356
#define IXGBE_MDFTC1	950,39385
#define IXGBE_MDFTC2	951,39415
#define IXGBE_MDFTFIFO1	952,39445
#define IXGBE_MDFTFIFO2	953,39478
#define IXGBE_MDFTS	954,39511
#define IXGBE_RXDATAWRPTR(955,39540
#define IXGBE_RXDESCWRPTR(956,39619
#define IXGBE_RXDATARDPTR(957,39698
#define IXGBE_RXDESCRDPTR(958,39777
#define IXGBE_TXDATAWRPTR(959,39856
#define IXGBE_TXDESCWRPTR(960,39935
#define IXGBE_TXDATARDPTR(961,40014
#define IXGBE_TXDESCRDPTR(962,40093
#define IXGBE_PCIEECCCTL	963,40172
#define IXGBE_RXWRPTR(964,40205
#define IXGBE_RXUSED(965,40280
#define IXGBE_RXRDPTR(966,40354
#define IXGBE_RXRDWRPTR(967,40429
#define IXGBE_TXWRPTR(968,40506
#define IXGBE_TXUSED(969,40581
#define IXGBE_TXRDPTR(970,40655
#define IXGBE_TXRDWRPTR(971,40730
#define IXGBE_PCIEECCCTL0	972,40807
#define IXGBE_PCIEECCCTL1	973,40841
#define IXGBE_RXDBUECC	974,40875
#define IXGBE_TXDBUECC	975,40907
#define IXGBE_RXDBUEST	976,40939
#define IXGBE_TXDBUEST	977,40971
#define IXGBE_PBTXECC	978,41003
#define IXGBE_PBRXECC	979,41034
#define IXGBE_GHECCR	980,41065
#define IXGBE_PCS1GCFIG	983,41116
#define IXGBE_PCS1GLCTL	984,41149
#define IXGBE_PCS1GLSTA	985,41182
#define IXGBE_PCS1GDBG0	986,41215
#define IXGBE_PCS1GDBG1	987,41248
#define IXGBE_PCS1GANA	988,41281
#define IXGBE_PCS1GANLP	989,41313
#define IXGBE_PCS1GANNP	990,41346
#define IXGBE_PCS1GANLPNP	991,41379
#define IXGBE_HLREG0	992,41413
#define IXGBE_HLREG1	993,41443
#define IXGBE_PAP	994,41473
#define IXGBE_MACA	995,41500
#define IXGBE_APAE	996,41528
#define IXGBE_ARD	997,41556
#define IXGBE_AIS	998,41583
#define IXGBE_MSCA	999,41610
#define IXGBE_MSRWD	1000,41638
#define IXGBE_MLADD	1001,41667
#define IXGBE_MHADD	1002,41696
#define IXGBE_MAXFRS	1003,41725
#define IXGBE_TREG	1004,41755
#define IXGBE_PCSS1	1005,41783
#define IXGBE_PCSS2	1006,41812
#define IXGBE_XPCSS	1007,41841
#define IXGBE_MFLCN	1008,41870
#define IXGBE_SERDESC	1009,41899
#define IXGBE_MACS	1010,41930
#define IXGBE_AUTOC	1011,41958
#define IXGBE_LINKS	1012,41987
#define IXGBE_LINKS2	1013,42016
#define IXGBE_AUTOC2	1014,42046
#define IXGBE_AUTOC3	1015,42076
#define IXGBE_ANLP1	1016,42106
#define IXGBE_ANLP2	1017,42135
#define IXGBE_MACC	1018,42164
#define IXGBE_ATLASCTL	1019,42192
#define IXGBE_MMNGC	1020,42224
#define IXGBE_ANLPNP1	1021,42253
#define IXGBE_ANLPNP2	1022,42284
#define IXGBE_KRPCSFC	1023,42315
#define IXGBE_KRPCSS	1024,42346
#define IXGBE_FECS1	1025,42376
#define IXGBE_FECS2	1026,42405
#define IXGBE_SMADARCTL	1027,42434
#define IXGBE_MPVC	1028,42467
#define IXGBE_SGMIIC	1029,42495
#define IXGBE_RXNFGPC	1032,42553
#define IXGBE_RXNFGBCL	1033,42584
#define IXGBE_RXNFGBCH	1034,42616
#define IXGBE_RXDGPC	1035,42648
#define IXGBE_RXDGBCL	1036,42678
#define IXGBE_RXDGBCH	1037,42709
#define IXGBE_RXDDGPC	1038,42740
#define IXGBE_RXDDGBCL	1039,42771
#define IXGBE_RXDDGBCH	1040,42803
#define IXGBE_RXLPBKGPC	1041,42835
#define IXGBE_RXLPBKGBCL	1042,42868
#define IXGBE_RXLPBKGBCH	1043,42901
#define IXGBE_RXDLPBKGPC	1044,42934
#define IXGBE_RXDLPBKGBCL	1045,42967
#define IXGBE_RXDLPBKGBCH	1046,43001
#define IXGBE_TXDGPC	1047,43035
#define IXGBE_TXDGBCL	1048,43065
#define IXGBE_TXDGBCH	1049,43096
#define IXGBE_RXDSTATCTRL	1051,43128
#define IXGBE_VALIDATE_LINK_READY_TIMEOUT 1054,43196
#define IXGBE_CORECTL	1057,43261
#define IXGBE_BARCTRL	1059,43308
#define IXGBE_BARCTRL_FLSIZE	1060,43340
#define IXGBE_BARCTRL_FLSIZE_SHIFT	1061,43377
#define IXGBE_BARCTRL_CSRSIZE	1062,43414
#define IXGBE_RSCCTL_RSCEN	1065,43476
#define IXGBE_RSCCTL_MAXDESC_1	1066,43508
#define IXGBE_RSCCTL_MAXDESC_4	1067,43544
#define IXGBE_RSCCTL_MAXDESC_8	1068,43580
#define IXGBE_RSCCTL_MAXDESC_16	1069,43616
#define IXGBE_RSCCTL_TS_DIS	1070,43653
#define IXGBE_RSCDBU_RSCSMALDIS_MASK	1073,43710
#define IXGBE_RSCDBU_RSCACKDIS	1074,43758
#define IXGBE_RDRXCTL_RDMTS_1_2	1077,43826
#define IXGBE_RDRXCTL_CRCSTRIP	1078,43898
#define IXGBE_RDRXCTL_MVMEN	1079,43957
#define IXGBE_RDRXCTL_RSC_PUSH_DIS	1080,43997
#define IXGBE_RDRXCTL_DMAIDONE	1081,44043
#define IXGBE_RDRXCTL_RSC_PUSH	1082,44112
#define IXGBE_RDRXCTL_AGGDIS	1083,44155
#define IXGBE_RDRXCTL_RSCFRSTSIZE	1084,44222
#define IXGBE_RDRXCTL_RSCLLIDIS	1085,44295
#define IXGBE_RDRXCTL_RSCACKC	1086,44369
#define IXGBE_RDRXCTL_FCOE_WRFIX	1087,44441
#define IXGBE_RQTC_SHIFT_TC(1090,44548
#define IXGBE_RQTC_TC0_MASK	1091,44591
#define IXGBE_RQTC_TC1_MASK	1092,44630
#define IXGBE_RQTC_TC2_MASK	1093,44669
#define IXGBE_RQTC_TC3_MASK	1094,44708
#define IXGBE_RQTC_TC4_MASK	1095,44748
#define IXGBE_RQTC_TC5_MASK	1096,44788
#define IXGBE_RQTC_TC6_MASK	1097,44828
#define IXGBE_RQTC_TC7_MASK	1098,44868
#define IXGBE_PSRTYPE_RQPL_MASK	1101,44948
#define IXGBE_PSRTYPE_RQPL_SHIFT	1102,44985
#define IXGBE_CTRL_GIO_DIS	1105,45043
#define IXGBE_CTRL_LNK_RST	1106,45116
#define IXGBE_CTRL_RST	1107,45191
#define IXGBE_CTRL_RST_MASK	1108,45243
#define IXGBE_FACTPS_MNGCG	1111,45323
#define IXGBE_FACTPS_LFS	1112,45393
#define IXGBE_MHADD_MFS_MASK	1115,45478
#define IXGBE_MHADD_MFS_SHIFT	1116,45518
#define IXGBE_CTRL_EXT_PFRSTD	1119,45582
#define IXGBE_CTRL_EXT_NS_DIS	1120,45658
#define IXGBE_CTRL_EXT_RO_DIS	1121,45722
#define IXGBE_CTRL_EXT_DRV_LOAD	1122,45794
#define IXGBE_DCA_CTRL_DCA_ENABLE	1125,45913
#define IXGBE_DCA_CTRL_DCA_DISABLE	1126,45975
#define IXGBE_DCA_CTRL_DCA_MODE_CB1	1128,46040
#define IXGBE_DCA_CTRL_DCA_MODE_CB2	1129,46100
#define IXGBE_DCA_RXCTRL_CPUID_MASK	1131,46161
#define IXGBE_DCA_RXCTRL_CPUID_MASK_82599	1132,46228
#define IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599	1133,46301
#define IXGBE_DCA_RXCTRL_DESC_DCA_EN	1134,46368
#define IXGBE_DCA_RXCTRL_HEAD_DCA_EN	1135,46435
#define IXGBE_DCA_RXCTRL_DATA_DCA_EN	1136,46506
#define IXGBE_DCA_RXCTRL_DESC_RRO_EN	1137,46578
#define IXGBE_DCA_RXCTRL_DATA_WRO_EN	1138,46653
#define IXGBE_DCA_RXCTRL_HEAD_WRO_EN	1139,46729
#define IXGBE_DCA_TXCTRL_CPUID_MASK	1141,46799
#define IXGBE_DCA_TXCTRL_CPUID_MASK_82599	1142,46866
#define IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599	1143,46939
#define IXGBE_DCA_TXCTRL_DESC_DCA_EN	1144,47006
#define IXGBE_DCA_TXCTRL_DESC_RRO_EN	1145,47077
#define IXGBE_DCA_TXCTRL_DESC_WRO_EN	1146,47152
#define IXGBE_DCA_TXCTRL_DATA_RRO_EN	1147,47230
#define IXGBE_DCA_MAX_QUEUES_82598	1148,47306
#define IXGBE_MSCA_NP_ADDR_MASK	1151,47399
#define IXGBE_MSCA_NP_ADDR_SHIFT	1152,47469
#define IXGBE_MSCA_DEV_TYPE_MASK	1153,47504
#define IXGBE_MSCA_DEV_TYPE_SHIFT	1154,47574
#define IXGBE_MSCA_PHY_ADDR_MASK	1155,47644
#define IXGBE_MSCA_PHY_ADDR_SHIFT	1156,47711
#define IXGBE_MSCA_OP_CODE_MASK	1157,47771
#define IXGBE_MSCA_OP_CODE_SHIFT	1158,47834
#define IXGBE_MSCA_ADDR_CYCLE	1159,47890
#define IXGBE_MSCA_WRITE	1160,47962
#define IXGBE_MSCA_READ	1161,48021
#define IXGBE_MSCA_READ_AUTOINC	1162,48080
#define IXGBE_MSCA_ST_CODE_MASK	1163,48154
#define IXGBE_MSCA_ST_CODE_SHIFT	1164,48217
#define IXGBE_MSCA_NEW_PROTOCOL	1165,48273
#define IXGBE_MSCA_OLD_PROTOCOL	1166,48345
#define IXGBE_MSCA_MDI_COMMAND	1167,48417
#define IXGBE_MSCA_MDI_IN_PROG_EN	1168,48487
#define IXGBE_MSRWD_WRITE_DATA_MASK	1171,48581
#define IXGBE_MSRWD_WRITE_DATA_SHIFT	1172,48628
#define IXGBE_MSRWD_READ_DATA_MASK	1173,48667
#define IXGBE_MSRWD_READ_DATA_SHIFT	1174,48713
#define IXGBE_ATLAS_PDN_LPBK	1177,48775
#define IXGBE_ATLAS_PDN_10G	1178,48810
#define IXGBE_ATLAS_PDN_1G	1179,48843
#define IXGBE_ATLAS_PDN_AN	1180,48875
#define IXGBE_ATLASCTL_WRITE_CMD	1183,48930
#define IXGBE_ATLAS_PDN_TX_REG_EN	1184,48974
#define IXGBE_ATLAS_PDN_TX_10G_QL_ALL	1185,49013
#define IXGBE_ATLAS_PDN_TX_1G_QL_ALL	1186,49056
#define IXGBE_ATLAS_PDN_TX_AN_QL_ALL	1187,49098
#define IXGBE_CORECTL_WRITE_CMD	1190,49162
#define IXGBE_MDIO_PMA_PMD_DEV_TYPE	1193,49268
#define IXGBE_MDIO_PCS_DEV_TYPE	1194,49309
#define IXGBE_MDIO_PHY_XS_DEV_TYPE	1195,49347
#define IXGBE_MDIO_AUTO_NEG_DEV_TYPE	1196,49387
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE	1197,49429
#define IXGBE_TWINAX_DEV	1198,49498
#define IXGBE_MDIO_COMMAND_TIMEOUT	1200,49528
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_CONTROL	1202,49600
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_STATUS	1203,49669
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_LINK_STATUS	1204,49739
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_SPEED_STATUS	1205,49813
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_10G_SPEED	1206,49888
#define IXGBE_MDIO_VENDOR_SPECIFIC_1_1G_SPEED	1207,49943
#define IXGBE_MDIO_AUTO_NEG_CONTROL	1209,49998
#define IXGBE_MDIO_AUTO_NEG_STATUS	1210,50065
#define IXGBE_MDIO_AUTO_NEG_ADVT	1211,50130
#define IXGBE_MDIO_AUTO_NEG_LP	1212,50192
#define IXGBE_MDIO_AUTO_NEG_EEE_ADVT	1213,50258
#define IXGBE_AUTO_NEG_10GBASE_EEE_ADVT	1214,50328
#define IXGBE_AUTO_NEG_1000BASE_EEE_ADVT 1215,50406
#define IXGBE_AUTO_NEG_100BASE_EEE_ADVT	1216,50486
#define IXGBE_MDIO_PHY_XS_CONTROL	1217,50564
#define IXGBE_MDIO_PHY_XS_RESET	1218,50627
#define IXGBE_MDIO_PHY_ID_HIGH	1219,50686
#define IXGBE_MDIO_PHY_ID_LOW	1220,50743
#define IXGBE_MDIO_PHY_SPEED_ABILITY	1221,50798
#define IXGBE_MDIO_PHY_SPEED_10G	1222,50863
#define IXGBE_MDIO_PHY_SPEED_1G	1223,50921
#define IXGBE_MDIO_PHY_SPEED_100M	1224,50978
#define IXGBE_MDIO_PHY_EXT_ABILITY	1225,51038
#define IXGBE_MDIO_PHY_10GBASET_ABILITY	1226,51099
#define IXGBE_MDIO_PHY_1000BASET_ABILITY	1227,51170
#define IXGBE_MDIO_PHY_100BASETX_ABILITY	1228,51242
#define IXGBE_MDIO_PHY_SET_LOW_POWER_MODE	1229,51314
#define IXGBE_MDIO_PMA_PMD_CONTROL_ADDR	1231,51389
#define IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR	1232,51462
#define IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA	1233,51539
#define IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT	1234,51616
#define IXGBE_PCRC8ECL	1236,51696
#define IXGBE_PCRC8ECH	1237,51759
#define IXGBE_PCRC8ECH_MASK	1238,51822
#define IXGBE_LDPCECL	1239,51855
#define IXGBE_LDPCECH	1240,51923
#define IXGBE_MDIO_PHY_LOW_POWER_MODE	1243,52027
#define IXGBE_MII_10GBASE_T_AUTONEG_CTRL_REG	1245,52073
#define IXGBE_MII_AUTONEG_VENDOR_PROVISION_1_REG 1246,52147
#define IXGBE_MII_AUTONEG_XNP_TX_REG	1247,52227
#define IXGBE_MII_AUTONEG_ADVERTISE_REG	1248,52294
#define IXGBE_MII_10GBASE_T_ADVERTISE	1249,52367
#define IXGBE_MII_1GBASE_T_ADVERTISE_XNP_TX	1250,52438
#define IXGBE_MII_1GBASE_T_ADVERTISE	1251,52514
#define IXGBE_MII_100BASE_T_ADVERTISE	1252,52584
#define IXGBE_MII_100BASE_T_ADVERTISE_HALF	1253,52655
#define IXGBE_MII_RESTART	1254,52730
#define IXGBE_MII_AUTONEG_COMPLETE	1255,52764
#define IXGBE_MII_AUTONEG_LINK_UP	1256,52805
#define IXGBE_MII_AUTONEG_REG	1257,52845
#define IXGBE_PHY_REVISION_MASK	1259,52882
#define IXGBE_MAX_PHY_ADDR	1260,52926
#define TN1010_PHY_ID	1263,52971
#define TNX_FW_REV	1264,53004
#define X540_PHY_ID	1265,53027
#define AQ_FW_REV	1266,53058
#define QT2022_PHY_ID	1267,53081
#define ATH_PHY_ID	1268,53114
#define IXGBE_M88E1145_E_PHY_ID	1271,53161
#define IXGBE_PHY_INIT_OFFSET_NL	1274,53236
#define IXGBE_PHY_INIT_END_NL	1275,53276
#define IXGBE_CONTROL_MASK_NL	1276,53314
#define IXGBE_DATA_MASK_NL	1277,53352
#define IXGBE_CONTROL_SHIFT_NL	1278,53387
#define IXGBE_DELAY_NL	1279,53422
#define IXGBE_DATA_NL	1280,53449
#define IXGBE_CONTROL_NL	1281,53475
#define IXGBE_CONTROL_EOL_NL	1282,53508
#define IXGBE_CONTROL_SOL_NL	1283,53545
#define IXGBE_SDP0_GPIEN	1286,53622
#define IXGBE_SDP1_GPIEN	1287,53669
#define IXGBE_SDP2_GPIEN	1288,53716
#define IXGBE_GPIE_MSIX_MODE	1289,53763
#define IXGBE_GPIE_OCD	1290,53820
#define IXGBE_GPIE_EIMEN	1291,53881
#define IXGBE_GPIE_EIAME	1292,53950
#define IXGBE_GPIE_PBA_SUPPORT	1293,53986
#define IXGBE_GPIE_RSC_DELAY_SHIFT	1294,54028
#define IXGBE_GPIE_VTMODE_MASK	1295,54066
#define IXGBE_GPIE_VTMODE_16	1296,54127
#define IXGBE_GPIE_VTMODE_32	1297,54196
#define IXGBE_GPIE_VTMODE_64	1298,54265
#define IXGBE_MAX_PACKET_BUFFERS	1301,54370
#define IXGBE_TXPBSIZE_20KB	1303,54406
#define IXGBE_TXPBSIZE_40KB	1304,54470
#define IXGBE_RXPBSIZE_48KB	1305,54534
#define IXGBE_RXPBSIZE_64KB	1306,54598
#define IXGBE_RXPBSIZE_80KB	1307,54662
#define IXGBE_RXPBSIZE_128KB	1308,54726
#define IXGBE_RXPBSIZE_MAX	1309,54792
#define IXGBE_TXPBSIZE_MAX	1310,54856
#define IXGBE_TXPKT_SIZE_MAX	1312,54921
#define IXGBE_MAX_PB	1313,54979
	PBA_STRATEGY_EQUAL	1317,55053
#define PBA_STRATEGY_EQUAL	1318,55112
	PBA_STRATEGY_WEIGHTED	1319,55158
#define PBA_STRATEGY_WEIGHTED	1320,55217
#define IXGBE_TFCS_TXOFF	1324,55308
#define IXGBE_TFCS_TXOFF0	1325,55344
#define IXGBE_TFCS_TXOFF1	1326,55381
#define IXGBE_TFCS_TXOFF2	1327,55418
#define IXGBE_TFCS_TXOFF3	1328,55455
#define IXGBE_TFCS_TXOFF4	1329,55492
#define IXGBE_TFCS_TXOFF5	1330,55529
#define IXGBE_TFCS_TXOFF6	1331,55566
#define IXGBE_TFCS_TXOFF7	1332,55603
#define IXGBE_TCPTIMER_KS	1335,55657
#define IXGBE_TCPTIMER_COUNT_ENABLE	1336,55695
#define IXGBE_TCPTIMER_COUNT_FINISH	1337,55742
#define IXGBE_TCPTIMER_LOOP	1338,55789
#define IXGBE_TCPTIMER_DURATION_MASK	1339,55829
#define IXGBE_HLREG0_TXCRCEN	1342,55901
#define IXGBE_HLREG0_RXCRCSTRP	1343,55955
#define IXGBE_HLREG0_JUMBOEN	1344,56011
#define IXGBE_HLREG0_TXPADEN	1345,56065
#define IXGBE_HLREG0_TXPAUSEEN	1346,56119
#define IXGBE_HLREG0_RXPAUSEEN	1347,56175
#define IXGBE_HLREG0_LPBK	1348,56231
#define IXGBE_HLREG0_MDCSPD	1349,56282
#define IXGBE_HLREG0_CONTMDC	1350,56335
#define IXGBE_HLREG0_CTRLFLTR	1351,56389
#define IXGBE_HLREG0_PREPEND	1352,56444
#define IXGBE_HLREG0_PRIPAUSEEN	1353,56502
#define IXGBE_HLREG0_RXPAUSERECDA	1354,56559
#define IXGBE_HLREG0_RXLNGTHERREN	1355,56621
#define IXGBE_HLREG0_RXPADSTRIPEN	1356,56679
#define IXGBE_VMD_CTL_VMDQ_EN	1359,56761
#define IXGBE_VMD_CTL_VMDQ_FILTER	1360,56803
#define IXGBE_VT_CTL_DIS_DEFPL	1363,56871
#define IXGBE_VT_CTL_REPLEN	1364,56941
#define IXGBE_VT_CTL_VT_ENABLE	1365,57007
#define IXGBE_VT_CTL_POOL_SHIFT	1366,57072
#define IXGBE_VT_CTL_POOL_MASK	1367,57107
#define IXGBE_VMOLR_AUPE	1370,57195
#define IXGBE_VMOLR_ROMPE	1371,57261
#define IXGBE_VMOLR_ROPE	1372,57330
#define IXGBE_VMOLR_BAM	1373,57397
#define IXGBE_VMOLR_MPE	1374,57464
#define IXGBE_VFRE_ENABLE_ALL	1377,57548
#define IXGBE_VF_INIT_TIMEOUT	1379,57590
#define IXGBE_RDHMPN_RDICADDR	1382,57696
#define IXGBE_RDHMPN_RDICRDREQ	1383,57738
#define IXGBE_RDHMPN_RDICADDR_SHIFT	1384,57781
#define IXGBE_TDHMPN_TDICADDR	1385,57820
#define IXGBE_TDHMPN_TDICRDREQ	1386,57862
#define IXGBE_TDHMPN_TDICADDR_SHIFT	1387,57905
#define IXGBE_RDMAM_MEM_SEL_SHIFT	1389,57945
#define IXGBE_RDMAM_DWORD_SHIFT	1390,57983
#define IXGBE_RDMAM_DESC_COMP_FIFO	1391,58019
#define IXGBE_RDMAM_DFC_CMD_FIFO	1392,58057
#define IXGBE_RDMAM_RSC_HEADER_ADDR	1393,58093
#define IXGBE_RDMAM_TCN_STATUS_RAM	1394,58132
#define IXGBE_RDMAM_WB_COLL_FIFO	1395,58170
#define IXGBE_RDMAM_QSC_CNT_RAM	1396,58206
#define IXGBE_RDMAM_QSC_FCOE_RAM	1397,58242
#define IXGBE_RDMAM_QSC_QUEUE_CNT	1398,58278
#define IXGBE_RDMAM_QSC_QUEUE_RAM	1399,58315
#define IXGBE_RDMAM_QSC_RSC_RAM	1400,58354
#define IXGBE_RDMAM_DESC_COM_FIFO_RANGE	1401,58392
#define IXGBE_RDMAM_DESC_COM_FIFO_COUNT	1402,58437
#define IXGBE_RDMAM_DFC_CMD_FIFO_RANGE	1403,58480
#define IXGBE_RDMAM_DFC_CMD_FIFO_COUNT	1404,58523
#define IXGBE_RDMAM_RSC_HEADER_ADDR_RANGE	1405,58565
#define IXGBE_RDMAM_RSC_HEADER_ADDR_COUNT	1406,58610
#define IXGBE_RDMAM_TCN_STATUS_RAM_RANGE	1407,58654
#define IXGBE_RDMAM_TCN_STATUS_RAM_COUNT	1408,58699
#define IXGBE_RDMAM_WB_COLL_FIFO_RANGE	1409,58742
#define IXGBE_RDMAM_WB_COLL_FIFO_COUNT	1410,58784
#define IXGBE_RDMAM_QSC_CNT_RAM_RANGE	1411,58826
#define IXGBE_RDMAM_QSC_CNT_RAM_COUNT	1412,58868
#define IXGBE_RDMAM_QSC_FCOE_RAM_RANGE	1413,58909
#define IXGBE_RDMAM_QSC_FCOE_RAM_COUNT	1414,58953
#define IXGBE_RDMAM_QSC_QUEUE_CNT_RANGE	1415,58995
#define IXGBE_RDMAM_QSC_QUEUE_CNT_COUNT	1416,59039
#define IXGBE_RDMAM_QSC_QUEUE_RAM_RANGE	1417,59082
#define IXGBE_RDMAM_QSC_QUEUE_RAM_COUNT	1418,59127
#define IXGBE_RDMAM_QSC_RSC_RAM_RANGE	1419,59170
#define IXGBE_RDMAM_QSC_RSC_RAM_COUNT	1420,59212
#define IXGBE_TXDESCIC_READY	1422,59254
#define IXGBE_RXCSUM_IPPCSE	1425,59326
#define IXGBE_RXCSUM_PCSD	1426,59398
#define IXGBE_FCRTL_XONE	1429,59489
#define IXGBE_FCRTH_FCEN	1430,59542
#define IXGBE_PAP_TXPAUSECNT_MASK	1433,59628
#define IXGBE_RMCS_RRM	1436,59720
#define IXGBE_RMCS_RAC	1438,59841
#define IXGBE_RMCS_DFP	1440,59906
#define IXGBE_RMCS_TFCE_802_3X	1441,59946
#define IXGBE_RMCS_TFCE_PRIORITY	1442,60014
#define IXGBE_RMCS_ARBDIS	1443,60083
#define IXGBE_FCCFG_TFCE_802_3X	1446,60174
#define IXGBE_FCCFG_TFCE_PRIORITY	1447,60242
#define IXGBE_EICR_RTX_QUEUE	1452,60387
#define IXGBE_EICR_FLOW_DIR	1453,60453
#define IXGBE_EICR_RX_MISS	1454,60513
#define IXGBE_EICR_PCI	1455,60579
#define IXGBE_EICR_MAILBOX	1456,60634
#define IXGBE_EICR_LSC	1457,60705
#define IXGBE_EICR_LINKSEC	1458,60765
#define IXGBE_EICR_MNG	1459,60822
#define IXGBE_EICR_TS	1460,60893
#define IXGBE_EICR_TIMESYNC	1461,60954
#define IXGBE_EICR_GPI_SDP0	1462,61014
#define IXGBE_EICR_GPI_SDP1	1463,61089
#define IXGBE_EICR_GPI_SDP2	1464,61164
#define IXGBE_EICR_ECC	1465,61239
#define IXGBE_EICR_PBUR	1466,61290
#define IXGBE_EICR_DHER	1467,61360
#define IXGBE_EICR_TCP_TIMER	1468,61427
#define IXGBE_EICR_OTHER	1469,61483
#define IXGBE_EICS_RTX_QUEUE	1472,61584
#define IXGBE_EICS_FLOW_DIR	1473,61660
#define IXGBE_EICS_RX_MISS	1474,61730
#define IXGBE_EICS_PCI	1475,61803
#define IXGBE_EICS_MAILBOX	1476,61862
#define IXGBE_EICS_LSC	1477,61937
#define IXGBE_EICS_MNG	1478,62001
#define IXGBE_EICS_TIMESYNC	1479,62066
#define IXGBE_EICS_GPI_SDP0	1480,62135
#define IXGBE_EICS_GPI_SDP1	1481,62210
#define IXGBE_EICS_GPI_SDP2	1482,62285
#define IXGBE_EICS_ECC	1483,62360
#define IXGBE_EICS_PBUR	1484,62415
#define IXGBE_EICS_DHER	1485,62482
#define IXGBE_EICS_TCP_TIMER	1486,62548
#define IXGBE_EICS_OTHER	1487,62614
#define IXGBE_EIMS_RTX_QUEUE	1490,62714
#define IXGBE_EIMS_FLOW_DIR	1491,62790
#define IXGBE_EIMS_RX_MISS	1492,62859
#define IXGBE_EIMS_PCI	1493,62933
#define IXGBE_EIMS_MAILBOX	1494,62992
#define IXGBE_EIMS_LSC	1495,63067
#define IXGBE_EIMS_MNG	1496,63131
#define IXGBE_EIMS_TS	1497,63196
#define IXGBE_EIMS_TIMESYNC	1498,63260
#define IXGBE_EIMS_GPI_SDP0	1499,63329
#define IXGBE_EIMS_GPI_SDP1	1500,63404
#define IXGBE_EIMS_GPI_SDP2	1501,63479
#define IXGBE_EIMS_ECC	1502,63554
#define IXGBE_EIMS_PBUR	1503,63609
#define IXGBE_EIMS_DHER	1504,63676
#define IXGBE_EIMS_TCP_TIMER	1505,63743
#define IXGBE_EIMS_OTHER	1506,63809
#define IXGBE_EIMC_RTX_QUEUE	1509,63911
#define IXGBE_EIMC_FLOW_DIR	1510,63987
#define IXGBE_EIMC_RX_MISS	1511,64056
#define IXGBE_EIMC_PCI	1512,64130
#define IXGBE_EIMC_MAILBOX	1513,64189
#define IXGBE_EIMC_LSC	1514,64262
#define IXGBE_EIMC_MNG	1515,64326
#define IXGBE_EIMC_TIMESYNC	1516,64391
#define IXGBE_EIMC_GPI_SDP0	1517,64460
#define IXGBE_EIMC_GPI_SDP1	1518,64535
#define IXGBE_EIMC_GPI_SDP2	1519,64610
#define IXGBE_EIMC_ECC	1520,64686
#define IXGBE_EIMC_PBUR	1521,64741
#define IXGBE_EIMC_DHER	1522,64808
#define IXGBE_EIMC_TCP_TIMER	1523,64872
#define IXGBE_EIMC_OTHER	1524,64938
#define IXGBE_EIMS_ENABLE_MASK 1526,65004
#define IXGBE_IMIR_PORT_IM_EN	1533,65204
#define IXGBE_IMIR_PORT_BP	1534,65268
#define IXGBE_IMIREXT_SIZE_BP	1535,65335
#define IXGBE_IMIREXT_CTRL_URG	1536,65402
#define IXGBE_IMIREXT_CTRL_ACK	1537,65475
#define IXGBE_IMIREXT_CTRL_PSH	1538,65548
#define IXGBE_IMIREXT_CTRL_RST	1539,65621
#define IXGBE_IMIREXT_CTRL_SYN	1540,65694
#define IXGBE_IMIREXT_CTRL_FIN	1541,65767
#define IXGBE_IMIREXT_CTRL_BP	1542,65840
#define IXGBE_IMIR_SIZE_BP_82599	1543,65917
#define IXGBE_IMIR_CTRL_URG_82599	1544,65986
#define IXGBE_IMIR_CTRL_ACK_82599	1545,66061
#define IXGBE_IMIR_CTRL_PSH_82599	1546,66136
#define IXGBE_IMIR_CTRL_RST_82599	1547,66211
#define IXGBE_IMIR_CTRL_SYN_82599	1548,66286
#define IXGBE_IMIR_CTRL_FIN_82599	1549,66361
#define IXGBE_IMIR_CTRL_BP_82599	1550,66436
#define IXGBE_IMIR_LLI_EN_82599	1551,66510
#define IXGBE_IMIR_RX_QUEUE_MASK_82599	1552,66584
#define IXGBE_IMIR_RX_QUEUE_SHIFT_82599	1553,66654
#define IXGBE_IMIRVP_PRIORITY_MASK	1554,66718
#define IXGBE_IMIRVP_PRIORITY_EN	1555,66789
#define IXGBE_MAX_FTQF_FILTERS	1557,66861
#define IXGBE_FTQF_PROTOCOL_MASK	1558,66897
#define IXGBE_FTQF_PROTOCOL_TCP	1559,66941
#define IXGBE_FTQF_PROTOCOL_UDP	1560,66985
#define IXGBE_FTQF_PROTOCOL_SCTP	1561,67029
#define IXGBE_FTQF_PRIORITY_MASK	1562,67064
#define IXGBE_FTQF_PRIORITY_SHIFT	1563,67108
#define IXGBE_FTQF_POOL_MASK	1564,67144
#define IXGBE_FTQF_POOL_SHIFT	1565,67185
#define IXGBE_FTQF_5TUPLE_MASK_MASK	1566,67218
#define IXGBE_FTQF_5TUPLE_MASK_SHIFT	1567,67265
#define IXGBE_FTQF_SOURCE_ADDR_MASK	1568,67305
#define IXGBE_FTQF_DEST_ADDR_MASK	1569,67346
#define IXGBE_FTQF_SOURCE_PORT_MASK	1570,67385
#define IXGBE_FTQF_DEST_PORT_MASK	1571,67426
#define IXGBE_FTQF_PROTOCOL_COMP_MASK	1572,67465
#define IXGBE_FTQF_POOL_MASK_EN	1573,67508
#define IXGBE_FTQF_QUEUE_ENABLE	1574,67552
#define IXGBE_IRQ_CLEAR_MASK	1577,67624
#define IXGBE_IVAR_REG_NUM	1580,67709
#define IXGBE_IVAR_REG_NUM_82599	1581,67740
#define IXGBE_IVAR_TXRX_ENTRY	1582,67776
#define IXGBE_IVAR_RX_ENTRY	1583,67810
#define IXGBE_IVAR_RX_QUEUE(1584,67842
#define IXGBE_IVAR_TX_QUEUE(1585,67886
#define IXGBE_IVAR_TX_ENTRY	1586,67931
#define IXGBE_IVAR_TCP_TIMER_INDEX	1588,67964
#define IXGBE_IVAR_OTHER_CAUSES_INDEX	1589,68022
#define IXGBE_MSIX_VECTOR(1591,68084
#define IXGBE_IVAR_ALLOC_VAL	1593,68127
#define IXGBE_MAX_ETQF_FILTERS	1596,68238
#define IXGBE_ETQF_FCOE	1597,68272
#define IXGBE_ETQF_BCN	1598,68322
#define IXGBE_ETQF_1588	1599,68371
#define IXGBE_ETQF_FILTER_EN	1600,68421
#define IXGBE_ETQF_POOL_ENABLE	1601,68475
#define IXGBE_ETQF_POOL_SHIFT	1602,68530
#define IXGBE_ETQS_RX_QUEUE	1604,68565
#define IXGBE_ETQS_RX_QUEUE_SHIFT	1605,68622
#define IXGBE_ETQS_LLI	1606,68659
#define IXGBE_ETQS_QUEUE_EN	1607,68708
#define IXGBE_ETQF_FILTER_EAPOL	1621,69078
#define IXGBE_ETQF_FILTER_FCOE	1622,69113
#define IXGBE_ETQF_FILTER_1588	1623,69147
#define IXGBE_ETQF_FILTER_FIP	1624,69181
#define IXGBE_ETQF_FILTER_LLDP	1625,69214
#define IXGBE_VLNCTRL_VET	1627,69277
#define IXGBE_VLNCTRL_CFI	1628,69332
#define IXGBE_VLNCTRL_CFIEN	1629,69384
#define IXGBE_VLNCTRL_VFE	1630,69438
#define IXGBE_VLNCTRL_VME	1631,69490
#define IXGBE_VLVF_VIEN	1634,69575
#define IXGBE_VLVF_ENTRIES	1635,69635
#define IXGBE_VLVF_VLANID_MASK	1636,69666
#define IXGBE_VMVIR_VLANA_DEFAULT	1638,69748
#define IXGBE_VMVIR_VLANA_NEVER	1639,69823
#define IXGBE_ETHERNET_IEEE_VLAN_TYPE	1641,69896
#define IXGBE_STATUS_LAN_ID	1644,69988
#define IXGBE_STATUS_LAN_ID_SHIFT	1645,70041
#define IXGBE_STATUS_GIO	1646,70095
#define IXGBE_STATUS_LAN_ID_0	1648,70161
#define IXGBE_STATUS_LAN_ID_1	1649,70217
#define IXGBE_ESDP_SDP0	1652,70295
#define IXGBE_ESDP_SDP1	1653,70353
#define IXGBE_ESDP_SDP2	1654,70411
#define IXGBE_ESDP_SDP3	1655,70469
#define IXGBE_ESDP_SDP4	1656,70527
#define IXGBE_ESDP_SDP5	1657,70585
#define IXGBE_ESDP_SDP6	1658,70643
#define IXGBE_ESDP_SDP7	1659,70701
#define IXGBE_ESDP_SDP0_DIR	1660,70759
#define IXGBE_ESDP_SDP1_DIR	1661,70822
#define IXGBE_ESDP_SDP2_DIR	1662,70885
#define IXGBE_ESDP_SDP3_DIR	1663,70948
#define IXGBE_ESDP_SDP4_DIR	1664,71011
#define IXGBE_ESDP_SDP5_DIR	1665,71074
#define IXGBE_ESDP_SDP6_DIR	1666,71137
#define IXGBE_ESDP_SDP7_DIR	1667,71200
#define IXGBE_ESDP_SDP0_NATIVE	1668,71263
#define IXGBE_ESDP_SDP1_NATIVE	1669,71324
#define IXGBE_LED_IVRT_BASE	1673,71410
#define IXGBE_LED_BLINK_BASE	1674,71450
#define IXGBE_LED_MODE_MASK_BASE	1675,71491
#define IXGBE_LED_OFFSET(1676,71535
#define IXGBE_LED_MODE_SHIFT(1677,71593
#define IXGBE_LED_IVRT(1678,71635
#define IXGBE_LED_BLINK(1679,71704
#define IXGBE_LED_MODE_MASK(1680,71775
#define IXGBE_LED_LINK_UP	1683,71871
#define IXGBE_LED_LINK_10G	1684,71901
#define IXGBE_LED_MAC	1685,71932
#define IXGBE_LED_FILTER	1686,71959
#define IXGBE_LED_LINK_ACTIVE	1687,71988
#define IXGBE_LED_LINK_1G	1688,72022
#define IXGBE_LED_ON	1689,72052
#define IXGBE_LED_OFF	1690,72078
#define IXGBE_AUTOC_KX4_KX_SUPP_MASK 1693,72128
#define IXGBE_AUTOC_KX4_SUPP	1694,72176
#define IXGBE_AUTOC_KX_SUPP	1695,72216
#define IXGBE_AUTOC_PAUSE	1696,72255
#define IXGBE_AUTOC_ASM_PAUSE	1697,72292
#define IXGBE_AUTOC_SYM_PAUSE	1698,72333
#define IXGBE_AUTOC_RF	1699,72374
#define IXGBE_AUTOC_PD_TMR	1700,72409
#define IXGBE_AUTOC_AN_RX_LOOSE	1701,72447
#define IXGBE_AUTOC_AN_RX_DRIFT	1702,72490
#define IXGBE_AUTOC_AN_RX_ALIGN	1703,72533
#define IXGBE_AUTOC_FECA	1704,72576
#define IXGBE_AUTOC_FECR	1705,72612
#define IXGBE_AUTOC_KR_SUPP	1706,72648
#define IXGBE_AUTOC_AN_RESTART	1707,72687
#define IXGBE_AUTOC_FLU	1708,72729
#define IXGBE_AUTOC_LMS_SHIFT	1709,72765
#define IXGBE_AUTOC_LMS_10G_SERIAL	1710,72798
#define IXGBE_AUTOC_LMS_KX4_KX_KR	1711,72864
#define IXGBE_AUTOC_LMS_SGMII_1G_100M	1712,72929
#define IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN	1713,72998
#define IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII	1714,73069
#define IXGBE_AUTOC_LMS_MASK	1715,73140
#define IXGBE_AUTOC_LMS_1G_LINK_NO_AN	1716,73201
#define IXGBE_AUTOC_LMS_10G_LINK_NO_AN	1717,73270
#define IXGBE_AUTOC_LMS_1G_AN	1718,73340
#define IXGBE_AUTOC_LMS_KX4_AN	1719,73402
#define IXGBE_AUTOC_LMS_KX4_AN_1G_AN	1720,73465
#define IXGBE_AUTOC_LMS_ATTACH_TYPE	1721,73533
#define IXGBE_AUTOC_1G_PMA_PMD_MASK	1723,73609
#define IXGBE_AUTOC_1G_PMA_PMD_SHIFT	1724,73656
#define IXGBE_AUTOC_10G_PMA_PMD_MASK	1725,73695
#define IXGBE_AUTOC_10G_PMA_PMD_SHIFT	1726,73743
#define IXGBE_AUTOC_10G_XAUI	1727,73783
#define IXGBE_AUTOC_10G_KX4	1728,73851
#define IXGBE_AUTOC_10G_CX4	1729,73918
#define IXGBE_AUTOC_1G_BX	1730,73985
#define IXGBE_AUTOC_1G_KX	1731,74049
#define IXGBE_AUTOC_1G_SFI	1732,74113
#define IXGBE_AUTOC_1G_KX_BX	1733,74178
#define IXGBE_AUTOC2_UPPER_MASK	1735,74246
#define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK	1736,74289
#define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT	1737,74345
#define IXGBE_AUTOC2_10G_KR	1738,74394
#define IXGBE_AUTOC2_10G_XFI	1739,74469
#define IXGBE_AUTOC2_10G_SFI	1740,74545
#define IXGBE_AUTOC2_LINK_DISABLE_ON_D3_MASK	1741,74621
#define IXGBE_AUTOC2_LINK_DISABLE_MASK	1742,74677
#define IXGBE_MACC_FLU	1744,74729
#define IXGBE_MACC_FSV_10G	1745,74764
#define IXGBE_MACC_FS	1746,74802
#define IXGBE_MAC_RX2TX_LPBK	1747,74836
#define IXGBE_MMNGC_MNG_VETO	1750,74902
#define IXGBE_LINKS_KX_AN_COMP	1753,74965
#define IXGBE_LINKS_UP	1754,75007
#define IXGBE_LINKS_SPEED	1755,75042
#define IXGBE_LINKS_MODE	1756,75079
#define IXGBE_LINKS_RX_MODE	1757,75115
#define IXGBE_LINKS_TX_MODE	1758,75154
#define IXGBE_LINKS_XGXS_EN	1759,75193
#define IXGBE_LINKS_SGMII_EN	1760,75232
#define IXGBE_LINKS_PCS_1G_EN	1761,75272
#define IXGBE_LINKS_1G_AN_EN	1762,75313
#define IXGBE_LINKS_KX_AN_IDLE	1763,75353
#define IXGBE_LINKS_1G_SYNC	1764,75395
#define IXGBE_LINKS_10G_ALIGN	1765,75434
#define IXGBE_LINKS_10G_LANE_SYNC	1766,75475
#define IXGBE_LINKS_TL_FAULT	1767,75520
#define IXGBE_LINKS_SIGNAL	1768,75561
#define IXGBE_LINKS_SPEED_82599	1770,75601
#define IXGBE_LINKS_SPEED_10G_82599	1771,75645
#define IXGBE_LINKS_SPEED_1G_82599	1772,75692
#define IXGBE_LINKS_SPEED_100_82599	1773,75738
#define IXGBE_LINK_UP_TIME	1774,75785
#define IXGBE_AUTO_NEG_TIME	1775,75834
#define IXGBE_LINKS2_AN_SUPPORTED	1777,75885
#define IXGBE_PCS1GLSTA_LINK_OK	1780,75957
#define IXGBE_PCS1GLSTA_SYNK_OK	1781,75992
#define IXGBE_PCS1GLSTA_AN_COMPLETE	1782,76030
#define IXGBE_PCS1GLSTA_AN_PAGE_RX	1783,76074
#define IXGBE_PCS1GLSTA_AN_TIMED_OUT	1784,76117
#define IXGBE_PCS1GLSTA_AN_REMOTE_FAULT	1785,76162
#define IXGBE_PCS1GLSTA_AN_ERROR_RWS	1786,76210
#define IXGBE_PCS1GANA_SYM_PAUSE	1788,76257
#define IXGBE_PCS1GANA_ASM_PAUSE	1789,76295
#define IXGBE_PCS1GLCTL_AN_1G_TIMEOUT_EN 1792,76361
#define IXGBE_PCS1GLCTL_FLV_LINK_UP	1793,76440
#define IXGBE_PCS1GLCTL_FORCE_LINK	1794,76478
#define IXGBE_PCS1GLCTL_LOW_LINK_LATCH	1795,76518
#define IXGBE_PCS1GLCTL_AN_ENABLE	1796,76562
#define IXGBE_PCS1GLCTL_AN_RESTART	1797,76604
#define IXGBE_ANLP1_PAUSE	1800,76670
#define IXGBE_ANLP1_SYM_PAUSE	1801,76704
#define IXGBE_ANLP1_ASM_PAUSE	1802,76742
#define IXGBE_ANLP1_AN_STATE_MASK	1803,76780
#define IXGBE_SWSM_SMBI	1806,76863
#define IXGBE_SWSM_SWESMBI	1807,76926
#define IXGBE_SWSM_WMNG	1808,76987
#define IXGBE_SWFW_REGSMP	1809,77044
#define IXGBE_GSSR_EEP_SM	1812,77148
#define IXGBE_GSSR_PHY0_SM	1813,77181
#define IXGBE_GSSR_PHY1_SM	1814,77215
#define IXGBE_GSSR_MAC_CSR_SM	1815,77249
#define IXGBE_GSSR_FLASH_SM	1816,77286
#define IXGBE_GSSR_SW_MNG_SM	1817,77321
#define IXGBE_FWSTS_FWRI	1820,77391
#define IXGBE_EEC_SK	1823,77479
#define IXGBE_EEC_CS	1824,77531
#define IXGBE_EEC_DI	1825,77589
#define IXGBE_EEC_DO	1826,77643
#define IXGBE_EEC_FWE_MASK	1827,77698
#define IXGBE_EEC_FWE_DIS	1828,77761
#define IXGBE_EEC_FWE_EN	1829,77825
#define IXGBE_EEC_FWE_SHIFT	1830,77887
#define IXGBE_EEC_REQ	1831,77917
#define IXGBE_EEC_GNT	1832,77979
#define IXGBE_EEC_PRES	1833,78039
#define IXGBE_EEC_ARD	1834,78095
#define IXGBE_EEC_FLUP	1835,78157
#define IXGBE_EEC_SEC1VAL	1836,78219
#define IXGBE_EEC_FLUDONE	1837,78277
#define IXGBE_EEC_ADDR_SIZE	1839,78400
#define IXGBE_EEC_SIZE	1840,78439
#define IXGBE_EERD_MAX_ADDR	1841,78492
#define IXGBE_EEC_SIZE_SHIFT	1843,78567
#define IXGBE_EEPROM_WORD_SIZE_SHIFT	1844,78600
#define IXGBE_EEPROM_OPCODE_BITS	1845,78639
#define IXGBE_PBANUM_LENGTH	1848,78707
#define IXGBE_PBANUM_PTR_GUARD	1851,78774
#define IXGBE_EEPROM_CHECKSUM	1852,78813
#define IXGBE_EEPROM_SUM	1853,78849
#define IXGBE_PCIE_ANALOG_PTR	1854,78882
#define IXGBE_ATLAS0_CONFIG_PTR	1855,78918
#define IXGBE_PHY_PTR	1856,78956
#define IXGBE_ATLAS1_CONFIG_PTR	1857,78985
#define IXGBE_OPTION_ROM_PTR	1858,79023
#define IXGBE_PCIE_GENERAL_PTR	1859,79058
#define IXGBE_PCIE_CONFIG0_PTR	1860,79095
#define IXGBE_PCIE_CONFIG1_PTR	1861,79132
#define IXGBE_CORE0_PTR	1862,79169
#define IXGBE_CORE1_PTR	1863,79200
#define IXGBE_MAC0_PTR	1864,79231
#define IXGBE_MAC1_PTR	1865,79261
#define IXGBE_CSR0_CONFIG_PTR	1866,79291
#define IXGBE_CSR1_CONFIG_PTR	1867,79327
#define IXGBE_FW_PTR	1868,79363
#define IXGBE_PBANUM0_PTR	1869,79391
#define IXGBE_PBANUM1_PTR	1870,79423
#define IXGBE_ALT_MAC_ADDR_PTR	1871,79455
#define IXGBE_FREE_SPACE_PTR	1872,79492
#define IXGBE_SAN_MAC_ADDR_PTR	1874,79528
#define IXGBE_DEVICE_CAPS	1875,79565
#define IXGBE_SERIAL_NUMBER_MAC_ADDR	1876,79597
#define IXGBE_PCIE_MSIX_82599_CAPS	1877,79639
#define IXGBE_MAX_MSIX_VECTORS_82599	1878,79679
#define IXGBE_PCIE_MSIX_82598_CAPS	1879,79721
#define IXGBE_MAX_MSIX_VECTORS_82598	1880,79761
#define IXGBE_PCIE_MSIX_TBL_SZ_MASK	1883,79840
#define IXGBE_ISCSI_BOOT_CAPS	1886,79916
#define IXGBE_ISCSI_SETUP_PORT_0	1887,79954
#define IXGBE_ISCSI_SETUP_PORT_1	1888,79994
#define IXGBE_EEPROM_MAX_RETRY_SPI	1891,80063
#define IXGBE_EEPROM_STATUS_RDY_SPI	1892,80137
#define IXGBE_EEPROM_READ_OPCODE_SPI	1893,80178
#define IXGBE_EEPROM_WRITE_OPCODE_SPI	1894,80246
#define IXGBE_EEPROM_A8_OPCODE_SPI	1895,80316
#define IXGBE_EEPROM_WREN_OPCODE_SPI	1896,80389
#define IXGBE_EEPROM_WRDI_OPCODE_SPI	1898,80503
#define IXGBE_EEPROM_RDSR_OPCODE_SPI	1899,80545
#define IXGBE_EEPROM_WRSR_OPCODE_SPI	1900,80617
#define IXGBE_EEPROM_ERASE4K_OPCODE_SPI	1901,80690
#define IXGBE_EEPROM_ERASE64K_OPCODE_SPI	1902,80759
#define IXGBE_EEPROM_ERASE256_OPCODE_SPI	1903,80830
#define IXGBE_EEPROM_RW_REG_DATA	1906,80929
#define IXGBE_EEPROM_RW_REG_DONE	1907,81002
#define IXGBE_EEPROM_RW_REG_START	1908,81067
#define IXGBE_EEPROM_RW_ADDR_SHIFT	1909,81138
#define IXGBE_NVM_POLL_WRITE	1910,81207
#define IXGBE_NVM_POLL_READ	1911,81278
#define IXGBE_ETH_LENGTH_OF_ADDRESS	1913,81349
#define IXGBE_EEPROM_PAGE_SIZE_MAX	1915,81388
#define IXGBE_EEPROM_RD_BUFFER_MAX_COUNT	1916,81427
#define IXGBE_EEPROM_WR_BUFFER_MAX_COUNT	1917,81496
#define IXGBE_EEPROM_CTRL_2	1918,81565
#define IXGBE_EEPROM_CCD_BIT	1919,81621
#define IXGBE_EEPROM_GRANT_ATTEMPTS	1922,81690
#define IXGBE_EERD_EEWR_ATTEMPTS	1927,81858
#define IXGBE_FLUDONE_ATTEMPTS	1930,81953
#define IXGBE_PCIE_CTRL2	1932,81992
#define IXGBE_PCIE_CTRL2_DUMMY_ENABLE	1933,82052
#define IXGBE_PCIE_CTRL2_LAN_DISABLE	1934,82124
#define IXGBE_PCIE_CTRL2_DISABLE_SELECT	1935,82189
#define IXGBE_SAN_MAC_ADDR_PORT0_OFFSET	1937,82261
#define IXGBE_SAN_MAC_ADDR_PORT1_OFFSET	1938,82306
#define IXGBE_DEVICE_CAPS_ALLOW_ANY_SFP	1939,82351
#define IXGBE_DEVICE_CAPS_FCOE_OFFLOADS	1940,82396
#define IXGBE_FW_LESM_PARAMETERS_PTR	1941,82441
#define IXGBE_FW_LESM_STATE_1	1942,82483
#define IXGBE_FW_LESM_STATE_ENABLED	1943,82519
#define IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR	1944,82585
#define IXGBE_FW_PATCH_VERSION_4	1945,82635
#define IXGBE_FCOE_IBA_CAPS_BLK_PTR	1946,82673
#define IXGBE_FCOE_IBA_CAPS_FCOE	1947,82738
#define IXGBE_ISCSI_FCOE_BLK_PTR	1948,82794
#define IXGBE_ISCSI_FCOE_FLAGS_OFFSET	1949,82856
#define IXGBE_ISCSI_FCOE_FLAGS_ENABLE	1950,82916
#define IXGBE_ALT_SAN_MAC_ADDR_BLK_PTR	1951,82987
#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_OFFSET	1952,83057
#define IXGBE_ALT_SAN_MAC_ADDR_PORT0_OFFSET	1953,83133
#define IXGBE_ALT_SAN_MAC_ADDR_PORT1_OFFSET	1954,83208
#define IXGBE_ALT_SAN_MAC_ADDR_WWNN_OFFSET	1955,83283
#define IXGBE_ALT_SAN_MAC_ADDR_WWPN_OFFSET	1956,83359
#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_SANMAC	1957,83435
#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_ALTWWN	1958,83507
#define IXGBE_X540_FW_PASSTHROUGH_PATCH_CONFIG_PTR	1961,83604
#define IXGBE_X540_FW_MODULE_MASK	1962,83659
#define IXGBE_X540_FW_MODULE_LENGTH	1964,83723
#define IXGBE_X540_FW_PATCH_VERSION_2	1966,83803
#define IXGBE_X540_FW_PATCH_VERSION_3	1968,83898
#define IXGBE_X540_FW_PATCH_VERSION_4	1970,83986
#define IXGBE_DEVICE_CAPS_WOL_PORT0_1	1972,84030
#define IXGBE_DEVICE_CAPS_WOL_PORT0	1973,84107
#define IXGBE_DEVICE_CAPS_WOL_MASK	1974,84177
#define IXGBE_PCI_DEVICE_STATUS	1977,84268
#define IXGBE_PCI_DEVICE_STATUS_TRANSACTION_PENDING	1978,84306
#define IXGBE_PCI_LINK_STATUS	1979,84365
#define IXGBE_PCI_DEVICE_CONTROL2	1980,84401
#define IXGBE_PCI_LINK_WIDTH	1981,84440
#define IXGBE_PCI_LINK_WIDTH_1	1982,84476
#define IXGBE_PCI_LINK_WIDTH_2	1983,84513
#define IXGBE_PCI_LINK_WIDTH_4	1984,84550
#define IXGBE_PCI_LINK_WIDTH_8	1985,84587
#define IXGBE_PCI_LINK_SPEED	1986,84624
#define IXGBE_PCI_LINK_SPEED_2500	1987,84658
#define IXGBE_PCI_LINK_SPEED_5000	1988,84696
#define IXGBE_PCI_LINK_SPEED_8000	1989,84734
#define IXGBE_PCI_HEADER_TYPE_REGISTER	1990,84772
#define IXGBE_PCI_HEADER_TYPE_MULTIFUNC	1991,84816
#define IXGBE_PCI_DEVICE_CONTROL2_16ms	1992,84861
#define IXGBE_PCIDEVCTRL2_TIMEO_MASK	1994,84908
#define IXGBE_PCIDEVCTRL2_16_32ms_def	1995,84949
#define IXGBE_PCIDEVCTRL2_50_100us	1996,84991
#define IXGBE_PCIDEVCTRL2_1_2ms	1997,85030
#define IXGBE_PCIDEVCTRL2_16_32ms	1998,85067
#define IXGBE_PCIDEVCTRL2_65_130ms	1999,85105
#define IXGBE_PCIDEVCTRL2_260_520ms	2000,85144
#define IXGBE_PCIDEVCTRL2_1_2s	2001,85184
#define IXGBE_PCIDEVCTRL2_4_8s	2002,85220
#define IXGBE_PCIDEVCTRL2_17_34s	2003,85256
#define IXGBE_PCI_MASTER_DISABLE_TIMEOUT	2006,85366
#define IXGBE_IS_MULTICAST(2009,85491
#define IXGBE_IS_BROADCAST(2013,85619
#define IXGBE_RAH_VIND_MASK	2018,85753
#define IXGBE_RAH_VIND_SHIFT	2019,85792
#define IXGBE_RAH_AV	2020,85824
#define IXGBE_CLEAR_VMDQ_ALL	2021,85857
#define IXGBE_RFCTL_ISCSI_DIS	2024,85925
#define IXGBE_RFCTL_ISCSI_DWC_MASK	2025,85967
#define IXGBE_RFCTL_ISCSI_DWC_SHIFT	2026,86013
#define IXGBE_RFCTL_RSC_DIS	2027,86051
#define IXGBE_RFCTL_NFSW_DIS	2028,86091
#define IXGBE_RFCTL_NFSR_DIS	2029,86132
#define IXGBE_RFCTL_NFS_VER_MASK	2030,86173
#define IXGBE_RFCTL_NFS_VER_SHIFT	2031,86217
#define IXGBE_RFCTL_NFS_VER_2	2032,86253
#define IXGBE_RFCTL_NFS_VER_3	2033,86286
#define IXGBE_RFCTL_NFS_VER_4	2034,86319
#define IXGBE_RFCTL_IPV6_DIS	2035,86352
#define IXGBE_RFCTL_IPV6_XSUM_DIS	2036,86393
#define IXGBE_RFCTL_IPFRSP_DIS	2037,86438
#define IXGBE_RFCTL_IPV6_EX_DIS	2038,86481
#define IXGBE_RFCTL_NEW_IPV6_EXT_DIS	2039,86525
#define IXGBE_TXDCTL_ENABLE	2042,86602
#define IXGBE_TXDCTL_SWFLSH	2043,86670
#define IXGBE_TXDCTL_WTHRESH_SHIFT	2044,86740
#define IXGBE_TX_PAD_ENABLE	2046,86852
#define IXGBE_JUMBO_FRAME_ENABLE	2047,86892
#define IXGBE_MAX_FRAME_SZ	2049,87010
#define IXGBE_TDWBAL_HEAD_WB_ENABLE	2051,87050
#define IXGBE_TDWBAL_SEQNUM_WB_ENABLE	2052,87122
#define IXGBE_RXCTRL_RXEN	2055,87224
#define IXGBE_RXCTRL_DMBYPS	2056,87284
#define IXGBE_RXDCTL_ENABLE	2057,87350
#define IXGBE_RXDCTL_SWFLSH	2058,87418
#define IXGBE_RXDCTL_RLPMLMASK	2059,87487
#define IXGBE_RXDCTL_RLPML_EN	2060,87556
#define IXGBE_RXDCTL_VME	2061,87598
#define IXGBE_TSAUXC_EN_CLK	2063,87659
#define IXGBE_TSAUXC_SYNCLK	2064,87699
#define IXGBE_TSAUXC_SDP0_INT	2065,87739
#define IXGBE_TSYNCTXCTL_VALID	2067,87782
#define IXGBE_TSYNCTXCTL_ENABLED	2068,87850
#define IXGBE_TSYNCRXCTL_VALID	2070,87925
#define IXGBE_TSYNCRXCTL_TYPE_MASK	2071,87993
#define IXGBE_TSYNCRXCTL_TYPE_L2_V2	2072,88058
#define IXGBE_TSYNCRXCTL_TYPE_L4_V1	2073,88099
#define IXGBE_TSYNCRXCTL_TYPE_L2_L4_V2	2074,88140
#define IXGBE_TSYNCRXCTL_TYPE_EVENT_V2	2075,88184
#define IXGBE_TSYNCRXCTL_ENABLED	2076,88228
#define IXGBE_RXMTRL_V1_CTRLT_MASK	2078,88303
#define IXGBE_RXMTRL_V1_SYNC_MSG	2079,88349
#define IXGBE_RXMTRL_V1_DELAY_REQ_MSG	2080,88387
#define IXGBE_RXMTRL_V1_FOLLOWUP_MSG	2081,88430
#define IXGBE_RXMTRL_V1_DELAY_RESP_MSG	2082,88472
#define IXGBE_RXMTRL_V1_MGMT_MSG	2083,88516
#define IXGBE_RXMTRL_V2_MSGID_MASK	2085,88555
#define IXGBE_RXMTRL_V2_SYNC_MSG	2086,88601
#define IXGBE_RXMTRL_V2_DELAY_REQ_MSG	2087,88641
#define IXGBE_RXMTRL_V2_PDELAY_REQ_MSG	2088,88686
#define IXGBE_RXMTRL_V2_PDELAY_RESP_MSG	2089,88732
#define IXGBE_RXMTRL_V2_FOLLOWUP_MSG	2090,88779
#define IXGBE_RXMTRL_V2_DELAY_RESP_MSG	2091,88823
#define IXGBE_RXMTRL_V2_PDELAY_FOLLOWUP_MSG 2092,88869
#define IXGBE_RXMTRL_V2_ANNOUNCE_MSG	2093,88920
#define IXGBE_RXMTRL_V2_SIGNALLING_MSG	2094,88964
#define IXGBE_RXMTRL_V2_MGMT_MSG	2095,89010
#define IXGBE_FCTRL_SBP	2097,89051
#define IXGBE_FCTRL_MPE	2098,89110
#define IXGBE_FCTRL_UPE	2099,89177
#define IXGBE_FCTRL_BAM	2100,89243
#define IXGBE_FCTRL_PMCF	2101,89307
#define IXGBE_FCTRL_DPF	2102,89373
#define IXGBE_FCTRL_RPFCE	2104,89478
#define IXGBE_FCTRL_RFCE	2105,89515
#define IXGBE_MFLCN_PMCF	2106,89582
#define IXGBE_MFLCN_DPF	2107,89648
#define IXGBE_MFLCN_RPFCE	2108,89710
#define IXGBE_MFLCN_RFCE	2109,89780
#define IXGBE_MFLCN_RPFCE_MASK	2110,89840
#define IXGBE_MFLCN_RPFCE_SHIFT	2111,89915
#define IXGBE_MRQC_RSSEN	2114,90021
#define IXGBE_MRQC_MRQE_MASK	2115,90075
#define IXGBE_MRQC_RT8TCEN	2116,90123
#define IXGBE_MRQC_RT4TCEN	2117,90179
#define IXGBE_MRQC_RTRSS8TCEN	2118,90235
#define IXGBE_MRQC_RTRSS4TCEN	2119,90294
#define IXGBE_MRQC_VMDQEN	2120,90353
#define IXGBE_MRQC_VMDQRSS32EN	2121,90418
#define IXGBE_MRQC_VMDQRSS64EN	2122,90488
#define IXGBE_MRQC_VMDQRT8TCEN	2123,90558
#define IXGBE_MRQC_VMDQRT4TCEN	2124,90628
#define IXGBE_MRQC_RSS_FIELD_MASK	2125,90698
#define IXGBE_MRQC_RSS_FIELD_IPV4_TCP	2126,90743
#define IXGBE_MRQC_RSS_FIELD_IPV4	2127,90792
#define IXGBE_MRQC_RSS_FIELD_IPV6_EX_TCP 2128,90837
#define IXGBE_MRQC_RSS_FIELD_IPV6_EX	2129,90889
#define IXGBE_MRQC_RSS_FIELD_IPV6	2130,90937
#define IXGBE_MRQC_RSS_FIELD_IPV6_TCP	2131,90982
#define IXGBE_MRQC_RSS_FIELD_IPV4_UDP	2132,91031
#define IXGBE_MRQC_RSS_FIELD_IPV6_UDP	2133,91080
#define IXGBE_MRQC_RSS_FIELD_IPV6_EX_UDP 2134,91129
#define IXGBE_MRQC_L3L4TXSWEN	2135,91181
#define IXGBE_QDE_ENABLE	2138,91248
#define IXGBE_QDE_IDX_MASK	2139,91284
#define IXGBE_QDE_IDX_SHIFT	2140,91322
#define IXGBE_QDE_WRITE	2141,91352
#define IXGBE_QDE_READ	2142,91388
#define IXGBE_TXD_POPTS_IXSM	2144,91424
#define IXGBE_TXD_POPTS_TXSM	2145,91483
#define IXGBE_TXD_CMD_EOP	2146,91547
#define IXGBE_TXD_CMD_IFCS	2147,91604
#define IXGBE_TXD_CMD_IC	2148,91674
#define IXGBE_TXD_CMD_RS	2149,91732
#define IXGBE_TXD_CMD_DEXT	2150,91788
#define IXGBE_TXD_CMD_VLE	2151,91860
#define IXGBE_TXD_STAT_DD	2152,91916
#define IXGBE_RXDADV_IPSEC_STATUS_SECP	2154,91976
#define IXGBE_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL 2155,92027
#define IXGBE_RXDADV_IPSEC_ERROR_INVALID_LENGTH	2156,92088
#define IXGBE_RXDADV_IPSEC_ERROR_AUTH_FAILED	2157,92147
#define IXGBE_RXDADV_IPSEC_ERROR_BIT_MASK	2158,92203
#define IXGBE_MTQC_RT_ENA	2160,92303
#define IXGBE_MTQC_VT_ENA	2161,92350
#define IXGBE_MTQC_64Q_1PB	2162,92399
#define IXGBE_MTQC_32VF	2163,92460
#define IXGBE_MTQC_64VF	2164,92525
#define IXGBE_MTQC_4TC_4TQ	2165,92590
#define IXGBE_MTQC_8TC_8TQ	2166,92653
#define IXGBE_RXD_STAT_DD	2169,92765
#define IXGBE_RXD_STAT_EOP	2170,92818
#define IXGBE_RXD_STAT_FLM	2171,92870
#define IXGBE_RXD_STAT_VP	2172,92919
#define IXGBE_RXDADV_NEXTP_MASK	2173,92973
#define IXGBE_RXDADV_NEXTP_SHIFT	2174,93044
#define IXGBE_RXD_STAT_UDPCS	2175,93088
#define IXGBE_RXD_STAT_L4CS	2176,93148
#define IXGBE_RXD_STAT_IPCS	2177,93206
#define IXGBE_RXD_STAT_PIF	2178,93264
#define IXGBE_RXD_STAT_CRCV	2179,93325
#define IXGBE_RXD_STAT_VEXT	2180,93387
#define IXGBE_RXD_STAT_UDPV	2181,93442
#define IXGBE_RXD_STAT_DYNINT	2182,93501
#define IXGBE_RXD_STAT_LLINT	2183,93569
#define IXGBE_RXD_STAT_TS	2184,93643
#define IXGBE_RXD_STAT_SECP	2185,93694
#define IXGBE_RXD_STAT_LB	2186,93756
#define IXGBE_RXD_STAT_ACK	2187,93812
#define IXGBE_RXD_ERR_CE	2188,93874
#define IXGBE_RXD_ERR_LE	2189,93920
#define IXGBE_RXD_ERR_PE	2190,93969
#define IXGBE_RXD_ERR_OSE	2191,94018
#define IXGBE_RXD_ERR_USE	2192,94070
#define IXGBE_RXD_ERR_TCPE	2193,94123
#define IXGBE_RXD_ERR_IPE	2194,94184
#define IXGBE_RXDADV_ERR_MASK	2195,94239
#define IXGBE_RXDADV_ERR_SHIFT	2196,94305
#define IXGBE_RXDADV_ERR_RXE	2197,94365
#define IXGBE_RXDADV_ERR_FCEOFE	2198,94426
#define IXGBE_RXDADV_ERR_FCERR	2199,94487
#define IXGBE_RXDADV_ERR_FDIR_LEN	2200,94550
#define IXGBE_RXDADV_ERR_FDIR_DROP	2201,94619
#define IXGBE_RXDADV_ERR_FDIR_COLL	2202,94687
#define IXGBE_RXDADV_ERR_HBO	2203,94760
#define IXGBE_RXDADV_ERR_CE	2204,94828
#define IXGBE_RXDADV_ERR_LE	2205,94883
#define IXGBE_RXDADV_ERR_PE	2206,94941
#define IXGBE_RXDADV_ERR_OSE	2207,94999
#define IXGBE_RXDADV_ERR_USE	2208,95060
#define IXGBE_RXDADV_ERR_TCPE	2209,95122
#define IXGBE_RXDADV_ERR_IPE	2210,95192
#define IXGBE_RXD_VLAN_ID_MASK	2211,95256
#define IXGBE_RXD_PRI_MASK	2212,95329
#define IXGBE_RXD_PRI_SHIFT	2213,95398
#define IXGBE_RXD_CFI_MASK	2214,95429
#define IXGBE_RXD_CFI_SHIFT	2215,95484
#define IXGBE_RXDADV_STAT_DD	2217,95516
#define IXGBE_RXDADV_STAT_EOP	2218,95576
#define IXGBE_RXDADV_STAT_FLM	2219,95646
#define IXGBE_RXDADV_STAT_VP	2220,95713
#define IXGBE_RXDADV_STAT_MASK	2221,95782
#define IXGBE_RXDADV_STAT_FCEOFS	2222,95852
#define IXGBE_RXDADV_STAT_FCSTAT	2223,95920
#define IXGBE_RXDADV_STAT_FCSTAT_NOMTCH	2224,95984
#define IXGBE_RXDADV_STAT_FCSTAT_NODDP	2225,96059
#define IXGBE_RXDADV_STAT_FCSTAT_FCPRSP	2226,96132
#define IXGBE_RXDADV_STAT_FCSTAT_DDP	2227,96207
#define IXGBE_RXDADV_STAT_TS	2228,96277
#define IXGBE_PSRTYPE_TCPHDR	2231,96375
#define IXGBE_PSRTYPE_UDPHDR	2232,96415
#define IXGBE_PSRTYPE_IPV4HDR	2233,96455
#define IXGBE_PSRTYPE_IPV6HDR	2234,96496
#define IXGBE_PSRTYPE_L2HDR	2235,96537
#define IXGBE_SRRCTL_BSIZEPKT_SHIFT	2238,96606
#define IXGBE_SRRCTL_RDMTS_SHIFT	2239,96663
#define IXGBE_SRRCTL_RDMTS_MASK	2240,96699
#define IXGBE_SRRCTL_DROP_EN	2241,96743
#define IXGBE_SRRCTL_BSIZEPKT_MASK	2242,96784
#define IXGBE_SRRCTL_BSIZEHDR_MASK	2243,96830
#define IXGBE_SRRCTL_DESCTYPE_LEGACY	2244,96876
#define IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF 2245,96924
#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT	2246,96976
#define IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 2247,97027
#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 2248,97094
#define IXGBE_SRRCTL_DESCTYPE_MASK	2249,97152
#define IXGBE_RXDPS_HDRSTAT_HDRSP	2251,97199
#define IXGBE_RXDPS_HDRSTAT_HDRLEN_MASK	2252,97244
#define IXGBE_RXDADV_RSSTYPE_MASK	2254,97296
#define IXGBE_RXDADV_PKTTYPE_MASK	2255,97341
#define IXGBE_RXDADV_PKTTYPE_MASK_EX	2256,97386
#define IXGBE_RXDADV_HDRBUFLEN_MASK	2257,97434
#define IXGBE_RXDADV_RSCCNT_MASK	2258,97481
#define IXGBE_RXDADV_RSCCNT_SHIFT	2259,97525
#define IXGBE_RXDADV_HDRBUFLEN_SHIFT	2260,97562
#define IXGBE_RXDADV_SPLITHEADER_EN	2261,97601
#define IXGBE_RXDADV_SPH	2262,97648
#define IXGBE_RXDADV_RSSTYPE_NONE	2265,97705
#define IXGBE_RXDADV_RSSTYPE_IPV4_TCP	2266,97750
#define IXGBE_RXDADV_RSSTYPE_IPV4	2267,97799
#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP	2268,97844
#define IXGBE_RXDADV_RSSTYPE_IPV6_EX	2269,97893
#define IXGBE_RXDADV_RSSTYPE_IPV6	2270,97941
#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX 2271,97986
#define IXGBE_RXDADV_RSSTYPE_IPV4_UDP	2272,98038
#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP	2273,98087
#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX 2274,98136
#define IXGBE_RXDADV_PKTTYPE_NONE	2277,98252
#define IXGBE_RXDADV_PKTTYPE_IPV4	2278,98297
#define IXGBE_RXDADV_PKTTYPE_IPV4_EX	2279,98365
#define IXGBE_RXDADV_PKTTYPE_IPV6	2280,98441
#define IXGBE_RXDADV_PKTTYPE_IPV6_EX	2281,98509
#define IXGBE_RXDADV_PKTTYPE_TCP	2282,98585
#define IXGBE_RXDADV_PKTTYPE_UDP	2283,98651
#define IXGBE_RXDADV_PKTTYPE_SCTP	2284,98717
#define IXGBE_RXDADV_PKTTYPE_NFS	2285,98785
#define IXGBE_RXDADV_PKTTYPE_IPSEC_ESP	2286,98851
#define IXGBE_RXDADV_PKTTYPE_IPSEC_AH	2287,98917
#define IXGBE_RXDADV_PKTTYPE_LINKSEC	2288,98981
#define IXGBE_RXDADV_PKTTYPE_ETQF	2289,99049
#define IXGBE_RXDADV_PKTTYPE_ETQF_MASK	2290,99122
#define IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT	2291,99197
#define IXGBE_RXDADV_LNKSEC_STATUS_SECP	2294,99306
#define IXGBE_RXDADV_LNKSEC_ERROR_NO_SA_MATCH	2295,99358
#define IXGBE_RXDADV_LNKSEC_ERROR_REPLAY_ERROR	2296,99415
#define IXGBE_RXDADV_LNKSEC_ERROR_BIT_MASK	2297,99473
#define IXGBE_RXDADV_LNKSEC_ERROR_BAD_SIG	2298,99527
#define IXGBE_RXD_ERR_FRAME_ERR_MASK 2301,99655
#define IXGBE_RXDADV_ERR_FRAME_ERR_MASK 2308,99821
#define IXGBE_RXDADV_ERR_FRAME_ERR_MASK_82599	2315,100005
#define IXGBE_MCSTCTRL_MFE	2318,100098
#define IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE	2321,100203
#define IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE	2322,100246
#define IXGBE_REQ_TX_BUFFER_GRANULARITY	2323,100289
#define IXGBE_RX_DESC_SPECIAL_VLAN_MASK	2326,100363
#define IXGBE_RX_DESC_SPECIAL_PRI_MASK	2327,100441
#define IXGBE_RX_DESC_SPECIAL_PRI_SHIFT	2328,100518
#define IXGBE_TX_DESC_SPECIAL_PRI_SHIFT	2329,100597
#define IXGBE_MBVFICR_INDEX(2332,100699
#define IXGBE_MBVFICR(2333,100755
#define IXGBE_VFLRE(2334,100805
#define IXGBE_VFLREC(2335,100864
#define __le16 2339,100958
#define __le32 2342,101000
#define __le64 2345,101042
#define __be16 2350,101110
#define __be32 2351,101130
#define __be64 2352,101150
enum ixgbe_fdir_pballoc_type 2355,101178
	IXGBE_FDIR_PBALLOC_NONE 2356,101209
	IXGBE_FDIR_PBALLOC_64K 2357,101239
	IXGBE_FDIR_PBALLOC_128K 2358,101269
	IXGBE_FDIR_PBALLOC_256K 2359,101299
#define IXGBE_FDIRCTRL_PBALLOC_64K	2363,101369
#define IXGBE_FDIRCTRL_PBALLOC_128K	2364,101416
#define IXGBE_FDIRCTRL_PBALLOC_256K	2365,101464
#define IXGBE_FDIRCTRL_INIT_DONE	2366,101512
#define IXGBE_FDIRCTRL_PERFECT_MATCH	2367,101557
#define IXGBE_FDIRCTRL_REPORT_STATUS	2368,101606
#define IXGBE_FDIRCTRL_REPORT_STATUS_ALWAYS	2369,101655
#define IXGBE_FDIRCTRL_DROP_Q_SHIFT	2370,101710
#define IXGBE_FDIRCTRL_FLEX_SHIFT	2371,101749
#define IXGBE_FDIRCTRL_SEARCHLIM	2372,101787
#define IXGBE_FDIRCTRL_FILTERMODE_MASK	2373,101832
#define IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT	2374,101883
#define IXGBE_FDIRCTRL_FULL_THRESH_MASK	2375,101927
#define IXGBE_FDIRCTRL_FULL_THRESH_SHIFT	2376,101979
#define IXGBE_FDIRTCPM_DPORTM_SHIFT	2378,102024
#define IXGBE_FDIRUDPM_DPORTM_SHIFT	2379,102064
#define IXGBE_FDIRIP6M_DIPM_SHIFT	2380,102104
#define IXGBE_FDIRM_VLANID	2381,102142
#define IXGBE_FDIRM_VLANP	2382,102182
#define IXGBE_FDIRM_POOL	2383,102221
#define IXGBE_FDIRM_L4P	2384,102259
#define IXGBE_FDIRM_FLEX	2385,102297
#define IXGBE_FDIRM_DIPv6	2386,102335
#define IXGBE_FDIRFREE_FREE_MASK	2388,102375
#define IXGBE_FDIRFREE_FREE_SHIFT	2389,102416
#define IXGBE_FDIRFREE_COLL_MASK	2390,102453
#define IXGBE_FDIRFREE_COLL_SHIFT	2391,102498
#define IXGBE_FDIRLEN_MAXLEN_MASK	2392,102536
#define IXGBE_FDIRLEN_MAXLEN_SHIFT	2393,102576
#define IXGBE_FDIRLEN_MAXHASH_MASK	2394,102614
#define IXGBE_FDIRLEN_MAXHASH_SHIFT	2395,102661
#define IXGBE_FDIRUSTAT_ADD_MASK	2396,102701
#define IXGBE_FDIRUSTAT_ADD_SHIFT	2397,102742
#define IXGBE_FDIRUSTAT_REMOVE_MASK	2398,102779
#define IXGBE_FDIRUSTAT_REMOVE_SHIFT	2399,102827
#define IXGBE_FDIRFSTAT_FADD_MASK	2400,102868
#define IXGBE_FDIRFSTAT_FADD_SHIFT	2401,102910
#define IXGBE_FDIRFSTAT_FREMOVE_MASK	2402,102948
#define IXGBE_FDIRFSTAT_FREMOVE_SHIFT	2403,102993
#define IXGBE_FDIRPORT_DESTINATION_SHIFT	2404,103034
#define IXGBE_FDIRVLAN_FLEX_SHIFT	2405,103078
#define IXGBE_FDIRHASH_BUCKET_VALID_SHIFT	2406,103116
#define IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT	2407,103161
#define IXGBE_FDIRCMD_CMD_MASK	2409,103207
#define IXGBE_FDIRCMD_CMD_ADD_FLOW	2410,103251
#define IXGBE_FDIRCMD_CMD_REMOVE_FLOW	2411,103298
#define IXGBE_FDIRCMD_CMD_QUERY_REM_FILT	2412,103348
#define IXGBE_FDIRCMD_FILTER_VALID	2413,103400
#define IXGBE_FDIRCMD_FILTER_UPDATE	2414,103447
#define IXGBE_FDIRCMD_IPv6DMATCH	2415,103495
#define IXGBE_FDIRCMD_L4TYPE_UDP	2416,103540
#define IXGBE_FDIRCMD_L4TYPE_TCP	2417,103585
#define IXGBE_FDIRCMD_L4TYPE_SCTP	2418,103630
#define IXGBE_FDIRCMD_IPV6	2419,103676
#define IXGBE_FDIRCMD_CLEARHT	2420,103716
#define IXGBE_FDIRCMD_DROP	2421,103759
#define IXGBE_FDIRCMD_INT	2422,103799
#define IXGBE_FDIRCMD_LAST	2423,103838
#define IXGBE_FDIRCMD_COLLISION	2424,103878
#define IXGBE_FDIRCMD_QUEUE_EN	2425,103923
#define IXGBE_FDIRCMD_FLOW_TYPE_SHIFT	2426,103967
#define IXGBE_FDIRCMD_RX_QUEUE_SHIFT	2427,104008
#define IXGBE_FDIRCMD_TUNNEL_FILTER_SHIFT	2428,104049
#define IXGBE_FDIRCMD_VT_POOL_SHIFT	2429,104094
#define IXGBE_FDIR_INIT_DONE_POLL	2430,104134
#define IXGBE_FDIRCMD_CMD_POLL	2431,104172
#define IXGBE_FDIRCMD_TUNNEL_FILTER	2432,104208
#define IXGBE_FDIR_DROP_QUEUE	2433,104256
#define IXGBE_HI_MAX_BLOCK_BYTE_LENGTH	2437,104338
#define IXGBE_HI_MAX_BLOCK_DWORD_LENGTH	2438,104410
#define IXGBE_HI_COMMAND_TIMEOUT	2439,104483
#define FW_CEM_HDR_LEN	2442,104570
#define FW_CEM_CMD_DRIVER_INFO	2443,104599
#define FW_CEM_CMD_DRIVER_INFO_LEN	2444,104636
#define FW_CEM_CMD_RESERVED	2445,104675
#define FW_CEM_UNUSED_VER	2446,104708
#define FW_CEM_MAX_RETRIES	2447,104739
#define FW_CEM_RESP_STATUS_SUCCESS	2448,104769
struct ixgbe_hic_hdr 2452,104850
	u8 cmd;2453,104873
	u8 buf_len;2454,104882
		u8 cmd_resv;2456,104904
		u8 ret_status;2457,104919
	} cmd_or_resp;2458,104936
	u8 checksum;2459,104952
struct ixgbe_hic_drv_info 2462,104970
	struct ixgbe_hic_hdr hdr;2463,104998
	u8 port_num;2464,105025
	u8 ver_sub;2465,105039
	u8 ver_build;2466,105052
	u8 ver_min;2467,105067
	u8 ver_maj;2468,105080
	u8 pad;2469,105093
	u16 pad2;2470,105155
struct ixgbe_legacy_tx_desc 2474,105259
	u64 buffer_addr;2475,105289
		__le32 data;2477,105362
			__le16 length;2479,105388
			u8 cso;2480,105431
			u8 cmd;2481,105464
		} flags;2482,105500
	} lower;2483,105511
		__le32 data;2485,105530
			u8 status;2487,105556
			u8 css;2488,105594
			__le16 vlan;2489,105626
		} fields;2490,105642
	} upper;2491,105654
union ixgbe_adv_tx_desc 2495,105705
		__le64 buffer_addr;2497,105741
		__le32 cmd_type_len;2498,105802
		__le32 olinfo_status;2499,105825
	} read;2500,105849
		__le64 rsvd;2502,105868
		__le32 nxtseq_seed;2503,105898
		__le32 status;2504,105920
	} wb;2505,105937
struct ixgbe_legacy_rx_desc 2509,105982
	__le64 buffer_addr;2510,106012
	__le16 length;2511,106079
	__le16 csum;2512,106139
	u8 status;2513,106175
	u8 errors;2514,106213
	__le16 vlan;2515,106251
union ixgbe_adv_rx_desc 2519,106305
		__le64 pkt_addr;2521,106341
		__le64 hdr_addr;2522,106388
	} read;2523,106435
				__le32 data;2527,106476
					__le16 pkt_info;2529,106506
					__le16 hdr_info;2530,106548
				} hs_rss;2531,106593
			} lo_dword;2532,106607
				__le32 rss;2534,106633
					__le16 ip_id;2536,106677
					__le16 csum;2537,106708
				} csum_ip;2538,106748
			} hi_dword;2539,106763
		} lower;2540,106778
			__le32 status_error;2542,106800
			__le16 length;2543,106847
			__le16 vlan;2544,106885
		} upper;2545,106916
	} wb;2546,106927
struct ixgbe_adv_tx_context_desc 2550,106981
	__le32 vlan_macip_lens;2551,107016
	__le32 seqnum_seed;2552,107041
	__le32 type_tucmd_mlhl;2553,107062
	__le32 mss_l4len_idx;2554,107087
#define IXGBE_ADVTXD_DTALEN_MASK	2558,107157
#define IXGBE_ADVTXD_MAC_LINKSEC	2559,107230
#define IXGBE_ADVTXD_MAC_TSTAMP	2560,107295
#define IXGBE_ADVTXD_IPSEC_SA_INDEX_MASK 2561,107365
#define IXGBE_ADVTXD_IPSEC_ESP_LEN_MASK	2562,107438
#define IXGBE_ADVTXD_DTYP_MASK	2563,107512
#define IXGBE_ADVTXD_DTYP_CTXT	2564,107571
#define IXGBE_ADVTXD_DTYP_DATA	2565,107637
#define IXGBE_ADVTXD_DCMD_EOP	2566,107706
#define IXGBE_ADVTXD_DCMD_IFCS	2567,107776
#define IXGBE_ADVTXD_DCMD_RS	2568,107844
#define IXGBE_ADVTXD_DCMD_DDTYP_ISCSI	2569,107911
#define IXGBE_ADVTXD_DCMD_DEXT	2570,107988
#define IXGBE_ADVTXD_DCMD_VLE	2571,108060
#define IXGBE_ADVTXD_DCMD_TSE	2572,108132
#define IXGBE_ADVTXD_STAT_DD	2573,108195
#define IXGBE_ADVTXD_STAT_SN_CRC	2574,108266
#define IXGBE_ADVTXD_STAT_RSV	2575,108339
#define IXGBE_ADVTXD_IDX_SHIFT	2576,108400
#define IXGBE_ADVTXD_CC	2577,108461
#define IXGBE_ADVTXD_POPTS_SHIFT	2578,108518
#define IXGBE_ADVTXD_POPTS_IXSM	2579,108581
#define IXGBE_ADVTXD_POPTS_TXSM	2581,108673
#define IXGBE_ADVTXD_POPTS_ISCO_1ST	2583,108765
#define IXGBE_ADVTXD_POPTS_ISCO_MDL	2584,108839
#define IXGBE_ADVTXD_POPTS_ISCO_LAST	2585,108916
#define IXGBE_ADVTXD_POPTS_ISCO_FULL	2587,109026
#define IXGBE_ADVTXD_POPTS_RSV	2588,109074
#define IXGBE_ADVTXD_PAYLEN_SHIFT	2589,109138
#define IXGBE_ADVTXD_MACLEN_SHIFT	2590,109203
#define IXGBE_ADVTXD_VLAN_SHIFT	2591,109274
#define IXGBE_ADVTXD_TUCMD_IPV4	2592,109341
#define IXGBE_ADVTXD_TUCMD_IPV6	2593,109414
#define IXGBE_ADVTXD_TUCMD_L4T_UDP	2594,109487
#define IXGBE_ADVTXD_TUCMD_L4T_TCP	2595,109561
#define IXGBE_ADVTXD_TUCMD_L4T_SCTP	2596,109635
#define IXGBE_ADVTXD_TUCMD_MKRREQ	2597,109711
#define IXGBE_ADVTXD_POPTS_IPSEC	2598,109782
#define IXGBE_ADVTXD_TUCMD_IPSEC_TYPE_ESP 2599,109854
#define IXGBE_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN 2600,109928
#define IXGBE_ADVTXT_TUCMD_FCOE	2601,110007
#define IXGBE_ADVTXD_FCOEF_EOF_MASK	2602,110073
#define IXGBE_ADVTXD_FCOEF_SOF	2603,110140
#define IXGBE_ADVTXD_FCOEF_PARINC	2604,110208
#define IXGBE_ADVTXD_FCOEF_ORIE	2605,110282
#define IXGBE_ADVTXD_FCOEF_ORIS	2606,110354
#define IXGBE_ADVTXD_FCOEF_EOF_N	2607,110428
#define IXGBE_ADVTXD_FCOEF_EOF_T	2608,110488
#define IXGBE_ADVTXD_FCOEF_EOF_NI	2609,110548
#define IXGBE_ADVTXD_FCOEF_EOF_A	2610,110610
#define IXGBE_ADVTXD_L4LEN_SHIFT	2611,110670
#define IXGBE_ADVTXD_MSS_SHIFT	2612,110733
typedef u32 ixgbe_autoneg_advertised;2615,110835
typedef u32 ixgbe_link_speed;2617,110890
#define IXGBE_LINK_SPEED_UNKNOWN	2618,110920
#define IXGBE_LINK_SPEED_100_FULL	2619,110955
#define IXGBE_LINK_SPEED_1GB_FULL	2620,110996
#define IXGBE_LINK_SPEED_10GB_FULL	2621,111037
#define IXGBE_LINK_SPEED_82598_AUTONEG	2622,111079
#define IXGBE_LINK_SPEED_82599_AUTONEG	2624,111183
typedef u32 ixgbe_physical_layer;2629,111350
#define IXGBE_PHYSICAL_LAYER_UNKNOWN	2630,111384
#define IXGBE_PHYSICAL_LAYER_10GBASE_T	2631,111424
#define IXGBE_PHYSICAL_LAYER_1000BASE_T	2632,111471
#define IXGBE_PHYSICAL_LAYER_100BASE_TX	2633,111519
#define IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU	2634,111567
#define IXGBE_PHYSICAL_LAYER_10GBASE_LR	2635,111615
#define IXGBE_PHYSICAL_LAYER_10GBASE_LRM	2636,111663
#define IXGBE_PHYSICAL_LAYER_10GBASE_SR	2637,111711
#define IXGBE_PHYSICAL_LAYER_10GBASE_KX4	2638,111759
#define IXGBE_PHYSICAL_LAYER_10GBASE_CX4	2639,111807
#define IXGBE_PHYSICAL_LAYER_1000BASE_KX	2640,111855
#define IXGBE_PHYSICAL_LAYER_1000BASE_BX	2641,111903
#define IXGBE_PHYSICAL_LAYER_10GBASE_KR	2642,111951
#define IXGBE_PHYSICAL_LAYER_10GBASE_XAUI	2643,111999
#define IXGBE_PHYSICAL_LAYER_SFP_ACTIVE_DA	2644,112048
#define IXGBE_PHYSICAL_LAYER_1000BASE_SX	2645,112098
#define IXGBE_BT2KB(2652,112279
#define IXGBE_B2BT(2653,112341
#define IXGBE_PFC_D	2656,112415
#define IXGBE_CABLE_DC	2659,112468
#define IXGBE_CABLE_DO	2660,112515
#define IXGBE_PHY_DC	2663,112601
#define IXGBE_MAC_DC	2664,112650
#define IXGBE_XAUI_DC	2665,112711
#define IXGBE_ID_X540	2667,112768
#define IXGBE_PHY_D	2670,112882
#define IXGBE_MAC_D	2671,112908
#define IXGBE_XAUI_D	2672,112933
#define IXGBE_ID	2674,112966
#define IXGBE_HD	2677,113076
#define IXGBE_PCI_DELAY	2680,113148
#define IXGBE_DV_X540(2683,113225
#define IXGBE_DV(2693,113534
#define IXGBE_LOW_DV_X540(2703,113822
#define IXGBE_LOW_DV(2706,113939
#define IXGBE_ATR_BUCKET_HASH_KEY	2710,114049
#define IXGBE_ATR_SIGNATURE_HASH_KEY	2711,114094
#define IXGBE_ATR_HASH_MASK	2714,114192
#define IXGBE_ATR_L4TYPE_MASK	2715,114228
#define IXGBE_ATR_L4TYPE_UDP	2716,114263
#define IXGBE_ATR_L4TYPE_TCP	2717,114297
#define IXGBE_ATR_L4TYPE_SCTP	2718,114331
#define IXGBE_ATR_L4TYPE_IPV6_MASK	2719,114366
#define IXGBE_ATR_L4TYPE_TUNNEL_MASK	2720,114405
enum ixgbe_atr_flow_type 2721,114447
	IXGBE_ATR_FLOW_TYPE_IPV4	2722,114474
	IXGBE_ATR_FLOW_TYPE_IPV4	= 0x0,x02722,114474
	IXGBE_ATR_FLOW_TYPE_UDPV4	2723,114507
	IXGBE_ATR_FLOW_TYPE_UDPV4	= 0x1,x12723,114507
	IXGBE_ATR_FLOW_TYPE_TCPV4	2724,114541
	IXGBE_ATR_FLOW_TYPE_TCPV4	= 0x2,x22724,114541
	IXGBE_ATR_FLOW_TYPE_SCTPV4	2725,114575
	IXGBE_ATR_FLOW_TYPE_SCTPV4	= 0x3,x32725,114575
	IXGBE_ATR_FLOW_TYPE_IPV6	2726,114610
	IXGBE_ATR_FLOW_TYPE_IPV6	= 0x4,x42726,114610
	IXGBE_ATR_FLOW_TYPE_UDPV6	2727,114643
	IXGBE_ATR_FLOW_TYPE_UDPV6	= 0x5,x52727,114643
	IXGBE_ATR_FLOW_TYPE_TCPV6	2728,114677
	IXGBE_ATR_FLOW_TYPE_TCPV6	= 0x6,x62728,114677
	IXGBE_ATR_FLOW_TYPE_SCTPV6	2729,114711
	IXGBE_ATR_FLOW_TYPE_SCTPV6	= 0x7,x72729,114711
	IXGBE_ATR_FLOW_TYPE_TUNNELED_IPV4	2730,114746
	IXGBE_ATR_FLOW_TYPE_TUNNELED_IPV4	= 0x10,x102730,114746
	IXGBE_ATR_FLOW_TYPE_TUNNELED_UDPV4	2731,114789
	IXGBE_ATR_FLOW_TYPE_TUNNELED_UDPV4	= 0x11,x112731,114789
	IXGBE_ATR_FLOW_TYPE_TUNNELED_TCPV4	2732,114833
	IXGBE_ATR_FLOW_TYPE_TUNNELED_TCPV4	= 0x12,x122732,114833
	IXGBE_ATR_FLOW_TYPE_TUNNELED_SCTPV4	2733,114877
	IXGBE_ATR_FLOW_TYPE_TUNNELED_SCTPV4	= 0x13,x132733,114877
	IXGBE_ATR_FLOW_TYPE_TUNNELED_IPV6	2734,114922
	IXGBE_ATR_FLOW_TYPE_TUNNELED_IPV6	= 0x14,x142734,114922
	IXGBE_ATR_FLOW_TYPE_TUNNELED_UDPV6	2735,114965
	IXGBE_ATR_FLOW_TYPE_TUNNELED_UDPV6	= 0x15,x152735,114965
	IXGBE_ATR_FLOW_TYPE_TUNNELED_TCPV6	2736,115009
	IXGBE_ATR_FLOW_TYPE_TUNNELED_TCPV6	= 0x16,x162736,115009
	IXGBE_ATR_FLOW_TYPE_TUNNELED_SCTPV6	2737,115053
	IXGBE_ATR_FLOW_TYPE_TUNNELED_SCTPV6	= 0x17,x172737,115053
union ixgbe_atr_input 2741,115140
		u8 vm_pool;2759,115515
		u8 flow_type;2760,115529
		__be16 vlan_id;2761,115545
		__be32 dst_ip[dst_ip2762,115563
		__be32 src_ip[src_ip2763,115583
		u8 inner_mac[inner_mac2764,115603
		__be16 tunnel_type;2765,115622
		__be32 tni_vni;2766,115644
		__be16 src_port;2767,115662
		__be16 dst_port;2768,115681
		__be16 flex_bytes;2769,115700
		__be16 bkt_hash;2770,115721
	} formatted;2771,115740
	__be32 dword_stream[dword_stream2772,115754
union ixgbe_atr_hash_dword 2776,115837
		u8 vm_pool;2778,115876
		u8 flow_type;2779,115890
		__be16 vlan_id;2780,115906
	} formatted;2781,115924
	__be32 ip;2782,115938
		__be16 src;2784,115960
		__be16 dst;2785,115974
	} port;2786,115988
	__be16 flex_bytes;2787,115997
	__be32 dword;2788,116017
enum ixgbe_fcoe_boot_status 2797,116263
	ixgbe_fcoe_bootstatus_disabled 2798,116293
	ixgbe_fcoe_bootstatus_enabled 2799,116330
	ixgbe_fcoe_bootstatus_unavailable 2800,116366
	ixgbe_fcoe_bootstatus_unavailable = 0xFFFFxFFFF2800,116366
enum ixgbe_eeprom_type 2803,116414
	ixgbe_eeprom_uninitialized 2804,116439
	ixgbe_eeprom_spi,2805,116472
	ixgbe_flash,2806,116491
	ixgbe_eeprom_none 2807,116505
enum ixgbe_mac_type 2810,116549
	ixgbe_mac_unknown 2811,116571
	ixgbe_mac_82598EB,2812,116595
	ixgbe_mac_82599EB,2813,116615
	ixgbe_mac_82599_vf,2814,116635
	ixgbe_mac_X540,2815,116656
	ixgbe_mac_X540_vf,2816,116673
	ixgbe_num_macs2817,116693
enum ixgbe_phy_type 2820,116713
	ixgbe_phy_unknown 2821,116735
	ixgbe_phy_none,2822,116759
	ixgbe_phy_tn,2823,116776
	ixgbe_phy_aq,2824,116791
	ixgbe_phy_cu_unknown,2825,116806
	ixgbe_phy_qt,2826,116829
	ixgbe_phy_xaui,2827,116844
	ixgbe_phy_nl,2828,116861
	ixgbe_phy_sfp_passive_tyco,2829,116876
	ixgbe_phy_sfp_passive_unknown,2830,116905
	ixgbe_phy_sfp_active_unknown,2831,116937
	ixgbe_phy_sfp_avago,2832,116968
	ixgbe_phy_sfp_ftl,2833,116990
	ixgbe_phy_sfp_ftl_active,2834,117010
	ixgbe_phy_sfp_unknown,2835,117037
	ixgbe_phy_sfp_intel,2836,117061
	ixgbe_phy_sfp_unsupported,2837,117083
	ixgbe_phy_generic2838,117155
enum ixgbe_sfp_type 2854,117439
	ixgbe_sfp_type_da_cu 2855,117461
	ixgbe_sfp_type_sr 2856,117488
	ixgbe_sfp_type_lr 2857,117512
	ixgbe_sfp_type_da_cu_core0 2858,117536
	ixgbe_sfp_type_da_cu_core1 2859,117569
	ixgbe_sfp_type_srlr_core0 2860,117602
	ixgbe_sfp_type_srlr_core1 2861,117634
	ixgbe_sfp_type_da_act_lmt_core0 2862,117666
	ixgbe_sfp_type_da_act_lmt_core1 2863,117704
	ixgbe_sfp_type_1g_cu_core0 2864,117742
	ixgbe_sfp_type_1g_cu_core1 2865,117775
	ixgbe_sfp_type_1g_sx_core0 2866,117809
	ixgbe_sfp_type_1g_sx_core1 2867,117843
	ixgbe_sfp_type_1g_lx_core0 2869,117904
	ixgbe_sfp_type_1g_lx_core1 2870,117938
	ixgbe_sfp_type_er_core0 2873,118031
	ixgbe_sfp_type_er_core1 2874,118062
	ixgbe_sfp_type_not_present 2876,118125
	ixgbe_sfp_type_not_present = 0xFFFE,xFFFE2876,118125
	ixgbe_sfp_type_unknown 2877,118163
	ixgbe_sfp_type_unknown = 0xFFFFxFFFF2877,118163
enum ixgbe_media_type 2880,118200
	ixgbe_media_type_unknown 2881,118224
	ixgbe_media_type_fiber,2882,118255
	ixgbe_media_type_copper,2883,118280
	ixgbe_media_type_backplane,2884,118306
	ixgbe_media_type_cx4,2885,118335
	ixgbe_media_type_virtual2886,118358
enum ixgbe_fc_mode 2890,118416
	ixgbe_fc_none 2891,118437
	ixgbe_fc_rx_pause,2892,118457
	ixgbe_fc_tx_pause,2893,118477
	ixgbe_fc_full,2894,118497
	ixgbe_fc_default2895,118513
#define IXGBE_SMARTSPEED_MAX_RETRIES	2899,118562
enum ixgbe_smart_speed 2900,118601
	ixgbe_smart_speed_auto 2901,118626
	ixgbe_smart_speed_on,2902,118655
	ixgbe_smart_speed_off2903,118678
enum ixgbe_bus_type 2907,118725
	ixgbe_bus_type_unknown 2908,118747
	ixgbe_bus_type_pci,2909,118776
	ixgbe_bus_type_pcix,2910,118797
	ixgbe_bus_type_pci_express,2911,118819
	ixgbe_bus_type_reserved2912,118848
enum ixgbe_bus_speed 2916,118898
	ixgbe_bus_speed_unknown	2917,118921
	ixgbe_bus_speed_33	2918,118951
	ixgbe_bus_speed_66	2919,118977
	ixgbe_bus_speed_100	2920,119003
	ixgbe_bus_speed_120	2921,119031
	ixgbe_bus_speed_133	2922,119059
	ixgbe_bus_speed_2500	2923,119087
	ixgbe_bus_speed_5000	2924,119117
	ixgbe_bus_speed_8000	2925,119147
	ixgbe_bus_speed_reserved2926,119177
enum ixgbe_bus_width 2930,119228
	ixgbe_bus_width_unknown	2931,119251
	ixgbe_bus_width_pcie_x1	2932,119281
	ixgbe_bus_width_pcie_x2	2933,119311
	ixgbe_bus_width_pcie_x4	2934,119341
	ixgbe_bus_width_pcie_x8	2935,119371
	ixgbe_bus_width_32	2936,119401
	ixgbe_bus_width_64	2937,119427
	ixgbe_bus_width_reserved2938,119453
struct ixgbe_addr_filter_info 2941,119483
	u32 num_mc_addrs;2942,119515
	u32 rar_used_count;2943,119534
	u32 mta_in_use;2944,119555
	u32 overflow_promisc;2945,119572
	bool user_set_promisc;2946,119595
struct ixgbe_bus_info 2950,119644
	enum ixgbe_bus_speed speed;2951,119668
	enum ixgbe_bus_width width;2952,119697
	enum ixgbe_bus_type type;2953,119726
	u16 func;2955,119754
	u16 lan_id;2956,119765
struct ixgbe_fc_info 2960,119812
	u32 high_water[high_water2961,119835
	u32 low_water[low_water2962,119908
	u16 pause_time;2963,119979
	bool send_xon;2964,120027
	bool strict_ieee;2965,120071
	bool disable_fc_autoneg;2966,120113
	bool fc_was_autonegged;2967,120169
	enum ixgbe_fc_mode current_mode;2968,120243
	enum ixgbe_fc_mode requested_mode;2969,120301
struct ixgbe_hw_stats 2973,120422
	u64 crcerrs;2974,120446
	u64 illerrc;2975,120460
	u64 errbc;2976,120474
	u64 mspdc;2977,120486
	u64 mpctotal;2978,120498
	u64 mpc[mpc2979,120513
	u64 mlfc;2980,120526
	u64 mrfc;2981,120537
	u64 rlec;2982,120548
	u64 lxontxc;2983,120559
	u64 lxonrxc;2984,120573
	u64 lxofftxc;2985,120587
	u64 lxoffrxc;2986,120602
	u64 pxontxc[pxontxc2987,120617
	u64 pxonrxc[pxonrxc2988,120634
	u64 pxofftxc[pxofftxc2989,120651
	u64 pxoffrxc[pxoffrxc2990,120669
	u64 prc64;2991,120687
	u64 prc127;2992,120699
	u64 prc255;2993,120712
	u64 prc511;2994,120725
	u64 prc1023;2995,120738
	u64 prc1522;2996,120752
	u64 gprc;2997,120766
	u64 bprc;2998,120777
	u64 mprc;2999,120788
	u64 gptc;3000,120799
	u64 gorc;3001,120810
	u64 gotc;3002,120821
	u64 rnbc[rnbc3003,120832
	u64 ruc;3004,120846
	u64 rfc;3005,120856
	u64 roc;3006,120866
	u64 rjc;3007,120876
	u64 mngprc;3008,120886
	u64 mngpdc;3009,120899
	u64 mngptc;3010,120912
	u64 tor;3011,120925
	u64 tpr;3012,120935
	u64 tpt;3013,120945
	u64 ptc64;3014,120955
	u64 ptc127;3015,120967
	u64 ptc255;3016,120980
	u64 ptc511;3017,120993
	u64 ptc1023;3018,121006
	u64 ptc1522;3019,121020
	u64 mptc;3020,121034
	u64 bptc;3021,121045
	u64 xec;3022,121056
	u64 qprc[qprc3023,121066
	u64 qptc[qptc3024,121081
	u64 qbrc[qbrc3025,121096
	u64 qbtc[qbtc3026,121111
	u64 qprdc[qprdc3027,121126
	u64 pxon2offc[pxon2offc3028,121142
	u64 fdirustat_add;3029,121161
	u64 fdirustat_remove;3030,121181
	u64 fdirfstat_fadd;3031,121204
	u64 fdirfstat_fremove;3032,121225
	u64 fdirmatch;3033,121249
	u64 fdirmiss;3034,121265
	u64 fccrc;3035,121280
	u64 fclast;3036,121292
	u64 fcoerpdc;3037,121305
	u64 fcoeprc;3038,121320
	u64 fcoeptc;3039,121334
	u64 fcoedwrc;3040,121348
	u64 fcoedwtc;3041,121363
	u64 fcoe_noddp;3042,121378
	u64 fcoe_noddp_ext_buff;3043,121395
	u64 ldpcec;3044,121421
	u64 pcrc8ec;3045,121434
	u64 b2ospc;3046,121448
	u64 b2ogprc;3047,121461
	u64 o2bgptc;3048,121475
	u64 o2bspc;3049,121489
typedef u8* (*ixgbe_mc_addr_itr)ixgbe_mc_addr_itr3056,121606
struct ixgbe_eeprom_operations 3060,121727
	s32 (*init_params)init_params3061,121760
	s32 (*read)read3062,121800
	s32 (*read_buffer)read_buffer3063,121845
	s32 (*write)write3064,121902
	s32 (*write_buffer)write_buffer3065,121946
	s32 (*validate_checksum)validate_checksum3066,122004
	s32 (*update_checksum)update_checksum3067,122057
	u16 (*calc_checksum)calc_checksum3068,122101
struct ixgbe_mac_operations 3071,122147
	s32 (*init_hw)init_hw3072,122177
	s32 (*reset_hw)reset_hw3073,122213
	s32 (*start_hw)start_hw3074,122250
	s32 (*clear_hw_cntrs)clear_hw_cntrs3075,122287
	void (*enable_relaxed_ordering)enable_relaxed_ordering3076,122330
	enum ixgbe_media_type (*get_media_type)get_media_type3077,122383
	u32 (*get_supported_physical_layer)get_supported_physical_layer3078,122444
	s32 (*get_mac_addr)get_mac_addr3079,122501
	s32 (*get_san_mac_addr)get_san_mac_addr3080,122548
	s32 (*set_san_mac_addr)set_san_mac_addr3081,122599
	s32 (*get_device_caps)get_device_caps3082,122650
	s32 (*get_wwn_prefix)get_wwn_prefix3083,122701
	s32 (*get_fcoe_boot_status)get_fcoe_boot_status3084,122758
	s32 (*stop_adapter)stop_adapter3085,122814
	s32 (*get_bus_info)get_bus_info3086,122855
	void (*set_lan_id)set_lan_id3087,122896
	s32 (*read_analog_reg8)read_analog_reg83088,122936
	s32 (*write_analog_reg8)write_analog_reg83089,122990
	s32 (*setup_sfp)setup_sfp3090,123044
	s32 (*enable_rx_dma)enable_rx_dma3091,123082
	s32 (*disable_sec_rx_path)disable_sec_rx_path3092,123129
	s32 (*enable_sec_rx_path)enable_sec_rx_path3093,123177
	s32 (*acquire_swfw_sync)acquire_swfw_sync3094,123224
	void (*release_swfw_sync)release_swfw_sync3095,123275
	s32 (*prot_autoc_read)prot_autoc_read3096,123327
	s32 (*prot_autoc_write)prot_autoc_write3097,123386
	void (*disable_tx_laser)disable_tx_laser3100,123455
	void (*enable_tx_laser)enable_tx_laser3101,123501
	void (*flap_tx_laser)flap_tx_laser3102,123546
	s32 (*setup_link)setup_link3103,123589
	s32 (*check_link)check_link3104,123652
	s32 (*get_link_capabilities)get_link_capabilities3105,123725
	void (*setup_rxpba)setup_rxpba3109,123847
	s32 (*led_on)led_on3112,123915
	s32 (*led_off)led_off3113,123955
	s32 (*blink_led_start)blink_led_start3114,123996
	s32 (*blink_led_stop)blink_led_stop3115,124045
	s32 (*set_rar)set_rar3118,124122
	s32 (*set_uc_addr)set_uc_addr3119,124179
	s32 (*clear_rar)clear_rar3120,124230
	s32 (*insert_mac_addr)insert_mac_addr3121,124273
	s32 (*set_vmdq)set_vmdq3122,124328
	s32 (*set_vmdq_san_mac)set_vmdq_san_mac3123,124375
	s32 (*clear_vmdq)clear_vmdq3124,124425
	s32 (*init_rx_addrs)init_rx_addrs3125,124474
	s32 (*update_uc_addr_list)update_uc_addr_list3126,124516
	s32 (*update_mc_addr_list)update_mc_addr_list3128,124601
	s32 (*enable_mc)enable_mc3130,124698
	s32 (*disable_mc)disable_mc3131,124736
	s32 (*clear_vfta)clear_vfta3132,124775
	s32 (*set_vfta)set_vfta3133,124814
	s32 (*set_vlvf)set_vlvf3134,124867
	s32 (*init_uta_tables)init_uta_tables3135,124928
	void (*set_mac_anti_spoofing)set_mac_anti_spoofing3136,124972
	void (*set_vlan_anti_spoofing)set_vlan_anti_spoofing3137,125034
	s32 (*fc_enable)fc_enable3140,125118
	s32 (*set_fw_drv_ver)set_fw_drv_ver3143,125188
	s32 (*dmac_config)dmac_config3144,125247
	s32 (*dmac_update_tcs)dmac_update_tcs3145,125289
	s32 (*dmac_config_tcs)dmac_config_tcs3146,125335
	void (*get_rtrup2tc)get_rtrup2tc3147,125381
	s32 (*set_eee)set_eee3148,125434
	s32 (*eee_linkup)eee_linkup3149,125489
	void (*set_ethertype_anti_spoofing)set_ethertype_anti_spoofing3150,125548
	void (*disable_rx)disable_rx3151,125616
	void (*enable_rx)enable_rx3152,125658
struct ixgbe_phy_operations 3155,125703
	s32 (*identify)identify3156,125733
	s32 (*identify_sfp)identify_sfp3157,125770
	s32 (*init)init3158,125811
	s32 (*reset)reset3159,125844
	s32 (*read_reg)read_reg3160,125878
	s32 (*write_reg)write_reg3161,125932
	s32 (*read_reg_mdi)read_reg_mdi3162,125985
	s32 (*write_reg_mdi)write_reg_mdi3163,126043
	s32 (*setup_link)setup_link3164,126100
	s32 (*setup_link_speed)setup_link_speed3165,126139
	s32 (*check_link)check_link3166,126208
	s32 (*get_firmware_version)get_firmware_version3167,126275
	s32 (*read_i2c_byte)read_i2c_byte3168,126331
	s32 (*write_i2c_byte)write_i2c_byte3169,126387
	s32 (*read_i2c_sff8472)read_i2c_sff84723170,126442
	s32 (*read_i2c_eeprom)read_i2c_eeprom3171,126498
	s32 (*write_i2c_eeprom)write_i2c_eeprom3172,126553
	void (*i2c_bus_clear)i2c_bus_clear3173,126606
	s32 (*check_overtemp)check_overtemp3174,126649
struct ixgbe_eeprom_info 3177,126696
	struct ixgbe_eeprom_operations ops;3178,126723
	enum ixgbe_eeprom_type type;3179,126760
	u32 semaphore_delay;3180,126790
	u16 word_size;3181,126812
	u16 address_bits;3182,126828
	u16 word_page_size;3183,126847
#define IXGBE_FLAGS_DOUBLE_RESET_REQUIRED	3186,126872
struct ixgbe_mac_info 3187,126919
	struct ixgbe_mac_operations ops;3188,126943
	enum ixgbe_mac_type type;3189,126977
	u8 addr[addr3190,127004
	u8 perm_addr[perm_addr3191,127043
	u8 san_addr[san_addr3192,127087
	u16 wwnn_prefix;3194,127176
	u16 wwpn_prefix;3196,127240
#define IXGBE_MAX_MTA	3197,127258
	u32 mta_shadow[mta_shadow3198,127286
	s32 mc_filter_type;3199,127318
	u32 mcft_size;3200,127339
	u32 vft_size;3201,127355
	u32 num_rar_entries;3202,127370
	u32 rar_highwater;3203,127392
	u32 rx_pb_size;3204,127412
	u32 max_tx_queues;3205,127429
	u32 max_rx_queues;3206,127449
	u32 orig_autoc;3207,127469
	u8  san_mac_rar_index;3208,127486
	bool get_link_status;3209,127510
	u32 orig_autoc2;3210,127533
	u16 max_msix_vectors;3211,127551
	bool arc_subsystem_valid;3212,127574
	bool orig_link_settings_stored;3213,127601
	bool autotry_restart;3214,127634
	u8 flags;3215,127657
	bool set_lben;3216,127668
struct ixgbe_phy_info 3219,127688
	struct ixgbe_phy_operations ops;3220,127712
	enum ixgbe_phy_type type;3221,127746
	u32 addr;3222,127773
	u32 id;3223,127784
	enum ixgbe_sfp_type sfp_type;3224,127793
	bool sfp_setup_needed;3225,127824
	u32 revision;3226,127848
	enum ixgbe_media_type media_type;3227,127863
	bool reset_disable;3228,127898
	ixgbe_autoneg_advertised autoneg_advertised;3229,127919
	enum ixgbe_smart_speed smart_speed;3230,127965
	bool smart_speed_active;3231,128002
	bool multispeed_fiber;3232,128028
	bool reset_if_overtemp;3233,128052
struct ixgbe_mbx_operations 3238,128105
	void (*init_params)init_params3239,128135
	s32  (*read)read3240,128178
	s32  (*write)write3241,128230
	s32  (*read_posted)read_posted3242,128282
	s32  (*write_posted)write_posted3243,128341
	s32  (*check_for_msg)check_for_msg3244,128400
	s32  (*check_for_ack)check_for_ack3245,128448
	s32  (*check_for_rst)check_for_rst3246,128496
struct ixgbe_mbx_stats 3249,128548
	u32 msgs_tx;3250,128573
	u32 msgs_rx;3251,128587
	u32 acks;3253,128602
	u32 reqs;3254,128613
	u32 rsts;3255,128624
struct ixgbe_mbx_info 3258,128639
	struct ixgbe_mbx_operations ops;3259,128663
	struct ixgbe_mbx_stats stats;3260,128697
	u32 timeout;3261,128728
	u32 usec_delay;3262,128742
	u32 v2p_mailbox;3263,128759
	u16 size;3264,128777
struct ixgbe_hw 3267,128792
	u8 *hw_addr;hw_addr3268,128810
	void *back;back3269,128824
	struct ixgbe_mac_info mac;3270,128837
	struct ixgbe_addr_filter_info addr_ctrl;3271,128865
	struct ixgbe_fc_info fc;3272,128907
	struct ixgbe_phy_info phy;3273,128933
	struct ixgbe_eeprom_info eeprom;3274,128961
	struct ixgbe_bus_info bus;3275,128995
	struct ixgbe_mbx_info mbx;3276,129023
	u16 device_id;3277,129051
	u16 vendor_id;3278,129067
	u16 subsystem_device_id;3279,129083
	u16 subsystem_vendor_id;3280,129109
	u8 revision_id;3281,129135
	bool adapter_stopped;3282,129152
	int api_version;3283,129175
	bool force_full_reset;3284,129193
	bool allow_unsupported_sfp;3285,129217
	bool wol_enabled;3286,129246
#define ixgbe_call_func(3289,129269
#define IXGBE_SUCCESS	3294,129379
#define IXGBE_ERR_EEPROM	3295,129406
#define IXGBE_ERR_EEPROM_CHECKSUM	3296,129436
#define IXGBE_ERR_PHY	3297,129474
#define IXGBE_ERR_CONFIG	3298,129502
#define IXGBE_ERR_PARAM	3299,129532
#define IXGBE_ERR_MAC_TYPE	3300,129562
#define IXGBE_ERR_UNKNOWN_PHY	3301,129594
#define IXGBE_ERR_LINK_SETUP	3302,129629
#define IXGBE_ERR_ADAPTER_STOPPED	3303,129663
#define IXGBE_ERR_INVALID_MAC_ADDR	3304,129701
#define IXGBE_ERR_DEVICE_NOT_SUPPORTED	3305,129741
#define IXGBE_ERR_MASTER_REQUESTS_PENDING	3306,129785
#define IXGBE_ERR_INVALID_LINK_SETTINGS	3307,129831
#define IXGBE_ERR_AUTONEG_NOT_COMPLETE	3308,129876
#define IXGBE_ERR_RESET_FAILED	3309,129920
#define IXGBE_ERR_SWFW_SYNC	3310,129957
#define IXGBE_ERR_PHY_ADDR_INVALID	3311,129991
#define IXGBE_ERR_I2C	3312,130031
#define IXGBE_ERR_SFP_NOT_SUPPORTED	3313,130060
#define IXGBE_ERR_SFP_NOT_PRESENT	3314,130101
#define IXGBE_ERR_SFP_NO_INIT_SEQ_PRESENT	3315,130140
#define IXGBE_ERR_NO_SAN_ADDR_PTR	3316,130186
#define IXGBE_ERR_FDIR_REINIT_FAILED	3317,130225
#define IXGBE_ERR_EEPROM_VERSION	3318,130267
#define IXGBE_ERR_NO_SPACE	3319,130305
#define IXGBE_ERR_OVERTEMP	3320,130338
#define IXGBE_ERR_FC_NOT_NEGOTIATED	3321,130371
#define IXGBE_ERR_FC_NOT_SUPPORTED	3322,130412
#define IXGBE_ERR_SFP_SETUP_NOT_COMPLETE	3323,130452
#define IXGBE_ERR_PBA_SECTION	3324,130497
#define IXGBE_ERR_INVALID_ARGUMENT	3325,130533
#define IXGBE_ERR_HOST_INTERFACE_COMMAND	3326,130573
#define IXGBE_ERR_OUT_OF_MEM	3327,130618
#define IXGBE_ERR_FEATURE_NOT_SUPPORTED	3328,130653
#define IXGBE_ERR_EEPROM_PROTECTED_REGION	3329,130698
#define IXGBE_NOT_IMPLEMENTED	3331,130745

lib/librte_pmd_ixgbe/ixgbe/ixgbe_x540.c,1274
#define IXGBE_X540_MAX_TX_QUEUES	40,1798
#define IXGBE_X540_MAX_RX_QUEUES	41,1835
#define IXGBE_X540_RAR_ENTRIES	42,1872
#define IXGBE_X540_MC_TBL_SIZE	43,1908
#define IXGBE_X540_VFT_TBL_SIZE	44,1944
#define IXGBE_X540_RX_PB_SIZE	45,1981
s32 ixgbe_init_ops_X540(58,2426
s32 ixgbe_get_link_capabilities_X540(163,6277
enum ixgbe_media_type ixgbe_get_media_type_X540(178,6639
s32 ixgbe_setup_mac_link_X540(190,6995
s32 ixgbe_reset_hw_X540(205,7467
s32 ixgbe_start_hw_X540(296,10063
u32 ixgbe_get_supported_physical_layer_X540(318,10520
s32 ixgbe_init_eeprom_params_X540(344,11394
s32 ixgbe_read_eerd_X540(377,12268
s32 ixgbe_read_eerd_buffer_X540(402,12965
s32 ixgbe_write_eewr_X540(428,13669
s32 ixgbe_write_eewr_buffer_X540(453,14369
u16 ixgbe_calc_eeprom_checksum_X540(479,15099
s32 ixgbe_validate_eeprom_checksum_X540(559,17170
s32 ixgbe_update_eeprom_checksum_X540(621,18773
s32 ixgbe_update_flash_X540(668,20000
STATIC s32 ixgbe_poll_flash_update_done_X540(715,21136
s32 ixgbe_acquire_swfw_sync_X540(747,21916
void ixgbe_release_swfw_sync_X540(843,24585
STATIC s32 ixgbe_get_swfw_sync_semaphore(866,25137
STATIC void ixgbe_release_swfw_sync_semaphore(924,26559
s32 ixgbe_blink_led_start_X540(951,27218
s32 ixgbe_blink_led_stop_X540(989,28323

lib/librte_pmd_ixgbe/ixgbe/ixgbe_api.c,2860
void ixgbe_dcb_get_rtrup2tc(45,2003
s32 ixgbe_init_shared_code(63,2710
s32 ixgbe_set_mac_type(103,3490
s32 ixgbe_init_hw(177,5546
s32 ixgbe_reset_hw(190,5930
s32 ixgbe_start_hw(206,6480
void ixgbe_enable_relaxed_ordering(220,6818
s32 ixgbe_clear_hw_cntrs(233,7187
enum ixgbe_media_type ixgbe_get_media_type(245,7481
s32 ixgbe_get_mac_addr(261,8025
s32 ixgbe_get_san_mac_addr(275,8477
s32 ixgbe_set_san_mac_addr(288,8843
s32 ixgbe_get_device_caps(301,9254
s32 ixgbe_get_wwn_prefix(316,9806
s32 ixgbe_get_fcoe_boot_status(331,10252
s32 ixgbe_get_bus_info(344,10604
u32 ixgbe_get_num_of_tx_queues(356,10910
u32 ixgbe_get_num_of_rx_queues(367,11160
s32 ixgbe_stop_adapter(381,11619
s32 ixgbe_read_pba_string(395,12040
s32 ixgbe_read_pba_num(407,12391
s32 ixgbe_identify_phy(418,12663
s32 ixgbe_reset_phy(434,12983
s32 ixgbe_get_phy_firmware_version(455,13452
s32 ixgbe_read_phy_reg(473,13954
s32 ixgbe_write_phy_reg(491,14464
s32 ixgbe_setup_phy_link(507,14895
s32 ixgbe_check_phy_link(520,15239
s32 ixgbe_setup_phy_link_speed(534,15614
s32 ixgbe_check_link(548,16055
void ixgbe_disable_tx_laser(562,16481
void ixgbe_enable_tx_laser(574,16760
void ixgbe_flap_tx_laser(588,17156
s32 ixgbe_setup_link(602,17478
s32 ixgbe_get_link_capabilities(616,17900
s32 ixgbe_led_on(630,18283
s32 ixgbe_led_off(643,18598
s32 ixgbe_blink_led_start(656,18901
s32 ixgbe_blink_led_stop(668,19203
s32 ixgbe_init_eeprom_params(681,19600
s32 ixgbe_write_eeprom(698,20122
s32 ixgbe_write_eeprom_buffer(715,20710
s32 ixgbe_read_eeprom(731,21159
s32 ixgbe_read_eeprom_buffer(746,21597
s32 ixgbe_validate_eeprom_checksum(761,22041
s32 ixgbe_update_eeprom_checksum(771,22348
s32 ixgbe_insert_mac_addr(786,22832
s32 ixgbe_set_rar(803,23354
s32 ixgbe_clear_rar(817,23778
s32 ixgbe_set_vmdq(829,24152
s32 ixgbe_set_vmdq_san_mac(841,24478
s32 ixgbe_clear_vmdq(853,24872
s32 ixgbe_init_rx_addrs(867,25363
u32 ixgbe_get_num_rx_addrs(877,25620
s32 ixgbe_update_uc_addr_list(893,26221
s32 ixgbe_update_mc_addr_list(913,27023
s32 ixgbe_enable_mc(928,27506
s32 ixgbe_disable_mc(940,27829
s32 ixgbe_clear_vfta(952,28145
s32 ixgbe_set_vfta(967,28597
s32 ixgbe_set_vlvf(984,29197
s32 ixgbe_fc_enable(997,29588
s32 ixgbe_set_fw_drv_ver(1011,30051
s32 ixgbe_read_analog_reg8(1029,30483
s32 ixgbe_write_analog_reg8(1043,30897
s32 ixgbe_init_uta_tables(1056,31309
s32 ixgbe_read_i2c_byte(1070,31725
s32 ixgbe_write_i2c_byte(1086,32222
s32 ixgbe_write_i2c_eeprom(1101,32720
s32 ixgbe_read_i2c_eeprom(1117,33217
u32 ixgbe_get_supported_physical_layer(1130,33626
s32 ixgbe_enable_rx_dma(1143,34033
s32 ixgbe_disable_sec_rx_path(1155,34342
s32 ixgbe_enable_sec_rx_path(1167,34640
s32 ixgbe_acquire_swfw_semaphore(1181,35076
void ixgbe_release_swfw_semaphore(1195,35537
void ixgbe_disable_rx(1202,35687
void ixgbe_enable_rx(1208,35794

lib/librte_pmd_ixgbe/ixgbe/ixgbe_vf.c,785
#define IXGBE_VFWRITE_REG 41,1841
#define IXGBE_VFREAD_REG 44,1915
s32 ixgbe_init_ops_vf(56,2293
s32 ixgbe_start_hw_vf(101,3784
s32 ixgbe_init_hw_vf(116,4124
s32 ixgbe_reset_hw_vf(132,4478
s32 ixgbe_stop_adapter_vf(201,6388
STATIC s32 ixgbe_mta_vector(250,7988
STATIC void ixgbevf_write_msg_read_ack(278,8788
s32 ixgbe_set_rar_vf(297,9352
s32 ixgbe_update_mc_addr_list_vf(333,10403
s32 ixgbe_set_vfta_vf(379,11878
u32 ixgbe_get_num_of_tx_queues_vf(407,12657
u32 ixgbe_get_num_of_rx_queues_vf(419,12954
s32 ixgbe_get_mac_addr_vf(429,13174
s32 ixgbevf_set_uc_addr_vf(439,13362
s32 ixgbe_setup_mac_link_vf(480,14563
s32 ixgbe_check_mac_link_vf(496,15104
void ixgbevf_rlpml_set_vf(564,16906
int ixgbevf_negotiate_api_version(578,17252
int ixgbevf_get_queues(607,17814

lib/librte_pmd_ixgbe/ixgbe/ixgbe_82599.h,32
#define _IXGBE_82599_H_35,1701

lib/librte_pmd_ixgbe/ixgbe/ixgbe_mbx.c,1092
s32 ixgbe_read_mbx(46,1984
s32 ixgbe_write_mbx(72,2597
s32 ixgbe_check_for_msg(96,3228
s32 ixgbe_check_for_ack(116,3704
s32 ixgbe_check_for_rst(136,4181
STATIC s32 ixgbe_poll_for_msg(156,4656
STATIC s32 ixgbe_poll_for_ack(188,5417
s32 ixgbe_read_posted_mbx(223,6293
s32 ixgbe_write_posted_mbx(252,7067
void ixgbe_init_mbx_ops_generic(280,7767
STATIC u32 ixgbe_read_v2p_mailbox(295,8157
STATIC s32 ixgbe_check_for_bit_vf(313,8652
STATIC s32 ixgbe_check_for_msg_vf(333,9123
STATIC s32 ixgbe_check_for_ack_vf(355,9644
STATIC s32 ixgbe_check_for_rst_vf(377,10167
STATIC s32 ixgbe_obtain_mbx_lock_vf(399,10654
STATIC s32 ixgbe_write_mbx_vf(424,11287
STATIC s32 ixgbe_read_mbx_vf(477,12721
void ixgbe_init_mbx_params_vf(511,13577
STATIC s32 ixgbe_check_for_bit_pf(537,14321
STATIC s32 ixgbe_check_for_msg_pf(557,14826
STATIC s32 ixgbe_check_for_ack_pf(581,15414
STATIC s32 ixgbe_check_for_rst_pf(605,16002
STATIC s32 ixgbe_obtain_mbx_lock_pf(641,16813
STATIC s32 ixgbe_write_mbx_pf(672,17636
STATIC s32 ixgbe_read_mbx_pf(726,19237
void ixgbe_init_mbx_params_pf(759,20063

lib/librte_pmd_ixgbe/ixgbe/ixgbe_dcb_82599.c,406
s32 ixgbe_dcb_get_tc_stats_82599(48,2122
s32 ixgbe_dcb_get_pfc_stats_82599(89,3408
s32 ixgbe_dcb_config_rx_arbiter_82599(117,4132
s32 ixgbe_dcb_config_tx_desc_arbiter_82599(176,5806
s32 ixgbe_dcb_config_tx_data_arbiter_82599(221,7019
s32 ixgbe_dcb_config_pfc_82599(283,8847
s32 ixgbe_dcb_config_tc_stats_82599(369,11223
s32 ixgbe_dcb_config_82599(495,14509
s32 ixgbe_dcb_hw_config_82599(579,16782

lib/librte_pmd_ixgbe/ixgbe/ixgbe_dcb.c,835
s32 ixgbe_dcb_calculate_tc_credits(48,2177
s32 ixgbe_dcb_calculate_tc_credits_cee(88,3262
void ixgbe_dcb_unpack_pfc_cee(198,6850
void ixgbe_dcb_unpack_refill_cee(213,7294
void ixgbe_dcb_unpack_max_cee(223,7589
void ixgbe_dcb_unpack_bwgid_cee(232,7833
void ixgbe_dcb_unpack_tsa_cee(242,8110
u8 ixgbe_dcb_get_tc_from_up(252,8377
void ixgbe_dcb_unpack_map_cee(275,8967
s32 ixgbe_dcb_check_config_cee(298,9782
s32 ixgbe_dcb_get_tc_stats(387,12056
s32 ixgbe_dcb_get_pfc_stats(413,12750
s32 ixgbe_dcb_config_rx_arbiter_cee(438,13381
s32 ixgbe_dcb_config_tx_desc_arbiter_cee(476,14609
s32 ixgbe_dcb_config_tx_data_arbiter_cee(513,15727
s32 ixgbe_dcb_config_pfc_cee(553,16961
s32 ixgbe_dcb_config_tc_stats(584,17767
s32 ixgbe_dcb_hw_config_cee(608,18304
s32 ixgbe_dcb_config_pfc(653,19664
s32 ixgbe_dcb_hw_config(671,20015

lib/librte_pmd_ixgbe/ixgbe/ixgbe_mbx.h,2224
#define _IXGBE_MBX_H_35,1699
#define IXGBE_VFMAILBOX_SIZE	39,1747
#define IXGBE_ERR_MBX	40,1812
#define IXGBE_VFMAILBOX	42,1841
#define IXGBE_VFMBMEM	43,1874
#define IXGBE_VFMAILBOX_REQ	46,1941
#define IXGBE_VFMAILBOX_ACK	47,2011
#define IXGBE_VFMAILBOX_VFU	48,2080
#define IXGBE_VFMAILBOX_PFU	49,2152
#define IXGBE_VFMAILBOX_PFSTS	50,2224
#define IXGBE_VFMAILBOX_PFACK	51,2300
#define IXGBE_VFMAILBOX_RSTI	52,2374
#define IXGBE_VFMAILBOX_RSTD	53,2444
#define IXGBE_VFMAILBOX_R2C_BITS	54,2518
#define IXGBE_PFMAILBOX_STS	56,2592
#define IXGBE_PFMAILBOX_ACK	57,2665
#define IXGBE_PFMAILBOX_VFU	58,2737
#define IXGBE_PFMAILBOX_PFU	59,2809
#define IXGBE_PFMAILBOX_RVFU	60,2881
#define IXGBE_MBVFICR_VFREQ_MASK	62,2959
#define IXGBE_MBVFICR_VFREQ_VF1	63,3030
#define IXGBE_MBVFICR_VFACK_MASK	64,3101
#define IXGBE_MBVFICR_VFACK_VF1	65,3168
#define IXGBE_VT_MSGTYPE_ACK	72,3418
#define IXGBE_VT_MSGTYPE_NACK	74,3517
#define IXGBE_VT_MSGTYPE_CTS	76,3618
#define IXGBE_VT_MSGINFO_SHIFT	78,3725
#define IXGBE_VT_MSGINFO_MASK	80,3821
enum ixgbe_pfvf_api_rev 88,4069
	ixgbe_mbox_api_10,89,4095
	ixgbe_mbox_api_20,90,4162
	ixgbe_mbox_api_11,91,4230
	ixgbe_mbox_api_unknown,93,4337
#define IXGBE_VF_RESET	97,4447
#define IXGBE_VF_SET_MAC_ADDR	98,4500
#define IXGBE_VF_SET_MULTICAST	99,4572
#define IXGBE_VF_SET_VLAN	100,4644
#define IXGBE_VF_SET_LPE	103,4752
#define IXGBE_VF_SET_MACVLAN	104,4820
#define IXGBE_VF_API_NEGOTIATE	105,4894
#define IXGBE_VF_GET_QUEUES	108,5002
#define IXGBE_VF_TX_QUEUES	111,5122
#define IXGBE_VF_RX_QUEUES	112,5187
#define IXGBE_VF_TRANS_VLAN	113,5252
#define IXGBE_VF_DEF_QUEUE	114,5312
#define IXGBE_VF_PERMADDR_MSG_LEN	117,5428
#define IXGBE_VF_MC_TYPE_WORD	119,5536
#define IXGBE_PF_CONTROL_MSG	121,5570
#define IXGBE_VF_API_NEGOTIATE	124,5676
#define IXGBE_VF_GET_QUEUES	125,5741
#define IXGBE_VF_ENABLE_MACADDR	126,5805
#define IXGBE_VF_DISABLE_MACADDR	127,5868
#define IXGBE_VF_GET_MACADDRS	128,5932
#define IXGBE_VF_SET_MCAST_PROMISC	129,6003
#define IXGBE_VF_GET_MTU	130,6078
#define IXGBE_VF_SET_MTU	131,6133
#define IXGBE_PF_TRANSPARENT_VLAN	134,6233
#define IXGBE_VF_MBX_INIT_TIMEOUT	136,6305
#define IXGBE_VF_MBX_INIT_DELAY	137,6379

lib/librte_pmd_ixgbe/ixgbe/ixgbe_x540.h,31
#define _IXGBE_X540_H_35,1700

lib/librte_pmd_ixgbe/ixgbe/ixgbe_common.h,184
#define _IXGBE_COMMON_H_35,1702
#define IXGBE_WRITE_REG64(39,1824
#define IXGBE_REMOVED(45,2009
struct ixgbe_pba 47,2065
	u16 word[word48,2084
	u16 *pba_block;pba_block49,2098

lib/librte_pmd_ixgbe/ixgbe/ixgbe_82598.c,1509
#define IXGBE_82598_MAX_TX_QUEUES 41,1870
#define IXGBE_82598_MAX_RX_QUEUES 42,1907
#define IXGBE_82598_RAR_ENTRIES 43,1944
#define IXGBE_82598_MC_TBL_SIZE 44,1981
#define IXGBE_82598_VFT_TBL_SIZE 45,2018
#define IXGBE_82598_RX_PB_SIZE 46,2055
void ixgbe_set_pcie_completion_timeout(80,3659
s32 ixgbe_init_ops_82598(119,4778
s32 ixgbe_init_phy_ops_82598(191,7109
s32 ixgbe_start_hw_82598(254,8753
STATIC s32 ixgbe_get_link_capabilities_82598(295,9898
STATIC enum ixgbe_media_type ixgbe_get_media_type_82598(354,11298
s32 ixgbe_fc_enable_82598(407,12638
STATIC s32 ixgbe_start_mac_link_82598(555,16964
STATIC s32 ixgbe_validate_link_ready(603,18341
STATIC s32 ixgbe_check_mac_link_82598(640,19315
STATIC s32 ixgbe_setup_mac_link_82598(729,21654
STATIC s32 ixgbe_setup_copper_link_82598(783,23299
STATIC s32 ixgbe_reset_hw_82598(808,23992
s32 ixgbe_set_vmdq_82598(944,28043
STATIC s32 ixgbe_clear_vmdq_82598(970,28866
s32 ixgbe_set_vfta_82598(1001,29731
STATIC s32 ixgbe_clear_vfta_82598(1048,31044
s32 ixgbe_read_analog_reg8_82598(1074,31705
s32 ixgbe_write_analog_reg8_82598(1098,32308
STATIC s32 ixgbe_read_i2c_phy_82598(1121,32908
s32 ixgbe_read_i2c_eeprom_82598(1194,34860
STATIC s32 ixgbe_read_i2c_sff8472_82598(1209,35323
u32 ixgbe_get_supported_physical_layer_82598(1222,35725
void ixgbe_set_lan_id_multi_port_pcie_82598(1326,38793
void ixgbe_enable_relaxed_ordering_82598(1357,39609
STATIC void ixgbe_set_rxpba_82598(1389,40541
s32 ixgbe_enable_rx_dma_82598(1431,41653

lib/librte_pmd_ixgbe/ixgbe/ixgbe_82599.c,2505
#define IXGBE_82599_MAX_TX_QUEUES 41,1870
#define IXGBE_82599_MAX_RX_QUEUES 42,1908
#define IXGBE_82599_RAR_ENTRIES 43,1946
#define IXGBE_82599_MC_TBL_SIZE 44,1984
#define IXGBE_82599_VFT_TBL_SIZE 45,2022
#define IXGBE_82599_RX_PB_SIZE	46,2060
bool ixgbe_mng_enabled(57,2484
void ixgbe_init_mac_link_ops_82599(76,2881
s32 ixgbe_init_phy_ops_82599(124,4342
s32 ixgbe_setup_sfp_modules_82599(164,5499
s32 prot_autoc_read_82599(241,7740
s32 prot_autoc_write_82599(270,8611
s32 ixgbe_init_ops_82599(312,9669
s32 ixgbe_get_link_capabilities_82599(402,13078
enum ixgbe_media_type ixgbe_get_media_type_82599(508,15733
void ixgbe_stop_mac_link_on_d3_82599(563,17080
s32 ixgbe_start_mac_link_82599(591,17977
void ixgbe_disable_tx_laser_multispeed_fiber(659,19804
void ixgbe_enable_tx_laser_multispeed_fiber(682,20473
void ixgbe_flap_tx_laser_multispeed_fiber(705,21300
s32 ixgbe_setup_mac_link_multispeed_fiber(729,21944
s32 ixgbe_setup_mac_link_smartspeed(890,26469
s32 ixgbe_setup_mac_link_82599(1002,29795
STATIC s32 ixgbe_setup_copper_link_82599(1120,33670
s32 ixgbe_reset_hw_82599(1145,34356
s32 ixgbe_reinit_fdir_tables_82599(1319,39343
STATIC void ixgbe_fdir_enable_82599(1397,41650
s32 ixgbe_init_fdir_signature_82599(1439,43028
s32 ixgbe_init_fdir_perfect_82599(1466,43974
#define IXGBE_ATR_COMMON_HASH_KEY 1499,45074
#define IXGBE_COMPUTE_SIG_HASH_ITERATION(1501,45171
u32 ixgbe_atr_compute_sig_hash_82599(1528,46295
s32 ixgbe_fdir_add_signature_filter_82599(1591,48405
#define IXGBE_COMPUTE_BKT_HASH_ITERATION(1638,49838
void ixgbe_atr_compute_perfect_hash_82599(1658,50638
STATIC u32 ixgbe_get_fdirtcpm_82599(1715,52471
#define IXGBE_STORE_AS_BE32(1733,53278
#define IXGBE_WRITE_REG_BE32(1737,53446
#define IXGBE_STORE_AS_BE16(1740,53563
s32 ixgbe_fdir_set_input_mask_82599(1743,53660
s32 ixgbe_fdir_write_perfect_filter_82599(1841,56419
s32 ixgbe_fdir_erase_perfect_filter_82599(1903,58697
s32 ixgbe_fdir_add_perfect_filter_82599(1957,60228
s32 ixgbe_read_analog_reg8_82599(2018,62083
s32 ixgbe_write_analog_reg8_82599(2042,62678
s32 ixgbe_start_hw_82599(2064,63223
s32 ixgbe_identify_phy_82599(2095,63996
u32 ixgbe_get_supported_physical_layer_82599(2131,64968
s32 ixgbe_enable_rx_dma_82599(2254,69002
STATIC s32 ixgbe_verify_fw_version_82599(2288,69940
bool ixgbe_verify_lesm_fw_enabled_82599(2349,71765
STATIC s32 ixgbe_read_eeprom_buffer_82599(2397,73067
STATIC s32 ixgbe_read_eeprom_82599(2431,73977
s32 ixgbe_reset_pipeline_82599(2460,74781

lib/librte_pmd_ixgbe/ixgbe/ixgbe_dcb_82598.c,367
s32 ixgbe_dcb_get_tc_stats_82598(48,2126
s32 ixgbe_dcb_get_pfc_stats_82598(90,3284
s32 ixgbe_dcb_config_rx_arbiter_82598(118,4004
s32 ixgbe_dcb_config_tx_desc_arbiter_82598(173,5510
s32 ixgbe_dcb_config_tx_data_arbiter_82598(217,6662
s32 ixgbe_dcb_config_pfc_82598(262,7884
s32 ixgbe_dcb_config_tc_stats_82598(314,9399
s32 ixgbe_dcb_hw_config_82598(346,10303

lib/librte_pmd_ixgbe/ixgbe/ixgbe_82598.h,32
#define _IXGBE_82598_H_35,1701

lib/librte_pmd_ixgbe/ixgbe/ixgbe_osdep.h,1689
#define _IXGBE_OS_H_36,1785
#define ASSERT(51,2071
#define DELAY(53,2121
#define usec_delay(54,2154
#define msec_delay(55,2185
#define DEBUGFUNC(57,2224
#define DEBUGOUT(58,2269
#define DEBUGOUT1(59,2331
#define DEBUGOUT2(60,2383
#define DEBUGOUT3(61,2435
#define DEBUGOUT6(62,2487
#define DEBUGOUT7(63,2539
#define ERROR_REPORT1(65,2592
#define ERROR_REPORT2(66,2651
#define ERROR_REPORT3(67,2710
#define FALSE 69,2770
#define TRUE 70,2800
#define false 72,2831
#define true 73,2861
#define min(74,2891
#define EWARN(76,2923
#define UNREFERENCED_PARAMETER(79,3027
#define UNREFERENCED_1PARAMETER(80,3064
#define UNREFERENCED_2PARAMETER(81,3101
#define UNREFERENCED_3PARAMETER(82,3141
#define UNREFERENCED_4PARAMETER(83,3186
#define STATIC 85,3236
#define IXGBE_NTOHL(86,3258
#define IXGBE_NTOHS(87,3303
#define IXGBE_CPU_TO_LE32(88,3348
#define IXGBE_LE32_TO_CPUS(89,3400
typedef uint8_t		u8;91,3453
typedef int8_t		s8;92,3474
typedef uint16_t	u16;93,3494
typedef int16_t	s16;94,3516
typedef uint32_t	u32;95,3538
typedef int32_t		s32;96,3560
typedef uint64_t	u64;97,3582
typedef int		bool;98,3604
#define mb(100,3624
#define wmb(101,3646
#define rmb(102,3670
#define prefetch(104,3695
#define IXGBE_PCI_REG(106,3733
static inline uint32_t ixgbe_read_addr(108,3793
#define IXGBE_PCI_REG_WRITE(113,3887
#define IXGBE_PCI_REG_ADDR(117,3981
#define IXGBE_PCI_REG_ARRAY_ADDR(120,4076
#define IXGBE_READ_PCIE_WORD(124,4203
#define IXGBE_WRITE_PCIE_WORD(125,4244
#define IXGBE_WRITE_FLUSH(127,4307
#define IXGBE_READ_REG(129,4369
#define IXGBE_WRITE_REG(132,4454
#define IXGBE_READ_REG_ARRAY(135,4560
#define IXGBE_WRITE_REG_ARRAY(138,4671

lib/librte_pmd_ixgbe/ixgbe/ixgbe_dcb_82599.h,2057
#define _IXGBE_DCB_82599_H_35,1705
#define IXGBE_RTTDCS_TDPAC	39,1839
#define IXGBE_RTTDCS_VMPAC	42,1951
#define IXGBE_RTTDCS_TDRM	45,2059
#define IXGBE_RTTDCS_BDPM	46,2124
#define IXGBE_RTTDCS_BPBFSM	47,2198
#define IXGBE_RTTDCS_SPEED_CHG	50,2300
#define IXGBE_RTRUP2TC_UP_SHIFT	53,2395
#define IXGBE_RTRUP2TC_UP_MASK	54,2429
#define IXGBE_RTTUP2TC_UP_SHIFT	56,2491
#define IXGBE_RTRPT4C_MCL_SHIFT	58,2526
#define IXGBE_RTRPT4C_BWG_SHIFT	59,2602
#define IXGBE_RTRPT4C_GSP	60,2663
#define IXGBE_RTRPT4C_LSP	61,2721
#define IXGBE_RDRXCTL_MPBEN	63,2780
#define IXGBE_RDRXCTL_MCEN	66,2891
#define IXGBE_RTRPCS_RRM	71,3022
#define IXGBE_RTRPCS_RAC	73,3148
#define IXGBE_RTRPCS_ARBDIS	74,3184
#define IXGBE_RTTDT2C_MCL_SHIFT	77,3278
#define IXGBE_RTTDT2C_BWG_SHIFT	78,3313
#define IXGBE_RTTDT2C_GSP	79,3347
#define IXGBE_RTTDT2C_LSP	80,3384
#define IXGBE_RTTPT2C_MCL_SHIFT	82,3422
#define IXGBE_RTTPT2C_BWG_SHIFT	83,3457
#define IXGBE_RTTPT2C_GSP	84,3491
#define IXGBE_RTTPT2C_LSP	85,3528
#define IXGBE_RTTPCS_TPPAC	88,3589
#define IXGBE_RTTPCS_ARBDIS	91,3691
#define IXGBE_RTTPCS_TPRM	92,3752
#define IXGBE_RTTPCS_ARBD_SHIFT	93,3824
#define IXGBE_RTTPCS_ARBD_DCB	94,3859
#define IXGBE_TXPBTHRESH_DCB	96,3930
#define IXGBE_SECTX_DCB	99,4018
#define IXGBE_RTTBCNRC_RF_INT_SHIFT	102,4114
#define IXGBE_RTTBCNRC_RS_ENA	103,4153
#define IXGBE_RTTBCNCR_MNG_CMTGI	105,4196
#define IXGBE_RTTBCNCR_MGN_BCNA_MODE	106,4240
#define IXGBE_RTTBCNCR_RSV7_11_SHIFT	107,4288
#define IXGBE_RTTBCNCR_G	108,4327
#define IXGBE_RTTBCNCR_I	109,4364
#define IXGBE_RTTBCNCR_H	110,4401
#define IXGBE_RTTBCNCR_VER_SHIFT	111,4438
#define IXGBE_RTTBCNCR_CMT_ETH_SHIFT	112,4474
#define IXGBE_RTTBCNACL_SMAC_L_SHIFT	114,4515
#define IXGBE_RTTBCNTG_BCNA_MODE	116,4556
#define IXGBE_RTTBCNRTT_TS_SHIFT	118,4601
#define IXGBE_RTTBCNRTT_TXQ_IDX_SHIFT	119,4636
#define IXGBE_RTTBCNRD_BCN_CLEAR_ALL	121,4678
#define IXGBE_RTTBCNRD_DRIFT_FAC_SHIFT	122,4726
#define IXGBE_RTTBCNRD_DRIFT_INT_SHIFT	123,4767
#define IXGBE_RTTBCNRD_DRIFT_ENA	124,4809

lib/librte_pmd_ixgbe/ixgbe/ixgbe_phy.c,1758
s32 ixgbe_init_phy_ops_generic(59,2750
s32 ixgbe_identify_phy_generic(94,4123
s32 ixgbe_check_reset_blocked(153,5657
bool ixgbe_validate_phy_addr(178,6182
s32 ixgbe_get_phy_id(200,6617
enum ixgbe_phy_type ixgbe_get_phy_type_from_id(228,7323
s32 ixgbe_reset_phy_generic(260,7924
s32 ixgbe_read_phy_reg_mdi(323,9559
s32 ixgbe_read_phy_reg_generic(402,11764
s32 ixgbe_write_phy_reg_mdi(434,12591
s32 ixgbe_write_phy_reg_generic(508,14730
s32 ixgbe_setup_phy_link_generic(538,15456
s32 ixgbe_setup_phy_link_speed_generic(639,18563
s32 ixgbe_get_copper_link_capabilities_generic(676,19612
s32 ixgbe_check_phy_link_tnx(711,20530
s32 ixgbe_setup_phy_link_tnx(759,21817
s32 ixgbe_get_phy_firmware_version_tnx(856,24839
s32 ixgbe_get_phy_firmware_version_generic(875,25327
s32 ixgbe_reset_phy_nl(893,25731
s32 ixgbe_identify_module_generic(1011,28649
s32 ixgbe_identify_sfp_module_generic(1038,29252
s32 ixgbe_get_sfp_init_sequence_offsets(1353,38662
s32 ixgbe_read_i2c_eeprom_generic(1457,41679
STATIC s32 ixgbe_read_i2c_sff8472_generic(1475,42199
s32 ixgbe_write_i2c_eeprom_generic(1491,42702
s32 ixgbe_read_i2c_byte_generic(1510,43237
s32 ixgbe_write_i2c_byte_generic(1602,45304
STATIC void ixgbe_i2c_start(1673,46840
STATIC void ixgbe_i2c_stop(1704,47577
STATIC s32 ixgbe_clock_in_i2c_byte(1730,48229
STATIC s32 ixgbe_clock_out_i2c_byte(1752,48667
STATIC s32 ixgbe_get_i2c_ack(1784,49320
STATIC s32 ixgbe_clock_in_i2c_bit(1832,50323
STATIC s32 ixgbe_clock_out_i2c_bit(1861,51007
STATIC void ixgbe_raise_i2c_clk(1896,51875
STATIC void ixgbe_lower_i2c_clk(1925,52548
STATIC s32 ixgbe_set_i2c_data(1947,53031
STATIC bool ixgbe_get_i2c_data(1983,53927
void ixgbe_i2c_bus_clear(2004,54290
s32 ixgbe_tn_check_overtemp(2039,55017

lib/librte_pmd_ixgbe/ixgbe/ixgbe_common.c,4565
s32 ixgbe_init_ops_generic(69,3119
bool ixgbe_device_supports_autoneg_fc(159,6381
STATIC s32 ixgbe_setup_fc(207,7485
s32 ixgbe_start_hw_generic(367,12762
s32 ixgbe_start_hw_gen2(413,13785
s32 ixgbe_init_hw_generic(452,15004
s32 ixgbe_clear_hw_cntrs_generic(476,15520
s32 ixgbe_read_pba_string_generic(591,19061
s32 ixgbe_read_pba_num_generic(701,21821
s32 ixgbe_read_pba_raw(740,22804
s32 ixgbe_write_pba_raw(809,24494
s32 ixgbe_get_pba_block_size(868,25992
s32 ixgbe_get_mac_addr_generic(926,27486
void ixgbe_set_pci_config_data_generic(953,28152
s32 ixgbe_get_bus_info_generic(1002,29383
void ixgbe_set_lan_id_multi_port_pcie(1023,29956
s32 ixgbe_stop_adapter_generic(1049,30762
s32 ixgbe_led_on_generic(1099,32132
s32 ixgbe_led_off_generic(1119,32668
s32 ixgbe_init_eeprom_params_generic(1141,33292
s32 ixgbe_write_eeprom_buffer_bit_bang_generic(1196,34826
STATIC s32 ixgbe_write_eeprom_buffer_bit_bang(1253,36465
s32 ixgbe_write_eeprom_generic(1335,38568
s32 ixgbe_read_eeprom_buffer_bit_bang_generic(1363,39222
STATIC s32 ixgbe_read_eeprom_buffer_bit_bang(1412,40476
s32 ixgbe_read_eeprom_bit_bang_generic(1469,41956
s32 ixgbe_read_eerd_buffer_generic(1498,42635
STATIC s32 ixgbe_detect_eeprom_page_size_generic(1549,43978
s32 ixgbe_read_eerd_generic(1592,45159
s32 ixgbe_write_eewr_buffer_generic(1606,45605
s32 ixgbe_write_eewr_generic(1661,46929
s32 ixgbe_poll_eerd_eewr_done(1674,47340
STATIC s32 ixgbe_acquire_eeprom(1709,48160
STATIC s32 ixgbe_get_eeprom_semaphore(1763,49447
STATIC void ixgbe_release_eeprom_semaphore(1854,51776
STATIC s32 ixgbe_ready_eeprom(1872,52228
STATIC void ixgbe_standby_eeprom(1913,53318
STATIC void ixgbe_shift_out_eeprom_bits(1938,53895
STATIC u16 ixgbe_shift_in_eeprom_bits(1993,55219
STATIC void ixgbe_raise_eeprom_clk(2033,56174
STATIC void ixgbe_lower_eeprom_clk(2052,56620
STATIC void ixgbe_release_eeprom(2070,57036
u16 ixgbe_calc_eeprom_checksum_generic(2100,57739
s32 ixgbe_validate_eeprom_checksum_generic(2150,58998
s32 ixgbe_update_eeprom_checksum_generic(2192,60024
s32 ixgbe_validate_mac_addr(2223,60789
s32 ixgbe_set_rar_generic(2256,61850
s32 ixgbe_clear_rar_generic(2307,63332
s32 ixgbe_init_rx_addrs_generic(2346,64539
void ixgbe_add_uc_addr(2413,66510
s32 ixgbe_update_uc_addr_list_generic(2453,67864
STATIC s32 ixgbe_mta_vector(2521,70113
void ixgbe_set_mta(2558,71145
s32 ixgbe_update_mc_addr_list_generic(2596,72426
s32 ixgbe_enable_mc_generic(2643,73660
s32 ixgbe_disable_mc_generic(2662,74137
s32 ixgbe_fc_enable_generic(2680,74557
STATIC s32 ixgbe_negotiate_fc(2820,78929
STATIC s32 ixgbe_fc_autoneg_fiber(2867,80590
STATIC s32 ixgbe_fc_autoneg_backplane(2905,81677
STATIC s32 ixgbe_fc_autoneg_copper(2951,82955
void ixgbe_fc_autoneg(2976,83779
STATIC u32 ixgbe_pcie_timeout_poll(3043,85476
s32 ixgbe_disable_pcie_master(3089,86813
s32 ixgbe_acquire_swfw_sync(3153,88826
void ixgbe_release_swfw_sync(3200,90029
s32 ixgbe_disable_sec_rx_path_generic(3223,90554
#define IXGBE_MAX_SECRX_POLL 3225,90615
s32 prot_autoc_read_generic(3260,91528
s32 prot_autoc_write_generic(3276,92032
s32 ixgbe_enable_sec_rx_path_generic(3290,92370
s32 ixgbe_enable_rx_dma_generic(3311,92865
s32 ixgbe_blink_led_start_generic(3328,93231
s32 ixgbe_blink_led_stop_generic(3375,94341
STATIC s32 ixgbe_get_san_mac_addr_offset(3414,95458
s32 ixgbe_get_san_mac_addr_generic(3446,96388
s32 ixgbe_set_san_mac_addr_generic(3499,97972
u16 ixgbe_get_pcie_msix_count_generic(3535,99101
s32 ixgbe_insert_mac_addr_generic(3579,100234
s32 ixgbe_clear_vmdq_generic(3645,102333
s32 ixgbe_set_vmdq_generic(3698,103722
s32 ixgbe_set_vmdq_san_mac_generic(3734,104796
s32 ixgbe_init_uta_tables_generic(3755,105330
s32 ixgbe_find_vlvf_slot(3776,105792
s32 ixgbe_set_vfta_generic(3825,107043
s32 ixgbe_set_vlvf_generic(3894,108761
s32 ixgbe_clear_vfta_generic(3997,111620
s32 ixgbe_check_mac_link_generic(4024,112405
s32 ixgbe_get_wwn_prefix_generic(4085,114023
s32 ixgbe_get_fcoe_boot_status_generic(4140,115671
void ixgbe_set_mac_anti_spoofing(4189,116932
void ixgbe_set_vlan_anti_spoofing(4231,118105
s32 ixgbe_get_device_caps_generic(4256,118883
void ixgbe_enable_relaxed_ordering_gen2(4270,119205
u8 ixgbe_calculate_checksum(4300,120083
s32 ixgbe_host_interface_command(4326,120706
s32 ixgbe_set_fw_drv_ver_generic(4427,123595
void ixgbe_set_rxpba_generic(4483,125072
void ixgbe_clear_tx_pending(4543,126929
void ixgbe_dcb_get_rtrup2tc_generic(4584,128145
void ixgbe_disable_rx_generic(4595,128412
void ixgbe_enable_rx_generic(4617,128974

lib/librte_pmd_ixgbe/ixgbe/ixgbe_api.h,30
#define _IXGBE_API_H_35,1699

lib/librte_pmd_e1000/e1000_logs.h,327
#define _E1000_LOGS_H_35,1717
#define PMD_INIT_LOG(38,1776
#define PMD_INIT_LOG(41,1885
#define PMD_RX_LOG(45,1984
#define PMD_RX_LOG(48,2091
#define PMD_TX_LOG(52,2188
#define PMD_TX_LOG(55,2295
#define PMD_TX_FREE_LOG(59,2397
#define PMD_TX_FREE_LOG(62,2509
#define PMD_DRV_LOG(66,2615
#define PMD_DRV_LOG(69,2723

lib/librte_pmd_e1000/em_rxtx.c,3646
#define	E1000_TXD_VLAN_SHIFT	78,2643
#define E1000_RXDCTL_GRAN	80,2676
rte_rxmbuf_alloc(83,2771
#define RTE_MBUF_DATA_DMA_ADDR(92,2933
#define RTE_MBUF_DATA_DMA_ADDR_DEFAULT(96,3090
struct em_rx_entry 102,3275
	struct rte_mbuf *mbuf;mbuf103,3296
struct em_tx_entry 109,3451
	struct rte_mbuf *mbuf;mbuf110,3472
	uint16_t next_id;111,3542
	uint16_t last_id;112,3603
struct em_rx_queue 118,3722
	struct rte_mempool  *mb_pool;mb_pool119,3743
	volatile struct e1000_rx_desc *rx_ring;rx_ring120,3815
	uint64_t            rx_ring_phys_addr;121,3889
	volatile uint32_t   *rdt_reg_addr;rdt_reg_addr122,3958
	volatile uint32_t   *rdh_reg_addr;rdh_reg_addr123,4024
	struct em_rx_entry *sw_ring;sw_ring124,4090
	struct rte_mbuf *pkt_first_seg;pkt_first_seg125,4159
	struct rte_mbuf *pkt_last_seg;pkt_last_seg126,4233
	uint16_t            nb_rx_desc;127,4306
	uint16_t            rx_tail;128,4373
	uint16_t            nb_rx_hold;129,4445
	uint16_t            rx_free_thresh;130,4515
	uint16_t            queue_id;131,4586
	uint8_t             port_id;132,4643
	uint8_t             pthresh;133,4708
	uint8_t             hthresh;134,4778
	uint8_t             wthresh;135,4844
	uint8_t             crc_len;136,4916
	EM_CTX_0 143,5035
	EM_CTX_NUM 144,5066
struct em_ctx_info 150,5163
	uint16_t flags;151,5184
	uint32_t cmp_mask;152,5258
	union rte_vlan_macip hdrlen;153,5310
struct em_tx_queue 159,5430
	volatile struct e1000_data_desc *tx_ring;tx_ring160,5451
	uint64_t               tx_ring_phys_addr;161,5518
	struct em_tx_entry    *sw_ring;sw_ring162,5590
	volatile uint32_t      *tdt_reg_addr;tdt_reg_addr163,5659
	uint16_t               nb_tx_desc;164,5731
	uint16_t               tx_tail;165,5804
	uint16_t               tx_free_thresh;166,5877
	uint16_t               tx_rs_thresh;168,6014
	uint16_t               nb_tx_used;170,6112
	uint16_t	       last_desc_cleaned;172,6206
	uint16_t               nb_tx_free;174,6304
	uint16_t               queue_id;175,6340
	uint8_t                port_id;176,6398
	uint8_t                pthresh;177,6464
	uint8_t                hthresh;178,6535
	uint8_t                wthresh;179,6602
	struct em_ctx_info ctx_cache;180,6675
#define RTE_PMD_USE_PREFETCH185,6750
#define rte_em_prefetch(189,6815
#define rte_em_prefetch(191,6865
#define rte_packet_prefetch(195,6946
#define rte_packet_prefetch(197,7000
#define DEFAULT_TX_FREE_THRESH 201,7085
#define DEFAULT_TX_RS_THRESH 205,7186
em_set_xmit_ctx(219,7484
what_ctx_update(287,9272
em_xmit_cleanup(302,9673
tx_desc_cksum_flags_to_upper(360,11586
eth_em_xmit_pkts(372,11942
rx_desc_status_to_pkt_flags(625,18571
rx_desc_error_to_pkt_flags(637,18804
eth_em_recv_pkts(649,19054
eth_em_recv_scattered_pkts(823,24352
#define EM_ALIGN 1074,31886
#define EM_MIN_RING_DESC 1083,32147
#define EM_MAX_RING_DESC 1084,32175
#define	EM_MAX_BUF_SIZE 1086,32206
#define EM_RCTL_FLXBUF_STEP 1087,32240
ring_dma_zone_reserve(1090,32308
em_tx_queue_release_mbufs(1112,32910
em_tx_queue_release(1127,33196
eth_em_tx_queue_release(1137,33351
em_reset_tx_queue(1144,33483
eth_em_tx_queue_setup(1178,34228
em_rx_queue_release_mbufs(1299,38049
em_rx_queue_release(1314,38335
eth_em_rx_queue_release(1324,38490
em_reset_rx_queue(1331,38625
eth_em_rx_queue_setup(1340,38773
eth_em_rx_queue_count(1428,41339
#define EM_RXQ_SCAN_INTERVAL 1430,41410
eth_em_rx_descriptor_done(1456,42013
em_dev_clear_queues(1473,42392
em_rctl_bsize(1501,42987
		uint32_t bufsz;1514,43475
		uint32_t rctl;1515,43493
em_alloc_rx_queue_mbufs(1566,45079
eth_em_rx_init(1605,45992
eth_em_tx_init(1791,51263

lib/librte_pmd_e1000/igb_rxtx.c,4216
#define IGB_RSS_OFFLOAD_ALL 76,2592
rte_rxmbuf_alloc(88,2858
#define RTE_MBUF_DATA_DMA_ADDR(97,3020
#define RTE_MBUF_DATA_DMA_ADDR_DEFAULT(102,3175
struct igb_rx_entry 108,3360
	struct rte_mbuf *mbuf;mbuf109,3382
struct igb_tx_entry 115,3537
	struct rte_mbuf *mbuf;mbuf116,3559
	uint16_t next_id;117,3629
	uint16_t last_id;118,3690
struct igb_rx_queue 124,3809
	struct rte_mempool  *mb_pool;mb_pool125,3831
	volatile union e1000_adv_rx_desc *rx_ring;rx_ring126,3903
	uint64_t            rx_ring_phys_addr;127,3980
	volatile uint32_t   *rdt_reg_addr;rdt_reg_addr128,4049
	volatile uint32_t   *rdh_reg_addr;rdh_reg_addr129,4115
	struct igb_rx_entry *sw_ring;sw_ring130,4181
	struct rte_mbuf *pkt_first_seg;pkt_first_seg131,4251
	struct rte_mbuf *pkt_last_seg;pkt_last_seg132,4325
	uint16_t            nb_rx_desc;133,4398
	uint16_t            rx_tail;134,4465
	uint16_t            nb_rx_hold;135,4537
	uint16_t            rx_free_thresh;136,4607
	uint16_t            queue_id;137,4678
	uint16_t            reg_idx;138,4735
	uint8_t             port_id;139,4801
	uint8_t             pthresh;140,4866
	uint8_t             hthresh;141,4936
	uint8_t             wthresh;142,5002
	uint8_t             crc_len;143,5074
	uint8_t             drop_en;144,5147
enum igb_advctx_num 150,5255
	IGB_CTX_0 151,5277
	IGB_CTX_1 152,5312
	IGB_CTX_NUM 153,5347
struct igb_advctx_info 159,5445
	uint16_t flags;160,5470
	uint32_t cmp_mask;161,5540
	union rte_vlan_macip vlan_macip_lens;162,5608
struct igb_tx_queue 168,5734
	volatile union e1000_adv_tx_desc *tx_ring;tx_ring169,5756
	uint64_t               tx_ring_phys_addr;170,5824
	struct igb_tx_entry    *sw_ring;sw_ring171,5896
	volatile uint32_t      *tdt_reg_addr;tdt_reg_addr172,5966
	uint32_t               txd_type;173,6038
	uint16_t               nb_tx_desc;174,6110
	uint16_t               tx_tail;175,6183
	uint16_t               tx_head;176,6255
	uint16_t               queue_id;178,6332
	uint16_t               reg_idx;179,6390
	uint8_t                port_id;180,6457
	uint8_t                pthresh;181,6523
	uint8_t                hthresh;182,6594
	uint8_t                wthresh;183,6661
	uint32_t               ctx_curr;184,6734
	uint32_t               ctx_start;186,6811
	struct igb_advctx_info ctx_cache[ctx_cache188,6898
#define RTE_PMD_USE_PREFETCH193,6990
#define rte_igb_prefetch(197,7055
#define rte_igb_prefetch(199,7106
#define rte_packet_prefetch(203,7188
#define rte_packet_prefetch(205,7242
#define E1000_VMOLR_SIZE	211,7344
igbe_set_xmit_ctx(226,7763
what_advctx_update(293,9844
tx_desc_cksum_flags_to_olinfo(316,10556
tx_desc_vlan_flags_to_cmdtype(328,10923
eth_igb_xmit_pkts(335,11098
rx_desc_hlen_type_rss_to_pkt_flags(572,17853
rx_desc_status_to_pkt_flags(601,18659
rx_desc_error_to_pkt_flags(617,19030
eth_igb_recv_pkts(633,19418
eth_igb_recv_scattered_pkts(811,25062
#define IGB_ALIGN 1073,33100
#define IGB_MIN_RING_DESC 1082,33366
#define IGB_MAX_RING_DESC 1083,33395
ring_dma_zone_reserve(1086,33461
igb_tx_queue_release_mbufs(1109,34083
igb_tx_queue_release(1124,34370
eth_igb_tx_queue_release(1134,34528
igb_reset_tx_queue_stat(1140,34609
igb_reset_tx_queue(1150,34818
eth_igb_tx_queue_setup(1185,35746
igb_rx_queue_release_mbufs(1287,38904
igb_rx_queue_release(1302,39191
eth_igb_rx_queue_release(1312,39349
igb_reset_rx_queue(1318,39430
eth_igb_rx_queue_setup(1335,39765
eth_igb_rx_queue_count(1424,42653
#define IGB_RXQ_SCAN_INTERVAL 1426,42725
eth_igb_rx_descriptor_done(1452,43346
igb_dev_clear_queues(1469,43745
static uint8_t rss_intel_key[rss_intel_key1514,45158
igb_rss_disable(1523,45456
igb_hw_rss_hash_set(1535,45722
eth_igb_rss_hash_update(1580,47065
int eth_igb_rss_hash_conf_get(1609,47882
igb_rss_configure(1662,49460
		union e1000_reta 1674,49760
			uint32_t dword;1675,49781
			uint8_t  bytes[bytes1676,49800
igb_is_vmdq_supported(1706,50569
igb_vmdq_rx_hw_configure(1737,51172
igb_alloc_rx_queue_mbufs(1820,53652
#define E1000_MRQC_DEF_Q_SHIFT 1847,54297
igb_dev_mq_rx_configure(1849,54357
eth_igb_rx_init(1888,55278
eth_igb_tx_init(2127,62403
eth_igbvf_rx_init(2181,64098
eth_igbvf_tx_init(2309,67675

lib/librte_pmd_e1000/em_ethdev.c,1855
#define EM_EIAC	60,2230
#define PMD_ROUNDUP(62,2257
#define EM_FC_PAUSE_TIME 120,4865
#define EM_LINK_UPDATE_CHECK_TIMEOUT 121,4897
#define EM_LINK_UPDATE_CHECK_INTERVAL 122,4948
static enum e1000_fc_mode em_fc_setting 124,5000
static struct rte_pci_id pci_id_em_map[pci_id_em_map129,5112
#define RTE_PCI_DEV_ID_DECL_EM(131,5158
static struct eth_dev_ops eth_em_ops 137,5281
rte_em_dev_atomic_read_link_status(180,6892
rte_em_dev_atomic_write_link_status(206,7514
eth_em_dev_init(220,7823
static struct eth_driver rte_em_pmd 285,9878
rte_em_pmd_init(296,10142
em_hw_init(303,10288
eth_em_configure(388,12286
em_set_pba(402,12547
eth_em_start(450,13717
eth_em_stop(590,17656
eth_em_close(611,18161
em_get_rx_buffer_size(622,18391
em_hardware_init(636,18742
eth_em_stats_get(700,20714
eth_em_stats_reset(826,25497
em_get_max_pktlen(839,25794
eth_em_infos_get(862,26272
eth_em_link_update(893,27447
em_hw_control_acquire(962,29229
em_hw_control_release(985,29887
em_init_manageability(1006,30457
em_release_manageability(1029,31080
eth_em_promiscuous_enable(1045,31397
eth_em_promiscuous_disable(1057,31680
eth_em_allmulticast_enable(1073,32062
eth_em_allmulticast_disable(1085,32327
eth_em_vlan_filter_set(1099,32679
em_vlan_hw_filter_disable(1126,33398
em_vlan_hw_filter_enable(1140,33714
em_vlan_hw_strip_disable(1161,34299
em_vlan_hw_strip_enable(1175,34585
eth_em_vlan_offload_set(1188,34867
em_intr_disable(1206,35264
eth_em_interrupt_setup(1222,35552
eth_em_interrupt_get_status(1244,36030
eth_em_interrupt_action(1272,36639
eth_em_interrupt_handler(1343,38437
eth_em_led_on(1354,38727
eth_em_led_off(1363,38920
eth_em_flow_ctrl_get(1372,39115
eth_em_flow_ctrl_set(1414,40056
eth_em_rar_set(1474,41796
eth_em_rar_clear(1483,42050
eth_em_mtu_set(1494,42294
struct rte_driver em_pmd_drv 1532,43392

lib/librte_pmd_e1000/igb_pf.c,476
dev_num_vf(58,2189
int igb_vf_perm_addr_gen(64,2283
igb_mb_intr_setup(82,2724
void igb_pf_host_init(92,2901
#define E1000_RAH_POOLSEL_SHIFT 130,3941
int igb_pf_host_configure(131,3981
set_rx_mode(197,5988
igb_vf_reset_event(239,7200
igb_vf_reset_msg(261,7800
igb_vf_reset(279,8243
igb_vf_set_mac_addr(305,9079
igb_vf_set_multicast(322,9629
igb_vf_set_vlan(365,10880
igb_rcv_msg_from_vf(398,11757
igb_rcv_ack_from_vf(454,13184
void igb_pf_mbx_process(463,13396

lib/librte_pmd_e1000/igb_ethdev.c,3645
#define UPDATE_VF_STAT(172,7608
#define IGB_FC_PAUSE_TIME 180,7851
#define IGB_LINK_UPDATE_CHECK_TIMEOUT 181,7884
#define IGB_LINK_UPDATE_CHECK_INTERVAL 182,7936
#define IGBVF_PMD_NAME 184,7989
static enum e1000_fc_mode igb_fc_setting 186,8048
static struct rte_pci_id pci_id_igb_map[pci_id_igb_map191,8161
#define RTE_PCI_DEV_ID_DECL_IGB(193,8208
static struct rte_pci_id pci_id_igbvf_map[pci_id_igbvf_map202,8406
#define RTE_PCI_DEV_ID_DECL_IGBVF(204,8455
static struct eth_dev_ops eth_igb_ops 210,8581
static struct eth_dev_ops igbvf_eth_dev_ops 264,11084
rte_igb_dev_atomic_read_link_status(293,12063
rte_igb_dev_atomic_write_link_status(319,12686
igb_intr_enable(333,13004
igb_intr_disable(345,13291
igb_pf_reset_hw(352,13417
igb_identify_hardware(369,13769
igb_reset_swfw_lock(385,14202
eth_igb_dev_init(440,15691
eth_igbvf_dev_init(592,19780
static struct eth_driver rte_igb_pmd 661,21693
static struct eth_driver rte_igbvf_pmd 674,21991
rte_igb_pmd_init(685,22244
igb_vmdq_vlan_hw_filter_enable(692,22393
rte_igbvf_pmd_init(708,22869
eth_igb_configure(717,23058
eth_igb_start(732,23320
eth_igb_stop(904,28870
eth_igb_close(933,29606
igb_get_rx_buffer_size(959,30245
igb_hardware_init(984,31109
eth_igb_stats_get(1036,32808
eth_igb_stats_reset(1173,38274
eth_igbvf_stats_get(1186,38569
eth_igbvf_stats_reset(1245,40308
eth_igb_infos_get(1260,40690
eth_igb_link_update(1338,42591
igb_hw_control_acquire(1412,44408
igb_hw_control_release(1427,44821
igb_init_manageability(1443,45230
igb_release_manageability(1462,45772
eth_igb_promiscuous_enable(1475,46035
eth_igb_promiscuous_disable(1487,46319
eth_igb_allmulticast_enable(1503,46685
eth_igb_allmulticast_disable(1515,46951
eth_igb_vlan_filter_set(1529,47304
eth_igb_vlan_tpid_set(1556,48024
igb_vlan_hw_filter_disable(1567,48272
igb_vlan_hw_filter_enable(1581,48589
igb_vlan_hw_strip_disable(1602,49165
igb_vlan_hw_strip_enable(1615,49451
igb_vlan_hw_extend_disable(1628,49734
igb_vlan_hw_extend_enable(1647,50238
eth_igb_vlan_offload_set(1666,50744
eth_igb_lsc_interrupt_setup(1702,51509
eth_igb_interrupt_get_status(1724,51936
eth_igb_interrupt_action(1759,52654
eth_igb_interrupt_handler(1837,54677
eth_igb_led_on(1847,54909
eth_igb_led_off(1856,55103
eth_igb_flow_ctrl_get(1865,55299
eth_igb_flow_ctrl_set(1907,56241
#define E1000_RAH_POOLSEL_SHIFT 1966,57972
eth_igb_rar_set(1968,58026
eth_igb_rar_clear(1981,58444
igbvf_intr_disable(1995,58728
igbvf_stop_adapter(2006,58965
static int eth_igbvf_link_update(2040,59979
igbvf_dev_configure(2075,60863
igbvf_dev_start(2102,61502
igbvf_dev_stop(2129,62012
igbvf_dev_close(2145,62294
static int igbvf_set_vfta(2156,62499
static void igbvf_set_vfta_all(2171,62917
igbvf_vlan_filter_set(2195,63427
eth_igb_rss_reta_update(2226,64232
eth_igb_rss_reta_query(2265,65234
#define MAC_TYPE_FILTER_SUP(2297,66037
eth_igb_add_syn_filter(2316,66465
eth_igb_remove_syn_filter(2356,67391
eth_igb_get_syn_filter(2379,67894
eth_igb_add_ethertype_filter(2411,68766
eth_igb_remove_ethertype_filter(2454,69868
eth_igb_get_ethertype_filter(2481,70504
#define MAC_TYPE_FILTER_SUP_EXT(2502,71086
eth_igb_add_2tuple_filter(2521,71534
eth_igb_remove_2tuple_filter(2594,73791
eth_igb_get_2tuple_filter(2624,74543
eth_igb_add_flex_filter(2682,76427
eth_igb_remove_flex_filter(2741,78086
eth_igb_get_flex_filter(2780,79049
eth_igb_add_5tuple_filter(2837,80640
eth_igb_remove_5tuple_filter(2917,83215
eth_igb_get_5tuple_filter(2951,84110
eth_igb_mtu_set(3012,86174
static struct rte_driver pmd_igb_drv 3061,87495
static struct rte_driver pmd_igbvf_drv 3066,87586

lib/librte_pmd_e1000/e1000_ethdev.h,3342
#define _E1000_ETHDEV_H_35,1719
#define E1000_FLAG_NEED_LINK_UPDATE 38,1778
#define E1000_FLAG_MAILBOX 39,1833
#define E1000_ADVTXD_POPTS_TXSM 45,1987
#define E1000_ADVTXD_POPTS_IXSM 46,2068
#define E1000_ADVTXD_TUCMD_L4T_RSV 47,2149
#define E1000_RXD_STAT_TMST 48,2229
#define E1000_RXD_ERR_CKSUM_BIT 49,2312
#define E1000_RXD_ERR_CKSUM_MSK 50,2351
#define E1000_ADVTXD_MACLEN_SHIFT 51,2389
#define E1000_CTRL_EXT_EXTEND_VLAN 52,2463
#define IGB_VFTA_SIZE 53,2530
#define IGB_MAX_RX_QUEUE_NUM 55,2557
#define IGB_MAX_RX_QUEUE_NUM_82576 56,2598
#define E1000_SYN_FILTER_ENABLE 58,2641
#define E1000_SYN_FILTER_QUEUE 59,2721
#define E1000_SYN_FILTER_QUEUE_SHIFT 60,2800
#define E1000_RFCTL_SYNQFP 61,2879
#define E1000_ETQF_ETHERTYPE 63,2961
#define E1000_ETQF_QUEUE 64,3011
#define E1000_ETQF_QUEUE_SHIFT 65,3061
#define E1000_MAX_ETQF_FILTERS 66,3103
#define E1000_IMIR_DSTPORT 68,3145
#define E1000_IMIR_PRIORITY 69,3195
#define E1000_IMIR_EXT_SIZE_BP 70,3245
#define E1000_IMIR_EXT_CTRL_UGR 71,3295
#define E1000_IMIR_EXT_CTRL_ACK 72,3345
#define E1000_IMIR_EXT_CTRL_PSH 73,3395
#define E1000_IMIR_EXT_CTRL_RST 74,3445
#define E1000_IMIR_EXT_CTRL_SYN 75,3495
#define E1000_IMIR_EXT_CTRL_FIN 76,3545
#define E1000_IMIR_EXT_CTRL_BP 77,3595
#define E1000_MAX_TTQF_FILTERS 78,3645
#define E1000_2TUPLE_MAX_PRI 79,3686
#define E1000_MAX_FLEXIBLE_FILTERS 81,3728
#define E1000_MAX_FHFT 82,3771
#define E1000_MAX_FHFT_EXT 83,3814
#define E1000_MAX_FLEX_FILTER_PRI 84,3857
#define E1000_MAX_FLEX_FILTER_LEN 85,3900
#define E1000_FHFT_QUEUEING_LEN 86,3945
#define E1000_FHFT_QUEUEING_QUEUE 87,3997
#define E1000_FHFT_QUEUEING_PRIO 88,4049
#define E1000_FHFT_QUEUEING_OFFSET 89,4101
#define E1000_FHFT_QUEUEING_QUEUE_SHIFT 90,4147
#define E1000_FHFT_QUEUEING_PRIO_SHIFT 91,4190
#define E1000_WUFC_FLEX_HQ 92,4234
#define E1000_SPQF_SRCPORT 94,4287
#define E1000_MAX_FTQF_FILTERS 96,4340
#define E1000_FTQF_PROTOCOL_MASK 97,4383
#define E1000_FTQF_5TUPLE_MASK_SHIFT 98,4435
#define E1000_FTQF_PROTOCOL_COMP_MASK 99,4479
#define E1000_FTQF_SOURCE_ADDR_MASK 100,4531
#define E1000_FTQF_DEST_ADDR_MASK 101,4583
#define E1000_FTQF_SOURCE_PORT_MASK 102,4635
#define E1000_FTQF_VF_MASK_EN 103,4687
#define E1000_FTQF_QUEUE_MASK 104,4739
#define E1000_FTQF_QUEUE_SHIFT 105,4791
#define E1000_FTQF_QUEUE_ENABLE 106,4835
struct e1000_interrupt 109,4932
	uint32_t flags;110,4957
	uint32_t mask;111,4974
struct e1000_vfta 115,5016
	uint32_t vfta[vfta116,5036
#define E1000_MAX_VF_MC_ENTRIES 122,5116
struct e1000_vf_info 123,5159
	uint8_t vf_mac_addresses[vf_mac_addresses124,5182
	uint16_t vf_mc_hashes[vf_mc_hashes125,5225
	uint16_t num_vf_mc_hashes;126,5274
	uint16_t default_vf_vlan_id;127,5302
	uint16_t vlans_enabled;128,5332
	uint16_t pf_qos;129,5357
	uint16_t vlan_count;130,5375
	uint16_t tx_rate;131,5397
struct e1000_adapter 137,5504
	struct e1000_hw         hw;138,5527
	struct e1000_hw_stats   stats;139,5556
	struct e1000_interrupt  intr;140,5588
	struct e1000_vfta       shadow_vfta;141,5619
	struct e1000_vf_info    *vfdata;vfdata142,5657
#define E1000_DEV_PRIVATE_TO_HW(145,5695
#define E1000_DEV_PRIVATE_TO_STATS(148,5781
#define E1000_DEV_PRIVATE_TO_INTR(151,5873
#define E1000_DEV_PRIVATE_TO_VFTA(154,5963
#define E1000_DEV_PRIVATE_TO_P_VFDATA(157,6060

lib/librte_pmd_e1000/e1000/e1000_osdep.h,2238
#define _E1000_OSDEP_H_36,1788
#define DELAY(49,2013
#define usec_delay(50,2046
#define usec_delay_irq(51,2077
#define msec_delay(52,2112
#define msec_delay_irq(53,2150
#define DEBUGFUNC(55,2193
#define DEBUGOUT(56,2238
#define DEBUGOUT1(57,2300
#define DEBUGOUT2(58,2352
#define DEBUGOUT3(59,2404
#define DEBUGOUT6(60,2456
#define DEBUGOUT7(61,2508
#define UNREFERENCED_PARAMETER(63,2561
#define UNREFERENCED_1PARAMETER(64,2596
#define UNREFERENCED_2PARAMETER(65,2632
#define UNREFERENCED_3PARAMETER(66,2672
#define UNREFERENCED_4PARAMETER(67,2716
#define FALSE	69,2765
#define TRUE	70,2783
#define	CMD_MEM_WRT_INVALIDATE	72,2801
#define E1000_MUTEX 75,2889
#define E1000_MUTEX_INIT(76,2939
#define E1000_MUTEX_LOCK(77,2994
#define E1000_MUTEX_UNLOCK(78,3049
typedef uint64_t	u64;80,3105
typedef uint32_t	u32;81,3127
typedef uint16_t	u16;82,3149
typedef uint8_t		u8;83,3171
typedef int64_t		s64;84,3192
typedef int32_t		s32;85,3214
typedef int16_t		s16;86,3236
typedef int8_t		s8;87,3258
typedef int		bool;88,3278
#define __le16	90,3298
#define __le32	91,3318
#define __le64	92,3338
#define E1000_WRITE_FLUSH(94,3359
#define E1000_PCI_REG(96,3421
#define E1000_PCI_REG_WRITE(98,3481
#define E1000_PCI_REG_ADDR(102,3576
#define E1000_PCI_REG_ARRAY_ADDR(105,3671
static inline uint32_t e1000_read_addr(108,3773
#define E1000_MRQC_ENABLE_MASK 114,3891
#define E1000_MRQC_RSS_FIELD_IPV6_EX	115,3950
#define E1000_ALL_FULL_DUPLEX 116,3999
#define M88E1543_E_PHY_ID 119,4106
#define NAHUM6LP_HW 120,4146
#define ULP_SUPPORT121,4167
#define E1000_RCTL_DTYP_MASK	123,4188
#define E1000_MRQC_RSS_FIELD_IPV6_EX 124,4255
#define E1000_READ_REG(128,4349
#define E1000_WRITE_REG(131,4434
#define E1000_READ_REG_ARRAY(134,4540
#define E1000_WRITE_REG_ARRAY(137,4651
#define E1000_READ_REG_ARRAY_DWORD 140,4785
#define E1000_WRITE_REG_ARRAY_DWORD 141,4841
#define	E1000_ACCESS_PANIC(143,4900
#define E1000_WRITE_REG_IO(154,5271
#define E1000_READ_FLASH_REG(161,5378
#define E1000_READ_FLASH_REG16(164,5478
#define E1000_WRITE_FLASH_REG(167,5583
#define E1000_WRITE_FLASH_REG16(170,5692
#define STATIC 173,5804
#define ETH_ADDR_LEN 176,5848
#define false 179,5896
#define true 180,5940

lib/librte_pmd_e1000/e1000/e1000_82571.c,1936
STATIC s32 e1000_init_phy_params_82571(93,4493
STATIC s32 e1000_init_nvm_params_82571(204,7992
STATIC s32 e1000_init_mac_params_82571(285,10043
void e1000_init_function_pointers_82571(447,15041
STATIC s32 e1000_get_phy_id_82571(463,15548
STATIC s32 e1000_get_hw_semaphore_82571(513,16660
STATIC void e1000_put_hw_semaphore_82571(574,18170
STATIC s32 e1000_get_hw_semaphore_82573(594,18585
STATIC void e1000_put_hw_semaphore_82573(631,19444
STATIC s32 e1000_get_hw_semaphore_82574(649,19906
STATIC void e1000_put_hw_semaphore_82574(669,20394
STATIC s32 e1000_set_d0_lplu_state_82574(689,21060
STATIC s32 e1000_set_d3_lplu_state_82574(715,21858
STATIC s32 e1000_acquire_nvm_82571(742,22745
STATIC void e1000_release_nvm_82571(772,23318
STATIC s32 e1000_write_nvm_82571(792,23965
STATIC s32 e1000_update_nvm_checksum_82571(825,24730
STATIC s32 e1000_validate_nvm_checksum_82571(886,26324
STATIC s32 e1000_write_nvm_eewr_82571(910,27146
STATIC s32 e1000_get_cfg_done_82571(953,28239
STATIC s32 e1000_set_d0_lplu_state_82571(985,29183
STATIC s32 e1000_reset_hw_82571(1064,31248
STATIC s32 e1000_init_hw_82571(1189,34409
STATIC void e1000_initialize_hw_bits_82571(1269,36831
STATIC void e1000_clear_vfta_82571(1403,40133
STATIC bool e1000_check_mng_mode_82574(1452,41543
STATIC s32 e1000_led_on_82574(1468,41871
bool e1000_check_phy_82574(1496,42567
STATIC s32 e1000_setup_link_82571(1535,43748
STATIC s32 e1000_setup_copper_link_82571(1565,44531
STATIC s32 e1000_setup_fiber_serdes_link_82571(1603,45390
STATIC s32 e1000_check_for_serdes_link_82571(1645,46712
STATIC s32 e1000_valid_led_default_82571(1806,51342
bool e1000_get_laa_state_82571(1841,52116
void e1000_set_laa_state_82571(1858,52553
STATIC s32 e1000_fix_nvm_checksum_82571(1890,53633
STATIC s32 e1000_read_mac_addr_82571(1939,54785
STATIC void e1000_power_down_phy_copper_82571(1965,55475
STATIC void e1000_clear_hw_cntrs_82571(1986,56045

lib/librte_pmd_e1000/e1000/e1000_82541.h,1823
#define _E1000_82541_H_35,1701
#define NVM_WORD_SIZE_BASE_SHIFT_82541 37,1726
#define IGP01E1000_PHY_CHANNEL_NUM	39,1797
#define IGP01E1000_PHY_AGC_A	41,1836
#define IGP01E1000_PHY_AGC_B	42,1874
#define IGP01E1000_PHY_AGC_C	43,1912
#define IGP01E1000_PHY_AGC_D	44,1950
#define IGP01E1000_PHY_AGC_PARAM_A	46,1989
#define IGP01E1000_PHY_AGC_PARAM_B	47,2032
#define IGP01E1000_PHY_AGC_PARAM_C	48,2075
#define IGP01E1000_PHY_AGC_PARAM_D	49,2118
#define IGP01E1000_PHY_EDAC_MU_INDEX	51,2162
#define IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS	52,2207
#define IGP01E1000_PHY_DSP_RESET	54,2259
#define IGP01E1000_PHY_DSP_FFE	56,2301
#define IGP01E1000_PHY_DSP_FFE_CM_CP	57,2341
#define IGP01E1000_PHY_DSP_FFE_DEFAULT	58,2386
#define IGP01E1000_IEEE_FORCE_GIG	60,2434
#define IGP01E1000_IEEE_RESTART_AUTONEG	61,2476
#define IGP01E1000_AGC_LENGTH_SHIFT	63,2525
#define IGP01E1000_AGC_RANGE	64,2564
#define FFE_IDLE_ERR_COUNT_TIMEOUT_20	66,2599
#define FFE_IDLE_ERR_COUNT_TIMEOUT_100	67,2641
#define IGP01E1000_ANALOG_FUSE_STATUS	69,2686
#define IGP01E1000_ANALOG_SPARE_FUSE_STATUS	70,2732
#define IGP01E1000_ANALOG_FUSE_CONTROL	71,2783
#define IGP01E1000_ANALOG_FUSE_BYPASS	72,2830
#define IGP01E1000_ANALOG_SPARE_FUSE_ENABLED	74,2877
#define IGP01E1000_ANALOG_FUSE_FINE_MASK	75,2929
#define IGP01E1000_ANALOG_FUSE_COARSE_MASK	76,2977
#define IGP01E1000_ANALOG_FUSE_COARSE_THRESH	77,3027
#define IGP01E1000_ANALOG_FUSE_COARSE_10	78,3079
#define IGP01E1000_ANALOG_FUSE_FINE_1	79,3127
#define IGP01E1000_ANALOG_FUSE_FINE_10	80,3173
#define IGP01E1000_ANALOG_FUSE_POLY_MASK	81,3220
#define IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL 82,3268
#define IGP01E1000_MSE_CHANNEL_D	84,3325
#define IGP01E1000_MSE_CHANNEL_C	85,3366
#define IGP01E1000_MSE_CHANNEL_B	86,3407
#define IGP01E1000_MSE_CHANNEL_A	87,3448

lib/librte_pmd_e1000/e1000/e1000_mac.c,2449
void e1000_init_mac_ops_generic(47,2154
s32 e1000_null_ops_generic(86,3644
void e1000_null_mac_generic(97,3907
s32 e1000_null_link_info(108,4152
bool e1000_null_mng_mode(120,4467
void e1000_null_update_mc(131,4715
void e1000_null_write_vfta(143,5017
void e1000_null_rar_set(155,5319
s32 e1000_get_bus_info_pci_generic(171,5841
s32 e1000_get_bus_info_pcie_generic(226,7276
STATIC void e1000_set_lan_id_multi_port_pcie(272,8426
void e1000_set_lan_id_multi_port_pci(290,8972
void e1000_set_lan_id_single_port(312,9573
void e1000_clear_vfta_generic(326,9897
void e1000_write_vfta_generic(347,10473
void e1000_init_rx_addrs_generic(364,11005
s32 e1000_check_alt_mac_addr_generic(394,12067
STATIC void e1000_rar_set_generic(472,14348
u32 e1000_hash_mc_addr_generic(508,15486
void e1000_update_mc_addr_list_generic(579,17888
void e1000_pcix_mmrbc_workaround_generic(616,19045
void e1000_clear_hw_cntrs_base_generic(650,20136
s32 e1000_check_for_copper_link_generic(701,21799
s32 e1000_check_for_fiber_link_generic(766,23666
s32 e1000_check_for_serdes_link_generic(833,25985
s32 e1000_set_default_fc_generic(939,29451
s32 e1000_setup_link_generic(994,31137
s32 e1000_commit_fc_settings_generic(1050,32971
s32 e1000_poll_fiber_serdes_link_generic(1119,35436
s32 e1000_setup_fiber_serdes_link_generic(1168,36971
STATIC void e1000_config_collision_dist_generic(1219,38451
s32 e1000_set_fc_watermarks_generic(1242,39070
s32 e1000_force_mac_fc_generic(1281,40430
s32 e1000_config_fc_after_link_up_generic(1343,42415
s32 e1000_get_speed_and_duplex_copper_generic(1651,53800
s32 e1000_get_speed_and_duplex_fiber_serdes_generic(1690,54755
s32 e1000_get_hw_semaphore_generic(1708,55215
void e1000_put_hw_semaphore_generic(1759,56320
s32 e1000_get_auto_rd_done_generic(1778,56731
s32 e1000_valid_led_default_generic(1807,57439
s32 e1000_id_led_init_generic(1830,57908
s32 e1000_setup_led_generic(1898,59654
s32 e1000_cleanup_led_generic(1930,60611
s32 e1000_blink_led_generic(1944,60924
s32 e1000_led_on_generic(1991,62263
s32 e1000_led_off_generic(2020,62829
void e1000_set_pcie_no_snoop_generic(2050,63518
s32 e1000_disable_pcie_master_generic(2078,64252
void e1000_reset_adaptive_generic(2115,65118
void e1000_update_adaptive_generic(2143,65815
STATIC s32 e1000_validate_mdi_setting_generic(2184,66877
s32 e1000_validate_mdi_setting_crossover_generic(2204,67407
s32 e1000_write_8bit_ctrl_reg_generic(2223,68036

lib/librte_pmd_e1000/e1000/e1000_82540.c,691
STATIC s32 e1000_init_phy_params_82540(65,2961
STATIC s32 e1000_init_nvm_params_82540(116,4267
STATIC s32 e1000_init_mac_params_82540(157,5411
void e1000_init_function_pointers_82540(254,8275
STATIC s32 e1000_reset_hw_82540(269,8700
STATIC s32 e1000_init_hw_82540(327,10104
STATIC s32 e1000_setup_copper_link_82540(410,12676
STATIC s32 e1000_setup_fiber_serdes_link_82540(459,13887
STATIC s32 e1000_adjust_serdes_amplitude_82540(498,14830
STATIC s32 e1000_set_vco_speed_82540(528,15522
STATIC s32 e1000_set_phy_mode_82540(587,16985
STATIC void e1000_power_down_phy_copper_82540(630,17967
STATIC void e1000_clear_hw_cntrs_82540(645,18402
s32 e1000_read_mac_addr_82540(690,19894

lib/librte_pmd_e1000/e1000/e1000_api.h,163
#define _E1000_API_H_35,1699
#define CARRIER_EXTENSION 152,7170
#define TBI_ACCEPT(154,7204
#define E1000_MAX(165,7684
#define E1000_DIVIDE_ROUND_UP(166,7732

lib/librte_pmd_e1000/e1000/e1000_nvm.h,446
#define _E1000_NVM_H_35,1699
struct e1000_pba 37,1722
	u16 word[word38,1741
	u16 *pba_block;pba_block39,1755
struct e1000_fw_version 42,1776
	u32 etrack_id;43,1802
	u16 eep_major;44,1818
	u16 eep_minor;45,1834
	u16 eep_build;46,1850
	u8 invm_major;48,1867
	u8 invm_minor;49,1883
	u8 invm_img_type;50,1899
	bool or_valid;52,1919
	u16 or_major;53,1935
	u16 or_build;54,1950
	u16 or_patch;55,1965
#define E1000_STM_OPCODE	96,3897

lib/librte_pmd_e1000/e1000/e1000_80003es2lan.c,1943
STATIC const u16 e1000_gg82563_cable_length_table[e1000_gg82563_cable_length_table78,3895
#define GG82563_CABLE_LENGTH_TABLE_SIZE 80,4006
STATIC s32 e1000_init_phy_params_80003es2lan(88,4256
STATIC s32 e1000_init_nvm_params_80003es2lan(139,5916
STATIC s32 e1000_init_mac_params_80003es2lan(195,7410
void e1000_init_function_pointers_80003es2lan(279,10174
STATIC s32 e1000_acquire_phy_80003es2lan(294,10662
STATIC void e1000_release_phy_80003es2lan(310,11079
STATIC s32 e1000_acquire_mac_csr_80003es2lan(327,11509
STATIC void e1000_release_mac_csr_80003es2lan(344,11918
STATIC s32 e1000_acquire_nvm_80003es2lan(361,12290
STATIC void e1000_release_nvm_80003es2lan(385,12829
STATIC s32 e1000_acquire_swfw_sync_80003es2lan(401,13330
STATIC void e1000_release_swfw_sync_80003es2lan(448,14495
STATIC s32 e1000_read_phy_reg_gg82563_80003es2lan(472,15145
STATIC s32 e1000_write_phy_reg_gg82563_80003es2lan(543,16928
STATIC s32 e1000_write_nvm_80003es2lan(615,18739
STATIC s32 e1000_get_cfg_done_80003es2lan(630,19213
STATIC s32 e1000_phy_force_speed_duplex_80003es2lan(661,19950
STATIC s32 e1000_get_cable_length_80003es2lan(756,22420
STATIC s32 e1000_get_link_up_info_80003es2lan(792,23387
STATIC s32 e1000_reset_hw_80003es2lan(818,24025
STATIC s32 e1000_init_hw_80003es2lan(879,25723
STATIC void e1000_initialize_hw_bits_80003es2lan(982,29038
STATIC s32 e1000_copper_link_setup_gg82563_80003es2lan(1029,30360
STATIC s32 e1000_setup_copper_link_80003es2lan(1177,34395
STATIC s32 e1000_cfg_on_link_up_80003es2lan(1236,36015
STATIC s32 e1000_cfg_kmrn_10_100_80003es2lan(1267,36777
STATIC s32 e1000_cfg_kmrn_1000_80003es2lan(1318,38128
STATIC s32 e1000_read_kmrn_reg_80003es2lan(1369,39528
STATIC s32 e1000_write_kmrn_reg_80003es2lan(1406,40490
STATIC s32 e1000_read_mac_addr_80003es2lan(1434,41122
STATIC void e1000_power_down_phy_copper_80003es2lan(1458,41783
STATIC void e1000_clear_hw_cntrs_80003es2lan(1474,42252

lib/librte_pmd_e1000/e1000/e1000_82575.c,3806
STATIC const u16 e1000_82580_rxpbs_table[e1000_82580_rxpbs_table118,5975
#define E1000_82580_RXPBS_TABLE_SIZE 120,6067
STATIC bool e1000_sgmii_uses_mdio_82575(132,6457
STATIC s32 e1000_init_phy_params_82575(163,7088
s32 e1000_init_nvm_params_82575(324,12075
STATIC s32 e1000_init_mac_params_82575(409,14223
void e1000_init_function_pointers_82575(528,18368
STATIC s32 e1000_acquire_phy_82575(544,18860
STATIC void e1000_release_phy_82575(566,19413
STATIC s32 e1000_read_phy_reg_sgmii_82575(591,20125
STATIC s32 e1000_write_phy_reg_sgmii_82575(624,20900
STATIC s32 e1000_get_phy_id_82575(655,21566
STATIC s32 e1000_phy_hw_reset_sgmii_82575(757,24109
STATIC s32 e1000_set_d0_lplu_state_82575(805,25426
STATIC s32 e1000_set_d0_lplu_state_82580(891,27832
s32 e1000_set_d3_lplu_state_82580(939,29376
STATIC s32 e1000_acquire_nvm_82575(982,30847
STATIC void e1000_release_nvm_82575(1032,32143
STATIC s32 e1000_acquire_swfw_sync_82575(1049,32621
STATIC void e1000_release_swfw_sync_82575(1101,33876
STATIC s32 e1000_get_cfg_done_82575(1127,34699
STATIC s32 e1000_get_link_up_info_82575(1168,35946
STATIC s32 e1000_check_for_link_82575(1192,36576
STATIC s32 e1000_check_for_link_media_swap(1231,37693
STATIC void e1000_power_up_serdes_link_82575(1284,39002
STATIC s32 e1000_get_pcs_speed_and_duplex_82575(1318,39964
void e1000_shutdown_serdes_link_82575(1382,41539
STATIC s32 e1000_reset_hw_82575(1417,42364
s32 e1000_init_hw_82575(1481,44120
STATIC s32 e1000_setup_copper_link_82575(1538,45741
STATIC s32 e1000_setup_serdes_link_82575(1624,47770
STATIC s32 e1000_get_media_type_82575(1767,52197
STATIC s32 e1000_set_sfp_media_type_82575(1845,54366
STATIC s32 e1000_valid_led_default_82575(1915,56545
STATIC bool e1000_sgmii_active_82575(1950,57416
STATIC s32 e1000_reset_init_script_82575(1963,57803
STATIC s32 e1000_read_mac_addr_82575(1998,59151
STATIC void e1000_config_collision_dist_82575(2026,59764
STATIC void e1000_power_down_phy_copper_82575(2048,60393
STATIC void e1000_clear_hw_cntrs_82575(2068,60928
void e1000_rx_fifo_flush_82575(2136,63081
STATIC s32 e1000_set_pcie_completion_timeout(2211,65509
void e1000_vmdq_set_anti_spoofing_pf(2260,66833
void e1000_vmdq_set_loopback_pf(2298,67767
void e1000_vmdq_set_replication_pf(2335,68672
STATIC s32 e1000_read_phy_reg_82580(2356,69223
STATIC s32 e1000_write_phy_reg_82580(2382,69795
STATIC s32 e1000_reset_mdicnfg_82580(2408,70436
STATIC s32 e1000_reset_hw_82580(2446,71328
u16 e1000_rxpbs_adjust_82580(2540,74124
s32 e1000_validate_nvm_checksum_with_offset(2559,74622
s32 e1000_update_nvm_checksum_with_offset(2596,75533
STATIC s32 e1000_validate_nvm_checksum_82580(2630,76437
STATIC s32 e1000_update_nvm_checksum_82580(2671,77491
STATIC s32 e1000_validate_nvm_checksum_i350(2715,78666
STATIC s32 e1000_update_nvm_checksum_i350(2743,79372
STATIC s32 __e1000_access_emi_reg(2769,80002
s32 e1000_read_emi_reg(2794,80604
s32 e1000_initialize_M88E1512_phy(2807,80931
s32 e1000_set_eee_i350(2897,83020
s32 e1000_set_eee_i354(2942,84292
s32 e1000_get_eee_status_i354(3016,86184
void e1000_clear_vfta_i350(3055,87242
void e1000_write_vfta_i350(3079,87845
s32 e1000_set_i2c_bb(3099,88204
s32 e1000_read_i2c_byte_generic(3131,89024
s32 e1000_write_i2c_byte_generic(3222,90987
STATIC void e1000_i2c_start(3291,92420
STATIC void e1000_i2c_stop(3322,93160
STATIC s32 e1000_clock_in_i2c_byte(3348,93815
STATIC s32 e1000_clock_out_i2c_byte(3371,94265
STATIC s32 e1000_get_i2c_ack(3404,94930
STATIC s32 e1000_clock_in_i2c_bit(3450,95933
STATIC s32 e1000_clock_out_i2c_bit(3479,96623
STATIC void e1000_raise_i2c_clk(3513,97455
STATIC void e1000_lower_i2c_clk(3533,97947
STATIC s32 e1000_set_i2c_data(3555,98465
STATIC bool e1000_get_i2c_data(3590,99349
void e1000_i2c_bus_clear(3611,99712

lib/librte_pmd_e1000/e1000/e1000_hw.h,26140
#define _E1000_HW_H_35,1698
#define E1000_DEV_ID_82542	43,1815
#define E1000_DEV_ID_82543GC_FIBER	44,1851
#define E1000_DEV_ID_82543GC_COPPER	45,1894
#define E1000_DEV_ID_82544EI_COPPER	46,1938
#define E1000_DEV_ID_82544EI_FIBER	47,1982
#define E1000_DEV_ID_82544GC_COPPER	48,2025
#define E1000_DEV_ID_82544GC_LOM	49,2069
#define E1000_DEV_ID_82540EM	50,2110
#define E1000_DEV_ID_82540EM_LOM	51,2148
#define E1000_DEV_ID_82540EP_LOM	52,2189
#define E1000_DEV_ID_82540EP	53,2230
#define E1000_DEV_ID_82540EP_LP	54,2268
#define E1000_DEV_ID_82545EM_COPPER	55,2309
#define E1000_DEV_ID_82545EM_FIBER	56,2353
#define E1000_DEV_ID_82545GM_COPPER	57,2396
#define E1000_DEV_ID_82545GM_FIBER	58,2440
#define E1000_DEV_ID_82545GM_SERDES	59,2483
#define E1000_DEV_ID_82546EB_COPPER	60,2527
#define E1000_DEV_ID_82546EB_FIBER	61,2571
#define E1000_DEV_ID_82546EB_QUAD_COPPER	62,2614
#define E1000_DEV_ID_82546GB_COPPER	63,2662
#define E1000_DEV_ID_82546GB_FIBER	64,2706
#define E1000_DEV_ID_82546GB_SERDES	65,2749
#define E1000_DEV_ID_82546GB_PCIE	66,2793
#define E1000_DEV_ID_82546GB_QUAD_COPPER	67,2835
#define E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3	68,2883
#define E1000_DEV_ID_82541EI	69,2936
#define E1000_DEV_ID_82541EI_MOBILE	70,2974
#define E1000_DEV_ID_82541ER_LOM	71,3018
#define E1000_DEV_ID_82541ER	72,3059
#define E1000_DEV_ID_82541GI	73,3097
#define E1000_DEV_ID_82541GI_LF	74,3135
#define E1000_DEV_ID_82541GI_MOBILE	75,3176
#define E1000_DEV_ID_82547EI	76,3220
#define E1000_DEV_ID_82547EI_MOBILE	77,3258
#define E1000_DEV_ID_82547GI	78,3302
#define E1000_DEV_ID_82571EB_COPPER	79,3340
#define E1000_DEV_ID_82571EB_FIBER	80,3384
#define E1000_DEV_ID_82571EB_SERDES	81,3427
#define E1000_DEV_ID_82571EB_SERDES_DUAL	82,3471
#define E1000_DEV_ID_82571EB_SERDES_QUAD	83,3519
#define E1000_DEV_ID_82571EB_QUAD_COPPER	84,3567
#define E1000_DEV_ID_82571PT_QUAD_COPPER	85,3615
#define E1000_DEV_ID_82571EB_QUAD_FIBER	86,3663
#define E1000_DEV_ID_82571EB_QUAD_COPPER_LP	87,3711
#define E1000_DEV_ID_82572EI_COPPER	88,3762
#define E1000_DEV_ID_82572EI_FIBER	89,3806
#define E1000_DEV_ID_82572EI_SERDES	90,3849
#define E1000_DEV_ID_82572EI	91,3893
#define E1000_DEV_ID_82573E	92,3931
#define E1000_DEV_ID_82573E_IAMT	93,3968
#define E1000_DEV_ID_82573L	94,4009
#define E1000_DEV_ID_82574L	95,4046
#define E1000_DEV_ID_82574LA	96,4083
#define E1000_DEV_ID_82583V	97,4121
#define E1000_DEV_ID_80003ES2LAN_COPPER_DPT	98,4158
#define E1000_DEV_ID_80003ES2LAN_SERDES_DPT	99,4209
#define E1000_DEV_ID_80003ES2LAN_COPPER_SPT	100,4260
#define E1000_DEV_ID_80003ES2LAN_SERDES_SPT	101,4311
#define E1000_DEV_ID_ICH8_82567V_3	102,4362
#define E1000_DEV_ID_ICH8_IGP_M_AMT	103,4405
#define E1000_DEV_ID_ICH8_IGP_AMT	104,4449
#define E1000_DEV_ID_ICH8_IGP_C	105,4491
#define E1000_DEV_ID_ICH8_IFE	106,4532
#define E1000_DEV_ID_ICH8_IFE_GT	107,4571
#define E1000_DEV_ID_ICH8_IFE_G	108,4612
#define E1000_DEV_ID_ICH8_IGP_M	109,4653
#define E1000_DEV_ID_ICH9_IGP_M	110,4694
#define E1000_DEV_ID_ICH9_IGP_M_AMT	111,4735
#define E1000_DEV_ID_ICH9_IGP_M_V	112,4779
#define E1000_DEV_ID_ICH9_IGP_AMT	113,4821
#define E1000_DEV_ID_ICH9_BM	114,4863
#define E1000_DEV_ID_ICH9_IGP_C	115,4901
#define E1000_DEV_ID_ICH9_IFE	116,4942
#define E1000_DEV_ID_ICH9_IFE_GT	117,4981
#define E1000_DEV_ID_ICH9_IFE_G	118,5022
#define E1000_DEV_ID_ICH10_R_BM_LM	119,5063
#define E1000_DEV_ID_ICH10_R_BM_LF	120,5106
#define E1000_DEV_ID_ICH10_R_BM_V	121,5149
#define E1000_DEV_ID_ICH10_D_BM_LM	122,5191
#define E1000_DEV_ID_ICH10_D_BM_LF	123,5234
#define E1000_DEV_ID_ICH10_D_BM_V	124,5277
#define E1000_DEV_ID_PCH_M_HV_LM	125,5319
#define E1000_DEV_ID_PCH_M_HV_LC	126,5360
#define E1000_DEV_ID_PCH_D_HV_DM	127,5401
#define E1000_DEV_ID_PCH_D_HV_DC	128,5442
#define E1000_DEV_ID_PCH2_LV_LM	129,5483
#define E1000_DEV_ID_PCH2_LV_V	130,5524
#define E1000_DEV_ID_PCH_LPT_I217_LM	131,5564
#define E1000_DEV_ID_PCH_LPT_I217_V	132,5609
#define E1000_DEV_ID_PCH_LPTLP_I218_LM	133,5653
#define E1000_DEV_ID_PCH_LPTLP_I218_V	134,5700
#define E1000_DEV_ID_82576	135,5746
#define E1000_DEV_ID_82576_FIBER	136,5782
#define E1000_DEV_ID_82576_SERDES	137,5823
#define E1000_DEV_ID_82576_QUAD_COPPER	138,5865
#define E1000_DEV_ID_82576_QUAD_COPPER_ET2	139,5912
#define E1000_DEV_ID_82576_NS	140,5962
#define E1000_DEV_ID_82576_NS_SERDES	141,6001
#define E1000_DEV_ID_82576_SERDES_QUAD	142,6046
#define E1000_DEV_ID_82576_VF	143,6093
#define E1000_DEV_ID_82576_VF_HV	144,6132
#define E1000_DEV_ID_I350_VF	145,6173
#define E1000_DEV_ID_I350_VF_HV	146,6211
#define E1000_DEV_ID_82575EB_COPPER	147,6252
#define E1000_DEV_ID_82575EB_FIBER_SERDES	148,6296
#define E1000_DEV_ID_82575GB_QUAD_COPPER	149,6345
#define E1000_DEV_ID_82580_COPPER	150,6393
#define E1000_DEV_ID_82580_FIBER	151,6435
#define E1000_DEV_ID_82580_SERDES	152,6476
#define E1000_DEV_ID_82580_SGMII	153,6518
#define E1000_DEV_ID_82580_COPPER_DUAL	154,6559
#define E1000_DEV_ID_82580_QUAD_FIBER	155,6606
#define E1000_DEV_ID_I350_COPPER	156,6652
#define E1000_DEV_ID_I350_FIBER	157,6693
#define E1000_DEV_ID_I350_SERDES	158,6734
#define E1000_DEV_ID_I350_SGMII	159,6775
#define E1000_DEV_ID_I350_DA4	160,6816
#define E1000_DEV_ID_I210_COPPER	161,6855
#define E1000_DEV_ID_I210_COPPER_OEM1	162,6896
#define E1000_DEV_ID_I210_COPPER_IT	163,6942
#define E1000_DEV_ID_I210_FIBER	164,6986
#define E1000_DEV_ID_I210_SERDES	165,7027
#define E1000_DEV_ID_I210_SGMII	166,7068
#define E1000_DEV_ID_I210_COPPER_FLASHLESS	167,7109
#define E1000_DEV_ID_I210_SERDES_FLASHLESS	168,7159
#define E1000_DEV_ID_I211_COPPER	169,7209
#define E1000_DEV_ID_I354_BACKPLANE_1GBPS	170,7250
#define E1000_DEV_ID_I354_SGMII	171,7299
#define E1000_DEV_ID_I354_BACKPLANE_2_5GBPS	172,7340
#define E1000_DEV_ID_DH89XXCC_SGMII	173,7391
#define E1000_DEV_ID_DH89XXCC_SERDES	174,7435
#define E1000_DEV_ID_DH89XXCC_BACKPLANE	175,7480
#define E1000_DEV_ID_DH89XXCC_SFP	176,7528
#define E1000_REVISION_0	178,7571
#define E1000_REVISION_1	179,7598
#define E1000_REVISION_2	180,7625
#define E1000_REVISION_3	181,7652
#define E1000_REVISION_4	182,7679
#define E1000_FUNC_0	184,7707
#define E1000_FUNC_1	185,7731
#define E1000_FUNC_2	186,7755
#define E1000_FUNC_3	187,7779
#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN0	189,7804
#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN1	190,7848
#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN2	191,7892
#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN3	192,7936
enum e1000_mac_type 194,7981
	e1000_undefined 195,8003
	e1000_82542,196,8025
	e1000_82543,197,8039
	e1000_82544,198,8053
	e1000_82540,199,8067
	e1000_82545,200,8081
	e1000_82545_rev_3,201,8095
	e1000_82546,202,8115
	e1000_82546_rev_3,203,8129
	e1000_82541,204,8149
	e1000_82541_rev_2,205,8163
	e1000_82547,206,8183
	e1000_82547_rev_2,207,8197
	e1000_82571,208,8217
	e1000_82572,209,8231
	e1000_82573,210,8245
	e1000_82574,211,8259
	e1000_82583,212,8273
	e1000_80003es2lan,213,8287
	e1000_ich8lan,214,8307
	e1000_ich9lan,215,8323
	e1000_ich10lan,216,8339
	e1000_pchlan,217,8356
	e1000_pch2lan,218,8371
	e1000_pch_lpt,219,8387
	e1000_82575,220,8403
	e1000_82576,221,8417
	e1000_82580,222,8431
	e1000_i350,223,8445
	e1000_i354,224,8458
	e1000_i210,225,8471
	e1000_i211,226,8484
	e1000_vfadapt,227,8497
	e1000_vfadapt_i350,228,8513
	e1000_num_macs 229,8534
enum e1000_media_type 232,8608
	e1000_media_type_unknown 233,8632
	e1000_media_type_copper 234,8663
	e1000_media_type_fiber 235,8693
	e1000_media_type_internal_serdes 236,8722
	e1000_num_media_types237,8761
enum e1000_nvm_type 240,8788
	e1000_nvm_unknown 241,8810
	e1000_nvm_none,242,8834
	e1000_nvm_eeprom_spi,243,8851
	e1000_nvm_eeprom_microwire,244,8874
	e1000_nvm_flash_hw,245,8903
	e1000_nvm_invm,246,8924
	e1000_nvm_flash_sw247,8941
enum e1000_nvm_override 250,8965
	e1000_nvm_override_none 251,8991
	e1000_nvm_override_spi_small,252,9021
	e1000_nvm_override_spi_large,253,9052
	e1000_nvm_override_microwire_small,254,9083
	e1000_nvm_override_microwire_large255,9120
enum e1000_phy_type 258,9160
	e1000_phy_unknown 259,9182
	e1000_phy_none,260,9206
	e1000_phy_m88,261,9223
	e1000_phy_igp,262,9239
	e1000_phy_igp_2,263,9255
	e1000_phy_gg82563,264,9273
	e1000_phy_igp_3,265,9293
	e1000_phy_ife,266,9311
	e1000_phy_bm,267,9327
	e1000_phy_82578,268,9342
	e1000_phy_82577,269,9360
	e1000_phy_82579,270,9378
	e1000_phy_i217,271,9396
	e1000_phy_82580,272,9413
	e1000_phy_vf,273,9431
	e1000_phy_i210,274,9446
enum e1000_bus_type 277,9467
	e1000_bus_type_unknown 278,9489
	e1000_bus_type_pci,279,9518
	e1000_bus_type_pcix,280,9539
	e1000_bus_type_pci_express,281,9561
	e1000_bus_type_reserved282,9590
enum e1000_bus_speed 285,9619
	e1000_bus_speed_unknown 286,9642
	e1000_bus_speed_33,287,9672
	e1000_bus_speed_66,288,9693
	e1000_bus_speed_100,289,9714
	e1000_bus_speed_120,290,9736
	e1000_bus_speed_133,291,9758
	e1000_bus_speed_2500,292,9780
	e1000_bus_speed_5000,293,9803
	e1000_bus_speed_reserved294,9826
enum e1000_bus_width 297,9856
	e1000_bus_width_unknown 298,9879
	e1000_bus_width_pcie_x1,299,9909
	e1000_bus_width_pcie_x2,300,9935
	e1000_bus_width_pcie_x4 301,9961
	e1000_bus_width_pcie_x8 302,9991
	e1000_bus_width_32,303,10021
	e1000_bus_width_64,304,10042
	e1000_bus_width_reserved305,10063
enum e1000_1000t_rx_status 308,10093
	e1000_1000t_rx_status_not_ok 309,10122
	e1000_1000t_rx_status_ok,310,10157
	e1000_1000t_rx_status_undefined 311,10184
	e1000_1000t_rx_status_undefined = 0xFFxFF311,10184
enum e1000_rev_polarity 314,10228
	e1000_rev_polarity_normal 315,10254
	e1000_rev_polarity_reversed,316,10286
	e1000_rev_polarity_undefined 317,10316
	e1000_rev_polarity_undefined = 0xFFxFF317,10316
enum e1000_fc_mode 320,10357
	e1000_fc_none 321,10378
	e1000_fc_rx_pause,322,10398
	e1000_fc_tx_pause,323,10418
	e1000_fc_full,324,10438
	e1000_fc_default 325,10454
	e1000_fc_default = 0xFFxFF325,10454
enum e1000_ffe_config 328,10483
	e1000_ffe_config_enabled 329,10507
	e1000_ffe_config_active,330,10538
	e1000_ffe_config_blocked331,10564
enum e1000_dsp_config 334,10594
	e1000_dsp_config_disabled 335,10618
	e1000_dsp_config_enabled,336,10650
	e1000_dsp_config_activated,337,10677
	e1000_dsp_config_undefined 338,10706
	e1000_dsp_config_undefined = 0xFFxFF338,10706
enum e1000_ms_type 341,10745
	e1000_ms_hw_default 342,10766
	e1000_ms_force_master,343,10792
	e1000_ms_force_slave,344,10816
	e1000_ms_auto345,10839
enum e1000_smart_speed 348,10858
	e1000_smart_speed_default 349,10883
	e1000_smart_speed_on,350,10915
	e1000_smart_speed_off351,10938
enum e1000_serdes_link_state 354,10965
	e1000_serdes_link_down 355,10996
	e1000_serdes_link_autoneg_progress,356,11025
	e1000_serdes_link_autoneg_complete,357,11062
	e1000_serdes_link_forced_up358,11099
#define __le16 361,11132
#define __le32 362,11151
#define __le64 363,11170
struct e1000_rx_desc 365,11214
	__le64 buffer_addr;366,11237
	__le16 length;367,11304
	__le16 csum;368,11369
	u8  status;369,11405
	u8  errors;370,11443
	__le16 special;371,11481
union e1000_rx_desc_extended 375,11538
		__le64 buffer_addr;377,11579
		__le64 reserved;378,11601
	} read;379,11620
			__le32 mrq;382,11650
				__le32 rss;384,11701
					__le16 ip_id;386,11745
					__le16 csum;387,11777
				} csum_ip;388,11819
			} hi_dword;389,11834
		} lower;390,11849
			__le32 status_error;392,11871
			__le16 length;393,11919
			__le16 vlan;394,11937
		} upper;395,11968
	} wb;396,11979
#define MAX_PS_BUFFERS 399,12007
#define PS_PAGE_BUFFERS	402,12109
union e1000_rx_desc_packet_split 405,12195
		__le64 buffer_addr[buffer_addr408,12302
	} read;409,12340
			__le32 mrq;412,12370
				__le32 rss;414,12422
					__le16 ip_id;416,12466
					__le16 csum;417,12500
				} csum_ip;418,12544
			} hi_dword;419,12559
		} lower;420,12574
			__le32 status_error;422,12596
			__le16 length0;423,12644
			__le16 vlan;424,12689
		} middle;425,12721
			__le16 header_status;427,12744
			__le16 length[length429,12800
		} upper;430,12835
		__le64 reserved;431,12846
	} wb;432,12865
struct e1000_tx_desc 436,12918
	__le64 buffer_addr;437,12941
		__le32 data;439,13019
			__le16 length;441,13045
			u8 cso;442,13089
			u8 cmd;443,13123
		} flags;444,13160
	} lower;445,13171
		__le32 data;447,13190
			u8 status;449,13216
			u8 css;450,13254
			__le16 special;451,13287
		} fields;452,13306
	} upper;453,13318
struct e1000_context_desc 457,13365
		__le32 ip_config;459,13402
			u8 ipcss;461,13433
			u8 ipcso;462,13471
			__le16 ipcse;463,13510
		} ip_fields;464,13550
	} lower_setup;465,13565
		__le32 tcp_config;467,13590
			u8 tucss;469,13622
			u8 tucso;470,13661
			__le16 tucse;471,13701
		} tcp_fields;472,13742
	} upper_setup;473,13758
	__le32 cmd_and_length;474,13774
		__le32 data;476,13807
			u8 status;478,13833
			u8 hdr_len;479,13872
			__le16 mss;480,13908
		} fields;481,13951
	} tcp_seg_setup;482,13963
struct e1000_data_desc 486,14015
	__le64 buffer_addr;487,14040
		__le32 data;489,14120
			__le16 length;491,14146
			u8 typ_len_ext;492,14190
			u8 cmd;493,14209
		} flags;494,14220
	} lower;495,14231
		__le32 data;497,14250
			u8 status;499,14276
			u8 popts;500,14315
			__le16 special;501,14350
		} fields;502,14369
	} upper;503,14381
struct e1000_hw_stats 507,14442
	u64 crcerrs;508,14466
	u64 algnerrc;509,14480
	u64 symerrs;510,14495
	u64 rxerrc;511,14509
	u64 mpc;512,14522
	u64 scc;513,14532
	u64 ecol;514,14542
	u64 mcc;515,14553
	u64 latecol;516,14563
	u64 colc;517,14577
	u64 dc;518,14588
	u64 tncrs;519,14597
	u64 sec;520,14609
	u64 cexterr;521,14619
	u64 rlec;522,14633
	u64 xonrxc;523,14644
	u64 xontxc;524,14657
	u64 xoffrxc;525,14670
	u64 xofftxc;526,14684
	u64 fcruc;527,14698
	u64 prc64;528,14710
	u64 prc127;529,14722
	u64 prc255;530,14735
	u64 prc511;531,14748
	u64 prc1023;532,14761
	u64 prc1522;533,14775
	u64 gprc;534,14789
	u64 bprc;535,14800
	u64 mprc;536,14811
	u64 gptc;537,14822
	u64 gorc;538,14833
	u64 gotc;539,14844
	u64 rnbc;540,14855
	u64 ruc;541,14866
	u64 rfc;542,14876
	u64 roc;543,14886
	u64 rjc;544,14896
	u64 mgprc;545,14906
	u64 mgpdc;546,14918
	u64 mgptc;547,14930
	u64 tor;548,14942
	u64 tot;549,14952
	u64 tpr;550,14962
	u64 tpt;551,14972
	u64 ptc64;552,14982
	u64 ptc127;553,14994
	u64 ptc255;554,15007
	u64 ptc511;555,15020
	u64 ptc1023;556,15033
	u64 ptc1522;557,15047
	u64 mptc;558,15061
	u64 bptc;559,15072
	u64 tsctc;560,15083
	u64 tsctfc;561,15095
	u64 iac;562,15108
	u64 icrxptc;563,15118
	u64 icrxatc;564,15132
	u64 ictxptc;565,15146
	u64 ictxatc;566,15160
	u64 ictxqec;567,15174
	u64 ictxqmtc;568,15188
	u64 icrxdmtc;569,15203
	u64 icrxoc;570,15218
	u64 cbtmpc;571,15231
	u64 htdpmc;572,15244
	u64 cbrdpc;573,15257
	u64 cbrmpc;574,15270
	u64 rpthc;575,15283
	u64 hgptc;576,15295
	u64 htcbdpc;577,15307
	u64 hgorc;578,15321
	u64 hgotc;579,15333
	u64 lenerrs;580,15345
	u64 scvpc;581,15359
	u64 hrmpc;582,15371
	u64 doosync;583,15383
	u64 o2bgptc;584,15397
	u64 o2bspc;585,15411
	u64 b2ospc;586,15424
	u64 b2ogprc;587,15437
struct e1000_vf_stats 590,15455
	u64 base_gprc;591,15479
	u64 base_gptc;592,15495
	u64 base_gorc;593,15511
	u64 base_gotc;594,15527
	u64 base_mprc;595,15543
	u64 base_gotlbc;596,15559
	u64 base_gptlbc;597,15577
	u64 base_gorlbc;598,15595
	u64 base_gprlbc;599,15613
	u32 last_gprc;601,15632
	u32 last_gptc;602,15648
	u32 last_gorc;603,15664
	u32 last_gotc;604,15680
	u32 last_mprc;605,15696
	u32 last_gotlbc;606,15712
	u32 last_gptlbc;607,15730
	u32 last_gorlbc;608,15748
	u32 last_gprlbc;609,15766
	u64 gprc;611,15785
	u64 gptc;612,15796
	u64 gorc;613,15807
	u64 gotc;614,15818
	u64 mprc;615,15829
	u64 gotlbc;616,15840
	u64 gptlbc;617,15853
	u64 gorlbc;618,15866
	u64 gprlbc;619,15879
struct e1000_phy_stats 622,15896
	u32 idle_errors;623,15921
	u32 receive_errors;624,15939
struct e1000_host_mng_dhcp_cookie 627,15964
	u32 signature;628,16000
	u8  status;629,16016
	u8  reserved0;630,16029
	u16 vlan_id;631,16045
	u32 reserved1;632,16059
	u16 reserved2;633,16075
	u8  reserved3;634,16091
	u8  checksum;635,16107
struct e1000_host_command_header 639,16155
	u8 command_id;640,16190
	u8 command_length;641,16206
	u8 command_options;642,16226
	u8 checksum;643,16247
#define E1000_HI_MAX_DATA_LENGTH	646,16265
struct e1000_host_command_info 647,16302
	struct e1000_host_command_header command_header;648,16335
	u8 command_data[command_data649,16385
struct e1000_host_mng_command_header 653,16462
	u8  command_id;654,16501
	u8  checksum;655,16518
	u16 reserved1;656,16533
	u16 reserved2;657,16549
	u16 command_length;658,16565
#define E1000_HI_MAX_MNG_DATA_LENGTH	661,16590
struct e1000_host_mng_command_info 662,16633
	struct e1000_host_mng_command_header command_header;663,16670
	u8 command_data[command_data664,16724
struct e1000_mac_operations 674,16932
	s32  (*init_params)init_params675,16962
	s32  (*id_led_init)id_led_init676,17003
	s32  (*blink_led)blink_led677,17044
	bool (*check_mng_mode)check_mng_mode678,17083
	s32  (*check_for_link)check_for_link679,17127
	s32  (*cleanup_led)cleanup_led680,17171
	void (*clear_hw_cntrs)clear_hw_cntrs681,17212
	void (*clear_vfta)clear_vfta682,17256
	s32  (*get_bus_info)get_bus_info683,17296
	void (*set_lan_id)set_lan_id684,17338
	s32  (*get_link_up_info)get_link_up_info685,17378
	s32  (*led_on)led_on686,17438
	s32  (*led_off)led_off687,17474
	void (*update_mc_addr_list)update_mc_addr_list688,17511
	s32  (*reset_hw)reset_hw689,17571
	s32  (*init_hw)init_hw690,17609
	void (*shutdown_serdes)shutdown_serdes691,17646
	void (*power_up_serdes)power_up_serdes692,17691
	s32  (*setup_link)setup_link693,17736
	s32  (*setup_physical_interface)setup_physical_interface694,17776
	s32  (*setup_led)setup_led695,17830
	void (*write_vfta)write_vfta696,17869
	void (*config_collision_dist)config_collision_dist697,17919
	void (*rar_set)rar_set698,17970
	s32  (*read_mac_addr)read_mac_addr699,18017
	s32  (*validate_mdi_setting)validate_mdi_setting700,18060
	s32  (*acquire_swfw_sync)acquire_swfw_sync701,18110
	void (*release_swfw_sync)release_swfw_sync702,18162
struct e1000_phy_operations 719,18809
	s32  (*init_params)init_params720,18839
	s32  (*acquire)acquire721,18880
	s32  (*cfg_on_link_up)cfg_on_link_up722,18917
	s32  (*check_polarity)check_polarity723,18961
	s32  (*check_reset_block)check_reset_block724,19005
	s32  (*commit)commit725,19052
	s32  (*force_speed_duplex)force_speed_duplex726,19088
	s32  (*get_cfg_done)get_cfg_done727,19136
	s32  (*get_cable_length)get_cable_length728,19180
	s32  (*get_info)get_info729,19226
	s32  (*set_page)set_page730,19264
	s32  (*read_reg)read_reg731,19307
	s32  (*read_reg_locked)read_reg_locked732,19357
	s32  (*read_reg_page)read_reg_page733,19414
	void (*release)release734,19469
	s32  (*reset)reset735,19506
	s32  (*set_d0_lplu_state)set_d0_lplu_state736,19541
	s32  (*set_d3_lplu_state)set_d3_lplu_state737,19594
	s32  (*write_reg)write_reg738,19647
	s32  (*write_reg_locked)write_reg_locked739,19696
	s32  (*write_reg_page)write_reg_page740,19752
	void (*power_up)power_up741,19806
	void (*power_down)power_down742,19844
	s32 (*read_i2c_byte)read_i2c_byte743,19884
	s32 (*write_i2c_byte)write_i2c_byte744,19940
struct e1000_nvm_operations 748,20036
	s32  (*init_params)init_params749,20066
	s32  (*acquire)acquire750,20107
	s32  (*read)read751,20144
	void (*release)release752,20195
	void (*reload)reload753,20232
	s32  (*update)update754,20268
	s32  (*valid_led_default)valid_led_default755,20304
	s32  (*validate)validate756,20358
	s32  (*write)write757,20396
struct e1000_mac_info 760,20452
	struct e1000_mac_operations ops;761,20476
	u8 addr[addr762,20510
	u8 perm_addr[perm_addr763,20534
	enum e1000_mac_type type;765,20564
	u32 collision_delta;767,20592
	u32 ledctl_default;768,20614
	u32 ledctl_mode1;769,20635
	u32 ledctl_mode2;770,20654
	u32 mc_filter_type;771,20673
	u32 tx_packet_delta;772,20694
	u32 txcw;773,20716
	u16 current_ifs_val;775,20728
	u16 ifs_max_val;776,20750
	u16 ifs_min_val;777,20768
	u16 ifs_ratio;778,20786
	u16 ifs_step_size;779,20802
	u16 mta_reg_count;780,20822
	u16 uta_reg_count;781,20842
	#define MAX_MTA_REG 784,20935
	u32 mta_shadow[mta_shadow785,20960
	u16 rar_entry_count;786,20990
	u8  forced_speed_duplex;788,21013
	bool adaptive_ifs;790,21040
	bool has_fwsm;791,21060
	bool arc_subsystem_valid;792,21076
	bool asf_firmware_present;793,21103
	bool autoneg;794,21131
	bool autoneg_failed;795,21146
	bool get_link_status;796,21168
	bool in_ifs_mode;797,21191
	bool report_tx_early;798,21210
	enum e1000_serdes_link_state serdes_link_state;799,21233
	bool serdes_has_link;800,21282
	bool tx_pkt_filtering;801,21305
struct e1000_phy_info 804,21333
	struct e1000_phy_operations ops;805,21357
	enum e1000_phy_type type;806,21391
	enum e1000_1000t_rx_status local_rx;808,21419
	enum e1000_1000t_rx_status remote_rx;809,21457
	enum e1000_ms_type ms_type;810,21496
	enum e1000_ms_type original_ms_type;811,21525
	enum e1000_rev_polarity cable_polarity;812,21563
	enum e1000_smart_speed smart_speed;813,21604
	u32 addr;815,21642
	u32 id;816,21653
	u32 reset_delay_us;817,21662
	u32 revision;818,21697
	enum e1000_media_type media_type;820,21713
	u16 autoneg_advertised;822,21749
	u16 autoneg_mask;823,21774
	u16 cable_length;824,21793
	u16 max_cable_length;825,21812
	u16 min_cable_length;826,21835
	u8 mdix;828,21859
	bool disable_polarity_correction;830,21870
	bool is_mdix;831,21905
	bool polarity_correction;832,21920
	bool speed_downgraded;833,21947
	bool autoneg_wait_to_complete;834,21971
struct e1000_nvm_info 837,22007
	struct e1000_nvm_operations ops;838,22031
	enum e1000_nvm_type type;839,22065
	enum e1000_nvm_override override;840,22092
	u32 flash_bank_size;842,22128
	u32 flash_base_addr;843,22150
	u16 word_size;845,22173
	u16 delay_usec;846,22189
	u16 address_bits;847,22206
	u16 opcode_bits;848,22225
	u16 page_size;849,22243
struct e1000_bus_info 852,22263
	enum e1000_bus_type type;853,22287
	enum e1000_bus_speed speed;854,22314
	enum e1000_bus_width width;855,22343
	u16 func;857,22373
	u16 pci_cmd_word;858,22384
struct e1000_fc_info 861,22407
	u32 high_water;862,22430
	u32 low_water;863,22483
	u16 pause_time;864,22534
	u16 refresh_time;865,22583
	bool send_xon;866,22636
	bool strict_ieee;867,22681
	enum e1000_fc_mode current_mode;868,22724
	enum e1000_fc_mode requested_mode;869,22783
struct e1000_mbx_operations 872,22858
	s32 (*init_params)init_params873,22888
	s32 (*read)read874,22930
	s32 (*write)write875,22981
	s32 (*read_posted)read_posted876,23032
	s32 (*write_posted)write_posted877,23090
	s32 (*check_for_msg)check_for_msg878,23148
	s32 (*check_for_ack)check_for_ack879,23195
	s32 (*check_for_rst)check_for_rst880,23242
struct e1000_mbx_stats 883,23293
	u32 msgs_tx;884,23318
	u32 msgs_rx;885,23332
	u32 acks;887,23347
	u32 reqs;888,23358
	u32 rsts;889,23369
struct e1000_mbx_info 892,23384
	struct e1000_mbx_operations ops;893,23408
	struct e1000_mbx_stats stats;894,23442
	u32 timeout;895,23473
	u32 usec_delay;896,23487
	u16 size;897,23504
struct e1000_dev_spec_82541 900,23519
	enum e1000_dsp_config dsp_config;901,23549
	enum e1000_ffe_config ffe_config;902,23584
	u16 spd_default;903,23619
	bool phy_init_script;904,23637
struct e1000_dev_spec_82542 907,23664
	bool dma_fairness;908,23694
struct e1000_dev_spec_82543 911,23718
	u32  tbi_compatibility;912,23748
	bool dma_fairness;913,23773
	bool init_phy_disabled;914,23793
struct e1000_dev_spec_82571 917,23822
	bool laa_is_present;918,23852
	u32 smb_counter;919,23874
	E1000_MUTEX swflag_mutex;920,23892
struct e1000_dev_spec_80003es2lan 923,23923
	bool  mdic_wa_enable;924,23959
struct e1000_shadow_ram 927,23986
	u16  value;928,24012
	bool modified;929,24025
#define E1000_SHADOW_RAM_WORDS	932,24045
enum e1000_ulp_state 936,24176
	e1000_ulp_state_unknown,937,24199
	e1000_ulp_state_off,938,24225
	e1000_ulp_state_on,939,24247
struct e1000_dev_spec_ich8lan 943,24312
	bool kmrn_lock_loss_workaround_enabled;944,24344
	struct e1000_shadow_ram shadow_ram[shadow_ram945,24385
	E1000_MUTEX nvm_mutex;946,24446
	E1000_MUTEX swflag_mutex;947,24470
	bool nvm_k1_enabled;948,24497
	bool eee_disable;949,24519
	u16 eee_lp_ability;950,24538
	enum e1000_ulp_state ulp_state;952,24608
	u16 lat_enc;954,24681
	u16 max_ltr_enc;955,24695
	bool smbus_disable;956,24713
struct e1000_dev_spec_82575 959,24738
	bool sgmii_active;960,24768
	bool global_device_reset;961,24788
	bool eee_disable;962,24815
	bool module_plugged;963,24834
	bool clear_semaphore_once;964,24856
	u32 mtu;965,24884
	struct sfp_e1000_flags eth_flags;966,24894
	u8 media_port;967,24929
	bool media_changed;968,24945
struct e1000_dev_spec_vf 971,24970
	u32 vf_number;972,24997
	u32 v2p_mailbox;973,25013
struct e1000_hw 976,25035
	void *back;back977,25053
	u8 *hw_addr;hw_addr979,25067
	u8 *flash_address;flash_address980,25081
	unsigned long io_base;981,25101
	struct e1000_mac_info  mac;983,25126
	struct e1000_fc_info   fc;984,25155
	struct e1000_phy_info  phy;985,25183
	struct e1000_nvm_info  nvm;986,25212
	struct e1000_bus_info  bus;987,25241
	struct e1000_mbx_info mbx;988,25270
	struct e1000_host_mng_dhcp_cookie mng_cookie;989,25298
		struct e1000_dev_spec_82541 _82541;992,25355
		struct e1000_dev_spec_82542 _82542;993,25393
		struct e1000_dev_spec_82543 _82543;994,25431
		struct e1000_dev_spec_82571 _82571;995,25469
		struct e1000_dev_spec_80003es2lan _80003es2lan;996,25507
		struct e1000_dev_spec_ich8lan ich8lan;997,25557
		struct e1000_dev_spec_82575 _82575;998,25598
		struct e1000_dev_spec_vf vf;999,25636
	} dev_spec;1000,25667
	u16 device_id;1002,25681
	u16 subsystem_vendor_id;1003,25697
	u16 subsystem_device_id;1004,25723
	u16 vendor_id;1005,25749
	u8  revision_id;1007,25766

lib/librte_pmd_e1000/e1000/e1000_phy.h,6004
#define _E1000_PHY_H_35,1699
#define E1000_MAX_PHY_ADDR	123,7059
#define IGP01E1000_PHY_PORT_CONFIG	126,7126
#define IGP01E1000_PHY_PORT_STATUS	127,7184
#define IGP01E1000_PHY_PORT_CTRL	128,7237
#define IGP01E1000_PHY_LINK_HEALTH	129,7289
#define IGP01E1000_GMII_FIFO	130,7351
#define IGP02E1000_PHY_POWER_MGMT	131,7402
#define IGP01E1000_PHY_PAGE_SELECT	132,7464
#define BM_PHY_PAGE_SELECT	133,7522
#define IGP_PAGE_SHIFT	134,7580
#define PHY_REG_MASK	135,7607
#define GS40G_PAGE_SELECT	138,7667
#define GS40G_PAGE_SHIFT	139,7699
#define GS40G_OFFSET_MASK	140,7728
#define GS40G_PAGE_2	141,7762
#define GS40G_MAC_REG2	142,7793
#define GS40G_MAC_LB	143,7823
#define GS40G_MAC_SPEED_1G	144,7853
#define GS40G_COPPER_SPEC	145,7888
#define GS40G_CS_POWER_DOWN	146,7922
#define BM_PORT_CTRL_PAGE	149,7990
#define BM_WUC_PAGE	150,8021
#define BM_WUC_ADDRESS_OPCODE	151,8047
#define BM_WUC_DATA_OPCODE	152,8083
#define BM_WUC_ENABLE_PAGE	153,8116
#define BM_WUC_ENABLE_REG	154,8162
#define BM_WUC_ENABLE_BIT	155,8192
#define BM_WUC_HOST_WU_BIT	156,8228
#define BM_WUC_ME_WU_BIT	157,8265
#define PHY_UPPER_SHIFT	159,8301
#define BM_PHY_REG(160,8330
#define BM_PHY_REG_PAGE(164,8514
#define BM_PHY_REG_NUM(166,8596
#define HV_INTC_FC_PAGE_START	171,8755
#define I82578_ADDR_REG	172,8790
#define I82577_ADDR_REG	173,8819
#define I82577_CFG_REG	174,8848
#define I82577_CFG_ASSERT_CRS_ON_TX	175,8876
#define I82577_CFG_ENABLE_DOWNSHIFT	176,8922
#define I82577_CTRL_REG	177,8989
#define I82577_PHY_CTRL_2	180,9054
#define I82577_PHY_LBK_CTRL	181,9084
#define I82577_PHY_STATUS_2	182,9116
#define I82577_PHY_DIAG_STATUS	183,9148
#define I82577_PHY_STATUS2_REV_POLARITY	186,9210
#define I82577_PHY_STATUS2_MDIX	187,9258
#define I82577_PHY_STATUS2_SPEED_MASK	188,9299
#define I82577_PHY_STATUS2_SPEED_1000MBPS	189,9345
#define I82577_PHY_CTRL2_MANUAL_MDIX	192,9422
#define I82577_PHY_CTRL2_AUTO_MDI_MDIX	193,9467
#define I82577_PHY_CTRL2_MDIX_CFG_MASK	194,9514
#define I82577_DSTATUS_CABLE_LENGTH	197,9598
#define I82577_DSTATUS_CABLE_LENGTH_SHIFT	198,9642
#define E1000_82580_PHY_POWER_MGMT	201,9720
#define E1000_82580_PM_SPD	202,9761
#define E1000_82580_PM_D0_LPLU	203,9819
#define E1000_82580_PM_D3_LPLU	204,9879
#define E1000_82580_PM_GO_LINKD	205,9945
#define E1000_MPHY_DIS_ACCESS	207,10011
#define E1000_MPHY_ENA_ACCESS	208,10078
#define E1000_MPHY_BUSY	209,10144
#define E1000_MPHY_ADDRESS_FNC_OVERRIDE	210,10196
#define E1000_MPHY_ADDRESS_MASK	211,10270
#define BM_CS_CTRL1	214,10373
#define BM_CS_STATUS	217,10435
#define BM_CS_STATUS_LINK_UP	218,10461
#define BM_CS_STATUS_RESOLVED	219,10498
#define BM_CS_STATUS_SPEED_MASK	220,10536
#define BM_CS_STATUS_SPEED_1000	221,10576
#define HV_M_STATUS	224,10656
#define HV_M_STATUS_AUTONEG_COMPLETE	225,10681
#define HV_M_STATUS_SPEED_MASK	226,10725
#define HV_M_STATUS_SPEED_1000	227,10764
#define HV_M_STATUS_SPEED_100	228,10803
#define HV_M_STATUS_LINK_UP	229,10841
#define IGP01E1000_PHY_PCS_INIT_REG	231,10878
#define IGP01E1000_PHY_POLARITY_MASK	232,10921
#define IGP01E1000_PSCR_AUTO_MDIX	234,10966
#define IGP01E1000_PSCR_FORCE_MDI_MDIX	235,11007
#define IGP01E1000_PSCFR_SMART_SPEED	237,11074
#define IGP01E1000_GMII_FLEX_SPD	240,11158
#define IGP01E1000_GMII_SPD	241,11198
#define IGP02E1000_PM_SPD	243,11252
#define IGP02E1000_PM_D0_LPLU	244,11309
#define IGP02E1000_PM_D3_LPLU	245,11368
#define IGP01E1000_PLHR_SS_DOWNGRADE	247,11434
#define IGP01E1000_PSSR_POLARITY_REVERSED	249,11479
#define IGP01E1000_PSSR_MDIX	250,11528
#define IGP01E1000_PSSR_SPEED_MASK	251,11565
#define IGP01E1000_PSSR_SPEED_1000MBPS	252,11607
#define IGP02E1000_PHY_CHANNEL_NUM	254,11654
#define IGP02E1000_PHY_AGC_A	255,11691
#define IGP02E1000_PHY_AGC_B	256,11728
#define IGP02E1000_PHY_AGC_C	257,11765
#define IGP02E1000_PHY_AGC_D	258,11802
#define IGP02E1000_AGC_LENGTH_SHIFT	260,11840
#define IGP02E1000_AGC_LENGTH_MASK	261,11910
#define IGP02E1000_AGC_RANGE	262,11950
#define E1000_CABLE_LENGTH_UNDEFINED	264,11984
#define E1000_KMRNCTRLSTA_OFFSET	266,12027
#define E1000_KMRNCTRLSTA_OFFSET_SHIFT	267,12071
#define E1000_KMRNCTRLSTA_REN	268,12113
#define E1000_KMRNCTRLSTA_CTRL_OFFSET	269,12155
#define E1000_KMRNCTRLSTA_DIAG_OFFSET	270,12222
#define E1000_KMRNCTRLSTA_TIMEOUTS	271,12292
#define E1000_KMRNCTRLSTA_INBAND_PARAM	272,12357
#define E1000_KMRNCTRLSTA_IBIST_DISABLE	273,12435
#define E1000_KMRNCTRLSTA_DIAG_NELPBK	274,12510
#define E1000_KMRNCTRLSTA_K1_CONFIG	275,12583
#define E1000_KMRNCTRLSTA_K1_ENABLE	276,12623
#define E1000_KMRNCTRLSTA_HD_CTRL	277,12682
#define E1000_KMRNCTRLSTA_OP_MODES	278,12748
#define E1000_KMRNCTRLSTA_OP_MODES_LSC2CSC	279,12823
#define IFE_PHY_EXTENDED_STATUS_CONTROL	281,12898
#define IFE_PHY_SPECIAL_CONTROL	282,12943
#define IFE_PHY_SPECIAL_CONTROL_LED	283,13014
#define IFE_PHY_MDIX_CONTROL	284,13086
#define IFE_PESC_POLARITY_REVERSED	287,13184
#define IFE_PSC_AUTO_POLARITY_DISABLE	290,13257
#define IFE_PSC_FORCE_POLARITY	291,13302
#define IFE_PSCL_PROBE_MODE	294,13388
#define IFE_PSCL_PROBE_LEDS_OFF	295,13424
#define IFE_PSCL_PROBE_LEDS_ON	296,13493
#define IFE_PMC_MDIX_STATUS	299,13588
#define IFE_PMC_FORCE_MDIX	300,13645
#define IFE_PMC_AUTO_MDIX	301,13713
#define E1000_SFF_IDENTIFIER_OFFSET	304,13817
#define E1000_SFF_IDENTIFIER_SFF	305,13858
#define E1000_SFF_IDENTIFIER_SFP	306,13896
#define E1000_SFF_ETH_FLAGS_OFFSET	308,13935
struct sfp_e1000_flags 310,14033
	u8 e1000_base_sx:e1000_base_sx311,14058
	u8 e1000_base_lx:e1000_base_lx312,14079
	u8 e1000_base_cx:e1000_base_cx313,14100
	u8 e1000_base_t:e1000_base_t314,14121
	u8 e100_base_lx:e100_base_lx315,14141
	u8 e100_base_fx:e100_base_fx316,14161
	u8 e10_base_bx10:e10_base_bx10317,14181
	u8 e10_base_px:e10_base_px318,14202
#define E1000_SFF_VENDOR_OUI_TYCO	322,14289
#define E1000_SFF_VENDOR_OUI_FTL	323,14334
#define E1000_SFF_VENDOR_OUI_AVAGO	324,14378
#define E1000_SFF_VENDOR_OUI_INTEL	325,14424

lib/librte_pmd_e1000/e1000/e1000_osdep.c,180
e1000_write_pci_cfg(44,1922
e1000_read_pci_cfg(50,2003
e1000_pci_set_mwi(57,2096
e1000_pci_clear_mwi(62,2145
e1000_read_pcie_cap_reg(71,2244
e1000_write_pcie_cap_reg(80,2399

lib/librte_pmd_e1000/e1000/e1000_mbx.c,1187
STATIC s32 e1000_null_mbx_check_for_flag(40,1808
STATIC s32 e1000_null_mbx_transact(53,2129
s32 e1000_read_mbx(73,2676
s32 e1000_write_mbx(99,3290
s32 e1000_check_for_msg(122,3831
s32 e1000_check_for_ack(142,4308
s32 e1000_check_for_rst(162,4786
STATIC s32 e1000_poll_for_msg(182,5262
STATIC s32 e1000_poll_for_ack(213,6007
s32 e1000_read_posted_mbx(247,6869
s32 e1000_write_posted_mbx(276,7644
void e1000_init_mbx_ops_generic(303,8323
STATIC u32 e1000_read_v2p_mailbox(323,9016
STATIC s32 e1000_check_for_bit_vf(341,9532
STATIC s32 e1000_check_for_msg_vf(361,10012
STATIC s32 e1000_check_for_ack_vf(384,10557
STATIC s32 e1000_check_for_rst_vf(407,11104
STATIC s32 e1000_obtain_mbx_lock_vf(430,11617
STATIC s32 e1000_write_mbx_vf(455,12257
STATIC s32 e1000_read_mbx_vf(497,13376
s32 e1000_init_mbx_params_vf(531,14255
STATIC s32 e1000_check_for_bit_pf(559,15022
STATIC s32 e1000_check_for_msg_pf(579,15503
STATIC s32 e1000_check_for_ack_pf(600,16005
STATIC s32 e1000_check_for_rst_pf(621,16507
STATIC s32 e1000_obtain_mbx_lock_pf(644,17038
STATIC s32 e1000_write_mbx_pf(671,17762
STATIC s32 e1000_read_mbx_pf(714,19015
s32 e1000_init_mbx_params_pf(747,19842

lib/librte_pmd_e1000/e1000/e1000_defines.h,43252
#define _E1000_DEFINES_H_35,1703
#define REQ_TX_DESCRIPTOR_MULTIPLE 38,1803
#define REQ_RX_DESCRIPTOR_MULTIPLE 39,1841
#define E1000_WUC_APME	43,1962
#define E1000_WUC_PME_EN	44,2014
#define E1000_WUC_PME_STATUS	45,2067
#define E1000_WUC_APMPME	46,2124
#define E1000_WUC_PHY_WAKE	47,2191
#define E1000_WUFC_LNKC	50,2288
#define E1000_WUFC_MAG	51,2362
#define E1000_WUFC_EX	52,2429
#define E1000_WUFC_MC	53,2497
#define E1000_WUFC_BC	54,2569
#define E1000_WUFC_ARP	55,2632
#define E1000_WUFC_IPV4	56,2705
#define E1000_WUFC_FLX0	57,2781
#define E1000_WUS_LNKC	60,2870
#define E1000_WUS_MAG	61,2910
#define E1000_WUS_EX	62,2948
#define E1000_WUS_MC	63,2984
#define E1000_WUS_BC	64,3020
#define E1000_CTRL_EXT_LPCD	67,3087
#define E1000_CTRL_EXT_SDP4_DATA	68,3154
#define E1000_CTRL_EXT_SDP6_DATA	69,3228
#define E1000_CTRL_EXT_SDP3_DATA	70,3302
#define E1000_CTRL_EXT_SDP4_DIR	72,3426
#define E1000_CTRL_EXT_SDP6_DIR	73,3504
#define E1000_CTRL_EXT_SDP3_DIR	74,3582
#define E1000_CTRL_EXT_FORCE_SMBUS	75,3660
#define E1000_CTRL_EXT_EE_RST	76,3729
#define E1000_CTRL_EXT_PFRSTD	78,3843
#define E1000_CTRL_EXT_SDLPE	79,3884
#define E1000_CTRL_EXT_SPD_BYPS	80,3955
#define E1000_CTRL_EXT_RO_DIS	81,4024
#define E1000_CTRL_EXT_DMA_DYN_CLK_EN	82,4096
#define E1000_CTRL_EXT_LINK_MODE_MASK	83,4174
#define E1000_CTRL_EXT_LINK_MODE_OFFSET	85,4280
#define E1000_CTRL_EXT_LINK_MODE_1000BASE_KX	86,4323
#define E1000_CTRL_EXT_LINK_MODE_GMII	87,4379
#define E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES	88,4428
#define E1000_CTRL_EXT_LINK_MODE_SGMII	89,4484
#define E1000_CTRL_EXT_EIAME	90,4534
#define E1000_CTRL_EXT_IRCA	91,4575
#define E1000_CTRL_EXT_DRV_LOAD	92,4615
#define E1000_CTRL_EXT_IAME	93,4687
#define E1000_CTRL_EXT_PBA_CLR	94,4751
#define E1000_CTRL_EXT_LSECCK	95,4810
#define E1000_CTRL_EXT_PHYPDEN	96,4852
#define E1000_I2CCMD_REG_ADDR_SHIFT	97,4895
#define E1000_I2CCMD_PHY_ADDR_SHIFT	98,4934
#define E1000_I2CCMD_OPCODE_READ	99,4973
#define E1000_I2CCMD_OPCODE_WRITE	100,5017
#define E1000_I2CCMD_READY	101,5062
#define E1000_I2CCMD_ERROR	102,5101
#define E1000_I2CCMD_SFP_DATA_ADDR(103,5140
#define E1000_I2CCMD_SFP_DIAG_ADDR(104,5193
#define E1000_MAX_SGMII_PHY_REG_ADDR	105,5246
#define E1000_I2CCMD_PHY_TIMEOUT	106,5287
#define E1000_IVAR_VALID	107,5324
#define E1000_GPIE_NSICR	108,5354
#define E1000_GPIE_MSIX_MODE	109,5390
#define E1000_GPIE_EIAME	110,5430
#define E1000_GPIE_PBA	111,5466
#define E1000_RXD_STAT_DD	114,5543
#define E1000_RXD_STAT_EOP	115,5599
#define E1000_RXD_STAT_IXSM	116,5654
#define E1000_RXD_STAT_VP	117,5712
#define E1000_RXD_STAT_UDPCS	118,5769
#define E1000_RXD_STAT_TCPCS	119,5832
#define E1000_RXD_STAT_IPCS	120,5895
#define E1000_RXD_STAT_PIF	121,5956
#define E1000_RXD_STAT_IPIDV	122,6020
#define E1000_RXD_STAT_UDPV	123,6087
#define E1000_RXD_STAT_DYNINT	124,6148
#define E1000_RXD_ERR_CE	125,6218
#define E1000_RXD_ERR_SE	126,6267
#define E1000_RXD_ERR_SEQ	127,6319
#define E1000_RXD_ERR_CXE	128,6374
#define E1000_RXD_ERR_TCPE	129,6438
#define E1000_RXD_ERR_IPE	130,6502
#define E1000_RXD_ERR_RXE	131,6560
#define E1000_RXD_SPC_VLAN_MASK	132,6614
#define E1000_RXDEXT_STATERR_TST	134,6689
#define E1000_RXDEXT_STATERR_LB	135,6756
#define E1000_RXDEXT_STATERR_CE	136,6800
#define E1000_RXDEXT_STATERR_SE	137,6844
#define E1000_RXDEXT_STATERR_SEQ	138,6888
#define E1000_RXDEXT_STATERR_CXE	139,6932
#define E1000_RXDEXT_STATERR_TCPE	140,6976
#define E1000_RXDEXT_STATERR_IPE	141,7021
#define E1000_RXDEXT_STATERR_RXE	142,7065
#define E1000_RXD_ERR_FRAME_ERR_MASK 145,7183
#define E1000_RXDEXT_ERR_FRAME_ERR_MASK 153,7404
#define E1000_MRQC_ENABLE_RSS_2Q	161,7649
#define E1000_MRQC_RSS_FIELD_MASK	163,7738
#define E1000_MRQC_RSS_FIELD_IPV4_TCP	164,7784
#define E1000_MRQC_RSS_FIELD_IPV4	165,7834
#define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX	166,7880
#define E1000_MRQC_RSS_FIELD_IPV6	167,7932
#define E1000_MRQC_RSS_FIELD_IPV6_TCP	168,7978
#define E1000_RXDPS_HDRSTAT_HDRSP	170,8029
#define E1000_MANC_SMBUS_EN	173,8101
#define E1000_MANC_ASF_EN	174,8165
#define E1000_MANC_ARP_EN	175,8225
#define E1000_MANC_RCV_TCO_EN	176,8297
#define E1000_MANC_BLK_PHY_RST_ON_IDE	177,8372
#define E1000_MANC_EN_MAC_ADDR_FILTER	179,8479
#define E1000_MANC_EN_MNG2HOST	181,8568
#define E1000_MANC2H_PORT_623	183,8612
#define E1000_MANC2H_PORT_664	184,8671
#define E1000_MDEF_PORT_623	185,8730
#define E1000_MDEF_PORT_664	186,8787
#define E1000_RCTL_RST	189,8867
#define E1000_RCTL_EN	190,8923
#define E1000_RCTL_SBP	191,8970
#define E1000_RCTL_UPE	192,9028
#define E1000_RCTL_MPE	193,9092
#define E1000_RCTL_LPE	194,9158
#define E1000_RCTL_LBM_NO	195,9218
#define E1000_RCTL_LBM_MAC	196,9278
#define E1000_RCTL_LBM_TCVR	197,9340
#define E1000_RCTL_DTYP_PS	198,9404
#define E1000_RCTL_RDMTS_HALF	199,9472
#define E1000_RCTL_MO_SHIFT	200,9543
#define E1000_RCTL_MO_3	201,9603
#define E1000_RCTL_BAM	202,9667
#define E1000_RCTL_SZ_2048	204,9784
#define E1000_RCTL_SZ_1024	205,9848
#define E1000_RCTL_SZ_512	206,9912
#define E1000_RCTL_SZ_256	207,9974
#define E1000_RCTL_SZ_16384	209,10095
#define E1000_RCTL_SZ_8192	210,10161
#define E1000_RCTL_SZ_4096	211,10225
#define E1000_RCTL_VFE	212,10289
#define E1000_RCTL_CFIEN	213,10349
#define E1000_RCTL_CFI	214,10413
#define E1000_RCTL_DPF	215,10479
#define E1000_RCTL_PMCF	216,10541
#define E1000_RCTL_BSEX	217,10607
#define E1000_RCTL_SECRC	218,10671
#define E1000_PSRCTL_BSIZE0_MASK	236,11371
#define E1000_PSRCTL_BSIZE1_MASK	237,11415
#define E1000_PSRCTL_BSIZE2_MASK	238,11459
#define E1000_PSRCTL_BSIZE3_MASK	239,11503
#define E1000_PSRCTL_BSIZE0_SHIFT	241,11548
#define E1000_PSRCTL_BSIZE1_SHIFT	242,11609
#define E1000_PSRCTL_BSIZE2_SHIFT	243,11670
#define E1000_PSRCTL_BSIZE3_SHIFT	244,11730
#define E1000_SWFW_EEP_SM	247,11820
#define E1000_SWFW_PHY0_SM	248,11851
#define E1000_SWFW_PHY1_SM	249,11883
#define E1000_SWFW_CSR_SM	250,11915
#define E1000_SWFW_PHY2_SM	251,11946
#define E1000_SWFW_PHY3_SM	252,11978
#define E1000_SWFW_SW_MNG_SM	253,12010
#define E1000_CTRL_FD	256,12067
#define E1000_CTRL_PRIOR	257,12135
#define E1000_CTRL_GIO_MASTER_DISABLE 258,12207
#define E1000_CTRL_LRST	259,12284
#define E1000_CTRL_ASDE	260,12356
#define E1000_CTRL_SLU	261,12424
#define E1000_CTRL_ILOS	262,12491
#define E1000_CTRL_SPD_SEL	263,12556
#define E1000_CTRL_SPD_10	264,12619
#define E1000_CTRL_SPD_100	265,12674
#define E1000_CTRL_SPD_1000	266,12731
#define E1000_CTRL_FRCSPD	267,12787
#define E1000_CTRL_FRCDPX	268,12843
#define E1000_CTRL_LANPHYPC_OVERRIDE	269,12900
#define E1000_CTRL_LANPHYPC_VALUE	270,12977
#define E1000_CTRL_MEHE	271,13049
#define E1000_CTRL_SWDPIN0	272,13120
#define E1000_CTRL_SWDPIN1	273,13179
#define E1000_CTRL_SWDPIN2	274,13238
#define E1000_CTRL_ADVD3WUC	275,13297
#define E1000_CTRL_EN_PHY_PWR_MGMT	276,13349
#define E1000_CTRL_SWDPIN3	277,13415
#define E1000_CTRL_SWDPIO0	278,13474
#define E1000_CTRL_SWDPIO2	279,13543
#define E1000_CTRL_SWDPIO3	280,13612
#define E1000_CTRL_RST	281,13681
#define E1000_CTRL_RFCE	282,13735
#define E1000_CTRL_TFCE	283,13805
#define E1000_CTRL_VME	284,13876
#define E1000_CTRL_PHY_RST	285,13939
#define E1000_CTRL_I2C_ENA	286,13993
#define E1000_CTRL_MDIO_DIR	288,14049
#define E1000_CTRL_MDIO	289,14097
#define E1000_CTRL_MDC_DIR	290,14142
#define E1000_CTRL_MDC	291,14189
#define E1000_CONNSW_ENRGSRC	293,14234
#define E1000_CONNSW_PHYSD	294,14268
#define E1000_CONNSW_PHY_PDN	295,14302
#define E1000_CONNSW_SERDESD	296,14338
#define E1000_CONNSW_AUTOSENSE_CONF	297,14374
#define E1000_CONNSW_AUTOSENSE_EN	298,14414
#define E1000_PCS_CFG_PCS_EN	299,14452
#define E1000_PCS_LCTL_FLV_LINK_UP	300,14484
#define E1000_PCS_LCTL_FSV_10	301,14521
#define E1000_PCS_LCTL_FSV_100	302,14554
#define E1000_PCS_LCTL_FSV_1000	303,14588
#define E1000_PCS_LCTL_FDV_FULL	304,14623
#define E1000_PCS_LCTL_FSD	305,14658
#define E1000_PCS_LCTL_FORCE_LINK	306,14691
#define E1000_PCS_LCTL_FORCE_FCTRL	307,14730
#define E1000_PCS_LCTL_AN_ENABLE	308,14770
#define E1000_PCS_LCTL_AN_RESTART	309,14811
#define E1000_PCS_LCTL_AN_TIMEOUT	310,14853
#define E1000_ENABLE_SERDES_LOOPBACK	311,14895
#define E1000_PCS_LSTS_LINK_OK	313,14940
#define E1000_PCS_LSTS_SPEED_100	314,14974
#define E1000_PCS_LSTS_SPEED_1000	315,15009
#define E1000_PCS_LSTS_DUPLEX_FULL	316,15045
#define E1000_PCS_LSTS_SYNK_OK	317,15082
#define E1000_PCS_LSTS_AN_COMPLETE	318,15119
#define E1000_STATUS_FD	321,15183
#define E1000_STATUS_LU	322,15247
#define E1000_STATUS_FUNC_MASK	323,15310
#define E1000_STATUS_FUNC_SHIFT	324,15377
#define E1000_STATUS_FUNC_1	325,15412
#define E1000_STATUS_TXOFF	326,15469
#define E1000_STATUS_SPEED_MASK	327,15534
#define E1000_STATUS_SPEED_10	328,15577
#define E1000_STATUS_SPEED_100	329,15638
#define E1000_STATUS_SPEED_1000	330,15701
#define E1000_STATUS_LAN_INIT_DONE	331,15766
#define E1000_STATUS_PHYRA	332,15842
#define E1000_STATUS_GIO_MASTER_ENABLE	333,15906
#define E1000_STATUS_PCI66	334,15984
#define E1000_STATUS_BUS64	335,16043
#define E1000_STATUS_2P5_SKU	336,16103
#define E1000_STATUS_2P5_SKU_OVER	337,16174
#define E1000_STATUS_PCIX_MODE	338,16248
#define E1000_STATUS_PCIX_SPEED	339,16308
#define E1000_STATUS_PCIX_SPEED_66	342,16437
#define E1000_STATUS_PCIX_SPEED_100	343,16512
#define E1000_STATUS_PCIX_SPEED_133	344,16589
#define SPEED_10	346,16667
#define SPEED_100	347,16687
#define SPEED_1000	348,16709
#define SPEED_2500	349,16733
#define HALF_DUPLEX	350,16757
#define FULL_DUPLEX	351,16779
#define PHY_FORCE_TIME	353,16802
#define ADVERTISE_10_HALF	355,16829
#define ADVERTISE_10_FULL	356,16863
#define ADVERTISE_100_HALF	357,16897
#define ADVERTISE_100_FULL	358,16932
#define ADVERTISE_1000_HALF	359,16967
#define ADVERTISE_1000_FULL	360,17028
#define E1000_ALL_SPEED_DUPLEX	363,17116
#define E1000_ALL_NOT_GIG	366,17258
#define E1000_ALL_100_SPEED	369,17373
#define E1000_ALL_10_SPEED	370,17443
#define E1000_ALL_HALF_DUPLEX	371,17510
#define AUTONEG_ADVERTISE_SPEED_DEFAULT	373,17582
#define E1000_PHY_LED0_MODE_MASK	376,17665
#define E1000_PHY_LED0_IVRT	377,17709
#define E1000_PHY_LED0_MASK	378,17749
#define E1000_LEDCTL_LED0_MODE_MASK	380,17790
#define E1000_LEDCTL_LED0_MODE_SHIFT	381,17837
#define E1000_LEDCTL_LED0_IVRT	382,17876
#define E1000_LEDCTL_LED0_BLINK	383,17919
#define E1000_LEDCTL_MODE_LINK_UP	385,17964
#define E1000_LEDCTL_MODE_LED_ON	386,18002
#define E1000_LEDCTL_MODE_LED_OFF	387,18039
#define E1000_TXD_DTYP_D	390,18120
#define E1000_TXD_DTYP_C	391,18178
#define E1000_TXD_POPTS_IXSM	392,18239
#define E1000_TXD_POPTS_TXSM	393,18304
#define E1000_TXD_CMD_EOP	394,18374
#define E1000_TXD_CMD_IFCS	395,18431
#define E1000_TXD_CMD_IC	396,18501
#define E1000_TXD_CMD_RS	397,18559
#define E1000_TXD_CMD_RPS	398,18615
#define E1000_TXD_CMD_DEXT	399,18677
#define E1000_TXD_CMD_VLE	400,18749
#define E1000_TXD_CMD_IDE	401,18805
#define E1000_TXD_STAT_DD	402,18869
#define E1000_TXD_STAT_EC	403,18928
#define E1000_TXD_STAT_LC	404,18989
#define E1000_TXD_STAT_TU	405,19048
#define E1000_TXD_CMD_TCP	406,19109
#define E1000_TXD_CMD_IP	407,19163
#define E1000_TXD_CMD_TSE	408,19215
#define E1000_TXD_STAT_TC	409,19273
#define E1000_TXD_EXTCMD_TSTAMP	410,19328
#define E1000_TCTL_EN	413,19427
#define E1000_TCTL_PSP	414,19477
#define E1000_TCTL_CT	415,19536
#define E1000_TCTL_COLD	416,19596
#define E1000_TCTL_RTLC	417,19657
#define E1000_TCTL_MULR	418,19729
#define E1000_TARC0_ENABLE	421,19830
#define E1000_SCTL_DISABLE_SERDES_LOOPBACK	424,19914
#define E1000_SCTL_ENABLE_SERDES_LOOPBACK	425,19964
#define E1000_RXCSUM_IPOFL	428,20045
#define E1000_RXCSUM_TUOFL	429,20111
#define E1000_RXCSUM_CRCOFL	430,20182
#define E1000_RXCSUM_IPPCSE	431,20248
#define E1000_RXCSUM_PCSD	432,20320
#define E1000_RFCTL_NFSW_DIS	435,20416
#define E1000_RFCTL_NFSR_DIS	436,20457
#define E1000_RFCTL_ACK_DIS	437,20498
#define E1000_RFCTL_EXTEN	438,20538
#define E1000_RFCTL_IPV6_EX_DIS	439,20576
#define E1000_RFCTL_NEW_IPV6_EXT_DIS	440,20620
#define E1000_RFCTL_LEF	441,20668
#define E1000_COLLISION_THRESHOLD	444,20755
#define E1000_CT_SHIFT	445,20792
#define E1000_COLLISION_DISTANCE	446,20819
#define E1000_COLD_SHIFT	447,20855
#define DEFAULT_82542_TIPG_IPGT	450,20936
#define DEFAULT_82543_TIPG_IPGT_FIBER	451,20972
#define DEFAULT_82543_TIPG_IPGT_COPPER	452,21012
#define E1000_TIPG_IPGT_MASK	454,21054
#define DEFAULT_82542_TIPG_IPGR1	456,21096
#define DEFAULT_82543_TIPG_IPGR1	457,21131
#define E1000_TIPG_IPGR1_SHIFT	458,21166
#define DEFAULT_82542_TIPG_IPGR2	460,21202
#define DEFAULT_82543_TIPG_IPGR2	461,21238
#define DEFAULT_80003ES2LAN_TIPG_IPGR2	462,21273
#define E1000_TIPG_IPGR2_SHIFT	463,21314
#define ETHERNET_IEEE_VLAN_TYPE	466,21379
#define ETHERNET_FCS_SIZE	468,21442
#define MAX_JUMBO_FRAME_SIZE	469,21471
#define E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP	472,21555
#define E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE	473,21610
#define E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE	474,21664
#define E1000_EXTCNF_CTRL_SWFLAG	475,21718
#define E1000_EXTCNF_CTRL_GATE_PHY_CFG	476,21763
#define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK	477,21814
#define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT	478,21872
#define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK	479,21923
#define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT	480,21981
#define E1000_PHY_CTRL_D0A_LPLU	482,22033
#define E1000_PHY_CTRL_NOND0A_LPLU	483,22078
#define E1000_PHY_CTRL_NOND0A_GBE_DISABLE	484,22125
#define E1000_PHY_CTRL_GBE_DISABLE	485,22178
#define E1000_KABGTXD_BGSQLBIAS	487,22226
#define E1000_LPIC_LPIET_SHIFT	490,22301
#define E1000_PBA_8K	493,22389
#define E1000_PBA_10K	494,22431
#define E1000_PBA_12K	495,22475
#define E1000_PBA_14K	496,22519
#define E1000_PBA_16K	497,22563
#define E1000_PBA_18K	498,22607
#define E1000_PBA_20K	499,22637
#define E1000_PBA_22K	500,22667
#define E1000_PBA_24K	501,22697
#define E1000_PBA_26K	502,22727
#define E1000_PBA_30K	503,22757
#define E1000_PBA_32K	504,22787
#define E1000_PBA_34K	505,22817
#define E1000_PBA_35K	506,22847
#define E1000_PBA_38K	507,22877
#define E1000_PBA_40K	508,22907
#define E1000_PBA_48K	509,22937
#define E1000_PBA_64K	510,22981
#define E1000_PBA_RXA_MASK	512,23026
#define E1000_PBS_16K	514,23061
#define E1000_PBECCSTS_CORR_ERR_CNT_MASK	517,23164
#define E1000_PBECCSTS_UNCORR_ERR_CNT_MASK	518,23216
#define E1000_PBECCSTS_UNCORR_ERR_CNT_SHIFT	519,23270
#define E1000_PBECCSTS_ECC_ENABLE	520,23316
#define IFS_MAX	522,23363
#define IFS_MIN	523,23384
#define IFS_RATIO	524,23405
#define IFS_STEP	525,23426
#define MIN_NUM_XMITS	526,23447
#define E1000_SWSM_SMBI	529,23504
#define E1000_SWSM_SWESMBI	530,23567
#define E1000_SWSM_DRV_LOAD	531,23628
#define E1000_SWSM2_LOCK	533,23692
#define E1000_ICR_TXDW	536,23793
#define E1000_ICR_TXQE	537,23861
#define E1000_ICR_LSC	538,23923
#define E1000_ICR_RXSEQ	539,23982
#define E1000_ICR_RXDMT0	540,24042
#define E1000_ICR_RXO	541,24111
#define E1000_ICR_RXT0	542,24162
#define E1000_ICR_VMMB	543,24226
#define E1000_ICR_RXCFG	544,24279
#define E1000_ICR_GPI_EN0	545,24340
#define E1000_ICR_GPI_EN1	546,24392
#define E1000_ICR_GPI_EN2	547,24444
#define E1000_ICR_GPI_EN3	548,24496
#define E1000_ICR_TXD_LOW	549,24548
#define E1000_ICR_MNG	550,24585
#define E1000_ICR_ECCER	551,24645
#define E1000_ICR_TS	552,24711
#define E1000_ICR_DRSTA	553,24770
#define E1000_ICR_INT_ASSERTED	555,24900
#define E1000_ICR_DOUTSYNC	556,24942
#define E1000_ICR_RXQ0	557,25006
#define E1000_ICR_RXQ1	558,25068
#define E1000_ICR_TXQ0	559,25130
#define E1000_ICR_TXQ1	560,25192
#define E1000_ICR_OTHER	561,25254
#define E1000_ICR_FER	562,25313
#define E1000_ICR_THS	564,25366
#define E1000_ICR_MDDET	565,25435
#define E1000_PBA_ECC_COUNTER_MASK	568,25525
#define E1000_PBA_ECC_COUNTER_SHIFT	569,25594
#define E1000_PBA_ECC_CORR_EN	570,25663
#define E1000_PBA_ECC_STAT_CLR	571,25738
#define E1000_PBA_ECC_INT_EN	572,25810
#define E1000_EICR_RX_QUEUE0	575,25923
#define E1000_EICR_RX_QUEUE1	576,25990
#define E1000_EICR_RX_QUEUE2	577,26057
#define E1000_EICR_RX_QUEUE3	578,26124
#define E1000_EICR_TX_QUEUE0	579,26191
#define E1000_EICR_TX_QUEUE1	580,26258
#define E1000_EICR_TX_QUEUE2	581,26325
#define E1000_EICR_TX_QUEUE3	582,26392
#define E1000_EICR_TCP_TIMER	583,26459
#define E1000_EICR_OTHER	584,26515
#define E1000_TCPTIMER_KS	586,26596
#define E1000_TCPTIMER_COUNT_ENABLE	587,26649
#define E1000_TCPTIMER_COUNT_FINISH	588,26715
#define E1000_TCPTIMER_LOOP	589,26781
#define IMS_ENABLE_MASK 599,27188
#define E1000_IMS_TXDW	607,27358
#define E1000_IMS_TXQE	608,27427
#define E1000_IMS_LSC	609,27496
#define E1000_IMS_VMMB	610,27562
#define E1000_IMS_RXSEQ	611,27628
#define E1000_IMS_RXDMT0	612,27695
#define E1000_IMS_RXO	613,27767
#define E1000_IMS_RXT0	614,27825
#define E1000_IMS_TXD_LOW	615,27887
#define E1000_IMS_ECCER	616,27931
#define E1000_IMS_TS	617,28004
#define E1000_IMS_DRSTA	618,28070
#define E1000_IMS_DOUTSYNC	619,28141
#define E1000_IMS_RXQ0	620,28213
#define E1000_IMS_RXQ1	621,28279
#define E1000_IMS_TXQ0	622,28345
#define E1000_IMS_TXQ1	623,28411
#define E1000_IMS_OTHER	624,28477
#define E1000_IMS_FER	625,28541
#define E1000_IMS_THS	627,28597
#define E1000_IMS_MDDET	628,28668
#define E1000_EIMS_RX_QUEUE0	630,28773
#define E1000_EIMS_RX_QUEUE1	631,28850
#define E1000_EIMS_RX_QUEUE2	632,28927
#define E1000_EIMS_RX_QUEUE3	633,29004
#define E1000_EIMS_TX_QUEUE0	634,29081
#define E1000_EIMS_TX_QUEUE1	635,29158
#define E1000_EIMS_TX_QUEUE2	636,29235
#define E1000_EIMS_TX_QUEUE3	637,29312
#define E1000_EIMS_TCP_TIMER	638,29389
#define E1000_EIMS_OTHER	639,29455
#define E1000_ICS_LSC	642,29555
#define E1000_ICS_RXSEQ	643,29623
#define E1000_ICS_RXDMT0	644,29692
#define E1000_EICS_RX_QUEUE0	647,29802
#define E1000_EICS_RX_QUEUE1	648,29879
#define E1000_EICS_RX_QUEUE2	649,29956
#define E1000_EICS_RX_QUEUE3	650,30033
#define E1000_EICS_TX_QUEUE0	651,30110
#define E1000_EICS_TX_QUEUE1	652,30187
#define E1000_EICS_TX_QUEUE2	653,30264
#define E1000_EICS_TX_QUEUE3	654,30341
#define E1000_EICS_TCP_TIMER	655,30418
#define E1000_EICS_OTHER	656,30484
#define E1000_EITR_ITR_INT_MASK	658,30558
#define E1000_EITR_CNT_IGNR	660,30655
#define E1000_EITR_INTERVAL 661,30730
#define E1000_TXDCTL_PTHRESH	664,30804
#define E1000_TXDCTL_HTHRESH	665,30876
#define E1000_TXDCTL_WTHRESH	666,30944
#define E1000_TXDCTL_GRAN	667,31017
#define E1000_TXDCTL_FULL_TX_DESC_WB	668,31079
#define E1000_TXDCTL_MAX_TX_DESC_PREFETCH 669,31151
#define E1000_TXDCTL_COUNT_DESC	671,31293
#define FLOW_CONTROL_ADDRESS_LOW	674,31366
#define FLOW_CONTROL_ADDRESS_HIGH	675,31410
#define FLOW_CONTROL_TYPE	676,31455
#define VLAN_TAG_SIZE	679,31520
#define E1000_VLAN_FILTER_TBL_SIZE	680,31579
#define E1000_RAR_ENTRIES	689,32035
#define E1000_RAH_AV	690,32064
#define E1000_RAL_MAC_ADDR_LEN	691,32128
#define E1000_RAH_MAC_ADDR_LEN	692,32161
#define E1000_RAH_QUEUE_MASK_82575	693,32194
#define E1000_RAH_POOL_1	694,32240
#define E1000_SUCCESS	697,32295
#define E1000_ERR_NVM	698,32321
#define E1000_ERR_PHY	699,32347
#define E1000_ERR_CONFIG	700,32373
#define E1000_ERR_PARAM	701,32401
#define E1000_ERR_MAC_INIT	702,32429
#define E1000_ERR_PHY_TYPE	703,32459
#define E1000_ERR_RESET	704,32489
#define E1000_ERR_MASTER_REQUESTS_PENDING	705,32517
#define E1000_ERR_HOST_INTERFACE_COMMAND	706,32562
#define E1000_BLK_PHY_RESET	707,32606
#define E1000_ERR_SWFW_SYNC	708,32638
#define E1000_NOT_IMPLEMENTED	709,32670
#define E1000_ERR_MBX	710,32704
#define E1000_ERR_INVALID_ARGUMENT	711,32731
#define E1000_ERR_NO_SPACE	712,32769
#define E1000_ERR_NVM_PBA_SECTION	713,32800
#define E1000_ERR_I2C	714,32837
#define E1000_ERR_INVM_VALUE_NOT_FOUND	715,32864
#define FIBER_LINK_UP_LIMIT	718,32977
#define COPPER_LINK_UP_LIMIT	719,33009
#define PHY_AUTO_NEG_LIMIT	720,33042
#define PHY_FORCE_LIMIT	721,33073
#define MASTER_DISABLE_TIMEOUT	723,33174
#define PHY_CFG_TIMEOUT	725,33290
#define MDIO_OWNERSHIP_TIMEOUT	727,33389
#define AUTO_READ_DONE_TIMEOUT	729,33493
#define E1000_FCRTH_RTH	732,33548
#define E1000_FCRTL_RTL	733,33614
#define E1000_FCRTL_XONE	734,33680
#define E1000_TXCW_FD	737,33787
#define E1000_TXCW_PAUSE	738,33844
#define E1000_TXCW_ASM_DIR	739,33909
#define E1000_TXCW_PAUSE_MASK	740,33979
#define E1000_TXCW_ANE	741,34050
#define E1000_RXCW_CW	744,34141
#define E1000_RXCW_IV	745,34199
#define E1000_RXCW_C	746,34262
#define E1000_RXCW_SYNCH	747,34316
#define E1000_TSYNCTXCTL_VALID	749,34380
#define E1000_TSYNCTXCTL_ENABLED	750,34448
#define E1000_TSYNCRXCTL_VALID	752,34522
#define E1000_TSYNCRXCTL_TYPE_MASK	753,34590
#define E1000_TSYNCRXCTL_TYPE_L2_V2	754,34655
#define E1000_TSYNCRXCTL_TYPE_L4_V1	755,34696
#define E1000_TSYNCRXCTL_TYPE_L2_L4_V2	756,34737
#define E1000_TSYNCRXCTL_TYPE_ALL	757,34781
#define E1000_TSYNCRXCTL_TYPE_EVENT_V2	758,34820
#define E1000_TSYNCRXCTL_ENABLED	759,34864
#define E1000_TSYNCRXCTL_SYSCFI	760,34937
#define E1000_RXMTRL_PTP_V1_SYNC_MESSAGE	762,35008
#define E1000_RXMTRL_PTP_V1_DELAY_REQ_MESSAGE	763,35060
#define E1000_RXMTRL_PTP_V2_SYNC_MESSAGE	765,35118
#define E1000_RXMTRL_PTP_V2_DELAY_REQ_MESSAGE	766,35170
#define E1000_TSYNCRXCFG_PTP_V1_CTRLT_MASK	768,35228
#define E1000_TSYNCRXCFG_PTP_V1_SYNC_MESSAGE	769,35283
#define E1000_TSYNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE	770,35334
#define E1000_TSYNCRXCFG_PTP_V1_FOLLOWUP_MESSAGE	771,35389
#define E1000_TSYNCRXCFG_PTP_V1_DELAY_RESP_MESSAGE	772,35443
#define E1000_TSYNCRXCFG_PTP_V1_MANAGEMENT_MESSAGE	773,35499
#define E1000_TSYNCRXCFG_PTP_V2_MSGID_MASK	775,35556
#define E1000_TSYNCRXCFG_PTP_V2_SYNC_MESSAGE	776,35611
#define E1000_TSYNCRXCFG_PTP_V2_DELAY_REQ_MESSAGE	777,35664
#define E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_REQ_MESSAGE	778,35721
#define E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_RESP_MESSAGE	779,35783
#define E1000_TSYNCRXCFG_PTP_V2_FOLLOWUP_MESSAGE	780,35846
#define E1000_TSYNCRXCFG_PTP_V2_DELAY_RESP_MESSAGE	781,35902
#define E1000_TSYNCRXCFG_PTP_V2_PATH_DELAY_FOLLOWUP_MESSAGE 782,35960
#define E1000_TSYNCRXCFG_PTP_V2_ANNOUNCE_MESSAGE	783,36027
#define E1000_TSYNCRXCFG_PTP_V2_SIGNALLING_MESSAGE	784,36083
#define E1000_TSYNCRXCFG_PTP_V2_MANAGEMENT_MESSAGE	785,36141
#define E1000_TIMINCA_16NS_SHIFT	787,36200
#define E1000_TIMINCA_INCPERIOD_SHIFT	788,36236
#define E1000_TIMINCA_INCVALUE_MASK	789,36277
#define E1000_TSICR_TXTS	791,36325
#define E1000_TSIM_TXTS	792,36362
#define E1000_TTQF_DISABLE_MASK	794,36435
#define E1000_TTQF_QUEUE_ENABLE	795,36503
#define E1000_TTQF_PROTOCOL_MASK	796,36572
#define E1000_TTQF_PROTOCOL_TCP	798,36695
#define E1000_TTQF_PROTOCOL_UDP	800,36789
#define E1000_TTQF_PROTOCOL_SCTP	802,36884
#define E1000_TTQF_PROTOCOL_SHIFT	803,36921
#define E1000_TTQF_QUEUE_SHIFT	804,36989
#define E1000_TTQF_RX_QUEUE_MASK	805,37052
#define E1000_TTQF_MASK_ENABLE	806,37115
#define E1000_IMIR_CLEAR_MASK	807,37185
#define E1000_IMIR_PORT_BYPASS	808,37253
#define E1000_IMIR_PRIORITY_SHIFT	809,37320
#define E1000_IMIREXT_CLEAR_MASK	810,37383
#define E1000_MDICNFG_EXT_MDIO	812,37454
#define E1000_MDICNFG_COM_MDIO	813,37527
#define E1000_MDICNFG_PHY_MASK	814,37596
#define E1000_MDICNFG_PHY_SHIFT	815,37639
#define E1000_MEDIA_PORT_COPPER	817,37676
#define E1000_MEDIA_PORT_OTHER	818,37712
#define E1000_M88E1112_AUTO_COPPER_SGMII	819,37747
#define E1000_M88E1112_AUTO_COPPER_BASEX	820,37792
#define E1000_M88E1112_STATUS_LINK	821,37837
#define E1000_M88E1112_MAC_CTRL_1	822,37905
#define E1000_M88E1112_MAC_CTRL_1_MODE_MASK	823,37945
#define E1000_M88E1112_MAC_CTRL_1_MODE_SHIFT	824,38014
#define E1000_M88E1112_PAGE_ADDR	825,38061
#define E1000_M88E1112_STATUS	826,38100
#define E1000_THSTAT_LOW_EVENT	828,38138
#define E1000_THSTAT_MID_EVENT	829,38209
#define E1000_THSTAT_HIGH_EVENT	830,38280
#define E1000_THSTAT_PWR_DOWN	831,38353
#define E1000_THSTAT_LINK_THROTTLE	832,38418
#define E1000_IPCNFG_EEE_1G_AN	835,38518
#define E1000_IPCNFG_EEE_100M_AN	836,38588
#define E1000_EEER_TX_LPI_EN	837,38661
#define E1000_EEER_RX_LPI_EN	838,38727
#define E1000_EEER_LPI_FC	839,38793
#define E1000_EEER_EEE_NEG	841,38877
#define E1000_EEER_RX_LPI_STATUS	842,38942
#define E1000_EEER_TX_LPI_STATUS	843,39008
#define E1000_EEE_LP_ADV_ADDR_I350	844,39074
#define E1000_M88E1543_PAGE_ADDR	845,39147
#define E1000_M88E1543_EEE_CTRL_1	846,39218
#define E1000_M88E1543_EEE_CTRL_1_MS	847,39256
#define E1000_EEE_ADV_DEV_I354	848,39327
#define E1000_EEE_ADV_ADDR_I354	849,39361
#define E1000_EEE_ADV_100_SUPPORTED	850,39397
#define E1000_EEE_ADV_1000_SUPPORTED	851,39474
#define E1000_PCS_STATUS_DEV_I354	852,39552
#define E1000_PCS_STATUS_ADDR_I354	853,39588
#define E1000_PCS_STATUS_RX_LPI_RCVD	854,39625
#define E1000_PCS_STATUS_TX_LPI_RCVD	855,39669
#define E1000_M88E1512_CFG_REG_1	856,39713
#define E1000_M88E1512_CFG_REG_2	857,39753
#define E1000_M88E1512_CFG_REG_3	858,39793
#define E1000_M88E1512_MODE	859,39833
#define E1000_EEE_SU_LPI_CLK_STP	860,39869
#define E1000_EEE_LP_ADV_DEV_I210	861,39938
#define E1000_EEE_LP_ADV_ADDR_I210	862,40007
#define E1000_GCR_RXD_NO_SNOOP	864,40105
#define E1000_GCR_RXDSCW_NO_SNOOP	865,40148
#define E1000_GCR_RXDSCR_NO_SNOOP	866,40193
#define E1000_GCR_TXD_NO_SNOOP	867,40238
#define E1000_GCR_TXDSCW_NO_SNOOP	868,40281
#define E1000_GCR_TXDSCR_NO_SNOOP	869,40326
#define E1000_GCR_CMPL_TMOUT_MASK	870,40371
#define E1000_GCR_CMPL_TMOUT_10ms	871,40416
#define E1000_GCR_CMPL_TMOUT_RESEND	872,40461
#define E1000_GCR_CAP_VER2	873,40508
#define PCIE_NO_SNOOP_ALL	875,40548
#define E1000_MMDAC_FUNC_DATA	882,40775
#define E1000_MPHY_ADDR_CTL	885,40889
#define E1000_MPHY_ADDR_CTL_OFFSET_MASK	886,40951
#define E1000_MPHY_DATA	887,41002
#define E1000_MPHY_PCS_CLK_REG_OFFSET	890,41089
#define E1000_MPHY_PCS_CLK_REG_DIGINELBEN	892,41180
#define MII_CR_SPEED_SELECT_MSB	895,41255
#define MII_CR_COLL_TEST_ENABLE	896,41335
#define MII_CR_FULL_DUPLEX	897,41403
#define MII_CR_RESTART_AUTO_NEG	898,41467
#define MII_CR_ISOLATE	899,41538
#define MII_CR_POWER_DOWN	900,41597
#define MII_CR_AUTO_NEG_EN	901,41648
#define MII_CR_SPEED_SELECT_LSB	902,41705
#define MII_CR_LOOPBACK	903,41785
#define MII_CR_RESET	904,41849
#define MII_CR_SPEED_1000	905,41911
#define MII_CR_SPEED_100	906,41944
#define MII_CR_SPEED_10	907,41976
#define MII_SR_EXTENDED_CAPS	910,42035
#define MII_SR_JABBER_DETECT	911,42108
#define MII_SR_LINK_STATUS	912,42166
#define MII_SR_AUTONEG_CAPS	913,42227
#define MII_SR_REMOTE_FAULT	914,42285
#define MII_SR_AUTONEG_COMPLETE	915,42346
#define MII_SR_PREAMBLE_SUPPRESS 916,42409
#define MII_SR_EXTENDED_STATUS	917,42482
#define MII_SR_100T2_HD_CAPS	918,42555
#define MII_SR_100T2_FD_CAPS	919,42623
#define MII_SR_10T_HD_CAPS	920,42691
#define MII_SR_10T_FD_CAPS	921,42757
#define MII_SR_100X_HD_CAPS	922,42823
#define MII_SR_100X_FD_CAPS	923,42890
#define MII_SR_100T4_CAPS	924,42957
#define NWAY_AR_SELECTOR_FIELD	927,43048
#define NWAY_AR_10T_HD_CAPS	928,43123
#define NWAY_AR_10T_FD_CAPS	929,43192
#define NWAY_AR_100TX_HD_CAPS	930,43261
#define NWAY_AR_100TX_FD_CAPS	931,43332
#define NWAY_AR_100T4_CAPS	932,43403
#define NWAY_AR_PAUSE	933,43459
#define NWAY_AR_ASM_DIR	934,43521
#define NWAY_AR_REMOTE_FAULT	935,43592
#define NWAY_AR_NEXT_PAGE	936,43658
#define NWAY_LPAR_SELECTOR_FIELD	939,43776
#define NWAY_LPAR_10T_HD_CAPS	940,43849
#define NWAY_LPAR_10T_FD_CAPS	941,43918
#define NWAY_LPAR_100TX_HD_CAPS	942,43987
#define NWAY_LPAR_100TX_FD_CAPS	943,44060
#define NWAY_LPAR_100T4_CAPS	944,44133
#define NWAY_LPAR_PAUSE	945,44196
#define NWAY_LPAR_ASM_DIR	946,44262
#define NWAY_LPAR_REMOTE_FAULT	947,44330
#define NWAY_LPAR_ACKNOWLEDGE	948,44400
#define NWAY_LPAR_NEXT_PAGE	949,44467
#define NWAY_ER_LP_NWAY_CAPS	952,44571
#define NWAY_ER_PAGE_RXD	953,44641
#define NWAY_ER_NEXT_PAGE_CAPS	954,44705
#define NWAY_ER_LP_NEXT_PAGE_CAPS	955,44775
#define NWAY_ER_PAR_DETECT_FAULT	956,44849
#define CR_1000T_ASYM_PAUSE	959,44957
#define CR_1000T_HD_CAPS	960,45029
#define CR_1000T_FD_CAPS	961,45097
#define CR_1000T_REPEATER_DTE	963,45215
#define CR_1000T_MS_VALUE	965,45309
#define CR_1000T_MS_ENABLE	967,45415
#define CR_1000T_TEST_MODE_NORMAL 968,45449
#define CR_1000T_TEST_MODE_1	969,45513
#define CR_1000T_TEST_MODE_2	970,45578
#define CR_1000T_TEST_MODE_3	971,45648
#define CR_1000T_TEST_MODE_4	972,45717
#define SR_1000T_IDLE_ERROR_CNT	975,45821
#define SR_1000T_ASYM_PAUSE_DIR	976,45894
#define SR_1000T_LP_HD_CAPS	977,45968
#define SR_1000T_LP_FD_CAPS	978,46033
#define SR_1000T_REMOTE_RX_STATUS	979,46098
#define SR_1000T_LOCAL_RX_STATUS	980,46164
#define SR_1000T_MS_CONFIG_RES	981,46228
#define SR_1000T_MS_CONFIG_FAULT	982,46300
#define SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT	984,46373
#define PHY_CONTROL	988,46502
#define PHY_STATUS	989,46551
#define PHY_ID1	990,46598
#define PHY_ID2	991,46647
#define PHY_AUTONEG_ADV	992,46696
#define PHY_LP_ABILITY	993,46754
#define PHY_AUTONEG_EXP	994,46822
#define PHY_NEXT_PAGE_TX	995,46880
#define PHY_LP_NEXT_PAGE	996,46929
#define PHY_1000T_CTRL	997,46988
#define PHY_1000T_STATUS	998,47046
#define PHY_EXT_STATUS	999,47104
#define PHY_CONTROL_LB	1001,47160
#define E1000_EECD_SK	1004,47233
#define E1000_EECD_CS	1005,47283
#define E1000_EECD_DI	1006,47339
#define E1000_EECD_DO	1007,47391
#define E1000_EECD_REQ	1008,47444
#define E1000_EECD_GNT	1009,47504
#define E1000_EECD_PRES	1010,47562
#define E1000_EECD_SIZE	1011,47616
#define E1000_EECD_BLOCKED	1012,47690
#define E1000_EECD_ABORT	1013,47766
#define E1000_EECD_TIMEOUT	1014,47835
#define E1000_EECD_ERROR_CLR	1015,47911
#define E1000_EECD_ADDR_BITS	1017,48041
#define E1000_EECD_TYPE	1018,48081
#define E1000_NVM_GRANT_ATTEMPTS	1020,48186
#define E1000_EECD_AUTO_RD	1022,48266
#define E1000_EECD_SIZE_EX_MASK	1023,48331
#define E1000_EECD_SIZE_EX_SHIFT	1024,48391
#define E1000_EECD_FLUPD	1025,48427
#define E1000_EECD_AUPDEN	1026,48483
#define E1000_EECD_SEC1VAL	1027,48549
#define E1000_EECD_SEC1VAL_VALID_MASK	1028,48611
#define E1000_EECD_FLUPD_I210	1029,48688
#define E1000_EECD_FLUDONE_I210	1030,48749
#define E1000_EECD_FLASH_DETECTED_I210	1031,48817
#define E1000_EECD_SEC1VAL_I210	1032,48888
#define E1000_FLUDONE_ATTEMPTS	1033,48955
#define E1000_EERD_EEWR_MAX_COUNT	1034,48993
#define E1000_I210_FIFO_SEL_RX	1035,49062
#define E1000_I210_FIFO_SEL_TX_QAV(1036,49099
#define E1000_I210_FIFO_SEL_TX_LEGACY	1037,49152
#define E1000_I210_FIFO_SEL_BMC2OS_TX	1038,49220
#define E1000_I210_FIFO_SEL_BMC2OS_RX	1039,49263
#define E1000_I210_FLASH_SECTOR_SIZE	1041,49307
#define E1000_I210_FW_PTR_MASK	1043,49430
#define E1000_I210_FW_VER_OFFSET	1045,49515
#define E1000_NVM_RW_REG_DATA	1047,49553
#define E1000_NVM_RW_REG_DONE	1048,49631
#define E1000_NVM_RW_REG_START	1049,49701
#define E1000_NVM_RW_ADDR_SHIFT	1050,49758
#define E1000_NVM_POLL_WRITE	1051,49826
#define E1000_NVM_POLL_READ	1052,49901
#define E1000_FLASH_UPDATES	1053,49974
#define NVM_COMPAT	1056,50031
#define NVM_ID_LED_SETTINGS	1057,50059
#define NVM_VERSION	1058,50095
#define NVM_SERDES_AMPLITUDE	1059,50124
#define NVM_PHY_CLASS_WORD	1060,50191
#define E1000_I210_NVM_FW_MODULE_PTR	1061,50226
#define E1000_I350_NVM_FW_MODULE_PTR	1062,50270
#define NVM_FUTURE_INIT_WORD1	1063,50314
#define NVM_ETRACK_WORD	1064,50352
#define NVM_ETRACK_HIWORD	1065,50385
#define NVM_COMB_VER_OFF	1066,50419
#define NVM_COMB_VER_PTR	1067,50452
#define NVM_MAJOR_MASK	1070,50512
#define NVM_MINOR_MASK	1071,50544
#define NVM_IMAGE_ID_MASK	1072,50576
#define NVM_COMB_VER_MASK	1073,50610
#define NVM_MAJOR_SHIFT	1074,50644
#define NVM_MINOR_SHIFT	1075,50673
#define NVM_COMB_VER_SHFT	1076,50701
#define NVM_VER_INVALID	1077,50730
#define NVM_ETRACK_SHIFT	1078,50763
#define NVM_ETRACK_VALID	1079,50792
#define NVM_NEW_DEC_MASK	1080,50825
#define NVM_HEX_CONV	1081,50858
#define NVM_HEX_TENS	1082,50884
#define E1000_I350_NVM_FW_LOADER_PATCH_PTR_OFFSET	1086,50990
#define E1000_I350_NVM_FW_VER_WORD1_OFFSET	1088,51083
#define E1000_I350_NVM_FW_VER_WORD2_OFFSET	1090,51167
#define E1000_I350_NVM_FW_VER_WORD3_OFFSET	1092,51244
#define E1000_I350_NVM_FW_VER_WORD4_OFFSET	1094,51327
#define NVM_MAC_ADDR	1096,51377
#define NVM_SUB_DEV_ID	1097,51407
#define NVM_SUB_VEN_ID	1098,51439
#define NVM_DEV_ID	1099,51471
#define NVM_VEN_ID	1100,51499
#define NVM_INIT_CTRL_2	1101,51527
#define NVM_INIT_CTRL_4	1102,51560
#define NVM_LED_1_CFG	1103,51593
#define NVM_LED_0_2_CFG	1104,51624
#define NVM_COMPAT_VALID_CSUM	1106,51658
#define NVM_FUTURE_INIT_WORD1_VALID_CSUM	1107,51696
#define NVM_INIT_CONTROL2_REG	1109,51745
#define NVM_INIT_CONTROL3_PORT_B	1110,51783
#define NVM_INIT_3GIO_3	1111,51823
#define NVM_SWDEF_PINS_CTRL_PORT_0	1112,51856
#define NVM_INIT_CONTROL3_PORT_A	1113,51898
#define NVM_CFG	1114,51938
#define NVM_ALT_MAC_ADDR_PTR	1115,51964
#define NVM_CHECKSUM_REG	1116,52001
#define NVM_COMPATIBILITY_REG_3	1117,52034
#define NVM_COMPATIBILITY_BIT_MASK	1118,52074
#define E1000_NVM_CFG_DONE_PORT_0	1120,52117
#define E1000_NVM_CFG_DONE_PORT_1	1121,52188
#define E1000_NVM_CFG_DONE_PORT_2	1122,52256
#define E1000_NVM_CFG_DONE_PORT_3	1123,52323
#define NVM_82580_LAN_FUNC_OFFSET(1125,52392
#define NVM_WORD24_COM_MDIO	1128,52515
#define NVM_WORD24_EXT_MDIO	1129,52579
#define NVM_WORD24_LNK_MODE_OFFSET	1131,52696
#define NVM_WORD24_82580_LNK_MODE_OFFSET	1133,52777
#define NVM_WORD0F_PAUSE_MASK	1137,52873
#define NVM_WORD0F_PAUSE	1138,52911
#define NVM_WORD0F_ASM_DIR	1139,52944
#define NVM_WORD0F_SWPDIO_EXT_MASK	1140,52979
#define NVM_WORD1A_ASPM_MASK	1143,53073
#define NVM_COMPAT_LOM	1146,53165
#define E1000_PBANUM_LENGTH	1149,53248
#define NVM_SUM	1152,53358
#define NVM_PBA_OFFSET_0	1155,53433
#define NVM_PBA_OFFSET_1	1156,53461
#define NVM_PBA_PTR_GUARD	1157,53489
#define NVM_RESERVED_WORD	1158,53523
#define NVM_PHY_CLASS_A	1159,53557
#define NVM_SERDES_AMPLITUDE_MASK	1160,53590
#define NVM_SIZE_MASK	1161,53631
#define NVM_SIZE_SHIFT	1162,53662
#define NVM_WORD_SIZE_BASE_SHIFT	1163,53690
#define NVM_SWDPIO_EXT_SHIFT	1164,53725
#define NVM_READ_OPCODE_MICROWIRE	1167,53789
#define NVM_WRITE_OPCODE_MICROWIRE	1168,53850
#define NVM_ERASE_OPCODE_MICROWIRE	1169,53913
#define NVM_EWEN_OPCODE_MICROWIRE	1170,53976
#define NVM_EWDS_OPCODE_MICROWIRE	1171,54044
#define NVM_MAX_RETRY_SPI	1174,54139
#define NVM_READ_OPCODE_SPI	1175,54208
#define NVM_WRITE_OPCODE_SPI	1176,54263
#define NVM_A8_OPCODE_SPI	1177,54320
#define NVM_WREN_OPCODE_SPI	1178,54386
#define NVM_RDSR_OPCODE_SPI	1179,54452
#define NVM_STATUS_RDY_SPI	1182,54547
#define ID_LED_RESERVED_0000	1185,54623
#define ID_LED_RESERVED_FFFF	1186,54659
#define ID_LED_DEFAULT	1187,54695
#define ID_LED_DEF1_DEF2	1191,54842
#define ID_LED_DEF1_ON2	1192,54871
#define ID_LED_DEF1_OFF2	1193,54900
#define ID_LED_ON1_DEF2	1194,54929
#define ID_LED_ON1_ON2	1195,54958
#define ID_LED_ON1_OFF2	1196,54986
#define ID_LED_OFF1_DEF2	1197,55015
#define ID_LED_OFF1_ON2	1198,55044
#define ID_LED_OFF1_OFF2	1199,55073
#define IGP_ACTIVITY_LED_MASK	1201,55103
#define IGP_ACTIVITY_LED_ENABLE	1202,55144
#define IGP_LED3_MODE	1203,55183
#define PCIX_COMMAND_REGISTER	1206,55254
#define PCIX_STATUS_REGISTER_LO	1207,55290
#define PCIX_STATUS_REGISTER_HI	1208,55328
#define PCI_HEADER_TYPE_REGISTER	1209,55366
#define PCIE_LINK_STATUS	1210,55404
#define PCIE_DEVICE_CONTROL2	1211,55435
#define PCIX_COMMAND_MMRBC_MASK	1213,55471
#define PCIX_COMMAND_MMRBC_SHIFT	1214,55511
#define PCIX_STATUS_HI_MMRBC_MASK	1215,55548
#define PCIX_STATUS_HI_MMRBC_SHIFT	1216,55589
#define PCIX_STATUS_HI_MMRBC_4K	1217,55628
#define PCIX_STATUS_HI_MMRBC_2K	1218,55665
#define PCIX_STATUS_LO_FUNC_MASK	1219,55702
#define PCI_HEADER_TYPE_MULTIFUNC	1220,55739
#define PCIE_LINK_WIDTH_MASK	1221,55778
#define PCIE_LINK_WIDTH_SHIFT	1222,55814
#define PCIE_LINK_SPEED_MASK	1223,55847
#define PCIE_LINK_SPEED_2500	1224,55882
#define PCIE_LINK_SPEED_5000	1225,55917
#define PCIE_DEVICE_CONTROL2_16ms	1226,55952
#define ETH_ADDR_LEN	1229,56015
#define PHY_REVISION_MASK	1232,56048
#define MAX_PHY_REG_ADDRESS	1233,56086
#define MAX_PHY_MULTI_PAGE_REG	1234,56154
#define M88E1000_E_PHY_ID	1240,56267
#define M88E1000_I_PHY_ID	1241,56304
#define M88E1011_I_PHY_ID	1242,56341
#define IGP01E1000_I_PHY_ID	1243,56378
#define M88E1111_I_PHY_ID	1244,56417
#define M88E1543_E_PHY_ID	1245,56454
#define M88E1512_E_PHY_ID	1246,56491
#define M88E1112_E_PHY_ID	1247,56528
#define I347AT4_E_PHY_ID	1248,56565
#define M88E1340M_E_PHY_ID	1249,56601
#define GG82563_E_PHY_ID	1250,56639
#define IGP03E1000_E_PHY_ID	1251,56675
#define IFE_E_PHY_ID	1252,56714
#define IFE_PLUS_E_PHY_ID	1253,56747
#define IFE_C_E_PHY_ID	1254,56784
#define BME1000_E_PHY_ID	1255,56819
#define BME1000_E_PHY_ID_R2	1256,56855
#define I82577_E_PHY_ID	1257,56894
#define I82578_E_PHY_ID	1258,56930
#define I82579_E_PHY_ID	1259,56966
#define I217_E_PHY_ID	1260,57002
#define I82580_I_PHY_ID	1261,57036
#define I350_I_PHY_ID	1262,57072
#define I210_I_PHY_ID	1263,57106
#define IGP04E1000_E_PHY_ID	1264,57140
#define M88_VENDOR	1265,57179
#define M88E1000_PHY_SPEC_CTRL	1268,57241
#define M88E1000_PHY_SPEC_STATUS	1269,57310
#define M88E1000_EXT_PHY_SPEC_CTRL	1270,57379
#define M88E1000_RX_ERR_CNTR	1271,57454
#define M88E1000_PHY_EXT_CTRL	1273,57519
#define M88E1000_PHY_PAGE_SELECT	1274,57590
#define M88E1000_PHY_GEN_CONTROL	1275,57664
#define M88E1000_PHY_VCO_REG_BIT8	1276,57735
#define M88E1000_PHY_VCO_REG_BIT11	1277,57810
#define M88E1000_PSCR_POLARITY_REVERSAL	1280,57928
#define M88E1000_PSCR_MDI_MANUAL_MODE	1282,58067
#define M88E1000_PSCR_MDIX_MANUAL_MODE	1283,58112
#define M88E1000_PSCR_AUTO_X_1000T	1285,58255
#define M88E1000_PSCR_AUTO_X_MODE	1287,58337
#define M88E1000_PSCR_ASSERT_CRS_ON_TX	1288,58378
#define M88E1000_PSSR_REV_POLARITY	1291,58494
#define M88E1000_PSSR_DOWNSHIFT	1292,58562
#define M88E1000_PSSR_MDIX	1293,58622
#define M88E1000_PSSR_CABLE_LENGTH	1300,58751
#define M88E1000_PSSR_LINK	1301,58793
#define M88E1000_PSSR_SPD_DPLX_RESOLVED	1302,58857
#define M88E1000_PSSR_DPLX	1303,58936
#define M88E1000_PSSR_SPEED	1304,59000
#define M88E1000_PSSR_100MBS	1305,59060
#define M88E1000_PSSR_1000MBS	1306,59113
#define M88E1000_PSSR_CABLE_LENGTH_SHIFT	1308,59169
#define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK	1313,59313
#define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X	1314,59365
#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK	1318,59514
#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X	1319,59565
#define M88E1000_EPSCR_TX_CLK_25	1320,59614
#define I347AT4_PCDL	1323,59706
#define I347AT4_PCDC	1324,59768
#define I347AT4_PAGE_SELECT	1325,59831
#define I347AT4_PSCR_DOWNSHIFT_ENABLE	1332,60019
#define I347AT4_PSCR_DOWNSHIFT_MASK	1333,60064
#define I347AT4_PSCR_DOWNSHIFT_1X	1334,60107
#define I347AT4_PSCR_DOWNSHIFT_2X	1335,60148
#define I347AT4_PSCR_DOWNSHIFT_3X	1336,60189
#define I347AT4_PSCR_DOWNSHIFT_4X	1337,60230
#define I347AT4_PSCR_DOWNSHIFT_5X	1338,60271
#define I347AT4_PSCR_DOWNSHIFT_6X	1339,60312
#define I347AT4_PSCR_DOWNSHIFT_7X	1340,60353
#define I347AT4_PSCR_DOWNSHIFT_8X	1341,60394
#define I347AT4_PCDC_CABLE_LENGTH_UNIT	1344,60480
#define M88E1112_VCT_DSP_DISTANCE	1347,60577
#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK	1350,60668
#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X	1351,60721
#define I82578_EPSCR_DOWNSHIFT_ENABLE	1353,60773
#define I82578_EPSCR_DOWNSHIFT_COUNTER_MASK	1354,60819
#define BME1000_PSCR_ENABLE_DOWNSHIFT	1357,60915
#define GG82563_PAGE_SHIFT	1363,61041
#define GG82563_REG(1364,61070
#define GG82563_MIN_ALT_REG	1366,61169
#define GG82563_PHY_SPEC_CTRL	1369,61234
#define GG82563_PHY_PAGE_SELECT	1370,61305
#define GG82563_PHY_SPEC_CTRL_2	1371,61375
#define GG82563_PHY_PAGE_SELECT_ALT	1372,61449
#define GG82563_PHY_MAC_SPEC_CTRL	1375,61563
#define GG82563_PHY_DSP_DISTANCE	1377,61617
#define GG82563_PHY_KMRN_MODE_CTRL	1381,61756
#define GG82563_PHY_PWR_MGMT_CTRL	1382,61812
#define GG82563_PHY_INBAND_CTRL	1385,61919
#define E1000_MDIC_REG_MASK	1388,62010
#define E1000_MDIC_REG_SHIFT	1389,62049
#define E1000_MDIC_PHY_MASK	1390,62081
#define E1000_MDIC_PHY_SHIFT	1391,62120
#define E1000_MDIC_OP_WRITE	1392,62152
#define E1000_MDIC_OP_READ	1393,62191
#define E1000_MDIC_READY	1394,62229
#define E1000_MDIC_ERROR	1395,62265
#define E1000_MDIC_DEST	1396,62301
#define E1000_GEN_CTL_READY	1399,62359
#define E1000_GEN_CTL_ADDRESS_SHIFT	1400,62399
#define E1000_GEN_POLL_TIMEOUT	1401,62437
#define E1000_LSECTXCAP_SUM_MASK	1404,62504
#define E1000_LSECTXCAP_SUM_SHIFT	1405,62548
#define E1000_LSECRXCAP_SUM_MASK	1406,62585
#define E1000_LSECRXCAP_SUM_SHIFT	1407,62629
#define E1000_LSECTXCTRL_EN_MASK	1409,62667
#define E1000_LSECTXCTRL_DISABLE	1410,62711
#define E1000_LSECTXCTRL_AUTH	1411,62748
#define E1000_LSECTXCTRL_AUTH_ENCRYPT	1412,62783
#define E1000_LSECTXCTRL_AISCI	1413,62825
#define E1000_LSECTXCTRL_PNTHRSH_MASK	1414,62868
#define E1000_LSECTXCTRL_RSV_MASK	1415,62917
#define E1000_LSECRXCTRL_EN_MASK	1417,62963
#define E1000_LSECRXCTRL_EN_SHIFT	1418,63007
#define E1000_LSECRXCTRL_DISABLE	1419,63043
#define E1000_LSECRXCTRL_CHECK	1420,63080
#define E1000_LSECRXCTRL_STRICT	1421,63116
#define E1000_LSECRXCTRL_DROP	1422,63153
#define E1000_LSECRXCTRL_PLSH	1423,63188
#define E1000_LSECRXCTRL_RP	1424,63230
#define E1000_LSECRXCTRL_RSV_MASK	1425,63270
#define E1000_RTTBCNRC_RS_ENA	1428,63354
#define E1000_RTTBCNRC_RF_DEC_MASK	1429,63396
#define E1000_RTTBCNRC_RF_INT_SHIFT	1430,63442
#define E1000_RTTBCNRC_RF_INT_MASK	1431,63481
#define E1000_DMACR_DMACWT_MASK	1436,63653
#define E1000_DMACR_DMACTHR_MASK	1438,63731
#define E1000_DMACR_DMACTHR_SHIFT	1439,63775
#define E1000_DMACR_DMAC_LX_MASK	1441,63847
#define E1000_DMACR_DMAC_LX_SHIFT	1442,63891
#define E1000_DMACR_DMAC_EN	1443,63928
#define E1000_DMACR_DC_BMC2OSW_EN	1445,64043
#define E1000_DMCTXTH_DMCTTHR_MASK	1448,64129
#define E1000_DMCTLX_TTLX_MASK	1450,64176
#define E1000_DMCRTRH_UTRESH_MASK	1453,64277
#define E1000_DMCRTRH_LRPRCW	1455,64361
#define E1000_DMCCNT_CCOUNT_MASK	1458,64443
#define E1000_FCRTC_RTH_COAL_MASK	1461,64526
#define E1000_FCRTC_RTH_COAL_SHIFT	1462,64571
#define E1000_PCIEMISC_LX_DECISION	1464,64650
#define E1000_RXPBS_CFG_TS_EN	1466,64697
#define E1000_RXPBS_SIZE_I210_MASK	1467,64768
#define E1000_TXPB0S_SIZE_I210_MASK	1468,64842
#define E1000_PROXYFC_D0	1471,64947
#define E1000_PROXYFC_EX	1472,65011
#define E1000_PROXYFC_MC	1473,65075
#define E1000_PROXYFC_BC	1474,65136
#define E1000_PROXYFC_ARP_DIRECTED	1475,65202
#define E1000_PROXYFC_IPV4	1476,65277
#define E1000_PROXYFC_IPV6	1477,65343
#define E1000_PROXYFC_NS	1478,65409
#define E1000_PROXYFC_ARP	1479,65479
#define E1000_PROXYS_CLEAR	1481,65564
#define E1000_FWSTS_FWRI	1484,65638
#define E1000_VTCTRL_RST	1486,65718
#define E1000_STATUS_LAN_ID_MASK	1488,65771
#define E1000_STATUS_LAN_ID_OFFSET	1490,65893
#define E1000_VFTA_ENTRIES	1491,65930
#define E1000_UNUSEDARG1493,65986
#define ERROR_REPORT(1496,66060

lib/librte_pmd_e1000/e1000/e1000_i210.h,1974
#define _E1000_I210_H_35,1700
#define E1000_STM_OPCODE	55,2575
#define E1000_EEPROM_FLASH_SIZE_WORD	56,2608
#define INVM_DWORD_TO_RECORD_TYPE(58,2651
#define INVM_DWORD_TO_WORD_ADDRESS(60,2725
#define INVM_DWORD_TO_WORD_DATA(62,2814
enum E1000_INVM_STRUCTURE_TYPE 65,2903
	E1000_INVM_UNINITIALIZED_STRUCTURE	66,2936
	E1000_INVM_UNINITIALIZED_STRUCTURE		= 0x00,x0066,2936
	E1000_INVM_WORD_AUTOLOAD_STRUCTURE	67,2981
	E1000_INVM_WORD_AUTOLOAD_STRUCTURE		= 0x01,x0167,2981
	E1000_INVM_CSR_AUTOLOAD_STRUCTURE	68,3026
	E1000_INVM_CSR_AUTOLOAD_STRUCTURE		= 0x02,x0268,3026
	E1000_INVM_PHY_REGISTER_AUTOLOAD_STRUCTURE	69,3070
	E1000_INVM_PHY_REGISTER_AUTOLOAD_STRUCTURE	= 0x03,x0369,3070
	E1000_INVM_RSA_KEY_SHA256_STRUCTURE	70,3122
	E1000_INVM_RSA_KEY_SHA256_STRUCTURE		= 0x04,x0470,3122
	E1000_INVM_INVALIDATED_STRUCTURE	71,3168
	E1000_INVM_INVALIDATED_STRUCTURE		= 0x0F,x0F71,3168
#define E1000_INVM_RSA_KEY_SHA256_DATA_SIZE_IN_DWORDS	74,3215
#define E1000_INVM_CSR_AUTOLOAD_DATA_SIZE_IN_DWORDS	75,3271
#define E1000_INVM_ULT_BYTES_SIZE	76,3325
#define E1000_INVM_RECORD_SIZE_IN_BYTES	77,3361
#define E1000_INVM_VER_FIELD_ONE	78,3403
#define E1000_INVM_VER_FIELD_TWO	79,3443
#define E1000_INVM_IMGTYPE_FIELD	80,3485
#define E1000_INVM_MAJOR_MASK	82,3530
#define E1000_INVM_MINOR_MASK	83,3566
#define E1000_INVM_MAJOR_SHIFT	84,3600
#define ID_LED_DEFAULT_I210	86,3634
#define ID_LED_DEFAULT_I210_SERDES	89,3753
#define NVM_INIT_CTRL_2_DEFAULT_I211	94,3921
#define NVM_INIT_CTRL_4_DEFAULT_I211	95,3965
#define NVM_LED_1_CFG_DEFAULT_I211	96,4009
#define NVM_LED_0_2_CFG_DEFAULT_I211	97,4051
#define E1000_PCI_PMCSR	100,4114
#define E1000_PCI_PMCSR_D3	101,4145
#define E1000_MAX_PLL_TRIES	102,4178
#define E1000_PHY_PLL_UNCONF	103,4209
#define E1000_PHY_PLL_FREQ_PAGE	104,4244
#define E1000_PHY_PLL_FREQ_REG	105,4286
#define E1000_INVM_DEFAULT_AL	106,4325
#define E1000_INVM_AUTOLOAD	107,4363
#define E1000_INVM_PLL_WO_VAL	108,4397

lib/librte_pmd_e1000/e1000/e1000_i210.c,1053
STATIC s32 e1000_acquire_nvm_i210(54,2489
STATIC void e1000_release_nvm_i210(72,2918
s32 e1000_acquire_swfw_sync_i210(87,3359
void e1000_release_swfw_sync_i210(139,4601
STATIC s32 e1000_get_hw_semaphore_i210(161,5133
s32 e1000_read_nvm_srrd_i210(234,6957
s32 e1000_write_nvm_srwr_i210(279,8377
STATIC s32 e1000_write_nvm_srwr(320,9643
STATIC s32 e1000_read_invm_word_i210(375,10975
STATIC s32 e1000_read_invm_i210(417,12377
s32 e1000_read_invm_version(498,14560
s32 e1000_validate_nvm_checksum_i210(597,17422
s32 e1000_update_nvm_checksum_i210(636,18446
bool e1000_get_flash_presence_i210(695,19875
s32 e1000_update_flash_i210(715,20245
s32 e1000_pool_flash_update_done_i210(746,20907
STATIC s32 e1000_init_nvm_params_i210(771,21460
void e1000_init_function_pointers_i210(804,22509
STATIC s32 e1000_valid_led_default_i210(820,22978
STATIC s32 __e1000_access_xmdio_reg(855,23850
s32 e1000_read_xmdio_reg(897,24869
s32 e1000_write_xmdio_reg(911,25281
STATIC s32 e1000_pll_workaround_i210(925,25669
s32 e1000_init_hw_i210(987,27614

lib/librte_pmd_e1000/e1000/e1000_nvm.c,1256
void e1000_init_nvm_ops_generic(44,1931
s32 e1000_null_read_nvm(65,2606
void e1000_null_nvm_generic(78,2948
s32 e1000_null_led_default(89,3195
s32 e1000_null_write_nvm(101,3492
STATIC void e1000_raise_eec_clk(117,3901
STATIC void e1000_lower_eec_clk(132,4265
STATIC void e1000_shift_out_eec_bits(150,4869
STATIC u16 e1000_shift_in_eec_bits(197,6094
s32 e1000_poll_eerd_eewr_done(234,6838
s32 e1000_acquire_nvm_generic(264,7575
STATIC void e1000_standby_nvm(298,8318
void e1000_stop_nvm(339,9403
void e1000_release_nvm_generic(365,10104
STATIC s32 e1000_ready_nvm_eeprom(384,10499
s32 e1000_read_nvm_spi(443,12079
s32 e1000_read_nvm_microwire(503,13644
s32 e1000_read_nvm_eerd(558,15039
s32 e1000_write_nvm_spi(603,16331
s32 e1000_write_nvm_microwire(683,18447
s32 e1000_read_pba_string_generic(767,20395
s32 e1000_read_pba_length_generic(882,23451
s32 e1000_read_pba_num_generic(941,24898
s32 e1000_read_pba_raw(981,25900
s32 e1000_write_pba_raw(1050,27547
s32 e1000_get_pba_block_size(1109,29001
s32 e1000_read_mac_addr_generic(1165,30388
s32 e1000_validate_nvm_checksum_generic(1193,31135
s32 e1000_update_nvm_checksum_generic(1226,31916
STATIC void e1000_reload_nvm_generic(1257,32688
void e1000_get_fw_version(1277,33207

lib/librte_pmd_e1000/e1000/e1000_ich8lan.c,5299
union ich8_hws_flash_status 137,6705
	struct ich8_hsfsts 138,6735
		u16 flcdone:flcdone139,6757
		u16 flcerr:flcerr140,6803
		u16 dael:dael141,6849
		u16 berasesz:berasesz142,6899
		u16 flcinprog:flcinprog143,6949
		u16 reserved1:reserved1144,7004
		u16 reserved2:reserved2145,7047
		u16 fldesvalid:fldesvalid146,7090
		u16 flockdn:flockdn147,7146
	} hsf_status;148,7199
	u16 regval;149,7214
union ich8_hws_flash_ctrl 154,7331
	struct ich8_hsflctl 155,7359
		u16 flcgo:flcgo156,7382
		u16 flcycle:flcycle157,7422
		u16 reserved:reserved158,7463
		u16 fldbcount:fldbcount159,7503
		u16 flockdn:flockdn160,7556
	} hsf_ctrl;161,7596
	u16 regval;162,7609
union ich8_hws_flash_regacc 166,7668
	struct ich8_flracc 167,7698
		u32 grra:grra168,7720
		u32 grwa:grwa169,7767
		u32 gmrag:gmrag170,7816
		u32 gmwag:gmwag171,7872
	} hsf_flregacc;172,7929
	u16 regval;173,7946
STATIC bool e1000_phy_is_accessible_pchlan(186,8361
STATIC void e1000_toggle_lanphypc_pch_lpt(254,10102
STATIC s32 e1000_init_phy_workarounds_pchlan(298,11256
STATIC s32 e1000_init_phy_params_pchlan(431,14966
STATIC s32 e1000_init_phy_params_ich8lan(520,17696
STATIC s32 e1000_init_nvm_params_ich8lan(612,20631
STATIC s32 e1000_init_mac_params_ich8lan(679,22738
STATIC s32 __e1000_access_emi_reg_locked(802,26711
s32 e1000_read_emi_reg_locked(831,27446
s32 e1000_write_emi_reg_locked(846,27893
s32 e1000_set_eee_pchlan(867,28746
STATIC s32 e1000_k1_workaround_lpt_lp(957,31339
s32 e1000_enable_ulp_lpt_lp(1046,33850
s32 e1000_disable_ulp_lpt_lp(1190,38405
STATIC s32 e1000_check_for_copper_link_ich8lan(1372,43580
void e1000_init_function_pointers_ich8lan(1542,48327
STATIC s32 e1000_acquire_nvm_ich8lan(1570,49025
STATIC void e1000_release_nvm_ich8lan(1585,49366
STATIC s32 e1000_acquire_swflag_ich8lan(1601,49741
STATIC void e1000_release_swflag_ich8lan(1662,51183
STATIC bool e1000_check_mng_mode_ich8lan(1690,51935
STATIC bool e1000_check_mng_mode_pchlan(1711,52505
STATIC void e1000_rar_set_pch2lan(1734,53253
STATIC void e1000_rar_set_pch_lpt(1802,55294
STATIC void e1000_update_mc_addr_list_pch2lan(1879,57491
STATIC s32 e1000_check_reset_block_ich8lan(1923,58597
STATIC s32 e1000_write_smbus_addr(1950,59186
STATIC s32 e1000_sw_lcd_config_ich8lan(1991,60322
STATIC s32 e1000_k1_gig_workaround_hv(2116,63726
s32 e1000_configure_k1_ich8lan(2198,65783
STATIC s32 e1000_oem_bits_config_ich8lan(2251,67264
STATIC s32 e1000_set_mdio_slow_mode_hv(2318,68865
STATIC s32 e1000_hv_phy_workarounds_ich8lan(2340,69320
void e1000_copy_rx_addrs_to_phy_ich8lan(2425,71610
STATIC u32 e1000_calc_rx_da_crc(2463,72608
s32 e1000_lv_jumbo_workaround_ich8lan(2488,73212
STATIC s32 e1000_lv_phy_workarounds_ich8lan(2666,78417
STATIC s32 e1000_k1_workaround_lv(2702,79392
STATIC void e1000_gate_hw_phy_config_ich8lan(2753,80833
STATIC void e1000_lan_init_done_ich8lan(2779,81476
STATIC s32 e1000_post_phy_reset_ich8lan(2809,82401
STATIC s32 e1000_phy_hw_reset_ich8lan(2882,84224
STATIC s32 e1000_set_lplu_state_pchlan(2911,85210
STATIC s32 e1000_set_d0_lplu_state_ich8lan(2946,86221
STATIC s32 e1000_set_d3_lplu_state_ich8lan(3042,88920
STATIC s32 e1000_valid_nvm_bank_detect_ich8lan(3131,91482
STATIC s32 e1000_read_nvm_ich8lan(3198,93225
STATIC s32 e1000_flash_cycle_init_ich8lan(3258,94618
STATIC s32 e1000_flash_cycle_ich8lan(3331,96763
STATIC s32 e1000_read_flash_word_ich8lan(3368,97796
STATIC s32 e1000_read_flash_byte_ich8lan(3390,98367
STATIC s32 e1000_read_flash_data_ich8lan(3415,98984
STATIC s32 e1000_write_nvm_ich8lan(3493,101429
STATIC s32 e1000_update_nvm_checksum_ich8lan(3531,102571
STATIC s32 e1000_validate_nvm_checksum_ich8lan(3685,106860
STATIC s32 e1000_write_flash_data_ich8lan(3736,108195
STATIC s32 e1000_write_flash_byte_ich8lan(3811,110364
STATIC s32 e1000_retry_write_flash_byte_ich8lan(3830,110922
STATIC s32 e1000_erase_flash_bank_ich8lan(3863,111830
STATIC s32 e1000_valid_led_default_ich8lan(3974,115094
STATIC s32 e1000_id_led_init_pchlan(4005,116068
STATIC s32 e1000_get_bus_info_ich8lan(4073,117881
STATIC s32 e1000_reset_hw_ich8lan(4100,118551
STATIC s32 e1000_init_hw_ich8lan(4221,122109
STATIC void e1000_initialize_hw_bits_ich8lan(4306,124821
STATIC s32 e1000_setup_link_ich8lan(4390,127436
STATIC s32 e1000_setup_copper_link_ich8lan(4444,129030
STATIC s32 e1000_setup_copper_link_pch_lpt(4535,131189
STATIC s32 e1000_get_link_up_info_ich8lan(4564,132004
STATIC s32 e1000_kmrn_lock_loss_workaround_ich8lan(4599,133074
void e1000_set_kmrn_lock_loss_workaround_ich8lan(4661,134812
void e1000_igp3_phy_powerdown_workaround_ich8lan(4688,135523
void e1000_gig_downshift_workaround_ich8lan(4742,137142
void e1000_suspend_workarounds_ich8lan(4782,138506
void e1000_resume_workarounds_pchlan(4913,142483
STATIC s32 e1000_cleanup_led_ich8lan(4982,144418
STATIC s32 e1000_led_on_ich8lan(5000,144832
STATIC s32 e1000_led_off_ich8lan(5018,145276
STATIC s32 e1000_setup_led_pchlan(5036,145775
STATIC s32 e1000_cleanup_led_pchlan(5050,146128
STATIC s32 e1000_led_on_pchlan(5064,146429
STATIC s32 e1000_led_off_pchlan(5096,147241
STATIC s32 e1000_get_cfg_done_ich8lan(5134,148455
STATIC void e1000_power_down_phy_copper_ich8lan(5190,150108
STATIC void e1000_clear_hw_cntrs_ich8lan(5207,150625

lib/librte_pmd_e1000/e1000/e1000_ich8lan.h,6933
#define _E1000_ICH8LAN_H_35,1703
#define ICH_FLASH_GFPREG	37,1730
#define ICH_FLASH_HSFSTS	38,1763
#define ICH_FLASH_HSFCTL	39,1796
#define ICH_FLASH_FADDR	40,1829
#define ICH_FLASH_FDATA0	41,1862
#define ICH_FLASH_READ_COMMAND_TIMEOUT	44,1962
#define ICH_FLASH_WRITE_COMMAND_TIMEOUT	45,2010
#define ICH_FLASH_ERASE_COMMAND_TIMEOUT	46,2059
#define ICH_FLASH_LINEAR_ADDR_MASK	47,2108
#define ICH_FLASH_CYCLE_REPEAT_COUNT	48,2154
#define ICH_CYCLE_READ	50,2195
#define ICH_CYCLE_WRITE	51,2222
#define ICH_CYCLE_ERASE	52,2250
#define FLASH_GFPREG_BASE_MASK	54,2279
#define FLASH_SECTOR_ADDR_SHIFT	55,2318
#define ICH_FLASH_SEG_SIZE_256	57,2355
#define ICH_FLASH_SEG_SIZE_4K	58,2391
#define ICH_FLASH_SEG_SIZE_8K	59,2427
#define ICH_FLASH_SEG_SIZE_64K	60,2463
#define E1000_ICH_FWSM_RSPCIPHY	62,2502
#define E1000_ICH_FWSM_FW_VALID	64,2608
#define E1000_ICH_FWSM_PCIM2PCI	65,2651
#define E1000_ICH_FWSM_PCIM2PCI_COUNT	66,2722
#define E1000_ICH_MNG_IAMT_MODE	68,2766
#define E1000_FWSM_WLOCK_MAC_MASK	70,2804
#define E1000_FWSM_WLOCK_MAC_SHIFT	71,2845
#define E1000_FWSM_ULP_CFG_DONE	73,2963
#define E1000_SHRAL_PCH_LPT(77,3136
#define E1000_SHRAH_PCH_LPT(78,3192
#define E1000_H2ME	81,3330
#define E1000_H2ME_ULP	84,3522
#define E1000_H2ME_ENFORCE_SETTINGS	85,3582
#define ID_LED_DEFAULT_ICH8LAN	88,3716
#define E1000_ICH_NVM_SIG_WORD	93,3871
#define E1000_ICH_NVM_SIG_MASK	94,3908
#define E1000_ICH_NVM_VALID_SIG_MASK	95,3947
#define E1000_ICH_NVM_SIG_VALUE	96,3989
#define E1000_ICH8_LAN_INIT_TIMEOUT	98,4028
#define E1000_FEXT_PHY_CABLE_DISCONNECTED	102,4186
#define E1000_FEXTNVM_SW_CONFIG	105,4303
#define E1000_FEXTNVM_SW_CONFIG_ICH8M	106,4338
#define E1000_FEXTNVM3_PHY_CFG_COUNTER_MASK	108,4412
#define E1000_FEXTNVM3_PHY_CFG_COUNTER_50MSEC	109,4467
#define E1000_FEXTNVM4_BEACON_DURATION_MASK	111,4525
#define E1000_FEXTNVM4_BEACON_DURATION_8USEC	112,4573
#define E1000_FEXTNVM4_BEACON_DURATION_16USEC	113,4622
#define E1000_FEXTNVM6_REQ_PLL_CLK	115,4673
#define E1000_FEXTNVM6_ENABLE_K1_ENTRY_CONDITION	116,4719
#define E1000_FEXTNVM7_DISABLE_SMB_PERST	119,4861
#define PCIE_ICH8_SNOOP_ALL	122,4977
#define E1000_ICH_RAR_ENTRIES	124,5024
#define E1000_PCH2_RAR_ENTRIES	125,5056
#define E1000_PCH_LPT_RAR_ENTRIES	126,5113
#define PHY_PAGE_SHIFT	128,5176
#define PHY_REG(129,5202
#define IGP3_KMRN_DIAG	131,5297
#define IGP3_VR_CTRL	132,5359
#define IGP3_KMRN_DIAG_PCS_LOCK_LOSS	134,5430
#define IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK	135,5475
#define IGP3_VR_CTRL_MODE_SHUTDOWN	136,5527
#define BM_PORT_GEN_CFG	139,5610
#define BM_RCTL	140,5666
#define BM_WUC	141,5708
#define BM_WUFC	142,5749
#define BM_WUS	143,5791
#define BM_RAR_L(144,5832
#define BM_RAR_M(145,5898
#define BM_RAR_H(146,5964
#define BM_RAR_CTRL(147,6030
#define BM_MTA(148,6099
#define BM_RCTL_UPE	150,6165
#define BM_RCTL_MPE	151,6224
#define BM_RCTL_MO_SHIFT	152,6285
#define BM_RCTL_MO_MASK	153,6346
#define BM_RCTL_BAM	154,6408
#define BM_RCTL_PMCF	155,6464
#define BM_RCTL_RFCE	156,6523
#define HV_LED_CONFIG	158,6582
#define HV_MUX_DATA_CTRL	159,6646
#define HV_MUX_DATA_CTRL_GEN_TO_MAC	160,6688
#define HV_MUX_DATA_CTRL_FORCE_SPEED	161,6731
#define HV_STATS_PAGE	162,6775
#define HV_SCC_UPPER	164,6836
#define HV_SCC_LOWER	165,6907
#define HV_ECOL_UPPER	166,6955
#define HV_ECOL_LOWER	167,7026
#define HV_MCC_UPPER	168,7075
#define HV_MCC_LOWER	169,7148
#define HV_LATECOL_UPPER 170,7196
#define HV_LATECOL_LOWER 171,7269
#define HV_COLC_UPPER	172,7321
#define HV_COLC_LOWER	173,7386
#define HV_DC_UPPER	174,7435
#define HV_DC_LOWER	175,7500
#define HV_TNCRS_UPPER	176,7547
#define HV_TNCRS_LOWER	177,7618
#define E1000_FCRTV_PCH	179,7669
#define E1000_NVM_K1_CONFIG	181,7745
#define E1000_NVM_K1_ENABLE	182,7803
#define CV_SMB_CTRL	185,7894
#define CV_SMB_CTRL_FORCE_SMBUS	186,7932
#define I218_ULP_CONFIG1	190,8105
#define I218_ULP_CONFIG1_START	191,8148
#define I218_ULP_CONFIG1_IND	192,8215
#define I218_ULP_CONFIG1_STICKY_ULP	193,8285
#define I218_ULP_CONFIG1_INBAND_EXIT	194,8354
#define I218_ULP_CONFIG1_WOL_HOST	195,8423
#define I218_ULP_CONFIG1_RESET_TO_SMBUS	196,8491
#define I218_ULP_CONFIG1_DISABLE_SMB_PERST	197,8564
#define HV_SMB_ADDR	201,8735
#define HV_SMB_ADDR_MASK	202,8773
#define HV_SMB_ADDR_PEC_EN	203,8805
#define HV_SMB_ADDR_VALID	204,8839
#define HV_SMB_ADDR_FREQ_MASK	205,8872
#define HV_SMB_ADDR_FREQ_LOW_SHIFT	206,8910
#define HV_SMB_ADDR_FREQ_HIGH_SHIFT	207,8947
#define E1000_STRAP	210,9024
#define E1000_STRAP_SMBUS_ADDRESS_MASK	211,9054
#define E1000_STRAP_SMBUS_ADDRESS_SHIFT	212,9104
#define E1000_STRAP_SMT_FREQ_MASK	213,9147
#define E1000_STRAP_SMT_FREQ_SHIFT	214,9192
#define HV_OEM_BITS	217,9259
#define HV_OEM_BITS_LPLU	218,9297
#define HV_OEM_BITS_GBE_DIS	219,9353
#define HV_OEM_BITS_RESTART_AN	220,9410
#define HV_KMRN_MODE_CTRL	223,9504
#define HV_KMRN_MDIO_SLOW	224,9547
#define HV_KMRN_FIFO_CTRLSTA	227,9616
#define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK	228,9664
#define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT	229,9714
#define HV_PM_CTRL	232,9797
#define HV_PM_CTRL_PLL_STOP_IN_K1_GIGA	233,9834
#define HV_PM_CTRL_K1_ENABLE	234,9879
#define SW_FLAG_TIMEOUT	236,9917
#define I217_INBAND_CTRL	239,10007
#define I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_MASK	240,10052
#define I217_INBAND_CTRL_LINK_STAT_TX_TIMEOUT_SHIFT	241,10110
#define I217_LPI_GPIO_CTRL	244,10199
#define I217_LPI_GPIO_CTRL_AUTO_EN_LPI	245,10245
#define I82579_LPI_CTRL	248,10326
#define I82579_LPI_CTRL_100_ENABLE	249,10370
#define I82579_LPI_CTRL_1000_ENABLE	250,10413
#define I82579_LPI_CTRL_ENABLE_MASK	251,10457
#define I82579_DFT_CTRL	254,10526
#define I82579_DFT_CTRL_GATE_PHY_RESET	255,10569
#define I82579_EMI_ADDR	258,10702
#define I82579_EMI_DATA	259,10732
#define I82579_LPI_UPDATE_TIMER	260,10762
#define I82579_MSE_THRESHOLD	261,10840
#define I82577_MSE_THRESHOLD	262,10916
#define I82579_MSE_LINK_DOWN	263,10992
#define I82579_RX_CONFIG	264,11065
#define I82579_EEE_PCS_STATUS	265,11126
#define I82579_EEE_CAPABILITY	266,11197
#define I82579_EEE_ADVERTISEMENT	267,11264
#define I82579_EEE_LP_ABILITY	268,11333
#define I82579_EEE_100_SUPPORTED	269,11400
#define I82579_EEE_1000_SUPPORTED	270,11462
#define I217_EEE_PCS_STATUS	271,11526
#define I217_EEE_CAPABILITY	272,11591
#define I217_EEE_ADVERTISEMENT	273,11657
#define I217_EEE_LP_ABILITY	274,11726
#define I217_RX_CONFIG	275,11792
#define E1000_EEE_RX_LPI_RCVD	277,11852
#define E1000_EEE_TX_LPI_RCVD	278,11915
#define I217_PROXY_CTRL	281,12022
#define I217_PROXY_CTRL_AUTO_DISABLE	282,12075
#define I217_SxCTRL	283,12119
#define I217_SxCTRL_ENABLE_LPI_RESET	284,12172
#define I217_CGFREG	285,12216
#define I217_CGFREG_ENABLE_MTA_RESET	286,12255
#define I217_MEMPWR	287,12299
#define I217_MEMPWR_DISABLE_SMB_RELEASE	288,12338
#define E1000_PCH_RAICC(291,12432
#define E1000_PCI_REVISION_ID_REG	294,12543

lib/librte_pmd_e1000/e1000/e1000_82543.c,1546
STATIC s32 e1000_init_phy_params_82543(81,3918
STATIC s32 e1000_init_nvm_params_82543(164,5985
STATIC s32 e1000_init_mac_params_82543(190,6689
void e1000_init_function_pointers_82543(264,8930
STATIC bool e1000_tbi_compatibility_enabled_82543(280,9429
void e1000_set_tbi_compatibility_82543(305,10060
bool e1000_tbi_sbp_enabled_82543(332,10715
STATIC void e1000_set_tbi_sbp_82543(357,11308
STATIC bool e1000_init_phy_disabled_82543(378,11898
void e1000_tbi_adjust_stats_82543(406,12638
STATIC s32 e1000_read_phy_reg_82543(482,14581
STATIC s32 e1000_write_phy_reg_82543(538,16368
STATIC void e1000_raise_mdi_clk_82543(585,17786
STATIC void e1000_lower_mdi_clk_82543(604,18353
STATIC void e1000_shift_out_mdi_bits_82543(625,19067
STATIC u16 e1000_shift_in_mdi_bits_82543(677,20513
STATIC s32 e1000_phy_force_speed_duplex_82543(736,22266
STATIC s32 e1000_polarity_reversal_workaround_82543(762,22995
STATIC s32 e1000_phy_hw_reset_82543(856,25376
STATIC s32 e1000_reset_hw_82543(896,26270
STATIC s32 e1000_init_hw_82543(951,27590
STATIC s32 e1000_setup_link_82543(1014,29622
STATIC s32 e1000_setup_copper_link_82543(1055,30784
STATIC s32 e1000_setup_fiber_link_82543(1143,32953
STATIC s32 e1000_check_for_copper_link_82543(1192,34144
STATIC s32 e1000_check_for_fiber_link_82543(1328,38180
STATIC s32 e1000_config_mac_to_phy_82543(1398,40533
STATIC void e1000_write_vfta_82543(1452,41940
STATIC s32 e1000_led_on_82543(1475,42548
STATIC s32 e1000_led_off_82543(1502,43212
STATIC void e1000_clear_hw_cntrs_82543(1528,43878

lib/librte_pmd_e1000/e1000/e1000_phy.c,4321
STATIC const u16 e1000_m88_cable_length_table[e1000_m88_cable_length_table44,2058
#define M88E1000_CABLE_LENGTH_TABLE_SIZE 46,2169
STATIC const u16 e1000_igp_2_cable_length_table[e1000_igp_2_cable_length_table50,2301
#define IGP02E1000_CABLE_LENGTH_TABLE_SIZE 59,2823
void e1000_init_phy_ops_generic(69,3131
s32 e1000_null_set_page(106,4612
s32 e1000_null_read_reg(118,4898
void e1000_null_phy_generic(130,5227
s32 e1000_null_lplu_state(141,5473
s32 e1000_null_write_reg(153,5771
s32 e1000_read_i2c_byte_null(169,6202
s32 e1000_write_i2c_byte_null(187,6714
s32 e1000_check_reset_block_generic(205,7326
s32 e1000_get_phy_id(224,7791
s32 e1000_phy_reset_dsp_generic(265,8643
s32 e1000_read_phy_reg_mdic(290,9263
s32 e1000_write_phy_reg_mdic(355,11112
s32 e1000_read_phy_reg_i2c(421,12996
s32 e1000_write_phy_reg_i2c(468,14359
s32 e1000_read_sfp_data_byte(529,16223
s32 e1000_write_sfp_data_byte(584,17803
s32 e1000_read_phy_reg_m88(654,19876
s32 e1000_write_phy_reg_m88(684,20585
s32 e1000_set_page_igp(714,21349
STATIC s32 __e1000_read_phy_reg_igp(736,21990
s32 e1000_read_phy_reg_igp(776,22957
s32 e1000_read_phy_reg_igp_locked(790,23399
STATIC s32 __e1000_write_phy_reg_igp(805,23926
s32 e1000_write_phy_reg_igp(844,24877
s32 e1000_write_phy_reg_igp_locked(858,25298
STATIC s32 __e1000_read_kmrn_reg(874,25879
s32 e1000_read_kmrn_reg_generic(918,26950
s32 e1000_read_kmrn_reg_locked(933,27424
STATIC s32 __e1000_write_kmrn_reg(949,27976
s32 e1000_write_kmrn_reg_generic(989,28935
s32 e1000_write_kmrn_reg_locked(1003,29383
STATIC s32 e1000_set_master_slave_mode(1014,29664
s32 e1000_copper_link_setup_82577(1054,30675
s32 e1000_copper_link_setup_m88(1118,32156
s32 e1000_copper_link_setup_m88_gen2(1270,36283
s32 e1000_copper_link_setup_igp(1366,38582
s32 e1000_phy_setup_autoneg(1476,41357
s32 e1000_copper_link_autoneg(1629,46661
s32 e1000_setup_copper_link_generic(1693,48537
s32 e1000_phy_force_speed_duplex_igp(1746,49905
s32 e1000_phy_force_speed_duplex_m88(1812,51709
s32 e1000_phy_force_speed_duplex_ife(1951,55250
void e1000_phy_force_speed_duplex_setup(2019,57035
s32 e1000_set_d3_lplu_state_generic(2082,58958
s32 e1000_check_downshift_generic(2166,61280
s32 e1000_check_polarity_m88(2211,62313
s32 e1000_check_polarity_igp(2238,63015
s32 e1000_check_polarity_ife(2281,64120
STATIC s32 e1000_wait_autoneg(2316,65012
s32 e1000_phy_has_link_generic(2354,66020
s32 e1000_get_cable_length_m88(2412,67650
s32 e1000_get_cable_length_m88_gen2(2438,68328
s32 e1000_get_cable_length_igp_2(2561,71974
s32 e1000_get_phy_info_m88(2631,74474
s32 e1000_get_phy_info_igp(2706,76502
s32 e1000_get_phy_info_ife(2768,77977
s32 e1000_phy_sw_reset_generic(2823,79421
s32 e1000_phy_hw_reset_generic(2856,80221
s32 e1000_get_cfg_done_generic(2897,81089
s32 e1000_phy_init_script_igp3(2913,81449
enum e1000_phy_type e1000_get_phy_type_from_id(2996,84555
s32 e1000_determine_phy_address(3063,86071
STATIC u32 e1000_get_phy_addr_for_bm_page(3099,86793
s32 e1000_write_phy_reg_bm(3118,87305
s32 e1000_read_phy_reg_bm(3178,88869
s32 e1000_read_phy_reg_bm2(3237,90428
s32 e1000_write_phy_reg_bm2(3282,91566
s32 e1000_enable_phy_wakeup_reg_access_bm(3327,92722
s32 e1000_disable_phy_wakeup_reg_access_bm(3385,94447
STATIC s32 e1000_access_phy_wakeup_reg_bm(3435,96325
void e1000_power_up_phy_copper(3498,98192
void e1000_power_down_phy_copper(3522,98983
STATIC s32 __e1000_read_phy_reg_hv(3551,99965
s32 e1000_read_phy_reg_hv(3618,101603
s32 e1000_read_phy_reg_hv_locked(3632,102049
s32 e1000_read_phy_reg_page_hv(3646,102528
STATIC s32 __e1000_write_phy_reg_hv(3661,103057
s32 e1000_write_phy_reg_hv(3744,105141
s32 e1000_write_phy_reg_hv_locked(3758,105566
s32 e1000_write_phy_reg_page_hv(3772,106016
STATIC u32 e1000_get_phy_addr_for_hv_page(3781,106267
STATIC s32 e1000_access_phy_debug_regs_hv(3803,106993
s32 e1000_link_stall_workaround_hv(3850,108460
s32 e1000_check_polarity_82577(3898,109722
s32 e1000_phy_force_speed_duplex_82577(3922,110316
s32 e1000_get_phy_info_82577(3971,111583
s32 e1000_get_cable_length_82577(4034,113147
s32 e1000_write_phy_reg_gs40g(4066,113986
s32 e1000_read_phy_reg_gs40g(4098,114854
s32 e1000_read_phy_reg_mphy(4129,115615
s32 e1000_write_phy_reg_mphy(4190,117337
bool e1000_is_mphy_ready(4252,119025

lib/librte_pmd_e1000/e1000/e1000_82541.c,1083
STATIC const u16 e1000_igp_cable_length_table[e1000_igp_cable_length_table66,3073
#define IGP01E1000_AGC_LENGTH_TABLE_SIZE 75,3671
STATIC s32 e1000_init_phy_params_82541(83,3903
STATIC s32 e1000_init_nvm_params_82541(126,5093
STATIC s32 e1000_init_mac_params_82541(217,7843
void e1000_init_function_pointers_82541(277,9720
STATIC s32 e1000_reset_hw_82541(292,10145
STATIC s32 e1000_init_hw_82541(370,12211
STATIC s32 e1000_get_link_up_info_82541(440,14206
STATIC s32 e1000_phy_hw_reset_82541(495,15618
STATIC s32 e1000_setup_copper_link_82541(529,16581
STATIC s32 e1000_check_for_link_82541(580,17964
STATIC s32 e1000_config_dsp_after_link_change_82541(664,20186
STATIC s32 e1000_get_cable_length_igp_82541(868,25253
STATIC s32 e1000_set_d3_lplu_state_82541(941,27561
STATIC s32 e1000_setup_led_82541(1032,29938
STATIC s32 e1000_cleanup_led_82541(1063,30700
STATIC s32 e1000_phy_init_script_82541(1087,31208
void e1000_init_script_state_82541(1200,34032
STATIC void e1000_power_down_phy_copper_82541(1224,34644
STATIC void e1000_clear_hw_cntrs_82541(1239,35079

lib/librte_pmd_e1000/e1000/e1000_82571.h,554
#define _E1000_82571_H_35,1701
#define ID_LED_RESERVED_F746	37,1726
#define ID_LED_DEFAULT_82573	38,1762
#define E1000_GCR_L1_ACT_WITHOUT_L0S_RX	43,1915
#define AN_RETRY_COUNT	44,1966
#define E1000_EITR_82574(47,2052
#define E1000_EIAC_82574	49,2107
#define E1000_EIAC_MASK_82574	50,2177
#define E1000_IVAR_INT_ALLOC_VALID	52,2219
#define E1000_NVM_INIT_CTRL2_MNGM	55,2299
#define E1000_BASE1000T_STATUS	57,2341
#define E1000_IDLE_ERROR_COUNT_MASK	58,2376
#define E1000_RECEIVE_ERROR_COUNTER	59,2417
#define E1000_RECEIVE_ERROR_MAX	60,2456

lib/librte_pmd_e1000/e1000/e1000_manage.h,1390
#define _E1000_MANAGE_H_35,1702
enum e1000_mng_mode 51,2489
	e1000_mng_mode_none 52,2511
	e1000_mng_mode_asf,53,2537
	e1000_mng_mode_pt,54,2558
	e1000_mng_mode_ipmi,55,2578
	e1000_mng_mode_host_if_only56,2600
#define E1000_FACTPS_MNGCG	59,2633
#define E1000_FWSM_MODE_MASK	61,2674
#define E1000_FWSM_MODE_SHIFT	62,2709
#define E1000_FWSM_FW_VALID	63,2743
#define E1000_FWSM_HI_EN_ONLY_MODE	64,2784
#define E1000_MNG_IAMT_MODE	66,2825
#define E1000_MNG_DHCP_COOKIE_LENGTH	67,2859
#define E1000_MNG_DHCP_COOKIE_OFFSET	68,2902
#define E1000_MNG_DHCP_COMMAND_TIMEOUT	69,2946
#define E1000_MNG_DHCP_TX_PAYLOAD_CMD	70,2989
#define E1000_MNG_DHCP_COOKIE_STATUS_PARSING	71,3031
#define E1000_MNG_DHCP_COOKIE_STATUS_VLAN	72,3080
#define E1000_VFTA_ENTRY_SHIFT	74,3127
#define E1000_VFTA_ENTRY_MASK	75,3162
#define E1000_VFTA_ENTRY_BIT_SHIFT_MASK	76,3199
#define E1000_HI_MAX_BLOCK_BYTE_LENGTH	78,3246
#define E1000_HI_MAX_BLOCK_DWORD_LENGTH	79,3319
#define E1000_HI_COMMAND_TIMEOUT	80,3393
#define E1000_HI_FW_BASE_ADDRESS	81,3458
#define E1000_HI_FW_MAX_LENGTH	82,3500
#define E1000_HI_FW_BLOCK_DWORD_LENGTH	83,3564
#define E1000_HICR_MEMORY_BASE_EN	84,3637
#define E1000_HICR_EN	85,3703
#define E1000_HICR_C	87,3814
#define E1000_HICR_SV	88,3842
#define E1000_HICR_FW_RESET_ENABLE	89,3894
#define E1000_HICR_FW_RESET	90,3934
#define E1000_IAMT_SIGNATURE	93,4023

lib/librte_pmd_e1000/e1000/e1000_manage.c,445
u8 e1000_calculate_checksum(44,1970
s32 e1000_mng_enable_host_if_generic(70,2600
bool e1000_check_mng_mode_generic(111,3673
bool e1000_enable_tx_pkt_filtering_generic(129,4150
s32 e1000_mng_write_cmd_header_generic(189,6033
s32 e1000_mng_host_if_write_generic(223,7162
s32 e1000_mng_write_dhcp_info_generic(295,8826
bool e1000_enable_mng_pass_thru(340,10055
s32 e1000_host_interface_command(391,11405
s32 e1000_load_firmware(464,13508

lib/librte_pmd_e1000/e1000/e1000_vf.c,844
STATIC s32 e1000_init_phy_params_vf(60,2686
STATIC s32 e1000_init_nvm_params_vf(76,3079
STATIC s32 e1000_init_mac_params_vf(90,3413
void e1000_init_function_pointers_vf(143,5001
STATIC s32 e1000_acquire_vf(161,5632
STATIC void e1000_release_vf(175,6046
STATIC s32 e1000_setup_link_vf(187,6287
STATIC s32 e1000_get_bus_info_pcie_vf(201,6605
STATIC s32 e1000_get_link_up_info_vf(223,7267
STATIC s32 e1000_reset_hw_vf(260,8102
STATIC s32 e1000_init_hw_vf(309,9328
STATIC void e1000_rar_set_vf(325,9705
STATIC u32 e1000_hash_mc_addr_vf(358,10659
STATIC void e1000_write_msg_read_ack(381,11216
void e1000_update_mc_addr_list_vf(401,11855
void e1000_vfta_set_vf(446,13298
void e1000_rlpml_set_vf(463,13742
s32 e1000_promisc_set_vf(479,14144
STATIC s32 e1000_read_mac_addr_vf(514,14969
STATIC s32 e1000_check_for_link_vf(532,15446

lib/librte_pmd_e1000/e1000/e1000_82575.h,12824
#define _E1000_82575_H_35,1701
#define ID_LED_DEFAULT_82575_SERDES	37,1726
#define E1000_RAR_ENTRIES_82575	51,2254
#define E1000_RAR_ENTRIES_82576	52,2289
#define E1000_RAR_ENTRIES_82580	53,2324
#define E1000_RAR_ENTRIES_I350	54,2359
#define E1000_SW_SYNCH_MB	55,2393
#define E1000_STAT_DEV_RST_SET	56,2430
#define E1000_CTRL_DEV_RST	57,2472
struct e1000_adv_data_desc 60,2535
	__le64 buffer_addr;61,2564
		u32 data;63,2643
			u32 datalen:datalen65,2666
			u32 rsvd:rsvd66,2710
			u32 dtyp:dtyp67,2725
			u32 dcmd:dcmd68,2763
		} config;69,2804
	} lower;70,2816
		u32 data;72,2835
			u32 status:status74,2858
			u32 idx:idx75,2900
			u32 popts:popts76,2914
			u32 paylen:paylen77,2952
		} options;78,2991
	} upper;79,3004
#define E1000_TXD_DTYP_ADV_C	82,3018
#define E1000_TXD_DTYP_ADV_D	83,3086
#define E1000_ADV_TXD_CMD_DEXT	84,3151
#define E1000_ADV_TUCMD_IPV4	85,3227
#define E1000_ADV_TUCMD_IPV6	86,3290
#define E1000_ADV_TUCMD_L4T_UDP	87,3353
#define E1000_ADV_TUCMD_L4T_TCP	88,3418
#define E1000_ADV_TUCMD_MKRREQ	89,3483
#define E1000_ADV_DCMD_EOP	90,3556
#define E1000_ADV_DCMD_IFCS	91,3608
#define E1000_ADV_DCMD_RS	92,3673
#define E1000_ADV_DCMD_VLE	93,3724
#define E1000_ADV_DCMD_TSE	94,3775
#define E1000_CTRL_EXT_NSICR	96,3858
struct e1000_adv_context_desc 98,3936
		u32 ip_config;100,3977
			u32 iplen:iplen102,4005
			u32 maclen:maclen103,4021
			u32 vlan_tag:vlan_tag104,4038
		} fields;105,4058
	} ip_setup;106,4070
	u32 seq_num;107,4083
		u64 l4_config;109,4106
			u32 mkrloc:mkrloc111,4134
			u32 tucmd:tucmd112,4151
			u32 dtyp:dtyp113,4168
			u32 adv:adv114,4183
			u32 rsvd:rsvd115,4197
			u32 idx:idx116,4212
			u32 l4len:l4len117,4226
			u32 mss:mss118,4242
		} fields;119,4257
	} l4_setup;120,4269
#define E1000_SRRCTL_BSIZEPKT_SHIFT	125,4322
#define E1000_SRRCTL_BSIZEHDRSIZE_MASK	126,4382
#define E1000_SRRCTL_BSIZEHDRSIZE_SHIFT	127,4433
#define E1000_SRRCTL_DESCTYPE_LEGACY	128,4496
#define E1000_SRRCTL_DESCTYPE_ADV_ONEBUF	129,4545
#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT	130,4597
#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS	131,4649
#define E1000_SRRCTL_DESCTYPE_HDR_REPLICATION	132,4707
#define E1000_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 133,4764
#define E1000_SRRCTL_DESCTYPE_MASK	134,4831
#define E1000_SRRCTL_TIMESTAMP	135,4878
#define E1000_SRRCTL_DROP_EN	136,4922
#define E1000_SRRCTL_BSIZEPKT_MASK	138,4965
#define E1000_SRRCTL_BSIZEHDR_MASK	139,5012
#define E1000_TX_HEAD_WB_ENABLE	141,5060
#define E1000_TX_SEQNUM_WB_ENABLE	142,5097
#define E1000_MRQC_ENABLE_RSS_4Q	144,5136
#define E1000_MRQC_ENABLE_VMDQ	145,5181
#define E1000_MRQC_ENABLE_VMDQ_RSS_2Q	146,5225
#define E1000_MRQC_RSS_FIELD_IPV4_UDP	147,5275
#define E1000_MRQC_RSS_FIELD_IPV6_UDP	148,5325
#define E1000_MRQC_RSS_FIELD_IPV6_UDP_EX	149,5375
#define E1000_MRQC_ENABLE_RSS_8Q	150,5427
#define E1000_VMRCTL_MIRROR_PORT_SHIFT	152,5473
#define E1000_VMRCTL_MIRROR_DSTPORT_MASK	153,5515
#define E1000_VMRCTL_POOL_MIRROR_ENABLE	155,5603
#define E1000_VMRCTL_UPLINK_MIRROR_ENABLE	156,5653
#define E1000_VMRCTL_DOWNLINK_MIRROR_ENABLE	157,5704
#define E1000_EICR_TX_QUEUE 159,5758
#define E1000_EICR_RX_QUEUE 165,5901
#define E1000_EIMS_RX_QUEUE	171,6044
#define E1000_EIMS_TX_QUEUE	172,6092
#define EIMS_ENABLE_MASK 174,6141
#define E1000_IMIR_PORT_IM_EN	181,6328
#define E1000_IMIR_PORT_BP	182,6392
#define E1000_IMIREXT_SIZE_BP	183,6459
#define E1000_IMIREXT_CTRL_URG	184,6526
#define E1000_IMIREXT_CTRL_ACK	185,6599
#define E1000_IMIREXT_CTRL_PSH	186,6672
#define E1000_IMIREXT_CTRL_RST	187,6745
#define E1000_IMIREXT_CTRL_SYN	188,6818
#define E1000_IMIREXT_CTRL_FIN	189,6891
#define E1000_IMIREXT_CTRL_BP	190,6964
union e1000_adv_rx_desc 193,7075
		__le64 pkt_addr;195,7111
		__le64 hdr_addr;196,7158
	} read;197,7205
				__le32 data;201,7246
					__le16 pkt_info;203,7276
					__le16 hdr_info;205,7364
				} hs_rss;206,7386
			} lo_dword;207,7400
				__le32 rss;209,7426
					__le16 ip_id;211,7470
					__le16 csum;212,7501
				} csum_ip;213,7541
			} hi_dword;214,7556
		} lower;215,7571
			__le32 status_error;217,7593
			__le16 length;218,7640
			__le16 vlan;219,7678
		} upper;220,7709
	} wb;221,7720
#define E1000_RXDADV_RSSTYPE_MASK	224,7748
#define E1000_RXDADV_RSSTYPE_SHIFT	225,7793
#define E1000_RXDADV_HDRBUFLEN_MASK	226,7831
#define E1000_RXDADV_HDRBUFLEN_SHIFT	227,7874
#define E1000_RXDADV_SPLITHEADER_EN	228,7913
#define E1000_RXDADV_SPH	229,7960
#define E1000_RXDADV_STAT_TS	230,7993
#define E1000_RXDADV_STAT_TSIP	231,8058
#define E1000_RXDADV_ERR_HBO	232,8124
#define E1000_RXDADV_RSSTYPE_NONE	235,8189
#define E1000_RXDADV_RSSTYPE_IPV4_TCP	236,8234
#define E1000_RXDADV_RSSTYPE_IPV4	237,8283
#define E1000_RXDADV_RSSTYPE_IPV6_TCP	238,8328
#define E1000_RXDADV_RSSTYPE_IPV6_EX	239,8377
#define E1000_RXDADV_RSSTYPE_IPV6	240,8425
#define E1000_RXDADV_RSSTYPE_IPV6_TCP_EX 241,8470
#define E1000_RXDADV_RSSTYPE_IPV4_UDP	242,8522
#define E1000_RXDADV_RSSTYPE_IPV6_UDP	243,8571
#define E1000_RXDADV_RSSTYPE_IPV6_UDP_EX 244,8620
#define E1000_RXDADV_PKTTYPE_ILMASK	247,8735
#define E1000_RXDADV_PKTTYPE_TLMASK	248,8782
#define E1000_RXDADV_PKTTYPE_NONE	249,8829
#define E1000_RXDADV_PKTTYPE_IPV4	250,8874
#define E1000_RXDADV_PKTTYPE_IPV4_EX	251,8942
#define E1000_RXDADV_PKTTYPE_IPV6	252,9018
#define E1000_RXDADV_PKTTYPE_IPV6_EX	253,9086
#define E1000_RXDADV_PKTTYPE_TCP	254,9162
#define E1000_RXDADV_PKTTYPE_UDP	255,9228
#define E1000_RXDADV_PKTTYPE_SCTP	256,9294
#define E1000_RXDADV_PKTTYPE_NFS	257,9362
#define E1000_RXDADV_PKTTYPE_IPSEC_ESP	259,9429
#define E1000_RXDADV_PKTTYPE_IPSEC_AH	260,9495
#define E1000_RXDADV_PKTTYPE_LINKSEC	261,9559
#define E1000_RXDADV_PKTTYPE_ETQF	262,9627
#define E1000_RXDADV_PKTTYPE_ETQF_MASK	263,9700
#define E1000_RXDADV_PKTTYPE_ETQF_SHIFT	264,9775
#define E1000_RXDADV_LNKSEC_STATUS_SECP	268,9906
#define E1000_RXDADV_LNKSEC_ERROR_BIT_MASK	269,9958
#define E1000_RXDADV_LNKSEC_ERROR_NO_SA_MATCH	270,10012
#define E1000_RXDADV_LNKSEC_ERROR_REPLAY_ERROR	271,10069
#define E1000_RXDADV_LNKSEC_ERROR_BAD_SIG	272,10127
#define E1000_RXDADV_IPSEC_STATUS_SECP	274,10181
#define E1000_RXDADV_IPSEC_ERROR_BIT_MASK	275,10233
#define E1000_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL	276,10287
#define E1000_RXDADV_IPSEC_ERROR_INVALID_LENGTH	277,10348
#define E1000_RXDADV_IPSEC_ERROR_AUTHENTICATION_FAILED	278,10408
union e1000_adv_tx_desc 281,10512
		__le64 buffer_addr;283,10548
		__le32 cmd_type_len;284,10612
		__le32 olinfo_status;285,10635
	} read;286,10659
		__le64 rsvd;288,10678
		__le32 nxtseq_seed;289,10714
		__le32 status;290,10736
	} wb;291,10753
#define E1000_ADVTXD_DTYP_CTXT	295,10807
#define E1000_ADVTXD_DTYP_DATA	296,10883
#define E1000_ADVTXD_DCMD_EOP	297,10956
#define E1000_ADVTXD_DCMD_IFCS	298,11017
#define E1000_ADVTXD_DCMD_RS	299,11091
#define E1000_ADVTXD_DCMD_DDTYP_ISCSI	300,11151
#define E1000_ADVTXD_DCMD_DEXT	301,11228
#define E1000_ADVTXD_DCMD_VLE	302,11305
#define E1000_ADVTXD_DCMD_TSE	303,11368
#define E1000_ADVTXD_MAC_LINKSEC	304,11430
#define E1000_ADVTXD_MAC_TSTAMP	305,11501
#define E1000_ADVTXD_STAT_SN_CRC	306,11574
#define E1000_ADVTXD_IDX_SHIFT	307,11648
#define E1000_ADVTXD_POPTS_ISCO_1ST	308,11710
#define E1000_ADVTXD_POPTS_ISCO_MDL	309,11784
#define E1000_ADVTXD_POPTS_ISCO_LAST	310,11861
#define E1000_ADVTXD_POPTS_ISCO_FULL	312,11972
#define E1000_ADVTXD_POPTS_IPSEC	313,12020
#define E1000_ADVTXD_PAYLEN_SHIFT	314,12092
struct e1000_adv_tx_context_desc 317,12184
	__le32 vlan_macip_lens;318,12219
	__le32 seqnum_seed;319,12244
	__le32 type_tucmd_mlhl;320,12265
	__le32 mss_l4len_idx;321,12290
#define E1000_ADVTXD_MACLEN_SHIFT	324,12317
#define E1000_ADVTXD_VLAN_SHIFT	325,12388
#define E1000_ADVTXD_TUCMD_IPV4	326,12455
#define E1000_ADVTXD_TUCMD_IPV6	327,12529
#define E1000_ADVTXD_TUCMD_L4T_UDP	328,12603
#define E1000_ADVTXD_TUCMD_L4T_TCP	329,12678
#define E1000_ADVTXD_TUCMD_L4T_SCTP	330,12753
#define E1000_ADVTXD_TUCMD_IPSEC_TYPE_ESP	331,12830
#define E1000_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN	333,12939
#define E1000_ADVTXD_TUCMD_MKRREQ	335,13029
#define E1000_ADVTXD_L4LEN_SHIFT	336,13074
#define E1000_ADVTXD_MSS_SHIFT	337,13137
#define E1000_ADVTXD_IPSEC_SA_INDEX_MASK	339,13231
#define E1000_ADVTXD_IPSEC_ESP_LEN_MASK	341,13317
#define E1000_TXDCTL_QUEUE_ENABLE	344,13427
#define E1000_TXDCTL_SWFLSH	345,13500
#define E1000_TXDCTL_PRIORITY	347,13618
#define E1000_RXDCTL_QUEUE_ENABLE	350,13717
#define E1000_RXDCTL_SWFLSH	351,13790
#define E1000_DCA_CTRL_DCA_ENABLE	354,13903
#define E1000_DCA_CTRL_DCA_DISABLE	355,13965
#define E1000_DCA_CTRL_DCA_MODE_CB1	357,14030
#define E1000_DCA_CTRL_DCA_MODE_CB2	358,14090
#define E1000_DCA_RXCTRL_CPUID_MASK	360,14151
#define E1000_DCA_RXCTRL_DESC_DCA_EN	361,14218
#define E1000_DCA_RXCTRL_HEAD_DCA_EN	362,14289
#define E1000_DCA_RXCTRL_DATA_DCA_EN	363,14364
#define E1000_DCA_RXCTRL_DESC_RRO_EN	364,14440
#define E1000_DCA_TXCTRL_CPUID_MASK	366,14517
#define E1000_DCA_TXCTRL_DESC_DCA_EN	367,14584
#define E1000_DCA_TXCTRL_DESC_RRO_EN	368,14655
#define E1000_DCA_TXCTRL_TX_WB_RO_EN	369,14730
#define E1000_DCA_TXCTRL_DATA_RRO_EN	370,14808
#define E1000_DCA_TXCTRL_CPUID_MASK_82576	372,14885
#define E1000_DCA_RXCTRL_CPUID_MASK_82576	373,14958
#define E1000_DCA_TXCTRL_CPUID_SHIFT_82576	374,15031
#define E1000_DCA_RXCTRL_CPUID_SHIFT_82576	375,15092
#define E1000_ICR_LSECPNS	378,15206
#define E1000_IMS_LSECPNS	379,15271
#define E1000_ICS_LSECPNS	380,15343
#define E1000_ETQF_FILTER_ENABLE	383,15452
#define E1000_ETQF_IMM_INT	384,15495
#define E1000_ETQF_1588	385,15533
#define E1000_ETQF_QUEUE_ENABLE	386,15569
#define E1000_ETQF_FILTER_EAPOL	395,15847
#define E1000_FTQF_VF_BP	397,15883
#define E1000_FTQF_1588_TIME_STAMP	398,15920
#define E1000_FTQF_MASK	399,15966
#define E1000_FTQF_MASK_PROTO_BP	400,16003
#define E1000_FTQF_MASK_SOURCE_ADDR_BP	401,16047
#define E1000_FTQF_MASK_DEST_ADDR_BP	402,16097
#define E1000_FTQF_MASK_SOURCE_PORT_BP	403,16145
#define E1000_NVM_APME_82575	405,16196
#define MAX_NUM_VFS	406,16233
#define E1000_DTXSWC_MAC_SPOOF_MASK	408,16258
#define E1000_DTXSWC_VLAN_SPOOF_MASK	409,16334
#define E1000_DTXSWC_LLE_MASK	410,16412
#define E1000_DTXSWC_VLAN_SPOOF_SHIFT	411,16484
#define E1000_DTXSWC_LLE_SHIFT	412,16524
#define E1000_DTXSWC_VMDQ_LOOPBACK_EN	413,16559
#define E1000_VT_CTL_DEFAULT_POOL_SHIFT	416,16710
#define E1000_VT_CTL_DEFAULT_POOL_MASK	417,16752
#define E1000_VT_CTL_IGNORE_MAC	420,16877
#define E1000_VT_CTL_DISABLE_DEF_POOL	421,16920
#define E1000_VT_CTL_VM_REPL_EN	422,16968
#define E1000_VMOLR_RLPML_MASK	425,17048
#define E1000_VMOLR_LPE	426,17128
#define E1000_VMOLR_RSSE	427,17189
#define E1000_VMOLR_AUPE	428,17242
#define E1000_VMOLR_ROMPE	429,17308
#define E1000_VMOLR_ROPE	430,17377
#define E1000_VMOLR_BAM	431,17443
#define E1000_VMOLR_MPME	432,17510
#define E1000_VMOLR_STRVLAN	433,17579
#define E1000_VMOLR_STRCRC	434,17646
#define E1000_VMOLR_VPE	436,17712
#define E1000_VMOLR_UPE	437,17778
#define E1000_DVMOLR_HIDVLAN	438,17846
#define E1000_DVMOLR_STRVLAN	439,17911
#define E1000_DVMOLR_STRCRC	440,17979
#define E1000_PBRWAC_WALPB	442,18046
#define E1000_PBRWAC_PBE	443,18121
#define E1000_VLVF_ARRAY_SIZE	445,18187
#define E1000_VLVF_VLANID_MASK	446,18221
#define E1000_VLVF_POOLSEL_SHIFT	447,18264
#define E1000_VLVF_POOLSEL_MASK	448,18300
#define E1000_VLVF_LVLAN	449,18368
#define E1000_VLVF_VLANID_ENABLE	450,18405
#define E1000_VMVIR_VLANA_DEFAULT	452,18450
#define E1000_VMVIR_VLANA_NEVER	453,18525
#define E1000_VF_INIT_TIMEOUT	455,18598
#define E1000_IOVCTL	457,18671
#define E1000_IOVCTL_REUSE_VFQ	458,18701
#define E1000_RPLOLR_STRVLAN	460,18744
#define E1000_RPLOLR_STRCRC	461,18784
#define E1000_TCTL_EXT_COLD	463,18824
#define E1000_TCTL_EXT_COLD_SHIFT	464,18863
#define E1000_DTXCTL_8023LL	466,18901
#define E1000_DTXCTL_VLAN_ADDED	467,18936
#define E1000_DTXCTL_OOS_ENABLE	468,18975
#define E1000_DTXCTL_MDP_EN	469,19014
#define E1000_DTXCTL_SPOOF_INT	470,19049
#define E1000_EEPROM_PCS_AUTONEG_DISABLE_BIT	472,19088
#define ALL_QUEUES	474,19144
#define E1000_RXPBS_SIZE_MASK_82576	477,19208
enum e1000_promisc_type 484,19574
	e1000_promisc_disabled 485,19600
	e1000_promisc_unicast 486,19664
	e1000_promisc_multicast 487,19729
	e1000_promisc_enabled 488,19796
	e1000_num_promisc_types489,19864
#define E1000_I2C_T_HD_STA	503,20436
#define E1000_I2C_T_LOW	504,20465
#define E1000_I2C_T_HIGH	505,20492
#define E1000_I2C_T_SU_STA	506,20519
#define E1000_I2C_T_HD_DATA	507,20548
#define E1000_I2C_T_SU_DATA	508,20578
#define E1000_I2C_T_RISE	509,20608
#define E1000_I2C_T_FALL	510,20635
#define E1000_I2C_T_SU_STO	511,20662
#define E1000_I2C_T_BUF	512,20691

lib/librte_pmd_e1000/e1000/e1000_82543.h,282
#define _E1000_82543_H_35,1701
#define PHY_PREAMBLE	37,1726
#define PHY_PREAMBLE_SIZE	38,1759
#define PHY_SOF	39,1788
#define PHY_OP_READ	40,1810
#define PHY_OP_WRITE	41,1835
#define PHY_TURNAROUND	42,1861
#define TBI_COMPAT_ENABLED	44,1890
#define TBI_SBP_ENABLED	46,2029

lib/librte_pmd_e1000/e1000/e1000_82542.c,630
STATIC s32 e1000_init_phy_params_82542(57,2561
STATIC s32 e1000_init_nvm_params_82542(73,2888
STATIC s32 e1000_init_mac_params_82542(99,3565
void e1000_init_function_pointers_82542(158,5327
STATIC s32 e1000_get_bus_info_82542(174,5850
STATIC s32 e1000_reset_hw_82542(191,6237
STATIC s32 e1000_init_hw_82542(242,7427
STATIC s32 e1000_setup_link_82542(316,9733
STATIC s32 e1000_led_on_82542(372,11238
STATIC s32 e1000_led_off_82542(391,11634
STATIC void e1000_rar_set_82542(413,12175
u32 e1000_translate_register_82542(445,13203
STATIC void e1000_clear_hw_cntrs_82542(539,14794
s32 e1000_read_mac_addr_82542(565,15541

lib/librte_pmd_e1000/e1000/e1000_mbx.h,1545
#define _E1000_MBX_H_35,1699
#define E1000_V2PMAILBOX_REQ	40,1781
#define E1000_V2PMAILBOX_ACK	41,1852
#define E1000_V2PMAILBOX_VFU	42,1922
#define E1000_V2PMAILBOX_PFU	43,1995
#define E1000_V2PMAILBOX_PFSTS	44,2068
#define E1000_V2PMAILBOX_PFACK	45,2145
#define E1000_V2PMAILBOX_RSTI	46,2220
#define E1000_V2PMAILBOX_RSTD	47,2291
#define E1000_V2PMAILBOX_R2C_BITS 48,2366
#define E1000_P2VMAILBOX_STS	50,2441
#define E1000_P2VMAILBOX_ACK	51,2515
#define E1000_P2VMAILBOX_VFU	52,2588
#define E1000_P2VMAILBOX_PFU	53,2661
#define E1000_P2VMAILBOX_RVFU	54,2734
#define E1000_MBVFICR_VFREQ_MASK 56,2813
#define E1000_MBVFICR_VFREQ_VF1	57,2884
#define E1000_MBVFICR_VFACK_MASK 58,2954
#define E1000_MBVFICR_VFACK_VF1	59,3021
#define E1000_VFMAILBOX_SIZE	61,3088
#define E1000_VT_MSGTYPE_ACK	68,3379
#define E1000_VT_MSGTYPE_NACK	70,3464
#define E1000_VT_MSGTYPE_CTS	72,3561
#define E1000_VT_MSGINFO_SHIFT	73,3601
#define E1000_VT_MSGINFO_MASK	75,3697
#define E1000_VF_RESET	77,3761
#define E1000_VF_SET_MAC_ADDR	78,3815
#define E1000_VF_SET_MULTICAST	79,3885
#define E1000_VF_SET_MULTICAST_COUNT_MASK 80,3955
#define E1000_VF_SET_MULTICAST_OVERFLOW	81,4030
#define E1000_VF_SET_VLAN	82,4103
#define E1000_VF_SET_VLAN_ADD	83,4165
#define E1000_VF_SET_LPE	84,4229
#define E1000_VF_SET_PROMISC	85,4288
#define E1000_VF_SET_PROMISC_UNICAST	86,4358
#define E1000_VF_SET_PROMISC_MULTICAST	87,4428
#define E1000_PF_CONTROL_MSG	89,4501
#define E1000_VF_MBX_INIT_TIMEOUT	91,4564
#define E1000_VF_MBX_INIT_DELAY	92,4638

lib/librte_pmd_e1000/e1000/e1000_api.c,2306
s32 e1000_init_mac_params(43,1946
s32 e1000_init_nvm_params(69,2537
s32 e1000_init_phy_params(95,3128
s32 e1000_init_mbx_params(121,3724
s32 e1000_set_mac_type(149,4357
s32 e1000_setup_init_funcs(379,10939
s32 e1000_get_bus_info(506,13873
void e1000_clear_vfta(521,14228
void e1000_write_vfta(536,14699
void e1000_update_mc_addr_list(551,15182
s32 e1000_force_mac_fc(567,15656
s32 e1000_check_for_link(580,16014
bool e1000_check_mng_mode(595,16385
s32 e1000_mng_write_dhcp_info(611,16773
s32 e1000_reset_hw(623,17112
s32 e1000_init_hw(638,17453
s32 e1000_setup_link(654,17913
s32 e1000_get_speed_and_duplex(672,18443
s32 e1000_setup_led(688,18932
s32 e1000_cleanup_led(703,19315
s32 e1000_blink_led(719,19716
s32 e1000_id_led_init(734,20054
s32 e1000_led_on(749,20385
s32 e1000_led_off(764,20704
void e1000_reset_adaptive(779,21070
void e1000_update_adaptive(791,21393
s32 e1000_disable_pcie_master(804,21798
void e1000_config_collision_dist(816,22107
void e1000_rar_set(830,22480
s32 e1000_validate_mdi_setting(842,22775
u32 e1000_hash_mc_addr(859,23299
bool e1000_enable_tx_pkt_filtering(873,23755
s32 e1000_mng_host_if_write(890,24385
s32 e1000_mng_write_cmd_header(903,24805
s32 e1000_mng_enable_host_if(919,25368
s32 e1000_check_reset_block(931,25726
s32 e1000_read_phy_reg(948,26179
s32 e1000_write_phy_reg(965,26636
void e1000_release_phy(980,26989
s32 e1000_acquire_phy(993,27278
s32 e1000_cfg_on_link_up(1005,27510
s32 e1000_read_kmrn_reg(1023,28032
s32 e1000_write_kmrn_reg(1038,28508
s32 e1000_get_cable_length(1051,28922
s32 e1000_get_phy_info(1067,29363
s32 e1000_phy_hw_reset(1082,29680
s32 e1000_phy_commit(1097,30009
s32 e1000_set_d0_lplu_state(1119,30805
s32 e1000_set_d3_lplu_state(1141,31651
s32 e1000_read_mac_addr(1157,32121
s32 e1000_read_pba_string(1176,32704
s32 e1000_read_pba_length(1191,33242
s32 e1000_read_pba_num(1206,33733
s32 e1000_validate_nvm_checksum(1218,34064
s32 e1000_update_nvm_checksum(1233,34467
void e1000_reload_nvm(1248,34803
s32 e1000_read_nvm(1264,35250
s32 e1000_write_nvm(1282,35785
s32 e1000_write_8bit_ctrl_reg(1300,36298
void e1000_power_up_phy(1313,36712
void e1000_power_down_phy(1328,37071
void e1000_power_up_fiber_serdes_link(1340,37324
void e1000_shutdown_fiber_serdes_link(1352,37625

lib/librte_pmd_e1000/e1000/e1000_mac.h,61
#define _E1000_MAC_H_35,1699
#define E1000_REMOVED(39,1798

lib/librte_pmd_e1000/e1000/e1000_80003es2lan.h,1640
#define _E1000_80003ES2LAN_H_35,1707
#define E1000_KMRNCTRLSTA_OFFSET_FIFO_CTRL	37,1738
#define E1000_KMRNCTRLSTA_OFFSET_INB_CTRL	38,1786
#define E1000_KMRNCTRLSTA_OFFSET_HD_CTRL	39,1833
#define E1000_KMRNCTRLSTA_OFFSET_MAC2PHY_OPMODE	40,1879
#define E1000_KMRNCTRLSTA_FIFO_CTRL_RX_BYPASS	42,1933
#define E1000_KMRNCTRLSTA_FIFO_CTRL_TX_BYPASS	43,1986
#define E1000_KMRNCTRLSTA_INB_CTRL_DIS_PADDING	44,2039
#define E1000_KMRNCTRLSTA_HD_CTRL_10_100_DEFAULT 46,2094
#define E1000_KMRNCTRLSTA_HD_CTRL_1000_DEFAULT	47,2150
#define E1000_KMRNCTRLSTA_OPMODE_E_IDLE	48,2204
#define E1000_KMRNCTRLSTA_OPMODE_MASK	50,2253
#define E1000_KMRNCTRLSTA_OPMODE_INBAND_MDIO	51,2299
#define E1000_TCTL_EXT_GCEX_MASK 53,2352
#define DEFAULT_TCTL_EXT_GCEX_80003ES2LAN	54,2427
#define DEFAULT_TIPG_IPGT_1000_80003ES2LAN	56,2481
#define DEFAULT_TIPG_IPGT_10_100_80003ES2LAN	57,2528
#define GG82563_PSCR_POLARITY_REVERSAL_DISABLE	60,2642
#define GG82563_PSCR_CROSSOVER_MODE_MASK	61,2717
#define GG82563_PSCR_CROSSOVER_MODE_MDI	62,2765
#define GG82563_PSCR_CROSSOVER_MODE_MDIX	63,2833
#define GG82563_PSCR_CROSSOVER_MODE_AUTO	64,2902
#define GG82563_PSCR2_REVERSE_AUTO_NEG	67,3035
#define GG82563_MSCR_TX_CLK_MASK	71,3241
#define GG82563_MSCR_TX_CLK_10MBPS_2_5	72,3282
#define GG82563_MSCR_TX_CLK_100MBPS_25	73,3329
#define GG82563_MSCR_TX_CLK_1000MBPS_25	74,3376
#define GG82563_MSCR_ASSERT_CRS_ON_TX	76,3425
#define GG82563_DSPD_CABLE_LENGTH	85,3608
#define GG82563_KMCR_PASS_FALSE_CARRIER	88,3711
#define GG82563_MAX_KMRN_RETRY	91,3825
#define GG82563_PMCR_ENABLE_ELECTRICAL_IDLE	95,3965
#define GG82563_ICR_DIS_PADDING	98,4072

lib/librte_pmd_e1000/e1000/e1000_vf.h,5767
#define _E1000_VF_H_35,1698
#define E1000_DEV_ID_82576_VF	43,1815
#define E1000_DEV_ID_I350_VF	44,1853
#define E1000_VF_INIT_TIMEOUT	46,1891
#define E1000_TXDCTL_QUEUE_ENABLE	49,2010
#define E1000_RXDCTL_QUEUE_ENABLE	50,2083
#define E1000_SRRCTL(53,2186
#define E1000_SRRCTL_BSIZEPKT_SHIFT	55,2286
#define E1000_SRRCTL_BSIZEHDRSIZE_MASK	56,2346
#define E1000_SRRCTL_BSIZEHDRSIZE_SHIFT	57,2397
#define E1000_SRRCTL_DESCTYPE_LEGACY	58,2460
#define E1000_SRRCTL_DESCTYPE_ADV_ONEBUF	59,2509
#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT	60,2561
#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS	61,2613
#define E1000_SRRCTL_DESCTYPE_HDR_REPLICATION	62,2671
#define E1000_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 63,2728
#define E1000_SRRCTL_DESCTYPE_MASK	64,2795
#define E1000_SRRCTL_DROP_EN	65,2842
#define E1000_SRRCTL_BSIZEPKT_MASK	67,2885
#define E1000_SRRCTL_BSIZEHDR_MASK	68,2931
#define E1000_EICR	71,3002
#define E1000_EITR(72,3070
#define E1000_EICS	73,3118
#define E1000_EIMS	74,3176
#define E1000_EIMC	75,3238
#define E1000_EIAC	76,3297
#define E1000_EIAM	77,3356
#define E1000_IVAR0	78,3424
#define E1000_IVAR_MISC	79,3489
#define E1000_IVAR_VALID	80,3556
union e1000_adv_rx_desc 83,3623
		u64 pkt_addr;85,3659
		u64 hdr_addr;86,3703
	} read;87,3747
				u32 data;91,3788
					u16 pkt_info;94,3848
					u16 hdr_info;96,3910
				} hs_rss;97,3929
			} lo_dword;98,3943
				u32 rss;100,3969
					u16 ip_id;102,4010
					u16 csum;103,4038
				} csum_ip;104,4075
			} hi_dword;105,4090
		} lower;106,4105
			u32 status_error;108,4127
			u16 length;109,4171
			u16 vlan;110,4206
		} upper;111,4234
	} wb;112,4245
#define E1000_RXDADV_HDRBUFLEN_MASK	115,4273
#define E1000_RXDADV_HDRBUFLEN_SHIFT	116,4316
union e1000_adv_tx_desc 119,4393
		u64 buffer_addr;121,4429
		u32 cmd_type_len;122,4490
		u32 olinfo_status;123,4510
	} read;124,4531
		u64 rsvd;126,4550
		u32 nxtseq_seed;127,4583
		u32 status;128,4602
	} wb;129,4616
#define E1000_ADVTXD_DTYP_CTXT	133,4670
#define E1000_ADVTXD_DTYP_DATA	134,4746
#define E1000_ADVTXD_DCMD_EOP	135,4819
#define E1000_ADVTXD_DCMD_IFCS	136,4880
#define E1000_ADVTXD_DCMD_RS	137,4954
#define E1000_ADVTXD_DCMD_DEXT	138,5014
#define E1000_ADVTXD_DCMD_VLE	139,5091
#define E1000_ADVTXD_DCMD_TSE	140,5154
#define E1000_ADVTXD_PAYLEN_SHIFT	141,5216
struct e1000_adv_tx_context_desc 144,5308
	u32 vlan_macip_lens;145,5343
	u32 seqnum_seed;146,5365
	u32 type_tucmd_mlhl;147,5383
	u32 mss_l4len_idx;148,5405
#define E1000_ADVTXD_MACLEN_SHIFT	151,5429
#define E1000_ADVTXD_TUCMD_IPV4	152,5500
#define E1000_ADVTXD_TUCMD_L4T_TCP	153,5574
#define E1000_ADVTXD_L4LEN_SHIFT	154,5649
#define E1000_ADVTXD_MSS_SHIFT	155,5712
enum e1000_mac_type 157,5774
	e1000_undefined 158,5796
	e1000_vfadapt,159,5818
	e1000_vfadapt_i350,160,5834
	e1000_num_macs 161,5855
struct e1000_vf_stats 164,5929
	u64 base_gprc;165,5953
	u64 base_gptc;166,5969
	u64 base_gorc;167,5985
	u64 base_gotc;168,6001
	u64 base_mprc;169,6017
	u64 base_gotlbc;170,6033
	u64 base_gptlbc;171,6051
	u64 base_gorlbc;172,6069
	u64 base_gprlbc;173,6087
	u32 last_gprc;175,6106
	u32 last_gptc;176,6122
	u32 last_gorc;177,6138
	u32 last_gotc;178,6154
	u32 last_mprc;179,6170
	u32 last_gotlbc;180,6186
	u32 last_gptlbc;181,6204
	u32 last_gorlbc;182,6222
	u32 last_gprlbc;183,6240
	u64 gprc;185,6259
	u64 gptc;186,6270
	u64 gorc;187,6281
	u64 gotc;188,6292
	u64 mprc;189,6303
	u64 gotlbc;190,6314
	u64 gptlbc;191,6327
	u64 gorlbc;192,6340
	u64 gprlbc;193,6353
struct e1000_mac_operations 198,6394
	s32  (*init_params)init_params200,6462
	s32  (*check_for_link)check_for_link201,6503
	void (*clear_vfta)clear_vfta202,6547
	s32  (*get_bus_info)get_bus_info203,6587
	s32  (*get_link_up_info)get_link_up_info204,6629
	void (*update_mc_addr_list)update_mc_addr_list205,6689
	s32  (*reset_hw)reset_hw206,6749
	s32  (*init_hw)init_hw207,6787
	s32  (*setup_link)setup_link208,6824
	void (*write_vfta)write_vfta209,6864
	void (*rar_set)rar_set210,6914
	s32  (*read_mac_addr)read_mac_addr211,6961
struct e1000_mac_info 214,7008
	struct e1000_mac_operations ops;215,7032
	u8 addr[addr216,7066
	u8 perm_addr[perm_addr217,7079
	enum e1000_mac_type type;219,7098
	u16 mta_reg_count;221,7126
	u16 rar_entry_count;222,7146
	bool get_link_status;224,7169
struct e1000_mbx_operations 227,7196
	s32 (*init_params)init_params228,7226
	s32 (*read)read229,7268
	s32 (*write)write230,7319
	s32 (*read_posted)read_posted231,7370
	s32 (*write_posted)write_posted232,7428
	s32 (*check_for_msg)check_for_msg233,7486
	s32 (*check_for_ack)check_for_ack234,7533
	s32 (*check_for_rst)check_for_rst235,7580
struct e1000_mbx_stats 238,7631
	u32 msgs_tx;239,7656
	u32 msgs_rx;240,7670
	u32 acks;242,7685
	u32 reqs;243,7696
	u32 rsts;244,7707
struct e1000_mbx_info 247,7722
	struct e1000_mbx_operations ops;248,7746
	struct e1000_mbx_stats stats;249,7780
	u32 timeout;250,7811
	u32 usec_delay;251,7825
	u16 size;252,7842
struct e1000_dev_spec_vf 255,7857
	u32 vf_number;256,7884
	u32 v2p_mailbox;257,7900
struct e1000_hw 260,7922
	void *back;back261,7940
	u8 *hw_addr;hw_addr263,7954
	u8 *flash_address;flash_address264,7968
	unsigned long io_base;265,7988
	struct e1000_mac_info  mac;267,8013
	struct e1000_mbx_info mbx;268,8042
		struct e1000_dev_spec_vf vf;271,8080
	} dev_spec;272,8111
	u16 device_id;274,8125
	u16 subsystem_vendor_id;275,8141
	u16 subsystem_device_id;276,8167
	u16 vendor_id;277,8193
	u8  revision_id;279,8210
enum e1000_promisc_type 282,8232
	e1000_promisc_disabled 283,8258
	e1000_promisc_unicast 284,8322
	e1000_promisc_multicast 285,8387
	e1000_promisc_enabled 286,8454
	e1000_num_promisc_types287,8522

lib/librte_pmd_e1000/e1000/e1000_regs.h,17468
#define _E1000_REGS_H_35,1700
#define E1000_CTRL	37,1724
#define E1000_CTRL_DUP	38,1778
#define E1000_STATUS	39,1855
#define E1000_EECD	40,1910
#define E1000_EERD	41,1970
#define E1000_CTRL_EXT	42,2021
#define E1000_FLA	43,2088
#define E1000_MDIC	44,2139
#define E1000_MDICNFG	45,2190
#define E1000_REGISTER_SET_SIZE	46,2243
#define E1000_EEPROM_INIT_CTRL_WORD_2	47,2299
#define E1000_EEPROM_PCIE_CTRL_WORD_2	48,2372
#define E1000_BARCTRL	49,2445
#define E1000_BARCTRL_FLSIZE	50,2495
#define E1000_BARCTRL_CSRSIZE	51,2554
#define E1000_MPHY_ADDR_CTRL	52,2616
#define E1000_MPHY_DATA	53,2683
#define E1000_MPHY_STAT	54,2735
#define E1000_PPHY_CTRL	55,2793
#define E1000_I350_BARCTRL	56,2848
#define E1000_I350_DTXMXPKTSZ	57,2902
#define E1000_SCTL	58,2974
#define E1000_FCAL	59,3028
#define E1000_FCAH	60,3092
#define E1000_FEXT	62,3237
#define E1000_FEXTNVM	64,3355
#define E1000_FEXTNVM3	65,3417
#define E1000_FEXTNVM4	66,3482
#define E1000_FEXTNVM6	67,3547
#define E1000_FEXTNVM7	68,3612
#define E1000_FCT	69,3677
#define E1000_CONNSW	70,3733
#define E1000_VET	71,3802
#define E1000_ICR	72,3856
#define E1000_ITR	73,3918
#define E1000_ICS	74,3982
#define E1000_IMS	75,4040
#define E1000_IMC	76,4097
#define E1000_IAM	77,4156
#define E1000_IVAR	78,4221
#define E1000_SVCR	79,4297
#define E1000_SVT	80,4324
#define E1000_LPIC	81,4350
#define E1000_RCTL	82,4407
#define E1000_FCTTV	83,4457
#define E1000_TXCW	84,4531
#define E1000_RXCW	85,4592
#define E1000_PBA_ECC	86,4653
#define E1000_EICR	87,4707
#define E1000_EITR(88,4775
#define E1000_EICS	89,4823
#define E1000_EIMS	90,4887
#define E1000_EIMC	91,4955
#define E1000_EIAC	92,5020
#define E1000_EIAM	93,5085
#define E1000_GPIE	94,5159
#define E1000_IVAR0	95,5231
#define E1000_IVAR_MISC	96,5307
#define E1000_TCTL	97,5374
#define E1000_TCTL_EXT	98,5424
#define E1000_TIPG	99,5487
#define E1000_TBT	100,5545
#define E1000_AIT	101,5598
#define E1000_LEDCTL	102,5673
#define E1000_LEDMUX	103,5726
#define E1000_EXTCNF_CTRL	104,5778
#define E1000_EXTCNF_SIZE	105,5850
#define E1000_PHY_CTRL	106,5919
#define E1000_POEMB	107,5985
#define E1000_PBA	108,6039
#define E1000_PBS	109,6102
#define E1000_PBECCSTS	110,6154
#define E1000_EEMNGCTL	111,6222
#define E1000_EEARBC	112,6279
#define E1000_FLASHT	113,6344
#define E1000_EEWR	114,6401
#define E1000_FLSWCTL	115,6462
#define E1000_FLSWDATA	116,6522
#define E1000_FLSWCNT	117,6580
#define E1000_FLOP	118,6638
#define E1000_I2CCMD	119,6694
#define E1000_I2CPARAMS	120,6759
#define E1000_I2CBB_EN	121,6829
#define E1000_I2C_CLK_OUT	122,6892
#define E1000_I2C_DATA_OUT	123,6947
#define E1000_I2C_DATA_OE_N	124,7006
#define E1000_I2C_DATA_IN	125,7076
#define E1000_I2C_CLK_OE_N	126,7133
#define E1000_I2C_CLK_IN	127,7203
#define E1000_I2C_CLK_STRETCH_DIS	128,7260
#define E1000_WDSTP	129,7335
#define E1000_SWDSTS	130,7390
#define E1000_FRTIMER	131,7448
#define E1000_TCPTIMER	132,7509
#define E1000_VPDDIAG	133,7562
#define E1000_ICR_V2	134,7619
#define E1000_ICS_V2	135,7686
#define E1000_IMS_V2	136,7757
#define E1000_IMC_V2	137,7832
#define E1000_IAM_V2	138,7904
#define E1000_ERT	139,7979
#define E1000_FCRTL	140,8036
#define E1000_FCRTH	141,8111
#define E1000_PSRCTL	142,8187
#define E1000_RDFH	143,8257
#define E1000_RDFT	144,8314
#define E1000_RDFHS	145,8371
#define E1000_RDFTS	146,8435
#define E1000_RDFPC	147,8499
#define E1000_PBRTH	148,8565
#define E1000_FCRTV	149,8633
#define E1000_RDPUMB	151,8750
#define E1000_RDPUAD	152,8820
#define E1000_RDPUWD	153,8895
#define E1000_RDPURD	154,8968
#define E1000_RDPUCTL	155,9040
#define E1000_PBDIAG	156,9111
#define E1000_RXPBS	157,9177
#define E1000_IRPBS	158,9239
#define E1000_PBRWAC	159,9314
#define E1000_RDTR	160,9391
#define E1000_RADV	161,9445
#define E1000_EMIADD	162,9518
#define E1000_EMIDATA	163,9587
#define E1000_SRWR	164,9654
#define E1000_I210_FLMNGCTL	165,9720
#define E1000_I210_FLMNGDATA	166,9756
#define E1000_I210_FLMNGCNT	167,9793
#define E1000_I210_FLSWCTL	169,9830
#define E1000_I210_FLSWDATA	170,9865
#define E1000_I210_FLSWCNT	171,9901
#define E1000_I210_FLA	173,9937
#define E1000_INVM_DATA_REG(175,9970
#define E1000_INVM_SIZE	176,10021
#define E1000_I210_TQAVCTRL	179,10121
#define E1000_TQAVCTRL_MODE	183,10225
#define E1000_TQAVCTRL_FETCH_ARB	185,10296
#define E1000_TQAVCTRL_FETCH_TIMER_ENABLE	187,10367
#define E1000_TQAVCTRL_LAUNCH_ARB	189,10448
#define E1000_TQAVCTRL_LAUNCH_TIMER_ENABLE	191,10518
#define E1000_TQAVCTRL_SP_WAIT_SR	193,10599
#define E1000_TQAVCTRL_FETCH_TIMER_DELTA_OFFSET	195,10676
#define E1000_TQAVCTRL_FETCH_TIMER_DELTA	196,10727
#define E1000_I210_TQAVHC(200,10878
#define E1000_I210_TQAVARBCTRL	203,10991
#define E1000_TQAVARBCTRL_QUEUE_PRI(205,11087
#define E1000_I210_TQAVCC(207,11210
#define E1000_TQAVCC_IDLE_SLOPE	210,11317
#define E1000_TQAVCC_KEEP_CREDITS	211,11374
#define E1000_TQAVCC_QUEUE_MODE	212,11448
#define E1000_PQGPTC(215,11565
#define E1000_I210_TXPBS_SIZE(218,11695
#define E1000_MMDAC	220,11753
#define E1000_MMDAAD	221,11803
#define E1000_RDBAL(230,12015
#define E1000_RDBAH(232,12113
#define E1000_RDLEN(234,12211
#define E1000_SRRCTL(236,12309
#define E1000_RDH(238,12409
#define E1000_RXCTL(240,12505
#define E1000_DCA_RXCTRL(242,12603
#define E1000_RDT(243,12648
#define E1000_RXDCTL(245,12744
#define E1000_RQDPC(247,12844
#define E1000_TDBAL(249,12942
#define E1000_TDBAH(251,13040
#define E1000_TDLEN(253,13138
#define E1000_TDH(255,13236
#define E1000_TXCTL(257,13332
#define E1000_DCA_TXCTRL(259,13430
#define E1000_TDT(260,13475
#define E1000_TXDCTL(262,13571
#define E1000_TDWBAL(264,13671
#define E1000_TDWBAH(266,13771
#define E1000_TARC(268,13871
#define E1000_RSRPD	269,13922
#define E1000_RAID	270,13986
#define E1000_TXDMAC	271,14054
#define E1000_KABGTXD	272,14111
#define E1000_PSRTYPE(273,14180
#define E1000_RAL(274,14229
#define E1000_RAH(276,14329
#define E1000_SHRAL(278,14429
#define E1000_SHRAH(279,14477
#define E1000_IP4AT_REG(280,14525
#define E1000_IP6AT_REG(281,14576
#define E1000_WUPM_REG(282,14627
#define E1000_FFMT_REG(283,14677
#define E1000_FFVT_REG(284,14727
#define E1000_FFLT_REG(285,14777
#define E1000_PBSLAC	286,14827
#define E1000_PBSLAD(287,14896
#define E1000_TXPBS	288,14970
#define E1000_ITPBS	290,15080
#define E1000_TDFH	291,15109
#define E1000_TDFT	292,15167
#define E1000_TDFHS	293,15225
#define E1000_TDFTS	294,15290
#define E1000_TDFPC	295,15355
#define E1000_TDPUMB	296,15422
#define E1000_TDPUAD	297,15488
#define E1000_TDPUWD	298,15558
#define E1000_TDPURD	299,15626
#define E1000_TDPUCTL	300,15695
#define E1000_DTXCTL	301,15761
#define E1000_DTXTCPFLGL	302,15818
#define E1000_DTXTCPFLGH	303,15886
#define E1000_DTXMXSZRQ	305,15999
#define E1000_TIDV	306,16032
#define E1000_TADV	307,16096
#define E1000_TSPMT	308,16167
#define E1000_CRCERRS	309,16244
#define E1000_ALGNERRC	310,16305
#define E1000_SYMERRS	311,16373
#define E1000_RXERRC	312,16437
#define E1000_MPC	313,16501
#define E1000_SCC	314,16562
#define E1000_ECOL	315,16626
#define E1000_MCC	316,16694
#define E1000_LATECOL	317,16760
#define E1000_COLC	318,16826
#define E1000_DC	319,16884
#define E1000_TNCRS	320,16936
#define E1000_SEC	321,16989
#define E1000_CEXTERR	322,17051
#define E1000_RLEC	323,17126
#define E1000_XONRXC	324,17195
#define E1000_XONTXC	325,17252
#define E1000_XOFFRXC	326,17309
#define E1000_XOFFTXC	327,17368
#define E1000_FCRUC	328,17427
#define E1000_PRC64	329,17503
#define E1000_PRC127	330,17568
#define E1000_PRC255	331,17638
#define E1000_PRC511	332,17709
#define E1000_PRC1023	333,17780
#define E1000_PRC1522	334,17853
#define E1000_GPRC	335,17927
#define E1000_BPRC	336,17991
#define E1000_MPRC	337,18060
#define E1000_GPTC	338,18129
#define E1000_GORCL	339,18193
#define E1000_GORCH	340,18261
#define E1000_GOTCL	341,18330
#define E1000_GOTCH	342,18398
#define E1000_RNBC	343,18467
#define E1000_RUC	344,18529
#define E1000_RFC	345,18589
#define E1000_ROC	346,18648
#define E1000_RJC	347,18707
#define E1000_MGTPRC	348,18764
#define E1000_MGTPDC	349,18836
#define E1000_MGTPTC	350,18913
#define E1000_TORL	351,18985
#define E1000_TORH	352,19047
#define E1000_TOTL	353,19110
#define E1000_TOTH	354,19172
#define E1000_TPR	355,19235
#define E1000_TPT	356,19293
#define E1000_PTC64	357,19351
#define E1000_PTC127	358,19416
#define E1000_PTC255	359,19486
#define E1000_PTC511	360,19557
#define E1000_PTC1023	361,19628
#define E1000_PTC1522	362,19701
#define E1000_MPTC	363,19775
#define E1000_BPTC	364,19844
#define E1000_TSCTC	365,19913
#define E1000_TSCTFC	366,19984
#define E1000_IAC	367,20061
#define E1000_ICRXPTC	368,20120
#define E1000_ICRXATC	369,20199
#define E1000_ICTXPTC	370,20278
#define E1000_ICTXATC	371,20357
#define E1000_ICTXQEC	372,20436
#define E1000_ICTXQMTC	373,20510
#define E1000_ICRXDMTC	374,20590
#define E1000_ICRXOC	375,20669
#define E1000_CRC_OFFSET	376,20744
#define E1000_VFGPRC	378,20805
#define E1000_VFGORC	379,20834
#define E1000_VFMPRC	380,20863
#define E1000_VFGPTC	381,20892
#define E1000_VFGOTC	382,20921
#define E1000_VFGOTLBC	383,20950
#define E1000_VFGPTLBC	384,20981
#define E1000_VFGORLBC	385,21012
#define E1000_VFGPRLBC	386,21043
#define E1000_PFVFGPRC(388,21116
#define E1000_PFVFGPTC(389,21171
#define E1000_PFVFGORC(390,21226
#define E1000_PFVFGOTC(391,21281
#define E1000_PFVFMPRC(392,21336
#define E1000_PFVFGPRLBC(393,21391
#define E1000_PFVFGPTLBC(394,21448
#define E1000_PFVFGORLBC(395,21505
#define E1000_PFVFGOTLBC(396,21562
#define E1000_LSECTXUT	399,21634
#define E1000_LSECTXPKTE	400,21693
#define E1000_LSECTXPKTP	401,21755
#define E1000_LSECTXOCTE	402,21816
#define E1000_LSECTXOCTP	403,21880
#define E1000_LSECRXUT	404,21944
#define E1000_LSECRXOCTD	405,22014
#define E1000_LSECRXOCTV	406,22080
#define E1000_LSECRXBAD	407,22140
#define E1000_LSECRXNOSCI	408,22191
#define E1000_LSECRXUNSCI	409,22255
#define E1000_LSECRXUNCH	410,22324
#define E1000_LSECRXDELAY	411,22391
#define E1000_LSECRXLATE	412,22456
#define E1000_LSECRXOK(413,22518
#define E1000_LSECRXINV(414,22591
#define E1000_LSECRXNV(415,22666
#define E1000_LSECRXUNSA	416,22742
#define E1000_LSECRXNUSA	417,22801
#define E1000_LSECTXCAP	418,22863
#define E1000_LSECRXCAP	419,22933
#define E1000_LSECTXCTRL	420,23003
#define E1000_LSECRXCTRL	421,23059
#define E1000_LSECTXSCL	422,23115
#define E1000_LSECTXSCH	423,23171
#define E1000_LSECTXSA	424,23228
#define E1000_LSECTXPN0	425,23279
#define E1000_LSECTXPN1	426,23335
#define E1000_LSECRXSCL	427,23391
#define E1000_LSECRXSCH	428,23447
#define E1000_LSECTXKEY0(430,23540
#define E1000_LSECTXKEY1(432,23631
#define E1000_LSECRXSA(433,23686
#define E1000_LSECRXPN(434,23757
#define E1000_LSECRXKEY(438,23925
#define E1000_SSVPC	440,24000
#define E1000_IPSCTRL	441,24069
#define E1000_IPSRXCMD	442,24129
#define E1000_IPSRXIDX	443,24198
#define E1000_IPSRXIPADDR(445,24292
#define E1000_IPSRXKEY(447,24380
#define E1000_IPSRXSALT	448,24433
#define E1000_IPSRXSPI	449,24492
#define E1000_IPSTXKEY(451,24581
#define E1000_IPSTXSALT	452,24634
#define E1000_IPSTXIDX	453,24693
#define E1000_PCS_CFG0	454,24753
#define E1000_PCS_LCTL	455,24816
#define E1000_PCS_LSTAT	456,24876
#define E1000_CBTMPC	457,24936
#define E1000_HTDPMC	458,25004
#define E1000_CBRDPC	459,25072
#define E1000_CBRMPC	460,25141
#define E1000_RPTHC	461,25209
#define E1000_HGPTC	462,25263
#define E1000_HTCBDPC	463,25325
#define E1000_HGORCL	464,25400
#define E1000_HGORCH	465,25472
#define E1000_HGOTCL	466,25545
#define E1000_HGOTCH	467,25617
#define E1000_LENERRS	468,25690
#define E1000_SCVPC	469,25747
#define E1000_HRMPC	470,25820
#define E1000_PCS_ANADV	471,25894
#define E1000_PCS_LPAB	472,25955
#define E1000_PCS_NPTX	473,26019
#define E1000_PCS_LPABNP	474,26084
#define E1000_RXCSUM	475,26157
#define E1000_RLPML	476,26218
#define E1000_RFCTL	477,26279
#define E1000_MTA	478,26336
#define E1000_RA	479,26402
#define E1000_RA2	480,26461
#define E1000_VFTA	481,26534
#define E1000_VT_CTL	482,26603
#define E1000_CIAA	483,26657
#define E1000_CIAD	484,26727
#define E1000_VFQA0	485,26794
#define E1000_VFQA1	486,26866
#define E1000_WUC	487,26938
#define E1000_WUFC	488,26991
#define E1000_WUS	489,27052
#define E1000_MANC	490,27104
#define E1000_IPAV	491,27162
#define E1000_IP4AT	492,27218
#define E1000_IP6AT	493,27283
#define E1000_WUPL	494,27348
#define E1000_WUPM	495,27408
#define E1000_PBACL	496,27470
#define E1000_FFLT	497,27546
#define E1000_HOST_IF	498,27620
#define E1000_HIBBA	499,27672
#define E1000_FHFT(501,27775
#define E1000_FHFT_EXT(503,27862
#define E1000_KMRNCTRLSTA	506,27918
#define E1000_MANC2H	507,27981
#define E1000_MDEF(509,28083
#define E1000_SW_FW_SYNC	510,28130
#define E1000_CCMCTL	511,28196
#define E1000_GIOCTL	512,28252
#define E1000_SCCTL	513,28315
#define E1000_GCR	514,28381
#define E1000_GCR2	515,28428
#define E1000_GSCL_1	516,28479
#define E1000_GSCL_2	517,28542
#define E1000_GSCL_3	518,28605
#define E1000_GSCL_4	519,28668
#define E1000_FACTPS	520,28731
#define E1000_SWSM	521,28805
#define E1000_FWSM	522,28851
#define E1000_SWSM2	524,28954
#define E1000_DCA_ID	525,28982
#define E1000_DCA_CTRL	526,29051
#define E1000_UFUSE	527,29105
#define E1000_FFLT_DBG	528,29150
#define E1000_HICR	529,29202
#define E1000_FWSTS	530,29258
#define E1000_CPUVEC	533,29323
#define E1000_MRQC	534,29383
#define E1000_IMIR(535,29446
#define E1000_IMIREXT(536,29519
#define E1000_IMIRVP	537,29592
#define E1000_MSIXBM(538,29663
#define E1000_RETA(539,29737
#define E1000_RSSRK(540,29812
#define E1000_RSSIM	541,29885
#define E1000_RSSIR	542,29938
#define E1000_SWPBS	544,30013
#define E1000_MBVFICR	545,30078
#define E1000_MBVFIMR	546,30137
#define E1000_VFLRE	547,30198
#define E1000_VFRE	548,30257
#define E1000_VFTE	549,30309
#define E1000_QDE	550,30362
#define E1000_DTXSWC	551,30417
#define E1000_WVBR	552,30479
#define E1000_RPLOLR	553,30536
#define E1000_UTA	554,30596
#define E1000_IOVTCL	555,30653
#define E1000_VMRCTL	556,30709
#define E1000_VMRVLAN	557,30772
#define E1000_VMRVM	558,30833
#define E1000_MDFB	559,30890
#define E1000_LVMMC	560,30951
#define E1000_TXSWC	561,31011
#define E1000_SCCRL	562,31063
#define E1000_BSCTRH	563,31119
#define E1000_MSCTRH	564,31188
#define E1000_V2PMAILBOX(566,31315
#define E1000_P2VMAILBOX(567,31367
#define E1000_VMBMEM(568,31419
#define E1000_VFVMBMEM(569,31468
#define E1000_VMOLR(570,31512
#define E1000_VLVF(572,31599
#define E1000_VMVIR(573,31646
#define E1000_DVMOLR(574,31694
#define E1000_VTCTRL(575,31766
#define E1000_TSYNCRXCTL	576,31835
#define E1000_TSYNCTXCTL	577,31909
#define E1000_TSYNCRXCFG	578,31983
#define E1000_RXSTMPL	579,32054
#define E1000_RXSTMPH	580,32112
#define E1000_RXSATRL	581,32171
#define E1000_RXSATRH	582,32239
#define E1000_TXSTMPL	583,32308
#define E1000_TXSTMPH	584,32372
#define E1000_SYSTIML	585,32437
#define E1000_SYSTIMH	586,32503
#define E1000_TIMINCA	587,32570
#define E1000_TIMADJL	588,32641
#define E1000_TIMADJH	589,32719
#define E1000_TSAUXC	590,32798
#define E1000_SYSTIMR	591,32869
#define E1000_TSICR	592,32934
#define E1000_TSIM	593,32993
#define E1000_RXMTRL	594,33050
#define E1000_RXUDP	595,33126
#define E1000_SAQF(598,33214
#define E1000_DAQF(599,33292
#define E1000_SPQF(600,33368
#define E1000_FTQF(601,33443
#define E1000_TTQF(602,33514
#define E1000_SYNQF(603,33585
#define E1000_ETQF(604,33660
#define E1000_RTTDCS	606,33730
#define E1000_RTTPCS	607,33806
#define E1000_RTRPCS	608,33884
#define E1000_RTRUP2TC	609,33953
#define E1000_RTTUP2TC	610,34024
#define E1000_RTTDTCRC(612,34145
#define E1000_RTTPTCRC(614,34241
#define E1000_RTRPTCRC(616,34337
#define E1000_RTTDTCRS(618,34431
#define E1000_RTTDTCRM(620,34522
#define E1000_RTTPTCRS(622,34618
#define E1000_RTTPTCRM(624,34711
#define E1000_RTRPTCRS(626,34807
#define E1000_RTRPTCRM(628,34900
#define E1000_RTTDVMRM(630,34990
#define E1000_RTTBCNRM(632,35071
#define E1000_RTTDQSEL	633,35120
#define E1000_RTTDVMRC	634,35184
#define E1000_RTTDVMRS	635,35260
#define E1000_RTTBCNRC	636,35336
#define E1000_RTTBCNRS	637,35402
#define E1000_RTTBCNCR	638,35468
#define E1000_RTTBCNTG	639,35529
#define E1000_RTTBCNCP	640,35581
#define E1000_RTRBCNCR	641,35642
#define E1000_RTTBCNRD	642,35703
#define E1000_PFCTOP	643,35758
#define E1000_RTTBCNIDX	644,35831
#define E1000_RTTBCNACH	645,35893
#define E1000_RTTBCNACL	646,35951
#define E1000_DMACR	649,36040
#define E1000_DMCTXTH	650,36091
#define E1000_DMCTLX	651,36146
#define E1000_DMCRTRH	652,36200
#define E1000_DMCCNT	653,36266
#define E1000_FCRTC	654,36318
#define E1000_PCIEMISC	655,36383
#define E1000_PCIEERRSTS	658,36481
#define E1000_PROXYS	660,36515
#define E1000_PROXYFC	661,36565
#define E1000_THMJT	663,36680
#define E1000_THLOWTC	664,36735
#define E1000_THMIDTC	665,36793
#define E1000_THHIGHTC	666,36851
#define E1000_THSTAT	667,36911
#define E1000_IPCNFG	670,37017
#define E1000_LTRC	671,37078
#define E1000_EEER	672,37146
#define E1000_EEE_SU	673,37209
#define E1000_TLPIC	674,37253
#define E1000_RLPIC	675,37311
#define E1000_B2OSPC	678,37393
#define E1000_B2OGPRC	679,37455
#define E1000_O2BGPTC	680,37523
#define E1000_O2BSPC	681,37590

lib/librte_kni/rte_kni.h,580
#define _RTE_KNI_H_35,1714
struct rte_kni_ops 63,2304
	uint8_t port_id;64,2325
	int (*change_mtu)change_mtu67,2401
	int (*config_network_if)config_network_if70,2517
struct rte_kni_conf 76,2629
	char name[name82,2799
	uint32_t core_id;83,2829
	uint16_t group_id;84,2889
	unsigned mbuf_size;85,2925
	struct rte_pci_addr addr;86,2962
	struct rte_pci_id id;87,2989
	uint8_t force_bind 89,3013
extern struct rte_kni *rte_kni_create(rte_kni_create131,4224
extern uint8_t rte_kni_get_port_id(215,6704
extern struct rte_kni *rte_kni_info_get(rte_kni_info_get242,7262

lib/librte_kni/rte_kni_fifo.h,67
kni_fifo_init(40,1754
kni_fifo_put(56,2115
kni_fifo_get(79,2636

lib/librte_kni/rte_kni.c,1330
#define MAX_MBUF_BURST_NUM 52,2052
#define KNI_FIFO_COUNT_MAX 55,2131
#define KNI_FIFO_SIZE 56,2167
#define KNI_REQUEST_MBUF_NUM_MAX 59,2274
#define KNI_MZ_CHECK(61,2316
struct rte_kni 66,2401
	char name[name67,2418
	uint16_t group_id;68,2482
	struct rte_mempool *pktmbuf_pool;pktmbuf_pool69,2551
	unsigned mbuf_size;70,2613
	struct rte_kni_fifo *tx_q;tx_q72,2669
	struct rte_kni_fifo *rx_q;rx_q73,2723
	struct rte_kni_fifo *alloc_q;alloc_q74,2777
	struct rte_kni_fifo *free_q;free_q75,2844
	struct rte_kni_fifo *req_q;req_q78,2944
	struct rte_kni_fifo *resp_q;resp_q79,3003
	void * sync_addr;80,3063
	struct rte_kni_ops ops;82,3130
	uint8_t in_use 83,3198
enum kni_ops_status 86,3258
	KNI_REQ_NO_REGISTER 87,3280
	KNI_REQ_REGISTERED,88,3306
static volatile int kni_fd 94,3434
kni_memzone_reserve(97,3502
rte_kni_create(110,3816
rte_kni_alloc(135,4446
#define OBJNAMSIZ 143,4673
kni_free_fifo(274,8624
rte_kni_release(287,8813
rte_kni_handle_request(311,9370
rte_kni_tx_burst(357,10557
rte_kni_rx_burst(368,10795
kni_free_mbufs(379,11045
kni_allocate_mbufs(392,11310
rte_kni_get_port_id(429,12152
rte_kni_get(438,12268
rte_kni_info_get(463,12704
kni_check_request_register(476,12941
rte_kni_register_handlers(489,13229
rte_kni_unregister_handlers(515,13777
rte_kni_close(527,13992

lib/librte_table/rte_table.h,607
#define __INCLUDE_RTE_TABLE_H__35,1726
typedef void* (*rte_table_op_create)rte_table_op_create74,2815
typedef int (*rte_table_op_free)rte_table_op_free85,3041
typedef int (*rte_table_op_entry_add)rte_table_op_entry_add114,4257
typedef int (*rte_table_op_entry_delete)rte_table_op_entry_delete143,5335
typedef int (*rte_table_op_lookup)rte_table_op_lookup182,7089
struct rte_table_ops 190,7298
	rte_table_op_create f_create;191,7321
	rte_table_op_free f_free;192,7373
	rte_table_op_entry_add f_add;193,7423
	rte_table_op_entry_delete f_delete;194,7478
	rte_table_op_lookup f_lookup;195,7536

lib/librte_table/rte_table_lpm.h,252
#define __INCLUDE_RTE_TABLE_LPM_H__35,1730
struct rte_table_lpm_params 79,3533
	uint32_t n_rules;81,3616
	uint32_t entry_unique_size;85,3767
	uint32_t offset;89,3911
struct rte_table_lpm_key 97,4288
	uint32_t ip;99,4334
	uint8_t depth;105,4594

lib/librte_table/rte_table_stub.h,45
#define __INCLUDE_RTE_TABLE_STUB_H__35,1731

lib/librte_table/rte_table_stub.c,111
rte_table_stub_create(39,1760
rte_table_stub_lookup(47,1911
struct rte_table_ops rte_table_stub_ops 59,2131

lib/librte_table/rte_table_hash_lru.c,1843
#define KEYS_PER_BUCKET	45,1823
struct bucket 47,1850
		struct bucket *next;next49,1875
		uint64_t lru_list;50,1898
	uint16_t sig[sig52,1923
	uint32_t key_pos[key_pos53,1955
struct grinder 56,1995
	struct bucket *bkt;bkt57,2012
	uint64_t sig;58,2033
	uint64_t match;59,2048
	uint64_t match_pos;60,2065
	uint32_t key_index;61,2086
struct rte_table_hash 64,2111
	uint32_t key_size;66,2159
	uint32_t entry_size;67,2179
	uint32_t n_keys;68,2201
	uint32_t n_buckets;69,2219
	rte_table_hash_op_hash f_hash;70,2240
	uint64_t seed;71,2272
	uint32_t signature_offset;72,2288
	uint32_t key_offset;73,2316
	uint64_t bucket_mask;76,2355
	uint32_t key_size_shl;77,2378
	uint32_t data_size_shl;78,2402
	uint32_t key_stack_tos;79,2427
	struct grinder grinders[grinders82,2468
	struct bucket *buckets;buckets85,2537
	uint8_t *key_mem;key_mem86,2562
	uint8_t *data_mem;data_mem87,2581
	uint32_t *key_stack;key_stack88,2601
	uint8_t memory[0] __rte_cache_aligned;91,2644
check_params_create(95,2699
rte_table_hash_lru_create(145,3907
rte_table_hash_lru_free(225,6369
rte_table_hash_lru_entry_add(238,6574
rte_table_hash_lru_entry_delete(322,8660
static int rte_table_hash_lru_lookup_unoptimized(360,9616
#define LUT_MATCH	459,11999
#define LUT_MATCH_MANY	460,12032
#define LUT_MATCH_POS	461,12070
#define lookup_cmp_sig(463,12112
#define lookup_cmp_key(498,13086
#define lookup2_stage0(568,14827
#define lookup2_stage0_with_odd_support(587,15439
#define lookup2_stage1(610,16147
#define lookup2_stage1_dosig(641,17136
#define lookup2_stage2(678,18345
#define lookup2_stage3(722,19828
static int rte_table_hash_lru_lookup(793,22341
static int rte_table_hash_lru_lookup_dosig(922,25711
struct rte_table_ops rte_table_hash_lru_ops 1051,29111
struct rte_table_ops rte_table_hash_lru_dosig_ops 1059,29365

lib/librte_table/rte_table_lpm.c,575
#define RTE_TABLE_LPM_MAX_NEXT_HOPS 46,1902
struct rte_table_lpm 48,1966
	uint32_t entry_size;50,2013
	uint32_t entry_unique_size;51,2035
	uint32_t n_rules;52,2064
	uint32_t offset;53,2083
	struct rte_lpm *lpm;lpm56,2139
	uint32_t nht_users[nht_users59,2190
	uint8_t nht[0] __rte_cache_aligned;60,2240
rte_table_lpm_create(64,2295
rte_table_lpm_free(126,3913
nht_find_free(144,4257
nht_find_existing(159,4473
rte_table_lpm_entry_add(177,4825
rte_table_lpm_entry_delete(246,6587
rte_table_lpm_lookup(304,7952
struct rte_table_ops rte_table_lpm_ops 341,8751

lib/librte_table/rte_table_lpm_ipv6.h,343
#define __INCLUDE_RTE_TABLE_LPM_IPV6_H__35,1735
#define RTE_LPM_IPV6_ADDR_SIZE 78,3515
struct rte_table_lpm_ipv6_params 81,3578
	uint32_t n_rules;83,3666
	uint32_t number_tbl8s;85,3686
	uint32_t entry_unique_size;89,3842
	uint32_t offset;93,3986
struct rte_table_lpm_ipv6_key 101,4363
	uint8_t ip[ip103,4414
	uint8_t depth;109,4697

lib/librte_table/rte_lru.h,616
#define __INCLUDE_RTE_LRU_H__35,1724
#define GCC_VERSION 44,1840
#define GCC_VERSION 46,1870
#define RTE_TABLE_HASH_LRU_STRATEGY 51,2012
#define RTE_TABLE_HASH_LRU_STRATEGY 53,2122
#undef RTE_TABLE_HASH_LRU_STRATEGY58,2222
#define RTE_TABLE_HASH_LRU_STRATEGY 59,2257
#define lru_init(68,2500
#define lru_pos(73,2581
#define lru_update(75,2637
#define lru_init(83,2799
#define lru_pos(88,2902
#define lru_update(90,2958
#define lru_init(131,3893
#define lru_pos(136,3996
#define lru_update(138,4052
#define lru_init(177,5543
f_lru_pos(184,5651
#define lru_pos(190,5812
#define lru_update(192,5865

lib/librte_table/rte_table_hash_key8.c,2056
#define RTE_TABLE_HASH_KEY_SIZE	44,1822
struct rte_bucket_4_8 46,1862
	uint64_t signature;48,1906
	uint64_t lru_list;49,1927
	struct rte_bucket_4_8 *next;next50,1947
	uint64_t next_valid;51,1977
	uint64_t key[key53,2000
	uint8_t data[data56,2039
struct rte_table_hash 59,2061
	uint32_t n_buckets;61,2109
	uint32_t n_entries_per_bucket;62,2130
	uint32_t key_size;63,2162
	uint32_t entry_size;64,2182
	uint32_t bucket_size;65,2204
	uint32_t signature_offset;66,2227
	uint32_t key_offset;67,2255
	rte_table_hash_op_hash f_hash;68,2277
	uint64_t seed;69,2309
	uint32_t n_buckets_ext;72,2352
	uint32_t stack_pos;73,2377
	uint32_t *stack;stack74,2398
	uint8_t memory[0] __rte_cache_aligned;77,2437
check_params_create_lru(81,2492
rte_table_hash_create_key8_lru(111,3167
rte_table_hash_free_key8_lru(170,4927
rte_table_hash_entry_add_key8_lru(185,5208
rte_table_hash_entry_delete_key8_lru(249,6887
check_params_create_ext(289,7847
rte_table_hash_create_key8_ext(325,8664
rte_table_hash_free_key8_ext(389,10692
rte_table_hash_entry_add_key8_ext(404,10973
rte_table_hash_entry_delete_key8_ext(486,13051
#define lookup_key8_cmp(546,14547
#define lookup1_stage0(568,15133
#define lookup1_stage1(580,15456
#define lookup1_stage1_dosig(592,15821
#define lookup1_stage2_lru(606,16271
#define lookup1_stage2_ext(627,16844
#define lookup_grinder(654,17681
#define lookup2_stage0(683,18538
#define lookup2_stage0_with_odd_support(703,19138
#define lookup2_stage1(726,19823
#define lookup2_stage1_dosig(744,20500
#define lookup2_stage2_lru(769,21445
#define lookup2_stage2_ext(797,22455
rte_table_hash_lookup_key8_lru(835,23953
rte_table_hash_lookup_key8_lru_dosig(956,26837
rte_table_hash_lookup_key8_ext(1077,29763
rte_table_hash_lookup_key8_ext_dosig(1223,33316
struct rte_table_ops rte_table_hash_key8_lru_ops 1368,36894
struct rte_table_ops rte_table_hash_key8_lru_dosig_ops 1376,37178
struct rte_table_ops rte_table_hash_key8_ext_ops 1384,37474
struct rte_table_ops rte_table_hash_key8_ext_dosig_ops 1392,37758

lib/librte_table/rte_table_array.h,199
#define __INCLUDE_RTE_TABLE_ARRAY_H__35,1732
struct rte_table_array_params 54,1994
	uint32_t n_entries;56,2085
	uint32_t offset;60,2220
struct rte_table_array_key 64,2272
	uint32_t pos;66,2327

lib/librte_table/rte_table_lpm_ipv6.c,611
#define RTE_TABLE_LPM_MAX_NEXT_HOPS 46,1908
struct rte_table_lpm_ipv6 48,1972
	uint32_t entry_size;50,2024
	uint32_t entry_unique_size;51,2046
	uint32_t n_rules;52,2075
	uint32_t offset;53,2094
	struct rte_lpm6 *lpm;lpm56,2150
	uint32_t nht_users[nht_users59,2202
	uint8_t nht[0] __rte_cache_aligned;60,2252
rte_table_lpm_ipv6_create(64,2307
rte_table_lpm_ipv6_free(136,4218
nht_find_free(154,4578
nht_find_existing(169,4799
rte_table_lpm_ipv6_entry_add(187,5156
rte_table_lpm_ipv6_entry_delete(257,6953
rte_table_lpm_ipv6_lookup(318,8364
struct rte_table_ops rte_table_lpm_ipv6_ops 355,9168

lib/librte_table/rte_table_hash_key32.c,1809
#define RTE_TABLE_HASH_KEY_SIZE	44,1822
#define RTE_BUCKET_ENTRY_VALID	46,1863
struct rte_bucket_4_32 48,1907
	uint64_t signature[signature50,1952
	uint64_t lru_list;51,1980
	struct rte_bucket_4_32 *next;next52,2000
	uint64_t next_valid;53,2031
	uint64_t key[key56,2081
	uint8_t data[data59,2123
struct rte_table_hash 62,2145
	uint32_t n_buckets;64,2193
	uint32_t n_entries_per_bucket;65,2214
	uint32_t key_size;66,2246
	uint32_t entry_size;67,2266
	uint32_t bucket_size;68,2288
	uint32_t signature_offset;69,2311
	uint32_t key_offset;70,2339
	rte_table_hash_op_hash f_hash;71,2361
	uint64_t seed;72,2393
	uint32_t n_buckets_ext;75,2436
	uint32_t stack_pos;76,2461
	uint32_t *stack;stack77,2482
	uint8_t memory[0] __rte_cache_aligned;80,2521
check_params_create_lru(84,2576
rte_table_hash_create_key32_lru(114,3252
rte_table_hash_free_key32_lru(175,5024
rte_table_hash_entry_add_key32_lru(190,5306
rte_table_hash_entry_delete_key32_lru(257,7090
check_params_create_ext(298,8084
rte_table_hash_create_key32_ext(334,8902
rte_table_hash_free_key32_ext(400,10939
rte_table_hash_entry_add_key32_ext(415,11221
rte_table_hash_entry_delete_key32_ext(496,13352
#define lookup_key32_cmp(557,14982
#define lookup1_stage0(602,16598
#define lookup1_stage1(614,16921
#define lookup1_stage2_lru(628,17427
#define lookup1_stage2_ext(649,17997
#define lookup_grinder(676,18832
#define lookup2_stage0(708,19843
#define lookup2_stage0_with_odd_support(728,20443
#define lookup2_stage1(751,21128
#define lookup2_stage2_lru(773,22091
#define lookup2_stage2_ext(801,23095
rte_table_hash_lookup_key32_lru(839,24588
rte_table_hash_lookup_key32_ext(961,27486
struct rte_table_ops rte_table_hash_key32_lru_ops 1106,31033
struct rte_table_ops rte_table_hash_key32_ext_ops 1114,31323

lib/librte_table/rte_table_array.c,411
struct rte_table_array 44,1856
	uint32_t entry_size;46,1905
	uint32_t n_entries;47,1927
	uint32_t offset;48,1948
	uint32_t entry_pos_mask;51,1990
	uint8_t array[0] __rte_cache_aligned;54,2039
} __rte_cache_aligned;55,2078
rte_table_array_create(58,2116
rte_table_array_free(97,3141
rte_table_array_entry_add(114,3460
rte_table_array_lookup(158,4488
struct rte_table_ops rte_table_array_ops 198,5443

lib/librte_table/rte_table_acl.c,701
struct rte_table_acl 45,1877
	char name[name47,1927
	struct rte_acl_param acl_params;48,1960
	struct rte_acl_config cfg;49,2033
	struct rte_acl_ctx *ctx;ctx50,2106
	uint32_t name_id;51,2132
	uint32_t n_rules;54,2176
	uint32_t entry_size;55,2195
	uint8_t *action_table;action_table58,2241
	struct rte_acl_rule **acl_rule_list;acl_rule_list59,2265
	uint8_t *acl_rule_memory;acl_rule_memory60,2336
	uint8_t memory[0] __rte_cache_aligned;63,2462
rte_table_acl_create(68,2521
rte_table_acl_free(152,4932
rte_table_acl_build(174,5365
rte_table_acl_entry_add(229,6438
rte_table_acl_entry_delete(348,9508
rte_table_acl_lookup(430,11318
struct rte_table_ops rte_table_acl_ops 484,12576

lib/librte_table/rte_table_hash.h,2075
#define __INCLUDE_RTE_TABLE_HASH_H__35,1731
typedef uint64_t (*rte_table_hash_op_hash)rte_table_hash_op_hash99,4982
struct rte_table_hash_ext_params 109,5176
	uint32_t key_size;111,5246
	uint32_t n_keys;114,5298
	uint32_t n_buckets;117,5388
	uint32_t n_buckets_ext;121,5552
	rte_table_hash_op_hash f_hash;124,5600
	uint64_t seed;127,5674
	uint32_t signature_offset;132,5852
	uint32_t key_offset;135,5950
struct rte_table_hash_lru_params 146,6295
	uint32_t key_size;148,6365
	uint32_t n_keys;151,6417
	uint32_t n_buckets;154,6507
	rte_table_hash_op_hash f_hash;157,6551
	uint64_t seed;160,6625
	uint32_t signature_offset;165,6803
	uint32_t key_offset;168,6901
struct rte_table_hash_key8_lru_params 182,7254
	uint32_t n_entries;184,7352
	rte_table_hash_op_hash f_hash;187,7396
	uint64_t seed;190,7464
	uint32_t signature_offset;195,7642
	uint32_t key_offset;198,7740
struct rte_table_hash_key8_ext_params 208,8080
	uint32_t n_entries;210,8178
	uint32_t n_entries_ext;214,8322
	rte_table_hash_op_hash f_hash;217,8370
	uint64_t seed;220,8438
	uint32_t signature_offset;225,8616
	uint32_t key_offset;228,8714
struct rte_table_hash_key16_lru_params 243,9110
	uint32_t n_entries;245,9209
	rte_table_hash_op_hash f_hash;248,9253
	uint64_t seed;251,9321
	uint32_t signature_offset;256,9499
	uint32_t key_offset;259,9597
struct rte_table_hash_key16_ext_params 266,9793
	uint32_t n_entries;268,9892
	uint32_t n_entries_ext;272,10035
	rte_table_hash_op_hash f_hash;275,10083
	uint64_t seed;278,10151
	uint32_t signature_offset;283,10329
	uint32_t key_offset;286,10427
struct rte_table_hash_key32_lru_params 297,10650
	uint32_t n_entries;299,10749
	rte_table_hash_op_hash f_hash;302,10793
	uint64_t seed;305,10861
	uint32_t signature_offset;310,11039
	uint32_t key_offset;313,11137
struct rte_table_hash_key32_ext_params 320,11333
	uint32_t n_entries;322,11432
	uint32_t n_entries_ext;326,11576
	rte_table_hash_op_hash f_hash;329,11624
	uint64_t seed;332,11692
	uint32_t signature_offset;337,11870
	uint32_t key_offset;340,11968

lib/librte_table/rte_table_acl.h,467
#define __INCLUDE_RTE_TABLE_ACL_H__35,1730
struct rte_table_acl_params 59,2096
	const char *name;name61,2139
	uint32_t n_rules;64,2208
	uint32_t n_rule_fields;67,2283
	struct rte_acl_field_def field_format[field_format70,2368
struct rte_table_acl_rule_add_params 74,2486
	int32_t  priority;76,2583
	struct rte_acl_field field_value[field_value79,2675
struct rte_table_acl_rule_delete_params 83,2791
	struct rte_acl_field field_value[field_value85,2904

lib/librte_table/rte_table_hash_key16.c,1809
#define RTE_TABLE_HASH_KEY_SIZE	44,1822
#define RTE_BUCKET_ENTRY_VALID	46,1863
struct rte_bucket_4_16 48,1907
	uint64_t signature[signature50,1952
	uint64_t lru_list;51,1980
	struct rte_bucket_4_16 *next;next52,2000
	uint64_t next_valid;53,2031
	uint64_t key[key56,2074
	uint8_t data[data59,2116
struct rte_table_hash 62,2138
	uint32_t n_buckets;64,2186
	uint32_t n_entries_per_bucket;65,2207
	uint32_t key_size;66,2239
	uint32_t entry_size;67,2259
	uint32_t bucket_size;68,2281
	uint32_t signature_offset;69,2304
	uint32_t key_offset;70,2332
	rte_table_hash_op_hash f_hash;71,2354
	uint64_t seed;72,2386
	uint32_t n_buckets_ext;75,2429
	uint32_t stack_pos;76,2454
	uint32_t *stack;stack77,2475
	uint8_t memory[0] __rte_cache_aligned;80,2514
check_params_create_lru(84,2569
rte_table_hash_create_key16_lru(114,3245
rte_table_hash_free_key16_lru(174,4980
rte_table_hash_entry_add_key16_lru(189,5262
rte_table_hash_entry_delete_key16_lru(256,7048
check_params_create_ext(296,8043
rte_table_hash_create_key16_ext(332,8861
rte_table_hash_free_key16_ext(398,10893
rte_table_hash_entry_add_key16_ext(413,11175
rte_table_hash_entry_delete_key16_ext(491,13299
#define lookup_key16_cmp(552,14924
#define lookup1_stage0(589,16060
#define lookup1_stage1(601,16383
#define lookup1_stage2_lru(614,16817
#define lookup1_stage2_ext(635,17387
#define lookup_grinder(662,18225
#define lookup2_stage0(692,19152
#define lookup2_stage0_with_odd_support(712,19752
#define lookup2_stage1(734,20427
#define lookup2_stage2_lru(754,21244
#define lookup2_stage2_ext(782,22249
rte_table_hash_lookup_key16_lru(820,23743
rte_table_hash_lookup_key16_ext(941,26637
struct rte_table_ops rte_table_hash_key16_lru_ops 1086,30184
struct rte_table_ops rte_table_hash_key16_ext_ops 1094,30474

lib/librte_table/rte_table_hash_ext.c,2152
#define KEYS_PER_BUCKET	44,1802
struct bucket 46,1829
		uintptr_t next;48,1854
		uint64_t lru_list;49,1872
	uint16_t sig[sig51,1897
	uint32_t key_pos[key_pos52,1929
#define BUCKET_NEXT(55,1969
#define BUCKET_NEXT_VALID(58,2043
#define BUCKET_NEXT_SET(61,2108
#define BUCKET_NEXT_SET_NULL(66,2249
#define BUCKET_NEXT_COPY(71,2344
struct grinder 76,2455
	struct bucket *bkt;bkt77,2472
	uint64_t sig;78,2493
	uint64_t match;79,2508
	uint32_t key_index;80,2525
struct rte_table_hash 83,2550
	uint32_t key_size;85,2598
	uint32_t entry_size;86,2618
	uint32_t n_keys;87,2640
	uint32_t n_buckets;88,2658
	uint32_t n_buckets_ext;89,2679
	rte_table_hash_op_hash f_hash;90,2704
	uint64_t seed;91,2736
	uint32_t signature_offset;92,2752
	uint32_t key_offset;93,2780
	uint64_t bucket_mask;96,2819
	uint32_t key_size_shl;97,2842
	uint32_t data_size_shl;98,2866
	uint32_t key_stack_tos;99,2891
	uint32_t bkt_ext_stack_tos;100,2916
	struct grinder grinders[grinders103,2961
	struct bucket *buckets;buckets106,3030
	struct bucket *buckets_ext;buckets_ext107,3055
	uint8_t *key_mem;key_mem108,3084
	uint8_t *data_mem;data_mem109,3103
	uint32_t *key_stack;key_stack110,3123
	uint32_t *bkt_ext_stack;bkt_ext_stack111,3145
	uint8_t memory[0] __rte_cache_aligned;114,3192
check_params_create(118,3247
rte_table_hash_ext_create(168,4455
rte_table_hash_ext_free(256,7541
rte_table_hash_ext_entry_add(269,7746
rte_table_hash_ext_entry_delete(370,10379
static int rte_table_hash_ext_lookup_unoptimized(432,11994
#define LUT_MATCH	531,14464
#define LUT_MATCH_MANY	532,14497
#define LUT_MATCH_POS	533,14535
#define lookup_cmp_sig(535,14577
#define lookup_cmp_key(570,15584
#define lookup2_stage0(640,17392
#define lookup2_stage0_with_odd_support(659,18021
#define lookup2_stage1(681,18738
#define lookup2_stage1_dosig(712,19754
#define lookup2_stage2(749,20998
#define lookup2_stage3(793,22539
static int rte_table_hash_ext_lookup(850,24685
static int rte_table_hash_ext_lookup_dosig(979,28055
struct rte_table_ops rte_table_hash_ext_ops	1108,31455
struct rte_table_ops rte_table_hash_ext_dosig_ops 1116,31710

lib/librte_mbuf/rte_mbuf.c,144
rte_ctrlmbuf_init(67,2387
rte_pktmbuf_pool_init(93,3070
rte_pktmbuf_init(114,3572
rte_mbuf_sanity_check(144,4427
rte_pktmbuf_dump(196,5511

lib/librte_mbuf/rte_mbuf.h,5055
#define _RTE_MBUF_H_35,1715
struct rte_ctrlmbuf 73,2797
	void *data;data74,2819
	uint32_t data_len;75,2864
#define PKT_RX_VLAN_PKT 83,3072
#define PKT_RX_RSS_HASH 84,3151
#define PKT_RX_FDIR 85,3227
#define PKT_RX_L4_CKSUM_BAD 86,3298
#define PKT_RX_IP_CKSUM_BAD 87,3373
#define PKT_RX_EIP_CKSUM_BAD 88,3448
#define PKT_RX_OVERSIZE 89,3527
#define PKT_RX_HBUF_OVERFLOW 90,3606
#define PKT_RX_RECIP_ERR 91,3674
#define PKT_RX_MAC_ERR 92,3745
#define PKT_RX_IPV4_HDR 93,3800
#define PKT_RX_IPV4_HDR_EXT 94,3872
#define PKT_RX_IPV6_HDR 95,3953
#define PKT_RX_IPV6_HDR_EXT 96,4025
#define PKT_RX_IEEE1588_PTP 97,4106
#define PKT_RX_IEEE1588_TMST 98,4185
#define PKT_TX_VLAN_PKT 100,4267
#define PKT_TX_IP_CKSUM 101,4346
#define PKT_TX_IPV4_CSUM 102,4427
#define PKT_TX_IPV4 103,4497
#define PKT_TX_IPV6 104,4584
#define PKT_TX_L4_MASK 112,4809
#define PKT_TX_L4_NO_CKSUM 113,4896
#define PKT_TX_TCP_CKSUM 114,4968
#define PKT_TX_SCTP_CKSUM 115,5050
#define PKT_TX_UDP_CKSUM 116,5133
#define PKT_TX_IEEE1588_TMST 118,5228
#define PKT_TX_OFFLOAD_MASK 123,5381
union rte_vlan_macip 126,5487
	uint32_t data;127,5510
		uint16_t l3_len:l3_len129,5536
		uint16_t l2_len:l2_len130,5588
		uint16_t vlan_tci;131,5641
	} f;133,5713
#define TX_VLAN_CMP_MASK 140,5824
#define TX_MAC_LEN_CMP_MASK 141,5899
#define TX_IP_LEN_CMP_MASK 142,5972
#define TX_MACIP_LEN_CMP_MASK 144,6069
struct rte_pktmbuf 149,6181
	struct rte_mbuf *next;next151,6231
	void* data;152,6298
	uint16_t data_len;153,6372
	uint8_t nb_segs;156,6493
	uint8_t in_port;157,6546
	uint32_t pkt_len;158,6591
	union rte_vlan_macip vlan_macip;161,6693
		uint32_t rss;163,6736
			uint16_t hash;165,6808
			uint16_t id;166,6826
		} fdir;167,6842
		uint32_t sched;168,6906
	} hash;169,6959
enum rte_mbuf_type 175,7059
	RTE_MBUF_CTRL,176,7080
	RTE_MBUF_PKT,177,7119
struct rte_mbuf 183,7238
	struct rte_mempool *pool;pool184,7256
	void *buf_addr;buf_addr185,7327
	phys_addr_t buf_physaddr;186,7397
	uint16_t buf_len;187,7468
		rte_atomic16_t refcnt_atomic;198,7891
		uint16_t refcnt;199,7960
	uint16_t refcnt_reserved;202,8043
	uint8_t type;204,8111
	uint8_t reserved;205,8164
	uint16_t ol_flags;206,8239
		struct rte_ctrlmbuf ctrl;209,8306
		struct rte_pktmbuf pkt;210,8334
		uint8_t metadata[metadata214,8374
		uint16_t metadata16[metadata16215,8397
		uint32_t metadata32[metadata32216,8423
		uint64_t metadata64[metadata64217,8449
} __rte_cache_aligned;219,8479
#define RTE_MBUF_METADATA_UINT8(221,8503
#define RTE_MBUF_METADATA_UINT16(223,8590
#define RTE_MBUF_METADATA_UINT32(225,8696
#define RTE_MBUF_METADATA_UINT64(227,8802
#define RTE_MBUF_METADATA_UINT8_PTR(230,8909
#define RTE_MBUF_METADATA_UINT16_PTR(232,8997
#define RTE_MBUF_METADATA_UINT32_PTR(234,9104
#define RTE_MBUF_METADATA_UINT64_PTR(236,9211
#define RTE_MBUF_FROM_BADDR(242,9392
#define RTE_MBUF_TO_BADDR(248,9558
#define RTE_MBUF_INDIRECT(253,9698
#define RTE_MBUF_DIRECT(258,9846
struct rte_pktmbuf_pool_private 267,10107
	uint16_t mbuf_data_room_size;268,10141
#define __rte_mbuf_sanity_check(274,10284
#define __rte_mbuf_sanity_check_raw(277,10429
#define RTE_MBUF_ASSERT(283,10640
#define __rte_mbuf_sanity_check(291,10923
#define __rte_mbuf_sanity_check_raw(294,11050
#define RTE_MBUF_ASSERT(297,11150
rte_mbuf_refcnt_update(314,11513
rte_mbuf_refcnt_read(327,11788
rte_mbuf_refcnt_set(340,12037
rte_mbuf_refcnt_update(351,12287
rte_mbuf_refcnt_read(361,12484
rte_mbuf_refcnt_set(370,12629
#define RTE_MBUF_PREFETCH_TO_FREE(378,12776
#define RTE_MBUF_PREFETCH_TO_FREE(386,12978
#define rte_mbuf_refcnt_set(388,13032
static inline struct rte_mbuf *__rte_mbuf_raw_alloc(__rte_mbuf_raw_alloc422,13969
__rte_mbuf_raw_free(445,14606
static inline struct rte_mbuf *rte_ctrlmbuf_alloc(rte_ctrlmbuf_alloc489,15948
static inline void rte_ctrlmbuf_free(506,16326
#define rte_ctrlmbuf_data(523,16719
#define rte_ctrlmbuf_len(533,16914
static inline void rte_pktmbuf_reset(586,18632
static inline struct rte_mbuf *rte_pktmbuf_alloc(rte_pktmbuf_alloc618,19450
static inline void rte_pktmbuf_attach(644,20194
static inline void rte_pktmbuf_detach(676,21026
__rte_pktmbuf_prefree_seg(698,21606
rte_pktmbuf_free_seg(736,22487
static inline void rte_pktmbuf_free(751,22853
static inline struct rte_mbuf *rte_pktmbuf_clone(rte_pktmbuf_clone783,23685
static inline void rte_pktmbuf_refcnt_update(831,24734
static inline uint16_t rte_pktmbuf_headroom(850,25103
static inline uint16_t rte_pktmbuf_tailroom(864,25415
static inline struct rte_mbuf *rte_pktmbuf_lastseg(rte_pktmbuf_lastseg879,25753
#define rte_pktmbuf_mtod(901,26294
#define rte_pktmbuf_pkt_len(911,26483
#define rte_pktmbuf_data_len(921,26671
static inline char *rte_pktmbuf_prepend(rte_pktmbuf_prepend938,27184
static inline char *rte_pktmbuf_append(rte_pktmbuf_append968,28034
static inline char *rte_pktmbuf_adj(rte_pktmbuf_adj999,28905
static inline int rte_pktmbuf_trim(1026,29598
static inline int rte_pktmbuf_is_contiguous(1050,30138

lib/librte_ip_frag/rte_ipv6_fragmentation.c,228
#define	IPV6_HDR_MF_SHIFT	50,1911
#define	IPV6_HDR_FO_SHIFT	51,1941
#define	IPV6_HDR_MF_MASK	52,1971
#define	IPV6_HDR_FO_MASK	53,2023
__fill_ipv6hdr_frag(56,2101
__free_fragments(76,2612
rte_ipv6_fragment_packet(105,3446

lib/librte_ip_frag/ip_frag_common.h,500
#define _IP_FRAG_COMMON_H_35,1721
#define	IP_FRAG_LOG(42,1830
#define	IP_FRAG_ASSERT(44,1903
#define	IP_FRAG_LOG(50,2062
#define IP_FRAG_ASSERT(51,2116
#define IPV4_KEYLEN 54,2188
#define IPV6_KEYLEN 55,2210
#define	IP_FRAG_MBUF2DR(58,2253
#define IPv6_KEY_BYTES(60,2318
#define IPv6_KEY_BYTES_FMT 62,2388
ip_frag_key_is_empty(90,3299
ip_frag_key_invalidate(101,3497
ip_frag_key_cmp(110,3664
ip_frag_free(125,3965
ip_frag_inuse(143,4308
ip_frag_reset(153,4531
ip_frag_chain(171,4901

lib/librte_ip_frag/rte_ipv4_fragmentation.c,334
#define	IPV4_HDR_DF_SHIFT	44,1858
#define	IPV4_HDR_MF_SHIFT	45,1889
#define	IPV4_HDR_FO_SHIFT	46,1920
#define	IPV4_HDR_DF_MASK	48,1951
#define	IPV4_HDR_MF_MASK	49,2003
#define	IPV4_HDR_FO_MASK	51,2056
static inline void __fill_ipv4hdr_frag(53,2115
static inline void __free_fragments(65,2531
rte_ipv4_fragment_packet(94,3385

lib/librte_ip_frag/ip_frag_internal.c,345
#define	PRIME_VALUE	43,1868
#define	IP_FRAG_TBL_POS(45,1900
#define	IP_FRAG_TBL_STAT_UPDATE(49,2016
#define	IP_FRAG_TBL_STAT_UPDATE(51,2079
ip_frag_tbl_del(56,2226
ip_frag_tbl_add(67,2518
ip_frag_tbl_reuse(78,2813
ipv4_frag_hash(90,3133
ipv6_frag_hash(111,3598
ip_frag_process(140,4355
ip_frag_find(272,8484
ip_frag_lookup(334,10023

lib/librte_ip_frag/rte_ipv6_reassembly.c,156
ip_frag_memmove(49,1869
ipv6_frag_reassemble(62,2118
#define MORE_FRAGS(154,4727
#define FRAG_OFFSET(155,4770
rte_ipv6_frag_reassemble_packet(157,4838

lib/librte_ip_frag/rte_ip_frag.h,1748
#define _RTE_IP_FRAG_H_35,1718
	IP_LAST_FRAG_IDX,53,2005
	IP_FIRST_FRAG_IDX,54,2058
	IP_MIN_FRAG_NUM,55,2112
	IP_MAX_FRAG_NUM 56,2170
	IP_MAX_FRAG_NUM = RTE_LIBRTE_IP_FRAG_MAX_FRAG,56,2170
struct ip_frag 61,2303
	uint16_t ofs;62,2320
	uint16_t len;63,2375
	struct rte_mbuf *mb;mb64,2426
struct ip_frag_key 68,2560
	uint64_t src_dst[src_dst69,2581
	uint32_t id;70,2657
	uint32_t key_len;71,2701
struct ip_frag_pkt 78,2889
	TAILQ_ENTRY(79,2910
#define IP_FRAG_DEATH_ROW_LEN 88,3381
struct rte_ip_frag_death_row 91,3495
	uint32_t cnt;92,3526
	struct rte_mbuf *row[row93,3597
struct ip_frag_tbl_stat 100,3809
	uint64_t find_num;101,3835
	uint64_t add_num;102,3901
	uint64_t del_num;103,3948
	uint64_t reuse_num;104,3995
	uint64_t fail_total;105,4054
	uint64_t fail_nospace;106,4112
} __rte_cache_aligned;107,4175
struct rte_ip_frag_tbl 110,4226
	uint64_t             max_cycles;111,4251
	uint32_t             entry_mask;112,4321
	uint32_t             max_entries;113,4385
	uint32_t             use_entries;114,4453
	uint32_t             bucket_entries;115,4516
	uint32_t             nb_entries;116,4583
	uint32_t             nb_buckets;117,4655
	struct ip_frag_pkt *last;last118,4730
	struct ip_pkt_list lru;119,4790
	struct ip_frag_tbl_stat stat;120,4861
	struct ip_frag_pkt pkt[pkt121,4925
struct ipv6_extension_fragment 125,5022
	uint8_t next_header;126,5055
	uint8_t reserved1;127,5113
			uint16_t frag_offset:frag_offset130,5183
			uint16_t reserved2:reserved2131,5255
			uint16_t more_frags:more_frags132,5297
		uint16_t frag_data;135,5384
	uint32_t id;138,5452
rte_ip_frag_table_destroy(173,6546
rte_ipv6_frag_get_ipv6_fragment_header(246,8814
rte_ipv4_frag_pkt_is_fragmented(316,10879

lib/librte_ip_frag/rte_ip_frag_common.c,149
#define	IP_FRAG_HASH_FNUM	42,1809
rte_ip_frag_free_death_row(46,1875
rte_ip_frag_table_create(70,2313
rte_ip_frag_table_statistics_dump(114,3574

lib/librte_ip_frag/rte_ipv4_reassembly.c,72
ipv4_frag_reassemble(45,1857
rte_ipv4_frag_reassemble_packet(118,3752

lib/librte_cfgfile/rte_cfgfile.c,691
struct rte_cfgfile_section 42,1827
	char name[name43,1856
	int num_entries;44,1882
	struct rte_cfgfile_entry *entries[entries45,1900
struct rte_cfgfile 48,1943
	int flags;49,1964
	int num_sections;50,1976
	struct rte_cfgfile_section *sections[sections51,1995
#define CFG_ALLOC_SECTION_BATCH 56,2137
#define CFG_ALLOC_ENTRY_BATCH 59,2269
_strip(62,2319
rte_cfgfile_load(89,2834
int rte_cfgfile_close(240,6721
rte_cfgfile_num_sections(267,7173
rte_cfgfile_sections(280,7455
_get_section(293,7738
rte_cfgfile_has_section(305,7999
rte_cfgfile_section_num_entries(311,8132
rte_cfgfile_section_entries(322,8349
rte_cfgfile_get_entry(335,8718
rte_cfgfile_has_entry(350,9102

lib/librte_cfgfile/rte_cfgfile.h,189
#define __INCLUDE_RTE_CFGFILE_H__35,1728
#define CFG_NAME_LEN 50,1954
#define CFG_VALUE_LEN 51,1978
struct rte_cfgfile_entry 57,2083
	char name[name58,2110
	char value[value59,2149

lib/librte_port/rte_port_frag.h,306
#define __INCLUDE_RTE_PORT_IP_FRAG_H__35,1733
struct rte_port_ring_reader_ipv4_frag_params 66,2713
	struct rte_ring *ring;ring68,2832
	uint32_t mtu;71,2929
	uint32_t metadata_size;76,3124
	struct rte_mempool *pool_direct;pool_direct80,3252
	struct rte_mempool *pool_indirect;pool_indirect84,3391

lib/librte_port/rte_port_sched.h,256
#define __INCLUDE_RTE_PORT_SCHED_H__35,1731
struct rte_port_sched_reader_params 57,2125
	struct rte_sched_port *sched;sched59,2213
struct rte_port_sched_writer_params 66,2378
	struct rte_sched_port *sched;sched68,2466
	uint32_t tx_burst_sz;72,2595

lib/librte_port/rte_port_ras.c,746
#define IPV4_RAS_N_BUCKETS 43,1862
#define IPV4_RAS_N_ENTRIES_PER_BUCKET 47,1972
#define IPV4_RAS_N_ENTRIES 51,2068
struct rte_port_ring_writer_ipv4_ras 54,2156
	struct rte_mbuf *tx_buf[tx_buf55,2195
	struct rte_ring *ring;ring56,2249
	uint32_t tx_burst_sz;57,2273
	uint32_t tx_buf_count;58,2296
	struct rte_ip_frag_tbl *frag_tbl;frag_tbl59,2320
	struct rte_ip_frag_death_row death_row;60,2355
rte_port_ring_writer_ipv4_ras_create(64,2414
send_burst(122,3878
process_one(136,4162
rte_port_ring_writer_ipv4_ras_tx(165,5133
rte_port_ring_writer_ipv4_ras_tx_bulk(178,5401
rte_port_ring_writer_ipv4_ras_flush(214,6183
rte_port_ring_writer_ipv4_ras_free(226,6396
struct rte_port_out_ops rte_port_ring_writer_ipv4_ras_ops 246,6795

lib/librte_port/rte_port.h,998
#define __INCLUDE_RTE_PORT_H__35,1725
#define RTE_PORT_IN_BURST_SIZE_MAX 59,2145
typedef void* (*rte_port_in_op_create)rte_port_in_op_create71,2419
typedef int (*rte_port_in_op_free)rte_port_in_op_free81,2620
typedef int (*rte_port_in_op_rx)rte_port_in_op_rx95,2913
struct rte_port_in_ops 101,3067
	rte_port_in_op_create f_create;102,3092
	rte_port_in_op_free f_free;103,3140
	rte_port_in_op_rx f_rx;104,3186
typedef void* (*rte_port_out_op_create)rte_port_out_op_create121,3492
typedef int (*rte_port_out_op_free)rte_port_out_op_free131,3696
typedef int (*rte_port_out_op_tx)rte_port_out_op_tx143,3923
typedef int (*rte_port_out_op_tx_bulk)rte_port_out_op_tx_bulk162,4498
typedef int (*rte_port_out_op_flush)rte_port_out_op_flush175,4731
struct rte_port_out_ops 178,4846
	rte_port_out_op_create f_create;179,4872
	rte_port_out_op_free f_free;180,4923
	rte_port_out_op_tx f_tx;181,4972
	rte_port_out_op_tx_bulk f_tx_bulk;182,5042
	rte_port_out_op_flush f_flush;183,5111

lib/librte_port/rte_port_source_sink.h,136
#define __INCLUDE_RTE_PORT_SOURCE_SINK_H__35,1737
struct rte_port_source_params 53,2041
	struct rte_mempool *mempool;mempool55,2109

lib/librte_port/rte_port_ethdev.h,277
#define __INCLUDE_RTE_PORT_ETHDEV_H__35,1732
struct rte_port_ethdev_reader_params 55,2095
	uint8_t port_id;57,2157
	uint16_t queue_id;60,2200
struct rte_port_ethdev_writer_params 67,2357
	uint8_t port_id;69,2419
	uint16_t queue_id;72,2462
	uint32_t tx_burst_sz;76,2596

lib/librte_port/rte_port_source_sink.c,363
struct rte_port_source 45,1863
	struct rte_mempool *mempool;mempool46,1888
rte_port_source_create(50,1936
rte_port_source_free(77,2565
rte_port_source_rx(89,2705
rte_port_sink_create(103,2976
rte_port_sink_tx(109,3088
rte_port_sink_tx_bulk(117,3204
struct rte_port_in_ops rte_port_source_ops 146,3793
struct rte_port_out_ops rte_port_sink_ops 152,3943

lib/librte_port/rte_port_ring.h,237
#define __INCLUDE_RTE_PORT_RING_H__35,1730
struct rte_port_ring_reader_params 57,2113
	struct rte_ring *ring;ring59,2221
struct rte_port_ring_writer_params 66,2376
	struct rte_ring *ring;ring68,2484
	uint32_t tx_burst_sz;72,2615

lib/librte_port/rte_port_frag.c,751
#define	IPV4_MTU_DEFAULT 42,1905
#define	IPV4_MAX_FRAGS_PER_PACKET 45,1990
struct rte_port_ring_reader_ipv4_frag 47,2030
	struct rte_ring *ring;ring49,2094
	uint32_t mtu;50,2118
	uint32_t metadata_size;51,2133
	struct rte_mempool *pool_direct;pool_direct52,2158
	struct rte_mempool *pool_indirect;pool_indirect53,2192
	struct rte_mbuf *pkts[pkts56,2253
	struct rte_mbuf *frags[frags57,2305
	uint32_t n_pkts;58,2357
	uint32_t pos_pkts;59,2375
	uint32_t n_frags;60,2395
	uint32_t pos_frags;61,2414
} __rte_cache_aligned;62,2435
rte_port_ring_reader_ipv4_frag_create(65,2473
rte_port_ring_reader_ipv4_frag_rx(119,3821
rte_port_ring_reader_ipv4_frag_free(221,6181
struct rte_port_in_ops rte_port_ring_reader_ipv4_frag_ops 236,6402

lib/librte_port/rte_port_ring.c,683
struct rte_port_ring_reader 44,1838
	struct rte_ring *ring;ring45,1868
rte_port_ring_reader_create(49,1910
rte_port_ring_reader_rx(76,2515
rte_port_ring_reader_free(84,2749
struct rte_port_ring_writer 99,2945
	struct rte_mbuf *tx_buf[tx_buf100,2975
	struct rte_ring *ring;ring101,3029
	uint32_t tx_burst_sz;102,3053
	uint32_t tx_buf_count;103,3076
rte_port_ring_writer_create(107,3118
send_burst(138,3885
rte_port_ring_writer_tx(152,4152
rte_port_ring_writer_tx_bulk(164,4405
rte_port_ring_writer_flush(198,5186
rte_port_ring_writer_free(209,5369
struct rte_port_in_ops rte_port_ring_reader_ops 225,5610
struct rte_port_out_ops rte_port_ring_writer_ops 231,5780

lib/librte_port/rte_port_ethdev.c,863
struct rte_port_ethdev_reader 44,1844
	uint16_t queue_id;45,1876
	uint8_t port_id;46,1896
rte_port_ethdev_reader_create(50,1932
rte_port_ethdev_reader_rx(78,2585
rte_port_ethdev_reader_free(87,2824
#define RTE_PORT_ETHDEV_WRITER_APPROACH 102,3024
struct rte_port_ethdev_writer 104,3084
	struct rte_mbuf *tx_buf[tx_buf105,3116
	uint32_t tx_burst_sz;106,3174
	uint16_t tx_buf_count;107,3197
	uint64_t bsz_mask;108,3221
	uint16_t queue_id;109,3241
	uint8_t port_id;110,3261
rte_port_ethdev_writer_create(114,3297
send_burst(148,4215
rte_port_ethdev_writer_tx(162,4483
rte_port_ethdev_writer_tx_bulk(177,4786
rte_port_ethdev_writer_tx_bulk(214,5619
rte_port_ethdev_writer_flush(265,6716
rte_port_ethdev_writer_free(277,6907
struct rte_port_in_ops rte_port_ethdev_reader_ops 293,7152
struct rte_port_out_ops rte_port_ethdev_writer_ops 299,7330

lib/librte_port/rte_port_sched.c,719
struct rte_port_sched_reader 43,1807
	struct rte_sched_port *sched;sched44,1838
rte_port_sched_reader_create(48,1887
rte_port_sched_reader_rx(76,2530
rte_port_sched_reader_free(84,2755
struct rte_port_sched_writer 99,2942
	struct rte_mbuf *tx_buf[tx_buf100,2973
	struct rte_sched_port *sched;sched101,3031
	uint32_t tx_burst_sz;102,3062
	uint32_t tx_buf_count;103,3085
	uint64_t bsz_mask;104,3109
rte_port_sched_writer_create(108,3147
rte_port_sched_writer_tx(142,4041
rte_port_sched_writer_tx_bulk(156,4372
rte_port_sched_writer_flush(198,5381
rte_port_sched_writer_free(211,5638
struct rte_port_in_ops rte_port_sched_reader_ops 227,5881
struct rte_port_out_ops rte_port_sched_writer_ops 233,6055

lib/librte_port/rte_port_ras.h,164
#define __INCLUDE_RTE_PORT_RAS_H__35,1729
struct rte_port_ring_writer_ipv4_ras_params 67,2769
	struct rte_ring *ring;ring69,2887
	uint32_t tx_burst_sz;73,3017

lib/librte_ivshmem/rte_ivshmem.h,342
#define RTE_IVSHMEM_H_35,1717
#define IVSHMEM_MAGIC 52,1988
#define IVSHMEM_NAME_LEN 53,2021
struct rte_ivshmem_metadata_entry 58,2113
	struct rte_memzone mz;59,2149
	uint64_t offset;60,2196
struct rte_ivshmem_metadata 66,2316
	int magic_number;67,2346
	char name[name68,2389
	struct rte_ivshmem_metadata_entry entry[entry69,2453

lib/librte_ivshmem/rte_ivshmem.c,1367
#define IVSHMEM_CONFIG_FILE_FMT 53,2091
#define IVSHMEM_QEMU_CMD_LINE_HEADER_FMT 54,2160
#define IVSHMEM_QEMU_CMD_FD_FMT 55,2246
#define IVSHMEM_QEMU_CMDLINE_BUFSIZE 56,2309
#define IVSHMEM_MAX_PAGES 57,2351
#define adjacent(58,2387
#define METADATA_SIZE_ALIGNED 59,2450
#define GET_PAGEMAP_ADDR(62,2545
static int pagesz;74,2934
struct memseg_cache_entry 76,2954
	char filepath[filepath77,2982
	uint64_t offset;78,3008
	uint64_t len;79,3026
struct ivshmem_config 82,3045
	struct rte_ivshmem_metadata * metadata;83,3069
	struct memseg_cache_entry memseg_cache[memseg_cache84,3110
	struct flock lock;86,3224
	rte_spinlock_t sl;87,3244
ivshmem_global_config[ivshmem_global_config91,3297
static rte_spinlock_t global_cfg_sl;93,3360
get_config_by_name(96,3429
overlap(113,3789
get_memzone_by_addr(131,4156
entry_compare(154,4532
get_hugefile_by_virt_addr(174,5069
build_config(252,6843
add_memzone_to_metadata(468,12490
add_ring_to_metadata(514,13646
add_mempool_to_metadata(530,13932
rte_ivshmem_metadata_add_ring(553,14361
rte_ivshmem_metadata_add_memzone(571,14707
rte_ivshmem_metadata_add_mempool(589,15065
ivshmem_config_path(607,15438
void *ivshmem_metadata_create(ivshmem_metadata_create615,15586
int rte_ivshmem_metadata_create(663,16592
rte_ivshmem_metadata_cmdline_generate(719,17990
rte_ivshmem_metadata_dump(826,20768

lib/librte_pmd_i40e/i40e_ethdev.h,5334
#define _I40E_ETHDEV_H_35,1718
#define I40E_AQ_LEN 37,1743
#define I40E_AQ_BUF_SZ 38,1780
#define I40E_MAX_Q_PER_TC 40,1889
#define I40E_NUM_DESC_DEFAULT 41,1926
#define I40E_NUM_DESC_ALIGN 42,1964
#define I40E_BUF_SIZE_MIN 43,2001
#define I40E_FRAME_SIZE_MAX 44,2040
#define I40E_QUEUE_BASE_ADDR_UNIT 45,2079
#define I40E_MAX_QP_NUM_PER_VF 47,2164
#define I40E_DEFAULT_QP_NUM_VMDQ 48,2201
#define I40E_DEFAULT_QP_NUM_FDIR 49,2238
#define I40E_UINT32_BIT_SIZE 50,2275
#define I40E_VFTA_SIZE 51,2339
#define I40E_DEFAULT_TCMAP 53,2455
#define I40E_FLAG_RSS 56,2511
#define I40E_FLAG_DCB 57,2563
#define I40E_FLAG_VMDQ 58,2615
#define I40E_FLAG_SRIOV 59,2667
#define I40E_FLAG_HEADER_SPLIT_DISABLED 60,2719
#define I40E_FLAG_HEADER_SPLIT_ENABLED 61,2771
#define I40E_FLAG_FDIR 62,2823
#define I40E_FLAG_ALL 63,2875
struct i40e_mac_filter 76,3221
	TAILQ_ENTRY(77,3246
struct i40e_vsi_list 86,3405
	TAILQ_ENTRY(87,3428
struct i40e_veb 95,3569
	struct i40e_vsi_list_head head;96,3587
	struct i40e_vsi *associate_vsi;associate_vsi97,3620
	uint16_t seid;98,3690
	uint16_t uplink_seid;99,3735
	uint16_t stats_idx;100,3792
	struct i40e_eth_stats stats;101,3813
struct i40e_macvlan_filter 105,3878
	struct ether_addr macaddr;106,3907
	uint16_t vlan_id;107,3935
struct i40e_vsi 112,4024
	struct i40e_adapter *adapter;adapter113,4042
	struct i40e_aqc_vsi_properties_data info;114,4115
	struct i40e_eth_stats eth_stats_offset;116,4180
	struct i40e_eth_stats eth_stats;117,4221
	struct i40e_vsi_list sib_vsi_list;131,4997
	struct i40e_vsi *parent_vsi;parent_vsi132,5056
	struct i40e_veb *veb;veb133,5086
	bool offset_loaded;134,5148
	enum i40e_vsi_type type;135,5169
	uint16_t vlan_num;136,5211
	uint16_t mac_num;137,5261
	uint32_t vfta[vfta138,5310
	struct i40e_mac_filter_list mac_list;139,5367
	uint32_t user_param;141,5495
	uint16_t seid;142,5517
	uint16_t uplink_seid;143,5572
	uint16_t nb_qps;144,5632
	uint16_t max_macaddrs;145,5701
	uint16_t base_queue;146,5765
	uint16_t vsi_id;151,5923
	uint16_t msix_intr;152,5941
	uint8_t enabled_tc;153,6000
struct pool_entry 156,6057
	LIST_ENTRY(157,6077
struct i40e_res_pool_info 164,6176
	uint32_t base;165,6204
	uint32_t num_alloc;166,6260
	uint32_t num_free;167,6321
	struct res_list alloc_list;168,6388
	struct res_list free_list;169,6447
enum I40E_VF_STATE 172,6510
	I40E_VF_INACTIVE 173,6531
	I40E_VF_INRESET,174,6554
	I40E_VF_ININIT,175,6572
	I40E_VF_ACTIVE,176,6589
struct i40e_pf_vf 182,6665
	struct i40e_pf *pf;pf183,6685
	struct i40e_vsi *vsi;vsi184,6706
	enum I40E_VF_STATE state;185,6729
	uint16_t vf_idx;186,6799
	uint16_t lan_nb_qps;187,6843
	uint16_t reset_cnt;188,6895
struct i40e_pf 194,7015
	struct i40e_adapter *adapter;adapter195,7032
	struct i40e_vsi *main_vsi;main_vsi196,7102
	uint16_t mac_seid;197,7166
	uint16_t main_vsi_seid;198,7223
	uint16_t max_num_vsi;199,7279
	struct i40e_res_pool_info qp_pool;200,7302
	struct i40e_res_pool_info msix_pool;201,7362
	struct i40e_hw_port_stats stats_offset;203,7428
	struct i40e_hw_port_stats stats;204,7469
	bool offset_loaded;205,7503
	struct rte_eth_dev_data *dev_data;dev_data207,7525
	struct ether_addr dev_addr;208,7594
	uint64_t flags;209,7651
	struct i40e_pf_vf *vfs;vfs211,7749
	uint16_t vf_num;212,7774
	uint16_t lan_nb_qps;215,7909
	uint16_t vmdq_nb_qps;216,7970
	uint16_t vf_nb_qps;217,8033
	uint16_t fdir_nb_qps;218,8092
enum pending_msg 221,8168
	PFMSG_LINK_CHANGE 222,8187
	PFMSG_LINK_CHANGE = 0x1,x1222,8187
	PFMSG_RESET_IMPENDING 223,8213
	PFMSG_RESET_IMPENDING = 0x2,x2223,8213
	PFMSG_DRIVER_CLOSE 224,8243
	PFMSG_DRIVER_CLOSE = 0x4,x4224,8243
struct i40e_vsi_vlan_pvid_info 227,8274
	uint16_t on;228,8307
		uint16_t pvid;230,8370
			uint8_t tagged;235,8576
			uint8_t untagged;236,8595
		} reject;237,8616
	} config;238,8628
struct i40e_vf_rx_queues 241,8643
	uint64_t rx_dma_addr;242,8670
	uint32_t rx_ring_len;243,8693
	uint32_t buff_size;244,8716
struct i40e_vf_tx_queues 247,8741
	uint64_t tx_dma_addr;248,8768
	uint32_t tx_ring_len;249,8791
struct i40e_vf 255,8886
	uint16_t num_queue_pairs;256,8903
	uint16_t max_pkt_len;257,8930
	bool promisc_unicast_enabled;258,8981
	bool promisc_multicast_enabled;259,9012
	bool host_is_dpdk;261,9046
	uint16_t promisc_flags;262,9111
	uint32_t vlan[vlan263,9162
	bool dev_closed;266,9235
	bool link_up;267,9253
	bool vf_reset;268,9268
	volatile uint32_t pend_cmd;269,9284
	u16 pend_msg;270,9352
	struct i40e_virtchnl_vf_resource *vf_res;vf_res273,9437
	struct i40e_virtchnl_vsi_resource *vsi_res;vsi_res274,9495
	struct i40e_vsi vsi;275,9554
struct i40e_adapter 281,9647
	struct i40e_hw hw;283,9702
	struct rte_eth_dev *eth_dev;eth_dev284,9722
		struct i40e_pf pf;288,9791
		struct i40e_vf vf;289,9812
#define I40E_DEV_PRIVATE_TO_PF(317,11019
#define I40E_DEV_PRIVATE_TO_HW(319,11102
#define I40E_DEV_PRIVATE_TO_ADAPTER(321,11185
#define I40EVF_DEV_PRIVATE_TO_VF(325,11295
i40e_get_vsi_from_adapter(329,11413
#define I40E_DEV_PRIVATE_TO_VSI(345,11791
#define I40E_VSI_TO_HW(349,11912
#define I40E_VSI_TO_PF(351,11986
#define I40E_VSI_TO_DEV_DATA(353,12060
#define I40E_VSI_TO_ETH_DEV(355,12146
#define I40E_PF_TO_HW(359,12245
#define I40E_PF_TO_ADAPTER(361,12315
i40e_init_adminq_parameter(365,12406

lib/librte_pmd_i40e/i40e_pf.c,1191
i40e_pf_vf_queues_mapping(68,2396
i40e_pf_host_vf_reset(121,3674
#define VFRESET_MAX_WAIT_CNT 151,4501
#define I40E_VF_PCI_ADDR 198,5754
#define I40E_VF_PEND_MASK 199,5785
i40e_pf_host_send_msg_to_vf(243,7016
i40e_pf_host_process_cmd_version(266,7576
i40e_pf_host_process_cmd_reset_vf(277,7876
i40e_pf_host_process_cmd_get_vf_resource(286,8050
i40e_pf_host_hmc_config_rxq(328,9276
i40e_pf_host_hmc_config_txq(372,10530
i40e_pf_host_process_cmd_config_vsi_queues(412,11747
i40e_pf_host_process_cmd_config_irq_map(463,13125
i40e_pf_host_switch_queues(504,14273
i40e_pf_host_process_cmd_enable_queues(550,15349
i40e_pf_host_process_cmd_disable_queues(572,15850
i40e_pf_host_process_cmd_add_ether_address(595,16343
i40e_pf_host_process_cmd_del_ether_address(628,17151
i40e_pf_host_process_cmd_add_vlan(662,17965
i40e_pf_host_process_cmd_del_vlan(693,18675
i40e_pf_host_process_cmd_config_promisc_mode(724,19399
i40e_pf_host_process_cmd_get_stats(760,20304
i40e_pf_host_process_cmd_get_link_status(772,20578
i40e_pf_host_process_cmd_cfg_vlan_offload(784,20966
i40e_pf_host_process_cmd_cfg_pvid(811,21588
i40e_pf_host_handle_vf_msg(834,22075
i40e_pf_host_init(944,25696

lib/librte_pmd_i40e/i40e_pf.h,842
#define _I40E_PF_H_35,1714
#define I40E_DPDK_SIGNATURE 42,2020
#define I40E_DPDK_VERSION_MAJOR 43,2093
#define I40E_DPDK_VERSION_MINOR 44,2145
#define I40E_DEFAULT_VF_VSI_NUM 47,2240
enum i40e_pf_vfr_state 49,2275
	I40E_PF_VFR_INPROGRESS 50,2300
	I40E_PF_VFR_COMPLETED 51,2329
enum i40e_virtchnl_ops_DPDK 55,2405
	I40E_VIRTCHNL_OP_GET_LINK_STAT 57,2511
	I40E_VIRTCHNL_OP_GET_LINK_STAT = I40E_VIRTCHNL_OP_EVENT 57,2511
	I40E_VIRTCHNL_OP_GET_LINK_STAT = I40E_VIRTCHNL_OP_EVENT + 0x100,x10057,2511
	I40E_VIRTCHNL_OP_CFG_VLAN_OFFLOAD,58,2577
	I40E_VIRTCHNL_OP_CFG_VLAN_PVID,59,2613
struct i40e_virtchnl_vlan_offload_info 61,2649
	uint16_t vsi_id;62,2690
	uint8_t enable_vlan_strip;63,2708
	uint8_t reserved;64,2736
struct i40e_virtchnl_pvid_info 72,2932
	uint16_t vsi_id;73,2965
	struct i40e_vsi_vlan_pvid_info info;74,2983

lib/librte_pmd_i40e/i40e/i40e_prototype.h,110
#define _I40E_PROTOTYPE_H_35,1706
STATIC INLINE struct i40e_rx_ptype_decoded decode_rx_desc_ptype(408,19674

lib/librte_pmd_i40e/i40e/i40e_type.h,41111
#define _I40E_TYPE_H_35,1701
#define UNREFERENCED_XPARAMETER44,1874
#define UNREFERENCED_1PARAMETER(45,1906
#define UNREFERENCED_2PARAMETER(46,1948
#define UNREFERENCED_3PARAMETER(47,2000
#define UNREFERENCED_4PARAMETER(48,2062
#define UNREFERENCED_5PARAMETER(49,2134
#define I40E_INTEL_VENDOR_ID	52,2233
#define I40E_DEV_ID_SFP_XL710	55,2288
#define I40E_DEV_ID_QEMU	56,2326
#define I40E_DEV_ID_KX_A	57,2359
#define I40E_DEV_ID_KX_B	58,2392
#define I40E_DEV_ID_KX_C	59,2425
#define I40E_DEV_ID_QSFP_A	60,2458
#define I40E_DEV_ID_QSFP_B	61,2493
#define I40E_DEV_ID_QSFP_C	62,2528
#define I40E_DEV_ID_VF	63,2563
#define I40E_DEV_ID_VF_HV	64,2595
#define i40e_is_40G_device(66,2630
#define I40E_MASK(71,2818
#define I40E_MAX_PF	73,2866
#define I40E_MAX_PF_VSI	74,2891
#define I40E_MAX_PF_QP	75,2920
#define I40E_MAX_VSI_QP	76,2949
#define I40E_MAX_VF_VSI	77,2978
#define I40E_MAX_CHAINED_RX_BUFFERS	78,3006
#define I40E_MAX_PF_UDP_OFFLOAD_PORTS	79,3044
#define I40E_HEARTBEAT_TIMEOUT	82,3121
#define I40E_MAX_NVM_TIMEOUT	85,3197
#define I40E_IS_MULTICAST(88,3276
#define I40E_IS_BROADCAST(91,3399
#define I40E_MS_TO_GTIME(96,3597
typedef void (*I40E_ADMINQ_CALLBACK)I40E_ADMINQ_CALLBACK100,3688
#define I40E_ETH_LENGTH_OF_ADDRESS	102,3768
#define I40E_HI_DWORD(104,3842
#define I40E_LO_DWORD(105,3909
#define I40E_HI_WORD(107,3961
#define I40E_LO_WORD(108,4016
#define I40E_HI_BYTE(110,4064
#define I40E_LO_BYTE(111,4115
#define I40E_REQ_TX_DESCRIPTOR_MULTIPLE	114,4222
#define I40E_REQ_RX_DESCRIPTOR_MULTIPLE	118,4378
#define I40E_DESC_UNUSED(120,4422
#define I40E_QTX_CTL_VF_QUEUE	125,4610
#define I40E_QTX_CTL_VM_QUEUE	126,4644
#define I40E_QTX_CTL_PF_QUEUE	127,4678
enum i40e_debug_mask 130,4784
	I40E_DEBUG_INIT	131,4807
	I40E_DEBUG_INIT			= 0x00000001,x00000001131,4807
	I40E_DEBUG_RELEASE	132,4840
	I40E_DEBUG_RELEASE		= 0x00000002,x00000002132,4840
	I40E_DEBUG_LINK	134,4876
	I40E_DEBUG_LINK			= 0x00000010,x00000010134,4876
	I40E_DEBUG_PHY	135,4909
	I40E_DEBUG_PHY			= 0x00000020,x00000020135,4909
	I40E_DEBUG_HMC	136,4941
	I40E_DEBUG_HMC			= 0x00000040,x00000040136,4941
	I40E_DEBUG_NVM	137,4973
	I40E_DEBUG_NVM			= 0x00000080,x00000080137,4973
	I40E_DEBUG_LAN	138,5005
	I40E_DEBUG_LAN			= 0x00000100,x00000100138,5005
	I40E_DEBUG_FLOW	139,5037
	I40E_DEBUG_FLOW			= 0x00000200,x00000200139,5037
	I40E_DEBUG_DCB	140,5070
	I40E_DEBUG_DCB			= 0x00000400,x00000400140,5070
	I40E_DEBUG_DIAG	141,5102
	I40E_DEBUG_DIAG			= 0x00000800,x00000800141,5102
	I40E_DEBUG_FD	142,5135
	I40E_DEBUG_FD			= 0x00001000,x00001000142,5135
	I40E_DEBUG_AQ_MESSAGE	144,5167
	I40E_DEBUG_AQ_MESSAGE		= 0x01000000,x01000000144,5167
	I40E_DEBUG_AQ_DESCRIPTOR	145,5205
	I40E_DEBUG_AQ_DESCRIPTOR	= 0x02000000,x02000000145,5205
	I40E_DEBUG_AQ_DESC_BUFFER	146,5245
	I40E_DEBUG_AQ_DESC_BUFFER	= 0x04000000,x04000000146,5245
	I40E_DEBUG_AQ_COMMAND	147,5286
	I40E_DEBUG_AQ_COMMAND		= 0x06000000,x06000000147,5286
	I40E_DEBUG_AQ	148,5324
	I40E_DEBUG_AQ			= 0x0F000000,x0F000000148,5324
	I40E_DEBUG_USER	150,5356
	I40E_DEBUG_USER			= 0xF0000000,xF0000000150,5356
	I40E_DEBUG_ALL	152,5390
	I40E_DEBUG_ALL			= 0xFFFFFFFFxFFFFFFFF152,5390
#define I40E_PCI_LINK_STATUS	156,5444
#define I40E_PCI_LINK_WIDTH	157,5479
#define I40E_PCI_LINK_WIDTH_1	158,5514
#define I40E_PCI_LINK_WIDTH_2	159,5550
#define I40E_PCI_LINK_WIDTH_4	160,5586
#define I40E_PCI_LINK_WIDTH_8	161,5622
#define I40E_PCI_LINK_SPEED	162,5658
#define I40E_PCI_LINK_SPEED_2500	163,5691
#define I40E_PCI_LINK_SPEED_5000	164,5728
#define I40E_PCI_LINK_SPEED_8000	165,5765
enum i40e_memset_type 168,5822
	I40E_NONDMA_MEM 169,5846
	I40E_DMA_MEM170,5868
enum i40e_memcpy_type 174,5905
	I40E_NONDMA_TO_NONDMA 175,5929
	I40E_NONDMA_TO_DMA,176,5957
	I40E_DMA_TO_DMA,177,5978
	I40E_DMA_TO_NONDMA178,5996
enum i40e_mac_type 189,6562
	I40E_MAC_UNKNOWN 190,6583
	I40E_MAC_X710,191,6606
	I40E_MAC_XL710,192,6622
	I40E_MAC_VF,193,6639
	I40E_MAC_GENERIC,194,6653
enum i40e_media_type 197,6676
	I40E_MEDIA_TYPE_UNKNOWN 198,6699
	I40E_MEDIA_TYPE_FIBER,199,6729
	I40E_MEDIA_TYPE_BASET,200,6753
	I40E_MEDIA_TYPE_BACKPLANE,201,6777
	I40E_MEDIA_TYPE_CX4,202,6805
	I40E_MEDIA_TYPE_DA,203,6827
	I40E_MEDIA_TYPE_VIRTUAL204,6848
enum i40e_fc_mode 207,6877
	I40E_FC_NONE 208,6897
	I40E_FC_RX_PAUSE,209,6916
	I40E_FC_TX_PAUSE,210,6935
	I40E_FC_FULL,211,6954
	I40E_FC_PFC,212,6969
	I40E_FC_DEFAULT213,6983
enum i40e_set_fc_aq_failures 216,7004
	I40E_SET_FC_AQ_FAIL_NONE 217,7035
	I40E_SET_FC_AQ_FAIL_GET1 218,7066
	I40E_SET_FC_AQ_FAIL_SET 219,7097
	I40E_SET_FC_AQ_FAIL_GET2 220,7127
	I40E_SET_FC_AQ_FAIL_SET_GET 221,7158
enum i40e_vsi_type 224,7195
	I40E_VSI_MAIN 225,7216
	I40E_VSI_VMDQ1,226,7236
	I40E_VSI_VMDQ2,227,7253
	I40E_VSI_CTRL,228,7270
	I40E_VSI_FCOE,229,7286
	I40E_VSI_MIRROR,230,7302
	I40E_VSI_SRIOV,231,7320
	I40E_VSI_FDIR,232,7337
	I40E_VSI_TYPE_UNKNOWN233,7353
enum i40e_queue_type 236,7380
	I40E_QUEUE_TYPE_RX 237,7403
	I40E_QUEUE_TYPE_TX,238,7428
	I40E_QUEUE_TYPE_PE_CEQ,239,7449
	I40E_QUEUE_TYPE_UNKNOWN240,7474
struct i40e_link_status 243,7503
	enum i40e_aq_phy_type phy_type;244,7529
	enum i40e_aq_link_speed link_speed;245,7562
	u8 link_info;246,7599
	u8 an_info;247,7614
	u8 ext_info;248,7627
	u8 loopback;249,7641
	bool an_enabled;250,7655
	bool lse_enable;252,7728
	u16 max_frame_size;253,7746
	bool crc_enable;254,7767
	u8 pacing;255,7785
struct i40e_phy_info 258,7801
	struct i40e_link_status link_info;259,7824
	struct i40e_link_status link_info_old;260,7860
	u32 autoneg_advertised;261,7900
	u32 phy_id;262,7925
	u32 module_type;263,7938
	bool get_link_info;264,7956
	enum i40e_media_type media_type;265,7977
#define I40E_HW_CAP_MAX_GPIO	268,8015
#define I40E_HW_CAP_MDIO_PORT_MODE_MDIO	269,8049
#define I40E_HW_CAP_MDIO_PORT_MODE_I2C	270,8092
struct i40e_hw_capabilities 273,8190
	u32  switch_mode;274,8220
#define I40E_NVM_IMAGE_TYPE_EVB	275,8239
#define I40E_NVM_IMAGE_TYPE_CLOUD	276,8276
#define I40E_NVM_IMAGE_TYPE_UDP_CLOUD	277,8314
	u32  management_mode;279,8357
	u32  npar_enable;280,8380
	u32  os2bmc;281,8399
	u32  valid_functions;282,8413
	bool sr_iov_1_1;283,8436
	bool vmdq;284,8454
	bool evb_802_1_qbg;285,8466
	bool evb_802_1_qbh;286,8515
	bool dcb;287,8564
	bool fcoe;288,8575
	bool mfp_mode_1;289,8587
	bool mgmt_cem;290,8605
	bool ieee_1588;291,8621
	bool iwarp;292,8638
	bool fd;293,8651
	u32 fd_filters_guaranteed;294,8661
	u32 fd_filters_best_effort;295,8689
	bool rss;296,8718
	u32 rss_table_size;297,8729
	u32 rss_table_entry_width;298,8750
	bool led[led299,8778
	bool sdp[sdp300,8811
	u32 nvm_image_type;301,8844
	u32 num_flow_director_filters;302,8865
	u32 num_vfs;303,8897
	u32 vf_base_id;304,8911
	u32 num_vsis;305,8928
	u32 num_rx_qp;306,8943
	u32 num_tx_qp;307,8959
	u32 base_queue;308,8975
	u32 num_msix_vectors;309,8992
	u32 num_msix_vectors_vf;310,9015
	u32 led_pin_num;311,9041
	u32 sdp_pin_num;312,9059
	u32 mdio_port_num;313,9077
	u32 mdio_port_mode;314,9097
	u8 rx_buf_chain_len;315,9118
	u32 enabled_tcmap;316,9140
	u32 maxtc;317,9160
struct i40e_mac_info 320,9176
	enum i40e_mac_type type;321,9199
	u8 addr[addr322,9225
	u8 perm_addr[perm_addr323,9263
	u8 san_addr[san_addr324,9306
	u8 port_addr[port_addr325,9348
	u16 max_fcoeq;326,9391
enum i40e_aq_resources_ids 329,9411
	I40E_NVM_RESOURCE_ID 330,9440
enum i40e_aq_resource_access_type 333,9470
	I40E_RESOURCE_READ 334,9506
	I40E_RESOURCE_WRITE335,9531
struct i40e_nvm_info 338,9556
	u64 hw_semaphore_timeout;339,9579
	u64 hw_semaphore_wait;340,9649
	u32 timeout;341,9689
	u16 sr_size;342,9727
	bool blank_nvm_mode;343,9785
	u16 version;344,9846
	u32 eetrack;345,9899
enum i40e_nvmupd_cmd 350,9999
	I40E_NVMUPD_INVALID,351,10022
	I40E_NVMUPD_READ_CON,352,10044
	I40E_NVMUPD_READ_SNT,353,10067
	I40E_NVMUPD_READ_LCB,354,10090
	I40E_NVMUPD_READ_SA,355,10113
	I40E_NVMUPD_WRITE_ERA,356,10135
	I40E_NVMUPD_WRITE_CON,357,10159
	I40E_NVMUPD_WRITE_SNT,358,10183
	I40E_NVMUPD_WRITE_LCB,359,10207
	I40E_NVMUPD_WRITE_SA,360,10231
	I40E_NVMUPD_CSUM_CON,361,10254
	I40E_NVMUPD_CSUM_SA,362,10277
	I40E_NVMUPD_CSUM_LCB,363,10299
enum i40e_nvmupd_state 366,10326
	I40E_NVMUPD_STATE_INIT,367,10351
	I40E_NVMUPD_STATE_READING,368,10376
	I40E_NVMUPD_STATE_WRITING369,10404
#define I40E_NVM_READ	375,10582
#define I40E_NVM_WRITE	376,10608
#define I40E_NVM_MOD_PNT_MASK 378,10636
#define I40E_NVM_TRANS_SHIFT	380,10672
#define I40E_NVM_TRANS_MASK	381,10703
#define I40E_NVM_CON	382,10761
#define I40E_NVM_SNT	383,10787
#define I40E_NVM_LCB	384,10813
#define I40E_NVM_SA	385,10839
#define I40E_NVM_ERA	386,10890
#define I40E_NVM_CSUM	387,10916
#define I40E_NVM_ADAPT_SHIFT	389,10944
#define I40E_NVM_ADAPT_MASK	390,10976
#define I40E_NVMUPD_MAX_DATA	392,11041
#define I40E_NVMUPD_IFACE_TIMEOUT 393,11075
struct i40e_nvm_access 395,11126
	u32 command;396,11151
	u32 config;397,11165
	u32 offset;398,11178
	u32 data_size;399,11206
	u8 data[data400,11237
enum i40e_bus_type 404,11274
	i40e_bus_type_unknown 405,11295
	i40e_bus_type_pci,406,11323
	i40e_bus_type_pcix,407,11343
	i40e_bus_type_pci_express,408,11364
	i40e_bus_type_reserved409,11392
enum i40e_bus_speed 413,11441
	i40e_bus_speed_unknown	414,11463
	i40e_bus_speed_33	415,11492
	i40e_bus_speed_66	416,11517
	i40e_bus_speed_100	417,11542
	i40e_bus_speed_120	418,11569
	i40e_bus_speed_133	419,11596
	i40e_bus_speed_2500	420,11623
	i40e_bus_speed_5000	421,11652
	i40e_bus_speed_8000	422,11681
	i40e_bus_speed_reserved423,11710
enum i40e_bus_width 427,11760
	i40e_bus_width_unknown	428,11782
	i40e_bus_width_pcie_x1	429,11811
	i40e_bus_width_pcie_x2	430,11840
	i40e_bus_width_pcie_x4	431,11869
	i40e_bus_width_pcie_x8	432,11898
	i40e_bus_width_32	433,11927
	i40e_bus_width_64	434,11952
	i40e_bus_width_reserved435,11977
struct i40e_bus_info 439,12027
	enum i40e_bus_speed speed;440,12050
	enum i40e_bus_width width;441,12078
	enum i40e_bus_type type;442,12106
	u16 func;444,12133
	u16 device;445,12144
	u16 lan_id;446,12157
struct i40e_fc_info 450,12209
	enum i40e_fc_mode current_mode;451,12231
	enum i40e_fc_mode requested_mode;452,12288
#define I40E_MAX_TRAFFIC_CLASS	455,12361
#define I40E_MAX_USER_PRIORITY	456,12395
#define I40E_DCBX_MAX_APPS	457,12429
#define I40E_LLDPDU_SIZE	458,12460
struct i40e_ieee_ets_config 461,12535
	u8 willing;462,12565
	u8 cbs;463,12578
	u8 maxtcs;464,12587
	u8 prioritytable[prioritytable465,12599
	u8 tcbwtable[tcbwtable466,12642
	u8 tsatable[tsatable467,12681
struct i40e_ieee_ets_recommend 471,12767
	u8 prioritytable[prioritytable472,12800
	u8 tcbwtable[tcbwtable473,12843
	u8 tsatable[tsatable474,12882
struct i40e_ieee_pfc_config 478,12967
	u8 willing;479,12997
	u8 mbc;480,13010
	u8 pfccap;481,13019
	u8 pfcenable;482,13031
struct i40e_ieee_app_priority_table 486,13096
	u8  priority;487,13134
	u8  selector;488,13149
	u16 protocolid;489,13164
struct i40e_dcbx_config 492,13185
	u32 numapps;493,13211
	struct i40e_ieee_ets_config etscfg;494,13225
	struct i40e_ieee_ets_recommend etsrec;495,13262
	struct i40e_ieee_pfc_config pfc;496,13302
	struct i40e_ieee_app_priority_table app[app497,13336
struct i40e_hw 501,13434
	u8 *hw_addr;hw_addr502,13451
	void *back;back503,13465
	struct i40e_phy_info phy;506,13511
	struct i40e_mac_info mac;507,13538
	struct i40e_bus_info bus;508,13565
	struct i40e_nvm_info nvm;509,13592
	struct i40e_fc_info fc;510,13619
	u16 device_id;513,13661
	u16 vendor_id;514,13677
	u16 subsystem_device_id;515,13693
	u16 subsystem_vendor_id;516,13719
	u8 revision_id;517,13745
	u8 port;518,13762
	bool adapter_stopped;519,13772
	struct i40e_hw_capabilities dev_caps;522,13847
	struct i40e_hw_capabilities func_caps;523,13886
	u16 fdir_shared_filter_count;526,13968
	u8  pf_id;529,14027
	u16 main_vsi_seid;530,14039
	u16 numa_node;533,14099
	struct i40e_adminq_info aq;536,14140
	enum i40e_nvmupd_state nvmupd_state;539,14205
	struct i40e_hmc_info hmc;542,14260
	u16 dcbx_status;545,14334
	struct i40e_dcbx_config local_dcbx_config;548,14370
	struct i40e_dcbx_config remote_dcbx_config;549,14414
	u32 debug_mask;552,14478
struct i40e_driver_version 555,14499
	u8 major_version;556,14528
	u8 minor_version;557,14547
	u8 build_version;558,14566
	u8 subbuild_version;559,14585
	u8 driver_string[driver_string560,14607
union i40e_16byte_rx_desc 564,14655
		__le64 pkt_addr;566,14693
		__le64 hdr_addr;567,14740
	} read;568,14787
					__le16 mirroring_status;573,14841
					__le16 fcoe_ctx_id;574,14871
				} mirr_fcoe;575,14896
				__le16 l2tag1;576,14913
			} lo_dword;577,14932
				__le32 rss;579,14958
				__le32 fd_id;580,14989
				__le32 fcoe_param;581,15037
			} hi_dword;582,15086
		} qword0;583,15101
			__le64 status_error_len;586,15164
		} qword1;587,15192
	} wb;588,15204
union i40e_32byte_rx_desc 591,15232
		__le64  pkt_addr;593,15270
		__le64  hdr_addr;594,15318
		__le64  rsvd1;596,15410
		__le64  rsvd2;597,15427
	} read;598,15444
					__le16 mirroring_status;603,15498
					__le16 fcoe_ctx_id;604,15528
				} mirr_fcoe;605,15553
				__le16 l2tag1;606,15570
			} lo_dword;607,15589
				__le32 rss;609,15615
				__le32 fcoe_param;610,15646
				__le32 fd_id;614,15779
			} hi_dword;615,15797
		} qword0;616,15812
			__le64 status_error_len;619,15871
		} qword1;620,15899
			__le16 ext_status;622,15922
			__le16 rsvd;623,15966
			__le16 l2tag2_1;624,15982
			__le16 l2tag2_2;625,16002
		} qword2;626,16022
				__le32 flex_bytes_lo;629,16056
				__le32 pe_status;630,16082
			} lo_dword;631,16104
				__le32 flex_bytes_hi;633,16130
				__le32 fd_id;634,16156
			} hi_dword;635,16174
		} qword3;636,16189
	} wb;637,16201
#define I40E_RXD_QW0_MIRROR_STATUS_SHIFT	640,16229
#define I40E_RXD_QW0_MIRROR_STATUS_MASK	641,16272
#define I40E_RXD_QW0_FCOEINDX_SHIFT	643,16365
#define I40E_RXD_QW0_FCOEINDX_MASK	644,16403
enum i40e_rx_desc_status_bits 647,16488
	I40E_RX_DESC_STATUS_DD_SHIFT	649,16566
	I40E_RX_DESC_STATUS_EOF_SHIFT	650,16602
	I40E_RX_DESC_STATUS_L2TAG1P_SHIFT	651,16639
	I40E_RX_DESC_STATUS_L3L4P_SHIFT	652,16679
	I40E_RX_DESC_STATUS_CRCP_SHIFT	653,16718
	I40E_RX_DESC_STATUS_TSYNINDX_SHIFT	654,16756
	I40E_RX_DESC_STATUS_TSYNVALID_SHIFT	655,16810
	I40E_RX_DESC_STATUS_PIF_SHIFT	656,16852
	I40E_RX_DESC_STATUS_UMBCAST_SHIFT	657,16889
	I40E_RX_DESC_STATUS_FLM_SHIFT	658,16942
	I40E_RX_DESC_STATUS_FLTSTAT_SHIFT	659,16980
	I40E_RX_DESC_STATUS_LPBK_SHIFT	660,17034
	I40E_RX_DESC_STATUS_IPV6EXADD_SHIFT	661,17073
	I40E_RX_DESC_STATUS_RESERVED_SHIFT	662,17116
	I40E_RX_DESC_STATUS_UDP_0_SHIFT	663,17171
	I40E_RX_DESC_STATUS_LAST 664,17211
#define I40E_RXD_QW1_STATUS_SHIFT	667,17274
#define I40E_RXD_QW1_STATUS_MASK	668,17310
#define I40E_RXD_QW1_STATUS_TSYNINDX_SHIFT 671,17421
#define I40E_RXD_QW1_STATUS_TSYNINDX_MASK	672,17501
#define I40E_RXD_QW1_STATUS_TSYNVALID_SHIFT 675,17602
#define I40E_RXD_QW1_STATUS_TSYNVALID_MASK	676,17683
#define I40E_RXD_QW1_STATUS_UMBCAST_SHIFT	679,17782
#define I40E_RXD_QW1_STATUS_UMBCAST_MASK	680,17852
enum i40e_rx_desc_fltstat_values 683,17947
	I40E_RX_DESC_FLTSTAT_NO_DATA	684,17982
	I40E_RX_DESC_FLTSTAT_RSV_FD_ID	685,18017
	I40E_RX_DESC_FLTSTAT_RSV	686,18085
	I40E_RX_DESC_FLTSTAT_RSS_HASH	687,18116
#define I40E_RXD_PACKET_TYPE_UNICAST	690,18156
#define I40E_RXD_PACKET_TYPE_MULTICAST	691,18195
#define I40E_RXD_PACKET_TYPE_BROADCAST	692,18236
#define I40E_RXD_PACKET_TYPE_MIRRORED	693,18277
#define I40E_RXD_QW1_ERROR_SHIFT	695,18318
#define I40E_RXD_QW1_ERROR_MASK	696,18354
enum i40e_rx_desc_error_bits 698,18425
	I40E_RX_DESC_ERROR_RXE_SHIFT	700,18502
	I40E_RX_DESC_ERROR_RECIPE_SHIFT	701,18538
	I40E_RX_DESC_ERROR_HBO_SHIFT	702,18577
	I40E_RX_DESC_ERROR_L3L4E_SHIFT	703,18613
	I40E_RX_DESC_ERROR_IPE_SHIFT	704,18664
	I40E_RX_DESC_ERROR_L4E_SHIFT	705,18700
	I40E_RX_DESC_ERROR_EIPE_SHIFT	706,18736
	I40E_RX_DESC_ERROR_OVERSIZE_SHIFT	707,18773
	I40E_RX_DESC_ERROR_PPRS_SHIFT	708,18813
enum i40e_rx_desc_error_l3l4e_fcoe_masks 711,18853
	I40E_RX_DESC_ERROR_L3L4E_NONE	712,18896
	I40E_RX_DESC_ERROR_L3L4E_PROT	713,18933
	I40E_RX_DESC_ERROR_L3L4E_FC	714,18970
	I40E_RX_DESC_ERROR_L3L4E_DMAC_ERR	715,19005
	I40E_RX_DESC_ERROR_L3L4E_DMAC_WARN	716,19045
#define I40E_RXD_QW1_PTYPE_SHIFT	719,19089
#define I40E_RXD_QW1_PTYPE_MASK	720,19125
enum i40e_rx_l2_ptype 723,19229
	I40E_RX_PTYPE_L2_RESERVED	724,19253
	I40E_RX_PTYPE_L2_MAC_PAY2	725,19287
	I40E_RX_PTYPE_L2_TIMESYNC_PAY2	726,19321
	I40E_RX_PTYPE_L2_FIP_PAY2	727,19360
	I40E_RX_PTYPE_L2_OUI_PAY2	728,19394
	I40E_RX_PTYPE_L2_MACCNTRL_PAY2	729,19428
	I40E_RX_PTYPE_L2_LLDP_PAY2	730,19467
	I40E_RX_PTYPE_L2_ECP_PAY2	731,19502
	I40E_RX_PTYPE_L2_EVB_PAY2	732,19536
	I40E_RX_PTYPE_L2_QCN_PAY2	733,19570
	I40E_RX_PTYPE_L2_EAPOL_PAY2	734,19604
	I40E_RX_PTYPE_L2_ARP	735,19641
	I40E_RX_PTYPE_L2_FCOE_PAY3	736,19672
	I40E_RX_PTYPE_L2_FCOE_FCDATA_PAY3	737,19708
	I40E_RX_PTYPE_L2_FCOE_FCRDY_PAY3	738,19750
	I40E_RX_PTYPE_L2_FCOE_FCRSP_PAY3	739,19791
	I40E_RX_PTYPE_L2_FCOE_FCOTHER_PA	740,19832
	I40E_RX_PTYPE_L2_FCOE_VFT_PAY3	741,19873
	I40E_RX_PTYPE_L2_FCOE_VFT_FCDATA	742,19913
	I40E_RX_PTYPE_L2_FCOE_VFT_FCRDY	743,19954
	I40E_RX_PTYPE_L2_FCOE_VFT_FCRSP	744,19995
	I40E_RX_PTYPE_L2_FCOE_VFT_FCOTHER	745,20036
	I40E_RX_PTYPE_GRENAT4_MAC_PAY3	746,20078
	I40E_RX_PTYPE_GRENAT4_MACVLAN_IPV6_ICMP_PAY4	747,20118
	I40E_RX_PTYPE_GRENAT6_MAC_PAY3	748,20170
	I40E_RX_PTYPE_GRENAT6_MACVLAN_IPV6_ICMP_PAY4	749,20211
struct i40e_rx_ptype_decoded 752,20267
	u32 ptype:ptype753,20298
	u32 known:known754,20312
	u32 outer_ip:outer_ip755,20326
	u32 outer_ip_ver:outer_ip_ver756,20343
	u32 outer_frag:outer_frag757,20364
	u32 tunnel_type:tunnel_type758,20383
	u32 tunnel_end_prot:tunnel_end_prot759,20403
	u32 tunnel_end_frag:tunnel_end_frag760,20427
	u32 inner_prot:inner_prot761,20451
	u32 payload_layer:payload_layer762,20470
enum i40e_rx_ptype_outer_ip 765,20496
	I40E_RX_PTYPE_OUTER_L2	766,20526
	I40E_RX_PTYPE_OUTER_IP	767,20555
enum i40e_rx_ptype_outer_ip_ver 770,20587
	I40E_RX_PTYPE_OUTER_NONE	771,20621
	I40E_RX_PTYPE_OUTER_IPV4	772,20652
	I40E_RX_PTYPE_OUTER_IPV6	773,20683
enum i40e_rx_ptype_outer_fragmented 776,20717
	I40E_RX_PTYPE_NOT_FRAG	777,20755
	I40E_RX_PTYPE_FRAG	778,20784
enum i40e_rx_ptype_tunnel_type 781,20812
	I40E_RX_PTYPE_TUNNEL_NONE	782,20845
	I40E_RX_PTYPE_TUNNEL_IP_IP	783,20878
	I40E_RX_PTYPE_TUNNEL_IP_GRENAT	784,20912
	I40E_RX_PTYPE_TUNNEL_IP_GRENAT_MAC	785,20950
	I40E_RX_PTYPE_TUNNEL_IP_GRENAT_MAC_VLAN	786,20991
enum i40e_rx_ptype_tunnel_end_prot 789,21041
	I40E_RX_PTYPE_TUNNEL_END_NONE	790,21078
	I40E_RX_PTYPE_TUNNEL_END_IPV4	791,21114
	I40E_RX_PTYPE_TUNNEL_END_IPV6	792,21150
enum i40e_rx_ptype_inner_prot 795,21190
	I40E_RX_PTYPE_INNER_PROT_NONE	796,21222
	I40E_RX_PTYPE_INNER_PROT_UDP	797,21259
	I40E_RX_PTYPE_INNER_PROT_TCP	798,21295
	I40E_RX_PTYPE_INNER_PROT_SCTP	799,21331
	I40E_RX_PTYPE_INNER_PROT_ICMP	800,21368
	I40E_RX_PTYPE_INNER_PROT_TIMESYNC	801,21405
enum i40e_rx_ptype_payload_layer 804,21448
	I40E_RX_PTYPE_PAYLOAD_LAYER_NONE	805,21483
	I40E_RX_PTYPE_PAYLOAD_LAYER_PAY2	806,21522
	I40E_RX_PTYPE_PAYLOAD_LAYER_PAY3	807,21561
	I40E_RX_PTYPE_PAYLOAD_LAYER_PAY4	808,21600
#define I40E_RX_PTYPE_BIT_MASK	811,21643
#define I40E_RX_PTYPE_SHIFT	812,21686
#define I40E_RXD_QW1_LENGTH_PBUF_SHIFT	814,21719
#define I40E_RXD_QW1_LENGTH_PBUF_MASK	815,21761
#define I40E_RXD_QW1_LENGTH_HBUF_SHIFT	818,21854
#define I40E_RXD_QW1_LENGTH_HBUF_MASK	819,21896
#define I40E_RXD_QW1_LENGTH_SPH_SHIFT	822,21988
#define I40E_RXD_QW1_LENGTH_SPH_MASK	823,22029
#define I40E_RXD_QW1_NEXTP_SHIFT	826,22117
#define I40E_RXD_QW1_NEXTP_MASK	827,22153
#define I40E_RXD_QW2_EXT_STATUS_SHIFT	829,22227
#define I40E_RXD_QW2_EXT_STATUS_MASK	830,22267
enum i40e_rx_desc_ext_status_bits 833,22358
	I40E_RX_DESC_EXT_STATUS_L2TAG2P_SHIFT	835,22440
	I40E_RX_DESC_EXT_STATUS_L2TAG3P_SHIFT	836,22484
	I40E_RX_DESC_EXT_STATUS_FLEXBL_SHIFT	837,22528
	I40E_RX_DESC_EXT_STATUS_FLEXBH_SHIFT	838,22584
	I40E_RX_DESC_EXT_STATUS_FDLONGB_SHIFT	839,22640
	I40E_RX_DESC_EXT_STATUS_FCOELONGB_SHIFT	840,22684
	I40E_RX_DESC_EXT_STATUS_PELONGB_SHIFT	841,22731
#define I40E_RXD_QW2_L2TAG2_SHIFT	844,22780
#define I40E_RXD_QW2_L2TAG2_MASK	845,22816
#define I40E_RXD_QW2_L2TAG3_SHIFT	847,22890
#define I40E_RXD_QW2_L2TAG3_MASK	848,22927
enum i40e_rx_desc_pe_status_bits 850,23001
	I40E_RX_DESC_PE_STATUS_QPID_SHIFT	852,23082
	I40E_RX_DESC_PE_STATUS_L4PORT_SHIFT	853,23136
	I40E_RX_DESC_PE_STATUS_IPINDEX_SHIFT	854,23192
	I40E_RX_DESC_PE_STATUS_QPIDHIT_SHIFT	855,23249
	I40E_RX_DESC_PE_STATUS_APBVTHIT_SHIFT	856,23293
	I40E_RX_DESC_PE_STATUS_PORTV_SHIFT	857,23338
	I40E_RX_DESC_PE_STATUS_URG_SHIFT	858,23380
	I40E_RX_DESC_PE_STATUS_IPFRAG_SHIFT	859,23420
	I40E_RX_DESC_PE_STATUS_IPOPT_SHIFT	860,23463
#define I40E_RX_PROG_STATUS_DESC_LENGTH_SHIFT	863,23508
#define I40E_RX_PROG_STATUS_DESC_LENGTH	864,23558
#define I40E_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT	866,23611
#define I40E_RX_PROG_STATUS_DESC_QW1_PROGID_MASK	867,23663
#define I40E_RX_PROG_STATUS_DESC_QW1_STATUS_SHIFT	870,23772
#define I40E_RX_PROG_STATUS_DESC_QW1_STATUS_MASK	871,23824
#define I40E_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT	874,23936
#define I40E_RX_PROG_STATUS_DESC_QW1_ERROR_MASK	875,23988
enum i40e_rx_prog_status_desc_status_bits 878,24097
	I40E_RX_PROG_STATUS_DESC_DD_SHIFT	880,24187
	I40E_RX_PROG_STATUS_DESC_PROG_ID_SHIFT	881,24227
enum i40e_rx_prog_status_desc_prog_id_masks 884,24288
	I40E_RX_PROG_STATUS_DESC_FD_FILTER_STATUS	885,24334
	I40E_RX_PROG_STATUS_DESC_FCOE_CTXT_PROG_STATUS	886,24382
	I40E_RX_PROG_STATUS_DESC_FCOE_CTXT_INVL_STATUS	887,24435
enum i40e_rx_prog_status_desc_error_bits 890,24492
	I40E_RX_PROG_STATUS_DESC_FD_TBL_FULL_SHIFT	892,24581
	I40E_RX_PROG_STATUS_DESC_NO_FD_ENTRY_SHIFT	893,24630
	I40E_RX_PROG_STATUS_DESC_FCOE_TBL_FULL_SHIFT	894,24679
	I40E_RX_PROG_STATUS_DESC_FCOE_CONFLICT_SHIFT	895,24730
#define I40E_TWO_BIT_MASK	898,24784
#define I40E_THREE_BIT_MASK	899,24814
#define I40E_FOUR_BIT_MASK	900,24846
#define I40E_EIGHTEEN_BIT_MASK	901,24877
struct i40e_tx_desc 904,24937
	__le64 buffer_addr;905,24959
	__le64 cmd_type_offset_bsz;906,25019
#define I40E_TXD_QW1_DTYPE_SHIFT	909,25052
#define I40E_TXD_QW1_DTYPE_MASK	910,25087
enum i40e_tx_desc_dtype_value 912,25157
	I40E_TX_DESC_DTYPE_DATA	913,25189
	I40E_TX_DESC_DTYPE_DATA		= 0x0,x0913,25189
	I40E_TX_DESC_DTYPE_NOP	914,25222
	I40E_TX_DESC_DTYPE_NOP		= 0x1,x1914,25222
	I40E_TX_DESC_DTYPE_CONTEXT	915,25281
	I40E_TX_DESC_DTYPE_CONTEXT	= 0x1,x1915,25281
	I40E_TX_DESC_DTYPE_FCOE_CTX	916,25316
	I40E_TX_DESC_DTYPE_FCOE_CTX	= 0x2,x2916,25316
	I40E_TX_DESC_DTYPE_FILTER_PROG	917,25352
	I40E_TX_DESC_DTYPE_FILTER_PROG	= 0x8,x8917,25352
	I40E_TX_DESC_DTYPE_DDP_CTX	918,25391
	I40E_TX_DESC_DTYPE_DDP_CTX	= 0x9,x9918,25391
	I40E_TX_DESC_DTYPE_FLEX_DATA	919,25426
	I40E_TX_DESC_DTYPE_FLEX_DATA	= 0xB,xB919,25426
	I40E_TX_DESC_DTYPE_FLEX_CTX_1	920,25463
	I40E_TX_DESC_DTYPE_FLEX_CTX_1	= 0xC,xC920,25463
	I40E_TX_DESC_DTYPE_FLEX_CTX_2	921,25501
	I40E_TX_DESC_DTYPE_FLEX_CTX_2	= 0xD,xD921,25501
	I40E_TX_DESC_DTYPE_DESC_DONE	922,25539
	I40E_TX_DESC_DTYPE_DESC_DONE	= 0xFxF922,25539
#define I40E_TXD_QW1_CMD_SHIFT	925,25579
#define I40E_TXD_QW1_CMD_MASK	926,25612
enum i40e_tx_desc_cmd_bits 928,25679
	I40E_TX_DESC_CMD_EOP	929,25708
	I40E_TX_DESC_CMD_EOP			= 0x0001,x0001929,25708
	I40E_TX_DESC_CMD_RS	930,25742
	I40E_TX_DESC_CMD_RS			= 0x0002,x0002930,25742
	I40E_TX_DESC_CMD_ICRC	931,25775
	I40E_TX_DESC_CMD_ICRC			= 0x0004,x0004931,25775
	I40E_TX_DESC_CMD_IL2TAG1	932,25810
	I40E_TX_DESC_CMD_IL2TAG1		= 0x0008,x0008932,25810
	I40E_TX_DESC_CMD_DUMMY	933,25847
	I40E_TX_DESC_CMD_DUMMY			= 0x0010,x0010933,25847
	I40E_TX_DESC_CMD_IIPT_NONIP	934,25883
	I40E_TX_DESC_CMD_IIPT_NONIP		= 0x0000,x0000934,25883
	I40E_TX_DESC_CMD_IIPT_IPV6	935,25936
	I40E_TX_DESC_CMD_IIPT_IPV6		= 0x0020,x0020935,25936
	I40E_TX_DESC_CMD_IIPT_IPV4	936,25988
	I40E_TX_DESC_CMD_IIPT_IPV4		= 0x0040,x0040936,25988
	I40E_TX_DESC_CMD_IIPT_IPV4_CSUM	937,26040
	I40E_TX_DESC_CMD_IIPT_IPV4_CSUM		= 0x0060,x0060937,26040
	I40E_TX_DESC_CMD_FCOET	938,26097
	I40E_TX_DESC_CMD_FCOET			= 0x0080,x0080938,26097
	I40E_TX_DESC_CMD_L4T_EOFT_UNK	939,26133
	I40E_TX_DESC_CMD_L4T_EOFT_UNK		= 0x0000,x0000939,26133
	I40E_TX_DESC_CMD_L4T_EOFT_TCP	940,26188
	I40E_TX_DESC_CMD_L4T_EOFT_TCP		= 0x0100,x0100940,26188
	I40E_TX_DESC_CMD_L4T_EOFT_SCTP	941,26243
	I40E_TX_DESC_CMD_L4T_EOFT_SCTP		= 0x0200,x0200941,26243
	I40E_TX_DESC_CMD_L4T_EOFT_UDP	942,26299
	I40E_TX_DESC_CMD_L4T_EOFT_UDP		= 0x0300,x0300942,26299
	I40E_TX_DESC_CMD_L4T_EOFT_EOF_N	943,26354
	I40E_TX_DESC_CMD_L4T_EOFT_EOF_N		= 0x0000,x0000943,26354
	I40E_TX_DESC_CMD_L4T_EOFT_EOF_T	944,26411
	I40E_TX_DESC_CMD_L4T_EOFT_EOF_T		= 0x0100,x0100944,26411
	I40E_TX_DESC_CMD_L4T_EOFT_EOF_NI	945,26468
	I40E_TX_DESC_CMD_L4T_EOFT_EOF_NI	= 0x0200,x0200945,26468
	I40E_TX_DESC_CMD_L4T_EOFT_EOF_A	946,26525
	I40E_TX_DESC_CMD_L4T_EOFT_EOF_A		= 0x0300,x0300946,26525
#define I40E_TXD_QW1_OFFSET_SHIFT	949,26586
#define I40E_TXD_QW1_OFFSET_MASK	950,26623
enum i40e_tx_desc_length_fields 953,26707
	I40E_TX_DESC_LENGTH_MACLEN_SHIFT	955,26787
	I40E_TX_DESC_LENGTH_IPLEN_SHIFT	956,26839
	I40E_TX_DESC_LENGTH_L4_FC_LEN_SHIFT	957,26891
#define I40E_TXD_QW1_MACLEN_MASK 960,26950
#define I40E_TXD_QW1_IPLEN_MASK 961,27028
#define I40E_TXD_QW1_L4LEN_MASK 962,27105
#define I40E_TXD_QW1_FCLEN_MASK 963,27185
#define I40E_TXD_QW1_TX_BUF_SZ_SHIFT	965,27266
#define I40E_TXD_QW1_TX_BUF_SZ_MASK	966,27306
#define I40E_TXD_QW1_L2TAG1_SHIFT	969,27395
#define I40E_TXD_QW1_L2TAG1_MASK	970,27432
struct i40e_tx_context_desc 973,27533
	__le32 tunneling_params;974,27563
	__le16 l2tag2;975,27589
	__le16 rsvd;976,27605
	__le64 type_cmd_tso_mss;977,27619
#define I40E_TXD_CTX_QW1_DTYPE_SHIFT	980,27649
#define I40E_TXD_CTX_QW1_DTYPE_MASK	981,27688
#define I40E_TXD_CTX_QW1_CMD_SHIFT	983,27765
#define I40E_TXD_CTX_QW1_CMD_MASK	984,27802
enum i40e_tx_ctx_desc_cmd_bits 986,27878
	I40E_TX_CTX_DESC_TSO	987,27911
	I40E_TX_CTX_DESC_TSO		= 0x01,x01987,27911
	I40E_TX_CTX_DESC_TSYN	988,27942
	I40E_TX_CTX_DESC_TSYN		= 0x02,x02988,27942
	I40E_TX_CTX_DESC_IL2TAG2	989,27974
	I40E_TX_CTX_DESC_IL2TAG2	= 0x04,x04989,27974
	I40E_TX_CTX_DESC_IL2TAG2_IL2H	990,28008
	I40E_TX_CTX_DESC_IL2TAG2_IL2H	= 0x08,x08990,28008
	I40E_TX_CTX_DESC_SWTCH_NOTAG	991,28047
	I40E_TX_CTX_DESC_SWTCH_NOTAG	= 0x00,x00991,28047
	I40E_TX_CTX_DESC_SWTCH_UPLINK	992,28085
	I40E_TX_CTX_DESC_SWTCH_UPLINK	= 0x10,x10992,28085
	I40E_TX_CTX_DESC_SWTCH_LOCAL	993,28124
	I40E_TX_CTX_DESC_SWTCH_LOCAL	= 0x20,x20993,28124
	I40E_TX_CTX_DESC_SWTCH_VSI	994,28162
	I40E_TX_CTX_DESC_SWTCH_VSI	= 0x30,x30994,28162
	I40E_TX_CTX_DESC_SWPE	995,28198
	I40E_TX_CTX_DESC_SWPE		= 0x40x40995,28198
#define I40E_TXD_CTX_QW1_TSO_LEN_SHIFT	998,28233
#define I40E_TXD_CTX_QW1_TSO_LEN_MASK	999,28275
#define I40E_TXD_CTX_QW1_MSS_SHIFT	1002,28369
#define I40E_TXD_CTX_QW1_MSS_MASK	1003,28407
#define I40E_TXD_CTX_QW1_VSI_SHIFT	1006,28492
#define I40E_TXD_CTX_QW1_VSI_MASK	1007,28530
#define I40E_TXD_CTX_QW0_EXT_IP_SHIFT	1009,28606
#define I40E_TXD_CTX_QW0_EXT_IP_MASK	1010,28646
enum i40e_tx_ctx_desc_eipt_offload 1013,28734
	I40E_TX_CTX_EXT_IP_NONE	1014,28771
	I40E_TX_CTX_EXT_IP_NONE		= 0x0,x01014,28771
	I40E_TX_CTX_EXT_IP_IPV6	1015,28804
	I40E_TX_CTX_EXT_IP_IPV6		= 0x1,x11015,28804
	I40E_TX_CTX_EXT_IP_IPV4_NO_CSUM	1016,28837
	I40E_TX_CTX_EXT_IP_IPV4_NO_CSUM	= 0x2,x21016,28837
	I40E_TX_CTX_EXT_IP_IPV4	1017,28877
	I40E_TX_CTX_EXT_IP_IPV4		= 0x3x31017,28877
#define I40E_TXD_CTX_QW0_EXT_IPLEN_SHIFT	1020,28913
#define I40E_TXD_CTX_QW0_EXT_IPLEN_MASK	1021,28956
#define I40E_TXD_CTX_QW0_NATT_SHIFT	1024,29051
#define I40E_TXD_CTX_QW0_NATT_MASK	1025,29089
#define I40E_TXD_CTX_UDP_TUNNELING	1027,29165
#define I40E_TXD_CTX_GRE_TUNNELING	1028,29240
#define I40E_TXD_CTX_QW0_EIP_NOINC_SHIFT	1030,29316
#define I40E_TXD_CTX_QW0_EIP_NOINC_MASK	1031,29360
#define I40E_TXD_CTX_EIP_NOINC_IPID_CONST	1034,29454
#define I40E_TXD_CTX_QW0_NATLEN_SHIFT	1036,29529
#define I40E_TXD_CTX_QW0_NATLEN_MASK	1037,29570
#define I40E_TXD_CTX_QW0_DECTTL_SHIFT	1040,29659
#define I40E_TXD_CTX_QW0_DECTTL_MASK	1041,29700
struct i40e_nop_desc 1044,29788
	__le64 rsvd;1045,29811
	__le64 dtype_cmd;1046,29825
#define I40E_TXD_NOP_QW1_DTYPE_SHIFT	1049,29848
#define I40E_TXD_NOP_QW1_DTYPE_MASK	1050,29887
#define I40E_TXD_NOP_QW1_CMD_SHIFT	1052,29964
#define I40E_TXD_NOP_QW1_CMD_MASK	1053,30001
enum i40e_tx_nop_desc_cmd_bits 1055,30075
	I40E_TX_NOP_DESC_EOP_SHIFT	1057,30154
	I40E_TX_NOP_DESC_RS_SHIFT	1058,30187
	I40E_TX_NOP_DESC_RSV_SHIFT	1059,30219
struct i40e_filter_program_desc 1062,30268
	__le32 qindex_flex_ptype_vsi;1063,30302
	__le32 rsvd;1064,30333
	__le32 dtype_cmd_cntindex;1065,30347
	__le32 fd_id;1066,30375
#define I40E_TXD_FLTR_QW0_QINDEX_SHIFT	1068,30393
#define I40E_TXD_FLTR_QW0_QINDEX_MASK	1069,30434
#define I40E_TXD_FLTR_QW0_FLEXOFF_SHIFT	1071,30524
#define I40E_TXD_FLTR_QW0_FLEXOFF_MASK	1072,30567
#define I40E_TXD_FLTR_QW0_PCTYPE_SHIFT	1074,30657
#define I40E_TXD_FLTR_QW0_PCTYPE_MASK	1075,30699
enum i40e_filter_pctype 1079,30831
	I40E_FILTER_PCTYPE_NONF_IPV4_UDP	1081,30910
	I40E_FILTER_PCTYPE_NONF_IPV4_TCP	1083,31000
	I40E_FILTER_PCTYPE_NONF_IPV4_SCTP	1084,31041
	I40E_FILTER_PCTYPE_NONF_IPV4_OTHER	1085,31083
	I40E_FILTER_PCTYPE_FRAG_IPV4	1086,31126
	I40E_FILTER_PCTYPE_NONF_IPV6_UDP	1088,31218
	I40E_FILTER_PCTYPE_NONF_IPV6_TCP	1089,31259
	I40E_FILTER_PCTYPE_NONF_IPV6_SCTP	1090,31300
	I40E_FILTER_PCTYPE_NONF_IPV6_OTHER	1091,31342
	I40E_FILTER_PCTYPE_FRAG_IPV6	1092,31385
	I40E_FILTER_PCTYPE_FCOE_OX	1094,31472
	I40E_FILTER_PCTYPE_FCOE_RX	1095,31508
	I40E_FILTER_PCTYPE_FCOE_OTHER	1096,31544
	I40E_FILTER_PCTYPE_L2_PAYLOAD	1098,31637
enum i40e_filter_program_desc_dest 1101,31680
	I40E_FILTER_PROGRAM_DESC_DEST_DROP_PACKET	1102,31717
	I40E_FILTER_PROGRAM_DESC_DEST_DROP_PACKET		= 0x0,x01102,31717
	I40E_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_QINDEX	1103,31768
	I40E_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_QINDEX	= 0x1,x11103,31768
	I40E_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_OTHER	1104,31827
	I40E_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_OTHER	= 0x2,x21104,31827
enum i40e_filter_program_desc_fd_status 1107,31889
	I40E_FILTER_PROGRAM_DESC_FD_STATUS_NONE	1108,31931
	I40E_FILTER_PROGRAM_DESC_FD_STATUS_NONE			= 0x0,x01108,31931
	I40E_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID	1109,31981
	I40E_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID		= 0x1,x11109,31981
	I40E_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID_4FLEX_BYTES	1110,32031
	I40E_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID_4FLEX_BYTES	= 0x2,x21110,32031
	I40E_FILTER_PROGRAM_DESC_FD_STATUS_8FLEX_BYTES	1111,32092
	I40E_FILTER_PROGRAM_DESC_FD_STATUS_8FLEX_BYTES		= 0x3,x31111,32092
#define I40E_TXD_FLTR_QW0_DEST_VSI_SHIFT	1114,32152
#define I40E_TXD_FLTR_QW0_DEST_VSI_MASK	1115,32196
#define I40E_TXD_FLTR_QW1_DTYPE_SHIFT	1118,32291
#define I40E_TXD_FLTR_QW1_DTYPE_MASK	1119,32331
#define I40E_TXD_FLTR_QW1_CMD_SHIFT	1121,32410
#define I40E_TXD_FLTR_QW1_CMD_MASK	1122,32448
#define I40E_TXD_FLTR_QW1_PCMD_SHIFT	1125,32535
#define I40E_TXD_FLTR_QW1_PCMD_MASK	1126,32611
enum i40e_filter_program_desc_pcmd 1128,32689
	I40E_FILTER_PROGRAM_DESC_PCMD_ADD_UPDATE	1129,32726
	I40E_FILTER_PROGRAM_DESC_PCMD_ADD_UPDATE	= 0x1,x11129,32726
	I40E_FILTER_PROGRAM_DESC_PCMD_REMOVE	1130,32775
	I40E_FILTER_PROGRAM_DESC_PCMD_REMOVE		= 0x2,x21130,32775
#define I40E_TXD_FLTR_QW1_DEST_SHIFT	1133,32825
#define I40E_TXD_FLTR_QW1_DEST_MASK	1134,32901
#define I40E_TXD_FLTR_QW1_CNT_ENA_SHIFT	1136,32979
#define I40E_TXD_FLTR_QW1_CNT_ENA_MASK	1137,33058
#define I40E_TXD_FLTR_QW1_FD_STATUS_SHIFT	1140,33150
#define I40E_TXD_FLTR_QW1_FD_STATUS_MASK 1142,33240
#define I40E_TXD_FLTR_QW1_CNTINDEX_SHIFT 1145,33337
#define I40E_TXD_FLTR_QW1_CNTINDEX_MASK	1146,33381
enum i40e_filter_type 1149,33476
	I40E_FLOW_DIRECTOR_FLTR 1150,33500
	I40E_PE_QUAD_HASH_FLTR 1151,33530
	I40E_ETHERTYPE_FLTR,1152,33559
	I40E_FCOE_CTX_FLTR,1153,33581
	I40E_MAC_VLAN_FLTR,1154,33602
	I40E_HASH_FLTR1155,33623
struct i40e_vsi_context 1158,33643
	u16 seid;1159,33669
	u16 uplink_seid;1160,33680
	u16 vsi_number;1161,33698
	u16 vsis_allocated;1162,33715
	u16 vsis_unallocated;1163,33736
	u16 flags;1164,33759
	u8 pf_num;1165,33771
	u8 vf_num;1166,33783
	u8 connection_type;1167,33795
	struct i40e_aqc_vsi_properties_data info;1168,33816
struct i40e_veb_context 1171,33863
	u16 seid;1172,33889
	u16 uplink_seid;1173,33900
	u16 veb_number;1174,33918
	u16 vebs_allocated;1175,33935
	u16 vebs_unallocated;1176,33956
	u16 flags;1177,33979
	struct i40e_aqc_get_veb_parameters_completion info;1178,33991
struct i40e_eth_stats 1182,34113
	u64 rx_bytes;1183,34137
	u64 rx_unicast;1184,34165
	u64 rx_multicast;1185,34195
	u64 rx_broadcast;1186,34226
	u64 rx_discards;1187,34257
	u64 rx_unknown_protocol;1188,34287
	u64 tx_bytes;1189,34324
	u64 tx_unicast;1190,34352
	u64 tx_multicast;1191,34382
	u64 tx_broadcast;1192,34413
	u64 tx_discards;1193,34444
	u64 tx_errors;1194,34474
struct i40e_hw_port_stats 1198,34545
	struct i40e_eth_stats eth;1200,34612
	u64 tx_dropped_link_down;1203,34679
	u64 crc_errors;1204,34718
	u64 illegal_bytes;1205,34751
	u64 error_bytes;1206,34786
	u64 mac_local_faults;1207,34817
	u64 mac_remote_faults;1208,34852
	u64 rx_length_errors;1209,34888
	u64 link_xon_rx;1210,34923
	u64 link_xoff_rx;1211,34956
	u64 priority_xon_rx[priority_xon_rx1212,34991
	u64 priority_xoff_rx[priority_xoff_rx1213,35034
	u64 link_xon_tx;1214,35078
	u64 link_xoff_tx;1215,35111
	u64 priority_xon_tx[priority_xon_tx1216,35146
	u64 priority_xoff_tx[priority_xoff_tx1217,35189
	u64 priority_xon_2_xoff[priority_xon_2_xoff1218,35233
	u64 rx_size_64;1219,35281
	u64 rx_size_127;1220,35312
	u64 rx_size_255;1221,35344
	u64 rx_size_511;1222,35376
	u64 rx_size_1023;1223,35408
	u64 rx_size_1522;1224,35442
	u64 rx_size_big;1225,35476
	u64 rx_undersize;1226,35509
	u64 rx_fragments;1227,35539
	u64 rx_oversize;1228,35569
	u64 rx_jabber;1229,35598
	u64 tx_size_64;1230,35626
	u64 tx_size_127;1231,35657
	u64 tx_size_255;1232,35689
	u64 tx_size_511;1233,35721
	u64 tx_size_1023;1234,35753
	u64 tx_size_1522;1235,35787
	u64 tx_size_big;1236,35821
	u64 mac_short_packet_dropped;1237,35854
	u64 checksum_error;1238,35897
	u64 fd_atr_match;1240,35956
	u64 fd_sb_match;1241,35975
	u32 tx_lpi_status;1243,36008
	u32 rx_lpi_status;1244,36028
	u64 tx_lpi_count;1245,36048
	u64 rx_lpi_count;1246,36081
#define I40E_SR_NVM_CONTROL_WORD	1250,36157
#define I40E_SR_PCIE_ANALOG_CONFIG_PTR	1251,36196
#define I40E_SR_PHY_ANALOG_CONFIG_PTR	1252,36241
#define I40E_SR_OPTION_ROM_PTR	1253,36285
#define I40E_SR_RO_PCIR_REGS_AUTO_LOAD_PTR	1254,36323
#define I40E_SR_AUTO_GENERATED_POINTERS_PTR	1255,36371
#define I40E_SR_PCIR_REGS_AUTO_LOAD_PTR	1256,36420
#define I40E_SR_EMP_GLOBAL_MODULE_PTR	1257,36466
#define I40E_SR_RO_PCIE_LCB_PTR	1258,36510
#define I40E_SR_EMP_IMAGE_PTR	1259,36549
#define I40E_SR_PE_IMAGE_PTR	1260,36586
#define I40E_SR_CSR_PROTECTED_LIST_PTR	1261,36622
#define I40E_SR_MNG_CONFIG_PTR	1262,36667
#define I40E_SR_EMP_MODULE_PTR	1263,36705
#define I40E_SR_PBA_BLOCK_PTR	1264,36743
#define I40E_SR_BOOT_CONFIG_PTR	1265,36780
#define I40E_SR_NVM_IMAGE_VERSION	1266,36819
#define I40E_SR_NVM_WAKE_ON_LAN	1267,36859
#define I40E_SR_ALTERNATE_SAN_MAC_ADDRESS_PTR	1268,36898
#define I40E_SR_PERMANENT_SAN_MAC_ADDRESS_PTR	1269,36949
#define I40E_SR_NVM_EETRACK_LO	1270,37000
#define I40E_SR_NVM_EETRACK_HI	1271,37038
#define I40E_SR_VPD_PTR	1272,37076
#define I40E_SR_PXE_SETUP_PTR	1273,37108
#define I40E_SR_PXE_CONFIG_CUST_OPTIONS_PTR	1274,37145
#define I40E_SR_SW_ETHERNET_MAC_ADDRESS_PTR	1275,37194
#define I40E_SR_POR_REGS_AUTO_LOAD_PTR	1276,37243
#define I40E_SR_EMPR_REGS_AUTO_LOAD_PTR	1277,37288
#define I40E_SR_GLOBR_REGS_AUTO_LOAD_PTR	1278,37334
#define I40E_SR_CORER_REGS_AUTO_LOAD_PTR	1279,37380
#define I40E_SR_PCIE_ALT_AUTO_LOAD_PTR	1280,37426
#define I40E_SR_SW_CHECKSUM_WORD	1281,37471
#define I40E_SR_1ST_FREE_PROVISION_AREA_PTR	1282,37510
#define I40E_SR_4TH_FREE_PROVISION_AREA_PTR	1283,37559
#define I40E_SR_3RD_FREE_PROVISION_AREA_PTR	1284,37608
#define I40E_SR_2ND_FREE_PROVISION_AREA_PTR	1285,37657
#define I40E_SR_EMP_SR_SETTINGS_PTR	1286,37706
#define I40E_SR_VPD_MODULE_MAX_SIZE	1289,37827
#define I40E_SR_PCIE_ALT_MODULE_MAX_SIZE	1290,37869
#define I40E_SR_CONTROL_WORD_1_SHIFT	1291,37915
#define I40E_SR_CONTROL_WORD_1_MASK	1292,37958
#define I40E_SR_SECTOR_SIZE_IN_WORDS	1295,38059
#define I40E_SR_BUF_ALIGNMENT	1296,38102
#define I40E_SR_WORDS_IN_1KB	1297,38138
#define I40E_SR_SW_CHECKSUM_BASE	1301,38312
#define I40E_SRRD_SRCTL_ATTEMPTS	1303,38353
enum i40e_switch_element_types 1305,38394
	I40E_SWITCH_ELEMENT_TYPE_MAC	1306,38427
	I40E_SWITCH_ELEMENT_TYPE_PF	1307,38462
	I40E_SWITCH_ELEMENT_TYPE_VF	1308,38496
	I40E_SWITCH_ELEMENT_TYPE_EMP	1309,38530
	I40E_SWITCH_ELEMENT_TYPE_BMC	1310,38565
	I40E_SWITCH_ELEMENT_TYPE_PE	1311,38600
	I40E_SWITCH_ELEMENT_TYPE_VEB	1312,38635
	I40E_SWITCH_ELEMENT_TYPE_PA	1313,38671
	I40E_SWITCH_ELEMENT_TYPE_VSI	1314,38706
enum i40e_ether_type_index 1318,38780
	I40E_ETHER_TYPE_1588	1319,38809
	I40E_ETHER_TYPE_FIP	1320,38837
	I40E_ETHER_TYPE_OUI_EXTENDED	1321,38864
	I40E_ETHER_TYPE_MAC_CONTROL	1322,38899
	I40E_ETHER_TYPE_LLDP	1323,38933
	I40E_ETHER_TYPE_EVB_PROTOCOL1	1324,38961
	I40E_ETHER_TYPE_EVB_PROTOCOL2	1325,38997
	I40E_ETHER_TYPE_QCN_CNM	1326,39033
	I40E_ETHER_TYPE_8021X	1327,39064
	I40E_ETHER_TYPE_ARP	1328,39093
	I40E_ETHER_TYPE_RSV1	1329,39120
	I40E_ETHER_TYPE_RSV2	1330,39149
#define I40E_HASH_FILTER_BASE_SIZE	1334,39219
enum i40e_hash_filter_size 1336,39294
	I40E_HASH_FILTER_SIZE_1K	1337,39323
	I40E_HASH_FILTER_SIZE_2K	1338,39354
	I40E_HASH_FILTER_SIZE_4K	1339,39385
	I40E_HASH_FILTER_SIZE_8K	1340,39416
	I40E_HASH_FILTER_SIZE_16K	1341,39447
	I40E_HASH_FILTER_SIZE_32K	1342,39479
	I40E_HASH_FILTER_SIZE_64K	1343,39511
	I40E_HASH_FILTER_SIZE_128K	1344,39543
	I40E_HASH_FILTER_SIZE_256K	1345,39576
	I40E_HASH_FILTER_SIZE_512K	1346,39609
	I40E_HASH_FILTER_SIZE_1M	1347,39642
#define I40E_DMA_CNTX_BASE_SIZE	1351,39714
enum i40e_dma_cntx_size 1353,39786
	I40E_DMA_CNTX_SIZE_512	1354,39812
	I40E_DMA_CNTX_SIZE_1K	1355,39842
	I40E_DMA_CNTX_SIZE_2K	1356,39871
	I40E_DMA_CNTX_SIZE_4K	1357,39900
	I40E_DMA_CNTX_SIZE_8K	1358,39929
	I40E_DMA_CNTX_SIZE_16K	1359,39958
	I40E_DMA_CNTX_SIZE_32K	1360,39988
	I40E_DMA_CNTX_SIZE_64K	1361,40018
	I40E_DMA_CNTX_SIZE_128K	1362,40048
	I40E_DMA_CNTX_SIZE_256K	1363,40079
enum i40e_hash_lut_size 1367,40161
	I40E_HASH_LUT_SIZE_128	1368,40187
	I40E_HASH_LUT_SIZE_512	1369,40217
struct i40e_filter_control_settings 1373,40308
	enum i40e_hash_filter_size pe_filt_num;1375,40391
	enum i40e_dma_cntx_size pe_cntx_num;1377,40471
	enum i40e_hash_filter_size fcoe_filt_num;1379,40546
	enum i40e_dma_cntx_size fcoe_cntx_num;1381,40624
	enum i40e_hash_lut_size	hash_lut_size;1383,40692
	bool enable_fdir;1385,40778
	bool enable_ethtype;1387,40848
	bool enable_macvlan;1389,40920
struct i40e_control_filter_stats 1393,41005
	u16 mac_etype_used;1394,41040
	u16 etype_used;1395,41110
	u16 mac_etype_free;1396,41170
	u16 etype_free;1397,41243
enum i40e_reset_type 1400,41310
	I40E_RESET_POR	1401,41333
	I40E_RESET_CORER	1402,41355
	I40E_RESET_GLOBR	1403,41378
	I40E_RESET_EMPR	1404,41401
struct i40e_emp_settings_module 1409,41488
	u16 length;1410,41522
	u16 fw_params;1411,41535
	u16 reserved;1412,41551
	u16 features;1413,41566
	u16 oem_cfg;1414,41581
	u16 pfalloc_ptr;1415,41595
	u16 eee_variables;1416,41613
	u16 phy_cap_lan0_ptr;1417,41633
	u16 phy_cap_lan1_ptr;1418,41656
	u16 phy_cap_lan2_ptr;1419,41679
	u16 phy_cap_lan3_ptr;1420,41702
	u16 phy_map_lan0_ptr;1421,41725
	u16 phy_map_lan1_ptr;1422,41748
	u16 phy_map_lan2_ptr;1423,41771
	u16 phy_map_lan3_ptr;1424,41794
	u16 lldp_cfg_ptr;1425,41817
	u16 ltr_max_snoop;1426,41836
	u16 ltr_max_no_snoop;1427,41856
	u16 ltr_delta;1428,41879
	u16 ltr_grade_value;1429,41895
	u16 lldp_tlv_ptr;1430,41917
	u16 crc8;1431,41936
#define I40E_NVM_LLDP_CFG_PTR	1435,42000
struct i40e_lldp_variables 1436,42035
	u16 length;1437,42064
	u16 adminstatus;1438,42077
	u16 msgfasttx;1439,42095
	u16 msgtxinterval;1440,42111
	u16 txparams;1441,42131
	u16 timers;1442,42146
	u16 crc8;1443,42159
#define I40E_ALT_STRUCT_FIRST_PF_OFFSET	1448,42232
#define I40E_ALT_STRUCT_DWORDS_PER_PF	1449,42293
#define I40E_ALT_STRUCT_OUTER_VLAN_TAG_OFFSET	1450,42353
#define I40E_ALT_STRUCT_USER_PRIORITY_OFFSET	1451,42420
#define I40E_ALT_STRUCT_MIN_BW_OFFSET	1452,42486
#define I40E_ALT_STRUCT_MAX_BW_OFFSET	1453,42546
#define I40E_ALT_BW_VALUE_MASK	1456,42643
#define I40E_ALT_BW_RELATIVE_MASK	1457,42680
#define I40E_ALT_BW_VALID_MASK	1458,42725
#define I40E_PFQF_CTL_0_HASHLUTSIZE_512	1461,42795

lib/librte_pmd_i40e/i40e/i40e_nvm.c,1236
enum i40e_status_code i40e_init_nvm(46,2161
enum i40e_status_code i40e_acquire_nvm(87,3436
void i40e_release_nvm(147,5074
static enum i40e_status_code i40e_poll_sr_srctl_done_bit(161,5408
enum i40e_status_code i40e_read_nvm_word(190,6266
enum i40e_status_code i40e_read_nvm_buffer(240,7823
enum i40e_status_code i40e_write_nvm_aq(272,8781
enum i40e_status_code i40e_write_nvm_word(314,10439
enum i40e_status_code i40e_write_nvm_buffer(336,11268
enum i40e_status_code i40e_calc_nvm_checksum(359,12074
enum i40e_status_code i40e_update_nvm_checksum(427,13978
enum i40e_status_code i40e_validate_nvm_checksum(450,14627
STATIC inline u8 i40e_nvmupd_get_module(504,16503
STATIC inline u8 i40e_nvmupd_get_transaction(508,16599
enum i40e_status_code i40e_nvmupd_command(522,17011
STATIC enum i40e_status_code i40e_nvmupd_state_init(565,18058
STATIC enum i40e_status_code i40e_nvmupd_state_reading(668,20746
STATIC enum i40e_status_code i40e_nvmupd_state_writing(709,21811
STATIC enum i40e_nvmupd_cmd i40e_nvmupd_validate_command(769,23281
STATIC enum i40e_status_code i40e_nvmupd_nvm_read(859,25376
STATIC enum i40e_status_code i40e_nvmupd_nvm_erase(890,26369
STATIC enum i40e_status_code i40e_nvmupd_nvm_write(921,27360

lib/librte_pmd_i40e/i40e/i40e_register_x710_int.h,555784
#define _I40E_REGISTER_X710_INT_H_35,1714
#define I40E_GL_ARQLEN 39,1774
#define I40E_GL_ARQLEN_ARQLEN_SHIFT 40,1842
#define I40E_GL_ARQLEN_ARQLEN_MASK 41,1883
#define I40E_GL_ARQLEN_ARQVFE_SHIFT 42,1968
#define I40E_GL_ARQLEN_ARQVFE_MASK 43,2010
#define I40E_GL_ARQLEN_ARQOVFL_SHIFT 44,2093
#define I40E_GL_ARQLEN_ARQOVFL_MASK 45,2135
#define I40E_GL_ARQLEN_ARQCRIT_SHIFT 46,2219
#define I40E_GL_ARQLEN_ARQCRIT_MASK 47,2261
#define I40E_GL_ARQLEN_ARQENABLE_SHIFT 48,2345
#define I40E_GL_ARQLEN_ARQENABLE_MASK 49,2387
#define I40E_GL_RCU_PRS_L2TAG(53,2505
#define I40E_GL_RCU_PRS_L2TAG_MAX_INDEX 54,2611
#define I40E_GL_RCU_PRS_L2TAG_LENGTH_SHIFT 55,2659
#define I40E_GL_RCU_PRS_L2TAG_LENGTH_MASK 56,2707
#define I40E_GL_RCU_PRS_L2TAG_HAS_UP_SHIFT 57,2805
#define I40E_GL_RCU_PRS_L2TAG_HAS_UP_MASK 58,2853
#define I40E_GL_RCU_PRS_L2TAG_ISVLAN_SHIFT 59,2950
#define I40E_GL_RCU_PRS_L2TAG_ISVLAN_MASK 60,2998
#define I40E_GL_RCU_PRS_L2TAG_INNERUP_SHIFT 61,3095
#define I40E_GL_RCU_PRS_L2TAG_INNERUP_MASK 62,3144
#define I40E_GL_RCU_PRS_L2TAG_OUTERUP_SHIFT 63,3242
#define I40E_GL_RCU_PRS_L2TAG_OUTERUP_MASK 64,3291
#define I40E_GL_RCU_PRS_L2TAG_LONG_SHIFT 65,3389
#define I40E_GL_RCU_PRS_L2TAG_LONG_MASK 66,3438
#define I40E_GL_RCU_PRS_L2TAG_ISSIA_SHIFT 67,3533
#define I40E_GL_RCU_PRS_L2TAG_ISSIA_MASK 68,3582
#define I40E_GL_RCU_PRS_L2TAG_ETHERTYPE_SHIFT 69,3678
#define I40E_GL_RCU_PRS_L2TAG_ETHERTYPE_MASK 70,3727
#define I40E_GL_SWT_L2TAG0(72,3831
#define I40E_GL_SWT_L2TAG0_MAX_INDEX 73,3929
#define I40E_GL_SWT_L2TAG0_DATA_SHIFT 74,3969
#define I40E_GL_SWT_L2TAG0_DATA_MASK 75,4009
#define I40E_GL_SWT_L2TAG1(77,4101
#define I40E_GL_SWT_L2TAG1_MAX_INDEX 78,4199
#define I40E_GL_SWT_L2TAG1_DATA_SHIFT 79,4239
#define I40E_GL_SWT_L2TAG1_DATA_MASK 80,4279
#define I40E_GL_SWT_L2TAGCTRL(82,4371
#define I40E_GL_SWT_L2TAGCTRL_MAX_INDEX 83,4477
#define I40E_GL_SWT_L2TAGCTRL_LENGTH_SHIFT 84,4525
#define I40E_GL_SWT_L2TAGCTRL_LENGTH_MASK 85,4573
#define I40E_GL_SWT_L2TAGCTRL_HAS_UP_SHIFT 86,4671
#define I40E_GL_SWT_L2TAGCTRL_HAS_UP_MASK 87,4719
#define I40E_GL_SWT_L2TAGCTRL_ISVLAN_SHIFT 88,4816
#define I40E_GL_SWT_L2TAGCTRL_ISVLAN_MASK 89,4864
#define I40E_GL_SWT_L2TAGCTRL_INNERUP_SHIFT 90,4961
#define I40E_GL_SWT_L2TAGCTRL_INNERUP_MASK 91,5010
#define I40E_GL_SWT_L2TAGCTRL_OUTERUP_SHIFT 92,5108
#define I40E_GL_SWT_L2TAGCTRL_OUTERUP_MASK 93,5157
#define I40E_GL_SWT_L2TAGCTRL_LONG_SHIFT 94,5255
#define I40E_GL_SWT_L2TAGCTRL_LONG_MASK 95,5304
#define I40E_GL_SWT_L2TAGCTRL_ISSIA_SHIFT 96,5399
#define I40E_GL_SWT_L2TAGCTRL_ISSIA_MASK 97,5448
#define I40E_GL_SWT_L2TAGCTRL_ETHERTYPE_SHIFT 98,5544
#define I40E_GL_SWT_L2TAGCTRL_ETHERTYPE_MASK 99,5593
#define I40E_GL_SWT_L2TAGRXEB(101,5697
#define I40E_GL_SWT_L2TAGRXEB_MAX_INDEX 102,5800
#define I40E_GL_SWT_L2TAGRXEB_OFFSET_SHIFT 103,5845
#define I40E_GL_SWT_L2TAGRXEB_OFFSET_MASK 104,5890
#define I40E_GL_SWT_L2TAGRXEB_LENGTH_SHIFT 105,5985
#define I40E_GL_SWT_L2TAGRXEB_LENGTH_MASK 106,6030
#define I40E_GL_SWT_L2TAGTXIB(108,6125
#define I40E_GL_SWT_L2TAGTXIB_MAX_INDEX 109,6228
#define I40E_GL_SWT_L2TAGTXIB_OFFSET_SHIFT 110,6273
#define I40E_GL_SWT_L2TAGTXIB_OFFSET_MASK 111,6318
#define I40E_GL_SWT_L2TAGTXIB_LENGTH_SHIFT 112,6413
#define I40E_GL_SWT_L2TAGTXIB_LENGTH_MASK 113,6458
#define I40E_GLANL_L2ULP(115,6553
#define I40E_GLANL_L2ULP_MAX_INDEX 116,6655
#define I40E_GLANL_L2ULP_ETHERTYPE_SHIFT 117,6699
#define I40E_GLANL_L2ULP_ETHERTYPE_MASK 118,6742
#define I40E_GLANL_L2ULP_ENABLE_SHIFT 119,6835
#define I40E_GLANL_L2ULP_ENABLE_MASK 120,6879
#define I40E_GLANL_PRE_LY2 122,6967
#define I40E_GLANL_PRE_LY2_PRE_LY2_L2_SHIFT 123,7041
#define I40E_GLANL_PRE_LY2_PRE_LY2_L2_MASK 124,7087
#define I40E_GLPPRS_INDIRECT_ADDRESS 126,7187
#define I40E_GLPPRS_INDIRECT_ADDRESS_ADDR_SHIFT 127,7265
#define I40E_GLPPRS_INDIRECT_ADDRESS_ADDR_MASK 128,7315
#define I40E_GLPPRS_INDIRECT_DATA(130,7423
#define I40E_GLPPRS_INDIRECT_DATA_MAX_INDEX 131,7528
#define I40E_GLPPRS_INDIRECT_DATA_DATA_SHIFT 132,7575
#define I40E_GLPPRS_INDIRECT_DATA_DATA_MASK 133,7622
#define I40E_GLRDPU_L2TAGCTRL(135,7728
#define I40E_GLRDPU_L2TAGCTRL_MAX_INDEX 136,7834
#define I40E_GLRDPU_L2TAGCTRL_LENGTH_SHIFT 137,7882
#define I40E_GLRDPU_L2TAGCTRL_LENGTH_MASK 138,7930
#define I40E_GLRDPU_L2TAGCTRL_HAS_UP_SHIFT 139,8028
#define I40E_GLRDPU_L2TAGCTRL_HAS_UP_MASK 140,8076
#define I40E_GLRDPU_L2TAGCTRL_ISVLAN_SHIFT 141,8173
#define I40E_GLRDPU_L2TAGCTRL_ISVLAN_MASK 142,8221
#define I40E_GLRDPU_L2TAGCTRL_INNERUP_SHIFT 143,8318
#define I40E_GLRDPU_L2TAGCTRL_INNERUP_MASK 144,8367
#define I40E_GLRDPU_L2TAGCTRL_OUTERUP_SHIFT 145,8465
#define I40E_GLRDPU_L2TAGCTRL_OUTERUP_MASK 146,8514
#define I40E_GLRDPU_L2TAGCTRL_LONG_SHIFT 147,8612
#define I40E_GLRDPU_L2TAGCTRL_LONG_MASK 148,8661
#define I40E_GLRDPU_L2TAGCTRL_ISSIA_SHIFT 149,8756
#define I40E_GLRDPU_L2TAGCTRL_ISSIA_MASK 150,8805
#define I40E_GLRDPU_L2TAGCTRL_ETHERTYPE_SHIFT 151,8901
#define I40E_GLRDPU_L2TAGCTRL_ETHERTYPE_MASK 152,8950
#define I40E_GLTDPU_L2TAGCTRL(154,9054
#define I40E_GLTDPU_L2TAGCTRL_MAX_INDEX 155,9160
#define I40E_GLTDPU_L2TAGCTRL_LENGTH_SHIFT 156,9208
#define I40E_GLTDPU_L2TAGCTRL_LENGTH_MASK 157,9256
#define I40E_GLTDPU_L2TAGCTRL_HAS_UP_SHIFT 158,9354
#define I40E_GLTDPU_L2TAGCTRL_HAS_UP_MASK 159,9402
#define I40E_GLTDPU_L2TAGCTRL_ISVLAN_SHIFT 160,9499
#define I40E_GLTDPU_L2TAGCTRL_ISVLAN_MASK 161,9547
#define I40E_GLTDPU_L2TAGCTRL_INNERUP_SHIFT 162,9644
#define I40E_GLTDPU_L2TAGCTRL_INNERUP_MASK 163,9693
#define I40E_GLTDPU_L2TAGCTRL_OUTERUP_SHIFT 164,9791
#define I40E_GLTDPU_L2TAGCTRL_OUTERUP_MASK 165,9840
#define I40E_GLTDPU_L2TAGCTRL_LONG_SHIFT 166,9938
#define I40E_GLTDPU_L2TAGCTRL_LONG_MASK 167,9987
#define I40E_GLTDPU_L2TAGCTRL_ISSIA_SHIFT 168,10082
#define I40E_GLTDPU_L2TAGCTRL_ISSIA_MASK 169,10131
#define I40E_GLTDPU_L2TAGCTRL_ETHERTYPE_SHIFT 170,10227
#define I40E_GLTDPU_L2TAGCTRL_ETHERTYPE_MASK 171,10276
#define I40E_GLTDPU_L2ULP(173,10380
#define I40E_GLTDPU_L2ULP_MAX_INDEX 174,10483
#define I40E_GLTDPU_L2ULP_ETHERTYPE_SHIFT 175,10528
#define I40E_GLTDPU_L2ULP_ETHERTYPE_MASK 176,10572
#define I40E_GLTDPU_L2ULP_ENABLE_SHIFT 177,10667
#define I40E_GLTDPU_L2ULP_ENABLE_MASK 178,10712
#define I40E_GLTDPU_PRE_LY2 180,10802
#define I40E_GLTDPU_PRE_LY2_PRE_LY2_L2_SHIFT 181,10877
#define I40E_GLTDPU_PRE_LY2_PRE_LY2_L2_MASK 182,10924
#define I40E_PRT_PPRSL2TAGSEN 184,11026
#define I40E_PRT_PPRSL2TAGSEN_ENABLE_SHIFT 185,11099
#define I40E_PRT_PPRSL2TAGSEN_ENABLE_MASK 186,11144
#define I40E_PRT_TDPUL2TAGSEN 188,11240
#define I40E_PRT_TDPUL2TAGSEN_ENABLE_SHIFT 189,11313
#define I40E_PRT_TDPUL2TAGSEN_ENABLE_MASK 190,11358
#define I40E_PRTPPRS_INDIRECT_ADDRESS 192,11454
#define I40E_PRTPPRS_INDIRECT_ADDRESS_ADDR_SHIFT 193,11533
#define I40E_PRTPPRS_INDIRECT_ADDRESS_ADDR_MASK 194,11584
#define I40E_PRTPPRS_INDIRECT_DATA(196,11694
#define I40E_PRTPPRS_INDIRECT_DATA_MAX_INDEX 197,11801
#define I40E_PRTPPRS_INDIRECT_DATA_DATA_SHIFT 198,11849
#define I40E_PRTPPRS_INDIRECT_DATA_DATA_MASK 199,11897
#define I40E_PRTPPRS_L2TAGCTRL(201,12005
#define I40E_PRTPPRS_L2TAGCTRL_MAX_INDEX 202,12113
#define I40E_PRTPPRS_L2TAGCTRL_LENGTH_SHIFT 203,12162
#define I40E_PRTPPRS_L2TAGCTRL_LENGTH_MASK 204,12211
#define I40E_PRTPPRS_L2TAGCTRL_HAS_UP_SHIFT 205,12311
#define I40E_PRTPPRS_L2TAGCTRL_HAS_UP_MASK 206,12360
#define I40E_PRTPPRS_L2TAGCTRL_ISVLAN_SHIFT 207,12459
#define I40E_PRTPPRS_L2TAGCTRL_ISVLAN_MASK 208,12508
#define I40E_PRTPPRS_L2TAGCTRL_INNERUP_SHIFT 209,12607
#define I40E_PRTPPRS_L2TAGCTRL_INNERUP_MASK 210,12657
#define I40E_PRTPPRS_L2TAGCTRL_OUTERUP_SHIFT 211,12757
#define I40E_PRTPPRS_L2TAGCTRL_OUTERUP_MASK 212,12807
#define I40E_PRTPPRS_L2TAGCTRL_LONG_SHIFT 213,12907
#define I40E_PRTPPRS_L2TAGCTRL_LONG_MASK 214,12957
#define I40E_PRTPPRS_L2TAGCTRL_ISSIA_SHIFT 215,13054
#define I40E_PRTPPRS_L2TAGCTRL_ISSIA_MASK 216,13104
#define I40E_PRTPPRS_L2TAGCTRL_ETHERTYPE_SHIFT 217,13202
#define I40E_PRTPPRS_L2TAGCTRL_ETHERTYPE_MASK 218,13252
#define I40E_PRTPPRS_L2ULP(220,13358
#define I40E_PRTPPRS_L2ULP_MAX_INDEX 221,13463
#define I40E_PRTPPRS_L2ULP_ETHERTYPE_SHIFT 222,13509
#define I40E_PRTPPRS_L2ULP_ETHERTYPE_MASK 223,13554
#define I40E_PRTPPRS_L2ULP_ENABLE_SHIFT 224,13651
#define I40E_PRTPPRS_L2ULP_ENABLE_MASK 225,13697
#define I40E_PRTPPRS_PRE_LY2 227,13789
#define I40E_PRTPPRS_PRE_LY2_PRE_LY2_L2_SHIFT 228,13865
#define I40E_PRTPPRS_PRE_LY2_PRE_LY2_L2_MASK 229,13913
#define I40E_PRTPPRS_SIATH(231,14017
#define I40E_PRTPPRS_SIATH_MAX_INDEX 232,14122
#define I40E_PRTPPRS_SIATH_ETHERTYPE_SHIFT 233,14168
#define I40E_PRTPPRS_SIATH_ETHERTYPE_MASK 234,14213
#define I40E_PRTPPRS_SIATH_VLAN_ID_SHIFT 235,14310
#define I40E_PRTPPRS_SIATH_VLAN_ID_MASK 236,14356
#define I40E_PRTPPRS_SIATH_VALID_SHIFT 237,14450
#define I40E_PRTPPRS_SIATH_VALID_MASK 238,14496
#define I40E_PRTPPRS_SIATL(240,14587
#define I40E_PRTPPRS_SIATL_MAX_INDEX 241,14695
#define I40E_PRTPPRS_SIATL_GRE_PROTOCOL_SHIFT 242,14744
#define I40E_PRTPPRS_SIATL_GRE_PROTOCOL_MASK 243,14792
#define I40E_PRTPPRS_SIATL_GRE_FLAG_SHIFT 244,14895
#define I40E_PRTPPRS_SIATL_GRE_FLAG_MASK 245,14944
#define I40E_PRTPPRS_SIATL_NIBBLE_FLAG_SHIFT 246,15040
#define I40E_PRTPPRS_SIATL_NIBBLE_FLAG_MASK 247,15089
#define I40E_PRTPPRS_SIATL_SKIP_OFFSET_SHIFT 248,15188
#define I40E_PRTPPRS_SIATL_SKIP_OFFSET_MASK 249,15237
#define I40E_GLCM_LANCLSADDR 253,15363
#define I40E_GLCM_LANCLSADDR_CLS_ADDR_SHIFT 254,15437
#define I40E_GLCM_LANCLSADDR_CLS_ADDR_MASK 255,15483
#define I40E_GLCM_LANCLSDATAHI 257,15582
#define I40E_GLCM_LANCLSDATAHI_CLS_DATA_HI_SHIFT 258,15661
#define I40E_GLCM_LANCLSDATAHI_CLS_DATA_HI_MASK 259,15712
#define I40E_GLCM_LANCLSDATALO 261,15826
#define I40E_GLCM_LANCLSDATALO_CLS_DATA_LO_SHIFT 262,15905
#define I40E_GLCM_LANCLSDATALO_CLS_DATA_LO_MASK 263,15956
#define I40E_GLCM_LANCONFIG 265,16070
#define I40E_GLCM_LANCONFIG_GLOBAL_LOCK_MODE_SHIFT 266,16155
#define I40E_GLCM_LANCONFIG_GLOBAL_LOCK_MODE_MASK 267,16212
#define I40E_GLCM_LANCONFIG_DISABLE_PACKET_COUNT_SHIFT 268,16326
#define I40E_GLCM_LANCONFIG_DISABLE_PACKET_COUNT_MASK 269,16383
#define I40E_GLCM_LANCONFIG_DISABLE_RESCHEDULE_SHIFT 270,16501
#define I40E_GLCM_LANCONFIG_DISABLE_RESCHEDULE_MASK 271,16558
#define I40E_GLCM_LANCONFIG_ENABLE_CRC_SHIFT 272,16674
#define I40E_GLCM_LANCONFIG_ENABLE_CRC_MASK 273,16731
#define I40E_GLCM_LANCONFIG_CACHE_DEPTH_SHIFT 274,16839
#define I40E_GLCM_LANCONFIG_CACHE_DEPTH_MASK 275,16896
#define I40E_GLCM_LANCONFIG_MAXFCOE_SHIFT 276,17005
#define I40E_GLCM_LANCONFIG_MAXFCOE_MASK 277,17062
#define I40E_GLCM_LANCONFIG_DBG_DPSEL_SHIFT 278,17167
#define I40E_GLCM_LANCONFIG_DBG_DPSEL_MASK 279,17225
#define I40E_GLCM_LANCONFIG_DBG_DWSEL_SHIFT 280,17332
#define I40E_GLCM_LANCONFIG_DBG_DWSEL_MASK 281,17390
#define I40E_GLCM_LANCONFIG_DBG_WRSEL_SHIFT 282,17497
#define I40E_GLCM_LANCONFIG_DBG_WRSEL_MASK 283,17555
#define I40E_GLCM_LANCONFIG_DBGMUX_SEL_LO_SHIFT 284,17662
#define I40E_GLCM_LANCONFIG_DBGMUX_SEL_LO_MASK 285,17720
#define I40E_GLCM_LANCONFIG_DBGMUX_SEL_HI_SHIFT 286,17831
#define I40E_GLCM_LANCONFIG_DBGMUX_SEL_HI_MASK 287,17889
#define I40E_GLCM_LANCONFIG_DBGMUX_EN_SHIFT 288,18000
#define I40E_GLCM_LANCONFIG_DBGMUX_EN_MASK 289,18058
#define I40E_GLCM_LANCRDTHR 291,18166
#define I40E_GLCM_LANCRDTHR_CMLANCRDTHR_SHIFT 292,18242
#define I40E_GLCM_LANCRDTHR_CMLANCRDTHR_MASK 293,18290
#define I40E_GLCM_LANCRDTHR_CMLANTCBTHR_SHIFT 294,18393
#define I40E_GLCM_LANCRDTHR_CMLANTCBTHR_MASK 295,18442
#define I40E_GLCM_LANCTXDGCTL 297,18544
#define I40E_GLCM_LANCTXDGCTL_QUEUE_NUM_SHIFT 298,18621
#define I40E_GLCM_LANCTXDGCTL_QUEUE_NUM_MASK 299,18670
#define I40E_GLCM_LANCTXDGCTL_SUB_LINE_SHIFT 300,18773
#define I40E_GLCM_LANCTXDGCTL_SUB_LINE_MASK 301,18823
#define I40E_GLCM_LANCTXDGCTL_QUEUE_TYPE_SHIFT 302,18923
#define I40E_GLCM_LANCTXDGCTL_QUEUE_TYPE_MASK 303,18973
#define I40E_GLCM_LANCTXDGCTL_OP_CODE_SHIFT 304,19075
#define I40E_GLCM_LANCTXDGCTL_OP_CODE_MASK 305,19125
#define I40E_GLCM_LANCTXDGCTL_PKTCNT_SHIFT 306,19224
#define I40E_GLCM_LANCTXDGCTL_PKTCNT_MASK 307,19274
#define I40E_GLCM_LANCTXDGCTL_INVALIDATE_SHIFT 308,19372
#define I40E_GLCM_LANCTXDGCTL_INVALIDATE_MASK 309,19422
#define I40E_GLCM_LANCTXDGCTL_WRITEBACK_SHIFT 310,19524
#define I40E_GLCM_LANCTXDGCTL_WRITEBACK_MASK 311,19574
#define I40E_GLCM_LANCTXDGCTL_ALLOCATE_SHIFT 312,19675
#define I40E_GLCM_LANCTXDGCTL_ALLOCATE_MASK 313,19725
#define I40E_GLCM_LANCTXDGDATA(315,19826
#define I40E_GLCM_LANCTXDGDATA_MAX_INDEX 316,19928
#define I40E_GLCM_LANCTXDGDATA_DATA_SHIFT 317,19972
#define I40E_GLCM_LANCTXDGDATA_DATA_MASK 318,20016
#define I40E_GLCM_LANCTXDGFN 320,20116
#define I40E_GLCM_LANCTXDGFN_PF_NUM_SHIFT 321,20192
#define I40E_GLCM_LANCTXDGFN_PF_NUM_MASK 322,20240
#define I40E_GLCM_LANCTXDGFN_VM_VF_NUM_SHIFT 323,20336
#define I40E_GLCM_LANCTXDGFN_VM_VF_NUM_MASK 324,20384
#define I40E_GLCM_LANCTXDGFN_VM_VF_TYPE_SHIFT 325,20485
#define I40E_GLCM_LANCTXDGFN_VM_VF_TYPE_MASK 326,20534
#define I40E_GLCM_LANCTXDGSTAT 328,20635
#define I40E_GLCM_LANCTXDGSTAT_CTX_DONE_SHIFT 329,20711
#define I40E_GLCM_LANCTXDGSTAT_CTX_DONE_MASK 330,20759
#define I40E_GLCM_LANCTXDGSTAT_CTX_MISS_SHIFT 331,20859
#define I40E_GLCM_LANCTXDGSTAT_CTX_MISS_MASK 332,20907
#define I40E_GLCM_LANDATAREQHI 334,21008
#define I40E_GLCM_LANDATAREQHI_CMLANDATAREQHI_SHIFT 335,21090
#define I40E_GLCM_LANDATAREQHI_CMLANDATAREQHI_MASK 336,21144
#define I40E_GLCM_LANDATAREQLOW 338,21262
#define I40E_GLCM_LANDATAREQLOW_CMLANDATAREQLOW_SHIFT 339,21346
#define I40E_GLCM_LANDATAREQLOW_CMLANDATAREQLOW_MASK 340,21402
#define I40E_GLCM_LANDATASTALLHI 342,21526
#define I40E_GLCM_LANDATASTALLHI_CMLANDATASTALLHI_SHIFT 343,21612
#define I40E_GLCM_LANDATASTALLHI_CMLANDATASTALLHI_MASK 344,21670
#define I40E_GLCM_LANDATASTALLLO 346,21796
#define I40E_GLCM_LANDATASTALLLO_CMLANDATASTALLLOW_SHIFT 347,21883
#define I40E_GLCM_LANDATASTALLLO_CMLANDATASTALLLOW_MASK 348,21942
#define I40E_GLCM_LANLOCKTBLADDR 350,22072
#define I40E_GLCM_LANLOCKTBLADDR_LOCKTBL_ADDR_SHIFT 351,22154
#define I40E_GLCM_LANLOCKTBLADDR_LOCKTBL_ADDR_MASK 352,22208
#define I40E_GLCM_LANLOCKTBLDATAHI 354,22321
#define I40E_GLCM_LANLOCKTBLDATAHI_LOCKSEL_SHIFT 355,22402
#define I40E_GLCM_LANLOCKTBLDATAHI_LOCKSEL_MASK 356,22455
#define I40E_GLCM_LANLOCKTBLDATAHI_GPLOCKSEL_SHIFT 357,22564
#define I40E_GLCM_LANLOCKTBLDATAHI_GPLOCKSEL_MASK 358,22617
#define I40E_GLCM_LANLOCKTBLDATALO 360,22728
#define I40E_GLCM_LANLOCKTBLDATALO_QNUM_SHIFT 361,22810
#define I40E_GLCM_LANLOCKTBLDATALO_QNUM_MASK 362,22864
#define I40E_GLCM_LANLOCKTBLDATALO_PF_NUM_SHIFT 363,22972
#define I40E_GLCM_LANLOCKTBLDATALO_PF_NUM_MASK 364,23027
#define I40E_GLCM_LANLOCKTBLDATALO_VM_VF_NUM_SHIFT 365,23135
#define I40E_GLCM_LANLOCKTBLDATALO_VM_VF_NUM_MASK 366,23190
#define I40E_GLCM_LANLOCKTBLDATALO_VM_VF_TYPE_SHIFT 367,23303
#define I40E_GLCM_LANLOCKTBLDATALO_VM_VF_TYPE_MASK 368,23358
#define I40E_GLCM_LANMISSREQHI 370,23471
#define I40E_GLCM_LANMISSREQHI_CMLANMISSREQHI_SHIFT 371,23553
#define I40E_GLCM_LANMISSREQHI_CMLANMISSREQHI_MASK 372,23607
#define I40E_GLCM_LANMISSREQLO 374,23725
#define I40E_GLCM_LANMISSREQLO_CMLANMISSREQLOW_SHIFT 375,23808
#define I40E_GLCM_LANMISSREQLO_CMLANMISSREQLOW_MASK 376,23863
#define I40E_GLCM_LANPKTCNTADDR 378,23985
#define I40E_GLCM_LANPKTCNTADDR_PKTCNT_ADDR_SHIFT 379,24065
#define I40E_GLCM_LANPKTCNTADDR_PKTCNT_ADDR_MASK 380,24117
#define I40E_GLCM_LANPKTCNTDATA 382,24228
#define I40E_GLCM_LANPKTCNTDATA_DONE_SHIFT 383,24304
#define I40E_GLCM_LANPKTCNTDATA_DONE_MASK 384,24352
#define I40E_GLCM_LANPKTCNTDATA_PKTCNT_SHIFT 385,24449
#define I40E_GLCM_LANPKTCNTDATA_PKTCNT_MASK 386,24497
#define I40E_GLCM_LANPKTCNTDATA_RLSTATE_SHIFT 387,24598
#define I40E_GLCM_LANPKTCNTDATA_RLSTATE_MASK 388,24647
#define I40E_GLCM_LANRLADDR 390,24748
#define I40E_GLCM_LANRLADDR_RL_ADDR_SHIFT 391,24820
#define I40E_GLCM_LANRLADDR_RL_ADDR_MASK 392,24864
#define I40E_GLCM_LANRLDATA 394,24959
#define I40E_GLCM_LANRLDATA_RL_DATA_SHIFT 395,25031
#define I40E_GLCM_LANRLDATA_RL_DATA_MASK 396,25075
#define I40E_GLCM_LANRLQUERY(398,25175
#define I40E_GLCM_LANRLQUERY_MAX_INDEX 399,25278
#define I40E_GLCM_LANRLQUERY_RLINDEX_SHIFT 400,25323
#define I40E_GLCM_LANRLQUERY_RLINDEX_MASK 401,25368
#define I40E_GLCM_LANRLSTAT(403,25465
#define I40E_GLCM_LANRLSTAT_MAX_INDEX 404,25570
#define I40E_GLCM_LANRLSTAT_QUERY_DONE_SHIFT 405,25617
#define I40E_GLCM_LANRLSTAT_QUERY_DONE_MASK 406,25664
#define I40E_GLCM_LANRLSTAT_RL_EMPTY_SHIFT 407,25762
#define I40E_GLCM_LANRLSTAT_RL_EMPTY_MASK 408,25809
#define I40E_GLCM_LANSNOOPREQHI 410,25906
#define I40E_GLCM_LANSNOOPREQHI_CMLANSNOOPREQHI_SHIFT 411,25990
#define I40E_GLCM_LANSNOOPREQHI_CMLANSNOOPREQHI_MASK 412,26046
#define I40E_GLCM_LANSNOOPREQLO 414,26168
#define I40E_GLCM_LANSNOOPREQLO_CMLANSNOOPREQLOW_SHIFT 415,26253
#define I40E_GLCM_LANSNOOPREQLO_CMLANSNOOPREQLOW_MASK 416,26310
#define I40E_GLCM_LANSNOOPSTALLHI 418,26436
#define I40E_GLCM_LANSNOOPSTALLHI_CMLANSNOOPSTALLHI_SHIFT 419,26524
#define I40E_GLCM_LANSNOOPSTALLHI_CMLANSNOOPSTALLHI_MASK 420,26584
#define I40E_GLCM_LANSNOOPSTALLLO 422,26714
#define I40E_GLCM_LANSNOOPSTALLLO_CMLANSNOOPSTALLLOW_SHIFT 423,26803
#define I40E_GLCM_LANSNOOPSTALLLO_CMLANSNOOPSTALLLOW_MASK 424,26864
#define I40E_GLDCB_PACER 428,27025
#define I40E_GLDCB_PACER_PACER_VAL_SHIFT 429,27096
#define I40E_GLDCB_PACER_PACER_VAL_MASK 430,27139
#define I40E_GLDCB_PACER_PACER_EN_SHIFT 431,27235
#define I40E_GLDCB_PACER_PACER_EN_MASK 432,27279
#define I40E_GLDCB_PCI_DATA 434,27369
#define I40E_GLDCB_PCI_DATA_PCI_DATA_BC_SHIFT 435,27445
#define I40E_GLDCB_PCI_DATA_PCI_DATA_BC_MASK 436,27493
#define I40E_GLDCB_RLLPC 438,27598
#define I40E_GLDCB_RLLPC_LLMAXPCNT_SHIFT 439,27669
#define I40E_GLDCB_RLLPC_LLMAXPCNT_MASK 440,27712
#define I40E_GLDCB_RLLPC_BMAXPCNT_SHIFT 441,27805
#define I40E_GLDCB_RLLPC_BMAXPCNT_MASK 442,27849
#define I40E_GLDCB_RLLPSB 444,27942
#define I40E_GLDCB_RLLPSB_BPCNT_SHIFT 445,28010
#define I40E_GLDCB_RLLPSB_BPCNT_MASK 446,28050
#define I40E_GLDCB_RLLPSLL 448,28141
#define I40E_GLDCB_RLLPSLL_LLPCNT_SHIFT 449,28211
#define I40E_GLDCB_RLLPSLL_LLPCNT_MASK 450,28253
#define I40E_GLDCB_RMPMC 452,28348
#define I40E_GLDCB_RMPMC_RSPM_SHIFT 453,28425
#define I40E_GLDCB_RMPMC_RSPM_MASK 454,28474
#define I40E_GLDCB_RMPMC_MIQ_NODROP_MODE_SHIFT 455,28566
#define I40E_GLDCB_RMPMC_MIQ_NODROP_MODE_MASK 456,28615
#define I40E_GLDCB_RMPMC_RPM_DIS_SHIFT 457,28718
#define I40E_GLDCB_RMPMC_RPM_DIS_MASK 458,28768
#define I40E_GLDCB_RMPMS 460,28863
#define I40E_GLDCB_RMPMS_RMPM_SHIFT 461,28929
#define I40E_GLDCB_RMPMS_RMPM_MASK 462,28967
#define I40E_GLDCB_RPRRD0 464,29051
#define I40E_GLDCB_RPRRD0_BWSHARE_40G_SHIFT 465,29125
#define I40E_GLDCB_RPRRD0_BWSHARE_40G_MASK 466,29171
#define I40E_GLDCB_RPRRD0_BWSHARE_10G_SHIFT 467,29269
#define I40E_GLDCB_RPRRD0_BWSHARE_10G_MASK 468,29316
#define I40E_GLDCB_RPRRD1 470,29415
#define I40E_GLDCB_RPRRD1_BWSHARE_1G_SHIFT 471,29490
#define I40E_GLDCB_RPRRD1_BWSHARE_1G_MASK 472,29537
#define I40E_GLDCB_RPRRD1_BWSHARE_100M_SHIFT 473,29635
#define I40E_GLDCB_RPRRD1_BWSHARE_100M_MASK 474,29683
#define I40E_GLDCB_RSPMC 476,29784
#define I40E_GLDCB_RSPMC_RSPM_SHIFT 477,29857
#define I40E_GLDCB_RSPMC_RSPM_MASK 478,29902
#define I40E_GLDCB_RSPMC_RPM_MODE_SHIFT 479,29990
#define I40E_GLDCB_RSPMC_RPM_MODE_MASK 480,30035
#define I40E_GLDCB_RSPMC_PRR_MAX_EXP_SHIFT 481,30126
#define I40E_GLDCB_RSPMC_PRR_MAX_EXP_MASK 482,30172
#define I40E_GLDCB_RSPMC_PFCTIMER_SHIFT 483,30266
#define I40E_GLDCB_RSPMC_PFCTIMER_MASK 484,30312
#define I40E_GLDCB_RSPMC_RPM_DIS_SHIFT 485,30406
#define I40E_GLDCB_RSPMC_RPM_DIS_MASK 486,30452
#define I40E_GLDCB_RSPMS 488,30543
#define I40E_GLDCB_RSPMS_RSPM_SHIFT 489,30609
#define I40E_GLDCB_RSPMS_RSPM_MASK 490,30647
#define I40E_GLDCB_TFPFCI 492,30732
#define I40E_GLDCB_TFPFCI_IGNORE_FC_SHIFT 493,30804
#define I40E_GLDCB_TFPFCI_IGNORE_FC_MASK 494,30848
#define I40E_GLDCB_TGENC_TLPM 496,30948
#define I40E_GLDCB_TGENC_TLPM_ALLOFFTH_SHIFT 497,31032
#define I40E_GLDCB_TGENC_TLPM_ALLOFFTH_MASK 498,31088
#define I40E_GLDCB_TGENC_TLPM_SHARED_TDATATH_SHIFT 499,31196
#define I40E_GLDCB_TGENC_TLPM_SHARED_TDATATH_MASK 500,31252
#define I40E_GLDCB_TGENC_TLPM_SHARED_TDATATH_EN_SHIFT 501,31366
#define I40E_GLDCB_TGENC_TLPM_SHARED_TDATATH_EN_MASK 502,31423
#define I40E_GLDCB_TGENC_TLPM_TFPM_DIS_SHIFT 503,31539
#define I40E_GLDCB_TGENC_TLPM_TFPM_DIS_MASK 504,31596
#define I40E_GLDCB_TGENC_TLPM_FWLB_MODE_SHIFT 505,31703
#define I40E_GLDCB_TGENC_TLPM_FWLB_MODE_MASK 506,31760
#define I40E_GLDCB_TGENC_TUPM 508,31869
#define I40E_GLDCB_TGENC_TUPM_ALLOFFTH_SHIFT 509,31945
#define I40E_GLDCB_TGENC_TUPM_ALLOFFTH_MASK 510,31993
#define I40E_GLDCB_TGENC_TUPM_TCPM_DIS_SHIFT 511,32095
#define I40E_GLDCB_TGENC_TUPM_TCPM_DIS_MASK 512,32144
#define I40E_GLDCB_TGENC_TUPM_CWLB_MODE_SHIFT 513,32243
#define I40E_GLDCB_TGENC_TUPM_CWLB_MODE_MASK 514,32292
#define I40E_PRTDCB_FCAH 516,32393
#define I40E_PRTDCB_FCAH_PFCAH_SHIFT 517,32460
#define I40E_PRTDCB_FCAH_PFCAH_MASK 518,32499
#define I40E_PRTDCB_FCAL 520,32585
#define I40E_PRTDCB_FCAL_PFCAL_SHIFT 521,32652
#define I40E_PRTDCB_FCAL_PFCAL_MASK 522,32691
#define I40E_PRTDCB_RETSTCS(524,32781
#define I40E_PRTDCB_RETSTCS_MAX_INDEX 525,32884
#define I40E_PRTDCB_RETSTCS_CREDITS_SHIFT 526,32928
#define I40E_PRTDCB_RETSTCS_CREDITS_MASK 527,32972
#define I40E_PRTDCB_RLANPMS 529,33072
#define I40E_PRTDCB_RLANPMS_LANRPPM_SHIFT 530,33144
#define I40E_PRTDCB_RLANPMS_LANRPPM_MASK 531,33188
#define I40E_PRTDCB_RPFCTOP 533,33285
#define I40E_PRTDCB_RPFCTOP_PFCTYPE_SHIFT 534,33359
#define I40E_PRTDCB_RPFCTOP_PFCTYPE_MASK 535,33405
#define I40E_PRTDCB_RPFCTOP_PFCOPCODE_SHIFT 536,33502
#define I40E_PRTDCB_RPFCTOP_PFCOPCODE_MASK 537,33549
#define I40E_PRTDCB_RPRRC 539,33649
#define I40E_PRTDCB_RPRRC_BWSHARE_SHIFT 540,33719
#define I40E_PRTDCB_RPRRC_BWSHARE_MASK 541,33761
#define I40E_PRTDCB_RPRRS 543,33852
#define I40E_PRTDCB_RPRRS_CREDITS_SHIFT 544,33922
#define I40E_PRTDCB_RPRRS_CREDITS_MASK 545,33964
#define I40E_PRTDCB_RRDMAPMS 547,34060
#define I40E_PRTDCB_RRDMAPMS_RDMARPPM_SHIFT 548,34134
#define I40E_PRTDCB_RRDMAPMS_RDMARPPM_MASK 549,34180
#define I40E_PRTDCB_RUP_PPRS 551,34281
#define I40E_PRTDCB_RUP_PPRS_NOVLANUP_SHIFT 552,34355
#define I40E_PRTDCB_RUP_PPRS_NOVLANUP_MASK 553,34401
#define I40E_PRTDCB_RUP_TDPU 555,34498
#define I40E_PRTDCB_RUP_TDPU_NOVLANUP_SHIFT 556,34572
#define I40E_PRTDCB_RUP_TDPU_NOVLANUP_MASK 557,34618
#define I40E_PRTDCB_RUP2TC_RCB 559,34715
#define I40E_PRTDCB_RUP2TC_RCB_UP0TC_SHIFT 560,34788
#define I40E_PRTDCB_RUP2TC_RCB_UP0TC_MASK 561,34833
#define I40E_PRTDCB_RUP2TC_RCB_UP1TC_SHIFT 562,34927
#define I40E_PRTDCB_RUP2TC_RCB_UP1TC_MASK 563,34972
#define I40E_PRTDCB_RUP2TC_RCB_UP2TC_SHIFT 564,35066
#define I40E_PRTDCB_RUP2TC_RCB_UP2TC_MASK 565,35111
#define I40E_PRTDCB_RUP2TC_RCB_UP3TC_SHIFT 566,35205
#define I40E_PRTDCB_RUP2TC_RCB_UP3TC_MASK 567,35250
#define I40E_PRTDCB_RUP2TC_RCB_UP4TC_SHIFT 568,35344
#define I40E_PRTDCB_RUP2TC_RCB_UP4TC_MASK 569,35390
#define I40E_PRTDCB_RUP2TC_RCB_UP5TC_SHIFT 570,35484
#define I40E_PRTDCB_RUP2TC_RCB_UP5TC_MASK 571,35530
#define I40E_PRTDCB_RUP2TC_RCB_UP6TC_SHIFT 572,35624
#define I40E_PRTDCB_RUP2TC_RCB_UP6TC_MASK 573,35670
#define I40E_PRTDCB_RUP2TC_RCB_UP7TC_SHIFT 574,35764
#define I40E_PRTDCB_RUP2TC_RCB_UP7TC_MASK 575,35810
#define I40E_PRTDCB_RUPTQ(577,35905
#define I40E_PRTDCB_RUPTQ_MAX_INDEX 578,36005
#define I40E_PRTDCB_RUPTQ_RXQNUM_SHIFT 579,36046
#define I40E_PRTDCB_RUPTQ_RXQNUM_MASK 580,36087
#define I40E_PRTDCB_RUPTS(582,36177
#define I40E_PRTDCB_RUPTS_MAX_INDEX 583,36279
#define I40E_PRTDCB_RUPTS_PFCTIMER_SHIFT 584,36322
#define I40E_PRTDCB_RUPTS_PFCTIMER_MASK 585,36365
#define I40E_PRTDCB_TC2PFC_RCB 587,36459
#define I40E_PRTDCB_TC2PFC_RCB_TC2PFC_SHIFT 588,36533
#define I40E_PRTDCB_TC2PFC_RCB_TC2PFC_MASK 589,36579
#define I40E_PRTDCB_TCLLPC 591,36677
#define I40E_PRTDCB_TCLLPC_LLMAXPCNT_SHIFT 592,36750
#define I40E_PRTDCB_TCLLPC_LLMAXPCNT_MASK 593,36795
#define I40E_PRTDCB_TCLLPC_BMAXPCNT_SHIFT 594,36892
#define I40E_PRTDCB_TCLLPC_BMAXPCNT_MASK 595,36938
#define I40E_PRTDCB_TCLLPSB 597,37035
#define I40E_PRTDCB_TCLLPSB_BPCNT_SHIFT 598,37105
#define I40E_PRTDCB_TCLLPSB_BPCNT_MASK 599,37147
#define I40E_PRTDCB_TCLLPSLL 601,37242
#define I40E_PRTDCB_TCLLPSLL_LLPCNT_SHIFT 602,37314
#define I40E_PRTDCB_TCLLPSLL_LLPCNT_MASK 603,37358
#define I40E_PRTDCB_TCPFCPC 605,37457
#define I40E_PRTDCB_TCPFCPC_PORTOFFTH_SHIFT 606,37531
#define I40E_PRTDCB_TCPFCPC_PORTOFFTH_MASK 607,37577
#define I40E_PRTDCB_TCPFCTCC 609,37677
#define I40E_PRTDCB_TCPFCTCC_TCOFFTH_SHIFT 610,37755
#define I40E_PRTDCB_TCPFCTCC_TCOFFTH_MASK 611,37805
#define I40E_PRTDCB_TCPFCTCC_LL_PRI_TRESH_SHIFT 612,37907
#define I40E_PRTDCB_TCPFCTCC_LL_PRI_TRESH_MASK 613,37958
#define I40E_PRTDCB_TCPFCTCC_LL_PRI_EN_SHIFT 614,38065
#define I40E_PRTDCB_TCPFCTCC_LL_PRI_EN_MASK 615,38116
#define I40E_PRTDCB_TCWSP 617,38218
#define I40E_PRTDCB_TCWSP_WSPORT_SHIFT 618,38287
#define I40E_PRTDCB_TCWSP_WSPORT_MASK 619,38328
#define I40E_PRTDCB_TDPMS 621,38419
#define I40E_PRTDCB_TDPMS_DPM_SHIFT 622,38485
#define I40E_PRTDCB_TDPMS_DPM_MASK 623,38523
#define I40E_PRTDCB_TDPUC 625,38608
#define I40E_PRTDCB_TDPUC_MAX_TXFRAME_SHIFT 626,38682
#define I40E_PRTDCB_TDPUC_MAX_TXFRAME_MASK 627,38728
#define I40E_PRTDCB_TDPUC_MAL_LENGTH_SHIFT 628,38827
#define I40E_PRTDCB_TDPUC_MAL_LENGTH_MASK 629,38874
#define I40E_PRTDCB_TDPUC_MAL_CMD_SHIFT 630,38969
#define I40E_PRTDCB_TDPUC_MAL_CMD_MASK 631,39016
#define I40E_PRTDCB_TDPUC_TTL_DROP_SHIFT 632,39108
#define I40E_PRTDCB_TDPUC_TTL_DROP_MASK 633,39155
#define I40E_PRTDCB_TDPUC_UR_DROP_SHIFT 634,39248
#define I40E_PRTDCB_TDPUC_UR_DROP_MASK 635,39295
#define I40E_PRTDCB_TDPUC_CLEAR_DROP_SHIFT 636,39387
#define I40E_PRTDCB_TDPUC_CLEAR_DROP_MASK 637,39434
#define I40E_PRTDCB_TFLLPC 639,39530
#define I40E_PRTDCB_TFLLPC_LLMAXPCNT_SHIFT 640,39603
#define I40E_PRTDCB_TFLLPC_LLMAXPCNT_MASK 641,39648
#define I40E_PRTDCB_TFLLPC_BMAXPCNT_SHIFT 642,39745
#define I40E_PRTDCB_TFLLPC_BMAXPCNT_MASK 643,39791
#define I40E_PRTDCB_TFLLPSB 645,39888
#define I40E_PRTDCB_TFLLPSB_BPCNT_SHIFT 646,39958
#define I40E_PRTDCB_TFLLPSB_BPCNT_MASK 647,40000
#define I40E_PRTDCB_TFLLPSLL 649,40095
#define I40E_PRTDCB_TFLLPSLL_LLPCNT_SHIFT 650,40167
#define I40E_PRTDCB_TFLLPSLL_LLPCNT_MASK 651,40211
#define I40E_PRTDCB_TFPFCC 653,40310
#define I40E_PRTDCB_TFPFCC_PORTOFFTH_SHIFT 654,40383
#define I40E_PRTDCB_TFPFCC_PORTOFFTH_MASK 655,40428
#define I40E_PRTDCB_TFPFCC_TCOFFTH_SHIFT 656,40523
#define I40E_PRTDCB_TFPFCC_TCOFFTH_MASK 657,40568
#define I40E_PRTDCB_TFWSP 659,40662
#define I40E_PRTDCB_TFWSP_WSPORT_SHIFT 660,40731
#define I40E_PRTDCB_TFWSP_WSPORT_MASK 661,40772
#define I40E_PRTDCB_TLANCPMS 663,40863
#define I40E_PRTDCB_TLANCPMS_LANCPM_SHIFT 664,40935
#define I40E_PRTDCB_TLANCPMS_LANCPM_MASK 665,40979
#define I40E_PRTDCB_TLPMC 667,41076
#define I40E_PRTDCB_TLPMC_TC2PFC_SHIFT 668,41145
#define I40E_PRTDCB_TLPMC_TC2PFC_MASK 669,41186
#define I40E_PRTDCB_TPFCTOP 671,41274
#define I40E_PRTDCB_TPFCTOP_PFCTYPE_SHIFT 672,41348
#define I40E_PRTDCB_TPFCTOP_PFCTYPE_MASK 673,41394
#define I40E_PRTDCB_TPFCTOP_PFCOPCODE_SHIFT 674,41491
#define I40E_PRTDCB_TPFCTOP_PFCOPCODE_MASK 675,41538
#define I40E_PRTDCB_TRDMACPMS 677,41638
#define I40E_PRTDCB_TRDMACPMS_RDMACPM_SHIFT 678,41712
#define I40E_PRTDCB_TRDMACPMS_RDMACPM_MASK 679,41758
#define I40E_PRTDCB_TUP2TC 681,41859
#define I40E_PRTDCB_TUP2TC_UP0TC_SHIFT 682,41928
#define I40E_PRTDCB_TUP2TC_UP0TC_MASK 683,41969
#define I40E_PRTDCB_TUP2TC_UP1TC_SHIFT 684,42055
#define I40E_PRTDCB_TUP2TC_UP1TC_MASK 685,42096
#define I40E_PRTDCB_TUP2TC_UP2TC_SHIFT 686,42182
#define I40E_PRTDCB_TUP2TC_UP2TC_MASK 687,42223
#define I40E_PRTDCB_TUP2TC_UP3TC_SHIFT 688,42309
#define I40E_PRTDCB_TUP2TC_UP3TC_MASK 689,42350
#define I40E_PRTDCB_TUP2TC_UP4TC_SHIFT 690,42436
#define I40E_PRTDCB_TUP2TC_UP4TC_MASK 691,42478
#define I40E_PRTDCB_TUP2TC_UP5TC_SHIFT 692,42564
#define I40E_PRTDCB_TUP2TC_UP5TC_MASK 693,42606
#define I40E_PRTDCB_TUP2TC_UP6TC_SHIFT 694,42692
#define I40E_PRTDCB_TUP2TC_UP6TC_MASK 695,42734
#define I40E_PRTDCB_TUP2TC_UP7TC_SHIFT 696,42820
#define I40E_PRTDCB_TUP2TC_UP7TC_MASK 697,42862
#define I40E_PRTDCB_TUPMC 699,42949
#define I40E_PRTDCB_TUPMC_TC2PFC_SHIFT 700,43018
#define I40E_PRTDCB_TUPMC_TC2PFC_MASK 701,43059
#define I40E_GLFCOE_ENA 705,43175
#define I40E_GLFCOE_ENA_FCOE_ENA_SHIFT 706,43244
#define I40E_GLFCOE_ENA_FCOE_ENA_MASK 707,43285
#define I40E_GLFCOE_ENA_TDPU 709,43372
#define I40E_GLFCOE_ENA_TDPU_FCOE_ENA_SHIFT 710,43446
#define I40E_GLFCOE_ENA_TDPU_FCOE_ENA_MASK 711,43492
#define I40E_GLFCOE_ENA_TLAN 713,43589
#define I40E_GLFCOE_ENA_TLAN_FCOE_ENA_SHIFT 714,43663
#define I40E_GLFCOE_ENA_TLAN_FCOE_ENA_MASK 715,43709
#define I40E_GLFCOE_RLANCTL 717,43806
#define I40E_GLFCOE_RLANCTL_FRSTDDPH_SHIFT 718,43879
#define I40E_GLFCOE_RLANCTL_FRSTDDPH_MASK 719,43924
#define I40E_GLFCOE_RLANCTL_ALLH_SHIFT 720,44018
#define I40E_GLFCOE_RLANCTL_ALLH_MASK 721,44063
#define I40E_GLFCOE_RSOF 723,44154
#define I40E_GLFCOE_RSOF_SOF_I2_SHIFT 724,44222
#define I40E_GLFCOE_RSOF_SOF_I2_MASK 725,44262
#define I40E_GLFCOE_RSOF_SOF_I3_SHIFT 726,44347
#define I40E_GLFCOE_RSOF_SOF_I3_MASK 727,44387
#define I40E_GLFCOE_RSOF_SOF_N2_SHIFT 728,44472
#define I40E_GLFCOE_RSOF_SOF_N2_MASK 729,44513
#define I40E_GLFCOE_RSOF_SOF_N3_SHIFT 730,44598
#define I40E_GLFCOE_RSOF_SOF_N3_MASK 731,44639
#define I40E_GLFCOE_TEOF 733,44725
#define I40E_GLFCOE_TEOF_EOF_N_SHIFT 734,44793
#define I40E_GLFCOE_TEOF_EOF_N_MASK 735,44833
#define I40E_GLFCOE_TEOF_EOF_T_SHIFT 736,44917
#define I40E_GLFCOE_TEOF_EOF_T_MASK 737,44957
#define I40E_GLFCOE_TEOF_EOF_NI_SHIFT 738,45041
#define I40E_GLFCOE_TEOF_EOF_NI_MASK 739,45082
#define I40E_GLFCOE_TEOF_EOF_A_SHIFT 740,45167
#define I40E_GLFCOE_TEOF_EOF_A_MASK 741,45208
#define I40E_GLFCOE_TSOF 743,45293
#define I40E_GLFCOE_TSOF_SOF_I2_SHIFT 744,45361
#define I40E_GLFCOE_TSOF_SOF_I2_MASK 745,45401
#define I40E_GLFCOE_TSOF_SOF_I3_SHIFT 746,45486
#define I40E_GLFCOE_TSOF_SOF_I3_MASK 747,45526
#define I40E_GLFCOE_TSOF_SOF_N2_SHIFT 748,45611
#define I40E_GLFCOE_TSOF_SOF_N2_MASK 749,45652
#define I40E_GLFCOE_TSOF_SOF_N3_SHIFT 750,45737
#define I40E_GLFCOE_TSOF_SOF_N3_MASK 751,45778
#define I40E_PRTFCOE_REOF 753,45864
#define I40E_PRTFCOE_REOF_EOF_N_SHIFT 754,45933
#define I40E_PRTFCOE_REOF_EOF_N_MASK 755,45974
#define I40E_PRTFCOE_REOF_EOF_T_SHIFT 756,46060
#define I40E_PRTFCOE_REOF_EOF_T_MASK 757,46101
#define I40E_PRTFCOE_REOF_EOF_NI_SHIFT 758,46187
#define I40E_PRTFCOE_REOF_EOF_NI_MASK 759,46229
#define I40E_PRTFCOE_REOF_EOF_A_SHIFT 760,46316
#define I40E_PRTFCOE_REOF_EOF_A_MASK 761,46358
#define I40E_ECC_ENA 765,46476
#define I40E_ECC_ENA_ECC_ENA_SHIFT 766,46541
#define I40E_ECC_ENA_ECC_ENA_MASK 767,46578
#define I40E_GLGEN_CSR_DEBUG_C 769,46657
#define I40E_GLGEN_CSR_DEBUG_C_CSR_ACCESS_EN_SHIFT 770,46736
#define I40E_GLGEN_CSR_DEBUG_C_CSR_ACCESS_EN_MASK 771,46789
#define I40E_GLGEN_CSR_DEBUG_C_CSR_ADDR_PROT_SHIFT 772,46899
#define I40E_GLGEN_CSR_DEBUG_C_CSR_ADDR_PROT_MASK 773,46952
#define I40E_GLGEN_CSR_DEBUG_F 775,47063
#define I40E_GLGEN_CSR_DEBUG_F_CSR_PROT_EN_SHIFT 776,47140
#define I40E_GLGEN_CSR_DEBUG_F_CSR_PROT_EN_MASK 777,47191
#define I40E_GLGEN_DUAL40 779,47298
#define I40E_GLGEN_DUAL40_DUAL_40G_MODE_SHIFT 780,47374
#define I40E_GLGEN_DUAL40_DUAL_40G_MODE_MASK 781,47422
#define I40E_GLGEN_DUAL40_RPB 783,47523
#define I40E_GLGEN_DUAL40_RPB_DUAL_40G_MODE_SHIFT 784,47603
#define I40E_GLGEN_DUAL40_RPB_DUAL_40G_MODE_MASK 785,47655
#define I40E_GLGEN_DUAL40_TLPM 787,47764
#define I40E_GLGEN_DUAL40_TLPM_DUAL_40G_MODE_SHIFT 788,47845
#define I40E_GLGEN_DUAL40_TLPM_DUAL_40G_MODE_MASK 789,47898
#define I40E_GLGEN_DUAL40_TUPM 791,48009
#define I40E_GLGEN_DUAL40_TUPM_DUAL_40G_MODE_SHIFT 792,48090
#define I40E_GLGEN_DUAL40_TUPM_DUAL_40G_MODE_MASK 793,48143
#define I40E_GLGEN_FWHWRCTRL 795,48254
#define I40E_GLGEN_FWHWRCTRL_PF_ENA_RST_DONE_SHIFT 796,48335
#define I40E_GLGEN_FWHWRCTRL_PF_ENA_RST_DONE_MASK 797,48388
#define I40E_GLGEN_FWHWRCTRL_VF_ENA_RST_DONE_SHIFT 798,48498
#define I40E_GLGEN_FWHWRCTRL_VF_ENA_RST_DONE_MASK 799,48551
#define I40E_GLGEN_FWHWRCTRL_VM_ENA_RST_DONE_SHIFT 800,48661
#define I40E_GLGEN_FWHWRCTRL_VM_ENA_RST_DONE_MASK 801,48714
#define I40E_GLGEN_FWHWRCTRL_PE_CPL_EN_SHIFT 802,48824
#define I40E_GLGEN_FWHWRCTRL_PE_CPL_EN_MASK 803,48878
#define I40E_GLGEN_IMRTRIG 805,48983
#define I40E_GLGEN_IMRTRIG_CORER_SHIFT 806,49053
#define I40E_GLGEN_IMRTRIG_CORER_MASK 807,49095
#define I40E_GLGEN_IMRTRIG_GLOBR_SHIFT 808,49182
#define I40E_GLGEN_IMRTRIG_GLOBR_MASK 809,49224
#define I40E_GLGEN_IMRTRIG_EMPFWR_SHIFT 810,49311
#define I40E_GLGEN_IMRTRIG_EMPFWR_MASK 811,49353
#define I40E_GLGEN_MISC_CONFIG 813,49442
#define I40E_GLGEN_MISC_CONFIG_SINGLE_10G_PORT_SELECT_SHIFT 814,49530
#define I40E_GLGEN_MISC_CONFIG_SINGLE_10G_PORT_SELECT_MASK 815,49592
#define I40E_GLGEN_PCIFCNCNT_CSR 817,49721
#define I40E_GLGEN_PCIFCNCNT_CSR_PCIPFCNT_SHIFT 818,49798
#define I40E_GLGEN_PCIFCNCNT_CSR_PCIPFCNT_MASK 819,49848
#define I40E_GLGEN_PCIFCNCNT_CSR_PCIVFCNT_SHIFT 820,49953
#define I40E_GLGEN_PCIFCNCNT_CSR_PCIVFCNT_MASK 821,50004
#define I40E_GLGEN_PCIFCNCNT_INT 823,50110
#define I40E_GLGEN_PCIFCNCNT_INT_PCIPFCNT_SHIFT 824,50188
#define I40E_GLGEN_PCIFCNCNT_INT_PCIPFCNT_MASK 825,50238
#define I40E_GLGEN_PCIFCNCNT_INT_PCIVFCNT_SHIFT 826,50343
#define I40E_GLGEN_PCIFCNCNT_INT_PCIVFCNT_MASK 827,50394
#define I40E_GLGEN_PE_ENA 829,50500
#define I40E_GLGEN_PE_ENA_PE_ENA_SHIFT 830,50575
#define I40E_GLGEN_PE_ENA_PE_ENA_MASK 831,50624
#define I40E_GLGEN_PE_ENA_PE_CLK_SRC_SEL_SHIFT 832,50718
#define I40E_GLGEN_PE_ENA_PE_CLK_SRC_SEL_MASK 833,50767
#define I40E_GLGEN_PF_ACC_TO 835,50870
#define I40E_GLGEN_PF_ACC_TO_PF_ACC_TO_SHIFT 836,50943
#define I40E_GLGEN_PF_ACC_TO_PF_ACC_TO_MASK 837,50990
#define I40E_GLGEN_RSTSTAT_REQ 839,51092
#define I40E_GLGEN_RSTSTAT_REQ_RST_INDEX_SHIFT 840,51169
#define I40E_GLGEN_RSTSTAT_REQ_RST_INDEX_MASK 841,51218
#define I40E_GLGEN_RSTSTAT_REQ_RST_TYPE_SHIFT 842,51322
#define I40E_GLGEN_RSTSTAT_REQ_RST_TYPE_MASK 843,51372
#define I40E_GLGEN_RSTSTATUS 845,51474
#define I40E_GLGEN_RSTSTATUS_TDPU_CNT_SHIFT 846,51551
#define I40E_GLGEN_RSTSTATUS_TDPU_CNT_MASK 847,51600
#define I40E_GLGEN_RSTSTATUS_RDPU_CNT_SHIFT 848,51700
#define I40E_GLGEN_RSTSTATUS_RDPU_CNT_MASK 849,51749
#define I40E_GLGEN_RSTSTATUS_TLAN_CNT_SHIFT 850,51849
#define I40E_GLGEN_RSTSTATUS_TLAN_CNT_MASK 851,51899
#define I40E_GLGEN_RSTSTATUS_RCU_DONE_SHIFT 852,51998
#define I40E_GLGEN_RSTSTATUS_RCU_DONE_MASK 853,52048
#define I40E_GLGEN_RSTSTATUS_PMAT_DONE_SHIFT 854,52147
#define I40E_GLGEN_RSTSTATUS_PMAT_DONE_MASK 855,52197
#define I40E_GLGEN_RSTSTATUS_PE_DONE_SHIFT 856,52297
#define I40E_GLGEN_RSTSTATUS_PE_DONE_MASK 857,52347
#define I40E_GLGEN_RSTSTATUS_CM_PE_DONE_SHIFT 858,52445
#define I40E_GLGEN_RSTSTATUS_CM_PE_DONE_MASK 859,52495
#define I40E_GLGEN_RSTSTATUS_INT_DONE_SHIFT 860,52596
#define I40E_GLGEN_RSTSTATUS_INT_DONE_MASK 861,52646
#define I40E_GLGEN_RSTSTATUS_PEOC_DONE_SHIFT 862,52745
#define I40E_GLGEN_RSTSTATUS_PEOC_DONE_MASK 863,52795
#define I40E_GLGEN_RSTSTATUS_PBLOC_DONE_SHIFT 864,52895
#define I40E_GLGEN_RSTSTATUS_PBLOC_DONE_MASK 865,52945
#define I40E_GLGEN_RSTSTATUS_FOC_DONE_SHIFT 866,53046
#define I40E_GLGEN_RSTSTATUS_FOC_DONE_MASK 867,53096
#define I40E_GLGEN_RSTSTATUS_CM_LAN_DONE_SHIFT 868,53195
#define I40E_GLGEN_RSTSTATUS_CM_LAN_DONE_MASK 869,53245
#define I40E_GLGEN_RSTSTATUS_FW_DONE_SHIFT 870,53347
#define I40E_GLGEN_RSTSTATUS_FW_DONE_MASK 871,53397
#define I40E_GLGEN_RSTSTATUS_PE_ENA_SHIFT 872,53495
#define I40E_GLGEN_RSTSTATUS_PE_ENA_MASK 873,53545
#define I40E_GLGEN_RSTSTATUS_HW_DONE_SHIFT 874,53642
#define I40E_GLGEN_RSTSTATUS_HW_DONE_MASK 875,53692
#define I40E_GLMNG_WD_ENA 877,53791
#define I40E_GLMNG_WD_ENA_FW_RST_WD_ENA_SHIFT 878,53865
#define I40E_GLMNG_WD_ENA_FW_RST_WD_ENA_MASK 879,53913
#define I40E_GLMNG_WD_ENA_ECC_RST_ENA_SHIFT 880,54013
#define I40E_GLMNG_WD_ENA_ECC_RST_ENA_MASK 881,54061
#define I40E_GLPHY_ANA_ADD 883,54160
#define I40E_GLPHY_ANA_ADD_ADDRESS_SHIFT 884,54229
#define I40E_GLPHY_ANA_ADD_ADDRESS_MASK 885,54272
#define I40E_GLPHY_ANA_ADD_BYTE_EN_SHIFT 886,54365
#define I40E_GLPHY_ANA_ADD_BYTE_EN_MASK 887,54409
#define I40E_GLPHY_ANA_DATA 889,54500
#define I40E_GLPHY_ANA_DATA_DATA_SHIFT 890,54567
#define I40E_GLPHY_ANA_DATA_DATA_MASK 891,54608
#define I40E_PFGEN_FWHWRSTAT 893,54702
#define I40E_PFGEN_FWHWRSTAT_FW_RST_DONE_SHIFT 894,54784
#define I40E_PFGEN_FWHWRSTAT_FW_RST_DONE_MASK 895,54838
#define I40E_PFGEN_FWHWRSTAT_HW_ONLY_RST_DONE_SHIFT 896,54945
#define I40E_PFGEN_FWHWRSTAT_HW_ONLY_RST_DONE_MASK 897,55000
#define I40E_PFGEN_PORTNUM_CAR 899,55113
#define I40E_PFGEN_PORTNUM_CAR_PORT_NUM_SHIFT 900,55187
#define I40E_PFGEN_PORTNUM_CAR_PORT_NUM_MASK 901,55235
#define I40E_PFGEN_PORTNUM_CSR 903,55336
#define I40E_PFGEN_PORTNUM_CSR_PORT_NUM_SHIFT 904,55412
#define I40E_PFGEN_PORTNUM_CSR_PORT_NUM_MASK 905,55460
#define I40E_PFGEN_PORTNUM_PM 907,55561
#define I40E_PFGEN_PORTNUM_PM_PORT_NUM_SHIFT 908,55636
#define I40E_PFGEN_PORTNUM_PM_PORT_NUM_MASK 909,55683
#define I40E_PFGEN_PORTNUM_RCB 911,55782
#define I40E_PFGEN_PORTNUM_RCB_PORT_NUM_SHIFT 912,55858
#define I40E_PFGEN_PORTNUM_RCB_PORT_NUM_MASK 913,55906
#define I40E_PFGEN_PORTNUM_TSCD 915,56007
#define I40E_PFGEN_PORTNUM_TSCD_PORT_NUM_SHIFT 916,56084
#define I40E_PFGEN_PORTNUM_TSCD_PORT_NUM_MASK 917,56133
#define I40E_VPGEN_FWHWRSTAT(919,56236
#define I40E_VPGEN_FWHWRSTAT_MAX_INDEX 920,56351
#define I40E_VPGEN_FWHWRSTAT_FW_RST_DONE_SHIFT 921,56407
#define I40E_VPGEN_FWHWRSTAT_FW_RST_DONE_MASK 922,56461
#define I40E_VPGEN_FWHWRSTAT_HW_ONLY_RST_DONE_SHIFT 923,56568
#define I40E_VPGEN_FWHWRSTAT_HW_ONLY_RST_DONE_MASK 924,56623
#define I40E_VSIGEN_FWHWRSTAT(926,56736
#define I40E_VSIGEN_FWHWRSTAT_MAX_INDEX 927,56853
#define I40E_VSIGEN_FWHWRSTAT_FW_RST_DONE_SHIFT 928,56910
#define I40E_VSIGEN_FWHWRSTAT_FW_RST_DONE_MASK 929,56965
#define I40E_VSIGEN_FWHWRSTAT_HW_ONLY_RST_DONE_SHIFT 930,57074
#define I40E_VSIGEN_FWHWRSTAT_HW_ONLY_RST_DONE_MASK 931,57130
#define I40E_GLFOC_CECC_ERR 935,57271
#define I40E_GLFOC_CECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT 936,57351
#define I40E_GLFOC_CECC_ERR_UNCOR_ECC_ERR_CNT_MASK 937,57405
#define I40E_GLFOC_CECC_ERR_COR_ECC_ERR_CNT_SHIFT 938,57519
#define I40E_GLFOC_CECC_ERR_COR_ECC_ERR_CNT_MASK 939,57574
#define I40E_GLFOC_ECC_CTL 941,57687
#define I40E_GLFOC_ECC_CTL_HOST_ECC_EN_SHIFT 942,57768
#define I40E_GLFOC_ECC_CTL_HOST_ECC_EN_MASK 943,57823
#define I40E_GLFOC_ECC_CTL_HOST_ECC_MASK_INT_SHIFT 944,57929
#define I40E_GLFOC_ECC_CTL_HOST_ECC_MASK_INT_MASK 945,57984
#define I40E_GLFOC_ECC_CTL_HOST_ECC_INVERT1_SHIFT 946,58096
#define I40E_GLFOC_ECC_CTL_HOST_ECC_INVERT1_MASK 947,58151
#define I40E_GLFOC_ECC_CTL_HOST_ECC_INVERT2_SHIFT 948,58262
#define I40E_GLFOC_ECC_CTL_HOST_ECC_INVERT2_MASK 949,58317
#define I40E_GLFOC_ECC_CTL_CLIENT_ECC_EN_SHIFT 950,58428
#define I40E_GLFOC_ECC_CTL_CLIENT_ECC_EN_MASK 951,58483
#define I40E_GLFOC_ECC_CTL_CLIENT_ECC_MASK_INT_SHIFT 952,58591
#define I40E_GLFOC_ECC_CTL_CLIENT_ECC_MASK_INT_MASK 953,58646
#define I40E_GLFOC_ECC_CTL_CLIENT_ECC_INVERT1_SHIFT 954,58760
#define I40E_GLFOC_ECC_CTL_CLIENT_ECC_INVERT1_MASK 955,58815
#define I40E_GLFOC_ECC_CTL_CLIENT_ECC_INVERT2_SHIFT 956,58928
#define I40E_GLFOC_ECC_CTL_CLIENT_ECC_INVERT2_MASK 957,58983
#define I40E_GLFOC_ERRDATA0 959,59097
#define I40E_GLFOC_ERRDATA0_ERROR_CODE_SHIFT 960,59170
#define I40E_GLFOC_ERRDATA0_ERROR_CODE_MASK 961,59217
#define I40E_GLFOC_ERRDATA0_OBJ_TYPE_SHIFT 962,59316
#define I40E_GLFOC_ERRDATA0_OBJ_TYPE_MASK 963,59363
#define I40E_GLFOC_ERRDATA0_VM_VF_TYPE_SHIFT 964,59460
#define I40E_GLFOC_ERRDATA0_VM_VF_TYPE_MASK 965,59508
#define I40E_GLFOC_ERRDATA0_VM_VF_NUM_SHIFT 966,59606
#define I40E_GLFOC_ERRDATA0_VM_VF_NUM_MASK 967,59654
#define I40E_GLFOC_ERRDATA0_PF_NUM_SHIFT 968,59753
#define I40E_GLFOC_ERRDATA0_PF_NUM_MASK 969,59801
#define I40E_GLFOC_ERRDATA1 971,59896
#define I40E_GLFOC_ERRDATA1_OBJ_INDEX_SHIFT 972,59968
#define I40E_GLFOC_ERRDATA1_OBJ_INDEX_MASK 973,60014
#define I40E_GLFOC_ERRDATA2 975,60117
#define I40E_GLFOC_ERRDATA2_LENGTH_SHIFT 976,60186
#define I40E_GLFOC_ERRDATA2_LENGTH_MASK 977,60229
#define I40E_GLFOC_ERRDATA2_OFFSET_SHIFT 978,60320
#define I40E_GLFOC_ERRDATA2_OFFSET_MASK 979,60363
#define I40E_GLFOC_ERRDATA2_OPTYPE_SHIFT 980,60456
#define I40E_GLFOC_ERRDATA2_OPTYPE_MASK 981,60500
#define I40E_GLFOC_ERRDATA2_TAG_SHIFT 982,60590
#define I40E_GLFOC_ERRDATA2_TAG_MASK 983,60634
#define I40E_GLFOC_ERRINFO 985,60724
#define I40E_GLFOC_ERRINFO_ERROR_VALID_SHIFT 986,60797
#define I40E_GLFOC_ERRINFO_ERROR_VALID_MASK 987,60844
#define I40E_GLFOC_ERRINFO_ERROR_CNT_SHIFT 988,60942
#define I40E_GLFOC_ERRINFO_ERROR_CNT_MASK 989,60989
#define I40E_GLFOC_FCOEHTE_OBJOFST 991,61087
#define I40E_GLFOC_FCOEHTE_OBJOFST_OBJ_TYPE_OFFSET_SHIFT 992,61174
#define I40E_GLFOC_FCOEHTE_OBJOFST_OBJ_TYPE_OFFSET_MASK 993,61233
#define I40E_GLFOC_HECC_ERR 995,61358
#define I40E_GLFOC_HECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT 996,61438
#define I40E_GLFOC_HECC_ERR_UNCOR_ECC_ERR_CNT_MASK 997,61492
#define I40E_GLFOC_HECC_ERR_COR_ECC_ERR_CNT_SHIFT 998,61606
#define I40E_GLFOC_HECC_ERR_COR_ECC_ERR_CNT_MASK 999,61661
#define I40E_GLFOC_LAN32BRSV_OBJOFST 1001,61774
#define I40E_GLFOC_LAN32BRSV_OBJOFST_OBJ_TYPE_OFFSET_SHIFT 1002,61863
#define I40E_GLFOC_LAN32BRSV_OBJOFST_OBJ_TYPE_OFFSET_MASK 1003,61924
#define I40E_GLFOC_LAN64BRSV0_OBJOFST 1005,62053
#define I40E_GLFOC_LAN64BRSV0_OBJOFST_OBJ_TYPE_OFFSET_SHIFT 1006,62143
#define I40E_GLFOC_LAN64BRSV0_OBJOFST_OBJ_TYPE_OFFSET_MASK 1007,62205
#define I40E_GLFOC_LAN64BRSV1_OBJOFST 1009,62336
#define I40E_GLFOC_LAN64BRSV1_OBJOFST_OBJ_TYPE_OFFSET_SHIFT 1010,62426
#define I40E_GLFOC_LAN64BRSV1_OBJOFST_OBJ_TYPE_OFFSET_MASK 1011,62488
#define I40E_GLFOC_QUADHTE_OBJOFST 1013,62619
#define I40E_GLFOC_QUADHTE_OBJOFST_OBJ_TYPE_OFFSET_SHIFT 1014,62706
#define I40E_GLFOC_QUADHTE_OBJOFST_OBJ_TYPE_OFFSET_MASK 1015,62765
#define I40E_GLFOC_STAT_CTL 1017,62890
#define I40E_GLFOC_STAT_CTL_OBJECT_TYPE_SHIFT 1018,62966
#define I40E_GLFOC_STAT_CTL_OBJECT_TYPE_MASK 1019,63014
#define I40E_GLFOC_STAT_OBJ_CNT 1021,63116
#define I40E_GLFOC_STAT_OBJ_CNT_OBJECT_COUNT_SHIFT 1022,63197
#define I40E_GLFOC_STAT_OBJ_CNT_OBJECT_COUNT_MASK 1023,63250
#define I40E_GLFOC_STAT_RD_DATA_IDLE_HI 1025,63364
#define I40E_GLFOC_STAT_RD_DATA_IDLE_HI_CNT_HI_SHIFT 1026,63447
#define I40E_GLFOC_STAT_RD_DATA_IDLE_HI_CNT_HI_MASK 1027,63502
#define I40E_GLFOC_STAT_RD_DATA_IDLE_LO 1029,63622
#define I40E_GLFOC_STAT_RD_DATA_IDLE_LO_CNT_LO_SHIFT 1030,63705
#define I40E_GLFOC_STAT_RD_DATA_IDLE_LO_CNT_LO_MASK 1031,63760
#define I40E_GLFOC_STAT_RD_DATA_XFER_HI 1033,63882
#define I40E_GLFOC_STAT_RD_DATA_XFER_HI_CNT_HI_SHIFT 1034,63965
#define I40E_GLFOC_STAT_RD_DATA_XFER_HI_CNT_HI_MASK 1035,64020
#define I40E_GLFOC_STAT_RD_DATA_XFER_LO 1037,64140
#define I40E_GLFOC_STAT_RD_DATA_XFER_LO_CNT_LO_SHIFT 1038,64223
#define I40E_GLFOC_STAT_RD_DATA_XFER_LO_CNT_LO_MASK 1039,64278
#define I40E_GLFOC_STAT_RD_HIT_HI 1041,64400
#define I40E_GLFOC_STAT_RD_HIT_HI_CNT_HI_SHIFT 1042,64477
#define I40E_GLFOC_STAT_RD_HIT_HI_CNT_HI_MASK 1043,64526
#define I40E_GLFOC_STAT_RD_HIT_LO 1045,64634
#define I40E_GLFOC_STAT_RD_HIT_LO_CNT_LO_SHIFT 1046,64711
#define I40E_GLFOC_STAT_RD_HIT_LO_CNT_LO_MASK 1047,64760
#define I40E_GLFOC_STAT_RD_MISS_HI 1049,64870
#define I40E_GLFOC_STAT_RD_MISS_HI_CNT_HI_SHIFT 1050,64948
#define I40E_GLFOC_STAT_RD_MISS_HI_CNT_HI_MASK 1051,64998
#define I40E_GLFOC_STAT_RD_MISS_LO 1053,65108
#define I40E_GLFOC_STAT_RD_MISS_LO_CNT_LO_SHIFT 1054,65186
#define I40E_GLFOC_STAT_RD_MISS_LO_CNT_LO_MASK 1055,65236
#define I40E_GLFOC_STAT_WR_DATA_IDLE_HI 1057,65348
#define I40E_GLFOC_STAT_WR_DATA_IDLE_HI_CNT_HI_SHIFT 1058,65431
#define I40E_GLFOC_STAT_WR_DATA_IDLE_HI_CNT_HI_MASK 1059,65486
#define I40E_GLFOC_STAT_WR_DATA_IDLE_LO 1061,65606
#define I40E_GLFOC_STAT_WR_DATA_IDLE_LO_CNT_LO_SHIFT 1062,65689
#define I40E_GLFOC_STAT_WR_DATA_IDLE_LO_CNT_LO_MASK 1063,65744
#define I40E_GLFOC_STAT_WR_DATA_XFER_HI 1065,65866
#define I40E_GLFOC_STAT_WR_DATA_XFER_HI_CNT_HI_SHIFT 1066,65949
#define I40E_GLFOC_STAT_WR_DATA_XFER_HI_CNT_HI_MASK 1067,66004
#define I40E_GLFOC_STAT_WR_DATA_XFER_LO 1069,66124
#define I40E_GLFOC_STAT_WR_DATA_XFER_LO_CNT_LO_SHIFT 1070,66207
#define I40E_GLFOC_STAT_WR_DATA_XFER_LO_CNT_LO_MASK 1071,66262
#define I40E_GLFOC_STAT_WR_HIT_HI 1073,66384
#define I40E_GLFOC_STAT_WR_HIT_HI_CNT_HI_SHIFT 1074,66461
#define I40E_GLFOC_STAT_WR_HIT_HI_CNT_HI_MASK 1075,66510
#define I40E_GLFOC_STAT_WR_HIT_LO 1077,66618
#define I40E_GLFOC_STAT_WR_HIT_LO_CNT_LO_SHIFT 1078,66695
#define I40E_GLFOC_STAT_WR_HIT_LO_CNT_LO_MASK 1079,66744
#define I40E_GLFOC_STAT_WR_MISS_HI 1081,66854
#define I40E_GLFOC_STAT_WR_MISS_HI_CNT_HI_SHIFT 1082,66932
#define I40E_GLFOC_STAT_WR_MISS_HI_CNT_HI_MASK 1083,66982
#define I40E_GLFOC_STAT_WR_MISS_LO 1085,67092
#define I40E_GLFOC_STAT_WR_MISS_LO_CNT_LO_SHIFT 1086,67170
#define I40E_GLFOC_STAT_WR_MISS_LO_CNT_LO_MASK 1087,67220
#define I40E_GLHMC_EMPOBJCACHECTL0 1089,67332
#define I40E_GLHMC_EMPOBJCACHECTL0_OBJ_PF_NUM_SHIFT 1090,67418
#define I40E_GLHMC_EMPOBJCACHECTL0_OBJ_PF_NUM_MASK 1091,67476
#define I40E_GLHMC_EMPOBJCACHECTL0_OBJ_TYPE_SHIFT 1092,67592
#define I40E_GLHMC_EMPOBJCACHECTL0_OBJ_TYPE_MASK 1093,67650
#define I40E_GLHMC_EMPOBJCACHECTL0_CMD_SHIFT 1094,67765
#define I40E_GLHMC_EMPOBJCACHECTL0_CMD_MASK 1095,67824
#define I40E_GLHMC_EMPOBJCACHECTL0_OBJ_VM_VF_NUM_SHIFT 1096,67933
#define I40E_GLHMC_EMPOBJCACHECTL0_OBJ_VM_VF_NUM_MASK 1097,67992
#define I40E_GLHMC_EMPOBJCACHECTL0_OBJ_VM_VF_TYPE_SHIFT 1098,68113
#define I40E_GLHMC_EMPOBJCACHECTL0_OBJ_VM_VF_TYPE_MASK 1099,68172
#define I40E_GLHMC_EMPOBJCACHECTL0_CMD_FAILED_SHIFT 1100,68292
#define I40E_GLHMC_EMPOBJCACHECTL0_CMD_FAILED_MASK 1101,68351
#define I40E_GLHMC_EMPOBJCACHECTL0_CMD_DONE_SHIFT 1102,68467
#define I40E_GLHMC_EMPOBJCACHECTL0_CMD_DONE_MASK 1103,68526
#define I40E_GLHMC_EMPOBJCACHECTL1 1105,68641
#define I40E_GLHMC_EMPOBJCACHECTL1_OBJ_INDEX_SHIFT 1106,68722
#define I40E_GLHMC_EMPOBJCACHECTL1_OBJ_INDEX_MASK 1107,68775
#define I40E_GLHMC_FWPDINV 1109,68892
#define I40E_GLHMC_FWPDINV_PMSDIDX_SHIFT 1110,68963
#define I40E_GLHMC_FWPDINV_PMSDIDX_MASK 1111,69006
#define I40E_GLHMC_FWPDINV_PMPDIDX_SHIFT 1112,69098
#define I40E_GLHMC_FWPDINV_PMPDIDX_MASK 1113,69142
#define I40E_GLHMC_FWSDCMD 1115,69235
#define I40E_GLHMC_FWSDCMD_PMSDIDX_SHIFT 1116,69307
#define I40E_GLHMC_FWSDCMD_PMSDIDX_MASK 1117,69351
#define I40E_GLHMC_FWSDCMD_PF_SHIFT 1118,69444
#define I40E_GLHMC_FWSDCMD_PF_MASK 1119,69489
#define I40E_GLHMC_FWSDCMD_VF_SHIFT 1120,69575
#define I40E_GLHMC_FWSDCMD_VF_MASK 1121,69620
#define I40E_GLHMC_FWSDCMD_PMF_TYPE_SHIFT 1122,69708
#define I40E_GLHMC_FWSDCMD_PMF_TYPE_MASK 1123,69753
#define I40E_GLHMC_FWSDCMD_PMSDWR_SHIFT 1124,69845
#define I40E_GLHMC_FWSDCMD_PMSDWR_MASK 1125,69890
#define I40E_GLHMC_FWSDDATAHIGH 1127,69981
#define I40E_GLHMC_FWSDDATAHIGH_PMSDDATAHIGH_SHIFT 1128,70062
#define I40E_GLHMC_FWSDDATAHIGH_PMSDDATAHIGH_MASK 1129,70115
#define I40E_GLHMC_FWSDDATALOW 1131,70233
#define I40E_GLHMC_FWSDDATALOW_PMSDVALID_SHIFT 1132,70312
#define I40E_GLHMC_FWSDDATALOW_PMSDVALID_MASK 1133,70363
#define I40E_GLHMC_FWSDDATALOW_PMSDTYPE_SHIFT 1134,70467
#define I40E_GLHMC_FWSDDATALOW_PMSDTYPE_MASK 1135,70518
#define I40E_GLHMC_FWSDDATALOW_PMSDBPCOUNT_SHIFT 1136,70621
#define I40E_GLHMC_FWSDDATALOW_PMSDBPCOUNT_MASK 1137,70672
#define I40E_GLHMC_FWSDDATALOW_PMSDDATALOW_SHIFT 1138,70780
#define I40E_GLHMC_FWSDDATALOW_PMSDDATALOW_MASK 1139,70832
#define I40E_GLHMC_LAN32BRSVDBASE(1141,70943
#define I40E_GLHMC_LAN32BRSVDBASE_MAX_INDEX 1142,71062
#define I40E_GLHMC_LAN32BRSVDBASE_FPMLAN32BRSVDBASE_SHIFT 1143,71123
#define I40E_GLHMC_LAN32BRSVDBASE_FPMLAN32BRSVDBASE_MASK 1144,71183
#define I40E_GLHMC_LAN32BRSVDCNT(1146,71313
#define I40E_GLHMC_LAN32BRSVDCNT_MAX_INDEX 1147,71430
#define I40E_GLHMC_LAN32BRSVDCNT_FPMLAN32BRSVDCNT_SHIFT 1148,71489
#define I40E_GLHMC_LAN32BRSVDCNT_FPMLAN32BRSVDCNT_MASK 1149,71547
#define I40E_GLHMC_LAN32BRSVDMAX 1151,71675
#define I40E_GLHMC_LAN32BRSVDMAX_PMLAN32BRSVDMAX_SHIFT 1152,71760
#define I40E_GLHMC_LAN32BRSVDMAX_PMLAN32BRSVDMAX_MASK 1153,71817
#define I40E_GLHMC_LAN32BRSVDOBJSZ 1155,71943
#define I40E_GLHMC_LAN32BRSVDOBJSZ_PMLAN32BRSVDOBJSZ_SHIFT 1156,72032
#define I40E_GLHMC_LAN32BRSVDOBJSZ_PMLAN32BRSVDOBJSZ_MASK 1157,72093
#define I40E_GLHMC_LAN64BRSVD0BASE(1159,72220
#define I40E_GLHMC_LAN64BRSVD0BASE_MAX_INDEX 1160,72341
#define I40E_GLHMC_LAN64BRSVD0BASE_FPMLAN64BRSVD0BASE_SHIFT 1161,72404
#define I40E_GLHMC_LAN64BRSVD0BASE_FPMLAN64BRSVD0BASE_MASK 1162,72466
#define I40E_GLHMC_LAN64BRSVD0CNT(1164,72600
#define I40E_GLHMC_LAN64BRSVD0CNT_MAX_INDEX 1165,72719
#define I40E_GLHMC_LAN64BRSVD0CNT_FPMLAN64BRSVD0CNT_SHIFT 1166,72780
#define I40E_GLHMC_LAN64BRSVD0CNT_FPMLAN64BRSVD0CNT_MASK 1167,72840
#define I40E_GLHMC_LAN64BRSVD0MAX 1169,72972
#define I40E_GLHMC_LAN64BRSVD0MAX_PMLAN64BRSVD0MAX_SHIFT 1170,73059
#define I40E_GLHMC_LAN64BRSVD0MAX_PMLAN64BRSVD0MAX_MASK 1171,73118
#define I40E_GLHMC_LAN64BRSVD0OBJSZ 1173,73248
#define I40E_GLHMC_LAN64BRSVD0OBJSZ_PMLAN64BRSVD0OBJSZ_SHIFT 1174,73339
#define I40E_GLHMC_LAN64BRSVD0OBJSZ_PMLAN64BRSVD0OBJSZ_MASK 1175,73402
#define I40E_GLHMC_LAN64BRSVD1BASE(1177,73533
#define I40E_GLHMC_LAN64BRSVD1BASE_MAX_INDEX 1178,73654
#define I40E_GLHMC_LAN64BRSVD1BASE_FPMLAN64BRSVD1BASE_SHIFT 1179,73717
#define I40E_GLHMC_LAN64BRSVD1BASE_FPMLAN64BRSVD1BASE_MASK 1180,73779
#define I40E_GLHMC_LAN64BRSVD1CNT(1182,73913
#define I40E_GLHMC_LAN64BRSVD1CNT_MAX_INDEX 1183,74032
#define I40E_GLHMC_LAN64BRSVD1CNT_FPMLAN64BRSVD1CNT_SHIFT 1184,74093
#define I40E_GLHMC_LAN64BRSVD1CNT_FPMLAN64BRSVD1CNT_MASK 1185,74153
#define I40E_GLHMC_LAN64BRSVD1MAX 1187,74285
#define I40E_GLHMC_LAN64BRSVD1MAX_PMLAN64BRSVD1MAX_SHIFT 1188,74372
#define I40E_GLHMC_LAN64BRSVD1MAX_PMLAN64BRSVD1MAX_MASK 1189,74431
#define I40E_GLHMC_LAN64BRSVD1OBJSZ 1191,74561
#define I40E_GLHMC_LAN64BRSVD1OBJSZ_PMLAN64BRSVD1OBJSZ_SHIFT 1192,74652
#define I40E_GLHMC_LAN64BRSVD1OBJSZ_PMLAN64BRSVD1OBJSZ_MASK 1193,74715
#define I40E_GLHMC_OBJECTCACHECTL0(1195,74846
#define I40E_GLHMC_OBJECTCACHECTL0_MAX_INDEX 1196,74963
#define I40E_GLHMC_OBJECTCACHECTL0_OBJ_PF_NUM_SHIFT 1197,75022
#define I40E_GLHMC_OBJECTCACHECTL0_OBJ_PF_NUM_MASK 1198,75080
#define I40E_GLHMC_OBJECTCACHECTL0_OBJ_TYPE_SHIFT 1199,75196
#define I40E_GLHMC_OBJECTCACHECTL0_OBJ_TYPE_MASK 1200,75254
#define I40E_GLHMC_OBJECTCACHECTL0_CMD_SHIFT 1201,75369
#define I40E_GLHMC_OBJECTCACHECTL0_CMD_MASK 1202,75428
#define I40E_GLHMC_OBJECTCACHECTL0_OBJ_VM_VF_NUM_SHIFT 1203,75537
#define I40E_GLHMC_OBJECTCACHECTL0_OBJ_VM_VF_NUM_MASK 1204,75596
#define I40E_GLHMC_OBJECTCACHECTL0_OBJ_VM_VF_TYPE_SHIFT 1205,75717
#define I40E_GLHMC_OBJECTCACHECTL0_OBJ_VM_VF_TYPE_MASK 1206,75776
#define I40E_GLHMC_OBJECTCACHECTL0_CMD_FAILED_SHIFT 1207,75896
#define I40E_GLHMC_OBJECTCACHECTL0_CMD_FAILED_MASK 1208,75955
#define I40E_GLHMC_OBJECTCACHECTL0_CMD_DONE_SHIFT 1209,76071
#define I40E_GLHMC_OBJECTCACHECTL0_CMD_DONE_MASK 1210,76130
#define I40E_GLHMC_OBJECTCACHECTL1(1212,76245
#define I40E_GLHMC_OBJECTCACHECTL1_MAX_INDEX 1213,76357
#define I40E_GLHMC_OBJECTCACHECTL1_OBJ_INDEX_SHIFT 1214,76411
#define I40E_GLHMC_OBJECTCACHECTL1_OBJ_INDEX_MASK 1215,76464
#define I40E_GLHMC_PMATCFG 1217,76581
#define I40E_GLHMC_PMATCFG_CM_PE_WEIGHT_SHIFT 1218,76658
#define I40E_GLHMC_PMATCFG_CM_PE_WEIGHT_MASK 1219,76707
#define I40E_GLHMC_PMATCFG_CM_LAN_WEIGHT_SHIFT 1220,76808
#define I40E_GLHMC_PMATCFG_CM_LAN_WEIGHT_MASK 1221,76857
#define I40E_GLHMC_PMFTABLE(1223,76960
#define I40E_GLHMC_PMFTABLE_MAX_INDEX 1224,77076
#define I40E_GLHMC_PMFTABLE_PM_FCN_TBL_ENTRY_VLD_SHIFT 1225,77134
#define I40E_GLHMC_PMFTABLE_PM_FCN_TBL_ENTRY_VLD_MASK 1226,77192
#define I40E_GLPBLOC_CACHE_CTRL 1228,77311
#define I40E_GLPBLOC_CACHE_CTRL_SCALE_FACTOR_SHIFT 1229,77393
#define I40E_GLPBLOC_CACHE_CTRL_SCALE_FACTOR_MASK 1230,77447
#define I40E_GLPBLOC_CACHE_CTRL_DBGMUX_EN_SHIFT 1231,77558
#define I40E_GLPBLOC_CACHE_CTRL_DBGMUX_EN_MASK 1232,77612
#define I40E_GLPBLOC_CACHE_CTRL_DBGMUX_SEL_LO_SHIFT 1233,77720
#define I40E_GLPBLOC_CACHE_CTRL_DBGMUX_SEL_LO_MASK 1234,77774
#define I40E_GLPBLOC_CACHE_CTRL_DBGMUX_SEL_HI_SHIFT 1235,77887
#define I40E_GLPBLOC_CACHE_CTRL_DBGMUX_SEL_HI_MASK 1236,77942
#define I40E_GLPBLOC_CECC_ERR 1238,78056
#define I40E_GLPBLOC_CECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT 1239,78138
#define I40E_GLPBLOC_CECC_ERR_UNCOR_ECC_ERR_CNT_MASK 1240,78194
#define I40E_GLPBLOC_CECC_ERR_COR_ECC_ERR_CNT_SHIFT 1241,78312
#define I40E_GLPBLOC_CECC_ERR_COR_ECC_ERR_CNT_MASK 1242,78369
#define I40E_GLPBLOC_ECC_CTL 1244,78486
#define I40E_GLPBLOC_ECC_CTL_HOST_ECC_EN_SHIFT 1245,78569
#define I40E_GLPBLOC_ECC_CTL_HOST_ECC_EN_MASK 1246,78626
#define I40E_GLPBLOC_ECC_CTL_HOST_ECC_MASK_INT_SHIFT 1247,78736
#define I40E_GLPBLOC_ECC_CTL_HOST_ECC_MASK_INT_MASK 1248,78793
#define I40E_GLPBLOC_ECC_CTL_HOST_ECC_INVERT1_SHIFT 1249,78909
#define I40E_GLPBLOC_ECC_CTL_HOST_ECC_INVERT1_MASK 1250,78966
#define I40E_GLPBLOC_ECC_CTL_HOST_ECC_INVERT2_SHIFT 1251,79081
#define I40E_GLPBLOC_ECC_CTL_HOST_ECC_INVERT2_MASK 1252,79138
#define I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_EN_SHIFT 1253,79253
#define I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_EN_MASK 1254,79310
#define I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_MASK_INT_SHIFT 1255,79422
#define I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_MASK_INT_MASK 1256,79479
#define I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_INVERT1_SHIFT 1257,79597
#define I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_INVERT1_MASK 1258,79654
#define I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_INVERT2_SHIFT 1259,79771
#define I40E_GLPBLOC_ECC_CTL_CLIENT_ECC_INVERT2_MASK 1260,79828
#define I40E_GLPBLOC_ERRDATA0 1262,79946
#define I40E_GLPBLOC_ERRDATA0_ERROR_CODE_SHIFT 1263,80021
#define I40E_GLPBLOC_ERRDATA0_ERROR_CODE_MASK 1264,80070
#define I40E_GLPBLOC_ERRDATA0_OBJ_TYPE_SHIFT 1265,80173
#define I40E_GLPBLOC_ERRDATA0_OBJ_TYPE_MASK 1266,80222
#define I40E_GLPBLOC_ERRDATA0_VM_VF_TYPE_SHIFT 1267,80323
#define I40E_GLPBLOC_ERRDATA0_VM_VF_TYPE_MASK 1268,80373
#define I40E_GLPBLOC_ERRDATA0_VM_VF_NUM_SHIFT 1269,80475
#define I40E_GLPBLOC_ERRDATA0_VM_VF_NUM_MASK 1270,80525
#define I40E_GLPBLOC_ERRDATA0_PF_NUM_SHIFT 1271,80628
#define I40E_GLPBLOC_ERRDATA0_PF_NUM_MASK 1272,80678
#define I40E_GLPBLOC_ERRDATA1 1274,80777
#define I40E_GLPBLOC_ERRDATA1_OBJ_INDEX_SHIFT 1275,80851
#define I40E_GLPBLOC_ERRDATA1_OBJ_INDEX_MASK 1276,80899
#define I40E_GLPBLOC_ERRDATA2 1278,81006
#define I40E_GLPBLOC_ERRDATA2_LENGTH_SHIFT 1279,81077
#define I40E_GLPBLOC_ERRDATA2_LENGTH_MASK 1280,81122
#define I40E_GLPBLOC_ERRDATA2_OFFSET_SHIFT 1281,81217
#define I40E_GLPBLOC_ERRDATA2_OFFSET_MASK 1282,81262
#define I40E_GLPBLOC_ERRDATA2_OPTYPE_SHIFT 1283,81359
#define I40E_GLPBLOC_ERRDATA2_OPTYPE_MASK 1284,81405
#define I40E_GLPBLOC_ERRDATA2_TAG_SHIFT 1285,81499
#define I40E_GLPBLOC_ERRDATA2_TAG_MASK 1286,81545
#define I40E_GLPBLOC_ERRINFO 1288,81639
#define I40E_GLPBLOC_ERRINFO_ERROR_VALID_SHIFT 1289,81714
#define I40E_GLPBLOC_ERRINFO_ERROR_VALID_MASK 1290,81763
#define I40E_GLPBLOC_ERRINFO_ERROR_CNT_SHIFT 1291,81865
#define I40E_GLPBLOC_ERRINFO_ERROR_CNT_MASK 1292,81914
#define I40E_GLPBLOC_HECC_ERR 1294,82016
#define I40E_GLPBLOC_HECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT 1295,82098
#define I40E_GLPBLOC_HECC_ERR_UNCOR_ECC_ERR_CNT_MASK 1296,82154
#define I40E_GLPBLOC_HECC_ERR_COR_ECC_ERR_CNT_SHIFT 1297,82272
#define I40E_GLPBLOC_HECC_ERR_COR_ECC_ERR_CNT_MASK 1298,82329
#define I40E_GLPBLOC_MRTE_OBJOFST 1300,82446
#define I40E_GLPBLOC_MRTE_OBJOFST_OBJ_TYPE_OFFSET_SHIFT 1301,82532
#define I40E_GLPBLOC_MRTE_OBJOFST_OBJ_TYPE_OFFSET_MASK 1302,82590
#define I40E_GLPBLOC_PBLE_OBJOFST 1304,82713
#define I40E_GLPBLOC_PBLE_OBJOFST_OBJ_TYPE_OFFSET_SHIFT 1305,82799
#define I40E_GLPBLOC_PBLE_OBJOFST_OBJ_TYPE_OFFSET_MASK 1306,82857
#define I40E_GLPBLOC_STAT_CTL 1308,82980
#define I40E_GLPBLOC_STAT_CTL_OBJECT_TYPE_SHIFT 1309,83058
#define I40E_GLPBLOC_STAT_CTL_OBJECT_TYPE_MASK 1310,83108
#define I40E_GLPBLOC_STAT_OBJ_CNT 1312,83214
#define I40E_GLPBLOC_STAT_OBJ_CNT_OBJECT_COUNT_SHIFT 1313,83297
#define I40E_GLPBLOC_STAT_OBJ_CNT_OBJECT_COUNT_MASK 1314,83352
#define I40E_GLPBLOC_STAT_RD_DATA_IDLE_HI 1316,83470
#define I40E_GLPBLOC_STAT_RD_DATA_IDLE_HI_CNT_HI_SHIFT 1317,83555
#define I40E_GLPBLOC_STAT_RD_DATA_IDLE_HI_CNT_HI_MASK 1318,83612
#define I40E_GLPBLOC_STAT_RD_DATA_IDLE_LO 1320,83736
#define I40E_GLPBLOC_STAT_RD_DATA_IDLE_LO_CNT_LO_SHIFT 1321,83821
#define I40E_GLPBLOC_STAT_RD_DATA_IDLE_LO_CNT_LO_MASK 1322,83878
#define I40E_GLPBLOC_STAT_RD_DATA_XFER_HI 1324,84004
#define I40E_GLPBLOC_STAT_RD_DATA_XFER_HI_CNT_HI_SHIFT 1325,84089
#define I40E_GLPBLOC_STAT_RD_DATA_XFER_HI_CNT_HI_MASK 1326,84146
#define I40E_GLPBLOC_STAT_RD_DATA_XFER_LO 1328,84270
#define I40E_GLPBLOC_STAT_RD_DATA_XFER_LO_CNT_LO_SHIFT 1329,84355
#define I40E_GLPBLOC_STAT_RD_DATA_XFER_LO_CNT_LO_MASK 1330,84412
#define I40E_GLPBLOC_STAT_RD_HIT_HI 1332,84538
#define I40E_GLPBLOC_STAT_RD_HIT_HI_CNT_HI_SHIFT 1333,84617
#define I40E_GLPBLOC_STAT_RD_HIT_HI_CNT_HI_MASK 1334,84668
#define I40E_GLPBLOC_STAT_RD_HIT_LO 1336,84780
#define I40E_GLPBLOC_STAT_RD_HIT_LO_CNT_LO_SHIFT 1337,84859
#define I40E_GLPBLOC_STAT_RD_HIT_LO_CNT_LO_MASK 1338,84910
#define I40E_GLPBLOC_STAT_RD_MISS_HI 1340,85024
#define I40E_GLPBLOC_STAT_RD_MISS_HI_CNT_HI_SHIFT 1341,85104
#define I40E_GLPBLOC_STAT_RD_MISS_HI_CNT_HI_MASK 1342,85156
#define I40E_GLPBLOC_STAT_RD_MISS_LO 1344,85270
#define I40E_GLPBLOC_STAT_RD_MISS_LO_CNT_LO_SHIFT 1345,85350
#define I40E_GLPBLOC_STAT_RD_MISS_LO_CNT_LO_MASK 1346,85402
#define I40E_GLPBLOC_STAT_WR_DATA_IDLE_HI 1348,85518
#define I40E_GLPBLOC_STAT_WR_DATA_IDLE_HI_CNT_HI_SHIFT 1349,85603
#define I40E_GLPBLOC_STAT_WR_DATA_IDLE_HI_CNT_HI_MASK 1350,85660
#define I40E_GLPBLOC_STAT_WR_DATA_IDLE_LO 1352,85784
#define I40E_GLPBLOC_STAT_WR_DATA_IDLE_LO_CNT_LO_SHIFT 1353,85869
#define I40E_GLPBLOC_STAT_WR_DATA_IDLE_LO_CNT_LO_MASK 1354,85926
#define I40E_GLPBLOC_STAT_WR_DATA_XFER_HI 1356,86052
#define I40E_GLPBLOC_STAT_WR_DATA_XFER_HI_CNT_HI_SHIFT 1357,86137
#define I40E_GLPBLOC_STAT_WR_DATA_XFER_HI_CNT_HI_MASK 1358,86194
#define I40E_GLPBLOC_STAT_WR_DATA_XFER_LO 1360,86318
#define I40E_GLPBLOC_STAT_WR_DATA_XFER_LO_CNT_LO_SHIFT 1361,86403
#define I40E_GLPBLOC_STAT_WR_DATA_XFER_LO_CNT_LO_MASK 1362,86460
#define I40E_GLPBLOC_STAT_WR_HIT_HI 1364,86586
#define I40E_GLPBLOC_STAT_WR_HIT_HI_CNT_HI_SHIFT 1365,86665
#define I40E_GLPBLOC_STAT_WR_HIT_HI_CNT_HI_MASK 1366,86716
#define I40E_GLPBLOC_STAT_WR_HIT_LO 1368,86828
#define I40E_GLPBLOC_STAT_WR_HIT_LO_CNT_LO_SHIFT 1369,86907
#define I40E_GLPBLOC_STAT_WR_HIT_LO_CNT_LO_MASK 1370,86958
#define I40E_GLPBLOC_STAT_WR_MISS_HI 1372,87072
#define I40E_GLPBLOC_STAT_WR_MISS_HI_CNT_HI_SHIFT 1373,87152
#define I40E_GLPBLOC_STAT_WR_MISS_HI_CNT_HI_MASK 1374,87204
#define I40E_GLPBLOC_STAT_WR_MISS_LO 1376,87318
#define I40E_GLPBLOC_STAT_WR_MISS_LO_CNT_LO_SHIFT 1377,87398
#define I40E_GLPBLOC_STAT_WR_MISS_LO_CNT_LO_MASK 1378,87450
#define I40E_GLPDOC_CACHE_CTRL 1380,87566
#define I40E_GLPDOC_CACHE_CTRL_SCALE_FACTOR_SHIFT 1381,87647
#define I40E_GLPDOC_CACHE_CTRL_SCALE_FACTOR_MASK 1382,87700
#define I40E_GLPDOC_CACHE_CTRL_DBGMUX_EN_SHIFT 1383,87809
#define I40E_GLPDOC_CACHE_CTRL_DBGMUX_EN_MASK 1384,87862
#define I40E_GLPDOC_CACHE_CTRL_DBGMUX_SEL_LO_SHIFT 1385,87968
#define I40E_GLPDOC_CACHE_CTRL_DBGMUX_SEL_LO_MASK 1386,88021
#define I40E_GLPDOC_CACHE_CTRL_DBGMUX_SEL_HI_SHIFT 1387,88132
#define I40E_GLPDOC_CACHE_CTRL_DBGMUX_SEL_HI_MASK 1388,88186
#define I40E_GLPDOC_CECC_ERR 1390,88298
#define I40E_GLPDOC_CECC_ERR_UNCOR_ECC_ERR_CNT_SHIFT 1391,88379
#define I40E_GLPDOC_CECC_ERR_UNCOR_ECC_ERR_CNT_MASK 1392,88434
#define I40E_GLPDOC_CECC_ERR_COR_ECC_ERR_CNT_SHIFT 1393,88550
#define I40E_GLPDOC_CECC_ERR_COR_ECC_ERR_CNT_MASK 1394,88606
#define I40E_GLPDOC_ECC_CTL 1396,88721
#define I40E_GLPDOC_ECC_CTL_HOST_ECC_EN_SHIFT 1397,88803
#define I40E_GLPDOC_ECC_CTL_HOST_ECC_EN_MASK 1398,88859
#define I40E_GLPDOC_ECC_CTL_HOST_ECC_MASK_INT_SHIFT 1399,88967
#define I40E_GLPDOC_ECC_CTL_HOST_ECC_MASK_INT_MASK 1400,89023
#define I40E_GLPDOC_ECC_CTL_HOST_ECC_INVERT1_SHIFT 1401,89137
#define I40E_GLPDOC_ECC_CTL_HOST_ECC_INVERT1_MASK 1402,89193
#define I40E_GLPDOC_ECC_CTL_HOST_ECC_INVERT2_SHIFT 1403,89306
#define I40E_GLPDOC_ECC_CTL_HOST_ECC_INVERT2_MASK 1404,89362
#define I40E_GLPDOC_ECC_CTL_CLIENT_ECC_EN_SHIFT 1405,89475
#define I40E_GLPDOC_ECC_CTL_CLIENT_ECC_EN_MASK 1406,89531
#define I40E_GLPDOC_ECC_CTL_CLIENT_ECC_MASK_INT_SHIFT 1407,89641
#define I40E_GLPDOC_ECC_CTL_CLIENT_ECC_MASK_INT_MASK 1408,89697
#define I40E_GLPDOC_ECC_CTL_CLIENT_ECC_INVERT1_SHIFT 1409,89813
#define I40E_GLPDOC_ECC_CTL_CLIENT_ECC_INVERT1_MASK 1410,89869
#define I40E_GLPDOC_ECC_CTL_CLIENT_ECC_INVERT2_SHIFT 1411,89984
#define I40E_GLPDOC_ECC_CTL_CLIENT_ECC_INVERT2_MASK 1412,90040
#define I40E_GLPDOC_ERRDATA0 1414,90156
#define I40E_GLPDOC_ERRDATA0_ERROR_CODE_SHIFT 1415,90230
#define I40E_GLPDOC_ERRDATA0_ERROR_CODE_MASK 1416,90278
#define I40E_GLPDOC_ERRDATA0_OBJ_TYPE_SHIFT 1417,90379
#define I40E_GLPDOC_ERRDATA0_OBJ_TYPE_MASK 1418,90427
#define I40E_GLPDOC_ERRDATA0_VM_VF_TYPE_SHIFT 1419,90526
#define I40E_GLPDOC_ERRDATA0_VM_VF_TYPE_MASK 1420,90575
#define I40E_GLPDOC_ERRDATA0_VM_VF_NUM_SHIFT 1421,90675
#define I40E_GLPDOC_ERRDATA0_VM_VF_NUM_MASK 1422,90724
#define I40E_GLPDOC_ERRDATA0_PF_NUM_SHIFT 1423,90825
#define I40E_GLPDOC_ERRDATA0_PF_NUM_MASK 1424,90874
#define I40E_GLPDOC_ERRDATA1 1426,90971
#define I40E_GLPDOC_ERRDATA1_OBJ_INDEX_SHIFT 1427,91044
#define I40E_GLPDOC_ERRDATA1_OBJ_INDEX_MASK 1428,91091
#define I40E_GLPDOC_ERRDATA2 1430,91196
#define I40E_GLPDOC_ERRDATA2_LENGTH_SHIFT 1431,91266
#define I40E_GLPDOC_ERRDATA2_LENGTH_MASK 1432,91310
#define I40E_GLPDOC_ERRDATA2_OFFSET_SHIFT 1433,91403
#define I40E_GLPDOC_ERRDATA2_OFFSET_MASK 1434,91447
#define I40E_GLPDOC_ERRDATA2_OPTYPE_SHIFT 1435,91542
#define I40E_GLPDOC_ERRDATA2_OPTYPE_MASK 1436,91587
#define I40E_GLPDOC_ERRDATA2_TAG_SHIFT 1437,91679
#define I40E_GLPDOC_ERRDATA2_TAG_MASK 1438,91724
#define I40E_GLPDOC_ERRINFO 1440,91816
#define I40E_GLPDOC_ERRINFO_ERROR_VALID_SHIFT 1441,91890
#define I40E_GLPDOC_ERRINFO_ERROR_VALID_MASK 1442,91938
#define I40E_GLPDOC_ERRINFO_ERROR_CNT_SHIFT 1443,92038
#define I40E_GLPDOC_ERRINFO_ERROR_CNT_MASK 1444,92086
#define I40E_GLPDOC_STAT_CTL 1446,92186
#define I40E_GLPDOC_STAT_CTL_OBJECT_TYPE_SHIFT 1447,92263
#define I40E_GLPDOC_STAT_CTL_OBJECT_TYPE_MASK 1448,92312
#define I40E_GLPDOC_STAT_OBJ_CNT 1450,92416
#define I40E_GLPDOC_STAT_OBJ_CNT_OBJECT_COUNT_SHIFT 1451,92498
#define I40E_GLPDOC_STAT_OBJ_CNT_OBJECT_COUNT_MASK 1452,92552
#define I40E_GLPDOC_STAT_RD_DATA_IDLE_HI 1454,92668
#define I40E_GLPDOC_STAT_RD_DATA_IDLE_HI_CNT_HI_SHIFT 1455,92752
#define I40E_GLPDOC_STAT_RD_DATA_IDLE_HI_CNT_HI_MASK 1456,92808
#define I40E_GLPDOC_STAT_RD_DATA_IDLE_LO 1458,92930
#define I40E_GLPDOC_STAT_RD_DATA_IDLE_LO_CNT_LO_SHIFT 1459,93014
#define I40E_GLPDOC_STAT_RD_DATA_IDLE_LO_CNT_LO_MASK 1460,93070
#define I40E_GLPDOC_STAT_RD_DATA_XFER_HI 1462,93194
#define I40E_GLPDOC_STAT_RD_DATA_XFER_HI_CNT_HI_SHIFT 1463,93278
#define I40E_GLPDOC_STAT_RD_DATA_XFER_HI_CNT_HI_MASK 1464,93334
#define I40E_GLPDOC_STAT_RD_DATA_XFER_LO 1466,93456
#define I40E_GLPDOC_STAT_RD_DATA_XFER_LO_CNT_LO_SHIFT 1467,93540
#define I40E_GLPDOC_STAT_RD_DATA_XFER_LO_CNT_LO_MASK 1468,93596
#define I40E_GLPDOC_STAT_RD_HIT_HI 1470,93720
#define I40E_GLPDOC_STAT_RD_HIT_HI_CNT_HI_SHIFT 1471,93798
#define I40E_GLPDOC_STAT_RD_HIT_HI_CNT_HI_MASK 1472,93848
#define I40E_GLPDOC_STAT_RD_HIT_LO 1474,93958
#define I40E_GLPDOC_STAT_RD_HIT_LO_CNT_LO_SHIFT 1475,94036
#define I40E_GLPDOC_STAT_RD_HIT_LO_CNT_LO_MASK 1476,94086
#define I40E_GLPDOC_STAT_RD_MISS_HI 1478,94198
#define I40E_GLPDOC_STAT_RD_MISS_HI_CNT_HI_SHIFT 1479,94277
#define I40E_GLPDOC_STAT_RD_MISS_HI_CNT_HI_MASK 1480,94328
#define I40E_GLPDOC_STAT_RD_MISS_LO 1482,94440
#define I40E_GLPDOC_STAT_RD_MISS_LO_CNT_LO_SHIFT 1483,94519
#define I40E_GLPDOC_STAT_RD_MISS_LO_CNT_LO_MASK 1484,94570
#define I40E_DPU_IMEM_CFG 1488,94721
#define I40E_DPU_IMEM_CFG_ECC_EN_SHIFT 1489,94794
#define I40E_DPU_IMEM_CFG_ECC_EN_MASK 1490,94841
#define I40E_DPU_IMEM_CFG_ECC_INVERT_1_SHIFT 1491,94933
#define I40E_DPU_IMEM_CFG_ECC_INVERT_1_MASK 1492,94980
#define I40E_DPU_IMEM_CFG_ECC_INVERT_2_SHIFT 1493,95078
#define I40E_DPU_IMEM_CFG_ECC_INVERT_2_MASK 1494,95125
#define I40E_DPU_IMEM_CFG_LS_FORCE_SHIFT 1495,95223
#define I40E_DPU_IMEM_CFG_LS_FORCE_MASK 1496,95270
#define I40E_DPU_IMEM_CFG_LS_BYPASS_SHIFT 1497,95364
#define I40E_DPU_IMEM_CFG_LS_BYPASS_MASK 1498,95411
#define I40E_DPU_IMEM_CFG_MASK_INT_SHIFT 1499,95506
#define I40E_DPU_IMEM_CFG_MASK_INT_MASK 1500,95553
#define I40E_DPU_IMEM_CFG_FIX_CNT_SHIFT 1501,95647
#define I40E_DPU_IMEM_CFG_FIX_CNT_MASK 1502,95694
#define I40E_DPU_IMEM_CFG_ERR_CNT_SHIFT 1503,95787
#define I40E_DPU_IMEM_CFG_ERR_CNT_MASK 1504,95834
#define I40E_DPU_IMEM_CFG_RME_SHIFT 1505,95927
#define I40E_DPU_IMEM_CFG_RME_MASK 1506,95975
#define I40E_DPU_IMEM_CFG_RM_SHIFT 1507,96064
#define I40E_DPU_IMEM_CFG_RM_MASK 1508,96112
#define I40E_DPU_IMEM_STATUS 1510,96201
#define I40E_DPU_IMEM_STATUS_ECC_ERR_SHIFT 1511,96281
#define I40E_DPU_IMEM_STATUS_ECC_ERR_MASK 1512,96335
#define I40E_DPU_IMEM_STATUS_ECC_FIX_SHIFT 1513,96438
#define I40E_DPU_IMEM_STATUS_ECC_FIX_MASK 1514,96492
#define I40E_DPU_IMEM_STATUS_INIT_DONE_SHIFT 1515,96595
#define I40E_DPU_IMEM_STATUS_INIT_DONE_MASK 1516,96649
#define I40E_DPU_IMEM_STATUS_GLOBAL_INIT_DONE_SHIFT 1517,96754
#define I40E_DPU_IMEM_STATUS_GLOBAL_INIT_DONE_MASK 1518,96808
#define I40E_DPU_RECIPE_ADDR_CFG 1520,96921
#define I40E_DPU_RECIPE_ADDR_CFG_ECC_EN_SHIFT 1521,97001
#define I40E_DPU_RECIPE_ADDR_CFG_ECC_EN_MASK 1522,97055
#define I40E_DPU_RECIPE_ADDR_CFG_ECC_INVERT_1_SHIFT 1523,97161
#define I40E_DPU_RECIPE_ADDR_CFG_ECC_INVERT_1_MASK 1524,97215
#define I40E_DPU_RECIPE_ADDR_CFG_ECC_INVERT_2_SHIFT 1525,97327
#define I40E_DPU_RECIPE_ADDR_CFG_ECC_INVERT_2_MASK 1526,97381
#define I40E_DPU_RECIPE_ADDR_CFG_LS_FORCE_SHIFT 1527,97493
#define I40E_DPU_RECIPE_ADDR_CFG_LS_FORCE_MASK 1528,97547
#define I40E_DPU_RECIPE_ADDR_CFG_LS_BYPASS_SHIFT 1529,97655
#define I40E_DPU_RECIPE_ADDR_CFG_LS_BYPASS_MASK 1530,97709
#define I40E_DPU_RECIPE_ADDR_CFG_MASK_INT_SHIFT 1531,97818
#define I40E_DPU_RECIPE_ADDR_CFG_MASK_INT_MASK 1532,97872
#define I40E_DPU_RECIPE_ADDR_CFG_FIX_CNT_SHIFT 1533,97980
#define I40E_DPU_RECIPE_ADDR_CFG_FIX_CNT_MASK 1534,98034
#define I40E_DPU_RECIPE_ADDR_CFG_ERR_CNT_SHIFT 1535,98141
#define I40E_DPU_RECIPE_ADDR_CFG_ERR_CNT_MASK 1536,98195
#define I40E_DPU_RECIPE_ADDR_CFG_RME_SHIFT 1537,98302
#define I40E_DPU_RECIPE_ADDR_CFG_RME_MASK 1538,98357
#define I40E_DPU_RECIPE_ADDR_CFG_RM_SHIFT 1539,98460
#define I40E_DPU_RECIPE_ADDR_CFG_RM_MASK 1540,98515
#define I40E_DPU_RECIPE_ADDR_STATUS 1542,98618
#define I40E_DPU_RECIPE_ADDR_STATUS_ECC_ERR_SHIFT 1543,98705
#define I40E_DPU_RECIPE_ADDR_STATUS_ECC_ERR_MASK 1544,98766
#define I40E_DPU_RECIPE_ADDR_STATUS_ECC_FIX_SHIFT 1545,98883
#define I40E_DPU_RECIPE_ADDR_STATUS_ECC_FIX_MASK 1546,98944
#define I40E_DPU_RECIPE_ADDR_STATUS_INIT_DONE_SHIFT 1547,99061
#define I40E_DPU_RECIPE_ADDR_STATUS_INIT_DONE_MASK 1548,99122
#define I40E_DPU_RECIPE_ADDR_STATUS_GLOBAL_INIT_DONE_SHIFT 1549,99241
#define I40E_DPU_RECIPE_ADDR_STATUS_GLOBAL_INIT_DONE_MASK 1550,99302
#define I40E_FLEEP_ECC_COR_ERR 1552,99429
#define I40E_FLEEP_ECC_COR_ERR_CNT_SHIFT 1553,99498
#define I40E_FLEEP_ECC_COR_ERR_CNT_MASK 1554,99541
#define I40E_FLEEP_ECC_UNCOR_ERR 1556,99634
#define I40E_FLEEP_ECC_UNCOR_ERR_CNT_SHIFT 1557,99705
#define I40E_FLEEP_ECC_UNCOR_ERR_CNT_MASK 1558,99750
#define I40E_FLEEP_MEM_CFG 1560,99847
#define I40E_FLEEP_MEM_CFG_ECC_EN_SHIFT 1561,99921
#define I40E_FLEEP_MEM_CFG_ECC_EN_MASK 1562,99969
#define I40E_FLEEP_MEM_CFG_ECC_INVERT_1_SHIFT 1563,100063
#define I40E_FLEEP_MEM_CFG_ECC_INVERT_1_MASK 1564,100111
#define I40E_FLEEP_MEM_CFG_ECC_INVERT_2_SHIFT 1565,100211
#define I40E_FLEEP_MEM_CFG_ECC_INVERT_2_MASK 1566,100259
#define I40E_FLEEP_MEM_CFG_LS_FORCE_SHIFT 1567,100359
#define I40E_FLEEP_MEM_CFG_LS_FORCE_MASK 1568,100407
#define I40E_FLEEP_MEM_CFG_LS_BYPASS_SHIFT 1569,100503
#define I40E_FLEEP_MEM_CFG_LS_BYPASS_MASK 1570,100551
#define I40E_FLEEP_MEM_CFG_MASK_INT_SHIFT 1571,100648
#define I40E_FLEEP_MEM_CFG_MASK_INT_MASK 1572,100696
#define I40E_FLEEP_MEM_CFG_FIX_CNT_SHIFT 1573,100792
#define I40E_FLEEP_MEM_CFG_FIX_CNT_MASK 1574,100840
#define I40E_FLEEP_MEM_CFG_ERR_CNT_SHIFT 1575,100935
#define I40E_FLEEP_MEM_CFG_ERR_CNT_MASK 1576,100983
#define I40E_FLEEP_MEM_CFG_RME_SHIFT 1577,101078
#define I40E_FLEEP_MEM_CFG_RME_MASK 1578,101127
#define I40E_FLEEP_MEM_CFG_RM_SHIFT 1579,101218
#define I40E_FLEEP_MEM_CFG_RM_MASK 1580,101267
#define I40E_FLEEP_MEM_STATUS 1582,101358
#define I40E_FLEEP_MEM_STATUS_ECC_ERR_SHIFT 1583,101439
#define I40E_FLEEP_MEM_STATUS_ECC_ERR_MASK 1584,101494
#define I40E_FLEEP_MEM_STATUS_ECC_FIX_SHIFT 1585,101599
#define I40E_FLEEP_MEM_STATUS_ECC_FIX_MASK 1586,101654
#define I40E_FLEEP_MEM_STATUS_INIT_DONE_SHIFT 1587,101759
#define I40E_FLEEP_MEM_STATUS_INIT_DONE_MASK 1588,101814
#define I40E_FLEEP_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 1589,101921
#define I40E_FLEEP_MEM_STATUS_GLOBAL_INIT_DONE_MASK 1590,101976
#define I40E_FOC_CACHE_DBG_CTL 1592,102091
#define I40E_FOC_CACHE_DBG_CTL_ADR_SHIFT 1593,102165
#define I40E_FOC_CACHE_DBG_CTL_ADR_MASK 1594,102211
#define I40E_FOC_CACHE_DBG_CTL_DW_SEL_SHIFT 1595,102308
#define I40E_FOC_CACHE_DBG_CTL_DW_SEL_MASK 1596,102355
#define I40E_FOC_CACHE_DBG_CTL_RD_EN_SHIFT 1597,102452
#define I40E_FOC_CACHE_DBG_CTL_RD_EN_MASK 1598,102499
#define I40E_FOC_CACHE_DBG_CTL_DONE_SHIFT 1599,102594
#define I40E_FOC_CACHE_DBG_CTL_DONE_MASK 1600,102641
#define I40E_FOC_CACHE_DBG_DATA 1602,102736
#define I40E_FOC_CACHE_DBG_DATA_RD_DW_SHIFT 1603,102810
#define I40E_FOC_CACHE_DBG_DATA_RD_DW_MASK 1604,102856
#define I40E_FOC_CACHE_MEM_CFG 1606,102960
#define I40E_FOC_CACHE_MEM_CFG_ECC_EN_SHIFT 1607,103038
#define I40E_FOC_CACHE_MEM_CFG_ECC_EN_MASK 1608,103090
#define I40E_FOC_CACHE_MEM_CFG_ECC_INVERT_1_SHIFT 1609,103192
#define I40E_FOC_CACHE_MEM_CFG_ECC_INVERT_1_MASK 1610,103244
#define I40E_FOC_CACHE_MEM_CFG_ECC_INVERT_2_SHIFT 1611,103352
#define I40E_FOC_CACHE_MEM_CFG_ECC_INVERT_2_MASK 1612,103404
#define I40E_FOC_CACHE_MEM_CFG_LS_FORCE_SHIFT 1613,103512
#define I40E_FOC_CACHE_MEM_CFG_LS_FORCE_MASK 1614,103564
#define I40E_FOC_CACHE_MEM_CFG_LS_BYPASS_SHIFT 1615,103668
#define I40E_FOC_CACHE_MEM_CFG_LS_BYPASS_MASK 1616,103720
#define I40E_FOC_CACHE_MEM_CFG_MASK_INT_SHIFT 1617,103825
#define I40E_FOC_CACHE_MEM_CFG_MASK_INT_MASK 1618,103877
#define I40E_FOC_CACHE_MEM_CFG_FIX_CNT_SHIFT 1619,103981
#define I40E_FOC_CACHE_MEM_CFG_FIX_CNT_MASK 1620,104033
#define I40E_FOC_CACHE_MEM_CFG_ERR_CNT_SHIFT 1621,104136
#define I40E_FOC_CACHE_MEM_CFG_ERR_CNT_MASK 1622,104188
#define I40E_FOC_CACHE_MEM_CFG_RME_SHIFT 1623,104291
#define I40E_FOC_CACHE_MEM_CFG_RME_MASK 1624,104344
#define I40E_FOC_CACHE_MEM_CFG_RM_SHIFT 1625,104443
#define I40E_FOC_CACHE_MEM_CFG_RM_MASK 1626,104496
#define I40E_FOC_CAHCE_MEM_STATUS 1628,104595
#define I40E_FOC_CAHCE_MEM_STATUS_ECC_ERR_SHIFT 1629,104680
#define I40E_FOC_CAHCE_MEM_STATUS_ECC_ERR_MASK 1630,104739
#define I40E_FOC_CAHCE_MEM_STATUS_ECC_FIX_SHIFT 1631,104852
#define I40E_FOC_CAHCE_MEM_STATUS_ECC_FIX_MASK 1632,104911
#define I40E_FOC_CAHCE_MEM_STATUS_INIT_DONE_SHIFT 1633,105024
#define I40E_FOC_CAHCE_MEM_STATUS_INIT_DONE_MASK 1634,105083
#define I40E_FOC_CAHCE_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 1635,105198
#define I40E_FOC_CAHCE_MEM_STATUS_GLOBAL_INIT_DONE_MASK 1636,105257
#define I40E_FOC_ECC_COR_ERR 1638,105380
#define I40E_FOC_ECC_COR_ERR_CNT_SHIFT 1639,105447
#define I40E_FOC_ECC_COR_ERR_CNT_MASK 1640,105488
#define I40E_FOC_ECC_UNCOR_ERR 1642,105577
#define I40E_FOC_ECC_UNCOR_ERR_CNT_SHIFT 1643,105646
#define I40E_FOC_ECC_UNCOR_ERR_CNT_MASK 1644,105689
#define I40E_FOC_EVICT_MEM_CFG 1646,105782
#define I40E_FOC_EVICT_MEM_CFG_ECC_EN_SHIFT 1647,105860
#define I40E_FOC_EVICT_MEM_CFG_ECC_EN_MASK 1648,105912
#define I40E_FOC_EVICT_MEM_CFG_ECC_INVERT_1_SHIFT 1649,106014
#define I40E_FOC_EVICT_MEM_CFG_ECC_INVERT_1_MASK 1650,106066
#define I40E_FOC_EVICT_MEM_CFG_ECC_INVERT_2_SHIFT 1651,106174
#define I40E_FOC_EVICT_MEM_CFG_ECC_INVERT_2_MASK 1652,106226
#define I40E_FOC_EVICT_MEM_CFG_LS_FORCE_SHIFT 1653,106334
#define I40E_FOC_EVICT_MEM_CFG_LS_FORCE_MASK 1654,106386
#define I40E_FOC_EVICT_MEM_CFG_LS_BYPASS_SHIFT 1655,106490
#define I40E_FOC_EVICT_MEM_CFG_LS_BYPASS_MASK 1656,106542
#define I40E_FOC_EVICT_MEM_CFG_MASK_INT_SHIFT 1657,106647
#define I40E_FOC_EVICT_MEM_CFG_MASK_INT_MASK 1658,106699
#define I40E_FOC_EVICT_MEM_CFG_FIX_CNT_SHIFT 1659,106803
#define I40E_FOC_EVICT_MEM_CFG_FIX_CNT_MASK 1660,106855
#define I40E_FOC_EVICT_MEM_CFG_ERR_CNT_SHIFT 1661,106958
#define I40E_FOC_EVICT_MEM_CFG_ERR_CNT_MASK 1662,107010
#define I40E_FOC_EVICT_MEM_CFG_RME_SHIFT 1663,107113
#define I40E_FOC_EVICT_MEM_CFG_RME_MASK 1664,107166
#define I40E_FOC_EVICT_MEM_CFG_RM_SHIFT 1665,107265
#define I40E_FOC_EVICT_MEM_CFG_RM_MASK 1666,107318
#define I40E_FOC_EVICT_MEM_STATUS 1668,107417
#define I40E_FOC_EVICT_MEM_STATUS_ECC_ERR_SHIFT 1669,107502
#define I40E_FOC_EVICT_MEM_STATUS_ECC_ERR_MASK 1670,107561
#define I40E_FOC_EVICT_MEM_STATUS_ECC_FIX_SHIFT 1671,107674
#define I40E_FOC_EVICT_MEM_STATUS_ECC_FIX_MASK 1672,107733
#define I40E_FOC_EVICT_MEM_STATUS_INIT_DONE_SHIFT 1673,107846
#define I40E_FOC_EVICT_MEM_STATUS_INIT_DONE_MASK 1674,107905
#define I40E_FOC_EVICT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 1675,108020
#define I40E_FOC_EVICT_MEM_STATUS_GLOBAL_INIT_DONE_MASK 1676,108079
#define I40E_FOC_FD_DBG_CTL 1678,108202
#define I40E_FOC_FD_DBG_CTL_ADR_SHIFT 1679,108273
#define I40E_FOC_FD_DBG_CTL_ADR_MASK 1680,108316
#define I40E_FOC_FD_DBG_CTL_DW_SEL_SHIFT 1681,108407
#define I40E_FOC_FD_DBG_CTL_DW_SEL_MASK 1682,108451
#define I40E_FOC_FD_DBG_CTL_RD_EN_SHIFT 1683,108542
#define I40E_FOC_FD_DBG_CTL_RD_EN_MASK 1684,108586
#define I40E_FOC_FD_DBG_CTL_DONE_SHIFT 1685,108675
#define I40E_FOC_FD_DBG_CTL_DONE_MASK 1686,108719
#define I40E_FOC_FD_DBG_DATA 1688,108808
#define I40E_FOC_FD_DBG_DATA_RD_DW_SHIFT 1689,108879
#define I40E_FOC_FD_DBG_DATA_RD_DW_MASK 1690,108922
#define I40E_FOC_FD_MEM_CFG 1692,109020
#define I40E_FOC_FD_MEM_CFG_ECC_EN_SHIFT 1693,109095
#define I40E_FOC_FD_MEM_CFG_ECC_EN_MASK 1694,109144
#define I40E_FOC_FD_MEM_CFG_ECC_INVERT_1_SHIFT 1695,109240
#define I40E_FOC_FD_MEM_CFG_ECC_INVERT_1_MASK 1696,109289
#define I40E_FOC_FD_MEM_CFG_ECC_INVERT_2_SHIFT 1697,109391
#define I40E_FOC_FD_MEM_CFG_ECC_INVERT_2_MASK 1698,109440
#define I40E_FOC_FD_MEM_CFG_LS_FORCE_SHIFT 1699,109542
#define I40E_FOC_FD_MEM_CFG_LS_FORCE_MASK 1700,109591
#define I40E_FOC_FD_MEM_CFG_LS_BYPASS_SHIFT 1701,109689
#define I40E_FOC_FD_MEM_CFG_LS_BYPASS_MASK 1702,109738
#define I40E_FOC_FD_MEM_CFG_MASK_INT_SHIFT 1703,109837
#define I40E_FOC_FD_MEM_CFG_MASK_INT_MASK 1704,109886
#define I40E_FOC_FD_MEM_CFG_FIX_CNT_SHIFT 1705,109984
#define I40E_FOC_FD_MEM_CFG_FIX_CNT_MASK 1706,110033
#define I40E_FOC_FD_MEM_CFG_ERR_CNT_SHIFT 1707,110130
#define I40E_FOC_FD_MEM_CFG_ERR_CNT_MASK 1708,110179
#define I40E_FOC_FD_MEM_CFG_RME_SHIFT 1709,110276
#define I40E_FOC_FD_MEM_CFG_RME_MASK 1710,110326
#define I40E_FOC_FD_MEM_CFG_RM_SHIFT 1711,110419
#define I40E_FOC_FD_MEM_CFG_RM_MASK 1712,110469
#define I40E_FOC_FD_MEM_STATUS 1714,110562
#define I40E_FOC_FD_MEM_STATUS_ECC_ERR_SHIFT 1715,110644
#define I40E_FOC_FD_MEM_STATUS_ECC_ERR_MASK 1716,110700
#define I40E_FOC_FD_MEM_STATUS_ECC_FIX_SHIFT 1717,110807
#define I40E_FOC_FD_MEM_STATUS_ECC_FIX_MASK 1718,110863
#define I40E_FOC_FD_MEM_STATUS_INIT_DONE_SHIFT 1719,110970
#define I40E_FOC_FD_MEM_STATUS_INIT_DONE_MASK 1720,111026
#define I40E_FOC_FD_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 1721,111135
#define I40E_FOC_FD_MEM_STATUS_GLOBAL_INIT_DONE_MASK 1722,111191
#define I40E_FOC_FILL_MEM_CFG 1724,111308
#define I40E_FOC_FILL_MEM_CFG_ECC_EN_SHIFT 1725,111385
#define I40E_FOC_FILL_MEM_CFG_ECC_EN_MASK 1726,111436
#define I40E_FOC_FILL_MEM_CFG_ECC_INVERT_1_SHIFT 1727,111536
#define I40E_FOC_FILL_MEM_CFG_ECC_INVERT_1_MASK 1728,111587
#define I40E_FOC_FILL_MEM_CFG_ECC_INVERT_2_SHIFT 1729,111693
#define I40E_FOC_FILL_MEM_CFG_ECC_INVERT_2_MASK 1730,111744
#define I40E_FOC_FILL_MEM_CFG_LS_FORCE_SHIFT 1731,111850
#define I40E_FOC_FILL_MEM_CFG_LS_FORCE_MASK 1732,111901
#define I40E_FOC_FILL_MEM_CFG_LS_BYPASS_SHIFT 1733,112003
#define I40E_FOC_FILL_MEM_CFG_LS_BYPASS_MASK 1734,112054
#define I40E_FOC_FILL_MEM_CFG_MASK_INT_SHIFT 1735,112157
#define I40E_FOC_FILL_MEM_CFG_MASK_INT_MASK 1736,112208
#define I40E_FOC_FILL_MEM_CFG_FIX_CNT_SHIFT 1737,112310
#define I40E_FOC_FILL_MEM_CFG_FIX_CNT_MASK 1738,112361
#define I40E_FOC_FILL_MEM_CFG_ERR_CNT_SHIFT 1739,112462
#define I40E_FOC_FILL_MEM_CFG_ERR_CNT_MASK 1740,112513
#define I40E_FOC_FILL_MEM_CFG_RME_SHIFT 1741,112614
#define I40E_FOC_FILL_MEM_CFG_RME_MASK 1742,112666
#define I40E_FOC_FILL_MEM_CFG_RM_SHIFT 1743,112763
#define I40E_FOC_FILL_MEM_CFG_RM_MASK 1744,112815
#define I40E_FOC_FILL_MEM_STATUS 1746,112912
#define I40E_FOC_FILL_MEM_STATUS_ECC_ERR_SHIFT 1747,112996
#define I40E_FOC_FILL_MEM_STATUS_ECC_ERR_MASK 1748,113054
#define I40E_FOC_FILL_MEM_STATUS_ECC_FIX_SHIFT 1749,113165
#define I40E_FOC_FILL_MEM_STATUS_ECC_FIX_MASK 1750,113223
#define I40E_FOC_FILL_MEM_STATUS_INIT_DONE_SHIFT 1751,113334
#define I40E_FOC_FILL_MEM_STATUS_INIT_DONE_MASK 1752,113392
#define I40E_FOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 1753,113505
#define I40E_FOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_MASK 1754,113563
#define I40E_FOC_TAG_DBG_CTL 1756,113684
#define I40E_FOC_TAG_DBG_CTL_ADR_SHIFT 1757,113756
#define I40E_FOC_TAG_DBG_CTL_ADR_MASK 1758,113800
#define I40E_FOC_TAG_DBG_CTL_DW_SEL_SHIFT 1759,113893
#define I40E_FOC_TAG_DBG_CTL_DW_SEL_MASK 1760,113938
#define I40E_FOC_TAG_DBG_CTL_RD_EN_SHIFT 1761,114031
#define I40E_FOC_TAG_DBG_CTL_RD_EN_MASK 1762,114076
#define I40E_FOC_TAG_DBG_CTL_DONE_SHIFT 1763,114167
#define I40E_FOC_TAG_DBG_CTL_DONE_MASK 1764,114212
#define I40E_FOC_TAG_DBG_DATA 1766,114303
#define I40E_FOC_TAG_DBG_DATA_RD_DW_SHIFT 1767,114375
#define I40E_FOC_TAG_DBG_DATA_RD_DW_MASK 1768,114419
#define I40E_FOC_TAG_MEM_CFG 1770,114519
#define I40E_FOC_TAG_MEM_CFG_ECC_EN_SHIFT 1771,114595
#define I40E_FOC_TAG_MEM_CFG_ECC_EN_MASK 1772,114645
#define I40E_FOC_TAG_MEM_CFG_ECC_INVERT_1_SHIFT 1773,114743
#define I40E_FOC_TAG_MEM_CFG_ECC_INVERT_1_MASK 1774,114793
#define I40E_FOC_TAG_MEM_CFG_ECC_INVERT_2_SHIFT 1775,114897
#define I40E_FOC_TAG_MEM_CFG_ECC_INVERT_2_MASK 1776,114947
#define I40E_FOC_TAG_MEM_CFG_LS_FORCE_SHIFT 1777,115051
#define I40E_FOC_TAG_MEM_CFG_LS_FORCE_MASK 1778,115101
#define I40E_FOC_TAG_MEM_CFG_LS_BYPASS_SHIFT 1779,115201
#define I40E_FOC_TAG_MEM_CFG_LS_BYPASS_MASK 1780,115251
#define I40E_FOC_TAG_MEM_CFG_MASK_INT_SHIFT 1781,115352
#define I40E_FOC_TAG_MEM_CFG_MASK_INT_MASK 1782,115402
#define I40E_FOC_TAG_MEM_CFG_FIX_CNT_SHIFT 1783,115502
#define I40E_FOC_TAG_MEM_CFG_FIX_CNT_MASK 1784,115552
#define I40E_FOC_TAG_MEM_CFG_ERR_CNT_SHIFT 1785,115651
#define I40E_FOC_TAG_MEM_CFG_ERR_CNT_MASK 1786,115701
#define I40E_FOC_TAG_MEM_CFG_RME_SHIFT 1787,115800
#define I40E_FOC_TAG_MEM_CFG_RME_MASK 1788,115851
#define I40E_FOC_TAG_MEM_CFG_RM_SHIFT 1789,115946
#define I40E_FOC_TAG_MEM_CFG_RM_MASK 1790,115997
#define I40E_FOC_TAG_MEM_STATUS 1792,116092
#define I40E_FOC_TAG_MEM_STATUS_ECC_ERR_SHIFT 1793,116175
#define I40E_FOC_TAG_MEM_STATUS_ECC_ERR_MASK 1794,116232
#define I40E_FOC_TAG_MEM_STATUS_ECC_FIX_SHIFT 1795,116341
#define I40E_FOC_TAG_MEM_STATUS_ECC_FIX_MASK 1796,116398
#define I40E_FOC_TAG_MEM_STATUS_INIT_DONE_SHIFT 1797,116507
#define I40E_FOC_TAG_MEM_STATUS_INIT_DONE_MASK 1798,116564
#define I40E_FOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 1799,116675
#define I40E_FOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_MASK 1800,116732
#define I40E_FVL_STAT_ECC_COR_ERR 1802,116851
#define I40E_FVL_STAT_ECC_COR_ERR_CNT_SHIFT 1803,116923
#define I40E_FVL_STAT_ECC_COR_ERR_CNT_MASK 1804,116969
#define I40E_FVL_STAT_ECC_UNCOR_ERR 1806,117068
#define I40E_FVL_STAT_ECC_UNCOR_ERR_CNT_SHIFT 1807,117142
#define I40E_FVL_STAT_ECC_UNCOR_ERR_CNT_MASK 1808,117190
#define I40E_FVL_STAT_MEM_CFG(1810,117293
#define I40E_FVL_STAT_MEM_CFG_MAX_INDEX 1811,117401
#define I40E_FVL_STAT_MEM_CFG_ECC_EN_SHIFT 1812,117453
#define I40E_FVL_STAT_MEM_CFG_ECC_EN_MASK 1813,117504
#define I40E_FVL_STAT_MEM_CFG_ECC_INVERT_1_SHIFT 1814,117604
#define I40E_FVL_STAT_MEM_CFG_ECC_INVERT_1_MASK 1815,117655
#define I40E_FVL_STAT_MEM_CFG_ECC_INVERT_2_SHIFT 1816,117761
#define I40E_FVL_STAT_MEM_CFG_ECC_INVERT_2_MASK 1817,117812
#define I40E_FVL_STAT_MEM_CFG_LS_FORCE_SHIFT 1818,117918
#define I40E_FVL_STAT_MEM_CFG_LS_FORCE_MASK 1819,117969
#define I40E_FVL_STAT_MEM_CFG_LS_BYPASS_SHIFT 1820,118071
#define I40E_FVL_STAT_MEM_CFG_LS_BYPASS_MASK 1821,118122
#define I40E_FVL_STAT_MEM_CFG_MASK_INT_SHIFT 1822,118225
#define I40E_FVL_STAT_MEM_CFG_MASK_INT_MASK 1823,118276
#define I40E_FVL_STAT_MEM_CFG_FIX_CNT_SHIFT 1824,118378
#define I40E_FVL_STAT_MEM_CFG_FIX_CNT_MASK 1825,118429
#define I40E_FVL_STAT_MEM_CFG_ERR_CNT_SHIFT 1826,118530
#define I40E_FVL_STAT_MEM_CFG_ERR_CNT_MASK 1827,118581
#define I40E_FVL_STAT_MEM_CFG_RME_SHIFT 1828,118682
#define I40E_FVL_STAT_MEM_CFG_RME_MASK 1829,118734
#define I40E_FVL_STAT_MEM_CFG_RM_SHIFT 1830,118831
#define I40E_FVL_STAT_MEM_CFG_RM_MASK 1831,118883
#define I40E_FVL_STAT_MEM_STATUS(1833,118980
#define I40E_FVL_STAT_MEM_STATUS_MAX_INDEX 1834,119095
#define I40E_FVL_STAT_MEM_STATUS_ECC_ERR_SHIFT 1835,119154
#define I40E_FVL_STAT_MEM_STATUS_ECC_ERR_MASK 1836,119212
#define I40E_FVL_STAT_MEM_STATUS_ECC_FIX_SHIFT 1837,119323
#define I40E_FVL_STAT_MEM_STATUS_ECC_FIX_MASK 1838,119381
#define I40E_FVL_STAT_MEM_STATUS_INIT_DONE_SHIFT 1839,119492
#define I40E_FVL_STAT_MEM_STATUS_INIT_DONE_MASK 1840,119550
#define I40E_FVL_STAT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 1841,119663
#define I40E_FVL_STAT_MEM_STATUS_GLOBAL_INIT_DONE_MASK 1842,119721
#define I40E_GL_CRITERRMODMASK0 1844,119842
#define I40E_GL_CRITERRMODMASK0_MODULE_MASK0_SHIFT 1845,119923
#define I40E_GL_CRITERRMODMASK0_MODULE_MASK0_MASK 1846,119976
#define I40E_GL_CRITERRMODMASK1 1848,120094
#define I40E_GL_CRITERRMODMASK1_MODULE_MASK1_SHIFT 1849,120175
#define I40E_GL_CRITERRMODMASK1_MODULE_MASK1_MASK 1850,120228
#define I40E_GL_CRITERRMODMASK2 1852,120346
#define I40E_GL_CRITERRMODMASK2_MODULE_MASK2_SHIFT 1853,120427
#define I40E_GL_CRITERRMODMASK2_MODULE_MASK2_MASK 1854,120480
#define I40E_GL_CRITERRMODMASK3 1856,120598
#define I40E_GL_CRITERRMODMASK3_MODULE_MASK3_SHIFT 1857,120679
#define I40E_GL_CRITERRMODMASK3_MODULE_MASK3_MASK 1858,120732
#define I40E_GL_CRITERRTRGTMASK0 1860,120850
#define I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_INST_SHIFT 1861,120939
#define I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_INST_MASK 1862,121000
#define I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_TYPE_SHIFT 1863,121125
#define I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_TYPE_MASK 1864,121186
#define I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_MODULE_SHIFT 1865,121310
#define I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_0_MODULE_MASK 1866,121371
#define I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_INST_SHIFT 1867,121498
#define I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_INST_MASK 1868,121560
#define I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_TYPE_SHIFT 1869,121685
#define I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_TYPE_MASK 1870,121747
#define I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_MODULE_SHIFT 1871,121871
#define I40E_GL_CRITERRTRGTMASK0_TRGT_MATCH_1_MODULE_MASK 1872,121933
#define I40E_GL_CRITERRTRGTMASK1 1874,122061
#define I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_INST_SHIFT 1875,122150
#define I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_INST_MASK 1876,122211
#define I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_TYPE_SHIFT 1877,122336
#define I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_TYPE_MASK 1878,122397
#define I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_MODULE_SHIFT 1879,122521
#define I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_2_MODULE_MASK 1880,122582
#define I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_INST_SHIFT 1881,122709
#define I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_INST_MASK 1882,122771
#define I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_TYPE_SHIFT 1883,122896
#define I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_TYPE_MASK 1884,122958
#define I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_MODULE_SHIFT 1885,123082
#define I40E_GL_CRITERRTRGTMASK1_TRGT_MATCH_3_MODULE_MASK 1886,123144
#define I40E_GL_CRITERRTRGTMASK2 1888,123272
#define I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_INST_SHIFT 1889,123361
#define I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_INST_MASK 1890,123422
#define I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_TYPE_SHIFT 1891,123547
#define I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_TYPE_MASK 1892,123608
#define I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_MODULE_SHIFT 1893,123732
#define I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_4_MODULE_MASK 1894,123793
#define I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_INST_SHIFT 1895,123920
#define I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_INST_MASK 1896,123982
#define I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_TYPE_SHIFT 1897,124107
#define I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_TYPE_MASK 1898,124169
#define I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_MODULE_SHIFT 1899,124293
#define I40E_GL_CRITERRTRGTMASK2_TRGT_MATCH_5_MODULE_MASK 1900,124355
#define I40E_GL_CRITERRTRGTMASK3 1902,124483
#define I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_INST_SHIFT 1903,124572
#define I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_INST_MASK 1904,124633
#define I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_TYPE_SHIFT 1905,124758
#define I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_TYPE_MASK 1906,124819
#define I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_MODULE_SHIFT 1907,124943
#define I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_6_MODULE_MASK 1908,125004
#define I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_INST_SHIFT 1909,125131
#define I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_INST_MASK 1910,125193
#define I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_TYPE_SHIFT 1911,125318
#define I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_TYPE_MASK 1912,125380
#define I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_MODULE_SHIFT 1913,125504
#define I40E_GL_CRITERRTRGTMASK3_TRGT_MATCH_7_MODULE_MASK 1914,125566
#define I40E_GL_CRITERRTRGTMASK4 1916,125694
#define I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_INST_SHIFT 1917,125783
#define I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_INST_MASK 1918,125844
#define I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_TYPE_SHIFT 1919,125969
#define I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_TYPE_MASK 1920,126030
#define I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_MODULE_SHIFT 1921,126154
#define I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_8_MODULE_MASK 1922,126215
#define I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_INST_SHIFT 1923,126342
#define I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_INST_MASK 1924,126404
#define I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_TYPE_SHIFT 1925,126529
#define I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_TYPE_MASK 1926,126591
#define I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_MODULE_SHIFT 1927,126715
#define I40E_GL_CRITERRTRGTMASK4_TRGT_MATCH_9_MODULE_MASK 1928,126777
#define I40E_GL_CRITERRTRGTMASK5 1930,126905
#define I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_INST_SHIFT 1931,126995
#define I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_INST_MASK 1932,127057
#define I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_TYPE_SHIFT 1933,127184
#define I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_TYPE_MASK 1934,127246
#define I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_MODULE_SHIFT 1935,127372
#define I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_10_MODULE_MASK 1936,127434
#define I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_INST_SHIFT 1937,127563
#define I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_INST_MASK 1938,127626
#define I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_TYPE_SHIFT 1939,127753
#define I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_TYPE_MASK 1940,127816
#define I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_MODULE_SHIFT 1941,127942
#define I40E_GL_CRITERRTRGTMASK5_TRGT_MATCH_11_MODULE_MASK 1942,128005
#define I40E_GL_CRITERRTRGTMASK6 1944,128135
#define I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_INST_SHIFT 1945,128225
#define I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_INST_MASK 1946,128287
#define I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_TYPE_SHIFT 1947,128414
#define I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_TYPE_MASK 1948,128476
#define I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_MODULE_SHIFT 1949,128602
#define I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_12_MODULE_MASK 1950,128664
#define I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_INST_SHIFT 1951,128793
#define I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_INST_MASK 1952,128856
#define I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_TYPE_SHIFT 1953,128983
#define I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_TYPE_MASK 1954,129046
#define I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_MODULE_SHIFT 1955,129172
#define I40E_GL_CRITERRTRGTMASK6_TRGT_MATCH_13_MODULE_MASK 1956,129235
#define I40E_GL_CRITERRTRGTMASK7 1958,129365
#define I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_INST_SHIFT 1959,129455
#define I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_INST_MASK 1960,129517
#define I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_TYPE_SHIFT 1961,129644
#define I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_TYPE_MASK 1962,129706
#define I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_MODULE_SHIFT 1963,129832
#define I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_14_MODULE_MASK 1964,129894
#define I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_INST_SHIFT 1965,130023
#define I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_INST_MASK 1966,130086
#define I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_TYPE_SHIFT 1967,130213
#define I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_TYPE_MASK 1968,130276
#define I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_MODULE_SHIFT 1969,130402
#define I40E_GL_CRITERRTRGTMASK7_TRGT_MATCH_15_MODULE_MASK 1970,130465
#define I40E_GL_DBG_DATA 1972,130595
#define I40E_GL_DBG_DATA_GL_DBG_DATA_SHIFT 1973,130668
#define I40E_GL_DBG_DATA_GL_DBG_DATA_MASK 1974,130713
#define I40E_GL_DBGEMPR 1976,130815
#define I40E_GL_DBGEMPR_RSV_DATA_SHIFT 1977,130883
#define I40E_GL_DBGEMPR_RSV_DATA_MASK 1978,130924
#define I40E_GL_DBGPOR 1980,131018
#define I40E_GL_DBGPOR_ROM_EMPR_TRIGGER_SHIFT 1981,131092
#define I40E_GL_DBGPOR_ROM_EMPR_TRIGGER_MASK 1982,131140
#define I40E_GL_DBGPOR_RSV_DATA_SHIFT 1983,131240
#define I40E_GL_DBGPOR_RSV_DATA_MASK 1984,131288
#define I40E_GL_DBGRST 1986,131388
#define I40E_GL_DBGRST_PRST_RSV_DATA_SHIFT 1987,131460
#define I40E_GL_DBGRST_PRST_RSV_DATA_MASK 1988,131506
#define I40E_GL_DBGRST_IBR_RSV_DATA_SHIFT 1989,131602
#define I40E_GL_DBGRST_IBR_RSV_DATA_MASK 1990,131648
#define I40E_GL_DBGRST_GLBR_RSV_DATA_SHIFT 1991,131743
#define I40E_GL_DBGRST_GLBR_RSV_DATA_MASK 1992,131790
#define I40E_GL_DBGRST_CORER_RSV_DATA_SHIFT 1993,131886
#define I40E_GL_DBGRST_CORER_RSV_DATA_MASK 1994,131933
#define I40E_GL_MDEF_TR_CFG 1996,132031
#define I40E_GL_MDEF_TR_CFG_TCP_TR_IDX_SHIFT 1997,132107
#define I40E_GL_MDEF_TR_CFG_TCP_TR_IDX_MASK 1998,132155
#define I40E_GL_MDEF_TR_CFG_UDP_TR_IDX_SHIFT 1999,132255
#define I40E_GL_MDEF_TR_CFG_UDP_TR_IDX_MASK 2000,132303
#define I40E_GL_MDEF_TR_CFG_IPV4_TR_IDX_SHIFT 2001,132403
#define I40E_GL_MDEF_TR_CFG_IPV4_TR_IDX_MASK 2002,132452
#define I40E_GL_MDEF_TR_CFG_IPV6_TR_IDX_SHIFT 2003,132553
#define I40E_GL_MDEF_TR_CFG_IPV6_TR_IDX_MASK 2004,132602
#define I40E_GL_MDEF_TR_CFG_VLAN_TR_IDX_SHIFT 2005,132703
#define I40E_GL_MDEF_TR_CFG_VLAN_TR_IDX_MASK 2006,132752
#define I40E_GL_MDEF_TR_EXT_CFG 2008,132854
#define I40E_GL_MDEF_TR_EXT_CFG_FCTRL_TR_IDX_SHIFT 2009,132935
#define I40E_GL_MDEF_TR_EXT_CFG_FCTRL_TR_IDX_MASK 2010,132988
#define I40E_GL_MTG_HSH_CTL 2012,133100
#define I40E_GL_MTG_HSH_CTL_HASH_MODE_SHIFT 2013,133174
#define I40E_GL_MTG_HSH_CTL_HASH_MODE_MASK 2014,133220
#define I40E_GL_MTG_MAP 2016,133317
#define I40E_GL_MTG_MAP_ETAG_FV_IDX_SHIFT 2017,133392
#define I40E_GL_MTG_MAP_ETAG_FV_IDX_MASK 2018,133439
#define I40E_GL_MTG_MAP_ETAG_TR_IDX_SHIFT 2019,133535
#define I40E_GL_MTG_MAP_ETAG_TR_IDX_MASK 2020,133582
#define I40E_GL_MTG_MAP_SRC_TAG_FV_IDX_SHIFT 2021,133678
#define I40E_GL_MTG_MAP_SRC_TAG_FV_IDX_MASK 2022,133726
#define I40E_GL_MTG_MAP_STAG_FV_IDX_SHIFT 2023,133825
#define I40E_GL_MTG_MAP_STAG_FV_IDX_MASK 2024,133873
#define I40E_GL_MTG_MAP_STAG_TR_IDX_SHIFT 2025,133969
#define I40E_GL_MTG_MAP_STAG_TR_IDX_MASK 2026,134017
#define I40E_GL_MTG_MAP_EXT 2028,134114
#define I40E_GL_MTG_MAP_EXT_O_VLAN_FV_IDX_SHIFT 2029,134192
#define I40E_GL_MTG_MAP_EXT_O_VLAN_FV_IDX_MASK 2030,134242
#define I40E_GL_MTG_MAP_EXT_O_VLAN_TR_IDX_SHIFT 2031,134347
#define I40E_GL_MTG_MAP_EXT_O_VLAN_TR_IDX_MASK 2032,134397
#define I40E_GL_MTG_REP_FLU_CTL 2034,134503
#define I40E_GL_MTG_REP_FLU_CTL_FLU_MODE_SHIFT 2035,134580
#define I40E_GL_MTG_REP_FLU_CTL_FLU_MODE_MASK 2036,134629
#define I40E_GL_MTG_REP_FLU_CTL_FLU_OVTH_SHIFT 2037,134731
#define I40E_GL_MTG_REP_FLU_CTL_FLU_OVTH_MASK 2038,134780
#define I40E_GL_MTG_REP_MFIFO_CTL 2040,134884
#define I40E_GL_MTG_REP_MFIFO_CTL_UP_STRICT_PR_SHIFT 2041,134968
#define I40E_GL_MTG_REP_MFIFO_CTL_UP_STRICT_PR_MASK 2042,135024
#define I40E_GL_MTG_REP_MFIFO_CTL_PRT_STRICT_PR_SHIFT 2043,135139
#define I40E_GL_MTG_REP_MFIFO_CTL_PRT_STRICT_PR_MASK 2044,135195
#define I40E_GL_MTG_TBL_CTL 2046,135312
#define I40E_GL_MTG_TBL_CTL_FLU_MODE_SHIFT 2047,135385
#define I40E_GL_MTG_TBL_CTL_FLU_MODE_MASK 2048,135430
#define I40E_GL_MTG_TBL_CTL_FLU_OVTH_SHIFT 2049,135524
#define I40E_GL_MTG_TBL_CTL_FLU_OVTH_MASK 2050,135569
#define I40E_GL_PRE_FLU_CTL(2052,135665
#define I40E_GL_PRE_FLU_CTL_MAX_INDEX 2053,135768
#define I40E_GL_PRE_FLU_CTL_FLU_MODE_SHIFT 2054,135813
#define I40E_GL_PRE_FLU_CTL_FLU_MODE_MASK 2055,135858
#define I40E_GL_PRE_FLU_CTL_FLU_OVTH_SHIFT 2056,135952
#define I40E_GL_PRE_FLU_CTL_FLU_OVTH_MASK 2057,135997
#define I40E_GL_PRE_HSH_KEY_D0 2059,136093
#define I40E_GL_PRE_HSH_KEY_D0_HASH_KEY_SHIFT 2060,136169
#define I40E_GL_PRE_HSH_KEY_D0_HASH_KEY_MASK 2061,136217
#define I40E_GL_PRE_HSH_KEY_D1 2063,136325
#define I40E_GL_PRE_HSH_KEY_D1_HASH_KEY_SHIFT 2064,136401
#define I40E_GL_PRE_HSH_KEY_D1_HASH_KEY_MASK 2065,136449
#define I40E_GL_PRE_HSH_KEY_D2 2067,136557
#define I40E_GL_PRE_HSH_KEY_D2_HASH_KEY_SHIFT 2068,136633
#define I40E_GL_PRE_HSH_KEY_D2_HASH_KEY_MASK 2069,136681
#define I40E_GL_PRE_HSH_KEY_D3 2071,136789
#define I40E_GL_PRE_HSH_KEY_D3_HASH_KEY_SHIFT 2072,136865
#define I40E_GL_PRE_HSH_KEY_D3_HASH_KEY_MASK 2073,136913
#define I40E_GL_PRE_MNG_ARP_FLD_CFG 2075,137021
#define I40E_GL_PRE_MNG_ARP_FLD_CFG_FV_IDX_SHIFT 2076,137111
#define I40E_GL_PRE_MNG_ARP_FLD_CFG_FV_IDX_MASK 2077,137173
#define I40E_GL_PRE_MNG_ARP_FLD_CFG_TR_IDX_SHIFT 2078,137291
#define I40E_GL_PRE_MNG_ARP_FLD_CFG_TR_IDX_MASK 2079,137354
#define I40E_GL_PRE_MNG_ARP_FLD_CFG_ARP_TAR_IP_FV_IDX_SHIFT 2080,137472
#define I40E_GL_PRE_MNG_ARP_FLD_CFG_ARP_TAR_IP_FV_IDX_MASK 2081,137535
#define I40E_GL_PRE_MNG_ETH_FLD_CFG 2083,137665
#define I40E_GL_PRE_MNG_ETH_FLD_CFG_FV_IDX_SHIFT 2084,137744
#define I40E_GL_PRE_MNG_ETH_FLD_CFG_FV_IDX_MASK 2085,137795
#define I40E_GL_PRE_MNG_ICMP_FLD_CFG 2087,137903
#define I40E_GL_PRE_MNG_ICMP_FLD_CFG_FV_IDX_SHIFT 2088,137983
#define I40E_GL_PRE_MNG_ICMP_FLD_CFG_FV_IDX_MASK 2089,138035
#define I40E_GL_PRE_MNG_ICMP_FLD_CFG_TR_IDX_SHIFT 2090,138144
#define I40E_GL_PRE_MNG_ICMP_FLD_CFG_TR_IDX_MASK 2091,138197
#define I40E_GL_PRE_MNG_IP4_FLD_CFG 2093,138307
#define I40E_GL_PRE_MNG_IP4_FLD_CFG_FV_IDX_SHIFT 2094,138386
#define I40E_GL_PRE_MNG_IP4_FLD_CFG_FV_IDX_MASK 2095,138437
#define I40E_GL_PRE_MNG_IP4_FLD_CFG_TR_IDX_SHIFT 2096,138544
#define I40E_GL_PRE_MNG_IP4_FLD_CFG_TR_IDX_MASK 2097,138596
#define I40E_GL_PRE_MNG_IP6_FLD_CFG 2099,138704
#define I40E_GL_PRE_MNG_IP6_FLD_CFG_FV_IDX_SHIFT 2100,138783
#define I40E_GL_PRE_MNG_IP6_FLD_CFG_FV_IDX_MASK 2101,138834
#define I40E_GL_PRE_MNG_IP6_FLD_CFG_TR_IDX_SHIFT 2102,138941
#define I40E_GL_PRE_MNG_IP6_FLD_CFG_TR_IDX_MASK 2103,138993
#define I40E_GL_PRE_MNG_MAC_FLD_CFG 2105,139101
#define I40E_GL_PRE_MNG_MAC_FLD_CFG_FV_IDX_SHIFT 2106,139180
#define I40E_GL_PRE_MNG_MAC_FLD_CFG_FV_IDX_MASK 2107,139231
#define I40E_GL_PRE_MNG_MAC_FLD_CFG_TR_IDX_SHIFT 2108,139338
#define I40E_GL_PRE_MNG_MAC_FLD_CFG_TR_IDX_MASK 2109,139390
#define I40E_GL_PRE_MNG_MLD_FLD_CFG 2111,139498
#define I40E_GL_PRE_MNG_MLD_FLD_CFG_FV_IDX_SHIFT 2112,139577
#define I40E_GL_PRE_MNG_MLD_FLD_CFG_FV_IDX_MASK 2113,139628
#define I40E_GL_PRE_MNG_MLD_FLD_CFG_TR_IDX_SHIFT 2114,139735
#define I40E_GL_PRE_MNG_MLD_FLD_CFG_TR_IDX_MASK 2115,139787
#define I40E_GL_PRE_MNG_TCPDP_FLD_CFG 2117,139895
#define I40E_GL_PRE_MNG_TCPDP_FLD_CFG_FV_IDX_SHIFT 2118,139976
#define I40E_GL_PRE_MNG_TCPDP_FLD_CFG_FV_IDX_MASK 2119,140029
#define I40E_GL_PRE_MNG_TCPDP_FLD_CFG_TR_IDX_SHIFT 2120,140140
#define I40E_GL_PRE_MNG_TCPDP_FLD_CFG_TR_IDX_MASK 2121,140194
#define I40E_GL_PRE_MNG_TCPSP_FLD_CFG 2123,140306
#define I40E_GL_PRE_MNG_TCPSP_FLD_CFG_FV_IDX_SHIFT 2124,140387
#define I40E_GL_PRE_MNG_TCPSP_FLD_CFG_FV_IDX_MASK 2125,140440
#define I40E_GL_PRE_MNG_TCPSP_FLD_CFG_TR_IDX_SHIFT 2126,140551
#define I40E_GL_PRE_MNG_TCPSP_FLD_CFG_TR_IDX_MASK 2127,140605
#define I40E_GL_PRE_MNG_UDPDP_FLD_CFG 2129,140717
#define I40E_GL_PRE_MNG_UDPDP_FLD_CFG_FV_IDX_SHIFT 2130,140798
#define I40E_GL_PRE_MNG_UDPDP_FLD_CFG_FV_IDX_MASK 2131,140851
#define I40E_GL_PRE_MNG_UDPDP_FLD_CFG_TR_IDX_SHIFT 2132,140962
#define I40E_GL_PRE_MNG_UDPDP_FLD_CFG_TR_IDX_MASK 2133,141016
#define I40E_GL_PRE_MNG_UDPSP_FLD_CFG 2135,141128
#define I40E_GL_PRE_MNG_UDPSP_FLD_CFG_FV_IDX_SHIFT 2136,141209
#define I40E_GL_PRE_MNG_UDPSP_FLD_CFG_FV_IDX_MASK 2137,141262
#define I40E_GL_PRE_MNG_UDPSP_FLD_CFG_TR_IDX_SHIFT 2138,141373
#define I40E_GL_PRE_MNG_UDPSP_FLD_CFG_TR_IDX_MASK 2139,141427
#define I40E_GL_PRE_MNG_VLAN_FLD_CFG 2141,141539
#define I40E_GL_PRE_MNG_VLAN_FLD_CFG_FV_IDX_SHIFT 2142,141619
#define I40E_GL_PRE_MNG_VLAN_FLD_CFG_FV_IDX_MASK 2143,141671
#define I40E_GL_PRE_MNG_VLAN_FLD_CFG_TR_IDX_SHIFT 2144,141780
#define I40E_GL_PRE_MNG_VLAN_FLD_CFG_TR_IDX_MASK 2145,141833
#define I40E_GL_PRE_PRX_BIG_ENT_D2 2147,141943
#define I40E_GL_PRE_PRX_BIG_ENT_D2_USE_PORT_SHIFT 2148,142024
#define I40E_GL_PRE_PRX_BIG_ENT_D2_USE_PORT_MASK 2149,142077
#define I40E_GL_PRE_PRX_BIG_ENT_D2_TR_EN_SHIFT 2150,142186
#define I40E_GL_PRE_PRX_BIG_ENT_D2_TR_EN_MASK 2151,142239
#define I40E_GL_PRE_PRX_BIG_ENT_D2_BYTE_MSK0_SHIFT 2152,142346
#define I40E_GL_PRE_PRX_BIG_ENT_D2_BYTE_MSK0_MASK 2153,142400
#define I40E_GL_PRE_PRX_BIG_ENT_D2_BYTE_MSK1_SHIFT 2154,142510
#define I40E_GL_PRE_PRX_BIG_ENT_D2_BYTE_MSK1_MASK 2155,142564
#define I40E_GL_PRE_PRX_BIG_ENT_D2_BIT_MSK0_SHIFT 2156,142674
#define I40E_GL_PRE_PRX_BIG_ENT_D2_BIT_MSK0_MASK 2157,142728
#define I40E_GL_PRE_PRX_BIG_HSH_KEY_D0 2159,142839
#define I40E_GL_PRE_PRX_BIG_HSH_KEY_D0_H0_SHIFT 2160,142917
#define I40E_GL_PRE_PRX_BIG_HSH_KEY_D0_H0_MASK 2161,142967
#define I40E_GL_PRE_PRX_BIG_HSH_KEY_D2 2163,143079
#define I40E_GL_PRE_PRX_BIG_HSH_KEY_D2_H2_SHIFT 2164,143157
#define I40E_GL_PRE_PRX_BIG_HSH_KEY_D2_H2_MASK 2165,143207
#define I40E_GL_PRE_PRX_FLU_CTL 2167,143319
#define I40E_GL_PRE_PRX_FLU_CTL_FLU_MODE_SHIFT 2168,143396
#define I40E_GL_PRE_PRX_FLU_CTL_FLU_MODE_MASK 2169,143445
#define I40E_GL_PRE_PRX_FLU_CTL_FLU_OVTH_SHIFT 2170,143547
#define I40E_GL_PRE_PRX_FLU_CTL_FLU_OVTH_MASK 2171,143596
#define I40E_GL_PRE_PRX_GEN_CFG 2173,143700
#define I40E_GL_PRE_PRX_GEN_CFG_FILTER_ENABLE_SHIFT 2174,143782
#define I40E_GL_PRE_PRX_GEN_CFG_FILTER_ENABLE_MASK 2175,143836
#define I40E_GL_PRE_PRX_GEN_CFG_HASH_MODE_SHIFT 2176,143948
#define I40E_GL_PRE_PRX_GEN_CFG_HASH_MODE_MASK 2177,144002
#define I40E_GL_PRE_PRX_HSH_KEY_D1 2179,144111
#define I40E_GL_PRE_PRX_HSH_KEY_D1_H1_SHIFT 2180,144185
#define I40E_GL_PRE_PRX_HSH_KEY_D1_H1_MASK 2181,144231
#define I40E_GL_PRE_PRX_HSH_KEY_D2 2183,144335
#define I40E_GL_PRE_PRX_HSH_KEY_D2_H2_SHIFT 2184,144409
#define I40E_GL_PRE_PRX_HSH_KEY_D2_H2_MASK 2185,144455
#define I40E_GL_PRE_PRX_HSH_KEY_D3 2187,144559
#define I40E_GL_PRE_PRX_HSH_KEY_D3_H3_SHIFT 2188,144633
#define I40E_GL_PRE_PRX_HSH_KEY_D3_H3_MASK 2189,144679
#define I40E_GL_PRE_RDMABM_FLD_CFG 2191,144783
#define I40E_GL_PRE_RDMABM_FLD_CFG_TCP_DP_FV_IDX_SHIFT 2192,144868
#define I40E_GL_PRE_RDMABM_FLD_CFG_TCP_DP_FV_IDX_MASK 2193,144925
#define I40E_GL_PRE_RDMABM_FLD_CFG_TCP_DP_TR_IDX_SHIFT 2194,145044
#define I40E_GL_PRE_RDMABM_FLD_CFG_TCP_DP_TR_IDX_MASK 2195,145101
#define I40E_GL_PRE_RDMABM_FLD_CFG_UDP_DP_FV_IDX_SHIFT 2196,145220
#define I40E_GL_PRE_RDMABM_FLD_CFG_UDP_DP_FV_IDX_MASK 2197,145278
#define I40E_GL_PRE_RDMABM_FLD_CFG_UDP_DP_TR_IDX_SHIFT 2198,145397
#define I40E_GL_PRE_RDMABM_FLD_CFG_UDP_DP_TR_IDX_MASK 2199,145455
#define I40E_GL_PRE_TR_MAN(2201,145575
#define I40E_GL_PRE_TR_MAN_MAX_INDEX 2202,145680
#define I40E_GL_PRE_TR_MAN_SRC_TR_IDX0_SHIFT 2203,145727
#define I40E_GL_PRE_TR_MAN_SRC_TR_IDX0_MASK 2204,145774
#define I40E_GL_PRE_TR_MAN_SRC_TR_IDX1_SHIFT 2205,145873
#define I40E_GL_PRE_TR_MAN_SRC_TR_IDX1_MASK 2206,145920
#define I40E_GL_PRE_TR_MAN_TR_MAN_OP_SHIFT 2207,146019
#define I40E_GL_PRE_TR_MAN_TR_MAN_OP_MASK 2208,146067
#define I40E_GL_PRE_TR_MAN_TR_MAN_NEG_SHIFT 2209,146163
#define I40E_GL_PRE_TR_MAN_TR_MAN_NEG_MASK 2210,146211
#define I40E_GL_PRS_FRT(2212,146309
#define I40E_GL_PRS_FRT_MAX_INDEX 2213,146408
#define I40E_GL_PRS_FRT_FV_IDX_0_SHIFT 2214,146449
#define I40E_GL_PRS_FRT_FV_IDX_0_MASK 2215,146490
#define I40E_GL_PRS_FRT_FV_IDX_1_SHIFT 2216,146578
#define I40E_GL_PRS_FRT_FV_IDX_1_MASK 2217,146620
#define I40E_GL_PRS_L2LEN 2219,146709
#define I40E_GL_PRS_L2LEN_MAC_LEN_SHIFT 2220,146779
#define I40E_GL_PRS_L2LEN_MAC_LEN_MASK 2221,146821
#define I40E_GL_PRS_PL_THR 2223,146911
#define I40E_GL_PRS_PL_THR_PIPE_LIMIT_P0_SHIFT 2224,146988
#define I40E_GL_PRS_PL_THR_PIPE_LIMIT_P0_MASK 2225,147037
#define I40E_GL_PRS_PL_THR_PIPE_LIMIT_P1_SHIFT 2226,147140
#define I40E_GL_PRS_PL_THR_PIPE_LIMIT_P1_MASK 2227,147189
#define I40E_GL_PRS_PL_THR_PIPE_LIMIT_P2_SHIFT 2228,147292
#define I40E_GL_PRS_PL_THR_PIPE_LIMIT_P2_MASK 2229,147342
#define I40E_GL_PRS_PL_THR_PIPE_LIMIT_P3_SHIFT 2230,147445
#define I40E_GL_PRS_PL_THR_PIPE_LIMIT_P3_MASK 2231,147495
#define I40E_GL_PRS_PM_PORT_THR 2233,147599
#define I40E_GL_PRS_PM_PORT_THR_THR_PORT_0_SHIFT 2234,147678
#define I40E_GL_PRS_PM_PORT_THR_THR_PORT_0_MASK 2235,147729
#define I40E_GL_PRS_PM_PORT_THR_THR_PORT_1_SHIFT 2236,147836
#define I40E_GL_PRS_PM_PORT_THR_THR_PORT_1_MASK 2237,147887
#define I40E_GL_PRS_PM_PORT_THR_THR_PORT_2_SHIFT 2238,147994
#define I40E_GL_PRS_PM_PORT_THR_THR_PORT_2_MASK 2239,148046
#define I40E_GL_PRS_PM_PORT_THR_THR_PORT_3_SHIFT 2240,148153
#define I40E_GL_PRS_PM_PORT_THR_THR_PORT_3_MASK 2241,148205
#define I40E_GL_PRS_PM_UP_THR 2243,148313
#define I40E_GL_PRS_PM_UP_THR_UP_PORT_0_SHIFT 2244,148389
#define I40E_GL_PRS_PM_UP_THR_UP_PORT_0_MASK 2245,148437
#define I40E_GL_PRS_PM_UP_THR_UP_PORT_1_SHIFT 2246,148538
#define I40E_GL_PRS_PM_UP_THR_UP_PORT_1_MASK 2247,148586
#define I40E_GL_PRS_PM_UP_THR_UP_PORT_2_SHIFT 2248,148687
#define I40E_GL_PRS_PM_UP_THR_UP_PORT_2_MASK 2249,148736
#define I40E_GL_PRS_PM_UP_THR_UP_PORT_3_SHIFT 2250,148837
#define I40E_GL_PRS_PM_UP_THR_UP_PORT_3_MASK 2251,148886
#define I40E_GL_RXA_CFG 2253,148988
#define I40E_GL_RXA_CFG_UP_STRICT_PR_SHIFT 2254,149062
#define I40E_GL_RXA_CFG_UP_STRICT_PR_MASK 2255,149108
#define I40E_GL_RXA_CFG_PRT_STRICT_PR_SHIFT 2256,149203
#define I40E_GL_RXA_CFG_PRT_STRICT_PR_MASK 2257,149249
#define I40E_GL_RXA_CFG_MIN_HDR_LEN_SHIFT 2258,149345
#define I40E_GL_RXA_CFG_MIN_HDR_LEN_MASK 2259,149391
#define I40E_GL_RXA_CFG_MAX_HDR_LEN_SHIFT 2260,149486
#define I40E_GL_RXA_CFG_MAX_HDR_LEN_MASK 2261,149533
#define I40E_GL_SWR_DP 2263,149629
#define I40E_GL_SWR_DP_DUAL_PORT_SHIFT 2264,149698
#define I40E_GL_SWR_DP_DUAL_PORT_MASK 2265,149739
#define I40E_GL_SWR_MAC_AS_FLU_ID(2267,149826
#define I40E_GL_SWR_MAC_AS_FLU_ID_MAX_INDEX 2268,149938
#define I40E_GL_SWR_MAC_AS_FLU_ID_FLU_INDEXES_SHIFT 2269,149992
#define I40E_GL_SWR_MAC_AS_FLU_ID_FLU_INDEXES_MASK 2270,150046
#define I40E_GL_SWR_MIM_DBG_CTL 2272,150166
#define I40E_GL_SWR_MIM_DBG_CTL_ADDR_SHIFT 2273,150245
#define I40E_GL_SWR_MIM_DBG_CTL_ADDR_MASK 2274,150296
#define I40E_GL_SWR_MIM_DBG_CTL_DW_SEL_SHIFT 2275,150398
#define I40E_GL_SWR_MIM_DBG_CTL_DW_SEL_MASK 2276,150450
#define I40E_GL_SWR_MIM_DBG_CTL_TARGET_SEL_SHIFT 2277,150553
#define I40E_GL_SWR_MIM_DBG_CTL_TARGET_SEL_MASK 2278,150605
#define I40E_GL_SWR_MIM_DBG_CTL_BLOCK_PRSR_SHIFT 2279,150711
#define I40E_GL_SWR_MIM_DBG_CTL_BLOCK_PRSR_MASK 2280,150763
#define I40E_GL_SWR_MIM_DBG_STS 2282,150870
#define I40E_GL_SWR_MIM_DBG_STS_GL_SWR_MIM_DBG_STS_SHIFT 2283,150957
#define I40E_GL_SWR_MIM_DBG_STS_GL_SWR_MIM_DBG_STS_MASK 2284,151016
#define I40E_GL_SWR_PM_PORT_THR 2286,151146
#define I40E_GL_SWR_PM_PORT_THR_THR_PORT_0_SHIFT 2287,151225
#define I40E_GL_SWR_PM_PORT_THR_THR_PORT_0_MASK 2288,151276
#define I40E_GL_SWR_PM_PORT_THR_THR_PORT_1_SHIFT 2289,151383
#define I40E_GL_SWR_PM_PORT_THR_THR_PORT_1_MASK 2290,151434
#define I40E_GL_SWR_PM_PORT_THR_THR_PORT_2_SHIFT 2291,151541
#define I40E_GL_SWR_PM_PORT_THR_THR_PORT_2_MASK 2292,151593
#define I40E_GL_SWR_PM_PORT_THR_THR_PORT_3_SHIFT 2293,151700
#define I40E_GL_SWR_PM_PORT_THR_THR_PORT_3_MASK 2294,151752
#define I40E_GL_SWR_REP_FLU_CTL 2296,151860
#define I40E_GL_SWR_REP_FLU_CTL_FLU_MODE_SHIFT 2297,151937
#define I40E_GL_SWR_REP_FLU_CTL_FLU_MODE_MASK 2298,151986
#define I40E_GL_SWR_REP_FLU_CTL_FLU_OVTH_SHIFT 2299,152088
#define I40E_GL_SWR_REP_FLU_CTL_FLU_OVTH_MASK 2300,152137
#define I40E_GL_SWR_REP_MFIFO_CTL 2302,152241
#define I40E_GL_SWR_REP_MFIFO_CTL_UP_STRICT_PR_SHIFT 2303,152325
#define I40E_GL_SWR_REP_MFIFO_CTL_UP_STRICT_PR_MASK 2304,152381
#define I40E_GL_SWR_REP_MFIFO_CTL_PRT_STRICT_PR_SHIFT 2305,152496
#define I40E_GL_SWR_REP_MFIFO_CTL_PRT_STRICT_PR_MASK 2306,152552
#define I40E_GL_SWR_REP_MFIFO_CTL_SPARE27B_SHIFT 2307,152668
#define I40E_GL_SWR_REP_MFIFO_CTL_SPARE27B_MASK 2308,152724
#define I40E_GLCM_LAN_CACHE0_MEM_CFG 2310,152842
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_EN_SHIFT 2311,152926
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_EN_MASK 2312,152984
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_INVERT_1_SHIFT 2313,153098
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_INVERT_1_MASK 2314,153156
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_INVERT_2_SHIFT 2315,153276
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_ECC_INVERT_2_MASK 2316,153334
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_LS_FORCE_SHIFT 2317,153454
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_LS_FORCE_MASK 2318,153512
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_LS_BYPASS_SHIFT 2319,153628
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_LS_BYPASS_MASK 2320,153686
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_MASK_INT_SHIFT 2321,153803
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_MASK_INT_MASK 2322,153861
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_FIX_CNT_SHIFT 2323,153977
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_FIX_CNT_MASK 2324,154035
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_ERR_CNT_SHIFT 2325,154150
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_ERR_CNT_MASK 2326,154208
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_RME_A_SHIFT 2327,154323
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_RME_A_MASK 2328,154382
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_RME_B_SHIFT 2329,154495
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_RME_B_MASK 2330,154554
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_RM_A_SHIFT 2331,154667
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_RM_A_MASK 2332,154726
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_RM_B_SHIFT 2333,154838
#define I40E_GLCM_LAN_CACHE0_MEM_CFG_RM_B_MASK 2334,154897
#define I40E_GLCM_LAN_CACHE0_MEM_STATUS 2336,155010
#define I40E_GLCM_LAN_CACHE0_MEM_STATUS_ECC_ERR_SHIFT 2337,155101
#define I40E_GLCM_LAN_CACHE0_MEM_STATUS_ECC_ERR_MASK 2338,155166
#define I40E_GLCM_LAN_CACHE0_MEM_STATUS_ECC_FIX_SHIFT 2339,155291
#define I40E_GLCM_LAN_CACHE0_MEM_STATUS_ECC_FIX_MASK 2340,155356
#define I40E_GLCM_LAN_CACHE0_MEM_STATUS_INIT_DONE_SHIFT 2341,155481
#define I40E_GLCM_LAN_CACHE0_MEM_STATUS_INIT_DONE_MASK 2342,155546
#define I40E_GLCM_LAN_CACHE0_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 2343,155673
#define I40E_GLCM_LAN_CACHE0_MEM_STATUS_GLOBAL_INIT_DONE_MASK 2344,155738
#define I40E_GLCM_LAN_CACHE1_MEM_CFG 2346,155873
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_EN_SHIFT 2347,155957
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_EN_MASK 2348,156015
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_INVERT_1_SHIFT 2349,156129
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_INVERT_1_MASK 2350,156187
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_INVERT_2_SHIFT 2351,156307
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_ECC_INVERT_2_MASK 2352,156365
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_LS_FORCE_SHIFT 2353,156485
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_LS_FORCE_MASK 2354,156543
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_LS_BYPASS_SHIFT 2355,156659
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_LS_BYPASS_MASK 2356,156717
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_MASK_INT_SHIFT 2357,156834
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_MASK_INT_MASK 2358,156892
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_FIX_CNT_SHIFT 2359,157008
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_FIX_CNT_MASK 2360,157066
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_ERR_CNT_SHIFT 2361,157181
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_ERR_CNT_MASK 2362,157239
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_RME_A_SHIFT 2363,157354
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_RME_A_MASK 2364,157413
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_RME_B_SHIFT 2365,157526
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_RME_B_MASK 2366,157585
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_RM_A_SHIFT 2367,157698
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_RM_A_MASK 2368,157757
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_RM_B_SHIFT 2369,157869
#define I40E_GLCM_LAN_CACHE1_MEM_CFG_RM_B_MASK 2370,157928
#define I40E_GLCM_LAN_CACHE1_MEM_STATUS 2372,158041
#define I40E_GLCM_LAN_CACHE1_MEM_STATUS_ECC_ERR_SHIFT 2373,158132
#define I40E_GLCM_LAN_CACHE1_MEM_STATUS_ECC_ERR_MASK 2374,158197
#define I40E_GLCM_LAN_CACHE1_MEM_STATUS_ECC_FIX_SHIFT 2375,158322
#define I40E_GLCM_LAN_CACHE1_MEM_STATUS_ECC_FIX_MASK 2376,158387
#define I40E_GLCM_LAN_CACHE1_MEM_STATUS_INIT_DONE_SHIFT 2377,158512
#define I40E_GLCM_LAN_CACHE1_MEM_STATUS_INIT_DONE_MASK 2378,158577
#define I40E_GLCM_LAN_CACHE1_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 2379,158704
#define I40E_GLCM_LAN_CACHE1_MEM_STATUS_GLOBAL_INIT_DONE_MASK 2380,158769
#define I40E_GLCM_LAN_DBELL_MEM_CFG 2382,158904
#define I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_EN_SHIFT 2383,158987
#define I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_EN_MASK 2384,159044
#define I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_INVERT_1_SHIFT 2385,159156
#define I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_INVERT_1_MASK 2386,159213
#define I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_INVERT_2_SHIFT 2387,159331
#define I40E_GLCM_LAN_DBELL_MEM_CFG_ECC_INVERT_2_MASK 2388,159388
#define I40E_GLCM_LAN_DBELL_MEM_CFG_LS_FORCE_SHIFT 2389,159506
#define I40E_GLCM_LAN_DBELL_MEM_CFG_LS_FORCE_MASK 2390,159563
#define I40E_GLCM_LAN_DBELL_MEM_CFG_LS_BYPASS_SHIFT 2391,159677
#define I40E_GLCM_LAN_DBELL_MEM_CFG_LS_BYPASS_MASK 2392,159734
#define I40E_GLCM_LAN_DBELL_MEM_CFG_MASK_INT_SHIFT 2393,159849
#define I40E_GLCM_LAN_DBELL_MEM_CFG_MASK_INT_MASK 2394,159906
#define I40E_GLCM_LAN_DBELL_MEM_CFG_FIX_CNT_SHIFT 2395,160020
#define I40E_GLCM_LAN_DBELL_MEM_CFG_FIX_CNT_MASK 2396,160077
#define I40E_GLCM_LAN_DBELL_MEM_CFG_ERR_CNT_SHIFT 2397,160190
#define I40E_GLCM_LAN_DBELL_MEM_CFG_ERR_CNT_MASK 2398,160247
#define I40E_GLCM_LAN_DBELL_MEM_CFG_RME_A_SHIFT 2399,160360
#define I40E_GLCM_LAN_DBELL_MEM_CFG_RME_A_MASK 2400,160418
#define I40E_GLCM_LAN_DBELL_MEM_CFG_RME_B_SHIFT 2401,160529
#define I40E_GLCM_LAN_DBELL_MEM_CFG_RME_B_MASK 2402,160587
#define I40E_GLCM_LAN_DBELL_MEM_CFG_RM_A_SHIFT 2403,160698
#define I40E_GLCM_LAN_DBELL_MEM_CFG_RM_A_MASK 2404,160756
#define I40E_GLCM_LAN_DBELL_MEM_CFG_RM_B_SHIFT 2405,160866
#define I40E_GLCM_LAN_DBELL_MEM_CFG_RM_B_MASK 2406,160924
#define I40E_GLCM_LAN_DBELL_MEM_STATUS 2408,161035
#define I40E_GLCM_LAN_DBELL_MEM_STATUS_ECC_ERR_SHIFT 2409,161125
#define I40E_GLCM_LAN_DBELL_MEM_STATUS_ECC_ERR_MASK 2410,161189
#define I40E_GLCM_LAN_DBELL_MEM_STATUS_ECC_FIX_SHIFT 2411,161312
#define I40E_GLCM_LAN_DBELL_MEM_STATUS_ECC_FIX_MASK 2412,161376
#define I40E_GLCM_LAN_DBELL_MEM_STATUS_INIT_DONE_SHIFT 2413,161499
#define I40E_GLCM_LAN_DBELL_MEM_STATUS_INIT_DONE_MASK 2414,161563
#define I40E_GLCM_LAN_DBELL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 2415,161688
#define I40E_GLCM_LAN_DBELL_MEM_STATUS_GLOBAL_INIT_DONE_MASK 2416,161752
#define I40E_GLCM_LAN_ECC_COR_ERR 2418,161885
#define I40E_GLCM_LAN_ECC_COR_ERR_CNT_SHIFT 2419,161957
#define I40E_GLCM_LAN_ECC_COR_ERR_CNT_MASK 2420,162003
#define I40E_GLCM_LAN_ECC_UNCOR_ERR 2422,162102
#define I40E_GLCM_LAN_ECC_UNCOR_ERR_CNT_SHIFT 2423,162176
#define I40E_GLCM_LAN_ECC_UNCOR_ERR_CNT_MASK 2424,162224
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG 2426,162327
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_EN_SHIFT 2427,162413
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_EN_MASK 2428,162473
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_INVERT_1_SHIFT 2429,162591
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_INVERT_1_MASK 2430,162651
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_INVERT_2_SHIFT 2431,162775
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ECC_INVERT_2_MASK 2432,162835
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_LS_FORCE_SHIFT 2433,162959
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_LS_FORCE_MASK 2434,163019
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_LS_BYPASS_SHIFT 2435,163139
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_LS_BYPASS_MASK 2436,163199
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_MASK_INT_SHIFT 2437,163320
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_MASK_INT_MASK 2438,163380
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_FIX_CNT_SHIFT 2439,163500
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_FIX_CNT_MASK 2440,163560
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ERR_CNT_SHIFT 2441,163679
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_ERR_CNT_MASK 2442,163739
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_RME_SHIFT 2443,163858
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_RME_MASK 2444,163919
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_RM_SHIFT 2445,164034
#define I40E_GLCM_LAN_EVICTBUF_MEM_CFG_RM_MASK 2446,164095
#define I40E_GLCM_LAN_EVICTBUF_MEM_STATUS 2448,164210
#define I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_ECC_ERR_SHIFT 2449,164303
#define I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_ECC_ERR_MASK 2450,164370
#define I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_ECC_FIX_SHIFT 2451,164499
#define I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_ECC_FIX_MASK 2452,164566
#define I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_INIT_DONE_SHIFT 2453,164695
#define I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_INIT_DONE_MASK 2454,164762
#define I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 2455,164893
#define I40E_GLCM_LAN_EVICTBUF_MEM_STATUS_GLOBAL_INIT_DONE_MASK 2456,164960
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG 2458,165099
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_EN_SHIFT 2459,165184
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_EN_MASK 2460,165243
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_INVERT_1_SHIFT 2461,165359
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_INVERT_1_MASK 2462,165418
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_INVERT_2_SHIFT 2463,165540
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_ECC_INVERT_2_MASK 2464,165599
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_LS_FORCE_SHIFT 2465,165721
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_LS_FORCE_MASK 2466,165780
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_LS_BYPASS_SHIFT 2467,165898
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_LS_BYPASS_MASK 2468,165957
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_MASK_INT_SHIFT 2469,166076
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_MASK_INT_MASK 2470,166135
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_FIX_CNT_SHIFT 2471,166253
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_FIX_CNT_MASK 2472,166312
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_ERR_CNT_SHIFT 2473,166429
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_ERR_CNT_MASK 2474,166488
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_RME_SHIFT 2475,166605
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_RME_MASK 2476,166665
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_RM_SHIFT 2477,166778
#define I40E_GLCM_LAN_FILLBUF_MEM_CFG_RM_MASK 2478,166838
#define I40E_GLCM_LAN_FILLBUF_MEM_STATUS 2480,166951
#define I40E_GLCM_LAN_FILLBUF_MEM_STATUS_ECC_ERR_SHIFT 2481,167043
#define I40E_GLCM_LAN_FILLBUF_MEM_STATUS_ECC_ERR_MASK 2482,167109
#define I40E_GLCM_LAN_FILLBUF_MEM_STATUS_ECC_FIX_SHIFT 2483,167236
#define I40E_GLCM_LAN_FILLBUF_MEM_STATUS_ECC_FIX_MASK 2484,167302
#define I40E_GLCM_LAN_FILLBUF_MEM_STATUS_INIT_DONE_SHIFT 2485,167429
#define I40E_GLCM_LAN_FILLBUF_MEM_STATUS_INIT_DONE_MASK 2486,167495
#define I40E_GLCM_LAN_FILLBUF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 2487,167624
#define I40E_GLCM_LAN_FILLBUF_MEM_STATUS_GLOBAL_INIT_DONE_MASK 2488,167690
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG 2490,167827
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_EN_SHIFT 2491,167911
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_EN_MASK 2492,167969
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_INVERT_1_SHIFT 2493,168083
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_INVERT_1_MASK 2494,168141
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_INVERT_2_SHIFT 2495,168261
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_ECC_INVERT_2_MASK 2496,168319
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_LS_FORCE_SHIFT 2497,168439
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_LS_FORCE_MASK 2498,168497
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_LS_BYPASS_SHIFT 2499,168613
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_LS_BYPASS_MASK 2500,168671
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_MASK_INT_SHIFT 2501,168788
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_MASK_INT_MASK 2502,168846
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_FIX_CNT_SHIFT 2503,168962
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_FIX_CNT_MASK 2504,169020
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_ERR_CNT_SHIFT 2505,169135
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_ERR_CNT_MASK 2506,169193
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_RME_SHIFT 2507,169308
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_RME_MASK 2508,169367
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_RM_SHIFT 2509,169478
#define I40E_GLCM_LAN_QTXCTL_MEM_CFG_RM_MASK 2510,169537
#define I40E_GLCM_LAN_QTXCTL_MEM_STATUS 2512,169648
#define I40E_GLCM_LAN_QTXCTL_MEM_STATUS_ECC_ERR_SHIFT 2513,169739
#define I40E_GLCM_LAN_QTXCTL_MEM_STATUS_ECC_ERR_MASK 2514,169804
#define I40E_GLCM_LAN_QTXCTL_MEM_STATUS_ECC_FIX_SHIFT 2515,169929
#define I40E_GLCM_LAN_QTXCTL_MEM_STATUS_ECC_FIX_MASK 2516,169994
#define I40E_GLCM_LAN_QTXCTL_MEM_STATUS_INIT_DONE_SHIFT 2517,170119
#define I40E_GLCM_LAN_QTXCTL_MEM_STATUS_INIT_DONE_MASK 2518,170184
#define I40E_GLCM_LAN_QTXCTL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 2519,170311
#define I40E_GLCM_LAN_QTXCTL_MEM_STATUS_GLOBAL_INIT_DONE_MASK 2520,170376
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG 2522,170511
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_EN_SHIFT 2523,170596
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_EN_MASK 2524,170655
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_INVERT_1_SHIFT 2525,170771
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_INVERT_1_MASK 2526,170830
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_INVERT_2_SHIFT 2527,170952
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_ECC_INVERT_2_MASK 2528,171011
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_LS_FORCE_SHIFT 2529,171133
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_LS_FORCE_MASK 2530,171192
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_LS_BYPASS_SHIFT 2531,171310
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_LS_BYPASS_MASK 2532,171369
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_MASK_INT_SHIFT 2533,171488
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_MASK_INT_MASK 2534,171547
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_FIX_CNT_SHIFT 2535,171665
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_FIX_CNT_MASK 2536,171724
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_ERR_CNT_SHIFT 2537,171841
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_ERR_CNT_MASK 2538,171900
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_RME_SHIFT 2539,172017
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_RME_MASK 2540,172077
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_RM_SHIFT 2541,172190
#define I40E_GLCM_LAN_RDYLIST_MEM_CFG_RM_MASK 2542,172250
#define I40E_GLCM_LAN_RDYLIST_MEM_STATUS 2544,172363
#define I40E_GLCM_LAN_RDYLIST_MEM_STATUS_ECC_ERR_SHIFT 2545,172455
#define I40E_GLCM_LAN_RDYLIST_MEM_STATUS_ECC_ERR_MASK 2546,172521
#define I40E_GLCM_LAN_RDYLIST_MEM_STATUS_ECC_FIX_SHIFT 2547,172648
#define I40E_GLCM_LAN_RDYLIST_MEM_STATUS_ECC_FIX_MASK 2548,172714
#define I40E_GLCM_LAN_RDYLIST_MEM_STATUS_INIT_DONE_SHIFT 2549,172841
#define I40E_GLCM_LAN_RDYLIST_MEM_STATUS_INIT_DONE_MASK 2550,172907
#define I40E_GLCM_LAN_RDYLIST_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 2551,173036
#define I40E_GLCM_LAN_RDYLIST_MEM_STATUS_GLOBAL_INIT_DONE_MASK 2552,173102
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG 2554,173239
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_EN_SHIFT 2555,173324
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_EN_MASK 2556,173383
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_INVERT_1_SHIFT 2557,173499
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_INVERT_1_MASK 2558,173558
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_INVERT_2_SHIFT 2559,173680
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_ECC_INVERT_2_MASK 2560,173739
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_LS_FORCE_SHIFT 2561,173861
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_LS_FORCE_MASK 2562,173920
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_LS_BYPASS_SHIFT 2563,174038
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_LS_BYPASS_MASK 2564,174097
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_MASK_INT_SHIFT 2565,174216
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_MASK_INT_MASK 2566,174275
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_FIX_CNT_SHIFT 2567,174393
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_FIX_CNT_MASK 2568,174452
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_ERR_CNT_SHIFT 2569,174569
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_ERR_CNT_MASK 2570,174628
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_RME_A_SHIFT 2571,174745
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_RME_A_MASK 2572,174805
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_RME_B_SHIFT 2573,174920
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_RME_B_MASK 2574,174980
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_RM_A_SHIFT 2575,175095
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_RM_A_MASK 2576,175155
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_RM_B_SHIFT 2577,175269
#define I40E_GLCM_LAN_TAILPTR_MEM_CFG_RM_B_MASK 2578,175329
#define I40E_GLCM_LAN_TAILPTR_MEM_STATUS 2580,175444
#define I40E_GLCM_LAN_TAILPTR_MEM_STATUS_ECC_ERR_SHIFT 2581,175536
#define I40E_GLCM_LAN_TAILPTR_MEM_STATUS_ECC_ERR_MASK 2582,175602
#define I40E_GLCM_LAN_TAILPTR_MEM_STATUS_ECC_FIX_SHIFT 2583,175729
#define I40E_GLCM_LAN_TAILPTR_MEM_STATUS_ECC_FIX_MASK 2584,175795
#define I40E_GLCM_LAN_TAILPTR_MEM_STATUS_INIT_DONE_SHIFT 2585,175922
#define I40E_GLCM_LAN_TAILPTR_MEM_STATUS_INIT_DONE_MASK 2586,175988
#define I40E_GLCM_LAN_TAILPTR_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 2587,176117
#define I40E_GLCM_LAN_TAILPTR_MEM_STATUS_GLOBAL_INIT_DONE_MASK 2588,176183
#define I40E_GLDFT_NCSI_PADS_CFG 2590,176320
#define I40E_GLDFT_NCSI_PADS_CFG_GLNCSI_PADS_CFG_SHIFT 2591,176403
#define I40E_GLDFT_NCSI_PADS_CFG_GLNCSI_PADS_CFG_MASK 2592,176460
#define I40E_GLDFT_TS_STAT 2594,176579
#define I40E_GLDFT_TS_STAT_SBL_THERM_IND_SHIFT 2595,176656
#define I40E_GLDFT_TS_STAT_SBL_THERM_IND_MASK 2596,176707
#define I40E_GLDFT_TS_STAT_SBT_THERM_VAL_SHIFT 2597,176811
#define I40E_GLDFT_TS_STAT_SBT_THERM_VAL_MASK 2598,176862
#define I40E_GLDFT_TS_STAT_SBT_THERM_VALID_SHIFT 2599,176968
#define I40E_GLDFT_TS_STAT_SBT_THERM_VALID_MASK 2600,177020
#define I40E_GLDFT_VISA_CTRL 2602,177127
#define I40E_GLDFT_VISA_CTRL_VISA_INDEX_SHIFT 2603,177203
#define I40E_GLDFT_VISA_CTRL_VISA_INDEX_MASK 2604,177253
#define I40E_GLDFT_VISA_CTRL_VISA_UNIT_ID_SHIFT 2605,177356
#define I40E_GLDFT_VISA_CTRL_VISA_UNIT_ID_MASK 2606,177406
#define I40E_GLDFT_VISA_CTRL_VISA_OPCODE_SHIFT 2607,177512
#define I40E_GLDFT_VISA_CTRL_VISA_OPCODE_MASK 2608,177563
#define I40E_GLDFT_VISA_DATA 2610,177667
#define I40E_GLDFT_VISA_DATA_GLDFT_VISA_DATA_SHIFT 2611,177746
#define I40E_GLDFT_VISA_DATA_GLDFT_VISA_DATA_MASK 2612,177799
#define I40E_GLDFT_VISA_DISABLE 2614,177917
#define I40E_GLDFT_VISA_DISABLE_VISA_CUSTOMER_DISABLE_SHIFT 2615,178005
#define I40E_GLDFT_VISA_DISABLE_VISA_CUSTOMER_DISABLE_MASK 2616,178067
#define I40E_GLDFT_VISA_DISABLE_VISA_ALL_DISABLE_SHIFT 2617,178195
#define I40E_GLDFT_VISA_DISABLE_VISA_ALL_DISABLE_MASK 2618,178257
#define I40E_GLDFT_VISA_LANE_LSB 2620,178381
#define I40E_GLDFT_VISA_LANE_LSB_GLDFT_VISA_LANE_LSB_SHIFT 2621,178468
#define I40E_GLDFT_VISA_LANE_LSB_GLDFT_VISA_LANE_LSB_MASK 2622,178529
#define I40E_GLDFT_VISA_LANE_MSB 2624,178663
#define I40E_GLDFT_VISA_LANE_MSB_GLDFT_VISA_LANE_MSB_SHIFT 2625,178750
#define I40E_GLDFT_VISA_LANE_MSB_GLDFT_VISA_LANE_MSB_MASK 2626,178811
#define I40E_GLLAN_TCB_STAT 2628,178945
#define I40E_GLLAN_TCB_STAT_LL_STAT_SHIFT 2629,179017
#define I40E_GLLAN_TCB_STAT_LL_STAT_MASK 2630,179061
#define I40E_GLLAN_TCB_STAT_RSV_SHIFT 2631,179156
#define I40E_GLLAN_TCB_STAT_RSV_MASK 2632,179201
#define I40E_GLPCI_CLKCTL 2634,179293
#define I40E_GLPCI_CLKCTL_PCI_CLK_DYN_SHIFT 2635,179368
#define I40E_GLPCI_CLKCTL_PCI_CLK_DYN_MASK 2636,179417
#define I40E_GLPCI_CLKCTL_PCI_CLK_STABLE_SHIFT 2637,179516
#define I40E_GLPCI_CLKCTL_PCI_CLK_STABLE_MASK 2638,179565
#define I40E_GLPCI_MCTP_CREDIT 2640,179668
#define I40E_GLPCI_MCTP_CREDIT_HEADER_SHIFT 2641,179741
#define I40E_GLPCI_MCTP_CREDIT_HEADER_MASK 2642,179787
#define I40E_GLPCI_MCTP_CREDIT_DATA_SHIFT 2643,179884
#define I40E_GLPCI_MCTP_CREDIT_DATA_MASK 2644,179930
#define I40E_GLPCI_MCTP_MASK_0 2646,180027
#define I40E_GLPCI_MCTP_MASK_0_GLPCI_MCTP_MASK_0_SHIFT 2647,180111
#define I40E_GLPCI_MCTP_MASK_0_GLPCI_MCTP_MASK_0_MASK 2648,180168
#define I40E_GLPCI_MCTP_MASK_1 2650,180294
#define I40E_GLPCI_MCTP_MASK_1_GLPCI_MCTP_MASK_1_SHIFT 2651,180378
#define I40E_GLPCI_MCTP_MASK_1_GLPCI_MCTP_MASK_1_MASK 2652,180435
#define I40E_GLPCI_MCTP_MASK_2 2654,180561
#define I40E_GLPCI_MCTP_MASK_2_GLPCI_MCTP_MASK_2_SHIFT 2655,180645
#define I40E_GLPCI_MCTP_MASK_2_GLPCI_MCTP_MASK_2_MASK 2656,180702
#define I40E_GLPCI_MCTP_MASK_3 2658,180828
#define I40E_GLPCI_MCTP_MASK_3_GLPCI_MCTP_MASK_3_SHIFT 2659,180912
#define I40E_GLPCI_MCTP_MASK_3_GLPCI_MCTP_MASK_3_MASK 2660,180969
#define I40E_GLPCI_MCTP_MAX_PAY 2662,181095
#define I40E_GLPCI_MCTP_MAX_PAY_GLPCI_MCTP_MAX_PAY_SHIFT 2663,181181
#define I40E_GLPCI_MCTP_MAX_PAY_GLPCI_MCTP_MAX_PAY_MASK 2664,181240
#define I40E_GLPCI_MCTP_VAL_0 2666,181365
#define I40E_GLPCI_MCTP_VAL_0_GLPCI_MCTP_VAL_0_SHIFT 2667,181447
#define I40E_GLPCI_MCTP_VAL_0_GLPCI_MCTP_VAL_0_MASK 2668,181502
#define I40E_GLPCI_MCTP_VAL_1 2670,181624
#define I40E_GLPCI_MCTP_VAL_1_GLPCI_MCTP_VAL_1_SHIFT 2671,181706
#define I40E_GLPCI_MCTP_VAL_1_GLPCI_MCTP_VAL_1_MASK 2672,181761
#define I40E_GLPCI_MCTP_VAL_2 2674,181883
#define I40E_GLPCI_MCTP_VAL_2_GLPCI_MCTP_VAL_2_SHIFT 2675,181965
#define I40E_GLPCI_MCTP_VAL_2_GLPCI_MCTP_VAL_2_MASK 2676,182020
#define I40E_GLPCI_MCTP_VAL_3 2678,182142
#define I40E_GLPCI_MCTP_VAL_3_GLPCI_MCTP_VAL_3_SHIFT 2679,182224
#define I40E_GLPCI_MCTP_VAL_3_GLPCI_MCTP_VAL_3_MASK 2680,182279
#define I40E_GLPCI_OSR_LIMIT 2682,182401
#define I40E_GLPCI_OSR_LIMIT_OSR_LIMIT_SHIFT 2683,182475
#define I40E_GLPCI_OSR_LIMIT_OSR_LIMIT_MASK 2684,182522
#define I40E_GLPCI_PHY_SPARE_IN 2686,182622
#define I40E_GLPCI_PHY_SPARE_IN_DIG_IN_SPARE_SHIFT 2687,182701
#define I40E_GLPCI_PHY_SPARE_IN_DIG_IN_SPARE_MASK 2688,182754
#define I40E_GLPCI_PHY_SPARE_OUT 2690,182867
#define I40E_GLPCI_PHY_SPARE_OUT_TAMAR_DIG_OUT_SPARE_SHIFT 2691,182954
#define I40E_GLPCI_PHY_SPARE_OUT_TAMAR_DIG_OUT_SPARE_MASK 2692,183015
#define I40E_GLPCI_SHUTDOWN_DIS 2694,183144
#define I40E_GLPCI_SHUTDOWN_DIS_SHUTDOWN_DIS_SHIFT 2695,183224
#define I40E_GLPCI_SHUTDOWN_DIS_SHUTDOWN_DIS_MASK 2696,183277
#define I40E_GLPCI_SPARE1 2698,183388
#define I40E_GLPCI_SPARE1_WU_COMPLIANT_CB_SHIFT 2699,183472
#define I40E_GLPCI_SPARE1_WU_COMPLIANT_CB_MASK 2700,183530
#define I40E_GLPCI_SPARE1_BYPASS_SIDEBAND_SHIFT 2701,183642
#define I40E_GLPCI_SPARE1_BYPASS_SIDEBAND_MASK 2702,183700
#define I40E_GLPCI_SPARE1_PFR_EN_SHIFT 2703,183812
#define I40E_GLPCI_SPARE1_PFR_EN_MASK 2704,183870
#define I40E_GLPCI_SPARE1_DISABLE_DUMMY_COMP_0ING_SHIFT 2705,183973
#define I40E_GLPCI_SPARE1_DISABLE_DUMMY_COMP_0ING_MASK 2706,184031
#define I40E_GLPCI_SPARE1_ROM_EMPR_TRIGGER_SHIFT 2707,184151
#define I40E_GLPCI_SPARE1_ROM_EMPR_TRIGGER_MASK 2708,184209
#define I40E_GLPCI_SPARE1_DISABLE_PFR_ON_BME_SHIFT 2709,184322
#define I40E_GLPCI_SPARE1_DISABLE_PFR_ON_BME_MASK 2710,184380
#define I40E_GLPCI_SPARE1_TAG_RELEASE_ON_ARRIVE_SHIFT 2711,184495
#define I40E_GLPCI_SPARE1_TAG_RELEASE_ON_ARRIVE_MASK 2712,184553
#define I40E_GLPCI_SPARE1_IOSF_ARB_PIPEM_MODE_SHIFT 2713,184671
#define I40E_GLPCI_SPARE1_IOSF_ARB_PIPEM_MODE_MASK 2714,184729
#define I40E_GLPCI_SPARE1_PCIE_MAX_OS_DATA_SHIFT 2715,184845
#define I40E_GLPCI_SPARE1_PCIE_MAX_OS_DATA_MASK 2716,184903
#define I40E_GLPCI_SPARE1_SPARE_SHIFT 2717,185020
#define I40E_GLPCI_SPARE1_SPARE_MASK 2718,185079
#define I40E_GLPCI_SPARE2 2720,185183
#define I40E_GLPCI_SPARE2_SPARE_SHIFT 2721,185249
#define I40E_GLPCI_SPARE2_SPARE_MASK 2722,185289
#define I40E_GLQF_ABORT_MASK(2724,185381
#define I40E_GLQF_ABORT_MASK_MAX_INDEX 2725,185492
#define I40E_GLQF_ABORT_MASK_GLQF_ABORT_MASK_SHIFT 2726,185545
#define I40E_GLQF_ABORT_MASK_GLQF_ABORT_MASK_MASK 2727,185598
#define I40E_GLQF_L2_MAP(2729,185716
#define I40E_GLQF_L2_MAP_MAX_INDEX 2730,185819
#define I40E_GLQF_L2_MAP_GLQF_L2_MAP_SHIFT 2731,185864
#define I40E_GLQF_L2_MAP_GLQF_L2_MAP_MASK 2732,185909
#define I40E_GLQF_L3_MAP(2734,186011
#define I40E_GLQF_L3_MAP_MAX_INDEX 2735,186116
#define I40E_GLQF_L3_MAP_TR_IDX_CODE_SHIFT 2736,186163
#define I40E_GLQF_L3_MAP_TR_IDX_CODE_MASK 2737,186209
#define I40E_GLQF_L3_MAP_TR_OPCODE_SHIFT 2738,186305
#define I40E_GLQF_L3_MAP_TR_OPCODE_MASK 2739,186351
#define I40E_GLQF_L3_MAP_MIN_SKIP_GAP_SHIFT 2740,186444
#define I40E_GLQF_L3_MAP_MIN_SKIP_GAP_MASK 2741,186490
#define I40E_GLQF_L3_MAP_MIN_SKIP_ENA_SHIFT 2742,186587
#define I40E_GLQF_L3_MAP_MIN_SKIP_ENA_MASK 2743,186634
#define I40E_GLQF_OPT_MAP 2745,186731
#define I40E_GLQF_OPT_MAP_FRAG_IDX_SHIFT 2746,186805
#define I40E_GLQF_OPT_MAP_FRAG_IDX_MASK 2747,186851
#define I40E_GLQF_OPT_MAP_IP_OPT_IDX_SHIFT 2748,186945
#define I40E_GLQF_OPT_MAP_IP_OPT_IDX_MASK 2749,186992
#define I40E_GLQF_OPT_MAP_TCP_OPT_IDX_SHIFT 2750,187088
#define I40E_GLQF_OPT_MAP_TCP_OPT_IDX_MASK 2751,187135
#define I40E_GLRCB_DBG_CTL 2753,187233
#define I40E_GLRCB_DBG_CTL_MEM_ADDR_SHIFT 2754,187305
#define I40E_GLRCB_DBG_CTL_MEM_ADDR_MASK 2755,187349
#define I40E_GLRCB_DBG_CTL_MEM_SEL_SHIFT 2756,187444
#define I40E_GLRCB_DBG_CTL_MEM_SEL_MASK 2757,187489
#define I40E_GLRCB_DBG_DATA0 2759,187582
#define I40E_GLRCB_DBG_DATA0_DBG_DATA_SHIFT 2760,187656
#define I40E_GLRCB_DBG_DATA0_DBG_DATA_MASK 2761,187702
#define I40E_GLRCB_DBG_DATA1 2763,187806
#define I40E_GLRCB_DBG_DATA1_DBG_DATA_SHIFT 2764,187880
#define I40E_GLRCB_DBG_DATA1_DBG_DATA_MASK 2765,187926
#define I40E_GLRCB_DBG_DATA2 2767,188030
#define I40E_GLRCB_DBG_DATA2_DBG_DATA_SHIFT 2768,188104
#define I40E_GLRCB_DBG_DATA2_DBG_DATA_MASK 2769,188150
#define I40E_GLRCB_DBG_DATA3 2771,188254
#define I40E_GLRCB_DBG_DATA3_DBG_DATA_SHIFT 2772,188328
#define I40E_GLRCB_DBG_DATA3_DBG_DATA_MASK 2773,188374
#define I40E_GLRCB_DBG_DATA4 2775,188478
#define I40E_GLRCB_DBG_DATA4_DBG_DATA_SHIFT 2776,188552
#define I40E_GLRCB_DBG_DATA4_DBG_DATA_MASK 2777,188598
#define I40E_GLRCB_DBG_DATA5 2779,188702
#define I40E_GLRCB_DBG_DATA5_DBG_DATA_SHIFT 2780,188776
#define I40E_GLRCB_DBG_DATA5_DBG_DATA_MASK 2781,188822
#define I40E_GLRCB_DBG_FEAT 2783,188926
#define I40E_GLRCB_DBG_FEAT_SET_DROP_SHIFT 2784,188999
#define I40E_GLRCB_DBG_FEAT_SET_DROP_MASK 2785,189044
#define I40E_GLRCB_DBG_RD_STOP 2787,189139
#define I40E_GLRCB_DBG_RD_STOP_ENA_SHIFT 2788,189210
#define I40E_GLRCB_DBG_RD_STOP_ENA_MASK 2789,189253
#define I40E_GLRCB_LL_BP_CFG 2791,189344
#define I40E_GLRCB_LL_BP_CFG_MIN_THRS_SHIFT 2792,189418
#define I40E_GLRCB_LL_BP_CFG_MIN_THRS_MASK 2793,189464
#define I40E_GLRCB_LL_BP_CFG_MAX_THRS_SHIFT 2794,189563
#define I40E_GLRCB_LL_BP_CFG_MAX_THRS_MASK 2795,189610
#define I40E_GLRCB_TO_1MS_TICK_CFG 2797,189710
#define I40E_GLRCB_TO_1MS_TICK_CFG_UC_DIV_RATIO_SHIFT 2798,189794
#define I40E_GLRCB_TO_1MS_TICK_CFG_UC_DIV_RATIO_MASK 2799,189850
#define I40E_GLRLAN_COMPLETION_FIFO_CTL 2801,189971
#define I40E_GLRLAN_COMPLETION_FIFO_CTL_BP_THRSHLD_SHIFT 2802,190058
#define I40E_GLRLAN_COMPLETION_FIFO_CTL_BP_THRSHLD_MASK 2803,190117
#define I40E_GLRLAN_DATA_FLUSH_REQ_FIFO_CTL 2805,190242
#define I40E_GLRLAN_DATA_FLUSH_REQ_FIFO_CTL_BP_THRSHLD_SHIFT 2806,190333
#define I40E_GLRLAN_DATA_FLUSH_REQ_FIFO_CTL_BP_THRSHLD_MASK 2807,190396
#define I40E_GLRLAN_DBG_CTL 2809,190529
#define I40E_GLRLAN_DBG_CTL_MEM_ADDR_SHIFT 2810,190602
#define I40E_GLRLAN_DBG_CTL_MEM_ADDR_MASK 2811,190647
#define I40E_GLRLAN_DBG_CTL_MEM_SEL_SHIFT 2812,190744
#define I40E_GLRLAN_DBG_CTL_MEM_SEL_MASK 2813,190790
#define I40E_GLRLAN_DBG_DATA0 2815,190885
#define I40E_GLRLAN_DBG_DATA0_DBG_DATA_SHIFT 2816,190960
#define I40E_GLRLAN_DBG_DATA0_DBG_DATA_MASK 2817,191007
#define I40E_GLRLAN_DBG_DATA1 2819,191113
#define I40E_GLRLAN_DBG_DATA1_DBG_DATA_SHIFT 2820,191188
#define I40E_GLRLAN_DBG_DATA1_DBG_DATA_MASK 2821,191235
#define I40E_GLRLAN_DBG_DATA2 2823,191341
#define I40E_GLRLAN_DBG_DATA2_DBG_DATA_SHIFT 2824,191416
#define I40E_GLRLAN_DBG_DATA2_DBG_DATA_MASK 2825,191463
#define I40E_GLRLAN_DBG_DATA3 2827,191569
#define I40E_GLRLAN_DBG_DATA3_DBG_DATA_SHIFT 2828,191644
#define I40E_GLRLAN_DBG_DATA3_DBG_DATA_MASK 2829,191691
#define I40E_GLRLAN_DBG_DATA4 2831,191797
#define I40E_GLRLAN_DBG_DATA4_DBG_DATA_SHIFT 2832,191872
#define I40E_GLRLAN_DBG_DATA4_DBG_DATA_MASK 2833,191919
#define I40E_GLRLAN_DBG_DATA5 2835,192025
#define I40E_GLRLAN_DBG_DATA5_DBG_DATA_SHIFT 2836,192100
#define I40E_GLRLAN_DBG_DATA5_DBG_DATA_MASK 2837,192147
#define I40E_GLRLAN_DBG_DATA6 2839,192253
#define I40E_GLRLAN_DBG_DATA6_DBG_DATA_SHIFT 2840,192328
#define I40E_GLRLAN_DBG_DATA6_DBG_DATA_MASK 2841,192375
#define I40E_GLRLAN_DBG_DATA7 2843,192481
#define I40E_GLRLAN_DBG_DATA7_DBG_DATA_SHIFT 2844,192556
#define I40E_GLRLAN_DBG_DATA7_DBG_DATA_MASK 2845,192603
#define I40E_GLRLAN_DIX_WB_FIFO_CTL 2847,192709
#define I40E_GLRLAN_DIX_WB_FIFO_CTL_BP_THRSHLD_SHIFT 2848,192792
#define I40E_GLRLAN_DIX_WB_FIFO_CTL_BP_THRSHLD_MASK 2849,192847
#define I40E_GLRLAN_DSCR_FETCH_FIFO_CTL 2851,192964
#define I40E_GLRLAN_DSCR_FETCH_FIFO_CTL_BP_THRSHLD_SHIFT 2852,193051
#define I40E_GLRLAN_DSCR_FETCH_FIFO_CTL_BP_THRSHLD_MASK 2853,193110
#define I40E_GLRLAN_DSCR_REQ_FIFO_CTL 2855,193235
#define I40E_GLRLAN_DSCR_REQ_FIFO_CTL_BP_THRSHLD_SHIFT 2856,193320
#define I40E_GLRLAN_DSCR_REQ_FIFO_CTL_BP_THRSHLD_MASK 2857,193377
#define I40E_GLRLAN_DSCR_WR_REQ_FIFO_CTL 2859,193498
#define I40E_GLRLAN_DSCR_WR_REQ_FIFO_CTL_BP_THRSHLD_SHIFT 2860,193586
#define I40E_GLRLAN_DSCR_WR_REQ_FIFO_CTL_BP_THRSHLD_MASK 2861,193646
#define I40E_GLRLAN_DUMMY_CNTX_0(2863,193773
#define I40E_GLRLAN_DUMMY_CNTX_0_MAX_INDEX 2864,193883
#define I40E_GLRLAN_DUMMY_CNTX_0_DUMMY_CNTX_SHIFT 2865,193935
#define I40E_GLRLAN_DUMMY_CNTX_0_DUMMY_CNTX_MASK 2866,193987
#define I40E_GLRLAN_DUMMY_CNTX_1(2868,194103
#define I40E_GLRLAN_DUMMY_CNTX_1_MAX_INDEX 2869,194213
#define I40E_GLRLAN_DUMMY_CNTX_1_DUMMY_CNTX_SHIFT 2870,194265
#define I40E_GLRLAN_DUMMY_CNTX_1_DUMMY_CNTX_MASK 2871,194317
#define I40E_GLRLAN_DUMMY_CNTX_ENA 2873,194433
#define I40E_GLRLAN_DUMMY_CNTX_ENA_DUMMY_CNTX_ENA_SHIFT 2874,194519
#define I40E_GLRLAN_DUMMY_CNTX_ENA_DUMMY_CNTX_ENA_MASK 2875,194577
#define I40E_GLRLAN_ITR_NOTIFICATION_FIFO_CTL 2877,194698
#define I40E_GLRLAN_ITR_NOTIFICATION_FIFO_CTL_BP_THRSHLD_SHIFT 2878,194791
#define I40E_GLRLAN_ITR_NOTIFICATION_FIFO_CTL_BP_THRSHLD_MASK 2879,194856
#define I40E_GLRLAN_ITR_WR_DONE_FIFO_CTL 2881,194993
#define I40E_GLRLAN_ITR_WR_DONE_FIFO_CTL_BP_THRSHLD_SHIFT 2882,195081
#define I40E_GLRLAN_ITR_WR_DONE_FIFO_CTL_BP_THRSHLD_MASK 2883,195141
#define I40E_GLRLAN_PIM_REQ_FIFO_CTL 2885,195268
#define I40E_GLRLAN_PIM_REQ_FIFO_CTL_BP_THRSHLD_SHIFT 2886,195352
#define I40E_GLRLAN_PIM_REQ_FIFO_CTL_BP_THRSHLD_MASK 2887,195408
#define I40E_GLRLAN_QCNTX_DATA_WB_FIFO_CTL 2889,195527
#define I40E_GLRLAN_QCNTX_DATA_WB_FIFO_CTL_BP_THRSHLD_SHIFT 2890,195617
#define I40E_GLRLAN_QCNTX_DATA_WB_FIFO_CTL_BP_THRSHLD_MASK 2891,195679
#define I40E_GLRLAN_QCNTX_MT2L_WB_FIFO_CTL 2893,195810
#define I40E_GLRLAN_QCNTX_MT2L_WB_FIFO_CTL_BP_THRSHLD_SHIFT 2894,195900
#define I40E_GLRLAN_QCNTX_MT2L_WB_FIFO_CTL_BP_THRSHLD_MASK 2895,195962
#define I40E_GLRLAN_QCNTX_NUM_WB_FIFO_CTL 2897,196093
#define I40E_GLRLAN_QCNTX_NUM_WB_FIFO_CTL_BP_THRSHLD_SHIFT 2898,196182
#define I40E_GLRLAN_QCNTX_NUM_WB_FIFO_CTL_BP_THRSHLD_MASK 2899,196243
#define I40E_GLRLAN_RDPU_ATTR_FIFO_CTL 2901,196372
#define I40E_GLRLAN_RDPU_ATTR_FIFO_CTL_BP_THRSHLD_SHIFT 2902,196458
#define I40E_GLRLAN_RDPU_ATTR_FIFO_CTL_BP_THRSHLD_MASK 2903,196516
#define I40E_GLRLAN_RDPU_CMD_FIFO_CTL 2905,196639
#define I40E_GLRLAN_RDPU_CMD_FIFO_CTL_BP_THRSHLD_SHIFT 2906,196724
#define I40E_GLRLAN_RDPU_CMD_FIFO_CTL_BP_THRSHLD_MASK 2907,196781
#define I40E_GLRLAN_RDPU_WB_FIFO_CTL 2909,196902
#define I40E_GLRLAN_RDPU_WB_FIFO_CTL_BP_THRSHLD_SHIFT 2910,196986
#define I40E_GLRLAN_RDPU_WB_FIFO_CTL_BP_THRSHLD_MASK 2911,197042
#define I40E_GLRLAN_REQ_INFO_FIFO_CTL 2913,197161
#define I40E_GLRLAN_REQ_INFO_FIFO_CTL_BP_THRSHLD_SHIFT 2914,197246
#define I40E_GLRLAN_REQ_INFO_FIFO_CTL_BP_THRSHLD_MASK 2915,197303
#define I40E_GLRLAN_SPARE 2917,197424
#define I40E_GLRLAN_SPARE_SPARE_BITS_SHIFT 2918,197497
#define I40E_GLRLAN_SPARE_SPARE_BITS_MASK 2919,197542
#define I40E_GLTLAN_MAX_TCBCMD 2921,197644
#define I40E_GLTLAN_MAX_TCBCMD_MAX_TCBCMD_SHIFT 2922,197726
#define I40E_GLTLAN_MAX_TCBCMD_MAX_TCBCMD_MASK 2923,197780
#define I40E_GLTLAN_MAX_TCBCMD_RSVD1_SHIFT 2924,197888
#define I40E_GLTLAN_MAX_TCBCMD_RSVD1_MASK 2925,197942
#define I40E_GLTLAN_MAX_TCBCMD_MULTPL_REQ_DIS_SHIFT 2926,198045
#define I40E_GLTLAN_MAX_TCBCMD_MULTPL_REQ_DIS_MASK 2927,198100
#define I40E_ITR_CAUSE_MEM_0_CFG 2929,198213
#define I40E_ITR_CAUSE_MEM_0_CFG_ECC_EN_SHIFT 2930,198293
#define I40E_ITR_CAUSE_MEM_0_CFG_ECC_EN_MASK 2931,198347
#define I40E_ITR_CAUSE_MEM_0_CFG_ECC_INVERT_1_SHIFT 2932,198453
#define I40E_ITR_CAUSE_MEM_0_CFG_ECC_INVERT_1_MASK 2933,198507
#define I40E_ITR_CAUSE_MEM_0_CFG_ECC_INVERT_2_SHIFT 2934,198619
#define I40E_ITR_CAUSE_MEM_0_CFG_ECC_INVERT_2_MASK 2935,198673
#define I40E_ITR_CAUSE_MEM_0_CFG_LS_FORCE_SHIFT 2936,198785
#define I40E_ITR_CAUSE_MEM_0_CFG_LS_FORCE_MASK 2937,198839
#define I40E_ITR_CAUSE_MEM_0_CFG_LS_BYPASS_SHIFT 2938,198947
#define I40E_ITR_CAUSE_MEM_0_CFG_LS_BYPASS_MASK 2939,199001
#define I40E_ITR_CAUSE_MEM_0_CFG_MASK_INT_SHIFT 2940,199110
#define I40E_ITR_CAUSE_MEM_0_CFG_MASK_INT_MASK 2941,199164
#define I40E_ITR_CAUSE_MEM_0_CFG_FIX_CNT_SHIFT 2942,199272
#define I40E_ITR_CAUSE_MEM_0_CFG_FIX_CNT_MASK 2943,199326
#define I40E_ITR_CAUSE_MEM_0_CFG_ERR_CNT_SHIFT 2944,199433
#define I40E_ITR_CAUSE_MEM_0_CFG_ERR_CNT_MASK 2945,199487
#define I40E_ITR_CAUSE_MEM_0_CFG_RME_SHIFT 2946,199594
#define I40E_ITR_CAUSE_MEM_0_CFG_RME_MASK 2947,199649
#define I40E_ITR_CAUSE_MEM_0_CFG_RM_SHIFT 2948,199752
#define I40E_ITR_CAUSE_MEM_0_CFG_RM_MASK 2949,199807
#define I40E_ITR_CAUSE_MEM_0_STATUS 2951,199910
#define I40E_ITR_CAUSE_MEM_0_STATUS_ECC_ERR_SHIFT 2952,199997
#define I40E_ITR_CAUSE_MEM_0_STATUS_ECC_ERR_MASK 2953,200058
#define I40E_ITR_CAUSE_MEM_0_STATUS_ECC_FIX_SHIFT 2954,200175
#define I40E_ITR_CAUSE_MEM_0_STATUS_ECC_FIX_MASK 2955,200236
#define I40E_ITR_CAUSE_MEM_0_STATUS_INIT_DONE_SHIFT 2956,200353
#define I40E_ITR_CAUSE_MEM_0_STATUS_INIT_DONE_MASK 2957,200414
#define I40E_ITR_CAUSE_MEM_0_STATUS_GLOBAL_INIT_DONE_SHIFT 2958,200533
#define I40E_ITR_CAUSE_MEM_0_STATUS_GLOBAL_INIT_DONE_MASK 2959,200594
#define I40E_ITR_CAUSE_MEM_1_CFG 2961,200721
#define I40E_ITR_CAUSE_MEM_1_CFG_ECC_EN_SHIFT 2962,200801
#define I40E_ITR_CAUSE_MEM_1_CFG_ECC_EN_MASK 2963,200855
#define I40E_ITR_CAUSE_MEM_1_CFG_ECC_INVERT_1_SHIFT 2964,200961
#define I40E_ITR_CAUSE_MEM_1_CFG_ECC_INVERT_1_MASK 2965,201015
#define I40E_ITR_CAUSE_MEM_1_CFG_ECC_INVERT_2_SHIFT 2966,201127
#define I40E_ITR_CAUSE_MEM_1_CFG_ECC_INVERT_2_MASK 2967,201181
#define I40E_ITR_CAUSE_MEM_1_CFG_LS_FORCE_SHIFT 2968,201293
#define I40E_ITR_CAUSE_MEM_1_CFG_LS_FORCE_MASK 2969,201347
#define I40E_ITR_CAUSE_MEM_1_CFG_LS_BYPASS_SHIFT 2970,201455
#define I40E_ITR_CAUSE_MEM_1_CFG_LS_BYPASS_MASK 2971,201509
#define I40E_ITR_CAUSE_MEM_1_CFG_MASK_INT_SHIFT 2972,201618
#define I40E_ITR_CAUSE_MEM_1_CFG_MASK_INT_MASK 2973,201672
#define I40E_ITR_CAUSE_MEM_1_CFG_FIX_CNT_SHIFT 2974,201780
#define I40E_ITR_CAUSE_MEM_1_CFG_FIX_CNT_MASK 2975,201834
#define I40E_ITR_CAUSE_MEM_1_CFG_ERR_CNT_SHIFT 2976,201941
#define I40E_ITR_CAUSE_MEM_1_CFG_ERR_CNT_MASK 2977,201995
#define I40E_ITR_CAUSE_MEM_1_CFG_RME_SHIFT 2978,202102
#define I40E_ITR_CAUSE_MEM_1_CFG_RME_MASK 2979,202157
#define I40E_ITR_CAUSE_MEM_1_CFG_RM_SHIFT 2980,202260
#define I40E_ITR_CAUSE_MEM_1_CFG_RM_MASK 2981,202315
#define I40E_ITR_CAUSE_MEM_1_STATUS 2983,202418
#define I40E_ITR_CAUSE_MEM_1_STATUS_ECC_ERR_SHIFT 2984,202505
#define I40E_ITR_CAUSE_MEM_1_STATUS_ECC_ERR_MASK 2985,202566
#define I40E_ITR_CAUSE_MEM_1_STATUS_ECC_FIX_SHIFT 2986,202683
#define I40E_ITR_CAUSE_MEM_1_STATUS_ECC_FIX_MASK 2987,202744
#define I40E_ITR_CAUSE_MEM_1_STATUS_INIT_DONE_SHIFT 2988,202861
#define I40E_ITR_CAUSE_MEM_1_STATUS_INIT_DONE_MASK 2989,202922
#define I40E_ITR_CAUSE_MEM_1_STATUS_GLOBAL_INIT_DONE_SHIFT 2990,203041
#define I40E_ITR_CAUSE_MEM_1_STATUS_GLOBAL_INIT_DONE_MASK 2991,203102
#define I40E_ITR_ECC_COR_ERR 2993,203229
#define I40E_ITR_ECC_COR_ERR_CNT_SHIFT 2994,203296
#define I40E_ITR_ECC_COR_ERR_CNT_MASK 2995,203337
#define I40E_ITR_ECC_UNCOR_ERR 2997,203426
#define I40E_ITR_ECC_UNCOR_ERR_CNT_SHIFT 2998,203495
#define I40E_ITR_ECC_UNCOR_ERR_CNT_MASK 2999,203538
#define I40E_ITR_MSIX_MEM_0_CFG 3001,203631
#define I40E_ITR_MSIX_MEM_0_CFG_ECC_EN_SHIFT 3002,203710
#define I40E_ITR_MSIX_MEM_0_CFG_ECC_EN_MASK 3003,203763
#define I40E_ITR_MSIX_MEM_0_CFG_ECC_INVERT_1_SHIFT 3004,203867
#define I40E_ITR_MSIX_MEM_0_CFG_ECC_INVERT_1_MASK 3005,203920
#define I40E_ITR_MSIX_MEM_0_CFG_ECC_INVERT_2_SHIFT 3006,204030
#define I40E_ITR_MSIX_MEM_0_CFG_ECC_INVERT_2_MASK 3007,204083
#define I40E_ITR_MSIX_MEM_0_CFG_LS_FORCE_SHIFT 3008,204193
#define I40E_ITR_MSIX_MEM_0_CFG_LS_FORCE_MASK 3009,204246
#define I40E_ITR_MSIX_MEM_0_CFG_LS_BYPASS_SHIFT 3010,204352
#define I40E_ITR_MSIX_MEM_0_CFG_LS_BYPASS_MASK 3011,204405
#define I40E_ITR_MSIX_MEM_0_CFG_MASK_INT_SHIFT 3012,204512
#define I40E_ITR_MSIX_MEM_0_CFG_MASK_INT_MASK 3013,204565
#define I40E_ITR_MSIX_MEM_0_CFG_FIX_CNT_SHIFT 3014,204671
#define I40E_ITR_MSIX_MEM_0_CFG_FIX_CNT_MASK 3015,204724
#define I40E_ITR_MSIX_MEM_0_CFG_ERR_CNT_SHIFT 3016,204829
#define I40E_ITR_MSIX_MEM_0_CFG_ERR_CNT_MASK 3017,204882
#define I40E_ITR_MSIX_MEM_0_CFG_RME_SHIFT 3018,204987
#define I40E_ITR_MSIX_MEM_0_CFG_RME_MASK 3019,205041
#define I40E_ITR_MSIX_MEM_0_CFG_RM_SHIFT 3020,205142
#define I40E_ITR_MSIX_MEM_0_CFG_RM_MASK 3021,205196
#define I40E_ITR_MSIX_MEM_0_STATUS 3023,205297
#define I40E_ITR_MSIX_MEM_0_STATUS_ECC_ERR_SHIFT 3024,205383
#define I40E_ITR_MSIX_MEM_0_STATUS_ECC_ERR_MASK 3025,205443
#define I40E_ITR_MSIX_MEM_0_STATUS_ECC_FIX_SHIFT 3026,205558
#define I40E_ITR_MSIX_MEM_0_STATUS_ECC_FIX_MASK 3027,205618
#define I40E_ITR_MSIX_MEM_0_STATUS_INIT_DONE_SHIFT 3028,205733
#define I40E_ITR_MSIX_MEM_0_STATUS_INIT_DONE_MASK 3029,205793
#define I40E_ITR_MSIX_MEM_0_STATUS_GLOBAL_INIT_DONE_SHIFT 3030,205910
#define I40E_ITR_MSIX_MEM_0_STATUS_GLOBAL_INIT_DONE_MASK 3031,205970
#define I40E_ITR_MSIX_MEM_1_CFG 3033,206095
#define I40E_ITR_MSIX_MEM_1_CFG_ECC_EN_SHIFT 3034,206174
#define I40E_ITR_MSIX_MEM_1_CFG_ECC_EN_MASK 3035,206227
#define I40E_ITR_MSIX_MEM_1_CFG_ECC_INVERT_1_SHIFT 3036,206331
#define I40E_ITR_MSIX_MEM_1_CFG_ECC_INVERT_1_MASK 3037,206384
#define I40E_ITR_MSIX_MEM_1_CFG_ECC_INVERT_2_SHIFT 3038,206494
#define I40E_ITR_MSIX_MEM_1_CFG_ECC_INVERT_2_MASK 3039,206547
#define I40E_ITR_MSIX_MEM_1_CFG_LS_FORCE_SHIFT 3040,206657
#define I40E_ITR_MSIX_MEM_1_CFG_LS_FORCE_MASK 3041,206710
#define I40E_ITR_MSIX_MEM_1_CFG_LS_BYPASS_SHIFT 3042,206816
#define I40E_ITR_MSIX_MEM_1_CFG_LS_BYPASS_MASK 3043,206869
#define I40E_ITR_MSIX_MEM_1_CFG_MASK_INT_SHIFT 3044,206976
#define I40E_ITR_MSIX_MEM_1_CFG_MASK_INT_MASK 3045,207029
#define I40E_ITR_MSIX_MEM_1_CFG_FIX_CNT_SHIFT 3046,207135
#define I40E_ITR_MSIX_MEM_1_CFG_FIX_CNT_MASK 3047,207188
#define I40E_ITR_MSIX_MEM_1_CFG_ERR_CNT_SHIFT 3048,207293
#define I40E_ITR_MSIX_MEM_1_CFG_ERR_CNT_MASK 3049,207346
#define I40E_ITR_MSIX_MEM_1_CFG_RME_SHIFT 3050,207451
#define I40E_ITR_MSIX_MEM_1_CFG_RME_MASK 3051,207505
#define I40E_ITR_MSIX_MEM_1_CFG_RM_SHIFT 3052,207606
#define I40E_ITR_MSIX_MEM_1_CFG_RM_MASK 3053,207660
#define I40E_ITR_MSIX_MEM_1_STATUS 3055,207761
#define I40E_ITR_MSIX_MEM_1_STATUS_ECC_ERR_SHIFT 3056,207847
#define I40E_ITR_MSIX_MEM_1_STATUS_ECC_ERR_MASK 3057,207907
#define I40E_ITR_MSIX_MEM_1_STATUS_ECC_FIX_SHIFT 3058,208022
#define I40E_ITR_MSIX_MEM_1_STATUS_ECC_FIX_MASK 3059,208082
#define I40E_ITR_MSIX_MEM_1_STATUS_INIT_DONE_SHIFT 3060,208197
#define I40E_ITR_MSIX_MEM_1_STATUS_INIT_DONE_MASK 3061,208257
#define I40E_ITR_MSIX_MEM_1_STATUS_GLOBAL_INIT_DONE_SHIFT 3062,208374
#define I40E_ITR_MSIX_MEM_1_STATUS_GLOBAL_INIT_DONE_MASK 3063,208434
#define I40E_MNG_ADMIN_Q_CFG 3065,208559
#define I40E_MNG_ADMIN_Q_CFG_ECC_EN_SHIFT 3066,208635
#define I40E_MNG_ADMIN_Q_CFG_ECC_EN_MASK 3067,208685
#define I40E_MNG_ADMIN_Q_CFG_ECC_INVERT_1_SHIFT 3068,208783
#define I40E_MNG_ADMIN_Q_CFG_ECC_INVERT_1_MASK 3069,208833
#define I40E_MNG_ADMIN_Q_CFG_ECC_INVERT_2_SHIFT 3070,208937
#define I40E_MNG_ADMIN_Q_CFG_ECC_INVERT_2_MASK 3071,208987
#define I40E_MNG_ADMIN_Q_CFG_LS_FORCE_SHIFT 3072,209091
#define I40E_MNG_ADMIN_Q_CFG_LS_FORCE_MASK 3073,209141
#define I40E_MNG_ADMIN_Q_CFG_LS_BYPASS_SHIFT 3074,209241
#define I40E_MNG_ADMIN_Q_CFG_LS_BYPASS_MASK 3075,209291
#define I40E_MNG_ADMIN_Q_CFG_MASK_INT_SHIFT 3076,209392
#define I40E_MNG_ADMIN_Q_CFG_MASK_INT_MASK 3077,209442
#define I40E_MNG_ADMIN_Q_CFG_FIX_CNT_SHIFT 3078,209542
#define I40E_MNG_ADMIN_Q_CFG_FIX_CNT_MASK 3079,209592
#define I40E_MNG_ADMIN_Q_CFG_ERR_CNT_SHIFT 3080,209691
#define I40E_MNG_ADMIN_Q_CFG_ERR_CNT_MASK 3081,209741
#define I40E_MNG_ADMIN_Q_CFG_RME_SHIFT 3082,209840
#define I40E_MNG_ADMIN_Q_CFG_RME_MASK 3083,209891
#define I40E_MNG_ADMIN_Q_CFG_RM_SHIFT 3084,209986
#define I40E_MNG_ADMIN_Q_CFG_RM_MASK 3085,210037
#define I40E_MNG_ADMIN_Q_STATUS 3087,210132
#define I40E_MNG_ADMIN_Q_STATUS_ECC_ERR_SHIFT 3088,210215
#define I40E_MNG_ADMIN_Q_STATUS_ECC_ERR_MASK 3089,210272
#define I40E_MNG_ADMIN_Q_STATUS_ECC_FIX_SHIFT 3090,210381
#define I40E_MNG_ADMIN_Q_STATUS_ECC_FIX_MASK 3091,210438
#define I40E_MNG_ADMIN_Q_STATUS_INIT_DONE_SHIFT 3092,210547
#define I40E_MNG_ADMIN_Q_STATUS_INIT_DONE_MASK 3093,210604
#define I40E_MNG_ADMIN_Q_STATUS_GLOBAL_INIT_DONE_SHIFT 3094,210715
#define I40E_MNG_ADMIN_Q_STATUS_GLOBAL_INIT_DONE_MASK 3095,210772
#define I40E_MNG_ALTERNATE_CFG 3097,210891
#define I40E_MNG_ALTERNATE_CFG_ECC_EN_SHIFT 3098,210969
#define I40E_MNG_ALTERNATE_CFG_ECC_EN_MASK 3099,211021
#define I40E_MNG_ALTERNATE_CFG_ECC_INVERT_1_SHIFT 3100,211123
#define I40E_MNG_ALTERNATE_CFG_ECC_INVERT_1_MASK 3101,211175
#define I40E_MNG_ALTERNATE_CFG_ECC_INVERT_2_SHIFT 3102,211283
#define I40E_MNG_ALTERNATE_CFG_ECC_INVERT_2_MASK 3103,211335
#define I40E_MNG_ALTERNATE_CFG_LS_FORCE_SHIFT 3104,211443
#define I40E_MNG_ALTERNATE_CFG_LS_FORCE_MASK 3105,211495
#define I40E_MNG_ALTERNATE_CFG_LS_BYPASS_SHIFT 3106,211599
#define I40E_MNG_ALTERNATE_CFG_LS_BYPASS_MASK 3107,211651
#define I40E_MNG_ALTERNATE_CFG_MASK_INT_SHIFT 3108,211756
#define I40E_MNG_ALTERNATE_CFG_MASK_INT_MASK 3109,211808
#define I40E_MNG_ALTERNATE_CFG_FIX_CNT_SHIFT 3110,211912
#define I40E_MNG_ALTERNATE_CFG_FIX_CNT_MASK 3111,211964
#define I40E_MNG_ALTERNATE_CFG_ERR_CNT_SHIFT 3112,212067
#define I40E_MNG_ALTERNATE_CFG_ERR_CNT_MASK 3113,212119
#define I40E_MNG_ALTERNATE_CFG_RME_SHIFT 3114,212222
#define I40E_MNG_ALTERNATE_CFG_RME_MASK 3115,212275
#define I40E_MNG_ALTERNATE_CFG_RM_SHIFT 3116,212374
#define I40E_MNG_ALTERNATE_CFG_RM_MASK 3117,212427
#define I40E_MNG_ALTERNATE_STATUS 3119,212526
#define I40E_MNG_ALTERNATE_STATUS_ECC_ERR_SHIFT 3120,212611
#define I40E_MNG_ALTERNATE_STATUS_ECC_ERR_MASK 3121,212670
#define I40E_MNG_ALTERNATE_STATUS_ECC_FIX_SHIFT 3122,212783
#define I40E_MNG_ALTERNATE_STATUS_ECC_FIX_MASK 3123,212842
#define I40E_MNG_ALTERNATE_STATUS_INIT_DONE_SHIFT 3124,212955
#define I40E_MNG_ALTERNATE_STATUS_INIT_DONE_MASK 3125,213014
#define I40E_MNG_ALTERNATE_STATUS_GLOBAL_INIT_DONE_SHIFT 3126,213129
#define I40E_MNG_ALTERNATE_STATUS_GLOBAL_INIT_DONE_MASK 3127,213188
#define I40E_MNG_CODE_BANK_CFG 3129,213311
#define I40E_MNG_CODE_BANK_CFG_ECC_EN_SHIFT 3130,213389
#define I40E_MNG_CODE_BANK_CFG_ECC_EN_MASK 3131,213441
#define I40E_MNG_CODE_BANK_CFG_ECC_INVERT_1_SHIFT 3132,213543
#define I40E_MNG_CODE_BANK_CFG_ECC_INVERT_1_MASK 3133,213595
#define I40E_MNG_CODE_BANK_CFG_ECC_INVERT_2_SHIFT 3134,213703
#define I40E_MNG_CODE_BANK_CFG_ECC_INVERT_2_MASK 3135,213755
#define I40E_MNG_CODE_BANK_CFG_LS_FORCE_SHIFT 3136,213863
#define I40E_MNG_CODE_BANK_CFG_LS_FORCE_MASK 3137,213915
#define I40E_MNG_CODE_BANK_CFG_LS_BYPASS_SHIFT 3138,214019
#define I40E_MNG_CODE_BANK_CFG_LS_BYPASS_MASK 3139,214071
#define I40E_MNG_CODE_BANK_CFG_MASK_INT_SHIFT 3140,214176
#define I40E_MNG_CODE_BANK_CFG_MASK_INT_MASK 3141,214228
#define I40E_MNG_CODE_BANK_CFG_FIX_CNT_SHIFT 3142,214332
#define I40E_MNG_CODE_BANK_CFG_FIX_CNT_MASK 3143,214384
#define I40E_MNG_CODE_BANK_CFG_ERR_CNT_SHIFT 3144,214487
#define I40E_MNG_CODE_BANK_CFG_ERR_CNT_MASK 3145,214539
#define I40E_MNG_CODE_BANK_CFG_RME_SHIFT 3146,214642
#define I40E_MNG_CODE_BANK_CFG_RME_MASK 3147,214695
#define I40E_MNG_CODE_BANK_CFG_RM_SHIFT 3148,214794
#define I40E_MNG_CODE_BANK_CFG_RM_MASK 3149,214847
#define I40E_MNG_CODE_BANK_STATUS 3151,214946
#define I40E_MNG_CODE_BANK_STATUS_ECC_ERR_SHIFT 3152,215031
#define I40E_MNG_CODE_BANK_STATUS_ECC_ERR_MASK 3153,215090
#define I40E_MNG_CODE_BANK_STATUS_ECC_FIX_SHIFT 3154,215203
#define I40E_MNG_CODE_BANK_STATUS_ECC_FIX_MASK 3155,215262
#define I40E_MNG_CODE_BANK_STATUS_INIT_DONE_SHIFT 3156,215375
#define I40E_MNG_CODE_BANK_STATUS_INIT_DONE_MASK 3157,215434
#define I40E_MNG_CODE_BANK_STATUS_GLOBAL_INIT_DONE_SHIFT 3158,215549
#define I40E_MNG_CODE_BANK_STATUS_GLOBAL_INIT_DONE_MASK 3159,215608
#define I40E_MNG_ECC_COR_ERR 3161,215731
#define I40E_MNG_ECC_COR_ERR_CNT_SHIFT 3162,215798
#define I40E_MNG_ECC_COR_ERR_CNT_MASK 3163,215839
#define I40E_MNG_ECC_UNCOR_ERR 3165,215928
#define I40E_MNG_ECC_UNCOR_ERR_CNT_SHIFT 3166,215997
#define I40E_MNG_ECC_UNCOR_ERR_CNT_MASK 3167,216040
#define I40E_MNG_POPULATED_DATA_CFG 3169,216133
#define I40E_MNG_POPULATED_DATA_CFG_ECC_EN_SHIFT 3170,216216
#define I40E_MNG_POPULATED_DATA_CFG_ECC_EN_MASK 3171,216273
#define I40E_MNG_POPULATED_DATA_CFG_ECC_INVERT_1_SHIFT 3172,216385
#define I40E_MNG_POPULATED_DATA_CFG_ECC_INVERT_1_MASK 3173,216442
#define I40E_MNG_POPULATED_DATA_CFG_ECC_INVERT_2_SHIFT 3174,216560
#define I40E_MNG_POPULATED_DATA_CFG_ECC_INVERT_2_MASK 3175,216617
#define I40E_MNG_POPULATED_DATA_CFG_LS_FORCE_SHIFT 3176,216735
#define I40E_MNG_POPULATED_DATA_CFG_LS_FORCE_MASK 3177,216792
#define I40E_MNG_POPULATED_DATA_CFG_LS_BYPASS_SHIFT 3178,216906
#define I40E_MNG_POPULATED_DATA_CFG_LS_BYPASS_MASK 3179,216963
#define I40E_MNG_POPULATED_DATA_CFG_MASK_INT_SHIFT 3180,217078
#define I40E_MNG_POPULATED_DATA_CFG_MASK_INT_MASK 3181,217135
#define I40E_MNG_POPULATED_DATA_CFG_FIX_CNT_SHIFT 3182,217249
#define I40E_MNG_POPULATED_DATA_CFG_FIX_CNT_MASK 3183,217306
#define I40E_MNG_POPULATED_DATA_CFG_ERR_CNT_SHIFT 3184,217419
#define I40E_MNG_POPULATED_DATA_CFG_ERR_CNT_MASK 3185,217476
#define I40E_MNG_POPULATED_DATA_CFG_RME_SHIFT 3186,217589
#define I40E_MNG_POPULATED_DATA_CFG_RME_MASK 3187,217647
#define I40E_MNG_POPULATED_DATA_CFG_RM_SHIFT 3188,217756
#define I40E_MNG_POPULATED_DATA_CFG_RM_MASK 3189,217814
#define I40E_MNG_POPULATED_DATA_STATUS 3191,217923
#define I40E_MNG_POPULATED_DATA_STATUS_ECC_ERR_SHIFT 3192,218013
#define I40E_MNG_POPULATED_DATA_STATUS_ECC_ERR_MASK 3193,218077
#define I40E_MNG_POPULATED_DATA_STATUS_ECC_FIX_SHIFT 3194,218200
#define I40E_MNG_POPULATED_DATA_STATUS_ECC_FIX_MASK 3195,218264
#define I40E_MNG_POPULATED_DATA_STATUS_INIT_DONE_SHIFT 3196,218387
#define I40E_MNG_POPULATED_DATA_STATUS_INIT_DONE_MASK 3197,218451
#define I40E_MNG_POPULATED_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT 3198,218576
#define I40E_MNG_POPULATED_DATA_STATUS_GLOBAL_INIT_DONE_MASK 3199,218640
#define I40E_MNG_POPULATED_DATA0_CFG 3201,218773
#define I40E_MNG_POPULATED_DATA0_CFG_ECC_EN_SHIFT 3202,218857
#define I40E_MNG_POPULATED_DATA0_CFG_ECC_EN_MASK 3203,218915
#define I40E_MNG_POPULATED_DATA0_CFG_ECC_INVERT_1_SHIFT 3204,219029
#define I40E_MNG_POPULATED_DATA0_CFG_ECC_INVERT_1_MASK 3205,219087
#define I40E_MNG_POPULATED_DATA0_CFG_ECC_INVERT_2_SHIFT 3206,219207
#define I40E_MNG_POPULATED_DATA0_CFG_ECC_INVERT_2_MASK 3207,219265
#define I40E_MNG_POPULATED_DATA0_CFG_LS_FORCE_SHIFT 3208,219385
#define I40E_MNG_POPULATED_DATA0_CFG_LS_FORCE_MASK 3209,219443
#define I40E_MNG_POPULATED_DATA0_CFG_LS_BYPASS_SHIFT 3210,219559
#define I40E_MNG_POPULATED_DATA0_CFG_LS_BYPASS_MASK 3211,219617
#define I40E_MNG_POPULATED_DATA0_CFG_MASK_INT_SHIFT 3212,219734
#define I40E_MNG_POPULATED_DATA0_CFG_MASK_INT_MASK 3213,219792
#define I40E_MNG_POPULATED_DATA0_CFG_FIX_CNT_SHIFT 3214,219908
#define I40E_MNG_POPULATED_DATA0_CFG_FIX_CNT_MASK 3215,219966
#define I40E_MNG_POPULATED_DATA0_CFG_ERR_CNT_SHIFT 3216,220081
#define I40E_MNG_POPULATED_DATA0_CFG_ERR_CNT_MASK 3217,220139
#define I40E_MNG_POPULATED_DATA0_CFG_RME_SHIFT 3218,220254
#define I40E_MNG_POPULATED_DATA0_CFG_RME_MASK 3219,220313
#define I40E_MNG_POPULATED_DATA0_CFG_RM_SHIFT 3220,220424
#define I40E_MNG_POPULATED_DATA0_CFG_RM_MASK 3221,220483
#define I40E_MNG_POPULATED_DATA0_STATUS 3223,220594
#define I40E_MNG_POPULATED_DATA0_STATUS_ECC_ERR_SHIFT 3224,220685
#define I40E_MNG_POPULATED_DATA0_STATUS_ECC_ERR_MASK 3225,220750
#define I40E_MNG_POPULATED_DATA0_STATUS_ECC_FIX_SHIFT 3226,220875
#define I40E_MNG_POPULATED_DATA0_STATUS_ECC_FIX_MASK 3227,220940
#define I40E_MNG_POPULATED_DATA0_STATUS_INIT_DONE_SHIFT 3228,221065
#define I40E_MNG_POPULATED_DATA0_STATUS_INIT_DONE_MASK 3229,221130
#define I40E_MNG_POPULATED_DATA0_STATUS_GLOBAL_INIT_DONE_SHIFT 3230,221257
#define I40E_MNG_POPULATED_DATA0_STATUS_GLOBAL_INIT_DONE_MASK 3231,221322
#define I40E_MNG_ROM_CFG 3233,221457
#define I40E_MNG_ROM_CFG_ECC_EN_SHIFT 3234,221529
#define I40E_MNG_ROM_CFG_ECC_EN_MASK 3235,221575
#define I40E_MNG_ROM_CFG_ECC_INVERT_1_SHIFT 3236,221665
#define I40E_MNG_ROM_CFG_ECC_INVERT_1_MASK 3237,221711
#define I40E_MNG_ROM_CFG_ECC_INVERT_2_SHIFT 3238,221807
#define I40E_MNG_ROM_CFG_ECC_INVERT_2_MASK 3239,221853
#define I40E_MNG_ROM_CFG_LS_FORCE_SHIFT 3240,221949
#define I40E_MNG_ROM_CFG_LS_FORCE_MASK 3241,221995
#define I40E_MNG_ROM_CFG_LS_BYPASS_SHIFT 3242,222087
#define I40E_MNG_ROM_CFG_LS_BYPASS_MASK 3243,222133
#define I40E_MNG_ROM_CFG_MASK_INT_SHIFT 3244,222226
#define I40E_MNG_ROM_CFG_MASK_INT_MASK 3245,222272
#define I40E_MNG_ROM_CFG_FIX_CNT_SHIFT 3246,222364
#define I40E_MNG_ROM_CFG_FIX_CNT_MASK 3247,222410
#define I40E_MNG_ROM_CFG_ERR_CNT_SHIFT 3248,222501
#define I40E_MNG_ROM_CFG_ERR_CNT_MASK 3249,222547
#define I40E_MNG_ROM_CFG_RME_SHIFT 3250,222638
#define I40E_MNG_ROM_CFG_RME_MASK 3251,222685
#define I40E_MNG_ROM_CFG_RM_SHIFT 3252,222772
#define I40E_MNG_ROM_CFG_RM_MASK 3253,222819
#define I40E_MNG_ROM_STATUS 3255,222906
#define I40E_MNG_ROM_STATUS_ECC_ERR_SHIFT 3256,222985
#define I40E_MNG_ROM_STATUS_ECC_ERR_MASK 3257,223038
#define I40E_MNG_ROM_STATUS_ECC_FIX_SHIFT 3258,223139
#define I40E_MNG_ROM_STATUS_ECC_FIX_MASK 3259,223192
#define I40E_MNG_ROM_STATUS_INIT_DONE_SHIFT 3260,223293
#define I40E_MNG_ROM_STATUS_INIT_DONE_MASK 3261,223346
#define I40E_MNG_ROM_STATUS_GLOBAL_INIT_DONE_SHIFT 3262,223449
#define I40E_MNG_ROM_STATUS_GLOBAL_INIT_DONE_MASK 3263,223502
#define I40E_MNG_RX_BANK_CFG 3265,223613
#define I40E_MNG_RX_BANK_CFG_ECC_EN_SHIFT 3266,223689
#define I40E_MNG_RX_BANK_CFG_ECC_EN_MASK 3267,223739
#define I40E_MNG_RX_BANK_CFG_ECC_INVERT_1_SHIFT 3268,223837
#define I40E_MNG_RX_BANK_CFG_ECC_INVERT_1_MASK 3269,223887
#define I40E_MNG_RX_BANK_CFG_ECC_INVERT_2_SHIFT 3270,223991
#define I40E_MNG_RX_BANK_CFG_ECC_INVERT_2_MASK 3271,224041
#define I40E_MNG_RX_BANK_CFG_LS_FORCE_SHIFT 3272,224145
#define I40E_MNG_RX_BANK_CFG_LS_FORCE_MASK 3273,224195
#define I40E_MNG_RX_BANK_CFG_LS_BYPASS_SHIFT 3274,224295
#define I40E_MNG_RX_BANK_CFG_LS_BYPASS_MASK 3275,224345
#define I40E_MNG_RX_BANK_CFG_MASK_INT_SHIFT 3276,224446
#define I40E_MNG_RX_BANK_CFG_MASK_INT_MASK 3277,224496
#define I40E_MNG_RX_BANK_CFG_FIX_CNT_SHIFT 3278,224596
#define I40E_MNG_RX_BANK_CFG_FIX_CNT_MASK 3279,224646
#define I40E_MNG_RX_BANK_CFG_ERR_CNT_SHIFT 3280,224745
#define I40E_MNG_RX_BANK_CFG_ERR_CNT_MASK 3281,224795
#define I40E_MNG_RX_BANK_CFG_RME_SHIFT 3282,224894
#define I40E_MNG_RX_BANK_CFG_RME_MASK 3283,224945
#define I40E_MNG_RX_BANK_CFG_RM_SHIFT 3284,225040
#define I40E_MNG_RX_BANK_CFG_RM_MASK 3285,225091
#define I40E_MNG_RX_BANK_STATUS 3287,225186
#define I40E_MNG_RX_BANK_STATUS_ECC_ERR_SHIFT 3288,225269
#define I40E_MNG_RX_BANK_STATUS_ECC_ERR_MASK 3289,225326
#define I40E_MNG_RX_BANK_STATUS_ECC_FIX_SHIFT 3290,225435
#define I40E_MNG_RX_BANK_STATUS_ECC_FIX_MASK 3291,225492
#define I40E_MNG_RX_BANK_STATUS_INIT_DONE_SHIFT 3292,225601
#define I40E_MNG_RX_BANK_STATUS_INIT_DONE_MASK 3293,225658
#define I40E_MNG_RX_BANK_STATUS_GLOBAL_INIT_DONE_SHIFT 3294,225769
#define I40E_MNG_RX_BANK_STATUS_GLOBAL_INIT_DONE_MASK 3295,225826
#define I40E_MNG_RXF_CFG 3297,225945
#define I40E_MNG_RXF_CFG_ECC_EN_SHIFT 3298,226017
#define I40E_MNG_RXF_CFG_ECC_EN_MASK 3299,226063
#define I40E_MNG_RXF_CFG_ECC_INVERT_1_SHIFT 3300,226153
#define I40E_MNG_RXF_CFG_ECC_INVERT_1_MASK 3301,226199
#define I40E_MNG_RXF_CFG_ECC_INVERT_2_SHIFT 3302,226295
#define I40E_MNG_RXF_CFG_ECC_INVERT_2_MASK 3303,226341
#define I40E_MNG_RXF_CFG_LS_FORCE_SHIFT 3304,226437
#define I40E_MNG_RXF_CFG_LS_FORCE_MASK 3305,226483
#define I40E_MNG_RXF_CFG_LS_BYPASS_SHIFT 3306,226575
#define I40E_MNG_RXF_CFG_LS_BYPASS_MASK 3307,226621
#define I40E_MNG_RXF_CFG_MASK_INT_SHIFT 3308,226714
#define I40E_MNG_RXF_CFG_MASK_INT_MASK 3309,226760
#define I40E_MNG_RXF_CFG_FIX_CNT_SHIFT 3310,226852
#define I40E_MNG_RXF_CFG_FIX_CNT_MASK 3311,226898
#define I40E_MNG_RXF_CFG_ERR_CNT_SHIFT 3312,226989
#define I40E_MNG_RXF_CFG_ERR_CNT_MASK 3313,227035
#define I40E_MNG_RXF_CFG_RME_A_SHIFT 3314,227126
#define I40E_MNG_RXF_CFG_RME_A_MASK 3315,227173
#define I40E_MNG_RXF_CFG_RME_B_SHIFT 3316,227262
#define I40E_MNG_RXF_CFG_RME_B_MASK 3317,227309
#define I40E_MNG_RXF_CFG_RM_A_SHIFT 3318,227398
#define I40E_MNG_RXF_CFG_RM_A_MASK 3319,227445
#define I40E_MNG_RXF_CFG_RM_B_SHIFT 3320,227533
#define I40E_MNG_RXF_CFG_RM_B_MASK 3321,227580
#define I40E_MNG_RXF_STATUS 3323,227669
#define I40E_MNG_RXF_STATUS_ECC_ERR_SHIFT 3324,227748
#define I40E_MNG_RXF_STATUS_ECC_ERR_MASK 3325,227801
#define I40E_MNG_RXF_STATUS_ECC_FIX_SHIFT 3326,227902
#define I40E_MNG_RXF_STATUS_ECC_FIX_MASK 3327,227955
#define I40E_MNG_RXF_STATUS_INIT_DONE_SHIFT 3328,228056
#define I40E_MNG_RXF_STATUS_INIT_DONE_MASK 3329,228109
#define I40E_MNG_RXF_STATUS_GLOBAL_INIT_DONE_SHIFT 3330,228212
#define I40E_MNG_RXF_STATUS_GLOBAL_INIT_DONE_MASK 3331,228265
#define I40E_MNG_TX0_GLUE_CFG 3333,228376
#define I40E_MNG_TX0_GLUE_CFG_ECC_EN_SHIFT 3334,228453
#define I40E_MNG_TX0_GLUE_CFG_ECC_EN_MASK 3335,228504
#define I40E_MNG_TX0_GLUE_CFG_ECC_INVERT_1_SHIFT 3336,228604
#define I40E_MNG_TX0_GLUE_CFG_ECC_INVERT_1_MASK 3337,228655
#define I40E_MNG_TX0_GLUE_CFG_ECC_INVERT_2_SHIFT 3338,228761
#define I40E_MNG_TX0_GLUE_CFG_ECC_INVERT_2_MASK 3339,228812
#define I40E_MNG_TX0_GLUE_CFG_LS_FORCE_SHIFT 3340,228918
#define I40E_MNG_TX0_GLUE_CFG_LS_FORCE_MASK 3341,228969
#define I40E_MNG_TX0_GLUE_CFG_LS_BYPASS_SHIFT 3342,229071
#define I40E_MNG_TX0_GLUE_CFG_LS_BYPASS_MASK 3343,229122
#define I40E_MNG_TX0_GLUE_CFG_MASK_INT_SHIFT 3344,229225
#define I40E_MNG_TX0_GLUE_CFG_MASK_INT_MASK 3345,229276
#define I40E_MNG_TX0_GLUE_CFG_FIX_CNT_SHIFT 3346,229378
#define I40E_MNG_TX0_GLUE_CFG_FIX_CNT_MASK 3347,229429
#define I40E_MNG_TX0_GLUE_CFG_ERR_CNT_SHIFT 3348,229530
#define I40E_MNG_TX0_GLUE_CFG_ERR_CNT_MASK 3349,229581
#define I40E_MNG_TX0_GLUE_CFG_RME_A_SHIFT 3350,229682
#define I40E_MNG_TX0_GLUE_CFG_RME_A_MASK 3351,229734
#define I40E_MNG_TX0_GLUE_CFG_RME_B_SHIFT 3352,229833
#define I40E_MNG_TX0_GLUE_CFG_RME_B_MASK 3353,229885
#define I40E_MNG_TX0_GLUE_CFG_RM_A_SHIFT 3354,229984
#define I40E_MNG_TX0_GLUE_CFG_RM_A_MASK 3355,230036
#define I40E_MNG_TX0_GLUE_CFG_RM_B_SHIFT 3356,230134
#define I40E_MNG_TX0_GLUE_CFG_RM_B_MASK 3357,230186
#define I40E_MNG_TX0_GLUE_STATUS 3359,230285
#define I40E_MNG_TX0_GLUE_STATUS_ECC_ERR_SHIFT 3360,230369
#define I40E_MNG_TX0_GLUE_STATUS_ECC_ERR_MASK 3361,230427
#define I40E_MNG_TX0_GLUE_STATUS_ECC_FIX_SHIFT 3362,230538
#define I40E_MNG_TX0_GLUE_STATUS_ECC_FIX_MASK 3363,230596
#define I40E_MNG_TX0_GLUE_STATUS_INIT_DONE_SHIFT 3364,230707
#define I40E_MNG_TX0_GLUE_STATUS_INIT_DONE_MASK 3365,230765
#define I40E_MNG_TX0_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT 3366,230878
#define I40E_MNG_TX0_GLUE_STATUS_GLOBAL_INIT_DONE_MASK 3367,230936
#define I40E_MNG_TX1_GLUE_CFG 3369,231057
#define I40E_MNG_TX1_GLUE_CFG_ECC_EN_SHIFT 3370,231134
#define I40E_MNG_TX1_GLUE_CFG_ECC_EN_MASK 3371,231185
#define I40E_MNG_TX1_GLUE_CFG_ECC_INVERT_1_SHIFT 3372,231285
#define I40E_MNG_TX1_GLUE_CFG_ECC_INVERT_1_MASK 3373,231336
#define I40E_MNG_TX1_GLUE_CFG_ECC_INVERT_2_SHIFT 3374,231442
#define I40E_MNG_TX1_GLUE_CFG_ECC_INVERT_2_MASK 3375,231493
#define I40E_MNG_TX1_GLUE_CFG_LS_FORCE_SHIFT 3376,231599
#define I40E_MNG_TX1_GLUE_CFG_LS_FORCE_MASK 3377,231650
#define I40E_MNG_TX1_GLUE_CFG_LS_BYPASS_SHIFT 3378,231752
#define I40E_MNG_TX1_GLUE_CFG_LS_BYPASS_MASK 3379,231803
#define I40E_MNG_TX1_GLUE_CFG_MASK_INT_SHIFT 3380,231906
#define I40E_MNG_TX1_GLUE_CFG_MASK_INT_MASK 3381,231957
#define I40E_MNG_TX1_GLUE_CFG_FIX_CNT_SHIFT 3382,232059
#define I40E_MNG_TX1_GLUE_CFG_FIX_CNT_MASK 3383,232110
#define I40E_MNG_TX1_GLUE_CFG_ERR_CNT_SHIFT 3384,232211
#define I40E_MNG_TX1_GLUE_CFG_ERR_CNT_MASK 3385,232262
#define I40E_MNG_TX1_GLUE_CFG_RME_A_SHIFT 3386,232363
#define I40E_MNG_TX1_GLUE_CFG_RME_A_MASK 3387,232415
#define I40E_MNG_TX1_GLUE_CFG_RME_B_SHIFT 3388,232514
#define I40E_MNG_TX1_GLUE_CFG_RME_B_MASK 3389,232566
#define I40E_MNG_TX1_GLUE_CFG_RM_A_SHIFT 3390,232665
#define I40E_MNG_TX1_GLUE_CFG_RM_A_MASK 3391,232717
#define I40E_MNG_TX1_GLUE_CFG_RM_B_SHIFT 3392,232815
#define I40E_MNG_TX1_GLUE_CFG_RM_B_MASK 3393,232867
#define I40E_MNG_TX1_GLUE_STATUS 3395,232966
#define I40E_MNG_TX1_GLUE_STATUS_ECC_ERR_SHIFT 3396,233050
#define I40E_MNG_TX1_GLUE_STATUS_ECC_ERR_MASK 3397,233108
#define I40E_MNG_TX1_GLUE_STATUS_ECC_FIX_SHIFT 3398,233219
#define I40E_MNG_TX1_GLUE_STATUS_ECC_FIX_MASK 3399,233277
#define I40E_MNG_TX1_GLUE_STATUS_INIT_DONE_SHIFT 3400,233388
#define I40E_MNG_TX1_GLUE_STATUS_INIT_DONE_MASK 3401,233446
#define I40E_MNG_TX1_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT 3402,233559
#define I40E_MNG_TX1_GLUE_STATUS_GLOBAL_INIT_DONE_MASK 3403,233617
#define I40E_MNG_TX2_GLUE_CFG 3405,233738
#define I40E_MNG_TX2_GLUE_CFG_ECC_EN_SHIFT 3406,233815
#define I40E_MNG_TX2_GLUE_CFG_ECC_EN_MASK 3407,233866
#define I40E_MNG_TX2_GLUE_CFG_ECC_INVERT_1_SHIFT 3408,233966
#define I40E_MNG_TX2_GLUE_CFG_ECC_INVERT_1_MASK 3409,234017
#define I40E_MNG_TX2_GLUE_CFG_ECC_INVERT_2_SHIFT 3410,234123
#define I40E_MNG_TX2_GLUE_CFG_ECC_INVERT_2_MASK 3411,234174
#define I40E_MNG_TX2_GLUE_CFG_LS_FORCE_SHIFT 3412,234280
#define I40E_MNG_TX2_GLUE_CFG_LS_FORCE_MASK 3413,234331
#define I40E_MNG_TX2_GLUE_CFG_LS_BYPASS_SHIFT 3414,234433
#define I40E_MNG_TX2_GLUE_CFG_LS_BYPASS_MASK 3415,234484
#define I40E_MNG_TX2_GLUE_CFG_MASK_INT_SHIFT 3416,234587
#define I40E_MNG_TX2_GLUE_CFG_MASK_INT_MASK 3417,234638
#define I40E_MNG_TX2_GLUE_CFG_FIX_CNT_SHIFT 3418,234740
#define I40E_MNG_TX2_GLUE_CFG_FIX_CNT_MASK 3419,234791
#define I40E_MNG_TX2_GLUE_CFG_ERR_CNT_SHIFT 3420,234892
#define I40E_MNG_TX2_GLUE_CFG_ERR_CNT_MASK 3421,234943
#define I40E_MNG_TX2_GLUE_CFG_RME_A_SHIFT 3422,235044
#define I40E_MNG_TX2_GLUE_CFG_RME_A_MASK 3423,235096
#define I40E_MNG_TX2_GLUE_CFG_RME_B_SHIFT 3424,235195
#define I40E_MNG_TX2_GLUE_CFG_RME_B_MASK 3425,235247
#define I40E_MNG_TX2_GLUE_CFG_RM_A_SHIFT 3426,235346
#define I40E_MNG_TX2_GLUE_CFG_RM_A_MASK 3427,235398
#define I40E_MNG_TX2_GLUE_CFG_RM_B_SHIFT 3428,235496
#define I40E_MNG_TX2_GLUE_CFG_RM_B_MASK 3429,235548
#define I40E_MNG_TX2_GLUE_STATUS 3431,235647
#define I40E_MNG_TX2_GLUE_STATUS_ECC_ERR_SHIFT 3432,235731
#define I40E_MNG_TX2_GLUE_STATUS_ECC_ERR_MASK 3433,235789
#define I40E_MNG_TX2_GLUE_STATUS_ECC_FIX_SHIFT 3434,235900
#define I40E_MNG_TX2_GLUE_STATUS_ECC_FIX_MASK 3435,235958
#define I40E_MNG_TX2_GLUE_STATUS_INIT_DONE_SHIFT 3436,236069
#define I40E_MNG_TX2_GLUE_STATUS_INIT_DONE_MASK 3437,236127
#define I40E_MNG_TX2_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT 3438,236240
#define I40E_MNG_TX2_GLUE_STATUS_GLOBAL_INIT_DONE_MASK 3439,236298
#define I40E_MNG_TX3_GLUE_CFG 3441,236419
#define I40E_MNG_TX3_GLUE_CFG_ECC_EN_SHIFT 3442,236496
#define I40E_MNG_TX3_GLUE_CFG_ECC_EN_MASK 3443,236547
#define I40E_MNG_TX3_GLUE_CFG_ECC_INVERT_1_SHIFT 3444,236647
#define I40E_MNG_TX3_GLUE_CFG_ECC_INVERT_1_MASK 3445,236698
#define I40E_MNG_TX3_GLUE_CFG_ECC_INVERT_2_SHIFT 3446,236804
#define I40E_MNG_TX3_GLUE_CFG_ECC_INVERT_2_MASK 3447,236855
#define I40E_MNG_TX3_GLUE_CFG_LS_FORCE_SHIFT 3448,236961
#define I40E_MNG_TX3_GLUE_CFG_LS_FORCE_MASK 3449,237012
#define I40E_MNG_TX3_GLUE_CFG_LS_BYPASS_SHIFT 3450,237114
#define I40E_MNG_TX3_GLUE_CFG_LS_BYPASS_MASK 3451,237165
#define I40E_MNG_TX3_GLUE_CFG_MASK_INT_SHIFT 3452,237268
#define I40E_MNG_TX3_GLUE_CFG_MASK_INT_MASK 3453,237319
#define I40E_MNG_TX3_GLUE_CFG_FIX_CNT_SHIFT 3454,237421
#define I40E_MNG_TX3_GLUE_CFG_FIX_CNT_MASK 3455,237472
#define I40E_MNG_TX3_GLUE_CFG_ERR_CNT_SHIFT 3456,237573
#define I40E_MNG_TX3_GLUE_CFG_ERR_CNT_MASK 3457,237624
#define I40E_MNG_TX3_GLUE_CFG_RME_A_SHIFT 3458,237725
#define I40E_MNG_TX3_GLUE_CFG_RME_A_MASK 3459,237777
#define I40E_MNG_TX3_GLUE_CFG_RME_B_SHIFT 3460,237876
#define I40E_MNG_TX3_GLUE_CFG_RME_B_MASK 3461,237928
#define I40E_MNG_TX3_GLUE_CFG_RM_A_SHIFT 3462,238027
#define I40E_MNG_TX3_GLUE_CFG_RM_A_MASK 3463,238079
#define I40E_MNG_TX3_GLUE_CFG_RM_B_SHIFT 3464,238177
#define I40E_MNG_TX3_GLUE_CFG_RM_B_MASK 3465,238229
#define I40E_MNG_TX3_GLUE_STATUS 3467,238328
#define I40E_MNG_TX3_GLUE_STATUS_ECC_ERR_SHIFT 3468,238412
#define I40E_MNG_TX3_GLUE_STATUS_ECC_ERR_MASK 3469,238470
#define I40E_MNG_TX3_GLUE_STATUS_ECC_FIX_SHIFT 3470,238581
#define I40E_MNG_TX3_GLUE_STATUS_ECC_FIX_MASK 3471,238639
#define I40E_MNG_TX3_GLUE_STATUS_INIT_DONE_SHIFT 3472,238750
#define I40E_MNG_TX3_GLUE_STATUS_INIT_DONE_MASK 3473,238808
#define I40E_MNG_TX3_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT 3474,238921
#define I40E_MNG_TX3_GLUE_STATUS_GLOBAL_INIT_DONE_MASK 3475,238979
#define I40E_MNG_TX4_GLUE_CFG 3477,239100
#define I40E_MNG_TX4_GLUE_CFG_ECC_EN_SHIFT 3478,239177
#define I40E_MNG_TX4_GLUE_CFG_ECC_EN_MASK 3479,239228
#define I40E_MNG_TX4_GLUE_CFG_ECC_INVERT_1_SHIFT 3480,239328
#define I40E_MNG_TX4_GLUE_CFG_ECC_INVERT_1_MASK 3481,239379
#define I40E_MNG_TX4_GLUE_CFG_ECC_INVERT_2_SHIFT 3482,239485
#define I40E_MNG_TX4_GLUE_CFG_ECC_INVERT_2_MASK 3483,239536
#define I40E_MNG_TX4_GLUE_CFG_LS_FORCE_SHIFT 3484,239642
#define I40E_MNG_TX4_GLUE_CFG_LS_FORCE_MASK 3485,239693
#define I40E_MNG_TX4_GLUE_CFG_LS_BYPASS_SHIFT 3486,239795
#define I40E_MNG_TX4_GLUE_CFG_LS_BYPASS_MASK 3487,239846
#define I40E_MNG_TX4_GLUE_CFG_MASK_INT_SHIFT 3488,239949
#define I40E_MNG_TX4_GLUE_CFG_MASK_INT_MASK 3489,240000
#define I40E_MNG_TX4_GLUE_CFG_FIX_CNT_SHIFT 3490,240102
#define I40E_MNG_TX4_GLUE_CFG_FIX_CNT_MASK 3491,240153
#define I40E_MNG_TX4_GLUE_CFG_ERR_CNT_SHIFT 3492,240254
#define I40E_MNG_TX4_GLUE_CFG_ERR_CNT_MASK 3493,240305
#define I40E_MNG_TX4_GLUE_CFG_RME_A_SHIFT 3494,240406
#define I40E_MNG_TX4_GLUE_CFG_RME_A_MASK 3495,240458
#define I40E_MNG_TX4_GLUE_CFG_RME_B_SHIFT 3496,240557
#define I40E_MNG_TX4_GLUE_CFG_RME_B_MASK 3497,240609
#define I40E_MNG_TX4_GLUE_CFG_RM_A_SHIFT 3498,240708
#define I40E_MNG_TX4_GLUE_CFG_RM_A_MASK 3499,240760
#define I40E_MNG_TX4_GLUE_CFG_RM_B_SHIFT 3500,240858
#define I40E_MNG_TX4_GLUE_CFG_RM_B_MASK 3501,240910
#define I40E_MNG_TX4_GLUE_STATUS 3503,241009
#define I40E_MNG_TX4_GLUE_STATUS_ECC_ERR_SHIFT 3504,241093
#define I40E_MNG_TX4_GLUE_STATUS_ECC_ERR_MASK 3505,241151
#define I40E_MNG_TX4_GLUE_STATUS_ECC_FIX_SHIFT 3506,241262
#define I40E_MNG_TX4_GLUE_STATUS_ECC_FIX_MASK 3507,241320
#define I40E_MNG_TX4_GLUE_STATUS_INIT_DONE_SHIFT 3508,241431
#define I40E_MNG_TX4_GLUE_STATUS_INIT_DONE_MASK 3509,241489
#define I40E_MNG_TX4_GLUE_STATUS_GLOBAL_INIT_DONE_SHIFT 3510,241602
#define I40E_MNG_TX4_GLUE_STATUS_GLOBAL_INIT_DONE_MASK 3511,241660
#define I40E_PBLOC_CACHE_DBG_CTL 3513,241781
#define I40E_PBLOC_CACHE_DBG_CTL_ADR_SHIFT 3514,241857
#define I40E_PBLOC_CACHE_DBG_CTL_ADR_MASK 3515,241905
#define I40E_PBLOC_CACHE_DBG_CTL_DW_SEL_SHIFT 3516,242006
#define I40E_PBLOC_CACHE_DBG_CTL_DW_SEL_MASK 3517,242055
#define I40E_PBLOC_CACHE_DBG_CTL_RD_EN_SHIFT 3518,242156
#define I40E_PBLOC_CACHE_DBG_CTL_RD_EN_MASK 3519,242205
#define I40E_PBLOC_CACHE_DBG_CTL_DONE_SHIFT 3520,242304
#define I40E_PBLOC_CACHE_DBG_CTL_DONE_MASK 3521,242353
#define I40E_PBLOC_CACHE_DBG_DATA 3523,242452
#define I40E_PBLOC_CACHE_DBG_DATA_RD_DW_SHIFT 3524,242528
#define I40E_PBLOC_CACHE_DBG_DATA_RD_DW_MASK 3525,242576
#define I40E_PBLOC_CACHE_MEM_CFG 3527,242684
#define I40E_PBLOC_CACHE_MEM_CFG_ECC_EN_SHIFT 3528,242764
#define I40E_PBLOC_CACHE_MEM_CFG_ECC_EN_MASK 3529,242818
#define I40E_PBLOC_CACHE_MEM_CFG_ECC_INVERT_1_SHIFT 3530,242924
#define I40E_PBLOC_CACHE_MEM_CFG_ECC_INVERT_1_MASK 3531,242978
#define I40E_PBLOC_CACHE_MEM_CFG_ECC_INVERT_2_SHIFT 3532,243090
#define I40E_PBLOC_CACHE_MEM_CFG_ECC_INVERT_2_MASK 3533,243144
#define I40E_PBLOC_CACHE_MEM_CFG_LS_FORCE_SHIFT 3534,243256
#define I40E_PBLOC_CACHE_MEM_CFG_LS_FORCE_MASK 3535,243310
#define I40E_PBLOC_CACHE_MEM_CFG_LS_BYPASS_SHIFT 3536,243418
#define I40E_PBLOC_CACHE_MEM_CFG_LS_BYPASS_MASK 3537,243472
#define I40E_PBLOC_CACHE_MEM_CFG_MASK_INT_SHIFT 3538,243581
#define I40E_PBLOC_CACHE_MEM_CFG_MASK_INT_MASK 3539,243635
#define I40E_PBLOC_CACHE_MEM_CFG_FIX_CNT_SHIFT 3540,243743
#define I40E_PBLOC_CACHE_MEM_CFG_FIX_CNT_MASK 3541,243797
#define I40E_PBLOC_CACHE_MEM_CFG_ERR_CNT_SHIFT 3542,243904
#define I40E_PBLOC_CACHE_MEM_CFG_ERR_CNT_MASK 3543,243958
#define I40E_PBLOC_CACHE_MEM_CFG_RME_SHIFT 3544,244065
#define I40E_PBLOC_CACHE_MEM_CFG_RME_MASK 3545,244120
#define I40E_PBLOC_CACHE_MEM_CFG_RM_SHIFT 3546,244223
#define I40E_PBLOC_CACHE_MEM_CFG_RM_MASK 3547,244278
#define I40E_PBLOC_CACHE_MEM_STATUS 3549,244381
#define I40E_PBLOC_CACHE_MEM_STATUS_ECC_ERR_SHIFT 3550,244468
#define I40E_PBLOC_CACHE_MEM_STATUS_ECC_ERR_MASK 3551,244529
#define I40E_PBLOC_CACHE_MEM_STATUS_ECC_FIX_SHIFT 3552,244646
#define I40E_PBLOC_CACHE_MEM_STATUS_ECC_FIX_MASK 3553,244707
#define I40E_PBLOC_CACHE_MEM_STATUS_INIT_DONE_SHIFT 3554,244824
#define I40E_PBLOC_CACHE_MEM_STATUS_INIT_DONE_MASK 3555,244885
#define I40E_PBLOC_CACHE_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 3556,245004
#define I40E_PBLOC_CACHE_MEM_STATUS_GLOBAL_INIT_DONE_MASK 3557,245065
#define I40E_PBLOC_ECC_COR_ERR 3559,245192
#define I40E_PBLOC_ECC_COR_ERR_CNT_SHIFT 3560,245261
#define I40E_PBLOC_ECC_COR_ERR_CNT_MASK 3561,245304
#define I40E_PBLOC_ECC_UNCOR_ERR 3563,245397
#define I40E_PBLOC_ECC_UNCOR_ERR_CNT_SHIFT 3564,245468
#define I40E_PBLOC_ECC_UNCOR_ERR_CNT_MASK 3565,245513
#define I40E_PBLOC_EVICT_MEM_CFG 3567,245610
#define I40E_PBLOC_EVICT_MEM_CFG_ECC_EN_SHIFT 3568,245690
#define I40E_PBLOC_EVICT_MEM_CFG_ECC_EN_MASK 3569,245744
#define I40E_PBLOC_EVICT_MEM_CFG_ECC_INVERT_1_SHIFT 3570,245850
#define I40E_PBLOC_EVICT_MEM_CFG_ECC_INVERT_1_MASK 3571,245904
#define I40E_PBLOC_EVICT_MEM_CFG_ECC_INVERT_2_SHIFT 3572,246016
#define I40E_PBLOC_EVICT_MEM_CFG_ECC_INVERT_2_MASK 3573,246070
#define I40E_PBLOC_EVICT_MEM_CFG_LS_FORCE_SHIFT 3574,246182
#define I40E_PBLOC_EVICT_MEM_CFG_LS_FORCE_MASK 3575,246236
#define I40E_PBLOC_EVICT_MEM_CFG_LS_BYPASS_SHIFT 3576,246344
#define I40E_PBLOC_EVICT_MEM_CFG_LS_BYPASS_MASK 3577,246398
#define I40E_PBLOC_EVICT_MEM_CFG_MASK_INT_SHIFT 3578,246507
#define I40E_PBLOC_EVICT_MEM_CFG_MASK_INT_MASK 3579,246561
#define I40E_PBLOC_EVICT_MEM_CFG_FIX_CNT_SHIFT 3580,246669
#define I40E_PBLOC_EVICT_MEM_CFG_FIX_CNT_MASK 3581,246723
#define I40E_PBLOC_EVICT_MEM_CFG_ERR_CNT_SHIFT 3582,246830
#define I40E_PBLOC_EVICT_MEM_CFG_ERR_CNT_MASK 3583,246884
#define I40E_PBLOC_EVICT_MEM_CFG_RME_A_SHIFT 3584,246991
#define I40E_PBLOC_EVICT_MEM_CFG_RME_A_MASK 3585,247046
#define I40E_PBLOC_EVICT_MEM_CFG_RME_B_SHIFT 3586,247151
#define I40E_PBLOC_EVICT_MEM_CFG_RME_B_MASK 3587,247206
#define I40E_PBLOC_EVICT_MEM_CFG_RM_A_SHIFT 3588,247311
#define I40E_PBLOC_EVICT_MEM_CFG_RM_A_MASK 3589,247366
#define I40E_PBLOC_EVICT_MEM_CFG_RM_B_SHIFT 3590,247470
#define I40E_PBLOC_EVICT_MEM_CFG_RM_B_MASK 3591,247525
#define I40E_PBLOC_EVICT_MEM_STATUS 3593,247630
#define I40E_PBLOC_EVICT_MEM_STATUS_ECC_ERR_SHIFT 3594,247717
#define I40E_PBLOC_EVICT_MEM_STATUS_ECC_ERR_MASK 3595,247778
#define I40E_PBLOC_EVICT_MEM_STATUS_ECC_FIX_SHIFT 3596,247895
#define I40E_PBLOC_EVICT_MEM_STATUS_ECC_FIX_MASK 3597,247956
#define I40E_PBLOC_EVICT_MEM_STATUS_INIT_DONE_SHIFT 3598,248073
#define I40E_PBLOC_EVICT_MEM_STATUS_INIT_DONE_MASK 3599,248134
#define I40E_PBLOC_EVICT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 3600,248253
#define I40E_PBLOC_EVICT_MEM_STATUS_GLOBAL_INIT_DONE_MASK 3601,248314
#define I40E_PBLOC_FILL_MEM_CFG 3603,248441
#define I40E_PBLOC_FILL_MEM_CFG_ECC_EN_SHIFT 3604,248520
#define I40E_PBLOC_FILL_MEM_CFG_ECC_EN_MASK 3605,248573
#define I40E_PBLOC_FILL_MEM_CFG_ECC_INVERT_1_SHIFT 3606,248677
#define I40E_PBLOC_FILL_MEM_CFG_ECC_INVERT_1_MASK 3607,248730
#define I40E_PBLOC_FILL_MEM_CFG_ECC_INVERT_2_SHIFT 3608,248840
#define I40E_PBLOC_FILL_MEM_CFG_ECC_INVERT_2_MASK 3609,248893
#define I40E_PBLOC_FILL_MEM_CFG_LS_FORCE_SHIFT 3610,249003
#define I40E_PBLOC_FILL_MEM_CFG_LS_FORCE_MASK 3611,249056
#define I40E_PBLOC_FILL_MEM_CFG_LS_BYPASS_SHIFT 3612,249162
#define I40E_PBLOC_FILL_MEM_CFG_LS_BYPASS_MASK 3613,249215
#define I40E_PBLOC_FILL_MEM_CFG_MASK_INT_SHIFT 3614,249322
#define I40E_PBLOC_FILL_MEM_CFG_MASK_INT_MASK 3615,249375
#define I40E_PBLOC_FILL_MEM_CFG_FIX_CNT_SHIFT 3616,249481
#define I40E_PBLOC_FILL_MEM_CFG_FIX_CNT_MASK 3617,249534
#define I40E_PBLOC_FILL_MEM_CFG_ERR_CNT_SHIFT 3618,249639
#define I40E_PBLOC_FILL_MEM_CFG_ERR_CNT_MASK 3619,249692
#define I40E_PBLOC_FILL_MEM_CFG_RME_A_SHIFT 3620,249797
#define I40E_PBLOC_FILL_MEM_CFG_RME_A_MASK 3621,249851
#define I40E_PBLOC_FILL_MEM_CFG_RME_B_SHIFT 3622,249954
#define I40E_PBLOC_FILL_MEM_CFG_RME_B_MASK 3623,250008
#define I40E_PBLOC_FILL_MEM_CFG_RM_A_SHIFT 3624,250111
#define I40E_PBLOC_FILL_MEM_CFG_RM_A_MASK 3625,250165
#define I40E_PBLOC_FILL_MEM_CFG_RM_B_SHIFT 3626,250267
#define I40E_PBLOC_FILL_MEM_CFG_RM_B_MASK 3627,250321
#define I40E_PBLOC_FILL_MEM_STATUS 3629,250424
#define I40E_PBLOC_FILL_MEM_STATUS_ECC_ERR_SHIFT 3630,250510
#define I40E_PBLOC_FILL_MEM_STATUS_ECC_ERR_MASK 3631,250570
#define I40E_PBLOC_FILL_MEM_STATUS_ECC_FIX_SHIFT 3632,250685
#define I40E_PBLOC_FILL_MEM_STATUS_ECC_FIX_MASK 3633,250745
#define I40E_PBLOC_FILL_MEM_STATUS_INIT_DONE_SHIFT 3634,250860
#define I40E_PBLOC_FILL_MEM_STATUS_INIT_DONE_MASK 3635,250920
#define I40E_PBLOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 3636,251037
#define I40E_PBLOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_MASK 3637,251097
#define I40E_PBLOC_PLIST_DBG_CTL 3639,251222
#define I40E_PBLOC_PLIST_DBG_CTL_ADR_SHIFT 3640,251298
#define I40E_PBLOC_PLIST_DBG_CTL_ADR_MASK 3641,251346
#define I40E_PBLOC_PLIST_DBG_CTL_DW_SEL_SHIFT 3642,251447
#define I40E_PBLOC_PLIST_DBG_CTL_DW_SEL_MASK 3643,251496
#define I40E_PBLOC_PLIST_DBG_CTL_RD_EN_SHIFT 3644,251597
#define I40E_PBLOC_PLIST_DBG_CTL_RD_EN_MASK 3645,251646
#define I40E_PBLOC_PLIST_DBG_CTL_DONE_SHIFT 3646,251745
#define I40E_PBLOC_PLIST_DBG_CTL_DONE_MASK 3647,251794
#define I40E_PBLOC_PLIST_DBG_DATA 3649,251893
#define I40E_PBLOC_PLIST_DBG_DATA_RD_DW_SHIFT 3650,251969
#define I40E_PBLOC_PLIST_DBG_DATA_RD_DW_MASK 3651,252017
#define I40E_PBLOC_PLIST_MEM_CFG 3653,252125
#define I40E_PBLOC_PLIST_MEM_CFG_ECC_EN_SHIFT 3654,252205
#define I40E_PBLOC_PLIST_MEM_CFG_ECC_EN_MASK 3655,252259
#define I40E_PBLOC_PLIST_MEM_CFG_ECC_INVERT_1_SHIFT 3656,252365
#define I40E_PBLOC_PLIST_MEM_CFG_ECC_INVERT_1_MASK 3657,252419
#define I40E_PBLOC_PLIST_MEM_CFG_ECC_INVERT_2_SHIFT 3658,252531
#define I40E_PBLOC_PLIST_MEM_CFG_ECC_INVERT_2_MASK 3659,252585
#define I40E_PBLOC_PLIST_MEM_CFG_LS_FORCE_SHIFT 3660,252697
#define I40E_PBLOC_PLIST_MEM_CFG_LS_FORCE_MASK 3661,252751
#define I40E_PBLOC_PLIST_MEM_CFG_LS_BYPASS_SHIFT 3662,252859
#define I40E_PBLOC_PLIST_MEM_CFG_LS_BYPASS_MASK 3663,252913
#define I40E_PBLOC_PLIST_MEM_CFG_MASK_INT_SHIFT 3664,253022
#define I40E_PBLOC_PLIST_MEM_CFG_MASK_INT_MASK 3665,253076
#define I40E_PBLOC_PLIST_MEM_CFG_FIX_CNT_SHIFT 3666,253184
#define I40E_PBLOC_PLIST_MEM_CFG_FIX_CNT_MASK 3667,253238
#define I40E_PBLOC_PLIST_MEM_CFG_ERR_CNT_SHIFT 3668,253345
#define I40E_PBLOC_PLIST_MEM_CFG_ERR_CNT_MASK 3669,253399
#define I40E_PBLOC_PLIST_MEM_CFG_RME_SHIFT 3670,253506
#define I40E_PBLOC_PLIST_MEM_CFG_RME_MASK 3671,253561
#define I40E_PBLOC_PLIST_MEM_CFG_RM_SHIFT 3672,253664
#define I40E_PBLOC_PLIST_MEM_CFG_RM_MASK 3673,253719
#define I40E_PBLOC_PLIST_MEM_STATUS 3675,253822
#define I40E_PBLOC_PLIST_MEM_STATUS_ECC_ERR_SHIFT 3676,253909
#define I40E_PBLOC_PLIST_MEM_STATUS_ECC_ERR_MASK 3677,253970
#define I40E_PBLOC_PLIST_MEM_STATUS_ECC_FIX_SHIFT 3678,254087
#define I40E_PBLOC_PLIST_MEM_STATUS_ECC_FIX_MASK 3679,254148
#define I40E_PBLOC_PLIST_MEM_STATUS_INIT_DONE_SHIFT 3680,254265
#define I40E_PBLOC_PLIST_MEM_STATUS_INIT_DONE_MASK 3681,254326
#define I40E_PBLOC_PLIST_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 3682,254445
#define I40E_PBLOC_PLIST_MEM_STATUS_GLOBAL_INIT_DONE_MASK 3683,254506
#define I40E_PBLOC_TAG_DBG_CTL 3685,254633
#define I40E_PBLOC_TAG_DBG_CTL_ADR_SHIFT 3686,254707
#define I40E_PBLOC_TAG_DBG_CTL_ADR_MASK 3687,254753
#define I40E_PBLOC_TAG_DBG_CTL_DW_SEL_SHIFT 3688,254850
#define I40E_PBLOC_TAG_DBG_CTL_DW_SEL_MASK 3689,254897
#define I40E_PBLOC_TAG_DBG_CTL_RD_EN_SHIFT 3690,254994
#define I40E_PBLOC_TAG_DBG_CTL_RD_EN_MASK 3691,255041
#define I40E_PBLOC_TAG_DBG_CTL_DONE_SHIFT 3692,255136
#define I40E_PBLOC_TAG_DBG_CTL_DONE_MASK 3693,255183
#define I40E_PBLOC_TAG_DBG_DATA 3695,255278
#define I40E_PBLOC_TAG_DBG_DATA_RD_DW_SHIFT 3696,255352
#define I40E_PBLOC_TAG_DBG_DATA_RD_DW_MASK 3697,255398
#define I40E_PBLOC_TAG_MEM_CFG 3699,255502
#define I40E_PBLOC_TAG_MEM_CFG_ECC_EN_SHIFT 3700,255580
#define I40E_PBLOC_TAG_MEM_CFG_ECC_EN_MASK 3701,255632
#define I40E_PBLOC_TAG_MEM_CFG_ECC_INVERT_1_SHIFT 3702,255734
#define I40E_PBLOC_TAG_MEM_CFG_ECC_INVERT_1_MASK 3703,255786
#define I40E_PBLOC_TAG_MEM_CFG_ECC_INVERT_2_SHIFT 3704,255894
#define I40E_PBLOC_TAG_MEM_CFG_ECC_INVERT_2_MASK 3705,255946
#define I40E_PBLOC_TAG_MEM_CFG_LS_FORCE_SHIFT 3706,256054
#define I40E_PBLOC_TAG_MEM_CFG_LS_FORCE_MASK 3707,256106
#define I40E_PBLOC_TAG_MEM_CFG_LS_BYPASS_SHIFT 3708,256210
#define I40E_PBLOC_TAG_MEM_CFG_LS_BYPASS_MASK 3709,256262
#define I40E_PBLOC_TAG_MEM_CFG_MASK_INT_SHIFT 3710,256367
#define I40E_PBLOC_TAG_MEM_CFG_MASK_INT_MASK 3711,256419
#define I40E_PBLOC_TAG_MEM_CFG_FIX_CNT_SHIFT 3712,256523
#define I40E_PBLOC_TAG_MEM_CFG_FIX_CNT_MASK 3713,256575
#define I40E_PBLOC_TAG_MEM_CFG_ERR_CNT_SHIFT 3714,256678
#define I40E_PBLOC_TAG_MEM_CFG_ERR_CNT_MASK 3715,256730
#define I40E_PBLOC_TAG_MEM_CFG_RME_SHIFT 3716,256833
#define I40E_PBLOC_TAG_MEM_CFG_RME_MASK 3717,256886
#define I40E_PBLOC_TAG_MEM_CFG_RM_SHIFT 3718,256985
#define I40E_PBLOC_TAG_MEM_CFG_RM_MASK 3719,257038
#define I40E_PBLOC_TAG_MEM_STATUS 3721,257137
#define I40E_PBLOC_TAG_MEM_STATUS_ECC_ERR_SHIFT 3722,257222
#define I40E_PBLOC_TAG_MEM_STATUS_ECC_ERR_MASK 3723,257281
#define I40E_PBLOC_TAG_MEM_STATUS_ECC_FIX_SHIFT 3724,257394
#define I40E_PBLOC_TAG_MEM_STATUS_ECC_FIX_MASK 3725,257453
#define I40E_PBLOC_TAG_MEM_STATUS_INIT_DONE_SHIFT 3726,257566
#define I40E_PBLOC_TAG_MEM_STATUS_INIT_DONE_MASK 3727,257625
#define I40E_PBLOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 3728,257740
#define I40E_PBLOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_MASK 3729,257799
#define I40E_PCIE_ECC_COR_ERR 3731,257922
#define I40E_PCIE_ECC_COR_ERR_CNT_SHIFT 3732,257990
#define I40E_PCIE_ECC_COR_ERR_CNT_MASK 3733,258032
#define I40E_PCIE_ECC_UNCOR_ERR 3735,258123
#define I40E_PCIE_ECC_UNCOR_ERR_CNT_SHIFT 3736,258193
#define I40E_PCIE_ECC_UNCOR_ERR_CNT_MASK 3737,258237
#define I40E_PCIE_IOSF_RX_DATA_CFG 3739,258332
#define I40E_PCIE_IOSF_RX_DATA_CFG_ECC_EN_SHIFT 3740,258414
#define I40E_PCIE_IOSF_RX_DATA_CFG_ECC_EN_MASK 3741,258470
#define I40E_PCIE_IOSF_RX_DATA_CFG_ECC_INVERT_1_SHIFT 3742,258580
#define I40E_PCIE_IOSF_RX_DATA_CFG_ECC_INVERT_1_MASK 3743,258636
#define I40E_PCIE_IOSF_RX_DATA_CFG_ECC_INVERT_2_SHIFT 3744,258752
#define I40E_PCIE_IOSF_RX_DATA_CFG_ECC_INVERT_2_MASK 3745,258808
#define I40E_PCIE_IOSF_RX_DATA_CFG_LS_FORCE_SHIFT 3746,258924
#define I40E_PCIE_IOSF_RX_DATA_CFG_LS_FORCE_MASK 3747,258980
#define I40E_PCIE_IOSF_RX_DATA_CFG_LS_BYPASS_SHIFT 3748,259092
#define I40E_PCIE_IOSF_RX_DATA_CFG_LS_BYPASS_MASK 3749,259148
#define I40E_PCIE_IOSF_RX_DATA_CFG_MASK_INT_SHIFT 3750,259261
#define I40E_PCIE_IOSF_RX_DATA_CFG_MASK_INT_MASK 3751,259317
#define I40E_PCIE_IOSF_RX_DATA_CFG_FIX_CNT_SHIFT 3752,259429
#define I40E_PCIE_IOSF_RX_DATA_CFG_FIX_CNT_MASK 3753,259485
#define I40E_PCIE_IOSF_RX_DATA_CFG_ERR_CNT_SHIFT 3754,259596
#define I40E_PCIE_IOSF_RX_DATA_CFG_ERR_CNT_MASK 3755,259652
#define I40E_PCIE_IOSF_RX_DATA_CFG_RME_A_SHIFT 3756,259763
#define I40E_PCIE_IOSF_RX_DATA_CFG_RME_A_MASK 3757,259820
#define I40E_PCIE_IOSF_RX_DATA_CFG_RME_B_SHIFT 3758,259929
#define I40E_PCIE_IOSF_RX_DATA_CFG_RME_B_MASK 3759,259986
#define I40E_PCIE_IOSF_RX_DATA_CFG_RM_A_SHIFT 3760,260095
#define I40E_PCIE_IOSF_RX_DATA_CFG_RM_A_MASK 3761,260152
#define I40E_PCIE_IOSF_RX_DATA_CFG_RM_B_SHIFT 3762,260260
#define I40E_PCIE_IOSF_RX_DATA_CFG_RM_B_MASK 3763,260317
#define I40E_PCIE_IOSF_RX_DATA_STATUS 3765,260426
#define I40E_PCIE_IOSF_RX_DATA_STATUS_ECC_ERR_SHIFT 3766,260515
#define I40E_PCIE_IOSF_RX_DATA_STATUS_ECC_ERR_MASK 3767,260578
#define I40E_PCIE_IOSF_RX_DATA_STATUS_ECC_FIX_SHIFT 3768,260699
#define I40E_PCIE_IOSF_RX_DATA_STATUS_ECC_FIX_MASK 3769,260762
#define I40E_PCIE_IOSF_RX_DATA_STATUS_INIT_DONE_SHIFT 3770,260883
#define I40E_PCIE_IOSF_RX_DATA_STATUS_INIT_DONE_MASK 3771,260946
#define I40E_PCIE_IOSF_RX_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT 3772,261069
#define I40E_PCIE_IOSF_RX_DATA_STATUS_GLOBAL_INIT_DONE_MASK 3773,261132
#define I40E_PCIE_IOSF_RX_HDR_CFG 3775,261263
#define I40E_PCIE_IOSF_RX_HDR_CFG_ECC_EN_SHIFT 3776,261344
#define I40E_PCIE_IOSF_RX_HDR_CFG_ECC_EN_MASK 3777,261399
#define I40E_PCIE_IOSF_RX_HDR_CFG_ECC_INVERT_1_SHIFT 3778,261507
#define I40E_PCIE_IOSF_RX_HDR_CFG_ECC_INVERT_1_MASK 3779,261562
#define I40E_PCIE_IOSF_RX_HDR_CFG_ECC_INVERT_2_SHIFT 3780,261676
#define I40E_PCIE_IOSF_RX_HDR_CFG_ECC_INVERT_2_MASK 3781,261731
#define I40E_PCIE_IOSF_RX_HDR_CFG_LS_FORCE_SHIFT 3782,261845
#define I40E_PCIE_IOSF_RX_HDR_CFG_LS_FORCE_MASK 3783,261900
#define I40E_PCIE_IOSF_RX_HDR_CFG_LS_BYPASS_SHIFT 3784,262010
#define I40E_PCIE_IOSF_RX_HDR_CFG_LS_BYPASS_MASK 3785,262065
#define I40E_PCIE_IOSF_RX_HDR_CFG_MASK_INT_SHIFT 3786,262176
#define I40E_PCIE_IOSF_RX_HDR_CFG_MASK_INT_MASK 3787,262231
#define I40E_PCIE_IOSF_RX_HDR_CFG_FIX_CNT_SHIFT 3788,262341
#define I40E_PCIE_IOSF_RX_HDR_CFG_FIX_CNT_MASK 3789,262396
#define I40E_PCIE_IOSF_RX_HDR_CFG_ERR_CNT_SHIFT 3790,262505
#define I40E_PCIE_IOSF_RX_HDR_CFG_ERR_CNT_MASK 3791,262560
#define I40E_PCIE_IOSF_RX_HDR_CFG_RME_A_SHIFT 3792,262669
#define I40E_PCIE_IOSF_RX_HDR_CFG_RME_A_MASK 3793,262725
#define I40E_PCIE_IOSF_RX_HDR_CFG_RME_B_SHIFT 3794,262832
#define I40E_PCIE_IOSF_RX_HDR_CFG_RME_B_MASK 3795,262888
#define I40E_PCIE_IOSF_RX_HDR_CFG_RM_A_SHIFT 3796,262995
#define I40E_PCIE_IOSF_RX_HDR_CFG_RM_A_MASK 3797,263051
#define I40E_PCIE_IOSF_RX_HDR_CFG_RM_B_SHIFT 3798,263157
#define I40E_PCIE_IOSF_RX_HDR_CFG_RM_B_MASK 3799,263213
#define I40E_PCIE_IOSF_RX_HDR_STATUS 3801,263320
#define I40E_PCIE_IOSF_RX_HDR_STATUS_ECC_ERR_SHIFT 3802,263408
#define I40E_PCIE_IOSF_RX_HDR_STATUS_ECC_ERR_MASK 3803,263470
#define I40E_PCIE_IOSF_RX_HDR_STATUS_ECC_FIX_SHIFT 3804,263589
#define I40E_PCIE_IOSF_RX_HDR_STATUS_ECC_FIX_MASK 3805,263651
#define I40E_PCIE_IOSF_RX_HDR_STATUS_INIT_DONE_SHIFT 3806,263770
#define I40E_PCIE_IOSF_RX_HDR_STATUS_INIT_DONE_MASK 3807,263832
#define I40E_PCIE_IOSF_RX_HDR_STATUS_GLOBAL_INIT_DONE_SHIFT 3808,263953
#define I40E_PCIE_IOSF_RX_HDR_STATUS_GLOBAL_INIT_DONE_MASK 3809,264015
#define I40E_PCIE_IOSF_TX_DATA_CFG 3811,264144
#define I40E_PCIE_IOSF_TX_DATA_CFG_ECC_EN_SHIFT 3812,264226
#define I40E_PCIE_IOSF_TX_DATA_CFG_ECC_EN_MASK 3813,264282
#define I40E_PCIE_IOSF_TX_DATA_CFG_ECC_INVERT_1_SHIFT 3814,264392
#define I40E_PCIE_IOSF_TX_DATA_CFG_ECC_INVERT_1_MASK 3815,264448
#define I40E_PCIE_IOSF_TX_DATA_CFG_ECC_INVERT_2_SHIFT 3816,264564
#define I40E_PCIE_IOSF_TX_DATA_CFG_ECC_INVERT_2_MASK 3817,264620
#define I40E_PCIE_IOSF_TX_DATA_CFG_LS_FORCE_SHIFT 3818,264736
#define I40E_PCIE_IOSF_TX_DATA_CFG_LS_FORCE_MASK 3819,264792
#define I40E_PCIE_IOSF_TX_DATA_CFG_LS_BYPASS_SHIFT 3820,264904
#define I40E_PCIE_IOSF_TX_DATA_CFG_LS_BYPASS_MASK 3821,264960
#define I40E_PCIE_IOSF_TX_DATA_CFG_MASK_INT_SHIFT 3822,265073
#define I40E_PCIE_IOSF_TX_DATA_CFG_MASK_INT_MASK 3823,265129
#define I40E_PCIE_IOSF_TX_DATA_CFG_FIX_CNT_SHIFT 3824,265241
#define I40E_PCIE_IOSF_TX_DATA_CFG_FIX_CNT_MASK 3825,265297
#define I40E_PCIE_IOSF_TX_DATA_CFG_ERR_CNT_SHIFT 3826,265408
#define I40E_PCIE_IOSF_TX_DATA_CFG_ERR_CNT_MASK 3827,265464
#define I40E_PCIE_IOSF_TX_DATA_CFG_RME_A_SHIFT 3828,265575
#define I40E_PCIE_IOSF_TX_DATA_CFG_RME_A_MASK 3829,265632
#define I40E_PCIE_IOSF_TX_DATA_CFG_RME_B_SHIFT 3830,265741
#define I40E_PCIE_IOSF_TX_DATA_CFG_RME_B_MASK 3831,265798
#define I40E_PCIE_IOSF_TX_DATA_CFG_RM_A_SHIFT 3832,265907
#define I40E_PCIE_IOSF_TX_DATA_CFG_RM_A_MASK 3833,265964
#define I40E_PCIE_IOSF_TX_DATA_CFG_RM_B_SHIFT 3834,266072
#define I40E_PCIE_IOSF_TX_DATA_CFG_RM_B_MASK 3835,266129
#define I40E_PCIE_IOSF_TX_DATA_STATUS 3837,266238
#define I40E_PCIE_IOSF_TX_DATA_STATUS_ECC_ERR_SHIFT 3838,266327
#define I40E_PCIE_IOSF_TX_DATA_STATUS_ECC_ERR_MASK 3839,266390
#define I40E_PCIE_IOSF_TX_DATA_STATUS_ECC_FIX_SHIFT 3840,266511
#define I40E_PCIE_IOSF_TX_DATA_STATUS_ECC_FIX_MASK 3841,266574
#define I40E_PCIE_IOSF_TX_DATA_STATUS_INIT_DONE_SHIFT 3842,266695
#define I40E_PCIE_IOSF_TX_DATA_STATUS_INIT_DONE_MASK 3843,266758
#define I40E_PCIE_IOSF_TX_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT 3844,266881
#define I40E_PCIE_IOSF_TX_DATA_STATUS_GLOBAL_INIT_DONE_MASK 3845,266944
#define I40E_PCIE_IOSF_TX_HDR_CFG 3847,267075
#define I40E_PCIE_IOSF_TX_HDR_CFG_ECC_EN_SHIFT 3848,267156
#define I40E_PCIE_IOSF_TX_HDR_CFG_ECC_EN_MASK 3849,267211
#define I40E_PCIE_IOSF_TX_HDR_CFG_ECC_INVERT_1_SHIFT 3850,267319
#define I40E_PCIE_IOSF_TX_HDR_CFG_ECC_INVERT_1_MASK 3851,267374
#define I40E_PCIE_IOSF_TX_HDR_CFG_ECC_INVERT_2_SHIFT 3852,267488
#define I40E_PCIE_IOSF_TX_HDR_CFG_ECC_INVERT_2_MASK 3853,267543
#define I40E_PCIE_IOSF_TX_HDR_CFG_LS_FORCE_SHIFT 3854,267657
#define I40E_PCIE_IOSF_TX_HDR_CFG_LS_FORCE_MASK 3855,267712
#define I40E_PCIE_IOSF_TX_HDR_CFG_LS_BYPASS_SHIFT 3856,267822
#define I40E_PCIE_IOSF_TX_HDR_CFG_LS_BYPASS_MASK 3857,267877
#define I40E_PCIE_IOSF_TX_HDR_CFG_MASK_INT_SHIFT 3858,267988
#define I40E_PCIE_IOSF_TX_HDR_CFG_MASK_INT_MASK 3859,268043
#define I40E_PCIE_IOSF_TX_HDR_CFG_FIX_CNT_SHIFT 3860,268153
#define I40E_PCIE_IOSF_TX_HDR_CFG_FIX_CNT_MASK 3861,268208
#define I40E_PCIE_IOSF_TX_HDR_CFG_ERR_CNT_SHIFT 3862,268317
#define I40E_PCIE_IOSF_TX_HDR_CFG_ERR_CNT_MASK 3863,268372
#define I40E_PCIE_IOSF_TX_HDR_CFG_RME_A_SHIFT 3864,268481
#define I40E_PCIE_IOSF_TX_HDR_CFG_RME_A_MASK 3865,268537
#define I40E_PCIE_IOSF_TX_HDR_CFG_RME_B_SHIFT 3866,268644
#define I40E_PCIE_IOSF_TX_HDR_CFG_RME_B_MASK 3867,268700
#define I40E_PCIE_IOSF_TX_HDR_CFG_RM_A_SHIFT 3868,268807
#define I40E_PCIE_IOSF_TX_HDR_CFG_RM_A_MASK 3869,268863
#define I40E_PCIE_IOSF_TX_HDR_CFG_RM_B_SHIFT 3870,268969
#define I40E_PCIE_IOSF_TX_HDR_CFG_RM_B_MASK 3871,269025
#define I40E_PCIE_IOSF_TX_HDR_STATUS 3873,269132
#define I40E_PCIE_IOSF_TX_HDR_STATUS_ECC_ERR_SHIFT 3874,269220
#define I40E_PCIE_IOSF_TX_HDR_STATUS_ECC_ERR_MASK 3875,269282
#define I40E_PCIE_IOSF_TX_HDR_STATUS_ECC_FIX_SHIFT 3876,269401
#define I40E_PCIE_IOSF_TX_HDR_STATUS_ECC_FIX_MASK 3877,269463
#define I40E_PCIE_IOSF_TX_HDR_STATUS_INIT_DONE_SHIFT 3878,269582
#define I40E_PCIE_IOSF_TX_HDR_STATUS_INIT_DONE_MASK 3879,269644
#define I40E_PCIE_IOSF_TX_HDR_STATUS_GLOBAL_INIT_DONE_SHIFT 3880,269765
#define I40E_PCIE_IOSF_TX_HDR_STATUS_GLOBAL_INIT_DONE_MASK 3881,269827
#define I40E_PCIE_MCTP_DATA_CFG 3883,269956
#define I40E_PCIE_MCTP_DATA_CFG_ECC_EN_SHIFT 3884,270035
#define I40E_PCIE_MCTP_DATA_CFG_ECC_EN_MASK 3885,270088
#define I40E_PCIE_MCTP_DATA_CFG_ECC_INVERT_1_SHIFT 3886,270192
#define I40E_PCIE_MCTP_DATA_CFG_ECC_INVERT_1_MASK 3887,270245
#define I40E_PCIE_MCTP_DATA_CFG_ECC_INVERT_2_SHIFT 3888,270355
#define I40E_PCIE_MCTP_DATA_CFG_ECC_INVERT_2_MASK 3889,270408
#define I40E_PCIE_MCTP_DATA_CFG_LS_FORCE_SHIFT 3890,270518
#define I40E_PCIE_MCTP_DATA_CFG_LS_FORCE_MASK 3891,270571
#define I40E_PCIE_MCTP_DATA_CFG_LS_BYPASS_SHIFT 3892,270677
#define I40E_PCIE_MCTP_DATA_CFG_LS_BYPASS_MASK 3893,270730
#define I40E_PCIE_MCTP_DATA_CFG_MASK_INT_SHIFT 3894,270837
#define I40E_PCIE_MCTP_DATA_CFG_MASK_INT_MASK 3895,270890
#define I40E_PCIE_MCTP_DATA_CFG_FIX_CNT_SHIFT 3896,270996
#define I40E_PCIE_MCTP_DATA_CFG_FIX_CNT_MASK 3897,271049
#define I40E_PCIE_MCTP_DATA_CFG_ERR_CNT_SHIFT 3898,271154
#define I40E_PCIE_MCTP_DATA_CFG_ERR_CNT_MASK 3899,271207
#define I40E_PCIE_MCTP_DATA_CFG_RME_SHIFT 3900,271312
#define I40E_PCIE_MCTP_DATA_CFG_RME_MASK 3901,271366
#define I40E_PCIE_MCTP_DATA_CFG_RM_SHIFT 3902,271467
#define I40E_PCIE_MCTP_DATA_CFG_RM_MASK 3903,271521
#define I40E_PCIE_MCTP_DATA_STATUS 3905,271622
#define I40E_PCIE_MCTP_DATA_STATUS_ECC_ERR_SHIFT 3906,271708
#define I40E_PCIE_MCTP_DATA_STATUS_ECC_ERR_MASK 3907,271768
#define I40E_PCIE_MCTP_DATA_STATUS_ECC_FIX_SHIFT 3908,271883
#define I40E_PCIE_MCTP_DATA_STATUS_ECC_FIX_MASK 3909,271943
#define I40E_PCIE_MCTP_DATA_STATUS_INIT_DONE_SHIFT 3910,272058
#define I40E_PCIE_MCTP_DATA_STATUS_INIT_DONE_MASK 3911,272118
#define I40E_PCIE_MCTP_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT 3912,272235
#define I40E_PCIE_MCTP_DATA_STATUS_GLOBAL_INIT_DONE_MASK 3913,272295
#define I40E_PCIE_MCTP_HDR_CFG 3915,272420
#define I40E_PCIE_MCTP_HDR_CFG_ECC_EN_SHIFT 3916,272498
#define I40E_PCIE_MCTP_HDR_CFG_ECC_EN_MASK 3917,272550
#define I40E_PCIE_MCTP_HDR_CFG_ECC_INVERT_1_SHIFT 3918,272652
#define I40E_PCIE_MCTP_HDR_CFG_ECC_INVERT_1_MASK 3919,272704
#define I40E_PCIE_MCTP_HDR_CFG_ECC_INVERT_2_SHIFT 3920,272812
#define I40E_PCIE_MCTP_HDR_CFG_ECC_INVERT_2_MASK 3921,272864
#define I40E_PCIE_MCTP_HDR_CFG_LS_FORCE_SHIFT 3922,272972
#define I40E_PCIE_MCTP_HDR_CFG_LS_FORCE_MASK 3923,273024
#define I40E_PCIE_MCTP_HDR_CFG_LS_BYPASS_SHIFT 3924,273128
#define I40E_PCIE_MCTP_HDR_CFG_LS_BYPASS_MASK 3925,273180
#define I40E_PCIE_MCTP_HDR_CFG_MASK_INT_SHIFT 3926,273285
#define I40E_PCIE_MCTP_HDR_CFG_MASK_INT_MASK 3927,273337
#define I40E_PCIE_MCTP_HDR_CFG_FIX_CNT_SHIFT 3928,273441
#define I40E_PCIE_MCTP_HDR_CFG_FIX_CNT_MASK 3929,273493
#define I40E_PCIE_MCTP_HDR_CFG_ERR_CNT_SHIFT 3930,273596
#define I40E_PCIE_MCTP_HDR_CFG_ERR_CNT_MASK 3931,273648
#define I40E_PCIE_MCTP_HDR_CFG_RME_SHIFT 3932,273751
#define I40E_PCIE_MCTP_HDR_CFG_RME_MASK 3933,273804
#define I40E_PCIE_MCTP_HDR_CFG_RM_SHIFT 3934,273903
#define I40E_PCIE_MCTP_HDR_CFG_RM_MASK 3935,273956
#define I40E_PCIE_MCTP_HDR_STATUS 3937,274055
#define I40E_PCIE_MCTP_HDR_STATUS_ECC_ERR_SHIFT 3938,274140
#define I40E_PCIE_MCTP_HDR_STATUS_ECC_ERR_MASK 3939,274199
#define I40E_PCIE_MCTP_HDR_STATUS_ECC_FIX_SHIFT 3940,274312
#define I40E_PCIE_MCTP_HDR_STATUS_ECC_FIX_MASK 3941,274371
#define I40E_PCIE_MCTP_HDR_STATUS_INIT_DONE_SHIFT 3942,274484
#define I40E_PCIE_MCTP_HDR_STATUS_INIT_DONE_MASK 3943,274543
#define I40E_PCIE_MCTP_HDR_STATUS_GLOBAL_INIT_DONE_SHIFT 3944,274658
#define I40E_PCIE_MCTP_HDR_STATUS_GLOBAL_INIT_DONE_MASK 3945,274717
#define I40E_PCIE_MSIX_VEC_CFG 3947,274840
#define I40E_PCIE_MSIX_VEC_CFG_ECC_EN_SHIFT 3948,274918
#define I40E_PCIE_MSIX_VEC_CFG_ECC_EN_MASK 3949,274970
#define I40E_PCIE_MSIX_VEC_CFG_ECC_INVERT_1_SHIFT 3950,275072
#define I40E_PCIE_MSIX_VEC_CFG_ECC_INVERT_1_MASK 3951,275124
#define I40E_PCIE_MSIX_VEC_CFG_ECC_INVERT_2_SHIFT 3952,275232
#define I40E_PCIE_MSIX_VEC_CFG_ECC_INVERT_2_MASK 3953,275284
#define I40E_PCIE_MSIX_VEC_CFG_LS_FORCE_SHIFT 3954,275392
#define I40E_PCIE_MSIX_VEC_CFG_LS_FORCE_MASK 3955,275444
#define I40E_PCIE_MSIX_VEC_CFG_LS_BYPASS_SHIFT 3956,275548
#define I40E_PCIE_MSIX_VEC_CFG_LS_BYPASS_MASK 3957,275600
#define I40E_PCIE_MSIX_VEC_CFG_MASK_INT_SHIFT 3958,275705
#define I40E_PCIE_MSIX_VEC_CFG_MASK_INT_MASK 3959,275757
#define I40E_PCIE_MSIX_VEC_CFG_FIX_CNT_SHIFT 3960,275861
#define I40E_PCIE_MSIX_VEC_CFG_FIX_CNT_MASK 3961,275913
#define I40E_PCIE_MSIX_VEC_CFG_ERR_CNT_SHIFT 3962,276016
#define I40E_PCIE_MSIX_VEC_CFG_ERR_CNT_MASK 3963,276068
#define I40E_PCIE_MSIX_VEC_CFG_RME_SHIFT 3964,276171
#define I40E_PCIE_MSIX_VEC_CFG_RME_MASK 3965,276224
#define I40E_PCIE_MSIX_VEC_CFG_RM_SHIFT 3966,276323
#define I40E_PCIE_MSIX_VEC_CFG_RM_MASK 3967,276376
#define I40E_PCIE_MSIX_VEC_STATUS 3969,276475
#define I40E_PCIE_MSIX_VEC_STATUS_ECC_ERR_SHIFT 3970,276560
#define I40E_PCIE_MSIX_VEC_STATUS_ECC_ERR_MASK 3971,276619
#define I40E_PCIE_MSIX_VEC_STATUS_ECC_FIX_SHIFT 3972,276732
#define I40E_PCIE_MSIX_VEC_STATUS_ECC_FIX_MASK 3973,276791
#define I40E_PCIE_MSIX_VEC_STATUS_INIT_DONE_SHIFT 3974,276904
#define I40E_PCIE_MSIX_VEC_STATUS_INIT_DONE_MASK 3975,276963
#define I40E_PCIE_MSIX_VEC_STATUS_GLOBAL_INIT_DONE_SHIFT 3976,277078
#define I40E_PCIE_MSIX_VEC_STATUS_GLOBAL_INIT_DONE_MASK 3977,277137
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG 3979,277260
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_EN_SHIFT 3980,277346
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_EN_MASK 3981,277406
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_INVERT_1_SHIFT 3982,277524
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_INVERT_1_MASK 3983,277584
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_INVERT_2_SHIFT 3984,277708
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ECC_INVERT_2_MASK 3985,277768
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_LS_FORCE_SHIFT 3986,277892
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_LS_FORCE_MASK 3987,277952
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_LS_BYPASS_SHIFT 3988,278072
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_LS_BYPASS_MASK 3989,278132
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_MASK_INT_SHIFT 3990,278253
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_MASK_INT_MASK 3991,278313
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_FIX_CNT_SHIFT 3992,278433
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_FIX_CNT_MASK 3993,278493
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ERR_CNT_SHIFT 3994,278612
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_ERR_CNT_MASK 3995,278672
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_RME_SHIFT 3996,278791
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_RME_MASK 3997,278852
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_RM_SHIFT 3998,278967
#define I40E_PCIE_NPQ_CPL_LAN_DESC_CFG_RM_MASK 3999,279028
#define I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS 4001,279143
#define I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_ECC_ERR_SHIFT 4002,279236
#define I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_ECC_ERR_MASK 4003,279303
#define I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_ECC_FIX_SHIFT 4004,279432
#define I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_ECC_FIX_MASK 4005,279499
#define I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_INIT_DONE_SHIFT 4006,279628
#define I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_INIT_DONE_MASK 4007,279695
#define I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_GLOBAL_INIT_DONE_SHIFT 4008,279826
#define I40E_PCIE_NPQ_CPL_LAN_DESC_STATUS_GLOBAL_INIT_DONE_MASK 4009,279893
#define I40E_PCIE_NPQ_CPL_MNG_CFG 4011,280032
#define I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_EN_SHIFT 4012,280113
#define I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_EN_MASK 4013,280168
#define I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_INVERT_1_SHIFT 4014,280276
#define I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_INVERT_1_MASK 4015,280331
#define I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_INVERT_2_SHIFT 4016,280445
#define I40E_PCIE_NPQ_CPL_MNG_CFG_ECC_INVERT_2_MASK 4017,280500
#define I40E_PCIE_NPQ_CPL_MNG_CFG_LS_FORCE_SHIFT 4018,280614
#define I40E_PCIE_NPQ_CPL_MNG_CFG_LS_FORCE_MASK 4019,280669
#define I40E_PCIE_NPQ_CPL_MNG_CFG_LS_BYPASS_SHIFT 4020,280779
#define I40E_PCIE_NPQ_CPL_MNG_CFG_LS_BYPASS_MASK 4021,280834
#define I40E_PCIE_NPQ_CPL_MNG_CFG_MASK_INT_SHIFT 4022,280945
#define I40E_PCIE_NPQ_CPL_MNG_CFG_MASK_INT_MASK 4023,281000
#define I40E_PCIE_NPQ_CPL_MNG_CFG_FIX_CNT_SHIFT 4024,281110
#define I40E_PCIE_NPQ_CPL_MNG_CFG_FIX_CNT_MASK 4025,281165
#define I40E_PCIE_NPQ_CPL_MNG_CFG_ERR_CNT_SHIFT 4026,281274
#define I40E_PCIE_NPQ_CPL_MNG_CFG_ERR_CNT_MASK 4027,281329
#define I40E_PCIE_NPQ_CPL_MNG_CFG_RME_SHIFT 4028,281438
#define I40E_PCIE_NPQ_CPL_MNG_CFG_RME_MASK 4029,281494
#define I40E_PCIE_NPQ_CPL_MNG_CFG_RM_SHIFT 4030,281599
#define I40E_PCIE_NPQ_CPL_MNG_CFG_RM_MASK 4031,281655
#define I40E_PCIE_NPQ_CPL_MNG_STATUS 4033,281760
#define I40E_PCIE_NPQ_CPL_MNG_STATUS_ECC_ERR_SHIFT 4034,281848
#define I40E_PCIE_NPQ_CPL_MNG_STATUS_ECC_ERR_MASK 4035,281910
#define I40E_PCIE_NPQ_CPL_MNG_STATUS_ECC_FIX_SHIFT 4036,282029
#define I40E_PCIE_NPQ_CPL_MNG_STATUS_ECC_FIX_MASK 4037,282091
#define I40E_PCIE_NPQ_CPL_MNG_STATUS_INIT_DONE_SHIFT 4038,282210
#define I40E_PCIE_NPQ_CPL_MNG_STATUS_INIT_DONE_MASK 4039,282272
#define I40E_PCIE_NPQ_CPL_MNG_STATUS_GLOBAL_INIT_DONE_SHIFT 4040,282393
#define I40E_PCIE_NPQ_CPL_MNG_STATUS_GLOBAL_INIT_DONE_MASK 4041,282455
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG 4043,282584
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_EN_SHIFT 4044,282669
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_EN_MASK 4045,282728
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_INVERT_1_SHIFT 4046,282844
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_INVERT_1_MASK 4047,282903
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_INVERT_2_SHIFT 4048,283025
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ECC_INVERT_2_MASK 4049,283084
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_LS_FORCE_SHIFT 4050,283206
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_LS_FORCE_MASK 4051,283265
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_LS_BYPASS_SHIFT 4052,283383
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_LS_BYPASS_MASK 4053,283442
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_MASK_INT_SHIFT 4054,283561
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_MASK_INT_MASK 4055,283620
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_FIX_CNT_SHIFT 4056,283738
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_FIX_CNT_MASK 4057,283797
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ERR_CNT_SHIFT 4058,283914
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_ERR_CNT_MASK 4059,283973
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_RME_SHIFT 4060,284090
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_RME_MASK 4061,284150
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_RM_SHIFT 4062,284263
#define I40E_PCIE_NPQ_CPL_PE_DESC_CFG_RM_MASK 4063,284323
#define I40E_PCIE_NPQ_CPL_PE_DESC_STATUS 4065,284436
#define I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_ECC_ERR_SHIFT 4066,284528
#define I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_ECC_ERR_MASK 4067,284594
#define I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_ECC_FIX_SHIFT 4068,284721
#define I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_ECC_FIX_MASK 4069,284787
#define I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_INIT_DONE_SHIFT 4070,284914
#define I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_INIT_DONE_MASK 4071,284980
#define I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_GLOBAL_INIT_DONE_SHIFT 4072,285109
#define I40E_PCIE_NPQ_CPL_PE_DESC_STATUS_GLOBAL_INIT_DONE_MASK 4073,285175
#define I40E_PCIE_NPQ_CPL_PMAT_CFG 4075,285312
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_EN_SHIFT 4076,285394
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_EN_MASK 4077,285450
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_INVERT_1_SHIFT 4078,285560
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_INVERT_1_MASK 4079,285616
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_INVERT_2_SHIFT 4080,285732
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_ECC_INVERT_2_MASK 4081,285788
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_LS_FORCE_SHIFT 4082,285904
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_LS_FORCE_MASK 4083,285960
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_LS_BYPASS_SHIFT 4084,286072
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_LS_BYPASS_MASK 4085,286128
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_MASK_INT_SHIFT 4086,286241
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_MASK_INT_MASK 4087,286297
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_FIX_CNT_SHIFT 4088,286409
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_FIX_CNT_MASK 4089,286465
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_ERR_CNT_SHIFT 4090,286576
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_ERR_CNT_MASK 4091,286632
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_RME_SHIFT 4092,286743
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_RME_MASK 4093,286800
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_RM_SHIFT 4094,286907
#define I40E_PCIE_NPQ_CPL_PMAT_CFG_RM_MASK 4095,286964
#define I40E_PCIE_NPQ_CPL_PMAT_STATUS 4097,287071
#define I40E_PCIE_NPQ_CPL_PMAT_STATUS_ECC_ERR_SHIFT 4098,287160
#define I40E_PCIE_NPQ_CPL_PMAT_STATUS_ECC_ERR_MASK 4099,287223
#define I40E_PCIE_NPQ_CPL_PMAT_STATUS_ECC_FIX_SHIFT 4100,287344
#define I40E_PCIE_NPQ_CPL_PMAT_STATUS_ECC_FIX_MASK 4101,287407
#define I40E_PCIE_NPQ_CPL_PMAT_STATUS_INIT_DONE_SHIFT 4102,287528
#define I40E_PCIE_NPQ_CPL_PMAT_STATUS_INIT_DONE_MASK 4103,287591
#define I40E_PCIE_NPQ_CPL_PMAT_STATUS_GLOBAL_INIT_DONE_SHIFT 4104,287714
#define I40E_PCIE_NPQ_CPL_PMAT_STATUS_GLOBAL_INIT_DONE_MASK 4105,287777
#define I40E_PCIE_NPQ_CPL_TDPU_CFG 4107,287908
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_EN_SHIFT 4108,287990
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_EN_MASK 4109,288046
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_INVERT_1_SHIFT 4110,288156
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_INVERT_1_MASK 4111,288212
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_INVERT_2_SHIFT 4112,288328
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_ECC_INVERT_2_MASK 4113,288384
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_LS_FORCE_SHIFT 4114,288500
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_LS_FORCE_MASK 4115,288556
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_LS_BYPASS_SHIFT 4116,288668
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_LS_BYPASS_MASK 4117,288724
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_MASK_INT_SHIFT 4118,288837
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_MASK_INT_MASK 4119,288893
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_FIX_CNT_SHIFT 4120,289005
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_FIX_CNT_MASK 4121,289061
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_ERR_CNT_SHIFT 4122,289172
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_ERR_CNT_MASK 4123,289228
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_RME_SHIFT 4124,289339
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_RME_MASK 4125,289396
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_RM_SHIFT 4126,289503
#define I40E_PCIE_NPQ_CPL_TDPU_CFG_RM_MASK 4127,289560
#define I40E_PCIE_NPQ_CPL_TDPU_STATUS 4129,289667
#define I40E_PCIE_NPQ_CPL_TDPU_STATUS_ECC_ERR_SHIFT 4130,289756
#define I40E_PCIE_NPQ_CPL_TDPU_STATUS_ECC_ERR_MASK 4131,289819
#define I40E_PCIE_NPQ_CPL_TDPU_STATUS_ECC_FIX_SHIFT 4132,289940
#define I40E_PCIE_NPQ_CPL_TDPU_STATUS_ECC_FIX_MASK 4133,290003
#define I40E_PCIE_NPQ_CPL_TDPU_STATUS_INIT_DONE_SHIFT 4134,290124
#define I40E_PCIE_NPQ_CPL_TDPU_STATUS_INIT_DONE_MASK 4135,290187
#define I40E_PCIE_NPQ_CPL_TDPU_STATUS_GLOBAL_INIT_DONE_SHIFT 4136,290310
#define I40E_PCIE_NPQ_CPL_TDPU_STATUS_GLOBAL_INIT_DONE_MASK 4137,290373
#define I40E_PCIE_PQ_C125_CFG 4139,290504
#define I40E_PCIE_PQ_C125_CFG_ECC_EN_SHIFT 4140,290581
#define I40E_PCIE_PQ_C125_CFG_ECC_EN_MASK 4141,290632
#define I40E_PCIE_PQ_C125_CFG_ECC_INVERT_1_SHIFT 4142,290732
#define I40E_PCIE_PQ_C125_CFG_ECC_INVERT_1_MASK 4143,290783
#define I40E_PCIE_PQ_C125_CFG_ECC_INVERT_2_SHIFT 4144,290889
#define I40E_PCIE_PQ_C125_CFG_ECC_INVERT_2_MASK 4145,290940
#define I40E_PCIE_PQ_C125_CFG_LS_FORCE_SHIFT 4146,291046
#define I40E_PCIE_PQ_C125_CFG_LS_FORCE_MASK 4147,291097
#define I40E_PCIE_PQ_C125_CFG_LS_BYPASS_SHIFT 4148,291199
#define I40E_PCIE_PQ_C125_CFG_LS_BYPASS_MASK 4149,291250
#define I40E_PCIE_PQ_C125_CFG_MASK_INT_SHIFT 4150,291353
#define I40E_PCIE_PQ_C125_CFG_MASK_INT_MASK 4151,291404
#define I40E_PCIE_PQ_C125_CFG_FIX_CNT_SHIFT 4152,291506
#define I40E_PCIE_PQ_C125_CFG_FIX_CNT_MASK 4153,291557
#define I40E_PCIE_PQ_C125_CFG_ERR_CNT_SHIFT 4154,291658
#define I40E_PCIE_PQ_C125_CFG_ERR_CNT_MASK 4155,291709
#define I40E_PCIE_PQ_C125_CFG_RME_SHIFT 4156,291810
#define I40E_PCIE_PQ_C125_CFG_RME_MASK 4157,291862
#define I40E_PCIE_PQ_C125_CFG_RM_SHIFT 4158,291959
#define I40E_PCIE_PQ_C125_CFG_RM_MASK 4159,292011
#define I40E_PCIE_PQ_C125_STATUS 4161,292108
#define I40E_PCIE_PQ_C125_STATUS_ECC_ERR_SHIFT 4162,292192
#define I40E_PCIE_PQ_C125_STATUS_ECC_ERR_MASK 4163,292250
#define I40E_PCIE_PQ_C125_STATUS_ECC_FIX_SHIFT 4164,292361
#define I40E_PCIE_PQ_C125_STATUS_ECC_FIX_MASK 4165,292419
#define I40E_PCIE_PQ_C125_STATUS_INIT_DONE_SHIFT 4166,292530
#define I40E_PCIE_PQ_C125_STATUS_INIT_DONE_MASK 4167,292588
#define I40E_PCIE_PQ_C125_STATUS_GLOBAL_INIT_DONE_SHIFT 4168,292701
#define I40E_PCIE_PQ_C125_STATUS_GLOBAL_INIT_DONE_MASK 4169,292759
#define I40E_PCIE_PQ_C400_CFG 4171,292880
#define I40E_PCIE_PQ_C400_CFG_ECC_EN_SHIFT 4172,292957
#define I40E_PCIE_PQ_C400_CFG_ECC_EN_MASK 4173,293008
#define I40E_PCIE_PQ_C400_CFG_ECC_INVERT_1_SHIFT 4174,293108
#define I40E_PCIE_PQ_C400_CFG_ECC_INVERT_1_MASK 4175,293159
#define I40E_PCIE_PQ_C400_CFG_ECC_INVERT_2_SHIFT 4176,293265
#define I40E_PCIE_PQ_C400_CFG_ECC_INVERT_2_MASK 4177,293316
#define I40E_PCIE_PQ_C400_CFG_LS_FORCE_SHIFT 4178,293422
#define I40E_PCIE_PQ_C400_CFG_LS_FORCE_MASK 4179,293473
#define I40E_PCIE_PQ_C400_CFG_LS_BYPASS_SHIFT 4180,293575
#define I40E_PCIE_PQ_C400_CFG_LS_BYPASS_MASK 4181,293626
#define I40E_PCIE_PQ_C400_CFG_MASK_INT_SHIFT 4182,293729
#define I40E_PCIE_PQ_C400_CFG_MASK_INT_MASK 4183,293780
#define I40E_PCIE_PQ_C400_CFG_FIX_CNT_SHIFT 4184,293882
#define I40E_PCIE_PQ_C400_CFG_FIX_CNT_MASK 4185,293933
#define I40E_PCIE_PQ_C400_CFG_ERR_CNT_SHIFT 4186,294034
#define I40E_PCIE_PQ_C400_CFG_ERR_CNT_MASK 4187,294085
#define I40E_PCIE_PQ_C400_CFG_RME_SHIFT 4188,294186
#define I40E_PCIE_PQ_C400_CFG_RME_MASK 4189,294238
#define I40E_PCIE_PQ_C400_CFG_RM_SHIFT 4190,294335
#define I40E_PCIE_PQ_C400_CFG_RM_MASK 4191,294387
#define I40E_PCIE_PQ_C400_STATUS 4193,294484
#define I40E_PCIE_PQ_C400_STATUS_ECC_ERR_SHIFT 4194,294568
#define I40E_PCIE_PQ_C400_STATUS_ECC_ERR_MASK 4195,294626
#define I40E_PCIE_PQ_C400_STATUS_ECC_FIX_SHIFT 4196,294737
#define I40E_PCIE_PQ_C400_STATUS_ECC_FIX_MASK 4197,294795
#define I40E_PCIE_PQ_C400_STATUS_INIT_DONE_SHIFT 4198,294906
#define I40E_PCIE_PQ_C400_STATUS_INIT_DONE_MASK 4199,294964
#define I40E_PCIE_PQ_C400_STATUS_GLOBAL_INIT_DONE_SHIFT 4200,295077
#define I40E_PCIE_PQ_C400_STATUS_GLOBAL_INIT_DONE_MASK 4201,295135
#define I40E_PCIE_RETRY_BUF_CFG 4203,295256
#define I40E_PCIE_RETRY_BUF_CFG_ECC_EN_SHIFT 4204,295335
#define I40E_PCIE_RETRY_BUF_CFG_ECC_EN_MASK 4205,295388
#define I40E_PCIE_RETRY_BUF_CFG_ECC_INVERT_1_SHIFT 4206,295492
#define I40E_PCIE_RETRY_BUF_CFG_ECC_INVERT_1_MASK 4207,295545
#define I40E_PCIE_RETRY_BUF_CFG_ECC_INVERT_2_SHIFT 4208,295655
#define I40E_PCIE_RETRY_BUF_CFG_ECC_INVERT_2_MASK 4209,295708
#define I40E_PCIE_RETRY_BUF_CFG_LS_FORCE_SHIFT 4210,295818
#define I40E_PCIE_RETRY_BUF_CFG_LS_FORCE_MASK 4211,295871
#define I40E_PCIE_RETRY_BUF_CFG_LS_BYPASS_SHIFT 4212,295977
#define I40E_PCIE_RETRY_BUF_CFG_LS_BYPASS_MASK 4213,296030
#define I40E_PCIE_RETRY_BUF_CFG_MASK_INT_SHIFT 4214,296137
#define I40E_PCIE_RETRY_BUF_CFG_MASK_INT_MASK 4215,296190
#define I40E_PCIE_RETRY_BUF_CFG_FIX_CNT_SHIFT 4216,296296
#define I40E_PCIE_RETRY_BUF_CFG_FIX_CNT_MASK 4217,296349
#define I40E_PCIE_RETRY_BUF_CFG_ERR_CNT_SHIFT 4218,296454
#define I40E_PCIE_RETRY_BUF_CFG_ERR_CNT_MASK 4219,296507
#define I40E_PCIE_RETRY_BUF_CFG_RME_SHIFT 4220,296612
#define I40E_PCIE_RETRY_BUF_CFG_RME_MASK 4221,296666
#define I40E_PCIE_RETRY_BUF_CFG_RM_SHIFT 4222,296767
#define I40E_PCIE_RETRY_BUF_CFG_RM_MASK 4223,296821
#define I40E_PCIE_RETRY_BUF_STATUS 4225,296922
#define I40E_PCIE_RETRY_BUF_STATUS_ECC_ERR_SHIFT 4226,297008
#define I40E_PCIE_RETRY_BUF_STATUS_ECC_ERR_MASK 4227,297068
#define I40E_PCIE_RETRY_BUF_STATUS_ECC_FIX_SHIFT 4228,297183
#define I40E_PCIE_RETRY_BUF_STATUS_ECC_FIX_MASK 4229,297243
#define I40E_PCIE_RETRY_BUF_STATUS_INIT_DONE_SHIFT 4230,297358
#define I40E_PCIE_RETRY_BUF_STATUS_INIT_DONE_MASK 4231,297418
#define I40E_PCIE_RETRY_BUF_STATUS_GLOBAL_INIT_DONE_SHIFT 4232,297535
#define I40E_PCIE_RETRY_BUF_STATUS_GLOBAL_INIT_DONE_MASK 4233,297595
#define I40E_PDOC_CACHE_DBG_CTL 4235,297720
#define I40E_PDOC_CACHE_DBG_CTL_ADR_SHIFT 4236,297795
#define I40E_PDOC_CACHE_DBG_CTL_ADR_MASK 4237,297842
#define I40E_PDOC_CACHE_DBG_CTL_DW_SEL_SHIFT 4238,297941
#define I40E_PDOC_CACHE_DBG_CTL_DW_SEL_MASK 4239,297989
#define I40E_PDOC_CACHE_DBG_CTL_RD_EN_SHIFT 4240,298088
#define I40E_PDOC_CACHE_DBG_CTL_RD_EN_MASK 4241,298136
#define I40E_PDOC_CACHE_DBG_CTL_DONE_SHIFT 4242,298233
#define I40E_PDOC_CACHE_DBG_CTL_DONE_MASK 4243,298281
#define I40E_PDOC_CACHE_DBG_DATA 4245,298378
#define I40E_PDOC_CACHE_DBG_DATA_RD_DW_SHIFT 4246,298453
#define I40E_PDOC_CACHE_DBG_DATA_RD_DW_MASK 4247,298500
#define I40E_PDOC_CACHE_MEM_CFG 4249,298606
#define I40E_PDOC_CACHE_MEM_CFG_ECC_EN_SHIFT 4250,298685
#define I40E_PDOC_CACHE_MEM_CFG_ECC_EN_MASK 4251,298738
#define I40E_PDOC_CACHE_MEM_CFG_ECC_INVERT_1_SHIFT 4252,298842
#define I40E_PDOC_CACHE_MEM_CFG_ECC_INVERT_1_MASK 4253,298895
#define I40E_PDOC_CACHE_MEM_CFG_ECC_INVERT_2_SHIFT 4254,299005
#define I40E_PDOC_CACHE_MEM_CFG_ECC_INVERT_2_MASK 4255,299058
#define I40E_PDOC_CACHE_MEM_CFG_LS_FORCE_SHIFT 4256,299168
#define I40E_PDOC_CACHE_MEM_CFG_LS_FORCE_MASK 4257,299221
#define I40E_PDOC_CACHE_MEM_CFG_LS_BYPASS_SHIFT 4258,299327
#define I40E_PDOC_CACHE_MEM_CFG_LS_BYPASS_MASK 4259,299380
#define I40E_PDOC_CACHE_MEM_CFG_MASK_INT_SHIFT 4260,299487
#define I40E_PDOC_CACHE_MEM_CFG_MASK_INT_MASK 4261,299540
#define I40E_PDOC_CACHE_MEM_CFG_FIX_CNT_SHIFT 4262,299646
#define I40E_PDOC_CACHE_MEM_CFG_FIX_CNT_MASK 4263,299699
#define I40E_PDOC_CACHE_MEM_CFG_ERR_CNT_SHIFT 4264,299804
#define I40E_PDOC_CACHE_MEM_CFG_ERR_CNT_MASK 4265,299857
#define I40E_PDOC_CACHE_MEM_CFG_RME_SHIFT 4266,299962
#define I40E_PDOC_CACHE_MEM_CFG_RME_MASK 4267,300016
#define I40E_PDOC_CACHE_MEM_CFG_RM_SHIFT 4268,300117
#define I40E_PDOC_CACHE_MEM_CFG_RM_MASK 4269,300171
#define I40E_PDOC_CACHE_MEM_STATUS 4271,300272
#define I40E_PDOC_CACHE_MEM_STATUS_ECC_ERR_SHIFT 4272,300358
#define I40E_PDOC_CACHE_MEM_STATUS_ECC_ERR_MASK 4273,300418
#define I40E_PDOC_CACHE_MEM_STATUS_ECC_FIX_SHIFT 4274,300533
#define I40E_PDOC_CACHE_MEM_STATUS_ECC_FIX_MASK 4275,300593
#define I40E_PDOC_CACHE_MEM_STATUS_INIT_DONE_SHIFT 4276,300708
#define I40E_PDOC_CACHE_MEM_STATUS_INIT_DONE_MASK 4277,300768
#define I40E_PDOC_CACHE_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 4278,300885
#define I40E_PDOC_CACHE_MEM_STATUS_GLOBAL_INIT_DONE_MASK 4279,300945
#define I40E_PDOC_ECC_COR_ERR_CNT 4281,301070
#define I40E_PDOC_ECC_COR_ERR_CNT_CNT_SHIFT 4282,301142
#define I40E_PDOC_ECC_COR_ERR_CNT_CNT_MASK 4283,301188
#define I40E_PDOC_ECC_UNCOR_ERR_CNT 4285,301287
#define I40E_PDOC_ECC_UNCOR_ERR_CNT_CNT_SHIFT 4286,301361
#define I40E_PDOC_ECC_UNCOR_ERR_CNT_CNT_MASK 4287,301409
#define I40E_PDOC_FILL_MEM_CFG 4289,301512
#define I40E_PDOC_FILL_MEM_CFG_ECC_EN_SHIFT 4290,301590
#define I40E_PDOC_FILL_MEM_CFG_ECC_EN_MASK 4291,301642
#define I40E_PDOC_FILL_MEM_CFG_ECC_INVERT_1_SHIFT 4292,301744
#define I40E_PDOC_FILL_MEM_CFG_ECC_INVERT_1_MASK 4293,301796
#define I40E_PDOC_FILL_MEM_CFG_ECC_INVERT_2_SHIFT 4294,301904
#define I40E_PDOC_FILL_MEM_CFG_ECC_INVERT_2_MASK 4295,301956
#define I40E_PDOC_FILL_MEM_CFG_LS_FORCE_SHIFT 4296,302064
#define I40E_PDOC_FILL_MEM_CFG_LS_FORCE_MASK 4297,302116
#define I40E_PDOC_FILL_MEM_CFG_LS_BYPASS_SHIFT 4298,302220
#define I40E_PDOC_FILL_MEM_CFG_LS_BYPASS_MASK 4299,302272
#define I40E_PDOC_FILL_MEM_CFG_MASK_INT_SHIFT 4300,302377
#define I40E_PDOC_FILL_MEM_CFG_MASK_INT_MASK 4301,302429
#define I40E_PDOC_FILL_MEM_CFG_FIX_CNT_SHIFT 4302,302533
#define I40E_PDOC_FILL_MEM_CFG_FIX_CNT_MASK 4303,302585
#define I40E_PDOC_FILL_MEM_CFG_ERR_CNT_SHIFT 4304,302688
#define I40E_PDOC_FILL_MEM_CFG_ERR_CNT_MASK 4305,302740
#define I40E_PDOC_FILL_MEM_CFG_RME_SHIFT 4306,302843
#define I40E_PDOC_FILL_MEM_CFG_RME_MASK 4307,302896
#define I40E_PDOC_FILL_MEM_CFG_RM_SHIFT 4308,302995
#define I40E_PDOC_FILL_MEM_CFG_RM_MASK 4309,303048
#define I40E_PDOC_FILL_MEM_STATUS 4311,303147
#define I40E_PDOC_FILL_MEM_STATUS_ECC_ERR_SHIFT 4312,303232
#define I40E_PDOC_FILL_MEM_STATUS_ECC_ERR_MASK 4313,303291
#define I40E_PDOC_FILL_MEM_STATUS_ECC_FIX_SHIFT 4314,303404
#define I40E_PDOC_FILL_MEM_STATUS_ECC_FIX_MASK 4315,303463
#define I40E_PDOC_FILL_MEM_STATUS_INIT_DONE_SHIFT 4316,303576
#define I40E_PDOC_FILL_MEM_STATUS_INIT_DONE_MASK 4317,303635
#define I40E_PDOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 4318,303750
#define I40E_PDOC_FILL_MEM_STATUS_GLOBAL_INIT_DONE_MASK 4319,303809
#define I40E_PDOC_PLIST_DBG_CTL 4321,303932
#define I40E_PDOC_PLIST_DBG_CTL_ADR_SHIFT 4322,304007
#define I40E_PDOC_PLIST_DBG_CTL_ADR_MASK 4323,304054
#define I40E_PDOC_PLIST_DBG_CTL_DW_SEL_SHIFT 4324,304153
#define I40E_PDOC_PLIST_DBG_CTL_DW_SEL_MASK 4325,304201
#define I40E_PDOC_PLIST_DBG_CTL_RD_EN_SHIFT 4326,304300
#define I40E_PDOC_PLIST_DBG_CTL_RD_EN_MASK 4327,304348
#define I40E_PDOC_PLIST_DBG_CTL_DONE_SHIFT 4328,304445
#define I40E_PDOC_PLIST_DBG_CTL_DONE_MASK 4329,304493
#define I40E_PDOC_PLIST_DBG_DATA 4331,304590
#define I40E_PDOC_PLIST_DBG_DATA_RD_DW_SHIFT 4332,304665
#define I40E_PDOC_PLIST_DBG_DATA_RD_DW_MASK 4333,304712
#define I40E_PDOC_PLIST_MEM_CFG 4335,304818
#define I40E_PDOC_PLIST_MEM_CFG_ECC_EN_SHIFT 4336,304897
#define I40E_PDOC_PLIST_MEM_CFG_ECC_EN_MASK 4337,304950
#define I40E_PDOC_PLIST_MEM_CFG_ECC_INVERT_1_SHIFT 4338,305054
#define I40E_PDOC_PLIST_MEM_CFG_ECC_INVERT_1_MASK 4339,305107
#define I40E_PDOC_PLIST_MEM_CFG_ECC_INVERT_2_SHIFT 4340,305217
#define I40E_PDOC_PLIST_MEM_CFG_ECC_INVERT_2_MASK 4341,305270
#define I40E_PDOC_PLIST_MEM_CFG_LS_FORCE_SHIFT 4342,305380
#define I40E_PDOC_PLIST_MEM_CFG_LS_FORCE_MASK 4343,305433
#define I40E_PDOC_PLIST_MEM_CFG_LS_BYPASS_SHIFT 4344,305539
#define I40E_PDOC_PLIST_MEM_CFG_LS_BYPASS_MASK 4345,305592
#define I40E_PDOC_PLIST_MEM_CFG_MASK_INT_SHIFT 4346,305699
#define I40E_PDOC_PLIST_MEM_CFG_MASK_INT_MASK 4347,305752
#define I40E_PDOC_PLIST_MEM_CFG_FIX_CNT_SHIFT 4348,305858
#define I40E_PDOC_PLIST_MEM_CFG_FIX_CNT_MASK 4349,305911
#define I40E_PDOC_PLIST_MEM_CFG_ERR_CNT_SHIFT 4350,306016
#define I40E_PDOC_PLIST_MEM_CFG_ERR_CNT_MASK 4351,306069
#define I40E_PDOC_PLIST_MEM_CFG_RME_SHIFT 4352,306174
#define I40E_PDOC_PLIST_MEM_CFG_RME_MASK 4353,306228
#define I40E_PDOC_PLIST_MEM_CFG_RM_SHIFT 4354,306329
#define I40E_PDOC_PLIST_MEM_CFG_RM_MASK 4355,306383
#define I40E_PDOC_PLIST_MEM_STATUS 4357,306484
#define I40E_PDOC_PLIST_MEM_STATUS_ECC_ERR_SHIFT 4358,306570
#define I40E_PDOC_PLIST_MEM_STATUS_ECC_ERR_MASK 4359,306630
#define I40E_PDOC_PLIST_MEM_STATUS_ECC_FIX_SHIFT 4360,306745
#define I40E_PDOC_PLIST_MEM_STATUS_ECC_FIX_MASK 4361,306805
#define I40E_PDOC_PLIST_MEM_STATUS_INIT_DONE_SHIFT 4362,306920
#define I40E_PDOC_PLIST_MEM_STATUS_INIT_DONE_MASK 4363,306980
#define I40E_PDOC_PLIST_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 4364,307097
#define I40E_PDOC_PLIST_MEM_STATUS_GLOBAL_INIT_DONE_MASK 4365,307157
#define I40E_PDOC_TAG_DBG_CTL 4367,307282
#define I40E_PDOC_TAG_DBG_CTL_ADR_SHIFT 4368,307355
#define I40E_PDOC_TAG_DBG_CTL_ADR_MASK 4369,307400
#define I40E_PDOC_TAG_DBG_CTL_DW_SEL_SHIFT 4370,307495
#define I40E_PDOC_TAG_DBG_CTL_DW_SEL_MASK 4371,307541
#define I40E_PDOC_TAG_DBG_CTL_RD_EN_SHIFT 4372,307636
#define I40E_PDOC_TAG_DBG_CTL_RD_EN_MASK 4373,307682
#define I40E_PDOC_TAG_DBG_CTL_DONE_SHIFT 4374,307775
#define I40E_PDOC_TAG_DBG_CTL_DONE_MASK 4375,307821
#define I40E_PDOC_TAG_DBG_DATA 4377,307914
#define I40E_PDOC_TAG_DBG_DATA_RD_DW_SHIFT 4378,307987
#define I40E_PDOC_TAG_DBG_DATA_RD_DW_MASK 4379,308032
#define I40E_PDOC_TAG_MEM_CFG 4381,308134
#define I40E_PDOC_TAG_MEM_CFG_ECC_EN_SHIFT 4382,308211
#define I40E_PDOC_TAG_MEM_CFG_ECC_EN_MASK 4383,308262
#define I40E_PDOC_TAG_MEM_CFG_ECC_INVERT_1_SHIFT 4384,308362
#define I40E_PDOC_TAG_MEM_CFG_ECC_INVERT_1_MASK 4385,308413
#define I40E_PDOC_TAG_MEM_CFG_ECC_INVERT_2_SHIFT 4386,308519
#define I40E_PDOC_TAG_MEM_CFG_ECC_INVERT_2_MASK 4387,308570
#define I40E_PDOC_TAG_MEM_CFG_LS_FORCE_SHIFT 4388,308676
#define I40E_PDOC_TAG_MEM_CFG_LS_FORCE_MASK 4389,308727
#define I40E_PDOC_TAG_MEM_CFG_LS_BYPASS_SHIFT 4390,308829
#define I40E_PDOC_TAG_MEM_CFG_LS_BYPASS_MASK 4391,308880
#define I40E_PDOC_TAG_MEM_CFG_MASK_INT_SHIFT 4392,308983
#define I40E_PDOC_TAG_MEM_CFG_MASK_INT_MASK 4393,309034
#define I40E_PDOC_TAG_MEM_CFG_FIX_CNT_SHIFT 4394,309136
#define I40E_PDOC_TAG_MEM_CFG_FIX_CNT_MASK 4395,309187
#define I40E_PDOC_TAG_MEM_CFG_ERR_CNT_SHIFT 4396,309288
#define I40E_PDOC_TAG_MEM_CFG_ERR_CNT_MASK 4397,309339
#define I40E_PDOC_TAG_MEM_CFG_RME_SHIFT 4398,309440
#define I40E_PDOC_TAG_MEM_CFG_RME_MASK 4399,309492
#define I40E_PDOC_TAG_MEM_CFG_RM_SHIFT 4400,309589
#define I40E_PDOC_TAG_MEM_CFG_RM_MASK 4401,309641
#define I40E_PDOC_TAG_MEM_STATUS 4403,309738
#define I40E_PDOC_TAG_MEM_STATUS_ECC_ERR_SHIFT 4404,309822
#define I40E_PDOC_TAG_MEM_STATUS_ECC_ERR_MASK 4405,309880
#define I40E_PDOC_TAG_MEM_STATUS_ECC_FIX_SHIFT 4406,309991
#define I40E_PDOC_TAG_MEM_STATUS_ECC_FIX_MASK 4407,310049
#define I40E_PDOC_TAG_MEM_STATUS_INIT_DONE_SHIFT 4408,310160
#define I40E_PDOC_TAG_MEM_STATUS_INIT_DONE_MASK 4409,310218
#define I40E_PDOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 4410,310331
#define I40E_PDOC_TAG_MEM_STATUS_GLOBAL_INIT_DONE_MASK 4411,310389
#define I40E_PKT_INDICATIONS(4413,310510
#define I40E_PKT_INDICATIONS_MAX_INDEX 4414,310616
#define I40E_PKT_INDICATIONS_START_CNT_SHIFT 4415,310664
#define I40E_PKT_INDICATIONS_START_CNT_MASK 4416,310712
#define I40E_PKT_INDICATIONS_END_CNT_SHIFT 4417,310812
#define I40E_PKT_INDICATIONS_END_CNT_MASK 4418,310860
#define I40E_PKT_INDICATIONS_STATUS_CNT_SHIFT 4419,310958
#define I40E_PKT_INDICATIONS_STATUS_CNT_MASK 4420,311007
#define I40E_PKT_INDICATIONS_DROP_CNT_SHIFT 4421,311108
#define I40E_PKT_INDICATIONS_DROP_CNT_MASK 4422,311157
#define I40E_PMAT_ECC_COR_ERR 4424,311257
#define I40E_PMAT_ECC_COR_ERR_CNT_SHIFT 4425,311325
#define I40E_PMAT_ECC_COR_ERR_CNT_MASK 4426,311367
#define I40E_PMAT_ECC_UNCOR_ERR_CNT 4428,311458
#define I40E_PMAT_ECC_UNCOR_ERR_CNT_CNT_SHIFT 4429,311532
#define I40E_PMAT_ECC_UNCOR_ERR_CNT_CNT_MASK 4430,311580
#define I40E_PMAT_OBJ_BASE_RAM_CFG 4432,311683
#define I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_EN_SHIFT 4433,311765
#define I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_EN_MASK 4434,311821
#define I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_INVERT_1_SHIFT 4435,311931
#define I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_INVERT_1_MASK 4436,311987
#define I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_INVERT_2_SHIFT 4437,312103
#define I40E_PMAT_OBJ_BASE_RAM_CFG_ECC_INVERT_2_MASK 4438,312159
#define I40E_PMAT_OBJ_BASE_RAM_CFG_LS_FORCE_SHIFT 4439,312275
#define I40E_PMAT_OBJ_BASE_RAM_CFG_LS_FORCE_MASK 4440,312331
#define I40E_PMAT_OBJ_BASE_RAM_CFG_LS_BYPASS_SHIFT 4441,312443
#define I40E_PMAT_OBJ_BASE_RAM_CFG_LS_BYPASS_MASK 4442,312499
#define I40E_PMAT_OBJ_BASE_RAM_CFG_MASK_INT_SHIFT 4443,312612
#define I40E_PMAT_OBJ_BASE_RAM_CFG_MASK_INT_MASK 4444,312668
#define I40E_PMAT_OBJ_BASE_RAM_CFG_FIX_CNT_SHIFT 4445,312780
#define I40E_PMAT_OBJ_BASE_RAM_CFG_FIX_CNT_MASK 4446,312836
#define I40E_PMAT_OBJ_BASE_RAM_CFG_ERR_CNT_SHIFT 4447,312947
#define I40E_PMAT_OBJ_BASE_RAM_CFG_ERR_CNT_MASK 4448,313003
#define I40E_PMAT_OBJ_BASE_RAM_CFG_RME_SHIFT 4449,313114
#define I40E_PMAT_OBJ_BASE_RAM_CFG_RME_MASK 4450,313171
#define I40E_PMAT_OBJ_BASE_RAM_CFG_RM_SHIFT 4451,313278
#define I40E_PMAT_OBJ_BASE_RAM_CFG_RM_MASK 4452,313335
#define I40E_PMAT_OBJ_BASE_RAM_STATUS 4454,313442
#define I40E_PMAT_OBJ_BASE_RAM_STATUS_ECC_ERR_SHIFT 4455,313531
#define I40E_PMAT_OBJ_BASE_RAM_STATUS_ECC_ERR_MASK 4456,313594
#define I40E_PMAT_OBJ_BASE_RAM_STATUS_ECC_FIX_SHIFT 4457,313715
#define I40E_PMAT_OBJ_BASE_RAM_STATUS_ECC_FIX_MASK 4458,313778
#define I40E_PMAT_OBJ_BASE_RAM_STATUS_INIT_DONE_SHIFT 4459,313899
#define I40E_PMAT_OBJ_BASE_RAM_STATUS_INIT_DONE_MASK 4460,313962
#define I40E_PMAT_OBJ_BASE_RAM_STATUS_GLOBAL_INIT_DONE_SHIFT 4461,314085
#define I40E_PMAT_OBJ_BASE_RAM_STATUS_GLOBAL_INIT_DONE_MASK 4462,314148
#define I40E_PMAT_OBJ_BNDS_RAM_CFG 4464,314279
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_EN_SHIFT 4465,314361
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_EN_MASK 4466,314417
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_INVERT_1_SHIFT 4467,314527
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_INVERT_1_MASK 4468,314583
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_INVERT_2_SHIFT 4469,314699
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_ECC_INVERT_2_MASK 4470,314755
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_LS_FORCE_SHIFT 4471,314871
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_LS_FORCE_MASK 4472,314927
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_LS_BYPASS_SHIFT 4473,315039
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_LS_BYPASS_MASK 4474,315095
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_MASK_INT_SHIFT 4475,315208
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_MASK_INT_MASK 4476,315264
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_FIX_CNT_SHIFT 4477,315376
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_FIX_CNT_MASK 4478,315432
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_ERR_CNT_SHIFT 4479,315543
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_ERR_CNT_MASK 4480,315599
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_RME_SHIFT 4481,315710
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_RME_MASK 4482,315767
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_RM_SHIFT 4483,315874
#define I40E_PMAT_OBJ_BNDS_RAM_CFG_RM_MASK 4484,315931
#define I40E_PMAT_OBJ_BNDS_RAM_STATUS 4486,316038
#define I40E_PMAT_OBJ_BNDS_RAM_STATUS_ECC_ERR_SHIFT 4487,316127
#define I40E_PMAT_OBJ_BNDS_RAM_STATUS_ECC_ERR_MASK 4488,316190
#define I40E_PMAT_OBJ_BNDS_RAM_STATUS_ECC_FIX_SHIFT 4489,316311
#define I40E_PMAT_OBJ_BNDS_RAM_STATUS_ECC_FIX_MASK 4490,316374
#define I40E_PMAT_OBJ_BNDS_RAM_STATUS_INIT_DONE_SHIFT 4491,316495
#define I40E_PMAT_OBJ_BNDS_RAM_STATUS_INIT_DONE_MASK 4492,316558
#define I40E_PMAT_OBJ_BNDS_RAM_STATUS_GLOBAL_INIT_DONE_SHIFT 4493,316681
#define I40E_PMAT_OBJ_BNDS_RAM_STATUS_GLOBAL_INIT_DONE_MASK 4494,316744
#define I40E_PMAT_ST_RAM_CFG 4496,316875
#define I40E_PMAT_ST_RAM_CFG_ECC_EN_SHIFT 4497,316951
#define I40E_PMAT_ST_RAM_CFG_ECC_EN_MASK 4498,317001
#define I40E_PMAT_ST_RAM_CFG_ECC_INVERT_1_SHIFT 4499,317099
#define I40E_PMAT_ST_RAM_CFG_ECC_INVERT_1_MASK 4500,317149
#define I40E_PMAT_ST_RAM_CFG_ECC_INVERT_2_SHIFT 4501,317253
#define I40E_PMAT_ST_RAM_CFG_ECC_INVERT_2_MASK 4502,317303
#define I40E_PMAT_ST_RAM_CFG_LS_FORCE_SHIFT 4503,317407
#define I40E_PMAT_ST_RAM_CFG_LS_FORCE_MASK 4504,317457
#define I40E_PMAT_ST_RAM_CFG_LS_BYPASS_SHIFT 4505,317557
#define I40E_PMAT_ST_RAM_CFG_LS_BYPASS_MASK 4506,317607
#define I40E_PMAT_ST_RAM_CFG_MASK_INT_SHIFT 4507,317708
#define I40E_PMAT_ST_RAM_CFG_MASK_INT_MASK 4508,317758
#define I40E_PMAT_ST_RAM_CFG_FIX_CNT_SHIFT 4509,317858
#define I40E_PMAT_ST_RAM_CFG_FIX_CNT_MASK 4510,317908
#define I40E_PMAT_ST_RAM_CFG_ERR_CNT_SHIFT 4511,318007
#define I40E_PMAT_ST_RAM_CFG_ERR_CNT_MASK 4512,318057
#define I40E_PMAT_ST_RAM_CFG_RME_SHIFT 4513,318156
#define I40E_PMAT_ST_RAM_CFG_RME_MASK 4514,318207
#define I40E_PMAT_ST_RAM_CFG_RM_SHIFT 4515,318302
#define I40E_PMAT_ST_RAM_CFG_RM_MASK 4516,318353
#define I40E_PMAT_ST_RAM_STATUS 4518,318448
#define I40E_PMAT_ST_RAM_STATUS_ECC_ERR_SHIFT 4519,318531
#define I40E_PMAT_ST_RAM_STATUS_ECC_ERR_MASK 4520,318588
#define I40E_PMAT_ST_RAM_STATUS_ECC_FIX_SHIFT 4521,318697
#define I40E_PMAT_ST_RAM_STATUS_ECC_FIX_MASK 4522,318754
#define I40E_PMAT_ST_RAM_STATUS_INIT_DONE_SHIFT 4523,318863
#define I40E_PMAT_ST_RAM_STATUS_INIT_DONE_MASK 4524,318920
#define I40E_PMAT_ST_RAM_STATUS_GLOBAL_INIT_DONE_SHIFT 4525,319031
#define I40E_PMAT_ST_RAM_STATUS_GLOBAL_INIT_DONE_MASK 4526,319088
#define I40E_PORT_CMD_BUF_MEM_CFG 4528,319207
#define I40E_PORT_CMD_BUF_MEM_CFG_ECC_EN_SHIFT 4529,319288
#define I40E_PORT_CMD_BUF_MEM_CFG_ECC_EN_MASK 4530,319343
#define I40E_PORT_CMD_BUF_MEM_CFG_ECC_INVERT_1_SHIFT 4531,319451
#define I40E_PORT_CMD_BUF_MEM_CFG_ECC_INVERT_1_MASK 4532,319506
#define I40E_PORT_CMD_BUF_MEM_CFG_ECC_INVERT_2_SHIFT 4533,319620
#define I40E_PORT_CMD_BUF_MEM_CFG_ECC_INVERT_2_MASK 4534,319675
#define I40E_PORT_CMD_BUF_MEM_CFG_LS_FORCE_SHIFT 4535,319789
#define I40E_PORT_CMD_BUF_MEM_CFG_LS_FORCE_MASK 4536,319844
#define I40E_PORT_CMD_BUF_MEM_CFG_LS_BYPASS_SHIFT 4537,319954
#define I40E_PORT_CMD_BUF_MEM_CFG_LS_BYPASS_MASK 4538,320009
#define I40E_PORT_CMD_BUF_MEM_CFG_MASK_INT_SHIFT 4539,320120
#define I40E_PORT_CMD_BUF_MEM_CFG_MASK_INT_MASK 4540,320175
#define I40E_PORT_CMD_BUF_MEM_CFG_FIX_CNT_SHIFT 4541,320285
#define I40E_PORT_CMD_BUF_MEM_CFG_FIX_CNT_MASK 4542,320340
#define I40E_PORT_CMD_BUF_MEM_CFG_ERR_CNT_SHIFT 4543,320449
#define I40E_PORT_CMD_BUF_MEM_CFG_ERR_CNT_MASK 4544,320504
#define I40E_PORT_CMD_BUF_MEM_CFG_RME_SHIFT 4545,320613
#define I40E_PORT_CMD_BUF_MEM_CFG_RME_MASK 4546,320669
#define I40E_PORT_CMD_BUF_MEM_CFG_RM_SHIFT 4547,320774
#define I40E_PORT_CMD_BUF_MEM_CFG_RM_MASK 4548,320830
#define I40E_PORT_CMD_BUF_MEM_STATUS 4550,320935
#define I40E_PORT_CMD_BUF_MEM_STATUS_ECC_ERR_SHIFT 4551,321023
#define I40E_PORT_CMD_BUF_MEM_STATUS_ECC_ERR_MASK 4552,321085
#define I40E_PORT_CMD_BUF_MEM_STATUS_ECC_FIX_SHIFT 4553,321204
#define I40E_PORT_CMD_BUF_MEM_STATUS_ECC_FIX_MASK 4554,321266
#define I40E_PORT_CMD_BUF_MEM_STATUS_INIT_DONE_SHIFT 4555,321385
#define I40E_PORT_CMD_BUF_MEM_STATUS_INIT_DONE_MASK 4556,321447
#define I40E_PORT_CMD_BUF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 4557,321568
#define I40E_PORT_CMD_BUF_MEM_STATUS_GLOBAL_INIT_DONE_MASK 4558,321630
#define I40E_PORT_CMD_MNG_MEM_CFG 4560,321759
#define I40E_PORT_CMD_MNG_MEM_CFG_ECC_EN_SHIFT 4561,321840
#define I40E_PORT_CMD_MNG_MEM_CFG_ECC_EN_MASK 4562,321895
#define I40E_PORT_CMD_MNG_MEM_CFG_ECC_INVERT_1_SHIFT 4563,322003
#define I40E_PORT_CMD_MNG_MEM_CFG_ECC_INVERT_1_MASK 4564,322058
#define I40E_PORT_CMD_MNG_MEM_CFG_ECC_INVERT_2_SHIFT 4565,322172
#define I40E_PORT_CMD_MNG_MEM_CFG_ECC_INVERT_2_MASK 4566,322227
#define I40E_PORT_CMD_MNG_MEM_CFG_LS_FORCE_SHIFT 4567,322341
#define I40E_PORT_CMD_MNG_MEM_CFG_LS_FORCE_MASK 4568,322396
#define I40E_PORT_CMD_MNG_MEM_CFG_LS_BYPASS_SHIFT 4569,322506
#define I40E_PORT_CMD_MNG_MEM_CFG_LS_BYPASS_MASK 4570,322561
#define I40E_PORT_CMD_MNG_MEM_CFG_MASK_INT_SHIFT 4571,322672
#define I40E_PORT_CMD_MNG_MEM_CFG_MASK_INT_MASK 4572,322727
#define I40E_PORT_CMD_MNG_MEM_CFG_FIX_CNT_SHIFT 4573,322837
#define I40E_PORT_CMD_MNG_MEM_CFG_FIX_CNT_MASK 4574,322892
#define I40E_PORT_CMD_MNG_MEM_CFG_ERR_CNT_SHIFT 4575,323001
#define I40E_PORT_CMD_MNG_MEM_CFG_ERR_CNT_MASK 4576,323056
#define I40E_PORT_CMD_MNG_MEM_CFG_RME_SHIFT 4577,323165
#define I40E_PORT_CMD_MNG_MEM_CFG_RME_MASK 4578,323221
#define I40E_PORT_CMD_MNG_MEM_CFG_RM_SHIFT 4579,323326
#define I40E_PORT_CMD_MNG_MEM_CFG_RM_MASK 4580,323382
#define I40E_PORT_CMD_MNG_MEM_STATUS 4582,323487
#define I40E_PORT_CMD_MNG_MEM_STATUS_ECC_ERR_SHIFT 4583,323575
#define I40E_PORT_CMD_MNG_MEM_STATUS_ECC_ERR_MASK 4584,323637
#define I40E_PORT_CMD_MNG_MEM_STATUS_ECC_FIX_SHIFT 4585,323756
#define I40E_PORT_CMD_MNG_MEM_STATUS_ECC_FIX_MASK 4586,323818
#define I40E_PORT_CMD_MNG_MEM_STATUS_INIT_DONE_SHIFT 4587,323937
#define I40E_PORT_CMD_MNG_MEM_STATUS_INIT_DONE_MASK 4588,323999
#define I40E_PORT_CMD_MNG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 4589,324120
#define I40E_PORT_CMD_MNG_MEM_STATUS_GLOBAL_INIT_DONE_MASK 4590,324182
#define I40E_PPRS_ECC_COR_ERR 4592,324311
#define I40E_PPRS_ECC_COR_ERR_CNT_SHIFT 4593,324379
#define I40E_PPRS_ECC_COR_ERR_CNT_MASK 4594,324421
#define I40E_PPRS_ECC_UNCOR_ERR 4596,324512
#define I40E_PPRS_ECC_UNCOR_ERR_CNT_SHIFT 4597,324582
#define I40E_PPRS_ECC_UNCOR_ERR_CNT_MASK 4598,324626
#define I40E_PPRS_PCKT_CFG 4600,324721
#define I40E_PPRS_PCKT_CFG_ECC_EN_SHIFT 4601,324795
#define I40E_PPRS_PCKT_CFG_ECC_EN_MASK 4602,324843
#define I40E_PPRS_PCKT_CFG_ECC_INVERT_1_SHIFT 4603,324937
#define I40E_PPRS_PCKT_CFG_ECC_INVERT_1_MASK 4604,324985
#define I40E_PPRS_PCKT_CFG_ECC_INVERT_2_SHIFT 4605,325085
#define I40E_PPRS_PCKT_CFG_ECC_INVERT_2_MASK 4606,325133
#define I40E_PPRS_PCKT_CFG_LS_FORCE_SHIFT 4607,325233
#define I40E_PPRS_PCKT_CFG_LS_FORCE_MASK 4608,325281
#define I40E_PPRS_PCKT_CFG_LS_BYPASS_SHIFT 4609,325377
#define I40E_PPRS_PCKT_CFG_LS_BYPASS_MASK 4610,325425
#define I40E_PPRS_PCKT_CFG_MASK_INT_SHIFT 4611,325522
#define I40E_PPRS_PCKT_CFG_MASK_INT_MASK 4612,325570
#define I40E_PPRS_PCKT_CFG_FIX_CNT_SHIFT 4613,325666
#define I40E_PPRS_PCKT_CFG_FIX_CNT_MASK 4614,325714
#define I40E_PPRS_PCKT_CFG_ERR_CNT_SHIFT 4615,325809
#define I40E_PPRS_PCKT_CFG_ERR_CNT_MASK 4616,325857
#define I40E_PPRS_PCKT_CFG_RME_SHIFT 4617,325952
#define I40E_PPRS_PCKT_CFG_RME_MASK 4618,326001
#define I40E_PPRS_PCKT_CFG_RM_SHIFT 4619,326092
#define I40E_PPRS_PCKT_CFG_RM_MASK 4620,326141
#define I40E_PPRS_PCKT_STATUS 4622,326232
#define I40E_PPRS_PCKT_STATUS_ECC_ERR_SHIFT 4623,326313
#define I40E_PPRS_PCKT_STATUS_ECC_ERR_MASK 4624,326368
#define I40E_PPRS_PCKT_STATUS_ECC_FIX_SHIFT 4625,326473
#define I40E_PPRS_PCKT_STATUS_ECC_FIX_MASK 4626,326528
#define I40E_PPRS_PCKT_STATUS_INIT_DONE_SHIFT 4627,326633
#define I40E_PPRS_PCKT_STATUS_INIT_DONE_MASK 4628,326688
#define I40E_PPRS_PCKT_STATUS_GLOBAL_INIT_DONE_SHIFT 4629,326795
#define I40E_PPRS_PCKT_STATUS_GLOBAL_INIT_DONE_MASK 4630,326850
#define I40E_PPRS_RECIPE_CFG 4632,326965
#define I40E_PPRS_RECIPE_CFG_ECC_EN_SHIFT 4633,327041
#define I40E_PPRS_RECIPE_CFG_ECC_EN_MASK 4634,327091
#define I40E_PPRS_RECIPE_CFG_ECC_INVERT_1_SHIFT 4635,327189
#define I40E_PPRS_RECIPE_CFG_ECC_INVERT_1_MASK 4636,327239
#define I40E_PPRS_RECIPE_CFG_ECC_INVERT_2_SHIFT 4637,327343
#define I40E_PPRS_RECIPE_CFG_ECC_INVERT_2_MASK 4638,327393
#define I40E_PPRS_RECIPE_CFG_LS_FORCE_SHIFT 4639,327497
#define I40E_PPRS_RECIPE_CFG_LS_FORCE_MASK 4640,327547
#define I40E_PPRS_RECIPE_CFG_LS_BYPASS_SHIFT 4641,327647
#define I40E_PPRS_RECIPE_CFG_LS_BYPASS_MASK 4642,327697
#define I40E_PPRS_RECIPE_CFG_MASK_INT_SHIFT 4643,327798
#define I40E_PPRS_RECIPE_CFG_MASK_INT_MASK 4644,327848
#define I40E_PPRS_RECIPE_CFG_FIX_CNT_SHIFT 4645,327948
#define I40E_PPRS_RECIPE_CFG_FIX_CNT_MASK 4646,327998
#define I40E_PPRS_RECIPE_CFG_ERR_CNT_SHIFT 4647,328097
#define I40E_PPRS_RECIPE_CFG_ERR_CNT_MASK 4648,328147
#define I40E_PPRS_RECIPE_CFG_RME_SHIFT 4649,328246
#define I40E_PPRS_RECIPE_CFG_RME_MASK 4650,328297
#define I40E_PPRS_RECIPE_CFG_RM_SHIFT 4651,328392
#define I40E_PPRS_RECIPE_CFG_RM_MASK 4652,328443
#define I40E_PPRS_RECIPE_STATUS 4654,328538
#define I40E_PPRS_RECIPE_STATUS_ECC_ERR_SHIFT 4655,328621
#define I40E_PPRS_RECIPE_STATUS_ECC_ERR_MASK 4656,328678
#define I40E_PPRS_RECIPE_STATUS_ECC_FIX_SHIFT 4657,328787
#define I40E_PPRS_RECIPE_STATUS_ECC_FIX_MASK 4658,328844
#define I40E_PPRS_RECIPE_STATUS_INIT_DONE_SHIFT 4659,328953
#define I40E_PPRS_RECIPE_STATUS_INIT_DONE_MASK 4660,329010
#define I40E_PPRS_RECIPE_STATUS_GLOBAL_INIT_DONE_SHIFT 4661,329121
#define I40E_PPRS_RECIPE_STATUS_GLOBAL_INIT_DONE_MASK 4662,329178
#define I40E_PRT_PPRS_CTRL 4664,329297
#define I40E_PRT_PPRS_CTRL_HDR_VLD_SEL_SHIFT 4665,329374
#define I40E_PRT_PPRS_CTRL_HDR_VLD_SEL_MASK 4666,329423
#define I40E_PRT_PPRS_CTRL_STOP_ANA_DIS_SHIFT 4667,329523
#define I40E_PRT_PPRS_CTRL_STOP_ANA_DIS_MASK 4668,329572
#define I40E_PRT_PPRS_CTRL_PRE_LY2_L2_EN_SHIFT 4669,329673
#define I40E_PRT_PPRS_CTRL_PRE_LY2_L2_EN_MASK 4670,329722
#define I40E_PRT_PPRS_CTRL_PRE_LY2_L3_EN_SHIFT 4671,329824
#define I40E_PRT_PPRS_CTRL_PRE_LY2_L3_EN_MASK 4672,329873
#define I40E_PRT_PPRS_CTRL_SPARE_27B_SHIFT 4673,329975
#define I40E_PRT_PPRS_CTRL_SPARE_27B_MASK 4674,330024
#define I40E_PRT_PPRS_DEFUALT_RECIPE_PTR 4676,330129
#define I40E_PRT_PPRS_DEFUALT_RECIPE_PTR_DEFUALT_RECIPE_PTR_SHIFT 4677,330225
#define I40E_PRT_PPRS_DEFUALT_RECIPE_PTR_DEFUALT_RECIPE_PTR_MASK 4678,330293
#define I40E_PRT_PPRS_DONE_CNT 4680,330439
#define I40E_PRT_PPRS_DONE_CNT_LY3_DONE_CNT_SHIFT 4681,330519
#define I40E_PRT_PPRS_DONE_CNT_LY3_DONE_CNT_MASK 4682,330571
#define I40E_PRT_PPRS_DONE_CNT_LY2_DONE_CNT_SHIFT 4683,330682
#define I40E_PRT_PPRS_DONE_CNT_LY2_DONE_CNT_MASK 4684,330735
#define I40E_PRT_PPRS_DROP_CNT 4686,330847
#define I40E_PRT_PPRS_DROP_CNT_PRT_PPRS_DROP_CNT_SHIFT 4687,330932
#define I40E_PRT_PPRS_DROP_CNT_PRT_PPRS_DROP_CNT_MASK 4688,330989
#define I40E_PRT_PPRS_HDR_VLD_PCTYPE_EN 4690,331111
#define I40E_PRT_PPRS_HDR_VLD_PCTYPE_EN_HDR_VLD_PCTYPE_EN_SHIFT 4691,331205
#define I40E_PRT_PPRS_HDR_VLD_PCTYPE_EN_HDR_VLD_PCTYPE_EN_MASK 4692,331271
#define I40E_PRT_PPRS_NOT_PARSE_CNT 4694,331411
#define I40E_PRT_PPRS_NOT_PARSE_CNT_STOP_ANA_CNT_SHIFT 4695,331496
#define I40E_PRT_PPRS_NOT_PARSE_CNT_STOP_ANA_CNT_MASK 4696,331553
#define I40E_PRT_PPRS_NOT_PARSE_CNT_ABORT_CNT_SHIFT 4697,331674
#define I40E_PRT_PPRS_NOT_PARSE_CNT_ABORT_CNT_MASK 4698,331732
#define I40E_PRT_PPRS_PERF_BUF 4700,331851
#define I40E_PRT_PPRS_PERF_BUF_HI_TRESH_SHIFT 4701,331928
#define I40E_PRT_PPRS_PERF_BUF_HI_TRESH_MASK 4702,331977
#define I40E_PRT_PPRS_PERF_BUF_LOW_TRESH_SHIFT 4703,332079
#define I40E_PRT_PPRS_PERF_BUF_LOW_TRESH_MASK 4704,332129
#define I40E_PRT_PPRS_PKTS_CNT 4706,332233
#define I40E_PRT_PPRS_PKTS_CNT_RPB_IF_CNT_SHIFT 4707,332311
#define I40E_PRT_PPRS_PKTS_CNT_RPB_IF_CNT_MASK 4708,332361
#define I40E_PRT_PPRS_PKTS_CNT_MAC_IF_CNT_SHIFT 4709,332468
#define I40E_PRT_PPRS_PKTS_CNT_MAC_IF_CNT_MASK 4710,332519
#define I40E_PRT_SWR_PM_THR 4712,332627
#define I40E_PRT_SWR_PM_THR_THRESHOLD_SHIFT 4713,332701
#define I40E_PRT_SWR_PM_THR_THRESHOLD_MASK 4714,332747
#define I40E_RCB_CHUNK_DATA_CFG 4716,332845
#define I40E_RCB_CHUNK_DATA_CFG_ECC_EN_SHIFT 4717,332924
#define I40E_RCB_CHUNK_DATA_CFG_ECC_EN_MASK 4718,332977
#define I40E_RCB_CHUNK_DATA_CFG_ECC_INVERT_1_SHIFT 4719,333081
#define I40E_RCB_CHUNK_DATA_CFG_ECC_INVERT_1_MASK 4720,333134
#define I40E_RCB_CHUNK_DATA_CFG_ECC_INVERT_2_SHIFT 4721,333244
#define I40E_RCB_CHUNK_DATA_CFG_ECC_INVERT_2_MASK 4722,333297
#define I40E_RCB_CHUNK_DATA_CFG_LS_FORCE_SHIFT 4723,333407
#define I40E_RCB_CHUNK_DATA_CFG_LS_FORCE_MASK 4724,333460
#define I40E_RCB_CHUNK_DATA_CFG_LS_BYPASS_SHIFT 4725,333566
#define I40E_RCB_CHUNK_DATA_CFG_LS_BYPASS_MASK 4726,333619
#define I40E_RCB_CHUNK_DATA_CFG_MASK_INT_SHIFT 4727,333726
#define I40E_RCB_CHUNK_DATA_CFG_MASK_INT_MASK 4728,333779
#define I40E_RCB_CHUNK_DATA_CFG_FIX_CNT_SHIFT 4729,333885
#define I40E_RCB_CHUNK_DATA_CFG_FIX_CNT_MASK 4730,333938
#define I40E_RCB_CHUNK_DATA_CFG_ERR_CNT_SHIFT 4731,334043
#define I40E_RCB_CHUNK_DATA_CFG_ERR_CNT_MASK 4732,334096
#define I40E_RCB_CHUNK_DATA_CFG_RME_SHIFT 4733,334201
#define I40E_RCB_CHUNK_DATA_CFG_RME_MASK 4734,334255
#define I40E_RCB_CHUNK_DATA_CFG_RM_SHIFT 4735,334356
#define I40E_RCB_CHUNK_DATA_CFG_RM_MASK 4736,334410
#define I40E_RCB_CHUNK_DATA_STATUS 4738,334511
#define I40E_RCB_CHUNK_DATA_STATUS_ECC_ERR_SHIFT 4739,334597
#define I40E_RCB_CHUNK_DATA_STATUS_ECC_ERR_MASK 4740,334657
#define I40E_RCB_CHUNK_DATA_STATUS_ECC_FIX_SHIFT 4741,334772
#define I40E_RCB_CHUNK_DATA_STATUS_ECC_FIX_MASK 4742,334832
#define I40E_RCB_CHUNK_DATA_STATUS_INIT_DONE_SHIFT 4743,334947
#define I40E_RCB_CHUNK_DATA_STATUS_INIT_DONE_MASK 4744,335007
#define I40E_RCB_CHUNK_DATA_STATUS_GLOBAL_INIT_DONE_SHIFT 4745,335124
#define I40E_RCB_CHUNK_DATA_STATUS_GLOBAL_INIT_DONE_MASK 4746,335184
#define I40E_RCB_ECC_COR_ERR 4748,335309
#define I40E_RCB_ECC_COR_ERR_CNT_SHIFT 4749,335376
#define I40E_RCB_ECC_COR_ERR_CNT_MASK 4750,335417
#define I40E_RCB_ECC_UNCOR_ERR 4752,335506
#define I40E_RCB_ECC_UNCOR_ERR_CNT_SHIFT 4753,335575
#define I40E_RCB_ECC_UNCOR_ERR_CNT_MASK 4754,335618
#define I40E_RCB_HEAD_CACHE_CFG 4756,335711
#define I40E_RCB_HEAD_CACHE_CFG_ECC_EN_SHIFT 4757,335790
#define I40E_RCB_HEAD_CACHE_CFG_ECC_EN_MASK 4758,335843
#define I40E_RCB_HEAD_CACHE_CFG_ECC_INVERT_1_SHIFT 4759,335947
#define I40E_RCB_HEAD_CACHE_CFG_ECC_INVERT_1_MASK 4760,336000
#define I40E_RCB_HEAD_CACHE_CFG_ECC_INVERT_2_SHIFT 4761,336110
#define I40E_RCB_HEAD_CACHE_CFG_ECC_INVERT_2_MASK 4762,336163
#define I40E_RCB_HEAD_CACHE_CFG_LS_FORCE_SHIFT 4763,336273
#define I40E_RCB_HEAD_CACHE_CFG_LS_FORCE_MASK 4764,336326
#define I40E_RCB_HEAD_CACHE_CFG_LS_BYPASS_SHIFT 4765,336432
#define I40E_RCB_HEAD_CACHE_CFG_LS_BYPASS_MASK 4766,336485
#define I40E_RCB_HEAD_CACHE_CFG_MASK_INT_SHIFT 4767,336592
#define I40E_RCB_HEAD_CACHE_CFG_MASK_INT_MASK 4768,336645
#define I40E_RCB_HEAD_CACHE_CFG_FIX_CNT_SHIFT 4769,336751
#define I40E_RCB_HEAD_CACHE_CFG_FIX_CNT_MASK 4770,336804
#define I40E_RCB_HEAD_CACHE_CFG_ERR_CNT_SHIFT 4771,336909
#define I40E_RCB_HEAD_CACHE_CFG_ERR_CNT_MASK 4772,336962
#define I40E_RCB_HEAD_CACHE_CFG_RME_SHIFT 4773,337067
#define I40E_RCB_HEAD_CACHE_CFG_RME_MASK 4774,337121
#define I40E_RCB_HEAD_CACHE_CFG_RM_SHIFT 4775,337222
#define I40E_RCB_HEAD_CACHE_CFG_RM_MASK 4776,337276
#define I40E_RCB_HEAD_CACHE_STATUS 4778,337377
#define I40E_RCB_HEAD_CACHE_STATUS_ECC_ERR_SHIFT 4779,337463
#define I40E_RCB_HEAD_CACHE_STATUS_ECC_ERR_MASK 4780,337523
#define I40E_RCB_HEAD_CACHE_STATUS_ECC_FIX_SHIFT 4781,337638
#define I40E_RCB_HEAD_CACHE_STATUS_ECC_FIX_MASK 4782,337698
#define I40E_RCB_HEAD_CACHE_STATUS_INIT_DONE_SHIFT 4783,337813
#define I40E_RCB_HEAD_CACHE_STATUS_INIT_DONE_MASK 4784,337873
#define I40E_RCB_HEAD_CACHE_STATUS_GLOBAL_INIT_DONE_SHIFT 4785,337990
#define I40E_RCB_HEAD_CACHE_STATUS_GLOBAL_INIT_DONE_MASK 4786,338050
#define I40E_RCB_INPUT_FIFO_CFG 4788,338175
#define I40E_RCB_INPUT_FIFO_CFG_ECC_EN_SHIFT 4789,338254
#define I40E_RCB_INPUT_FIFO_CFG_ECC_EN_MASK 4790,338307
#define I40E_RCB_INPUT_FIFO_CFG_ECC_INVERT_1_SHIFT 4791,338411
#define I40E_RCB_INPUT_FIFO_CFG_ECC_INVERT_1_MASK 4792,338464
#define I40E_RCB_INPUT_FIFO_CFG_ECC_INVERT_2_SHIFT 4793,338574
#define I40E_RCB_INPUT_FIFO_CFG_ECC_INVERT_2_MASK 4794,338627
#define I40E_RCB_INPUT_FIFO_CFG_LS_FORCE_SHIFT 4795,338737
#define I40E_RCB_INPUT_FIFO_CFG_LS_FORCE_MASK 4796,338790
#define I40E_RCB_INPUT_FIFO_CFG_LS_BYPASS_SHIFT 4797,338896
#define I40E_RCB_INPUT_FIFO_CFG_LS_BYPASS_MASK 4798,338949
#define I40E_RCB_INPUT_FIFO_CFG_MASK_INT_SHIFT 4799,339056
#define I40E_RCB_INPUT_FIFO_CFG_MASK_INT_MASK 4800,339109
#define I40E_RCB_INPUT_FIFO_CFG_FIX_CNT_SHIFT 4801,339215
#define I40E_RCB_INPUT_FIFO_CFG_FIX_CNT_MASK 4802,339268
#define I40E_RCB_INPUT_FIFO_CFG_ERR_CNT_SHIFT 4803,339373
#define I40E_RCB_INPUT_FIFO_CFG_ERR_CNT_MASK 4804,339426
#define I40E_RCB_INPUT_FIFO_CFG_RME_SHIFT 4805,339531
#define I40E_RCB_INPUT_FIFO_CFG_RME_MASK 4806,339585
#define I40E_RCB_INPUT_FIFO_CFG_RM_SHIFT 4807,339686
#define I40E_RCB_INPUT_FIFO_CFG_RM_MASK 4808,339740
#define I40E_RCB_INPUT_FIFO_STATUS 4810,339841
#define I40E_RCB_INPUT_FIFO_STATUS_ECC_ERR_SHIFT 4811,339927
#define I40E_RCB_INPUT_FIFO_STATUS_ECC_ERR_MASK 4812,339987
#define I40E_RCB_INPUT_FIFO_STATUS_ECC_FIX_SHIFT 4813,340102
#define I40E_RCB_INPUT_FIFO_STATUS_ECC_FIX_MASK 4814,340162
#define I40E_RCB_INPUT_FIFO_STATUS_INIT_DONE_SHIFT 4815,340277
#define I40E_RCB_INPUT_FIFO_STATUS_INIT_DONE_MASK 4816,340337
#define I40E_RCB_INPUT_FIFO_STATUS_GLOBAL_INIT_DONE_SHIFT 4817,340454
#define I40E_RCB_INPUT_FIFO_STATUS_GLOBAL_INIT_DONE_MASK 4818,340514
#define I40E_RCB_LL_CFG 4820,340639
#define I40E_RCB_LL_CFG_ECC_EN_SHIFT 4821,340710
#define I40E_RCB_LL_CFG_ECC_EN_MASK 4822,340755
#define I40E_RCB_LL_CFG_ECC_INVERT_1_SHIFT 4823,340843
#define I40E_RCB_LL_CFG_ECC_INVERT_1_MASK 4824,340888
#define I40E_RCB_LL_CFG_ECC_INVERT_2_SHIFT 4825,340982
#define I40E_RCB_LL_CFG_ECC_INVERT_2_MASK 4826,341027
#define I40E_RCB_LL_CFG_LS_FORCE_SHIFT 4827,341121
#define I40E_RCB_LL_CFG_LS_FORCE_MASK 4828,341166
#define I40E_RCB_LL_CFG_LS_BYPASS_SHIFT 4829,341256
#define I40E_RCB_LL_CFG_LS_BYPASS_MASK 4830,341301
#define I40E_RCB_LL_CFG_MASK_INT_SHIFT 4831,341392
#define I40E_RCB_LL_CFG_MASK_INT_MASK 4832,341437
#define I40E_RCB_LL_CFG_FIX_CNT_SHIFT 4833,341527
#define I40E_RCB_LL_CFG_FIX_CNT_MASK 4834,341572
#define I40E_RCB_LL_CFG_ERR_CNT_SHIFT 4835,341661
#define I40E_RCB_LL_CFG_ERR_CNT_MASK 4836,341706
#define I40E_RCB_LL_CFG_RME_SHIFT 4837,341795
#define I40E_RCB_LL_CFG_RME_MASK 4838,341841
#define I40E_RCB_LL_CFG_RM_SHIFT 4839,341926
#define I40E_RCB_LL_CFG_RM_MASK 4840,341972
#define I40E_RCB_LL_STATUS 4842,342057
#define I40E_RCB_LL_STATUS_ECC_ERR_SHIFT 4843,342135
#define I40E_RCB_LL_STATUS_ECC_ERR_MASK 4844,342187
#define I40E_RCB_LL_STATUS_ECC_FIX_SHIFT 4845,342286
#define I40E_RCB_LL_STATUS_ECC_FIX_MASK 4846,342338
#define I40E_RCB_LL_STATUS_INIT_DONE_SHIFT 4847,342437
#define I40E_RCB_LL_STATUS_INIT_DONE_MASK 4848,342489
#define I40E_RCB_LL_STATUS_GLOBAL_INIT_DONE_SHIFT 4849,342590
#define I40E_RCB_LL_STATUS_GLOBAL_INIT_DONE_MASK 4850,342642
#define I40E_RCU_DP_MTG_MFIFO_CFG 4852,342751
#define I40E_RCU_DP_MTG_MFIFO_CFG_ECC_EN_SHIFT 4853,342832
#define I40E_RCU_DP_MTG_MFIFO_CFG_ECC_EN_MASK 4854,342887
#define I40E_RCU_DP_MTG_MFIFO_CFG_ECC_INVERT_1_SHIFT 4855,342995
#define I40E_RCU_DP_MTG_MFIFO_CFG_ECC_INVERT_1_MASK 4856,343050
#define I40E_RCU_DP_MTG_MFIFO_CFG_ECC_INVERT_2_SHIFT 4857,343164
#define I40E_RCU_DP_MTG_MFIFO_CFG_ECC_INVERT_2_MASK 4858,343219
#define I40E_RCU_DP_MTG_MFIFO_CFG_LS_FORCE_SHIFT 4859,343333
#define I40E_RCU_DP_MTG_MFIFO_CFG_LS_FORCE_MASK 4860,343388
#define I40E_RCU_DP_MTG_MFIFO_CFG_LS_BYPASS_SHIFT 4861,343498
#define I40E_RCU_DP_MTG_MFIFO_CFG_LS_BYPASS_MASK 4862,343553
#define I40E_RCU_DP_MTG_MFIFO_CFG_MASK_INT_SHIFT 4863,343664
#define I40E_RCU_DP_MTG_MFIFO_CFG_MASK_INT_MASK 4864,343719
#define I40E_RCU_DP_MTG_MFIFO_CFG_FIX_CNT_SHIFT 4865,343829
#define I40E_RCU_DP_MTG_MFIFO_CFG_FIX_CNT_MASK 4866,343884
#define I40E_RCU_DP_MTG_MFIFO_CFG_ERR_CNT_SHIFT 4867,343993
#define I40E_RCU_DP_MTG_MFIFO_CFG_ERR_CNT_MASK 4868,344048
#define I40E_RCU_DP_MTG_MFIFO_CFG_RME_SHIFT 4869,344157
#define I40E_RCU_DP_MTG_MFIFO_CFG_RME_MASK 4870,344213
#define I40E_RCU_DP_MTG_MFIFO_CFG_RM_SHIFT 4871,344318
#define I40E_RCU_DP_MTG_MFIFO_CFG_RM_MASK 4872,344374
#define I40E_RCU_DP_MTG_MFIFO_STATUS 4874,344479
#define I40E_RCU_DP_MTG_MFIFO_STATUS_ECC_ERR_SHIFT 4875,344567
#define I40E_RCU_DP_MTG_MFIFO_STATUS_ECC_ERR_MASK 4876,344629
#define I40E_RCU_DP_MTG_MFIFO_STATUS_ECC_FIX_SHIFT 4877,344748
#define I40E_RCU_DP_MTG_MFIFO_STATUS_ECC_FIX_MASK 4878,344810
#define I40E_RCU_DP_MTG_MFIFO_STATUS_INIT_DONE_SHIFT 4879,344929
#define I40E_RCU_DP_MTG_MFIFO_STATUS_INIT_DONE_MASK 4880,344991
#define I40E_RCU_DP_MTG_MFIFO_STATUS_GLOBAL_INIT_DONE_SHIFT 4881,345112
#define I40E_RCU_DP_MTG_MFIFO_STATUS_GLOBAL_INIT_DONE_MASK 4882,345174
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG 4884,345303
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_EN_SHIFT 4885,345388
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_EN_MASK 4886,345447
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_INVERT_1_SHIFT 4887,345563
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_INVERT_1_MASK 4888,345622
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_INVERT_2_SHIFT 4889,345744
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_ECC_INVERT_2_MASK 4890,345803
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_LS_FORCE_SHIFT 4891,345925
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_LS_FORCE_MASK 4892,345984
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_LS_BYPASS_SHIFT 4893,346102
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_LS_BYPASS_MASK 4894,346161
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_MASK_INT_SHIFT 4895,346280
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_MASK_INT_MASK 4896,346339
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_FIX_CNT_SHIFT 4897,346457
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_FIX_CNT_MASK 4898,346516
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_ERR_CNT_SHIFT 4899,346633
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_ERR_CNT_MASK 4900,346692
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_RME_SHIFT 4901,346809
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_RME_MASK 4902,346869
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_RM_SHIFT 4903,346982
#define I40E_RCU_DP_SWR_REP_MFIFO_CFG_RM_MASK 4904,347042
#define I40E_RCU_DP_SWR_REP_MFIFO_STATUS 4906,347155
#define I40E_RCU_DP_SWR_REP_MFIFO_STATUS_ECC_ERR_SHIFT 4907,347247
#define I40E_RCU_DP_SWR_REP_MFIFO_STATUS_ECC_ERR_MASK 4908,347313
#define I40E_RCU_DP_SWR_REP_MFIFO_STATUS_ECC_FIX_SHIFT 4909,347440
#define I40E_RCU_DP_SWR_REP_MFIFO_STATUS_ECC_FIX_MASK 4910,347506
#define I40E_RCU_DP_SWR_REP_MFIFO_STATUS_INIT_DONE_SHIFT 4911,347633
#define I40E_RCU_DP_SWR_REP_MFIFO_STATUS_INIT_DONE_MASK 4912,347699
#define I40E_RCU_DP_SWR_REP_MFIFO_STATUS_GLOBAL_INIT_DONE_SHIFT 4913,347828
#define I40E_RCU_DP_SWR_REP_MFIFO_STATUS_GLOBAL_INIT_DONE_MASK 4914,347894
#define I40E_RCU_DP_SWR_UP_STATUS_CFG 4916,348031
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_EN_SHIFT 4917,348116
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_EN_MASK 4918,348175
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_INVERT_1_SHIFT 4919,348291
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_INVERT_1_MASK 4920,348350
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_INVERT_2_SHIFT 4921,348472
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_ECC_INVERT_2_MASK 4922,348531
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_LS_FORCE_SHIFT 4923,348653
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_LS_FORCE_MASK 4924,348712
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_LS_BYPASS_SHIFT 4925,348830
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_LS_BYPASS_MASK 4926,348889
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_MASK_INT_SHIFT 4927,349008
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_MASK_INT_MASK 4928,349067
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_FIX_CNT_SHIFT 4929,349185
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_FIX_CNT_MASK 4930,349244
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_ERR_CNT_SHIFT 4931,349361
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_ERR_CNT_MASK 4932,349420
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_RME_SHIFT 4933,349537
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_RME_MASK 4934,349597
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_RM_SHIFT 4935,349710
#define I40E_RCU_DP_SWR_UP_STATUS_CFG_RM_MASK 4936,349770
#define I40E_RCU_DP_SWR_UP_STATUS_STATUS 4938,349883
#define I40E_RCU_DP_SWR_UP_STATUS_STATUS_ECC_ERR_SHIFT 4939,349975
#define I40E_RCU_DP_SWR_UP_STATUS_STATUS_ECC_ERR_MASK 4940,350041
#define I40E_RCU_DP_SWR_UP_STATUS_STATUS_ECC_FIX_SHIFT 4941,350168
#define I40E_RCU_DP_SWR_UP_STATUS_STATUS_ECC_FIX_MASK 4942,350234
#define I40E_RCU_DP_SWR_UP_STATUS_STATUS_INIT_DONE_SHIFT 4943,350361
#define I40E_RCU_DP_SWR_UP_STATUS_STATUS_INIT_DONE_MASK 4944,350427
#define I40E_RCU_DP_SWR_UP_STATUS_STATUS_GLOBAL_INIT_DONE_SHIFT 4945,350556
#define I40E_RCU_DP_SWR_UP_STATUS_STATUS_GLOBAL_INIT_DONE_MASK 4946,350622
#define I40E_RCU_DP_TFIFO_CFG 4948,350759
#define I40E_RCU_DP_TFIFO_CFG_ECC_EN_SHIFT 4949,350836
#define I40E_RCU_DP_TFIFO_CFG_ECC_EN_MASK 4950,350887
#define I40E_RCU_DP_TFIFO_CFG_ECC_INVERT_1_SHIFT 4951,350987
#define I40E_RCU_DP_TFIFO_CFG_ECC_INVERT_1_MASK 4952,351038
#define I40E_RCU_DP_TFIFO_CFG_ECC_INVERT_2_SHIFT 4953,351144
#define I40E_RCU_DP_TFIFO_CFG_ECC_INVERT_2_MASK 4954,351195
#define I40E_RCU_DP_TFIFO_CFG_LS_FORCE_SHIFT 4955,351301
#define I40E_RCU_DP_TFIFO_CFG_LS_FORCE_MASK 4956,351352
#define I40E_RCU_DP_TFIFO_CFG_LS_BYPASS_SHIFT 4957,351454
#define I40E_RCU_DP_TFIFO_CFG_LS_BYPASS_MASK 4958,351505
#define I40E_RCU_DP_TFIFO_CFG_MASK_INT_SHIFT 4959,351608
#define I40E_RCU_DP_TFIFO_CFG_MASK_INT_MASK 4960,351659
#define I40E_RCU_DP_TFIFO_CFG_FIX_CNT_SHIFT 4961,351761
#define I40E_RCU_DP_TFIFO_CFG_FIX_CNT_MASK 4962,351812
#define I40E_RCU_DP_TFIFO_CFG_ERR_CNT_SHIFT 4963,351913
#define I40E_RCU_DP_TFIFO_CFG_ERR_CNT_MASK 4964,351964
#define I40E_RCU_DP_TFIFO_CFG_RME_SHIFT 4965,352065
#define I40E_RCU_DP_TFIFO_CFG_RME_MASK 4966,352117
#define I40E_RCU_DP_TFIFO_CFG_RM_SHIFT 4967,352214
#define I40E_RCU_DP_TFIFO_CFG_RM_MASK 4968,352266
#define I40E_RCU_DP_TFIFO_STATUS 4970,352363
#define I40E_RCU_DP_TFIFO_STATUS_ECC_ERR_SHIFT 4971,352447
#define I40E_RCU_DP_TFIFO_STATUS_ECC_ERR_MASK 4972,352505
#define I40E_RCU_DP_TFIFO_STATUS_ECC_FIX_SHIFT 4973,352616
#define I40E_RCU_DP_TFIFO_STATUS_ECC_FIX_MASK 4974,352674
#define I40E_RCU_DP_TFIFO_STATUS_INIT_DONE_SHIFT 4975,352785
#define I40E_RCU_DP_TFIFO_STATUS_INIT_DONE_MASK 4976,352843
#define I40E_RCU_DP_TFIFO_STATUS_GLOBAL_INIT_DONE_SHIFT 4977,352956
#define I40E_RCU_DP_TFIFO_STATUS_GLOBAL_INIT_DONE_MASK 4978,353014
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL 4980,353135
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL_OVERRIDE_METHOD_SHIFT 4981,353238
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL_OVERRIDE_METHOD_MASK 4982,353313
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL_ACTIVE_EXCHANGE_CONTEXT_IDX_SHIFT 4983,353453
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL_ACTIVE_EXCHANGE_CONTEXT_IDX_MASK 4984,353528
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL_INACTIVE_EXCHANGE_CONTEXT_IDX_SHIFT 4985,353680
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL_INACTIVE_EXCHANGE_CONTEXT_IDX_MASK 4986,353755
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL_ACTIVE_SEQUENCE_CONTEXT_IDX_SHIFT 4987,353909
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL_ACTIVE_SEQUENCE_CONTEXT_IDX_MASK 4988,353985
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL_INACTIVE_SEQUENCE_CONTEXT_IDX_SHIFT 4989,354137
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL_INACTIVE_SEQUENCE_CONTEXT_IDX_MASK 4990,354213
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL_MANUAL_IDX_SHIFT 4991,354367
#define I40E_RCU_FCOE_PCTYPE_OVR_CTL_MANUAL_IDX_MASK 4992,354443
#define I40E_RCU_FD_CNT_CFG 4994,354579
#define I40E_RCU_FD_CNT_CFG_ECC_EN_SHIFT 4995,354654
#define I40E_RCU_FD_CNT_CFG_ECC_EN_MASK 4996,354703
#define I40E_RCU_FD_CNT_CFG_ECC_INVERT_1_SHIFT 4997,354799
#define I40E_RCU_FD_CNT_CFG_ECC_INVERT_1_MASK 4998,354848
#define I40E_RCU_FD_CNT_CFG_ECC_INVERT_2_SHIFT 4999,354950
#define I40E_RCU_FD_CNT_CFG_ECC_INVERT_2_MASK 5000,354999
#define I40E_RCU_FD_CNT_CFG_LS_FORCE_SHIFT 5001,355101
#define I40E_RCU_FD_CNT_CFG_LS_FORCE_MASK 5002,355150
#define I40E_RCU_FD_CNT_CFG_LS_BYPASS_SHIFT 5003,355248
#define I40E_RCU_FD_CNT_CFG_LS_BYPASS_MASK 5004,355297
#define I40E_RCU_FD_CNT_CFG_MASK_INT_SHIFT 5005,355396
#define I40E_RCU_FD_CNT_CFG_MASK_INT_MASK 5006,355445
#define I40E_RCU_FD_CNT_CFG_FIX_CNT_SHIFT 5007,355543
#define I40E_RCU_FD_CNT_CFG_FIX_CNT_MASK 5008,355592
#define I40E_RCU_FD_CNT_CFG_ERR_CNT_SHIFT 5009,355689
#define I40E_RCU_FD_CNT_CFG_ERR_CNT_MASK 5010,355738
#define I40E_RCU_FD_CNT_CFG_RME_SHIFT 5011,355835
#define I40E_RCU_FD_CNT_CFG_RME_MASK 5012,355885
#define I40E_RCU_FD_CNT_CFG_RM_SHIFT 5013,355978
#define I40E_RCU_FD_CNT_CFG_RM_MASK 5014,356028
#define I40E_RCU_FD_CNT_STATUS 5016,356121
#define I40E_RCU_FD_CNT_STATUS_ECC_ERR_SHIFT 5017,356203
#define I40E_RCU_FD_CNT_STATUS_ECC_ERR_MASK 5018,356259
#define I40E_RCU_FD_CNT_STATUS_ECC_FIX_SHIFT 5019,356366
#define I40E_RCU_FD_CNT_STATUS_ECC_FIX_MASK 5020,356422
#define I40E_RCU_FD_CNT_STATUS_INIT_DONE_SHIFT 5021,356529
#define I40E_RCU_FD_CNT_STATUS_INIT_DONE_MASK 5022,356585
#define I40E_RCU_FD_CNT_STATUS_GLOBAL_INIT_DONE_SHIFT 5023,356694
#define I40E_RCU_FD_CNT_STATUS_GLOBAL_INIT_DONE_MASK 5024,356750
#define I40E_RCU_FD_FLU_LUT_CFG 5026,356867
#define I40E_RCU_FD_FLU_LUT_CFG_ECC_EN_SHIFT 5027,356946
#define I40E_RCU_FD_FLU_LUT_CFG_ECC_EN_MASK 5028,356999
#define I40E_RCU_FD_FLU_LUT_CFG_ECC_INVERT_1_SHIFT 5029,357103
#define I40E_RCU_FD_FLU_LUT_CFG_ECC_INVERT_1_MASK 5030,357156
#define I40E_RCU_FD_FLU_LUT_CFG_ECC_INVERT_2_SHIFT 5031,357266
#define I40E_RCU_FD_FLU_LUT_CFG_ECC_INVERT_2_MASK 5032,357319
#define I40E_RCU_FD_FLU_LUT_CFG_LS_FORCE_SHIFT 5033,357429
#define I40E_RCU_FD_FLU_LUT_CFG_LS_FORCE_MASK 5034,357482
#define I40E_RCU_FD_FLU_LUT_CFG_LS_BYPASS_SHIFT 5035,357588
#define I40E_RCU_FD_FLU_LUT_CFG_LS_BYPASS_MASK 5036,357641
#define I40E_RCU_FD_FLU_LUT_CFG_MASK_INT_SHIFT 5037,357748
#define I40E_RCU_FD_FLU_LUT_CFG_MASK_INT_MASK 5038,357801
#define I40E_RCU_FD_FLU_LUT_CFG_FIX_CNT_SHIFT 5039,357907
#define I40E_RCU_FD_FLU_LUT_CFG_FIX_CNT_MASK 5040,357960
#define I40E_RCU_FD_FLU_LUT_CFG_ERR_CNT_SHIFT 5041,358065
#define I40E_RCU_FD_FLU_LUT_CFG_ERR_CNT_MASK 5042,358118
#define I40E_RCU_FD_FLU_LUT_CFG_RME_SHIFT 5043,358223
#define I40E_RCU_FD_FLU_LUT_CFG_RME_MASK 5044,358277
#define I40E_RCU_FD_FLU_LUT_CFG_RM_SHIFT 5045,358378
#define I40E_RCU_FD_FLU_LUT_CFG_RM_MASK 5046,358432
#define I40E_RCU_FD_FLU_LUT_STATUS 5048,358533
#define I40E_RCU_FD_FLU_LUT_STATUS_ECC_ERR_SHIFT 5049,358619
#define I40E_RCU_FD_FLU_LUT_STATUS_ECC_ERR_MASK 5050,358679
#define I40E_RCU_FD_FLU_LUT_STATUS_ECC_FIX_SHIFT 5051,358794
#define I40E_RCU_FD_FLU_LUT_STATUS_ECC_FIX_MASK 5052,358854
#define I40E_RCU_FD_FLU_LUT_STATUS_INIT_DONE_SHIFT 5053,358969
#define I40E_RCU_FD_FLU_LUT_STATUS_INIT_DONE_MASK 5054,359029
#define I40E_RCU_FD_FLU_LUT_STATUS_GLOBAL_INIT_DONE_SHIFT 5055,359146
#define I40E_RCU_FD_FLU_LUT_STATUS_GLOBAL_INIT_DONE_MASK 5056,359206
#define I40E_RCU_FOC_TAILS_CFG 5058,359331
#define I40E_RCU_FOC_TAILS_CFG_ECC_EN_SHIFT 5059,359409
#define I40E_RCU_FOC_TAILS_CFG_ECC_EN_MASK 5060,359461
#define I40E_RCU_FOC_TAILS_CFG_ECC_INVERT_1_SHIFT 5061,359563
#define I40E_RCU_FOC_TAILS_CFG_ECC_INVERT_1_MASK 5062,359615
#define I40E_RCU_FOC_TAILS_CFG_ECC_INVERT_2_SHIFT 5063,359723
#define I40E_RCU_FOC_TAILS_CFG_ECC_INVERT_2_MASK 5064,359775
#define I40E_RCU_FOC_TAILS_CFG_LS_FORCE_SHIFT 5065,359883
#define I40E_RCU_FOC_TAILS_CFG_LS_FORCE_MASK 5066,359935
#define I40E_RCU_FOC_TAILS_CFG_LS_BYPASS_SHIFT 5067,360039
#define I40E_RCU_FOC_TAILS_CFG_LS_BYPASS_MASK 5068,360091
#define I40E_RCU_FOC_TAILS_CFG_MASK_INT_SHIFT 5069,360196
#define I40E_RCU_FOC_TAILS_CFG_MASK_INT_MASK 5070,360248
#define I40E_RCU_FOC_TAILS_CFG_FIX_CNT_SHIFT 5071,360352
#define I40E_RCU_FOC_TAILS_CFG_FIX_CNT_MASK 5072,360404
#define I40E_RCU_FOC_TAILS_CFG_ERR_CNT_SHIFT 5073,360507
#define I40E_RCU_FOC_TAILS_CFG_ERR_CNT_MASK 5074,360559
#define I40E_RCU_FOC_TAILS_CFG_RME_SHIFT 5075,360662
#define I40E_RCU_FOC_TAILS_CFG_RME_MASK 5076,360715
#define I40E_RCU_FOC_TAILS_CFG_RM_SHIFT 5077,360814
#define I40E_RCU_FOC_TAILS_CFG_RM_MASK 5078,360867
#define I40E_RCU_FOC_TAILS_STATUS 5080,360966
#define I40E_RCU_FOC_TAILS_STATUS_ECC_ERR_SHIFT 5081,361051
#define I40E_RCU_FOC_TAILS_STATUS_ECC_ERR_MASK 5082,361110
#define I40E_RCU_FOC_TAILS_STATUS_ECC_FIX_SHIFT 5083,361223
#define I40E_RCU_FOC_TAILS_STATUS_ECC_FIX_MASK 5084,361282
#define I40E_RCU_FOC_TAILS_STATUS_INIT_DONE_SHIFT 5085,361395
#define I40E_RCU_FOC_TAILS_STATUS_INIT_DONE_MASK 5086,361454
#define I40E_RCU_FOC_TAILS_STATUS_GLOBAL_INIT_DONE_SHIFT 5087,361569
#define I40E_RCU_FOC_TAILS_STATUS_GLOBAL_INIT_DONE_MASK 5088,361628
#define I40E_RCU_PST_DBG_CTL 5090,361751
#define I40E_RCU_PST_DBG_CTL_IGNORE_FLR_SHIFT 5091,361836
#define I40E_RCU_PST_DBG_CTL_IGNORE_FLR_MASK 5092,361893
#define I40E_RCU_PST_DBG_CTL_IGNORE_VFLR_SHIFT 5093,362002
#define I40E_RCU_PST_DBG_CTL_IGNORE_VFLR_MASK 5094,362059
#define I40E_RCU_PST_DBG_CTL_IGNORE_VMLR_SHIFT 5095,362169
#define I40E_RCU_PST_DBG_CTL_IGNORE_VMLR_MASK 5096,362226
#define I40E_RCU_PST_DBG_CTL_USE_PCTYPE_FCOE_SHIFT 5097,362336
#define I40E_RCU_PST_DBG_CTL_USE_PCTYPE_FCOE_MASK 5098,362393
#define I40E_RCU_PST_DBG_CTL_IGNORE_ETH_HIT_SHIFT 5099,362507
#define I40E_RCU_PST_DBG_CTL_IGNORE_ETH_HIT_MASK 5100,362564
#define I40E_RCU_PST_DBG_CTL_IGNORE_MAC_VLAN_HIT_SHIFT 5101,362677
#define I40E_RCU_PST_DBG_CTL_IGNORE_MAC_VLAN_HIT_MASK 5102,362734
#define I40E_RCU_PST_DBG_CTL_IGNORE_SWR_DROP_SHIFT 5103,362852
#define I40E_RCU_PST_DBG_CTL_IGNORE_SWR_DROP_MASK 5104,362909
#define I40E_RCU_PST_DBG_CTL_HOLD_FLU_JOBS_SHIFT 5105,363023
#define I40E_RCU_PST_DBG_CTL_HOLD_FLU_JOBS_MASK 5106,363080
#define I40E_RCU_PST_DBG_CTL_FC_HASH_BASE_SHIFT 5107,363192
#define I40E_RCU_PST_DBG_CTL_FC_HASH_BASE_MASK 5108,363249
#define I40E_RCU_PST_DBG_CTL_PE_HASH_BASE_SHIFT 5109,363360
#define I40E_RCU_PST_DBG_CTL_PE_HASH_BASE_MASK 5110,363418
#define I40E_RCU_PST_DBG_CTL_FD_HASH_BASE_SHIFT 5111,363529
#define I40E_RCU_PST_DBG_CTL_FD_HASH_BASE_MASK 5112,363587
#define I40E_RCU_PST_DBG_CTL_FOC_CNTX_LIMIT_BASE_SHIFT 5113,363698
#define I40E_RCU_PST_DBG_CTL_FOC_CNTX_LIMIT_BASE_MASK 5114,363756
#define I40E_RCU_PST_DBG_CTL_ERR_COMP_DIS_SHIFT 5115,363874
#define I40E_RCU_PST_DBG_CTL_ERR_COMP_DIS_MASK 5116,363932
#define I40E_RCU_PST_DBG_CTL_REM_COMP_DIS_SHIFT 5117,364043
#define I40E_RCU_PST_DBG_CTL_REM_COMP_DIS_MASK 5118,364101
#define I40E_RCU_PST_DBG_CTL_HOLD_PST_INPUT_SHIFT 5119,364212
#define I40E_RCU_PST_DBG_CTL_HOLD_PST_INPUT_MASK 5120,364270
#define I40E_RCU_PST_DBG_CTL_INC_INPUT_CMD_SHIFT 5121,364383
#define I40E_RCU_PST_DBG_CTL_INC_INPUT_CMD_MASK 5122,364441
#define I40E_RCU_PST_DBG_DROP_CNT 5124,364554
#define I40E_RCU_PST_DBG_DROP_CNT_FD_DROP_CNT_SHIFT 5125,364642
#define I40E_RCU_PST_DBG_DROP_CNT_FD_DROP_CNT_MASK 5126,364702
#define I40E_RCU_PST_DBG_DROP_CNT_FLR_DROP_CNT_SHIFT 5127,364821
#define I40E_RCU_PST_DBG_DROP_CNT_FLR_DROP_CNT_MASK 5128,364881
#define I40E_RCU_PST_DBG_DROP_CNT_PF_BOUND_DROP_CNT_SHIFT 5129,365001
#define I40E_RCU_PST_DBG_DROP_CNT_PF_BOUND_DROP_CNT_MASK 5130,365062
#define I40E_RCU_PST_DBG_DROP_CNT_SWR_DROP_CNT_SHIFT 5131,365187
#define I40E_RCU_PST_DBG_DROP_CNT_SWR_DROP_CNT_MASK 5132,365248
#define I40E_RCU_PST_DBG_FLU_STATE(5134,365369
#define I40E_RCU_PST_DBG_FLU_STATE_MAX_INDEX 5135,365481
#define I40E_RCU_PST_DBG_FLU_STATE_FLU_STATE_SHIFT 5136,365535
#define I40E_RCU_PST_DBG_FLU_STATE_FLU_STATE_MASK 5137,365588
#define I40E_RCU_PST_DBG_FLU_STATE_FLU_HASH_SHIFT 5138,365699
#define I40E_RCU_PST_DBG_FLU_STATE_FLU_HASH_MASK 5139,365752
#define I40E_RCU_PST_DBG_FLU_STATE_FLU_OBJ_SHIFT 5140,365865
#define I40E_RCU_PST_DBG_FLU_STATE_FLU_OBJ_MASK 5141,365919
#define I40E_RCU_PST_DBG_FLU_STATE_FLU_CMD_SHIFT 5142,366027
#define I40E_RCU_PST_DBG_FLU_STATE_FLU_CMD_MASK 5143,366081
#define I40E_RCU_PST_DBG_Q_SRC_CNT_0 5145,366190
#define I40E_RCU_PST_DBG_Q_SRC_CNT_0_CONF_FAIL_CNT_SHIFT 5146,366277
#define I40E_RCU_PST_DBG_Q_SRC_CNT_0_CONF_FAIL_CNT_MASK 5147,366336
#define I40E_RCU_PST_DBG_Q_SRC_CNT_0_QUAD_HIT_CNT_SHIFT 5148,366459
#define I40E_RCU_PST_DBG_Q_SRC_CNT_0_QUAD_HIT_CNT_MASK 5149,366518
#define I40E_RCU_PST_DBG_Q_SRC_CNT_0_ETH_HIT_CNT_SHIFT 5150,366640
#define I40E_RCU_PST_DBG_Q_SRC_CNT_0_ETH_HIT_CNT_MASK 5151,366700
#define I40E_RCU_PST_DBG_Q_SRC_CNT_0_FCOE_CNT_SHIFT 5152,366821
#define I40E_RCU_PST_DBG_Q_SRC_CNT_0_FCOE_CNT_MASK 5153,366881
#define I40E_RCU_PST_DBG_Q_SRC_CNT_1 5155,367000
#define I40E_RCU_PST_DBG_Q_SRC_CNT_1_FD_HIT_CNT_SHIFT 5156,367086
#define I40E_RCU_PST_DBG_Q_SRC_CNT_1_FD_HIT_CNT_MASK 5157,367144
#define I40E_RCU_PST_DBG_Q_SRC_CNT_1_MAC_VLAN_CNT_SHIFT 5158,367263
#define I40E_RCU_PST_DBG_Q_SRC_CNT_1_MAC_VLAN_CNT_MASK 5159,367321
#define I40E_RCU_PST_DBG_Q_SRC_CNT_1_RSS_CNT_SHIFT 5160,367442
#define I40E_RCU_PST_DBG_Q_SRC_CNT_1_RSS_CNT_MASK 5161,367501
#define I40E_RCU_PST_DBG_Q_SRC_CNT_1_DEFAULT_CNT_SHIFT 5162,367617
#define I40E_RCU_PST_DBG_Q_SRC_CNT_1_DEFAULT_CNT_MASK 5163,367676
#define I40E_RCU_PST_DBG_STATUS_0 5165,367797
#define I40E_RCU_PST_DBG_STATUS_0_PST_FLR_STAT_SHIFT 5166,367882
#define I40E_RCU_PST_DBG_STATUS_0_PST_FLR_STAT_MASK 5167,367939
#define I40E_RCU_PST_DBG_STATUS_0_INPUT_FIFO_OCC_SHIFT 5168,368058
#define I40E_RCU_PST_DBG_STATUS_0_INPUT_FIFO_OCC_MASK 5169,368116
#define I40E_RCU_PST_DBG_STATUS_1 5171,368235
#define I40E_RCU_PST_DBG_STATUS_1_FLR_FLOW_START_SHIFT 5172,368320
#define I40E_RCU_PST_DBG_STATUS_1_FLR_FLOW_START_MASK 5173,368377
#define I40E_RCU_PST_DBG_STATUS_1_FLR_FLOW_DONE_SHIFT 5174,368498
#define I40E_RCU_PST_DBG_STATUS_1_FLR_FLOW_DONE_MASK 5175,368556
#define I40E_RCU_PST_ECC_COR_ERR 5177,368677
#define I40E_RCU_PST_ECC_COR_ERR_CNT_SHIFT 5178,368748
#define I40E_RCU_PST_ECC_COR_ERR_CNT_MASK 5179,368793
#define I40E_RCU_PST_ECC_UNCOR_ERR 5181,368890
#define I40E_RCU_PST_ECC_UNCOR_ERR_CNT_SHIFT 5182,368963
#define I40E_RCU_PST_ECC_UNCOR_ERR_CNT_MASK 5183,369010
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN 5185,369111
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_FILTER_EN_SHIFT 5186,369204
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_FILTER_EN_MASK 5187,369269
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_SOF2_CLASS_SHIFT 5188,369398
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_SOF2_CLASS_MASK 5189,369463
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_SOF3_CLASS_SHIFT 5190,369593
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_SOF3_CLASS_MASK 5191,369658
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_EOFA_EOFI_SHIFT 5192,369788
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_EOFA_EOFI_MASK 5193,369853
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_FIRST_NO_SOFI_SHIFT 5194,369982
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_FIRST_NO_SOFI_MASK 5195,370047
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_MID_SOFI_SHIFT 5196,370180
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_MID_SOFI_MASK 5197,370245
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NOT_NEW_SEQ_ID_SHIFT 5198,370373
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NOT_NEW_SEQ_ID_MASK 5199,370438
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NEW_SEQ_ID_SHIFT 5200,370572
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NEW_SEQ_ID_MASK 5201,370637
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NEW_SEQ_CNT_SHIFT 5202,370767
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_NEW_SEQ_CNT_MASK 5203,370832
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_DIFF_SEQ_CNT_SHIFT 5204,370963
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_GEN_DIFF_SEQ_CNT_MASK 5205,371028
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SOF_CLASS_SHIFT 5206,371160
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SOF_CLASS_MASK 5207,371226
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_INITIATOR_SHIFT 5208,371355
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_INITIATOR_MASK 5209,371421
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_LAST_PKT_SHIFT 5210,371550
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_LAST_PKT_MASK 5211,371616
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_EOFT_SHIFT 5212,371744
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_EOFT_MASK 5213,371810
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_ID_SHIFT 5214,371934
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_ID_MASK 5215,372000
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_EX_CNTX_SHIFT 5216,372126
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_EX_CNTX_MASK 5217,372192
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_CNTX_SHIFT 5218,372319
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_CNTX_MASK 5219,372385
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_INITIATIVE_SHIFT 5220,372513
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_SEQ_INITIATIVE_MASK 5221,372579
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_RLT_OFFSET_SHIFT 5222,372713
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_RLT_OFFSET_MASK 5223,372779
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_FIRST_SEQ_SHIFT 5224,372909
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_FIRST_SEQ_MASK 5225,372975
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_ABORT_SEQ_SHIFT 5226,373104
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_ABORT_SEQ_MASK 5227,373170
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_LAST_SEQ_SHIFT 5228,373299
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_RSP_LAST_SEQ_MASK 5229,373365
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_NEW_SEQ_ID_SHIFT 5230,373493
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_NEW_SEQ_ID_MASK 5231,373559
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_DIFF_SEQ_ID_SHIFT 5232,373690
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_DIFF_SEQ_ID_MASK 5233,373756
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EOFT_SHIFT 5234,373888
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EOFT_MASK 5235,373954
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EOFN_SHIFT 5236,374079
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EOFN_MASK 5237,374145
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EX_CNTX_SHIFT 5238,374270
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_EX_CNTX_MASK 5239,374336
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_SEQ_CNTX_SHIFT 5240,374464
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_SEQ_CNTX_MASK 5241,374530
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_PARAM_SHIFT 5242,374659
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_PARAM_MASK 5243,374725
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_FIRST_SEQ_SHIFT 5244,374851
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_FIRST_SEQ_MASK 5245,374917
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_ABORT_SEQ_SHIFT 5246,375047
#define I40E_RCU_PST_FCOE_CNTX_CHK_EN_DATA_ABORT_SEQ_MASK 5247,375113
#define I40E_RCU_PST_FCOE_PROT_CHK_EN 5249,375244
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_FCOE_VER_SHIFT 5250,375337
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_FCOE_VER_MASK 5251,375402
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_SOF_VALUE_SHIFT 5252,375526
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_SOF_VALUE_MASK 5253,375591
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_EOF_VALUE_SHIFT 5254,375716
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_EOF_VALUE_MASK 5255,375781
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_END_SEQ_EOFT_SHIFT 5256,375906
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_END_SEQ_EOFT_MASK 5257,375971
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_NO_END_SEQ_NO_EOFT_SHIFT 5258,376099
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_NO_END_SEQ_NO_EOFT_MASK 5259,376164
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_OBSOLETE_FLAGS_SHIFT 5260,376298
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_OBSOLETE_FLAGS_MASK 5261,376363
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_NOT_FCP_SHIFT 5262,376493
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_NOT_FCP_MASK 5263,376558
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_CRC_ERROR_SHIFT 5264,376681
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_CRC_ERROR_MASK 5265,376746
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_PKT_SIZE_SHIFT 5266,376871
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_PKT_SIZE_MASK 5267,376936
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_SEQ_INIT_LAST_SHIFT 5268,377060
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_SEQ_INIT_LAST_MASK 5269,377125
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_OPTIONAL_HEADERS_SHIFT 5270,377254
#define I40E_RCU_PST_FCOE_PROT_CHK_EN_OPTIONAL_HEADERS_MASK 5271,377320
#define I40E_RCU_PST_FOC_ACCESS_STATUS 5273,377453
#define I40E_RCU_PST_FOC_ACCESS_STATUS_WR_ACCESS_CNT_SHIFT 5274,377542
#define I40E_RCU_PST_FOC_ACCESS_STATUS_WR_ACCESS_CNT_MASK 5275,377603
#define I40E_RCU_PST_FOC_ACCESS_STATUS_RD_ACCESS_CNT_SHIFT 5276,377730
#define I40E_RCU_PST_FOC_ACCESS_STATUS_RD_ACCESS_CNT_MASK 5277,377791
#define I40E_RCU_PST_FOC_ACCESS_STATUS_ERR_CNT_SHIFT 5278,377918
#define I40E_RCU_PST_FOC_ACCESS_STATUS_ERR_CNT_MASK 5279,377980
#define I40E_RCU_PST_FOC_ACCESS_STATUS_LAST_ERR_CODE_SHIFT 5280,378101
#define I40E_RCU_PST_FOC_ACCESS_STATUS_LAST_ERR_CODE_MASK 5281,378163
#define I40E_RCU_PST_INPUT_ACL_STATUS(5283,378290
#define I40E_RCU_PST_INPUT_ACL_STATUS_MAX_INDEX 5284,378419
#define I40E_RCU_PST_INPUT_ACL_STATUS_RCU_PST_INPUT_ACL_STATUS_SHIFT 5285,378490
#define I40E_RCU_PST_INPUT_ACL_STATUS_RCU_PST_INPUT_ACL_STATUS_MASK 5286,378561
#define I40E_RCU_PST_INPUT_MTG_FIELDS(5288,378715
#define I40E_RCU_PST_INPUT_MTG_FIELDS_MAX_INDEX 5289,378845
#define I40E_RCU_PST_INPUT_MTG_FIELDS_RCU_PST_INPUT_MTG_FIELDS_SHIFT 5290,378917
#define I40E_RCU_PST_INPUT_MTG_FIELDS_RCU_PST_INPUT_MTG_FIELDS_MASK 5291,378988
#define I40E_RCU_PST_INPUT_MTG_STATUS(5293,379142
#define I40E_RCU_PST_INPUT_MTG_STATUS_MAX_INDEX 5294,379271
#define I40E_RCU_PST_INPUT_MTG_STATUS_RCU_PST_INPUT_MTG_STATUS_SHIFT 5295,379342
#define I40E_RCU_PST_INPUT_MTG_STATUS_RCU_PST_INPUT_MTG_STATUS_MASK 5296,379413
#define I40E_RCU_PST_OUTFIFO_OCC(5298,379567
#define I40E_RCU_PST_OUTFIFO_OCC_MAX_INDEX 5299,379675
#define I40E_RCU_PST_OUTFIFO_OCC_UP_1_OCC_SHIFT 5300,379725
#define I40E_RCU_PST_OUTFIFO_OCC_UP_1_OCC_MASK 5301,379775
#define I40E_RCU_PST_OUTFIFO_OCC_UP_2_OCC_SHIFT 5302,379880
#define I40E_RCU_PST_OUTFIFO_OCC_UP_2_OCC_MASK 5303,379930
#define I40E_RCU_PST_OUTFIFO_OCC_UP_3_OCC_SHIFT 5304,380035
#define I40E_RCU_PST_OUTFIFO_OCC_UP_3_OCC_MASK 5305,380086
#define I40E_RCU_PST_OUTFIFO_OCC_UP_4_OCC_SHIFT 5306,380191
#define I40E_RCU_PST_OUTFIFO_OCC_UP_4_OCC_MASK 5307,380242
#define I40E_RCU_PST_RCB_ACL_STATUS(5309,380348
#define I40E_RCU_PST_RCB_ACL_STATUS_MAX_INDEX 5310,380473
#define I40E_RCU_PST_RCB_ACL_STATUS_RCU_PST_RCB_ACL_STATUS_SHIFT 5311,380540
#define I40E_RCU_PST_RCB_ACL_STATUS_RCU_PST_RCB_ACL_STATUS_MASK 5312,380607
#define I40E_RCU_PST_RCB_FIFO_FIELDS(5314,380753
#define I40E_RCU_PST_RCB_FIFO_FIELDS_MAX_INDEX 5315,380880
#define I40E_RCU_PST_RCB_FIFO_FIELDS_RCU_PST_RCB_FIFO_FIELDS_SHIFT 5316,380949
#define I40E_RCU_PST_RCB_FIFO_FIELDS_RCU_PST_RCB_FIFO_FIELDS_MASK 5317,381018
#define I40E_RCU_PST_RCB_FIFO_Q_STATUS(5319,381168
#define I40E_RCU_PST_RCB_FIFO_Q_STATUS_MAX_INDEX 5320,381299
#define I40E_RCU_PST_RCB_FIFO_Q_STATUS_RCU_PST_RCB_FIFO_Q_STATUS_SHIFT 5321,381372
#define I40E_RCU_PST_RCB_FIFO_Q_STATUS_RCU_PST_RCB_FIFO_Q_STATUS_MASK 5322,381445
#define I40E_RCU_PST_RCB_MTG_STATUS(5324,381603
#define I40E_RCU_PST_RCB_MTG_STATUS_MAX_INDEX 5325,381728
#define I40E_RCU_PST_RCB_MTG_STATUS_RCU_PST_RCB_MTG_STATUS_SHIFT 5326,381795
#define I40E_RCU_PST_RCB_MTG_STATUS_RCU_PST_RCB_MTG_STATUS_MASK 5327,381862
#define I40E_RCU_PST_RCB_OUT_CTL 5329,382008
#define I40E_RCU_PST_RCB_OUT_CTL_BLOCK_RCB_OUT_SHIFT 5330,382091
#define I40E_RCU_PST_RCB_OUT_CTL_BLOCK_RCB_OUT_MASK 5331,382146
#define I40E_RCU_PST_RCB_OUT_CTL_STEP_ONE_CMD_SHIFT 5332,382260
#define I40E_RCU_PST_RCB_OUT_CTL_STEP_ONE_CMD_MASK 5333,382315
#define I40E_RCU_PST_RCB_OUT_STAT 5335,382429
#define I40E_RCU_PST_RCB_OUT_STAT_RCB_FIFO_OCC_SHIFT 5336,382512
#define I40E_RCU_PST_RCB_OUT_STAT_RCB_FIFO_OCC_MASK 5337,382567
#define I40E_RCU_PST_RCB_OUT_STAT_NEXT_IPLEN_SHIFT 5338,382681
#define I40E_RCU_PST_RCB_OUT_STAT_NEXT_IPLEN_MASK 5339,382736
#define I40E_RCU_PST_RCB_OUT_STAT_NEXT_TYPE_SHIFT 5340,382851
#define I40E_RCU_PST_RCB_OUT_STAT_NEXT_TYPE_MASK 5341,382907
#define I40E_RCU_PST_RCB_OUT_STAT_NEXT_CFG_ERR_SHIFT 5342,383018
#define I40E_RCU_PST_RCB_OUT_STAT_NEXT_CFG_ERR_MASK 5343,383074
#define I40E_RCU_PST_RCB_OUT_STAT_RSV3_SHIFT 5344,383188
#define I40E_RCU_PST_RCB_OUT_STAT_RSV3_MASK 5345,383244
#define I40E_RCU_PST_TFIFO_CFG 5347,383351
#define I40E_RCU_PST_TFIFO_CFG_ECC_EN_SHIFT 5348,383429
#define I40E_RCU_PST_TFIFO_CFG_ECC_EN_MASK 5349,383481
#define I40E_RCU_PST_TFIFO_CFG_ECC_INVERT_1_SHIFT 5350,383583
#define I40E_RCU_PST_TFIFO_CFG_ECC_INVERT_1_MASK 5351,383635
#define I40E_RCU_PST_TFIFO_CFG_ECC_INVERT_2_SHIFT 5352,383743
#define I40E_RCU_PST_TFIFO_CFG_ECC_INVERT_2_MASK 5353,383795
#define I40E_RCU_PST_TFIFO_CFG_LS_FORCE_SHIFT 5354,383903
#define I40E_RCU_PST_TFIFO_CFG_LS_FORCE_MASK 5355,383955
#define I40E_RCU_PST_TFIFO_CFG_LS_BYPASS_SHIFT 5356,384059
#define I40E_RCU_PST_TFIFO_CFG_LS_BYPASS_MASK 5357,384111
#define I40E_RCU_PST_TFIFO_CFG_MASK_INT_SHIFT 5358,384216
#define I40E_RCU_PST_TFIFO_CFG_MASK_INT_MASK 5359,384268
#define I40E_RCU_PST_TFIFO_CFG_FIX_CNT_SHIFT 5360,384372
#define I40E_RCU_PST_TFIFO_CFG_FIX_CNT_MASK 5361,384424
#define I40E_RCU_PST_TFIFO_CFG_ERR_CNT_SHIFT 5362,384527
#define I40E_RCU_PST_TFIFO_CFG_ERR_CNT_MASK 5363,384579
#define I40E_RCU_PST_TFIFO_CFG_RME_SHIFT 5364,384682
#define I40E_RCU_PST_TFIFO_CFG_RME_MASK 5365,384735
#define I40E_RCU_PST_TFIFO_CFG_RM_SHIFT 5366,384834
#define I40E_RCU_PST_TFIFO_CFG_RM_MASK 5367,384887
#define I40E_RCU_PST_TFIFO_STATUS 5369,384986
#define I40E_RCU_PST_TFIFO_STATUS_ECC_ERR_SHIFT 5370,385071
#define I40E_RCU_PST_TFIFO_STATUS_ECC_ERR_MASK 5371,385130
#define I40E_RCU_PST_TFIFO_STATUS_ECC_FIX_SHIFT 5372,385243
#define I40E_RCU_PST_TFIFO_STATUS_ECC_FIX_MASK 5373,385302
#define I40E_RCU_PST_TFIFO_STATUS_INIT_DONE_SHIFT 5374,385415
#define I40E_RCU_PST_TFIFO_STATUS_INIT_DONE_MASK 5375,385474
#define I40E_RCU_PST_TFIFO_STATUS_GLOBAL_INIT_DONE_SHIFT 5376,385589
#define I40E_RCU_PST_TFIFO_STATUS_GLOBAL_INIT_DONE_MASK 5377,385648
#define I40E_RCU_SP_BIG_FLU_CFG 5379,385771
#define I40E_RCU_SP_BIG_FLU_CFG_ECC_EN_SHIFT 5380,385850
#define I40E_RCU_SP_BIG_FLU_CFG_ECC_EN_MASK 5381,385903
#define I40E_RCU_SP_BIG_FLU_CFG_ECC_INVERT_1_SHIFT 5382,386007
#define I40E_RCU_SP_BIG_FLU_CFG_ECC_INVERT_1_MASK 5383,386060
#define I40E_RCU_SP_BIG_FLU_CFG_ECC_INVERT_2_SHIFT 5384,386170
#define I40E_RCU_SP_BIG_FLU_CFG_ECC_INVERT_2_MASK 5385,386223
#define I40E_RCU_SP_BIG_FLU_CFG_LS_FORCE_SHIFT 5386,386333
#define I40E_RCU_SP_BIG_FLU_CFG_LS_FORCE_MASK 5387,386386
#define I40E_RCU_SP_BIG_FLU_CFG_LS_BYPASS_SHIFT 5388,386492
#define I40E_RCU_SP_BIG_FLU_CFG_LS_BYPASS_MASK 5389,386545
#define I40E_RCU_SP_BIG_FLU_CFG_MASK_INT_SHIFT 5390,386652
#define I40E_RCU_SP_BIG_FLU_CFG_MASK_INT_MASK 5391,386705
#define I40E_RCU_SP_BIG_FLU_CFG_FIX_CNT_SHIFT 5392,386811
#define I40E_RCU_SP_BIG_FLU_CFG_FIX_CNT_MASK 5393,386864
#define I40E_RCU_SP_BIG_FLU_CFG_ERR_CNT_SHIFT 5394,386969
#define I40E_RCU_SP_BIG_FLU_CFG_ERR_CNT_MASK 5395,387022
#define I40E_RCU_SP_BIG_FLU_CFG_RME_SHIFT 5396,387127
#define I40E_RCU_SP_BIG_FLU_CFG_RME_MASK 5397,387181
#define I40E_RCU_SP_BIG_FLU_CFG_RM_SHIFT 5398,387282
#define I40E_RCU_SP_BIG_FLU_CFG_RM_MASK 5399,387336
#define I40E_RCU_SP_BIG_FLU_STATUS 5401,387437
#define I40E_RCU_SP_BIG_FLU_STATUS_ECC_ERR_SHIFT 5402,387523
#define I40E_RCU_SP_BIG_FLU_STATUS_ECC_ERR_MASK 5403,387583
#define I40E_RCU_SP_BIG_FLU_STATUS_ECC_FIX_SHIFT 5404,387698
#define I40E_RCU_SP_BIG_FLU_STATUS_ECC_FIX_MASK 5405,387758
#define I40E_RCU_SP_BIG_FLU_STATUS_INIT_DONE_SHIFT 5406,387873
#define I40E_RCU_SP_BIG_FLU_STATUS_INIT_DONE_MASK 5407,387933
#define I40E_RCU_SP_BIG_FLU_STATUS_GLOBAL_INIT_DONE_SHIFT 5408,388050
#define I40E_RCU_SP_BIG_FLU_STATUS_GLOBAL_INIT_DONE_MASK 5409,388110
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG 5411,388235
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_EN_SHIFT 5412,388320
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_EN_MASK 5413,388379
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_INVERT_1_SHIFT 5414,388495
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_INVERT_1_MASK 5415,388554
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_INVERT_2_SHIFT 5416,388676
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ECC_INVERT_2_MASK 5417,388735
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_LS_FORCE_SHIFT 5418,388857
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_LS_FORCE_MASK 5419,388916
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_LS_BYPASS_SHIFT 5420,389034
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_LS_BYPASS_MASK 5421,389093
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_MASK_INT_SHIFT 5422,389212
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_MASK_INT_MASK 5423,389271
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_FIX_CNT_SHIFT 5424,389389
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_FIX_CNT_MASK 5425,389448
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ERR_CNT_SHIFT 5426,389565
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_ERR_CNT_MASK 5427,389624
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_RME_SHIFT 5428,389741
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_RME_MASK 5429,389801
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_RM_SHIFT 5430,389914
#define I40E_RCU_SP_MTG_VSI_CNTXT_CFG_RM_MASK 5431,389974
#define I40E_RCU_SP_MTG_VSI_CNTXT_STATUS 5433,390087
#define I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_ECC_ERR_SHIFT 5434,390179
#define I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_ECC_ERR_MASK 5435,390245
#define I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_ECC_FIX_SHIFT 5436,390372
#define I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_ECC_FIX_MASK 5437,390438
#define I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_INIT_DONE_SHIFT 5438,390565
#define I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_INIT_DONE_MASK 5439,390631
#define I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_GLOBAL_INIT_DONE_SHIFT 5440,390760
#define I40E_RCU_SP_MTG_VSI_CNTXT_STATUS_GLOBAL_INIT_DONE_MASK 5441,390826
#define I40E_RCU_SP_PST_CONFIG_CFG 5443,390963
#define I40E_RCU_SP_PST_CONFIG_CFG_ECC_EN_SHIFT 5444,391045
#define I40E_RCU_SP_PST_CONFIG_CFG_ECC_EN_MASK 5445,391101
#define I40E_RCU_SP_PST_CONFIG_CFG_ECC_INVERT_1_SHIFT 5446,391211
#define I40E_RCU_SP_PST_CONFIG_CFG_ECC_INVERT_1_MASK 5447,391267
#define I40E_RCU_SP_PST_CONFIG_CFG_ECC_INVERT_2_SHIFT 5448,391383
#define I40E_RCU_SP_PST_CONFIG_CFG_ECC_INVERT_2_MASK 5449,391439
#define I40E_RCU_SP_PST_CONFIG_CFG_LS_FORCE_SHIFT 5450,391555
#define I40E_RCU_SP_PST_CONFIG_CFG_LS_FORCE_MASK 5451,391611
#define I40E_RCU_SP_PST_CONFIG_CFG_LS_BYPASS_SHIFT 5452,391723
#define I40E_RCU_SP_PST_CONFIG_CFG_LS_BYPASS_MASK 5453,391779
#define I40E_RCU_SP_PST_CONFIG_CFG_MASK_INT_SHIFT 5454,391892
#define I40E_RCU_SP_PST_CONFIG_CFG_MASK_INT_MASK 5455,391948
#define I40E_RCU_SP_PST_CONFIG_CFG_FIX_CNT_SHIFT 5456,392060
#define I40E_RCU_SP_PST_CONFIG_CFG_FIX_CNT_MASK 5457,392116
#define I40E_RCU_SP_PST_CONFIG_CFG_ERR_CNT_SHIFT 5458,392227
#define I40E_RCU_SP_PST_CONFIG_CFG_ERR_CNT_MASK 5459,392283
#define I40E_RCU_SP_PST_CONFIG_CFG_RME_SHIFT 5460,392394
#define I40E_RCU_SP_PST_CONFIG_CFG_RME_MASK 5461,392451
#define I40E_RCU_SP_PST_CONFIG_CFG_RM_SHIFT 5462,392558
#define I40E_RCU_SP_PST_CONFIG_CFG_RM_MASK 5463,392615
#define I40E_RCU_SP_PST_CONFIG_STATUS 5465,392722
#define I40E_RCU_SP_PST_CONFIG_STATUS_ECC_ERR_SHIFT 5466,392811
#define I40E_RCU_SP_PST_CONFIG_STATUS_ECC_ERR_MASK 5467,392874
#define I40E_RCU_SP_PST_CONFIG_STATUS_ECC_FIX_SHIFT 5468,392995
#define I40E_RCU_SP_PST_CONFIG_STATUS_ECC_FIX_MASK 5469,393058
#define I40E_RCU_SP_PST_CONFIG_STATUS_INIT_DONE_SHIFT 5470,393179
#define I40E_RCU_SP_PST_CONFIG_STATUS_INIT_DONE_MASK 5471,393242
#define I40E_RCU_SP_PST_CONFIG_STATUS_GLOBAL_INIT_DONE_SHIFT 5472,393365
#define I40E_RCU_SP_PST_CONFIG_STATUS_GLOBAL_INIT_DONE_MASK 5473,393428
#define I40E_RCU_SP_PST_RSC_HASH_CFG 5475,393559
#define I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_EN_SHIFT 5476,393643
#define I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_EN_MASK 5477,393701
#define I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_INVERT_1_SHIFT 5478,393815
#define I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_INVERT_1_MASK 5479,393873
#define I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_INVERT_2_SHIFT 5480,393993
#define I40E_RCU_SP_PST_RSC_HASH_CFG_ECC_INVERT_2_MASK 5481,394051
#define I40E_RCU_SP_PST_RSC_HASH_CFG_LS_FORCE_SHIFT 5482,394171
#define I40E_RCU_SP_PST_RSC_HASH_CFG_LS_FORCE_MASK 5483,394229
#define I40E_RCU_SP_PST_RSC_HASH_CFG_LS_BYPASS_SHIFT 5484,394345
#define I40E_RCU_SP_PST_RSC_HASH_CFG_LS_BYPASS_MASK 5485,394403
#define I40E_RCU_SP_PST_RSC_HASH_CFG_MASK_INT_SHIFT 5486,394520
#define I40E_RCU_SP_PST_RSC_HASH_CFG_MASK_INT_MASK 5487,394578
#define I40E_RCU_SP_PST_RSC_HASH_CFG_FIX_CNT_SHIFT 5488,394694
#define I40E_RCU_SP_PST_RSC_HASH_CFG_FIX_CNT_MASK 5489,394752
#define I40E_RCU_SP_PST_RSC_HASH_CFG_ERR_CNT_SHIFT 5490,394867
#define I40E_RCU_SP_PST_RSC_HASH_CFG_ERR_CNT_MASK 5491,394925
#define I40E_RCU_SP_PST_RSC_HASH_CFG_RME_SHIFT 5492,395040
#define I40E_RCU_SP_PST_RSC_HASH_CFG_RME_MASK 5493,395099
#define I40E_RCU_SP_PST_RSC_HASH_CFG_RM_SHIFT 5494,395210
#define I40E_RCU_SP_PST_RSC_HASH_CFG_RM_MASK 5495,395269
#define I40E_RCU_SP_PST_RSC_HASH_STATUS 5497,395380
#define I40E_RCU_SP_PST_RSC_HASH_STATUS_ECC_ERR_SHIFT 5498,395471
#define I40E_RCU_SP_PST_RSC_HASH_STATUS_ECC_ERR_MASK 5499,395536
#define I40E_RCU_SP_PST_RSC_HASH_STATUS_ECC_FIX_SHIFT 5500,395661
#define I40E_RCU_SP_PST_RSC_HASH_STATUS_ECC_FIX_MASK 5501,395726
#define I40E_RCU_SP_PST_RSC_HASH_STATUS_INIT_DONE_SHIFT 5502,395851
#define I40E_RCU_SP_PST_RSC_HASH_STATUS_INIT_DONE_MASK 5503,395916
#define I40E_RCU_SP_PST_RSC_HASH_STATUS_GLOBAL_INIT_DONE_SHIFT 5504,396043
#define I40E_RCU_SP_PST_RSC_HASH_STATUS_GLOBAL_INIT_DONE_MASK 5505,396108
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG 5507,396243
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_EN_SHIFT 5508,396328
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_EN_MASK 5509,396387
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_INVERT_1_SHIFT 5510,396503
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_INVERT_1_MASK 5511,396562
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_INVERT_2_SHIFT 5512,396684
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ECC_INVERT_2_MASK 5513,396743
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_LS_FORCE_SHIFT 5514,396865
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_LS_FORCE_MASK 5515,396924
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_LS_BYPASS_SHIFT 5516,397042
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_LS_BYPASS_MASK 5517,397101
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_MASK_INT_SHIFT 5518,397220
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_MASK_INT_MASK 5519,397279
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_FIX_CNT_SHIFT 5520,397397
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_FIX_CNT_MASK 5521,397456
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ERR_CNT_SHIFT 5522,397573
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_ERR_CNT_MASK 5523,397632
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_RME_SHIFT 5524,397749
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_RME_MASK 5525,397809
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_RM_SHIFT 5526,397922
#define I40E_RCU_SP_SWR_VSI_CNTXT_CFG_RM_MASK 5527,397982
#define I40E_RCU_SP_SWR_VSI_CNTXT_STATUS 5529,398095
#define I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_ECC_ERR_SHIFT 5530,398187
#define I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_ECC_ERR_MASK 5531,398253
#define I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_ECC_FIX_SHIFT 5532,398380
#define I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_ECC_FIX_MASK 5533,398446
#define I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_INIT_DONE_SHIFT 5534,398573
#define I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_INIT_DONE_MASK 5535,398639
#define I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_GLOBAL_INIT_DONE_SHIFT 5536,398768
#define I40E_RCU_SP_SWR_VSI_CNTXT_STATUS_GLOBAL_INIT_DONE_MASK 5537,398834
#define I40E_RCU_SP16KB_CFG 5539,398971
#define I40E_RCU_SP16KB_CFG_ECC_EN_SHIFT 5540,399046
#define I40E_RCU_SP16KB_CFG_ECC_EN_MASK 5541,399095
#define I40E_RCU_SP16KB_CFG_ECC_INVERT_1_SHIFT 5542,399191
#define I40E_RCU_SP16KB_CFG_ECC_INVERT_1_MASK 5543,399240
#define I40E_RCU_SP16KB_CFG_ECC_INVERT_2_SHIFT 5544,399342
#define I40E_RCU_SP16KB_CFG_ECC_INVERT_2_MASK 5545,399391
#define I40E_RCU_SP16KB_CFG_LS_FORCE_SHIFT 5546,399493
#define I40E_RCU_SP16KB_CFG_LS_FORCE_MASK 5547,399542
#define I40E_RCU_SP16KB_CFG_LS_BYPASS_SHIFT 5548,399640
#define I40E_RCU_SP16KB_CFG_LS_BYPASS_MASK 5549,399689
#define I40E_RCU_SP16KB_CFG_MASK_INT_SHIFT 5550,399788
#define I40E_RCU_SP16KB_CFG_MASK_INT_MASK 5551,399837
#define I40E_RCU_SP16KB_CFG_FIX_CNT_SHIFT 5552,399935
#define I40E_RCU_SP16KB_CFG_FIX_CNT_MASK 5553,399984
#define I40E_RCU_SP16KB_CFG_ERR_CNT_SHIFT 5554,400081
#define I40E_RCU_SP16KB_CFG_ERR_CNT_MASK 5555,400130
#define I40E_RCU_SP16KB_CFG_RME_SHIFT 5556,400227
#define I40E_RCU_SP16KB_CFG_RME_MASK 5557,400277
#define I40E_RCU_SP16KB_CFG_RM_SHIFT 5558,400370
#define I40E_RCU_SP16KB_CFG_RM_MASK 5559,400420
#define I40E_RCU_SP16KB_REP_CFG 5561,400513
#define I40E_RCU_SP16KB_REP_CFG_ECC_EN_SHIFT 5562,400592
#define I40E_RCU_SP16KB_REP_CFG_ECC_EN_MASK 5563,400645
#define I40E_RCU_SP16KB_REP_CFG_ECC_INVERT_1_SHIFT 5564,400749
#define I40E_RCU_SP16KB_REP_CFG_ECC_INVERT_1_MASK 5565,400802
#define I40E_RCU_SP16KB_REP_CFG_ECC_INVERT_2_SHIFT 5566,400912
#define I40E_RCU_SP16KB_REP_CFG_ECC_INVERT_2_MASK 5567,400965
#define I40E_RCU_SP16KB_REP_CFG_LS_FORCE_SHIFT 5568,401075
#define I40E_RCU_SP16KB_REP_CFG_LS_FORCE_MASK 5569,401128
#define I40E_RCU_SP16KB_REP_CFG_LS_BYPASS_SHIFT 5570,401234
#define I40E_RCU_SP16KB_REP_CFG_LS_BYPASS_MASK 5571,401287
#define I40E_RCU_SP16KB_REP_CFG_MASK_INT_SHIFT 5572,401394
#define I40E_RCU_SP16KB_REP_CFG_MASK_INT_MASK 5573,401447
#define I40E_RCU_SP16KB_REP_CFG_FIX_CNT_SHIFT 5574,401553
#define I40E_RCU_SP16KB_REP_CFG_FIX_CNT_MASK 5575,401606
#define I40E_RCU_SP16KB_REP_CFG_ERR_CNT_SHIFT 5576,401711
#define I40E_RCU_SP16KB_REP_CFG_ERR_CNT_MASK 5577,401764
#define I40E_RCU_SP16KB_REP_CFG_RME_SHIFT 5578,401869
#define I40E_RCU_SP16KB_REP_CFG_RME_MASK 5579,401923
#define I40E_RCU_SP16KB_REP_CFG_RM_SHIFT 5580,402024
#define I40E_RCU_SP16KB_REP_CFG_RM_MASK 5581,402078
#define I40E_RCU_SP16KB_REP_STATUS 5583,402179
#define I40E_RCU_SP16KB_REP_STATUS_ECC_ERR_SHIFT 5584,402265
#define I40E_RCU_SP16KB_REP_STATUS_ECC_ERR_MASK 5585,402325
#define I40E_RCU_SP16KB_REP_STATUS_ECC_FIX_SHIFT 5586,402440
#define I40E_RCU_SP16KB_REP_STATUS_ECC_FIX_MASK 5587,402500
#define I40E_RCU_SP16KB_REP_STATUS_INIT_DONE_SHIFT 5588,402615
#define I40E_RCU_SP16KB_REP_STATUS_INIT_DONE_MASK 5589,402675
#define I40E_RCU_SP16KB_REP_STATUS_GLOBAL_INIT_DONE_SHIFT 5590,402792
#define I40E_RCU_SP16KB_REP_STATUS_GLOBAL_INIT_DONE_MASK 5591,402852
#define I40E_RCU_SP16KB_STATUS 5593,402977
#define I40E_RCU_SP16KB_STATUS_ECC_ERR_SHIFT 5594,403059
#define I40E_RCU_SP16KB_STATUS_ECC_ERR_MASK 5595,403115
#define I40E_RCU_SP16KB_STATUS_ECC_FIX_SHIFT 5596,403222
#define I40E_RCU_SP16KB_STATUS_ECC_FIX_MASK 5597,403278
#define I40E_RCU_SP16KB_STATUS_INIT_DONE_SHIFT 5598,403385
#define I40E_RCU_SP16KB_STATUS_INIT_DONE_MASK 5599,403441
#define I40E_RCU_SP16KB_STATUS_GLOBAL_INIT_DONE_SHIFT 5600,403550
#define I40E_RCU_SP16KB_STATUS_GLOBAL_INIT_DONE_MASK 5601,403606
#define I40E_RCU_SP1KB_CFG 5603,403723
#define I40E_RCU_SP1KB_CFG_ECC_EN_SHIFT 5604,403797
#define I40E_RCU_SP1KB_CFG_ECC_EN_MASK 5605,403845
#define I40E_RCU_SP1KB_CFG_ECC_INVERT_1_SHIFT 5606,403939
#define I40E_RCU_SP1KB_CFG_ECC_INVERT_1_MASK 5607,403987
#define I40E_RCU_SP1KB_CFG_ECC_INVERT_2_SHIFT 5608,404087
#define I40E_RCU_SP1KB_CFG_ECC_INVERT_2_MASK 5609,404135
#define I40E_RCU_SP1KB_CFG_LS_FORCE_SHIFT 5610,404235
#define I40E_RCU_SP1KB_CFG_LS_FORCE_MASK 5611,404283
#define I40E_RCU_SP1KB_CFG_LS_BYPASS_SHIFT 5612,404379
#define I40E_RCU_SP1KB_CFG_LS_BYPASS_MASK 5613,404427
#define I40E_RCU_SP1KB_CFG_MASK_INT_SHIFT 5614,404524
#define I40E_RCU_SP1KB_CFG_MASK_INT_MASK 5615,404572
#define I40E_RCU_SP1KB_CFG_FIX_CNT_SHIFT 5616,404668
#define I40E_RCU_SP1KB_CFG_FIX_CNT_MASK 5617,404716
#define I40E_RCU_SP1KB_CFG_ERR_CNT_SHIFT 5618,404811
#define I40E_RCU_SP1KB_CFG_ERR_CNT_MASK 5619,404859
#define I40E_RCU_SP1KB_CFG_RME_SHIFT 5620,404954
#define I40E_RCU_SP1KB_CFG_RME_MASK 5621,405003
#define I40E_RCU_SP1KB_CFG_RM_SHIFT 5622,405094
#define I40E_RCU_SP1KB_CFG_RM_MASK 5623,405143
#define I40E_RCU_SP1KB_STATUS 5625,405234
#define I40E_RCU_SP1KB_STATUS_ECC_ERR_SHIFT 5626,405315
#define I40E_RCU_SP1KB_STATUS_ECC_ERR_MASK 5627,405370
#define I40E_RCU_SP1KB_STATUS_ECC_FIX_SHIFT 5628,405475
#define I40E_RCU_SP1KB_STATUS_ECC_FIX_MASK 5629,405530
#define I40E_RCU_SP1KB_STATUS_INIT_DONE_SHIFT 5630,405635
#define I40E_RCU_SP1KB_STATUS_INIT_DONE_MASK 5631,405690
#define I40E_RCU_SP1KB_STATUS_GLOBAL_INIT_DONE_SHIFT 5632,405797
#define I40E_RCU_SP1KB_STATUS_GLOBAL_INIT_DONE_MASK 5633,405852
#define I40E_RCU_SP256B_CFG 5635,405967
#define I40E_RCU_SP256B_CFG_ECC_EN_SHIFT 5636,406042
#define I40E_RCU_SP256B_CFG_ECC_EN_MASK 5637,406091
#define I40E_RCU_SP256B_CFG_ECC_INVERT_1_SHIFT 5638,406187
#define I40E_RCU_SP256B_CFG_ECC_INVERT_1_MASK 5639,406236
#define I40E_RCU_SP256B_CFG_ECC_INVERT_2_SHIFT 5640,406338
#define I40E_RCU_SP256B_CFG_ECC_INVERT_2_MASK 5641,406387
#define I40E_RCU_SP256B_CFG_LS_FORCE_SHIFT 5642,406489
#define I40E_RCU_SP256B_CFG_LS_FORCE_MASK 5643,406538
#define I40E_RCU_SP256B_CFG_LS_BYPASS_SHIFT 5644,406636
#define I40E_RCU_SP256B_CFG_LS_BYPASS_MASK 5645,406685
#define I40E_RCU_SP256B_CFG_MASK_INT_SHIFT 5646,406784
#define I40E_RCU_SP256B_CFG_MASK_INT_MASK 5647,406833
#define I40E_RCU_SP256B_CFG_FIX_CNT_SHIFT 5648,406931
#define I40E_RCU_SP256B_CFG_FIX_CNT_MASK 5649,406980
#define I40E_RCU_SP256B_CFG_ERR_CNT_SHIFT 5650,407077
#define I40E_RCU_SP256B_CFG_ERR_CNT_MASK 5651,407126
#define I40E_RCU_SP256B_CFG_RME_SHIFT 5652,407223
#define I40E_RCU_SP256B_CFG_RME_MASK 5653,407273
#define I40E_RCU_SP256B_CFG_RM_SHIFT 5654,407366
#define I40E_RCU_SP256B_CFG_RM_MASK 5655,407416
#define I40E_RCU_SP256B_STATUS 5657,407509
#define I40E_RCU_SP256B_STATUS_ECC_ERR_SHIFT 5658,407591
#define I40E_RCU_SP256B_STATUS_ECC_ERR_MASK 5659,407647
#define I40E_RCU_SP256B_STATUS_ECC_FIX_SHIFT 5660,407754
#define I40E_RCU_SP256B_STATUS_ECC_FIX_MASK 5661,407810
#define I40E_RCU_SP256B_STATUS_INIT_DONE_SHIFT 5662,407917
#define I40E_RCU_SP256B_STATUS_INIT_DONE_MASK 5663,407973
#define I40E_RCU_SP256B_STATUS_GLOBAL_INIT_DONE_SHIFT 5664,408082
#define I40E_RCU_SP256B_STATUS_GLOBAL_INIT_DONE_MASK 5665,408138
#define I40E_RCU_SP2KB_CFG 5667,408255
#define I40E_RCU_SP2KB_CFG_ECC_EN_SHIFT 5668,408329
#define I40E_RCU_SP2KB_CFG_ECC_EN_MASK 5669,408377
#define I40E_RCU_SP2KB_CFG_ECC_INVERT_1_SHIFT 5670,408471
#define I40E_RCU_SP2KB_CFG_ECC_INVERT_1_MASK 5671,408519
#define I40E_RCU_SP2KB_CFG_ECC_INVERT_2_SHIFT 5672,408619
#define I40E_RCU_SP2KB_CFG_ECC_INVERT_2_MASK 5673,408667
#define I40E_RCU_SP2KB_CFG_LS_FORCE_SHIFT 5674,408767
#define I40E_RCU_SP2KB_CFG_LS_FORCE_MASK 5675,408815
#define I40E_RCU_SP2KB_CFG_LS_BYPASS_SHIFT 5676,408911
#define I40E_RCU_SP2KB_CFG_LS_BYPASS_MASK 5677,408959
#define I40E_RCU_SP2KB_CFG_MASK_INT_SHIFT 5678,409056
#define I40E_RCU_SP2KB_CFG_MASK_INT_MASK 5679,409104
#define I40E_RCU_SP2KB_CFG_FIX_CNT_SHIFT 5680,409200
#define I40E_RCU_SP2KB_CFG_FIX_CNT_MASK 5681,409248
#define I40E_RCU_SP2KB_CFG_ERR_CNT_SHIFT 5682,409343
#define I40E_RCU_SP2KB_CFG_ERR_CNT_MASK 5683,409391
#define I40E_RCU_SP2KB_CFG_RME_SHIFT 5684,409486
#define I40E_RCU_SP2KB_CFG_RME_MASK 5685,409535
#define I40E_RCU_SP2KB_CFG_RM_SHIFT 5686,409626
#define I40E_RCU_SP2KB_CFG_RM_MASK 5687,409675
#define I40E_RCU_SP2KB_STATUS 5689,409766
#define I40E_RCU_SP2KB_STATUS_ECC_ERR_SHIFT 5690,409847
#define I40E_RCU_SP2KB_STATUS_ECC_ERR_MASK 5691,409902
#define I40E_RCU_SP2KB_STATUS_ECC_FIX_SHIFT 5692,410007
#define I40E_RCU_SP2KB_STATUS_ECC_FIX_MASK 5693,410062
#define I40E_RCU_SP2KB_STATUS_INIT_DONE_SHIFT 5694,410167
#define I40E_RCU_SP2KB_STATUS_INIT_DONE_MASK 5695,410222
#define I40E_RCU_SP2KB_STATUS_GLOBAL_INIT_DONE_SHIFT 5696,410329
#define I40E_RCU_SP2KB_STATUS_GLOBAL_INIT_DONE_MASK 5697,410384
#define I40E_RCU_SP4KB_CFG 5699,410499
#define I40E_RCU_SP4KB_CFG_ECC_EN_SHIFT 5700,410573
#define I40E_RCU_SP4KB_CFG_ECC_EN_MASK 5701,410621
#define I40E_RCU_SP4KB_CFG_ECC_INVERT_1_SHIFT 5702,410715
#define I40E_RCU_SP4KB_CFG_ECC_INVERT_1_MASK 5703,410763
#define I40E_RCU_SP4KB_CFG_ECC_INVERT_2_SHIFT 5704,410863
#define I40E_RCU_SP4KB_CFG_ECC_INVERT_2_MASK 5705,410911
#define I40E_RCU_SP4KB_CFG_LS_FORCE_SHIFT 5706,411011
#define I40E_RCU_SP4KB_CFG_LS_FORCE_MASK 5707,411059
#define I40E_RCU_SP4KB_CFG_LS_BYPASS_SHIFT 5708,411155
#define I40E_RCU_SP4KB_CFG_LS_BYPASS_MASK 5709,411203
#define I40E_RCU_SP4KB_CFG_MASK_INT_SHIFT 5710,411300
#define I40E_RCU_SP4KB_CFG_MASK_INT_MASK 5711,411348
#define I40E_RCU_SP4KB_CFG_FIX_CNT_SHIFT 5712,411444
#define I40E_RCU_SP4KB_CFG_FIX_CNT_MASK 5713,411492
#define I40E_RCU_SP4KB_CFG_ERR_CNT_SHIFT 5714,411587
#define I40E_RCU_SP4KB_CFG_ERR_CNT_MASK 5715,411635
#define I40E_RCU_SP4KB_CFG_RME_SHIFT 5716,411730
#define I40E_RCU_SP4KB_CFG_RME_MASK 5717,411779
#define I40E_RCU_SP4KB_CFG_RM_SHIFT 5718,411870
#define I40E_RCU_SP4KB_CFG_RM_MASK 5719,411919
#define I40E_RCU_SP4KB_STATUS 5721,412010
#define I40E_RCU_SP4KB_STATUS_ECC_ERR_SHIFT 5722,412091
#define I40E_RCU_SP4KB_STATUS_ECC_ERR_MASK 5723,412146
#define I40E_RCU_SP4KB_STATUS_ECC_FIX_SHIFT 5724,412251
#define I40E_RCU_SP4KB_STATUS_ECC_FIX_MASK 5725,412306
#define I40E_RCU_SP4KB_STATUS_INIT_DONE_SHIFT 5726,412411
#define I40E_RCU_SP4KB_STATUS_INIT_DONE_MASK 5727,412466
#define I40E_RCU_SP4KB_STATUS_GLOBAL_INIT_DONE_SHIFT 5728,412573
#define I40E_RCU_SP4KB_STATUS_GLOBAL_INIT_DONE_MASK 5729,412628
#define I40E_RCU_SP8KB_CFG 5731,412743
#define I40E_RCU_SP8KB_CFG_ECC_EN_SHIFT 5732,412817
#define I40E_RCU_SP8KB_CFG_ECC_EN_MASK 5733,412865
#define I40E_RCU_SP8KB_CFG_ECC_INVERT_1_SHIFT 5734,412959
#define I40E_RCU_SP8KB_CFG_ECC_INVERT_1_MASK 5735,413007
#define I40E_RCU_SP8KB_CFG_ECC_INVERT_2_SHIFT 5736,413107
#define I40E_RCU_SP8KB_CFG_ECC_INVERT_2_MASK 5737,413155
#define I40E_RCU_SP8KB_CFG_LS_FORCE_SHIFT 5738,413255
#define I40E_RCU_SP8KB_CFG_LS_FORCE_MASK 5739,413303
#define I40E_RCU_SP8KB_CFG_LS_BYPASS_SHIFT 5740,413399
#define I40E_RCU_SP8KB_CFG_LS_BYPASS_MASK 5741,413447
#define I40E_RCU_SP8KB_CFG_MASK_INT_SHIFT 5742,413544
#define I40E_RCU_SP8KB_CFG_MASK_INT_MASK 5743,413592
#define I40E_RCU_SP8KB_CFG_FIX_CNT_SHIFT 5744,413688
#define I40E_RCU_SP8KB_CFG_FIX_CNT_MASK 5745,413736
#define I40E_RCU_SP8KB_CFG_ERR_CNT_SHIFT 5746,413831
#define I40E_RCU_SP8KB_CFG_ERR_CNT_MASK 5747,413879
#define I40E_RCU_SP8KB_CFG_RME_SHIFT 5748,413974
#define I40E_RCU_SP8KB_CFG_RME_MASK 5749,414023
#define I40E_RCU_SP8KB_CFG_RM_SHIFT 5750,414114
#define I40E_RCU_SP8KB_CFG_RM_MASK 5751,414163
#define I40E_RCU_SP8KB_STATUS 5753,414254
#define I40E_RCU_SP8KB_STATUS_ECC_ERR_SHIFT 5754,414335
#define I40E_RCU_SP8KB_STATUS_ECC_ERR_MASK 5755,414390
#define I40E_RCU_SP8KB_STATUS_ECC_FIX_SHIFT 5756,414495
#define I40E_RCU_SP8KB_STATUS_ECC_FIX_MASK 5757,414550
#define I40E_RCU_SP8KB_STATUS_INIT_DONE_SHIFT 5758,414655
#define I40E_RCU_SP8KB_STATUS_INIT_DONE_MASK 5759,414710
#define I40E_RCU_SP8KB_STATUS_GLOBAL_INIT_DONE_SHIFT 5760,414817
#define I40E_RCU_SP8KB_STATUS_GLOBAL_INIT_DONE_MASK 5761,414872
#define I40E_RCU_SWR_ECC_COR_ERR 5763,414987
#define I40E_RCU_SWR_ECC_COR_ERR_CNT_SHIFT 5764,415058
#define I40E_RCU_SWR_ECC_COR_ERR_CNT_MASK 5765,415103
#define I40E_RCU_SWR_ECC_UNCOR_ERR 5767,415200
#define I40E_RCU_SWR_ECC_UNCOR_ERR_CNT_SHIFT 5768,415273
#define I40E_RCU_SWR_ECC_UNCOR_ERR_CNT_MASK 5769,415320
#define I40E_RDPU_ECC_COR_ERR 5771,415421
#define I40E_RDPU_ECC_COR_ERR_CNT_SHIFT 5772,415489
#define I40E_RDPU_ECC_COR_ERR_CNT_MASK 5773,415531
#define I40E_RDPU_ECC_UNCOR_ERR 5775,415622
#define I40E_RDPU_ECC_UNCOR_ERR_CNT_SHIFT 5776,415692
#define I40E_RDPU_ECC_UNCOR_ERR_CNT_MASK 5777,415736
#define I40E_RDPU_VSI_LY2_STRIP_CFG 5779,415831
#define I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_EN_SHIFT 5780,415914
#define I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_EN_MASK 5781,415971
#define I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_INVERT_1_SHIFT 5782,416083
#define I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_INVERT_1_MASK 5783,416140
#define I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_INVERT_2_SHIFT 5784,416258
#define I40E_RDPU_VSI_LY2_STRIP_CFG_ECC_INVERT_2_MASK 5785,416315
#define I40E_RDPU_VSI_LY2_STRIP_CFG_LS_FORCE_SHIFT 5786,416433
#define I40E_RDPU_VSI_LY2_STRIP_CFG_LS_FORCE_MASK 5787,416490
#define I40E_RDPU_VSI_LY2_STRIP_CFG_LS_BYPASS_SHIFT 5788,416604
#define I40E_RDPU_VSI_LY2_STRIP_CFG_LS_BYPASS_MASK 5789,416661
#define I40E_RDPU_VSI_LY2_STRIP_CFG_MASK_INT_SHIFT 5790,416776
#define I40E_RDPU_VSI_LY2_STRIP_CFG_MASK_INT_MASK 5791,416833
#define I40E_RDPU_VSI_LY2_STRIP_CFG_FIX_CNT_SHIFT 5792,416947
#define I40E_RDPU_VSI_LY2_STRIP_CFG_FIX_CNT_MASK 5793,417004
#define I40E_RDPU_VSI_LY2_STRIP_CFG_ERR_CNT_SHIFT 5794,417117
#define I40E_RDPU_VSI_LY2_STRIP_CFG_ERR_CNT_MASK 5795,417174
#define I40E_RDPU_VSI_LY2_STRIP_CFG_RME_SHIFT 5796,417287
#define I40E_RDPU_VSI_LY2_STRIP_CFG_RME_MASK 5797,417345
#define I40E_RDPU_VSI_LY2_STRIP_CFG_RM_SHIFT 5798,417454
#define I40E_RDPU_VSI_LY2_STRIP_CFG_RM_MASK 5799,417512
#define I40E_RDPU_VSI_LY2_STRIP_STATUS 5801,417621
#define I40E_RDPU_VSI_LY2_STRIP_STATUS_ECC_ERR_SHIFT 5802,417711
#define I40E_RDPU_VSI_LY2_STRIP_STATUS_ECC_ERR_MASK 5803,417775
#define I40E_RDPU_VSI_LY2_STRIP_STATUS_ECC_FIX_SHIFT 5804,417898
#define I40E_RDPU_VSI_LY2_STRIP_STATUS_ECC_FIX_MASK 5805,417962
#define I40E_RDPU_VSI_LY2_STRIP_STATUS_INIT_DONE_SHIFT 5806,418085
#define I40E_RDPU_VSI_LY2_STRIP_STATUS_INIT_DONE_MASK 5807,418149
#define I40E_RDPU_VSI_LY2_STRIP_STATUS_GLOBAL_INIT_DONE_SHIFT 5808,418274
#define I40E_RDPU_VSI_LY2_STRIP_STATUS_GLOBAL_INIT_DONE_MASK 5809,418338
#define I40E_RLAN_ATTR_FIFO_CFG 5811,418471
#define I40E_RLAN_ATTR_FIFO_CFG_ECC_EN_SHIFT 5812,418550
#define I40E_RLAN_ATTR_FIFO_CFG_ECC_EN_MASK 5813,418603
#define I40E_RLAN_ATTR_FIFO_CFG_ECC_INVERT_1_SHIFT 5814,418707
#define I40E_RLAN_ATTR_FIFO_CFG_ECC_INVERT_1_MASK 5815,418760
#define I40E_RLAN_ATTR_FIFO_CFG_ECC_INVERT_2_SHIFT 5816,418870
#define I40E_RLAN_ATTR_FIFO_CFG_ECC_INVERT_2_MASK 5817,418923
#define I40E_RLAN_ATTR_FIFO_CFG_LS_FORCE_SHIFT 5818,419033
#define I40E_RLAN_ATTR_FIFO_CFG_LS_FORCE_MASK 5819,419086
#define I40E_RLAN_ATTR_FIFO_CFG_LS_BYPASS_SHIFT 5820,419192
#define I40E_RLAN_ATTR_FIFO_CFG_LS_BYPASS_MASK 5821,419245
#define I40E_RLAN_ATTR_FIFO_CFG_MASK_INT_SHIFT 5822,419352
#define I40E_RLAN_ATTR_FIFO_CFG_MASK_INT_MASK 5823,419405
#define I40E_RLAN_ATTR_FIFO_CFG_FIX_CNT_SHIFT 5824,419511
#define I40E_RLAN_ATTR_FIFO_CFG_FIX_CNT_MASK 5825,419564
#define I40E_RLAN_ATTR_FIFO_CFG_ERR_CNT_SHIFT 5826,419669
#define I40E_RLAN_ATTR_FIFO_CFG_ERR_CNT_MASK 5827,419722
#define I40E_RLAN_ATTR_FIFO_CFG_RME_SHIFT 5828,419827
#define I40E_RLAN_ATTR_FIFO_CFG_RME_MASK 5829,419881
#define I40E_RLAN_ATTR_FIFO_CFG_RM_SHIFT 5830,419982
#define I40E_RLAN_ATTR_FIFO_CFG_RM_MASK 5831,420036
#define I40E_RLAN_ATTR_FIFO_STATUS 5833,420137
#define I40E_RLAN_ATTR_FIFO_STATUS_ECC_ERR_SHIFT 5834,420223
#define I40E_RLAN_ATTR_FIFO_STATUS_ECC_ERR_MASK 5835,420283
#define I40E_RLAN_ATTR_FIFO_STATUS_ECC_FIX_SHIFT 5836,420398
#define I40E_RLAN_ATTR_FIFO_STATUS_ECC_FIX_MASK 5837,420458
#define I40E_RLAN_ATTR_FIFO_STATUS_INIT_DONE_SHIFT 5838,420573
#define I40E_RLAN_ATTR_FIFO_STATUS_INIT_DONE_MASK 5839,420633
#define I40E_RLAN_ATTR_FIFO_STATUS_GLOBAL_INIT_DONE_SHIFT 5840,420750
#define I40E_RLAN_ATTR_FIFO_STATUS_GLOBAL_INIT_DONE_MASK 5841,420810
#define I40E_RLAN_CCH_CFG 5843,420935
#define I40E_RLAN_CCH_CFG_ECC_EN_SHIFT 5844,421008
#define I40E_RLAN_CCH_CFG_ECC_EN_MASK 5845,421055
#define I40E_RLAN_CCH_CFG_ECC_INVERT_1_SHIFT 5846,421147
#define I40E_RLAN_CCH_CFG_ECC_INVERT_1_MASK 5847,421194
#define I40E_RLAN_CCH_CFG_ECC_INVERT_2_SHIFT 5848,421292
#define I40E_RLAN_CCH_CFG_ECC_INVERT_2_MASK 5849,421339
#define I40E_RLAN_CCH_CFG_LS_FORCE_SHIFT 5850,421437
#define I40E_RLAN_CCH_CFG_LS_FORCE_MASK 5851,421484
#define I40E_RLAN_CCH_CFG_LS_BYPASS_SHIFT 5852,421578
#define I40E_RLAN_CCH_CFG_LS_BYPASS_MASK 5853,421625
#define I40E_RLAN_CCH_CFG_MASK_INT_SHIFT 5854,421720
#define I40E_RLAN_CCH_CFG_MASK_INT_MASK 5855,421767
#define I40E_RLAN_CCH_CFG_FIX_CNT_SHIFT 5856,421861
#define I40E_RLAN_CCH_CFG_FIX_CNT_MASK 5857,421908
#define I40E_RLAN_CCH_CFG_ERR_CNT_SHIFT 5858,422001
#define I40E_RLAN_CCH_CFG_ERR_CNT_MASK 5859,422048
#define I40E_RLAN_CCH_CFG_RME_SHIFT 5860,422141
#define I40E_RLAN_CCH_CFG_RME_MASK 5861,422189
#define I40E_RLAN_CCH_CFG_RM_SHIFT 5862,422278
#define I40E_RLAN_CCH_CFG_RM_MASK 5863,422326
#define I40E_RLAN_CCH_STATUS 5865,422415
#define I40E_RLAN_CCH_STATUS_ECC_ERR_SHIFT 5866,422495
#define I40E_RLAN_CCH_STATUS_ECC_ERR_MASK 5867,422549
#define I40E_RLAN_CCH_STATUS_ECC_FIX_SHIFT 5868,422652
#define I40E_RLAN_CCH_STATUS_ECC_FIX_MASK 5869,422706
#define I40E_RLAN_CCH_STATUS_INIT_DONE_SHIFT 5870,422809
#define I40E_RLAN_CCH_STATUS_INIT_DONE_MASK 5871,422863
#define I40E_RLAN_CCH_STATUS_GLOBAL_INIT_DONE_SHIFT 5872,422968
#define I40E_RLAN_CCH_STATUS_GLOBAL_INIT_DONE_MASK 5873,423022
#define I40E_RLAN_CMD_FIFO_CFG 5875,423135
#define I40E_RLAN_CMD_FIFO_CFG_ECC_EN_SHIFT 5876,423213
#define I40E_RLAN_CMD_FIFO_CFG_ECC_EN_MASK 5877,423265
#define I40E_RLAN_CMD_FIFO_CFG_ECC_INVERT_1_SHIFT 5878,423367
#define I40E_RLAN_CMD_FIFO_CFG_ECC_INVERT_1_MASK 5879,423419
#define I40E_RLAN_CMD_FIFO_CFG_ECC_INVERT_2_SHIFT 5880,423527
#define I40E_RLAN_CMD_FIFO_CFG_ECC_INVERT_2_MASK 5881,423579
#define I40E_RLAN_CMD_FIFO_CFG_LS_FORCE_SHIFT 5882,423687
#define I40E_RLAN_CMD_FIFO_CFG_LS_FORCE_MASK 5883,423739
#define I40E_RLAN_CMD_FIFO_CFG_LS_BYPASS_SHIFT 5884,423843
#define I40E_RLAN_CMD_FIFO_CFG_LS_BYPASS_MASK 5885,423895
#define I40E_RLAN_CMD_FIFO_CFG_MASK_INT_SHIFT 5886,424000
#define I40E_RLAN_CMD_FIFO_CFG_MASK_INT_MASK 5887,424052
#define I40E_RLAN_CMD_FIFO_CFG_FIX_CNT_SHIFT 5888,424156
#define I40E_RLAN_CMD_FIFO_CFG_FIX_CNT_MASK 5889,424208
#define I40E_RLAN_CMD_FIFO_CFG_ERR_CNT_SHIFT 5890,424311
#define I40E_RLAN_CMD_FIFO_CFG_ERR_CNT_MASK 5891,424363
#define I40E_RLAN_CMD_FIFO_CFG_RME_SHIFT 5892,424466
#define I40E_RLAN_CMD_FIFO_CFG_RME_MASK 5893,424519
#define I40E_RLAN_CMD_FIFO_CFG_RM_SHIFT 5894,424618
#define I40E_RLAN_CMD_FIFO_CFG_RM_MASK 5895,424671
#define I40E_RLAN_CMD_FIFO_STATUS 5897,424770
#define I40E_RLAN_CMD_FIFO_STATUS_ECC_ERR_SHIFT 5898,424855
#define I40E_RLAN_CMD_FIFO_STATUS_ECC_ERR_MASK 5899,424914
#define I40E_RLAN_CMD_FIFO_STATUS_ECC_FIX_SHIFT 5900,425027
#define I40E_RLAN_CMD_FIFO_STATUS_ECC_FIX_MASK 5901,425086
#define I40E_RLAN_CMD_FIFO_STATUS_INIT_DONE_SHIFT 5902,425199
#define I40E_RLAN_CMD_FIFO_STATUS_INIT_DONE_MASK 5903,425258
#define I40E_RLAN_CMD_FIFO_STATUS_GLOBAL_INIT_DONE_SHIFT 5904,425373
#define I40E_RLAN_CMD_FIFO_STATUS_GLOBAL_INIT_DONE_MASK 5905,425432
#define I40E_RLAN_DCH_LINE_ATTR_CFG 5907,425555
#define I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_EN_SHIFT 5908,425638
#define I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_EN_MASK 5909,425695
#define I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_INVERT_1_SHIFT 5910,425807
#define I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_INVERT_1_MASK 5911,425864
#define I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_INVERT_2_SHIFT 5912,425982
#define I40E_RLAN_DCH_LINE_ATTR_CFG_ECC_INVERT_2_MASK 5913,426039
#define I40E_RLAN_DCH_LINE_ATTR_CFG_LS_FORCE_SHIFT 5914,426157
#define I40E_RLAN_DCH_LINE_ATTR_CFG_LS_FORCE_MASK 5915,426214
#define I40E_RLAN_DCH_LINE_ATTR_CFG_LS_BYPASS_SHIFT 5916,426328
#define I40E_RLAN_DCH_LINE_ATTR_CFG_LS_BYPASS_MASK 5917,426385
#define I40E_RLAN_DCH_LINE_ATTR_CFG_MASK_INT_SHIFT 5918,426500
#define I40E_RLAN_DCH_LINE_ATTR_CFG_MASK_INT_MASK 5919,426557
#define I40E_RLAN_DCH_LINE_ATTR_CFG_FIX_CNT_SHIFT 5920,426671
#define I40E_RLAN_DCH_LINE_ATTR_CFG_FIX_CNT_MASK 5921,426728
#define I40E_RLAN_DCH_LINE_ATTR_CFG_ERR_CNT_SHIFT 5922,426841
#define I40E_RLAN_DCH_LINE_ATTR_CFG_ERR_CNT_MASK 5923,426898
#define I40E_RLAN_DCH_LINE_ATTR_CFG_RME_SHIFT 5924,427011
#define I40E_RLAN_DCH_LINE_ATTR_CFG_RME_MASK 5925,427069
#define I40E_RLAN_DCH_LINE_ATTR_CFG_RM_SHIFT 5926,427178
#define I40E_RLAN_DCH_LINE_ATTR_CFG_RM_MASK 5927,427236
#define I40E_RLAN_DCH_LINE_ATTR_STATUS 5929,427345
#define I40E_RLAN_DCH_LINE_ATTR_STATUS_ECC_ERR_SHIFT 5930,427435
#define I40E_RLAN_DCH_LINE_ATTR_STATUS_ECC_ERR_MASK 5931,427499
#define I40E_RLAN_DCH_LINE_ATTR_STATUS_ECC_FIX_SHIFT 5932,427622
#define I40E_RLAN_DCH_LINE_ATTR_STATUS_ECC_FIX_MASK 5933,427686
#define I40E_RLAN_DCH_LINE_ATTR_STATUS_INIT_DONE_SHIFT 5934,427809
#define I40E_RLAN_DCH_LINE_ATTR_STATUS_INIT_DONE_MASK 5935,427873
#define I40E_RLAN_DCH_LINE_ATTR_STATUS_GLOBAL_INIT_DONE_SHIFT 5936,427998
#define I40E_RLAN_DCH_LINE_ATTR_STATUS_GLOBAL_INIT_DONE_MASK 5937,428062
#define I40E_RLAN_DSCR_CH_BNK_CFG 5939,428195
#define I40E_RLAN_DSCR_CH_BNK_CFG_ECC_EN_SHIFT 5940,428276
#define I40E_RLAN_DSCR_CH_BNK_CFG_ECC_EN_MASK 5941,428331
#define I40E_RLAN_DSCR_CH_BNK_CFG_ECC_INVERT_1_SHIFT 5942,428439
#define I40E_RLAN_DSCR_CH_BNK_CFG_ECC_INVERT_1_MASK 5943,428494
#define I40E_RLAN_DSCR_CH_BNK_CFG_ECC_INVERT_2_SHIFT 5944,428608
#define I40E_RLAN_DSCR_CH_BNK_CFG_ECC_INVERT_2_MASK 5945,428663
#define I40E_RLAN_DSCR_CH_BNK_CFG_LS_FORCE_SHIFT 5946,428777
#define I40E_RLAN_DSCR_CH_BNK_CFG_LS_FORCE_MASK 5947,428832
#define I40E_RLAN_DSCR_CH_BNK_CFG_LS_BYPASS_SHIFT 5948,428942
#define I40E_RLAN_DSCR_CH_BNK_CFG_LS_BYPASS_MASK 5949,428997
#define I40E_RLAN_DSCR_CH_BNK_CFG_MASK_INT_SHIFT 5950,429108
#define I40E_RLAN_DSCR_CH_BNK_CFG_MASK_INT_MASK 5951,429163
#define I40E_RLAN_DSCR_CH_BNK_CFG_FIX_CNT_SHIFT 5952,429273
#define I40E_RLAN_DSCR_CH_BNK_CFG_FIX_CNT_MASK 5953,429328
#define I40E_RLAN_DSCR_CH_BNK_CFG_ERR_CNT_SHIFT 5954,429437
#define I40E_RLAN_DSCR_CH_BNK_CFG_ERR_CNT_MASK 5955,429492
#define I40E_RLAN_DSCR_CH_BNK_CFG_RME_SHIFT 5956,429601
#define I40E_RLAN_DSCR_CH_BNK_CFG_RME_MASK 5957,429657
#define I40E_RLAN_DSCR_CH_BNK_CFG_RM_SHIFT 5958,429762
#define I40E_RLAN_DSCR_CH_BNK_CFG_RM_MASK 5959,429818
#define I40E_RLAN_DSCR_CH_BNK_STATUS 5961,429923
#define I40E_RLAN_DSCR_CH_BNK_STATUS_ECC_ERR_SHIFT 5962,430011
#define I40E_RLAN_DSCR_CH_BNK_STATUS_ECC_ERR_MASK 5963,430073
#define I40E_RLAN_DSCR_CH_BNK_STATUS_ECC_FIX_SHIFT 5964,430192
#define I40E_RLAN_DSCR_CH_BNK_STATUS_ECC_FIX_MASK 5965,430254
#define I40E_RLAN_DSCR_CH_BNK_STATUS_INIT_DONE_SHIFT 5966,430373
#define I40E_RLAN_DSCR_CH_BNK_STATUS_INIT_DONE_MASK 5967,430435
#define I40E_RLAN_DSCR_CH_BNK_STATUS_GLOBAL_INIT_DONE_SHIFT 5968,430556
#define I40E_RLAN_DSCR_CH_BNK_STATUS_GLOBAL_INIT_DONE_MASK 5969,430618
#define I40E_RLAN_DSCR_REQ_FIFO_CFG 5971,430747
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_EN_SHIFT 5972,430830
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_EN_MASK 5973,430887
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_INVERT_1_SHIFT 5974,430999
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_INVERT_1_MASK 5975,431056
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_INVERT_2_SHIFT 5976,431174
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_ECC_INVERT_2_MASK 5977,431231
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_LS_FORCE_SHIFT 5978,431349
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_LS_FORCE_MASK 5979,431406
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_LS_BYPASS_SHIFT 5980,431520
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_LS_BYPASS_MASK 5981,431577
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_MASK_INT_SHIFT 5982,431692
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_MASK_INT_MASK 5983,431749
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_FIX_CNT_SHIFT 5984,431863
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_FIX_CNT_MASK 5985,431920
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_ERR_CNT_SHIFT 5986,432033
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_ERR_CNT_MASK 5987,432090
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_RME_SHIFT 5988,432203
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_RME_MASK 5989,432261
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_RM_SHIFT 5990,432370
#define I40E_RLAN_DSCR_REQ_FIFO_CFG_RM_MASK 5991,432428
#define I40E_RLAN_DSCR_REQ_FIFO_STATUS 5993,432537
#define I40E_RLAN_DSCR_REQ_FIFO_STATUS_ECC_ERR_SHIFT 5994,432627
#define I40E_RLAN_DSCR_REQ_FIFO_STATUS_ECC_ERR_MASK 5995,432691
#define I40E_RLAN_DSCR_REQ_FIFO_STATUS_ECC_FIX_SHIFT 5996,432814
#define I40E_RLAN_DSCR_REQ_FIFO_STATUS_ECC_FIX_MASK 5997,432878
#define I40E_RLAN_DSCR_REQ_FIFO_STATUS_INIT_DONE_SHIFT 5998,433001
#define I40E_RLAN_DSCR_REQ_FIFO_STATUS_INIT_DONE_MASK 5999,433065
#define I40E_RLAN_DSCR_REQ_FIFO_STATUS_GLOBAL_INIT_DONE_SHIFT 6000,433190
#define I40E_RLAN_DSCR_REQ_FIFO_STATUS_GLOBAL_INIT_DONE_MASK 6001,433254
#define I40E_RLAN_ECC_COR_ERR 6003,433387
#define I40E_RLAN_ECC_COR_ERR_CNT_SHIFT 6004,433455
#define I40E_RLAN_ECC_COR_ERR_CNT_MASK 6005,433497
#define I40E_RLAN_ECC_UNCOR_ERR 6007,433588
#define I40E_RLAN_ECC_UNCOR_ERR_CNT_SHIFT 6008,433658
#define I40E_RLAN_ECC_UNCOR_ERR_CNT_MASK 6009,433702
#define I40E_RLAN_TAILS_CFG 6011,433797
#define I40E_RLAN_TAILS_CFG_ECC_EN_SHIFT 6012,433872
#define I40E_RLAN_TAILS_CFG_ECC_EN_MASK 6013,433921
#define I40E_RLAN_TAILS_CFG_ECC_INVERT_1_SHIFT 6014,434017
#define I40E_RLAN_TAILS_CFG_ECC_INVERT_1_MASK 6015,434066
#define I40E_RLAN_TAILS_CFG_ECC_INVERT_2_SHIFT 6016,434168
#define I40E_RLAN_TAILS_CFG_ECC_INVERT_2_MASK 6017,434217
#define I40E_RLAN_TAILS_CFG_LS_FORCE_SHIFT 6018,434319
#define I40E_RLAN_TAILS_CFG_LS_FORCE_MASK 6019,434368
#define I40E_RLAN_TAILS_CFG_LS_BYPASS_SHIFT 6020,434466
#define I40E_RLAN_TAILS_CFG_LS_BYPASS_MASK 6021,434515
#define I40E_RLAN_TAILS_CFG_MASK_INT_SHIFT 6022,434614
#define I40E_RLAN_TAILS_CFG_MASK_INT_MASK 6023,434663
#define I40E_RLAN_TAILS_CFG_FIX_CNT_SHIFT 6024,434761
#define I40E_RLAN_TAILS_CFG_FIX_CNT_MASK 6025,434810
#define I40E_RLAN_TAILS_CFG_ERR_CNT_SHIFT 6026,434907
#define I40E_RLAN_TAILS_CFG_ERR_CNT_MASK 6027,434956
#define I40E_RLAN_TAILS_CFG_RME_SHIFT 6028,435053
#define I40E_RLAN_TAILS_CFG_RME_MASK 6029,435103
#define I40E_RLAN_TAILS_CFG_RM_SHIFT 6030,435196
#define I40E_RLAN_TAILS_CFG_RM_MASK 6031,435246
#define I40E_RLAN_TAILS_STATUS 6033,435339
#define I40E_RLAN_TAILS_STATUS_ECC_ERR_SHIFT 6034,435421
#define I40E_RLAN_TAILS_STATUS_ECC_ERR_MASK 6035,435477
#define I40E_RLAN_TAILS_STATUS_ECC_FIX_SHIFT 6036,435584
#define I40E_RLAN_TAILS_STATUS_ECC_FIX_MASK 6037,435640
#define I40E_RLAN_TAILS_STATUS_INIT_DONE_SHIFT 6038,435747
#define I40E_RLAN_TAILS_STATUS_INIT_DONE_MASK 6039,435803
#define I40E_RLAN_TAILS_STATUS_GLOBAL_INIT_DONE_SHIFT 6040,435912
#define I40E_RLAN_TAILS_STATUS_GLOBAL_INIT_DONE_MASK 6041,435968
#define I40E_RPB_BACK_PRS_STAT 6043,436085
#define I40E_RPB_BACK_PRS_STAT_PPRS_0_BP_SHIFT 6044,436162
#define I40E_RPB_BACK_PRS_STAT_PPRS_0_BP_MASK 6045,436211
#define I40E_RPB_BACK_PRS_STAT_PPRS_1_BP_SHIFT 6046,436313
#define I40E_RPB_BACK_PRS_STAT_PPRS_1_BP_MASK 6047,436362
#define I40E_RPB_BACK_PRS_STAT_PPRS_2_BP_SHIFT 6048,436464
#define I40E_RPB_BACK_PRS_STAT_PPRS_2_BP_MASK 6049,436513
#define I40E_RPB_BACK_PRS_STAT_PPRS_3_BP_SHIFT 6050,436615
#define I40E_RPB_BACK_PRS_STAT_PPRS_3_BP_MASK 6051,436664
#define I40E_RPB_BACK_PRS_STAT_STATUS_BP_SHIFT 6052,436766
#define I40E_RPB_BACK_PRS_STAT_STATUS_BP_MASK 6053,436815
#define I40E_RPB_BACK_PRS_STAT_RCU_BP_SHIFT 6054,436917
#define I40E_RPB_BACK_PRS_STAT_RCU_BP_MASK 6055,436966
#define I40E_RPB_BACK_PRS_STAT_PE0_BP_SHIFT 6056,437065
#define I40E_RPB_BACK_PRS_STAT_PE0_BP_MASK 6057,437114
#define I40E_RPB_BACK_PRS_STAT_PE1_BP_SHIFT 6058,437213
#define I40E_RPB_BACK_PRS_STAT_PE1_BP_MASK 6059,437263
#define I40E_RPB_BACK_PRS_STAT_RDPU_BP_SHIFT 6060,437362
#define I40E_RPB_BACK_PRS_STAT_RDPU_BP_MASK 6061,437412
#define I40E_RPB_BACK_PRS_STAT_PORT_0_FC_SHIFT 6062,437512
#define I40E_RPB_BACK_PRS_STAT_PORT_0_FC_MASK 6063,437562
#define I40E_RPB_BACK_PRS_STAT_PORT_1_FC_SHIFT 6064,437664
#define I40E_RPB_BACK_PRS_STAT_PORT_1_FC_MASK 6065,437714
#define I40E_RPB_BACK_PRS_STAT_PORT_2_FC_SHIFT 6066,437816
#define I40E_RPB_BACK_PRS_STAT_PORT_2_FC_MASK 6067,437866
#define I40E_RPB_BACK_PRS_STAT_PORT_3_FC_SHIFT 6068,437968
#define I40E_RPB_BACK_PRS_STAT_PORT_3_FC_MASK 6069,438018
#define I40E_RPB_CC_CNT_MEM_CFG 6071,438121
#define I40E_RPB_CC_CNT_MEM_CFG_ECC_EN_SHIFT 6072,438200
#define I40E_RPB_CC_CNT_MEM_CFG_ECC_EN_MASK 6073,438253
#define I40E_RPB_CC_CNT_MEM_CFG_ECC_INVERT_1_SHIFT 6074,438357
#define I40E_RPB_CC_CNT_MEM_CFG_ECC_INVERT_1_MASK 6075,438410
#define I40E_RPB_CC_CNT_MEM_CFG_ECC_INVERT_2_SHIFT 6076,438520
#define I40E_RPB_CC_CNT_MEM_CFG_ECC_INVERT_2_MASK 6077,438573
#define I40E_RPB_CC_CNT_MEM_CFG_LS_FORCE_SHIFT 6078,438683
#define I40E_RPB_CC_CNT_MEM_CFG_LS_FORCE_MASK 6079,438736
#define I40E_RPB_CC_CNT_MEM_CFG_LS_BYPASS_SHIFT 6080,438842
#define I40E_RPB_CC_CNT_MEM_CFG_LS_BYPASS_MASK 6081,438895
#define I40E_RPB_CC_CNT_MEM_CFG_MASK_INT_SHIFT 6082,439002
#define I40E_RPB_CC_CNT_MEM_CFG_MASK_INT_MASK 6083,439055
#define I40E_RPB_CC_CNT_MEM_CFG_FIX_CNT_SHIFT 6084,439161
#define I40E_RPB_CC_CNT_MEM_CFG_FIX_CNT_MASK 6085,439214
#define I40E_RPB_CC_CNT_MEM_CFG_ERR_CNT_SHIFT 6086,439319
#define I40E_RPB_CC_CNT_MEM_CFG_ERR_CNT_MASK 6087,439372
#define I40E_RPB_CC_CNT_MEM_CFG_RME_SHIFT 6088,439477
#define I40E_RPB_CC_CNT_MEM_CFG_RME_MASK 6089,439531
#define I40E_RPB_CC_CNT_MEM_CFG_RM_SHIFT 6090,439632
#define I40E_RPB_CC_CNT_MEM_CFG_RM_MASK 6091,439686
#define I40E_RPB_CC_CNT_MEM_STATUS 6093,439787
#define I40E_RPB_CC_CNT_MEM_STATUS_ECC_ERR_SHIFT 6094,439873
#define I40E_RPB_CC_CNT_MEM_STATUS_ECC_ERR_MASK 6095,439933
#define I40E_RPB_CC_CNT_MEM_STATUS_ECC_FIX_SHIFT 6096,440048
#define I40E_RPB_CC_CNT_MEM_STATUS_ECC_FIX_MASK 6097,440108
#define I40E_RPB_CC_CNT_MEM_STATUS_INIT_DONE_SHIFT 6098,440223
#define I40E_RPB_CC_CNT_MEM_STATUS_INIT_DONE_MASK 6099,440283
#define I40E_RPB_CC_CNT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6100,440400
#define I40E_RPB_CC_CNT_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6101,440460
#define I40E_RPB_CC_MEM_CFG 6103,440585
#define I40E_RPB_CC_MEM_CFG_ECC_EN_SHIFT 6104,440660
#define I40E_RPB_CC_MEM_CFG_ECC_EN_MASK 6105,440709
#define I40E_RPB_CC_MEM_CFG_ECC_INVERT_1_SHIFT 6106,440805
#define I40E_RPB_CC_MEM_CFG_ECC_INVERT_1_MASK 6107,440854
#define I40E_RPB_CC_MEM_CFG_ECC_INVERT_2_SHIFT 6108,440956
#define I40E_RPB_CC_MEM_CFG_ECC_INVERT_2_MASK 6109,441005
#define I40E_RPB_CC_MEM_CFG_LS_FORCE_SHIFT 6110,441107
#define I40E_RPB_CC_MEM_CFG_LS_FORCE_MASK 6111,441156
#define I40E_RPB_CC_MEM_CFG_LS_BYPASS_SHIFT 6112,441254
#define I40E_RPB_CC_MEM_CFG_LS_BYPASS_MASK 6113,441303
#define I40E_RPB_CC_MEM_CFG_MASK_INT_SHIFT 6114,441402
#define I40E_RPB_CC_MEM_CFG_MASK_INT_MASK 6115,441451
#define I40E_RPB_CC_MEM_CFG_FIX_CNT_SHIFT 6116,441549
#define I40E_RPB_CC_MEM_CFG_FIX_CNT_MASK 6117,441598
#define I40E_RPB_CC_MEM_CFG_ERR_CNT_SHIFT 6118,441695
#define I40E_RPB_CC_MEM_CFG_ERR_CNT_MASK 6119,441744
#define I40E_RPB_CC_MEM_CFG_RME_SHIFT 6120,441841
#define I40E_RPB_CC_MEM_CFG_RME_MASK 6121,441891
#define I40E_RPB_CC_MEM_CFG_RM_SHIFT 6122,441984
#define I40E_RPB_CC_MEM_CFG_RM_MASK 6123,442034
#define I40E_RPB_CC_MEM_STATUS 6125,442127
#define I40E_RPB_CC_MEM_STATUS_ECC_ERR_SHIFT 6126,442209
#define I40E_RPB_CC_MEM_STATUS_ECC_ERR_MASK 6127,442265
#define I40E_RPB_CC_MEM_STATUS_ECC_FIX_SHIFT 6128,442372
#define I40E_RPB_CC_MEM_STATUS_ECC_FIX_MASK 6129,442428
#define I40E_RPB_CC_MEM_STATUS_INIT_DONE_SHIFT 6130,442535
#define I40E_RPB_CC_MEM_STATUS_INIT_DONE_MASK 6131,442591
#define I40E_RPB_CC_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6132,442700
#define I40E_RPB_CC_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6133,442756
#define I40E_RPB_CLID_MEM_CFG 6135,442873
#define I40E_RPB_CLID_MEM_CFG_ECC_EN_SHIFT 6136,442950
#define I40E_RPB_CLID_MEM_CFG_ECC_EN_MASK 6137,443001
#define I40E_RPB_CLID_MEM_CFG_ECC_INVERT_1_SHIFT 6138,443101
#define I40E_RPB_CLID_MEM_CFG_ECC_INVERT_1_MASK 6139,443152
#define I40E_RPB_CLID_MEM_CFG_ECC_INVERT_2_SHIFT 6140,443258
#define I40E_RPB_CLID_MEM_CFG_ECC_INVERT_2_MASK 6141,443309
#define I40E_RPB_CLID_MEM_CFG_LS_FORCE_SHIFT 6142,443415
#define I40E_RPB_CLID_MEM_CFG_LS_FORCE_MASK 6143,443466
#define I40E_RPB_CLID_MEM_CFG_LS_BYPASS_SHIFT 6144,443568
#define I40E_RPB_CLID_MEM_CFG_LS_BYPASS_MASK 6145,443619
#define I40E_RPB_CLID_MEM_CFG_MASK_INT_SHIFT 6146,443722
#define I40E_RPB_CLID_MEM_CFG_MASK_INT_MASK 6147,443773
#define I40E_RPB_CLID_MEM_CFG_FIX_CNT_SHIFT 6148,443875
#define I40E_RPB_CLID_MEM_CFG_FIX_CNT_MASK 6149,443926
#define I40E_RPB_CLID_MEM_CFG_ERR_CNT_SHIFT 6150,444027
#define I40E_RPB_CLID_MEM_CFG_ERR_CNT_MASK 6151,444078
#define I40E_RPB_CLID_MEM_CFG_RME_SHIFT 6152,444179
#define I40E_RPB_CLID_MEM_CFG_RME_MASK 6153,444231
#define I40E_RPB_CLID_MEM_CFG_RM_SHIFT 6154,444328
#define I40E_RPB_CLID_MEM_CFG_RM_MASK 6155,444380
#define I40E_RPB_CLID_MEM_STATUS 6157,444477
#define I40E_RPB_CLID_MEM_STATUS_ECC_ERR_SHIFT 6158,444561
#define I40E_RPB_CLID_MEM_STATUS_ECC_ERR_MASK 6159,444619
#define I40E_RPB_CLID_MEM_STATUS_ECC_FIX_SHIFT 6160,444730
#define I40E_RPB_CLID_MEM_STATUS_ECC_FIX_MASK 6161,444788
#define I40E_RPB_CLID_MEM_STATUS_INIT_DONE_SHIFT 6162,444899
#define I40E_RPB_CLID_MEM_STATUS_INIT_DONE_MASK 6163,444957
#define I40E_RPB_CLID_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6164,445070
#define I40E_RPB_CLID_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6165,445128
#define I40E_RPB_DATA_PIPE_MEM_CFG(6167,445249
#define I40E_RPB_DATA_PIPE_MEM_CFG_MAX_INDEX 6168,445361
#define I40E_RPB_DATA_PIPE_MEM_CFG_ECC_EN_SHIFT 6169,445417
#define I40E_RPB_DATA_PIPE_MEM_CFG_ECC_EN_MASK 6170,445473
#define I40E_RPB_DATA_PIPE_MEM_CFG_ECC_INVERT_1_SHIFT 6171,445583
#define I40E_RPB_DATA_PIPE_MEM_CFG_ECC_INVERT_1_MASK 6172,445639
#define I40E_RPB_DATA_PIPE_MEM_CFG_ECC_INVERT_2_SHIFT 6173,445755
#define I40E_RPB_DATA_PIPE_MEM_CFG_ECC_INVERT_2_MASK 6174,445811
#define I40E_RPB_DATA_PIPE_MEM_CFG_LS_FORCE_SHIFT 6175,445927
#define I40E_RPB_DATA_PIPE_MEM_CFG_LS_FORCE_MASK 6176,445983
#define I40E_RPB_DATA_PIPE_MEM_CFG_LS_BYPASS_SHIFT 6177,446095
#define I40E_RPB_DATA_PIPE_MEM_CFG_LS_BYPASS_MASK 6178,446151
#define I40E_RPB_DATA_PIPE_MEM_CFG_MASK_INT_SHIFT 6179,446264
#define I40E_RPB_DATA_PIPE_MEM_CFG_MASK_INT_MASK 6180,446320
#define I40E_RPB_DATA_PIPE_MEM_CFG_FIX_CNT_SHIFT 6181,446432
#define I40E_RPB_DATA_PIPE_MEM_CFG_FIX_CNT_MASK 6182,446488
#define I40E_RPB_DATA_PIPE_MEM_CFG_ERR_CNT_SHIFT 6183,446599
#define I40E_RPB_DATA_PIPE_MEM_CFG_ERR_CNT_MASK 6184,446655
#define I40E_RPB_DATA_PIPE_MEM_CFG_RME_SHIFT 6185,446766
#define I40E_RPB_DATA_PIPE_MEM_CFG_RME_MASK 6186,446823
#define I40E_RPB_DATA_PIPE_MEM_CFG_RM_SHIFT 6187,446930
#define I40E_RPB_DATA_PIPE_MEM_CFG_RM_MASK 6188,446987
#define I40E_RPB_DATA_PIPE_MEM_STATUS(6190,447094
#define I40E_RPB_DATA_PIPE_MEM_STATUS_MAX_INDEX 6191,447213
#define I40E_RPB_DATA_PIPE_MEM_STATUS_ECC_ERR_SHIFT 6192,447276
#define I40E_RPB_DATA_PIPE_MEM_STATUS_ECC_ERR_MASK 6193,447339
#define I40E_RPB_DATA_PIPE_MEM_STATUS_ECC_FIX_SHIFT 6194,447460
#define I40E_RPB_DATA_PIPE_MEM_STATUS_ECC_FIX_MASK 6195,447523
#define I40E_RPB_DATA_PIPE_MEM_STATUS_INIT_DONE_SHIFT 6196,447644
#define I40E_RPB_DATA_PIPE_MEM_STATUS_INIT_DONE_MASK 6197,447707
#define I40E_RPB_DATA_PIPE_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6198,447830
#define I40E_RPB_DATA_PIPE_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6199,447893
#define I40E_RPB_DBG_ACC_CNT 6201,448024
#define I40E_RPB_DBG_ACC_CNT_RPB_DBG_ACC_CNT_SHIFT 6202,448105
#define I40E_RPB_DBG_ACC_CNT_RPB_DBG_ACC_CNT_MASK 6203,448158
#define I40E_RPB_DBG_ACC_CTL 6205,448272
#define I40E_RPB_DBG_ACC_CTL_ADDR_SHIFT 6206,448345
#define I40E_RPB_DBG_ACC_CTL_ADDR_MASK 6207,448390
#define I40E_RPB_DBG_ACC_CTL_MEM_SEL_SHIFT 6208,448484
#define I40E_RPB_DBG_ACC_CTL_MEM_SEL_MASK 6209,448530
#define I40E_RPB_DBG_ACC_CTL_EXECUTE_SHIFT 6210,448624
#define I40E_RPB_DBG_ACC_CTL_EXECUTE_MASK 6211,448670
#define I40E_RPB_DBG_ACC_DATA(6213,448765
#define I40E_RPB_DBG_ACC_DATA_MAX_INDEX 6214,448879
#define I40E_RPB_DBG_ACC_DATA_RPB_DBG_READ_DATA_SHIFT 6215,448935
#define I40E_RPB_DBG_ACC_DATA_RPB_DBG_READ_DATA_MASK 6216,448991
#define I40E_RPB_DBG_ACC_STAT 6218,449115
#define I40E_RPB_DBG_ACC_STAT_READY_SHIFT 6219,449190
#define I40E_RPB_DBG_ACC_STAT_READY_MASK 6220,449237
#define I40E_RPB_DBG_ACC_STAT_BUSY_SHIFT 6221,449332
#define I40E_RPB_DBG_ACC_STAT_BUSY_MASK 6222,449379
#define I40E_RPB_DBG_ACC_STAT_ADDR_ERR_SHIFT 6223,449473
#define I40E_RPB_DBG_ACC_STAT_ADDR_ERR_MASK 6224,449520
#define I40E_RPB_DBG_ACC_STAT_SEL_ERR_SHIFT 6225,449618
#define I40E_RPB_DBG_ACC_STAT_SEL_ERR_MASK 6226,449665
#define I40E_RPB_DBG_ACC_STAT_WD_ERR_SHIFT 6227,449762
#define I40E_RPB_DBG_ACC_STAT_WD_ERR_MASK 6228,449809
#define I40E_RPB_DBG_FEAT 6230,449906
#define I40E_RPB_DBG_FEAT_DISABLE_REPORTS_SHIFT 6231,449986
#define I40E_RPB_DBG_FEAT_DISABLE_REPORTS_MASK 6232,450038
#define I40E_RPB_DBG_FEAT_DISABLE_RELEASE_SHIFT 6233,450144
#define I40E_RPB_DBG_FEAT_DISABLE_RELEASE_MASK 6234,450196
#define I40E_RPB_DBG_FEAT_DISABLE_CC_SHIFT 6235,450302
#define I40E_RPB_DBG_FEAT_DISABLE_CC_MASK 6236,450354
#define I40E_RPB_DBG_FEAT_DISABLE_SHR_MODE_SHIFT 6237,450455
#define I40E_RPB_DBG_FEAT_DISABLE_SHR_MODE_MASK 6238,450507
#define I40E_RPB_DBG_FEAT_DISABLE_RCU_EGR_SHIFT 6239,450614
#define I40E_RPB_DBG_FEAT_DISABLE_RCU_EGR_MASK 6240,450666
#define I40E_RPB_DBG_FEAT_DISABLE_PE0_EGR_SHIFT 6241,450772
#define I40E_RPB_DBG_FEAT_DISABLE_PE0_EGR_MASK 6242,450824
#define I40E_RPB_DBG_FEAT_DISABLE_PE1_EGR_SHIFT 6243,450930
#define I40E_RPB_DBG_FEAT_DISABLE_PE1_EGR_MASK 6244,450982
#define I40E_RPB_DBG_FEAT_DISABLE_RDPU_EGR_SHIFT 6245,451088
#define I40E_RPB_DBG_FEAT_DISABLE_RDPU_EGR_MASK 6246,451140
#define I40E_RPB_DBG_FEAT_FORCE_FC_PORT_SHIFT 6247,451247
#define I40E_RPB_DBG_FEAT_FORCE_FC_PORT_MASK 6248,451299
#define I40E_RPB_DBG_FEAT_FORCE_TPB_FC_PORT_SHIFT 6249,451403
#define I40E_RPB_DBG_FEAT_FORCE_TPB_FC_PORT_MASK 6250,451456
#define I40E_RPB_DBG_FEAT_FORCE_SHR_MODE_SHIFT 6251,451564
#define I40E_RPB_DBG_FEAT_FORCE_SHR_MODE_MASK 6252,451617
#define I40E_RPB_DBG_FEAT_DISABLE_ECB_SYNC_SHIFT 6253,451722
#define I40E_RPB_DBG_FEAT_DISABLE_ECB_SYNC_MASK 6254,451775
#define I40E_RPB_DBG_FEAT_LTR_CLK_GEN_VAL_SHIFT 6255,451882
#define I40E_RPB_DBG_FEAT_LTR_CLK_GEN_VAL_MASK 6256,451935
#define I40E_RPB_ECC_COR_ERR 6258,452044
#define I40E_RPB_ECC_COR_ERR_CNT_SHIFT 6259,452111
#define I40E_RPB_ECC_COR_ERR_CNT_MASK 6260,452152
#define I40E_RPB_ECC_UNCOR_ERR 6262,452241
#define I40E_RPB_ECC_UNCOR_ERR_CNT_SHIFT 6263,452310
#define I40E_RPB_ECC_UNCOR_ERR_CNT_MASK 6264,452353
#define I40E_RPB_EGR_CNT 6266,452446
#define I40E_RPB_EGR_CNT_RCU_REQ_SHIFT 6267,452516
#define I40E_RPB_EGR_CNT_RCU_REQ_MASK 6268,452558
#define I40E_RPB_EGR_CNT_PE_0_REQ_SHIFT 6269,452646
#define I40E_RPB_EGR_CNT_PE_0_REQ_MASK 6270,452688
#define I40E_RPB_EGR_CNT_PE_1_REQ_SHIFT 6271,452777
#define I40E_RPB_EGR_CNT_PE_1_REQ_MASK 6272,452820
#define I40E_RPB_EGR_CNT_RDPU_REQ_SHIFT 6273,452909
#define I40E_RPB_EGR_CNT_RDPU_REQ_MASK 6274,452952
#define I40E_RPB_GEN_DBG_CNT 6276,453042
#define I40E_RPB_GEN_DBG_CNT_FREE_CC_SHIFT 6277,453118
#define I40E_RPB_GEN_DBG_CNT_FREE_CC_MASK 6278,453166
#define I40E_RPB_GEN_DBG_CNT_FREE_CLIDS_SHIFT 6279,453265
#define I40E_RPB_GEN_DBG_CNT_FREE_CLIDS_MASK 6280,453314
#define I40E_RPB_PKT_MEM_CFG 6282,453418
#define I40E_RPB_PKT_MEM_CFG_ECC_EN_SHIFT 6283,453494
#define I40E_RPB_PKT_MEM_CFG_ECC_EN_MASK 6284,453544
#define I40E_RPB_PKT_MEM_CFG_ECC_INVERT_1_SHIFT 6285,453642
#define I40E_RPB_PKT_MEM_CFG_ECC_INVERT_1_MASK 6286,453692
#define I40E_RPB_PKT_MEM_CFG_ECC_INVERT_2_SHIFT 6287,453796
#define I40E_RPB_PKT_MEM_CFG_ECC_INVERT_2_MASK 6288,453846
#define I40E_RPB_PKT_MEM_CFG_LS_FORCE_SHIFT 6289,453950
#define I40E_RPB_PKT_MEM_CFG_LS_FORCE_MASK 6290,454000
#define I40E_RPB_PKT_MEM_CFG_LS_BYPASS_SHIFT 6291,454100
#define I40E_RPB_PKT_MEM_CFG_LS_BYPASS_MASK 6292,454150
#define I40E_RPB_PKT_MEM_CFG_MASK_INT_SHIFT 6293,454251
#define I40E_RPB_PKT_MEM_CFG_MASK_INT_MASK 6294,454301
#define I40E_RPB_PKT_MEM_CFG_FIX_CNT_SHIFT 6295,454401
#define I40E_RPB_PKT_MEM_CFG_FIX_CNT_MASK 6296,454451
#define I40E_RPB_PKT_MEM_CFG_ERR_CNT_SHIFT 6297,454550
#define I40E_RPB_PKT_MEM_CFG_ERR_CNT_MASK 6298,454600
#define I40E_RPB_PKT_MEM_CFG_RME_SHIFT 6299,454699
#define I40E_RPB_PKT_MEM_CFG_RME_MASK 6300,454750
#define I40E_RPB_PKT_MEM_CFG_RM_SHIFT 6301,454845
#define I40E_RPB_PKT_MEM_CFG_RM_MASK 6302,454896
#define I40E_RPB_PKT_MEM_STATUS 6304,454991
#define I40E_RPB_PKT_MEM_STATUS_ECC_ERR_SHIFT 6305,455074
#define I40E_RPB_PKT_MEM_STATUS_ECC_ERR_MASK 6306,455131
#define I40E_RPB_PKT_MEM_STATUS_ECC_FIX_SHIFT 6307,455240
#define I40E_RPB_PKT_MEM_STATUS_ECC_FIX_MASK 6308,455297
#define I40E_RPB_PKT_MEM_STATUS_INIT_DONE_SHIFT 6309,455406
#define I40E_RPB_PKT_MEM_STATUS_INIT_DONE_MASK 6310,455463
#define I40E_RPB_PKT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6311,455574
#define I40E_RPB_PKT_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6312,455631
#define I40E_RPB_PPDB_MEM_CFG 6314,455750
#define I40E_RPB_PPDB_MEM_CFG_ECC_EN_SHIFT 6315,455827
#define I40E_RPB_PPDB_MEM_CFG_ECC_EN_MASK 6316,455878
#define I40E_RPB_PPDB_MEM_CFG_ECC_INVERT_1_SHIFT 6317,455978
#define I40E_RPB_PPDB_MEM_CFG_ECC_INVERT_1_MASK 6318,456029
#define I40E_RPB_PPDB_MEM_CFG_ECC_INVERT_2_SHIFT 6319,456135
#define I40E_RPB_PPDB_MEM_CFG_ECC_INVERT_2_MASK 6320,456186
#define I40E_RPB_PPDB_MEM_CFG_LS_FORCE_SHIFT 6321,456292
#define I40E_RPB_PPDB_MEM_CFG_LS_FORCE_MASK 6322,456343
#define I40E_RPB_PPDB_MEM_CFG_LS_BYPASS_SHIFT 6323,456445
#define I40E_RPB_PPDB_MEM_CFG_LS_BYPASS_MASK 6324,456496
#define I40E_RPB_PPDB_MEM_CFG_MASK_INT_SHIFT 6325,456599
#define I40E_RPB_PPDB_MEM_CFG_MASK_INT_MASK 6326,456650
#define I40E_RPB_PPDB_MEM_CFG_FIX_CNT_SHIFT 6327,456752
#define I40E_RPB_PPDB_MEM_CFG_FIX_CNT_MASK 6328,456803
#define I40E_RPB_PPDB_MEM_CFG_ERR_CNT_SHIFT 6329,456904
#define I40E_RPB_PPDB_MEM_CFG_ERR_CNT_MASK 6330,456955
#define I40E_RPB_PPDB_MEM_CFG_RME_A_SHIFT 6331,457056
#define I40E_RPB_PPDB_MEM_CFG_RME_A_MASK 6332,457108
#define I40E_RPB_PPDB_MEM_CFG_RME_B_SHIFT 6333,457207
#define I40E_RPB_PPDB_MEM_CFG_RME_B_MASK 6334,457259
#define I40E_RPB_PPDB_MEM_CFG_RM_A_SHIFT 6335,457358
#define I40E_RPB_PPDB_MEM_CFG_RM_A_MASK 6336,457410
#define I40E_RPB_PPDB_MEM_CFG_RM_B_SHIFT 6337,457508
#define I40E_RPB_PPDB_MEM_CFG_RM_B_MASK 6338,457560
#define I40E_RPB_PPDB_MEM_STATUS 6340,457659
#define I40E_RPB_PPDB_MEM_STATUS_ECC_ERR_SHIFT 6341,457743
#define I40E_RPB_PPDB_MEM_STATUS_ECC_ERR_MASK 6342,457801
#define I40E_RPB_PPDB_MEM_STATUS_ECC_FIX_SHIFT 6343,457912
#define I40E_RPB_PPDB_MEM_STATUS_ECC_FIX_MASK 6344,457970
#define I40E_RPB_PPDB_MEM_STATUS_INIT_DONE_SHIFT 6345,458081
#define I40E_RPB_PPDB_MEM_STATUS_INIT_DONE_MASK 6346,458139
#define I40E_RPB_PPDB_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6347,458252
#define I40E_RPB_PPDB_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6348,458310
#define I40E_RPB_PPRS_ERR_CNT(6350,458431
#define I40E_RPB_PPRS_ERR_CNT_MAX_INDEX 6351,458541
#define I40E_RPB_PPRS_ERR_CNT_PKT_SIZE_ERR_SHIFT 6352,458593
#define I40E_RPB_PPRS_ERR_CNT_PKT_SIZE_ERR_MASK 6353,458645
#define I40E_RPB_PPRS_ERR_CNT_VALID_BTW_PKT_SHIFT 6354,458753
#define I40E_RPB_PPRS_ERR_CNT_VALID_BTW_PKT_MASK 6355,458805
#define I40E_RPB_REPORT_LL_MEM_CFG 6357,458915
#define I40E_RPB_REPORT_LL_MEM_CFG_ECC_EN_SHIFT 6358,458997
#define I40E_RPB_REPORT_LL_MEM_CFG_ECC_EN_MASK 6359,459053
#define I40E_RPB_REPORT_LL_MEM_CFG_ECC_INVERT_1_SHIFT 6360,459163
#define I40E_RPB_REPORT_LL_MEM_CFG_ECC_INVERT_1_MASK 6361,459219
#define I40E_RPB_REPORT_LL_MEM_CFG_ECC_INVERT_2_SHIFT 6362,459335
#define I40E_RPB_REPORT_LL_MEM_CFG_ECC_INVERT_2_MASK 6363,459391
#define I40E_RPB_REPORT_LL_MEM_CFG_LS_FORCE_SHIFT 6364,459507
#define I40E_RPB_REPORT_LL_MEM_CFG_LS_FORCE_MASK 6365,459563
#define I40E_RPB_REPORT_LL_MEM_CFG_LS_BYPASS_SHIFT 6366,459675
#define I40E_RPB_REPORT_LL_MEM_CFG_LS_BYPASS_MASK 6367,459731
#define I40E_RPB_REPORT_LL_MEM_CFG_MASK_INT_SHIFT 6368,459844
#define I40E_RPB_REPORT_LL_MEM_CFG_MASK_INT_MASK 6369,459900
#define I40E_RPB_REPORT_LL_MEM_CFG_FIX_CNT_SHIFT 6370,460012
#define I40E_RPB_REPORT_LL_MEM_CFG_FIX_CNT_MASK 6371,460068
#define I40E_RPB_REPORT_LL_MEM_CFG_ERR_CNT_SHIFT 6372,460179
#define I40E_RPB_REPORT_LL_MEM_CFG_ERR_CNT_MASK 6373,460235
#define I40E_RPB_REPORT_LL_MEM_CFG_RME_SHIFT 6374,460346
#define I40E_RPB_REPORT_LL_MEM_CFG_RME_MASK 6375,460403
#define I40E_RPB_REPORT_LL_MEM_CFG_RM_SHIFT 6376,460510
#define I40E_RPB_REPORT_LL_MEM_CFG_RM_MASK 6377,460567
#define I40E_RPB_REPORT_LL_MEM_STATUS 6379,460674
#define I40E_RPB_REPORT_LL_MEM_STATUS_ECC_ERR_SHIFT 6380,460763
#define I40E_RPB_REPORT_LL_MEM_STATUS_ECC_ERR_MASK 6381,460826
#define I40E_RPB_REPORT_LL_MEM_STATUS_ECC_FIX_SHIFT 6382,460947
#define I40E_RPB_REPORT_LL_MEM_STATUS_ECC_FIX_MASK 6383,461010
#define I40E_RPB_REPORT_LL_MEM_STATUS_INIT_DONE_SHIFT 6384,461131
#define I40E_RPB_REPORT_LL_MEM_STATUS_INIT_DONE_MASK 6385,461194
#define I40E_RPB_REPORT_LL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6386,461317
#define I40E_RPB_REPORT_LL_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6387,461380
#define I40E_RPB_REPORT_MEM_CFG 6389,461511
#define I40E_RPB_REPORT_MEM_CFG_ECC_EN_SHIFT 6390,461590
#define I40E_RPB_REPORT_MEM_CFG_ECC_EN_MASK 6391,461643
#define I40E_RPB_REPORT_MEM_CFG_ECC_INVERT_1_SHIFT 6392,461747
#define I40E_RPB_REPORT_MEM_CFG_ECC_INVERT_1_MASK 6393,461800
#define I40E_RPB_REPORT_MEM_CFG_ECC_INVERT_2_SHIFT 6394,461910
#define I40E_RPB_REPORT_MEM_CFG_ECC_INVERT_2_MASK 6395,461963
#define I40E_RPB_REPORT_MEM_CFG_LS_FORCE_SHIFT 6396,462073
#define I40E_RPB_REPORT_MEM_CFG_LS_FORCE_MASK 6397,462126
#define I40E_RPB_REPORT_MEM_CFG_LS_BYPASS_SHIFT 6398,462232
#define I40E_RPB_REPORT_MEM_CFG_LS_BYPASS_MASK 6399,462285
#define I40E_RPB_REPORT_MEM_CFG_MASK_INT_SHIFT 6400,462392
#define I40E_RPB_REPORT_MEM_CFG_MASK_INT_MASK 6401,462445
#define I40E_RPB_REPORT_MEM_CFG_FIX_CNT_SHIFT 6402,462551
#define I40E_RPB_REPORT_MEM_CFG_FIX_CNT_MASK 6403,462604
#define I40E_RPB_REPORT_MEM_CFG_ERR_CNT_SHIFT 6404,462709
#define I40E_RPB_REPORT_MEM_CFG_ERR_CNT_MASK 6405,462762
#define I40E_RPB_REPORT_MEM_CFG_RME_SHIFT 6406,462867
#define I40E_RPB_REPORT_MEM_CFG_RME_MASK 6407,462921
#define I40E_RPB_REPORT_MEM_CFG_RM_SHIFT 6408,463022
#define I40E_RPB_REPORT_MEM_CFG_RM_MASK 6409,463076
#define I40E_RPB_REPORT_MEM_STATUS 6411,463177
#define I40E_RPB_REPORT_MEM_STATUS_ECC_ERR_SHIFT 6412,463263
#define I40E_RPB_REPORT_MEM_STATUS_ECC_ERR_MASK 6413,463323
#define I40E_RPB_REPORT_MEM_STATUS_ECC_FIX_SHIFT 6414,463438
#define I40E_RPB_REPORT_MEM_STATUS_ECC_FIX_MASK 6415,463498
#define I40E_RPB_REPORT_MEM_STATUS_INIT_DONE_SHIFT 6416,463613
#define I40E_RPB_REPORT_MEM_STATUS_INIT_DONE_MASK 6417,463673
#define I40E_RPB_REPORT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6418,463790
#define I40E_RPB_REPORT_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6419,463850
#define I40E_RPB_RPT_CNT 6421,463975
#define I40E_RPB_RPT_CNT_RPB_RPT_CNT_SHIFT 6422,464048
#define I40E_RPB_RPT_CNT_RPB_RPT_CNT_MASK 6423,464093
#define I40E_RPB_RPT_STAT 6425,464191
#define I40E_RPB_RPT_STAT_RPB_RPT_STAT_SHIFT 6426,464266
#define I40E_RPB_RPT_STAT_RPB_RPT_STAT_MASK 6427,464313
#define I40E_RPB_SHR_MOD_CNT 6429,464419
#define I40E_RPB_SHR_MOD_CNT_RPB_SHR_MOD_CNT_SHIFT 6430,464500
#define I40E_RPB_SHR_MOD_CNT_RPB_SHR_MOD_CNT_MASK 6431,464553
#define I40E_TCB_ECC_COR_ERR 6433,464671
#define I40E_TCB_ECC_COR_ERR_CNT_SHIFT 6434,464738
#define I40E_TCB_ECC_COR_ERR_CNT_MASK 6435,464779
#define I40E_TCB_ECC_UNCOR_ERR 6437,464868
#define I40E_TCB_ECC_UNCOR_ERR_CNT_SHIFT 6438,464937
#define I40E_TCB_ECC_UNCOR_ERR_CNT_MASK 6439,464980
#define I40E_TCB_PORT_CMD_BUF_DBG_CTL 6441,465073
#define I40E_TCB_PORT_CMD_BUF_DBG_CTL_ADR_SHIFT 6442,465154
#define I40E_TCB_PORT_CMD_BUF_DBG_CTL_ADR_MASK 6443,465207
#define I40E_TCB_PORT_CMD_BUF_DBG_CTL_DW_SEL_SHIFT 6444,465318
#define I40E_TCB_PORT_CMD_BUF_DBG_CTL_DW_SEL_MASK 6445,465372
#define I40E_TCB_PORT_CMD_BUF_DBG_CTL_RD_EN_SHIFT 6446,465483
#define I40E_TCB_PORT_CMD_BUF_DBG_CTL_RD_EN_MASK 6447,465537
#define I40E_TCB_PORT_CMD_BUF_DBG_CTL_DONE_SHIFT 6448,465646
#define I40E_TCB_PORT_CMD_BUF_DBG_CTL_DONE_MASK 6449,465700
#define I40E_TCB_PORT_CMD_BUF_DBG_DATA 6451,465809
#define I40E_TCB_PORT_CMD_BUF_DBG_DATA_RD_DW_SHIFT 6452,465890
#define I40E_TCB_PORT_CMD_BUF_DBG_DATA_RD_DW_MASK 6453,465943
#define I40E_TCB_PORT_CMD_MNG_DBG_CTL 6455,466061
#define I40E_TCB_PORT_CMD_MNG_DBG_CTL_ADR_SHIFT 6456,466142
#define I40E_TCB_PORT_CMD_MNG_DBG_CTL_ADR_MASK 6457,466195
#define I40E_TCB_PORT_CMD_MNG_DBG_CTL_DW_SEL_SHIFT 6458,466306
#define I40E_TCB_PORT_CMD_MNG_DBG_CTL_DW_SEL_MASK 6459,466360
#define I40E_TCB_PORT_CMD_MNG_DBG_CTL_RD_EN_SHIFT 6460,466471
#define I40E_TCB_PORT_CMD_MNG_DBG_CTL_RD_EN_MASK 6461,466525
#define I40E_TCB_PORT_CMD_MNG_DBG_CTL_DONE_SHIFT 6462,466634
#define I40E_TCB_PORT_CMD_MNG_DBG_CTL_DONE_MASK 6463,466688
#define I40E_TCB_PORT_CMD_MNG_DBG_DATA 6465,466797
#define I40E_TCB_PORT_CMD_MNG_DBG_DATA_RD_DW_SHIFT 6466,466878
#define I40E_TCB_PORT_CMD_MNG_DBG_DATA_RD_DW_MASK 6467,466931
#define I40E_TCB_WAIT_CMD_BUF_DBG_CTL 6469,467049
#define I40E_TCB_WAIT_CMD_BUF_DBG_CTL_ADR_SHIFT 6470,467130
#define I40E_TCB_WAIT_CMD_BUF_DBG_CTL_ADR_MASK 6471,467183
#define I40E_TCB_WAIT_CMD_BUF_DBG_CTL_DW_SEL_SHIFT 6472,467294
#define I40E_TCB_WAIT_CMD_BUF_DBG_CTL_DW_SEL_MASK 6473,467348
#define I40E_TCB_WAIT_CMD_BUF_DBG_CTL_RD_EN_SHIFT 6474,467459
#define I40E_TCB_WAIT_CMD_BUF_DBG_CTL_RD_EN_MASK 6475,467513
#define I40E_TCB_WAIT_CMD_BUF_DBG_CTL_DONE_SHIFT 6476,467622
#define I40E_TCB_WAIT_CMD_BUF_DBG_CTL_DONE_MASK 6477,467676
#define I40E_TCB_WAIT_CMD_BUF_DBG_DATA 6479,467785
#define I40E_TCB_WAIT_CMD_BUF_DBG_DATA_RD_DW_SHIFT 6480,467866
#define I40E_TCB_WAIT_CMD_BUF_DBG_DATA_RD_DW_MASK 6481,467919
#define I40E_TCB_WAIT_CMD_MNG_DBG_CTL 6483,468037
#define I40E_TCB_WAIT_CMD_MNG_DBG_CTL_ADR_SHIFT 6484,468118
#define I40E_TCB_WAIT_CMD_MNG_DBG_CTL_ADR_MASK 6485,468171
#define I40E_TCB_WAIT_CMD_MNG_DBG_CTL_DW_SEL_SHIFT 6486,468282
#define I40E_TCB_WAIT_CMD_MNG_DBG_CTL_DW_SEL_MASK 6487,468336
#define I40E_TCB_WAIT_CMD_MNG_DBG_CTL_RD_EN_SHIFT 6488,468447
#define I40E_TCB_WAIT_CMD_MNG_DBG_CTL_RD_EN_MASK 6489,468501
#define I40E_TCB_WAIT_CMD_MNG_DBG_CTL_DONE_SHIFT 6490,468610
#define I40E_TCB_WAIT_CMD_MNG_DBG_CTL_DONE_MASK 6491,468664
#define I40E_TCB_WAIT_CMD_MNG_DBG_DATA 6493,468773
#define I40E_TCB_WAIT_CMD_MNG_DBG_DATA_RD_DW_SHIFT 6494,468854
#define I40E_TCB_WAIT_CMD_MNG_DBG_DATA_RD_DW_MASK 6495,468907
#define I40E_TDPU_CMD_MUX_MEM_CFG 6497,469025
#define I40E_TDPU_CMD_MUX_MEM_CFG_ECC_EN_SHIFT 6498,469106
#define I40E_TDPU_CMD_MUX_MEM_CFG_ECC_EN_MASK 6499,469161
#define I40E_TDPU_CMD_MUX_MEM_CFG_ECC_INVERT_1_SHIFT 6500,469269
#define I40E_TDPU_CMD_MUX_MEM_CFG_ECC_INVERT_1_MASK 6501,469324
#define I40E_TDPU_CMD_MUX_MEM_CFG_ECC_INVERT_2_SHIFT 6502,469438
#define I40E_TDPU_CMD_MUX_MEM_CFG_ECC_INVERT_2_MASK 6503,469493
#define I40E_TDPU_CMD_MUX_MEM_CFG_LS_FORCE_SHIFT 6504,469607
#define I40E_TDPU_CMD_MUX_MEM_CFG_LS_FORCE_MASK 6505,469662
#define I40E_TDPU_CMD_MUX_MEM_CFG_LS_BYPASS_SHIFT 6506,469772
#define I40E_TDPU_CMD_MUX_MEM_CFG_LS_BYPASS_MASK 6507,469827
#define I40E_TDPU_CMD_MUX_MEM_CFG_MASK_INT_SHIFT 6508,469938
#define I40E_TDPU_CMD_MUX_MEM_CFG_MASK_INT_MASK 6509,469993
#define I40E_TDPU_CMD_MUX_MEM_CFG_FIX_CNT_SHIFT 6510,470103
#define I40E_TDPU_CMD_MUX_MEM_CFG_FIX_CNT_MASK 6511,470158
#define I40E_TDPU_CMD_MUX_MEM_CFG_ERR_CNT_SHIFT 6512,470267
#define I40E_TDPU_CMD_MUX_MEM_CFG_ERR_CNT_MASK 6513,470322
#define I40E_TDPU_CMD_MUX_MEM_CFG_RME_SHIFT 6514,470431
#define I40E_TDPU_CMD_MUX_MEM_CFG_RME_MASK 6515,470487
#define I40E_TDPU_CMD_MUX_MEM_CFG_RM_SHIFT 6516,470592
#define I40E_TDPU_CMD_MUX_MEM_CFG_RM_MASK 6517,470648
#define I40E_TDPU_CMD_MUX_MEM_STATUS 6519,470753
#define I40E_TDPU_CMD_MUX_MEM_STATUS_ECC_ERR_SHIFT 6520,470841
#define I40E_TDPU_CMD_MUX_MEM_STATUS_ECC_ERR_MASK 6521,470903
#define I40E_TDPU_CMD_MUX_MEM_STATUS_ECC_FIX_SHIFT 6522,471022
#define I40E_TDPU_CMD_MUX_MEM_STATUS_ECC_FIX_MASK 6523,471084
#define I40E_TDPU_CMD_MUX_MEM_STATUS_INIT_DONE_SHIFT 6524,471203
#define I40E_TDPU_CMD_MUX_MEM_STATUS_INIT_DONE_MASK 6525,471265
#define I40E_TDPU_CMD_MUX_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6526,471386
#define I40E_TDPU_CMD_MUX_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6527,471448
#define I40E_TDPU_DAC_MEM_CFG 6529,471577
#define I40E_TDPU_DAC_MEM_CFG_ECC_EN_SHIFT 6530,471654
#define I40E_TDPU_DAC_MEM_CFG_ECC_EN_MASK 6531,471705
#define I40E_TDPU_DAC_MEM_CFG_ECC_INVERT_1_SHIFT 6532,471805
#define I40E_TDPU_DAC_MEM_CFG_ECC_INVERT_1_MASK 6533,471856
#define I40E_TDPU_DAC_MEM_CFG_ECC_INVERT_2_SHIFT 6534,471962
#define I40E_TDPU_DAC_MEM_CFG_ECC_INVERT_2_MASK 6535,472013
#define I40E_TDPU_DAC_MEM_CFG_LS_FORCE_SHIFT 6536,472119
#define I40E_TDPU_DAC_MEM_CFG_LS_FORCE_MASK 6537,472170
#define I40E_TDPU_DAC_MEM_CFG_LS_BYPASS_SHIFT 6538,472272
#define I40E_TDPU_DAC_MEM_CFG_LS_BYPASS_MASK 6539,472323
#define I40E_TDPU_DAC_MEM_CFG_MASK_INT_SHIFT 6540,472426
#define I40E_TDPU_DAC_MEM_CFG_MASK_INT_MASK 6541,472477
#define I40E_TDPU_DAC_MEM_CFG_FIX_CNT_SHIFT 6542,472579
#define I40E_TDPU_DAC_MEM_CFG_FIX_CNT_MASK 6543,472630
#define I40E_TDPU_DAC_MEM_CFG_ERR_CNT_SHIFT 6544,472731
#define I40E_TDPU_DAC_MEM_CFG_ERR_CNT_MASK 6545,472782
#define I40E_TDPU_DAC_MEM_CFG_RME_SHIFT 6546,472883
#define I40E_TDPU_DAC_MEM_CFG_RME_MASK 6547,472935
#define I40E_TDPU_DAC_MEM_CFG_RM_SHIFT 6548,473032
#define I40E_TDPU_DAC_MEM_CFG_RM_MASK 6549,473084
#define I40E_TDPU_DAC_MEM_STATUS 6551,473181
#define I40E_TDPU_DAC_MEM_STATUS_ECC_ERR_SHIFT 6552,473265
#define I40E_TDPU_DAC_MEM_STATUS_ECC_ERR_MASK 6553,473323
#define I40E_TDPU_DAC_MEM_STATUS_ECC_FIX_SHIFT 6554,473434
#define I40E_TDPU_DAC_MEM_STATUS_ECC_FIX_MASK 6555,473492
#define I40E_TDPU_DAC_MEM_STATUS_INIT_DONE_SHIFT 6556,473603
#define I40E_TDPU_DAC_MEM_STATUS_INIT_DONE_MASK 6557,473661
#define I40E_TDPU_DAC_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6558,473774
#define I40E_TDPU_DAC_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6559,473832
#define I40E_TDPU_DAC_MNG_MEM_CFG 6561,473953
#define I40E_TDPU_DAC_MNG_MEM_CFG_ECC_EN_SHIFT 6562,474034
#define I40E_TDPU_DAC_MNG_MEM_CFG_ECC_EN_MASK 6563,474089
#define I40E_TDPU_DAC_MNG_MEM_CFG_ECC_INVERT_1_SHIFT 6564,474197
#define I40E_TDPU_DAC_MNG_MEM_CFG_ECC_INVERT_1_MASK 6565,474252
#define I40E_TDPU_DAC_MNG_MEM_CFG_ECC_INVERT_2_SHIFT 6566,474366
#define I40E_TDPU_DAC_MNG_MEM_CFG_ECC_INVERT_2_MASK 6567,474421
#define I40E_TDPU_DAC_MNG_MEM_CFG_LS_FORCE_SHIFT 6568,474535
#define I40E_TDPU_DAC_MNG_MEM_CFG_LS_FORCE_MASK 6569,474590
#define I40E_TDPU_DAC_MNG_MEM_CFG_LS_BYPASS_SHIFT 6570,474700
#define I40E_TDPU_DAC_MNG_MEM_CFG_LS_BYPASS_MASK 6571,474755
#define I40E_TDPU_DAC_MNG_MEM_CFG_MASK_INT_SHIFT 6572,474866
#define I40E_TDPU_DAC_MNG_MEM_CFG_MASK_INT_MASK 6573,474921
#define I40E_TDPU_DAC_MNG_MEM_CFG_FIX_CNT_SHIFT 6574,475031
#define I40E_TDPU_DAC_MNG_MEM_CFG_FIX_CNT_MASK 6575,475086
#define I40E_TDPU_DAC_MNG_MEM_CFG_ERR_CNT_SHIFT 6576,475195
#define I40E_TDPU_DAC_MNG_MEM_CFG_ERR_CNT_MASK 6577,475250
#define I40E_TDPU_DAC_MNG_MEM_CFG_RME_SHIFT 6578,475359
#define I40E_TDPU_DAC_MNG_MEM_CFG_RME_MASK 6579,475415
#define I40E_TDPU_DAC_MNG_MEM_CFG_RM_SHIFT 6580,475520
#define I40E_TDPU_DAC_MNG_MEM_CFG_RM_MASK 6581,475576
#define I40E_TDPU_DAC_MNG_MEM_STATUS 6583,475681
#define I40E_TDPU_DAC_MNG_MEM_STATUS_ECC_ERR_SHIFT 6584,475769
#define I40E_TDPU_DAC_MNG_MEM_STATUS_ECC_ERR_MASK 6585,475831
#define I40E_TDPU_DAC_MNG_MEM_STATUS_ECC_FIX_SHIFT 6586,475950
#define I40E_TDPU_DAC_MNG_MEM_STATUS_ECC_FIX_MASK 6587,476012
#define I40E_TDPU_DAC_MNG_MEM_STATUS_INIT_DONE_SHIFT 6588,476131
#define I40E_TDPU_DAC_MNG_MEM_STATUS_INIT_DONE_MASK 6589,476193
#define I40E_TDPU_DAC_MNG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6590,476314
#define I40E_TDPU_DAC_MNG_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6591,476376
#define I40E_TDPU_ECC_COR_ERR 6593,476505
#define I40E_TDPU_ECC_COR_ERR_CNT_SHIFT 6594,476573
#define I40E_TDPU_ECC_COR_ERR_CNT_MASK 6595,476615
#define I40E_TDPU_ECC_UNCOR_ERR 6597,476706
#define I40E_TDPU_ECC_UNCOR_ERR_CNT_SHIFT 6598,476776
#define I40E_TDPU_ECC_UNCOR_ERR_CNT_MASK 6599,476820
#define I40E_TDPU_IMEM_CFG 6601,476915
#define I40E_TDPU_IMEM_CFG_ECC_EN_SHIFT 6602,476989
#define I40E_TDPU_IMEM_CFG_ECC_EN_MASK 6603,477037
#define I40E_TDPU_IMEM_CFG_ECC_INVERT_1_SHIFT 6604,477131
#define I40E_TDPU_IMEM_CFG_ECC_INVERT_1_MASK 6605,477179
#define I40E_TDPU_IMEM_CFG_ECC_INVERT_2_SHIFT 6606,477279
#define I40E_TDPU_IMEM_CFG_ECC_INVERT_2_MASK 6607,477327
#define I40E_TDPU_IMEM_CFG_LS_FORCE_SHIFT 6608,477427
#define I40E_TDPU_IMEM_CFG_LS_FORCE_MASK 6609,477475
#define I40E_TDPU_IMEM_CFG_LS_BYPASS_SHIFT 6610,477571
#define I40E_TDPU_IMEM_CFG_LS_BYPASS_MASK 6611,477619
#define I40E_TDPU_IMEM_CFG_MASK_INT_SHIFT 6612,477716
#define I40E_TDPU_IMEM_CFG_MASK_INT_MASK 6613,477764
#define I40E_TDPU_IMEM_CFG_FIX_CNT_SHIFT 6614,477860
#define I40E_TDPU_IMEM_CFG_FIX_CNT_MASK 6615,477908
#define I40E_TDPU_IMEM_CFG_ERR_CNT_SHIFT 6616,478003
#define I40E_TDPU_IMEM_CFG_ERR_CNT_MASK 6617,478051
#define I40E_TDPU_IMEM_CFG_RME_SHIFT 6618,478146
#define I40E_TDPU_IMEM_CFG_RME_MASK 6619,478195
#define I40E_TDPU_IMEM_CFG_RM_SHIFT 6620,478286
#define I40E_TDPU_IMEM_CFG_RM_MASK 6621,478335
#define I40E_TDPU_IMEM_STATUS 6623,478426
#define I40E_TDPU_IMEM_STATUS_ECC_ERR_SHIFT 6624,478507
#define I40E_TDPU_IMEM_STATUS_ECC_ERR_MASK 6625,478562
#define I40E_TDPU_IMEM_STATUS_ECC_FIX_SHIFT 6626,478667
#define I40E_TDPU_IMEM_STATUS_ECC_FIX_MASK 6627,478722
#define I40E_TDPU_IMEM_STATUS_INIT_DONE_SHIFT 6628,478827
#define I40E_TDPU_IMEM_STATUS_INIT_DONE_MASK 6629,478882
#define I40E_TDPU_IMEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6630,478989
#define I40E_TDPU_IMEM_STATUS_GLOBAL_INIT_DONE_MASK 6631,479044
#define I40E_TDPU_RECIPE_ADDR_CFG 6633,479159
#define I40E_TDPU_RECIPE_ADDR_CFG_ECC_EN_SHIFT 6634,479240
#define I40E_TDPU_RECIPE_ADDR_CFG_ECC_EN_MASK 6635,479295
#define I40E_TDPU_RECIPE_ADDR_CFG_ECC_INVERT_1_SHIFT 6636,479403
#define I40E_TDPU_RECIPE_ADDR_CFG_ECC_INVERT_1_MASK 6637,479458
#define I40E_TDPU_RECIPE_ADDR_CFG_ECC_INVERT_2_SHIFT 6638,479572
#define I40E_TDPU_RECIPE_ADDR_CFG_ECC_INVERT_2_MASK 6639,479627
#define I40E_TDPU_RECIPE_ADDR_CFG_LS_FORCE_SHIFT 6640,479741
#define I40E_TDPU_RECIPE_ADDR_CFG_LS_FORCE_MASK 6641,479796
#define I40E_TDPU_RECIPE_ADDR_CFG_LS_BYPASS_SHIFT 6642,479906
#define I40E_TDPU_RECIPE_ADDR_CFG_LS_BYPASS_MASK 6643,479961
#define I40E_TDPU_RECIPE_ADDR_CFG_MASK_INT_SHIFT 6644,480072
#define I40E_TDPU_RECIPE_ADDR_CFG_MASK_INT_MASK 6645,480127
#define I40E_TDPU_RECIPE_ADDR_CFG_FIX_CNT_SHIFT 6646,480237
#define I40E_TDPU_RECIPE_ADDR_CFG_FIX_CNT_MASK 6647,480292
#define I40E_TDPU_RECIPE_ADDR_CFG_ERR_CNT_SHIFT 6648,480401
#define I40E_TDPU_RECIPE_ADDR_CFG_ERR_CNT_MASK 6649,480456
#define I40E_TDPU_RECIPE_ADDR_CFG_RME_SHIFT 6650,480565
#define I40E_TDPU_RECIPE_ADDR_CFG_RME_MASK 6651,480621
#define I40E_TDPU_RECIPE_ADDR_CFG_RM_SHIFT 6652,480726
#define I40E_TDPU_RECIPE_ADDR_CFG_RM_MASK 6653,480782
#define I40E_TDPU_RECIPE_ADDR_STATUS 6655,480887
#define I40E_TDPU_RECIPE_ADDR_STATUS_ECC_ERR_SHIFT 6656,480975
#define I40E_TDPU_RECIPE_ADDR_STATUS_ECC_ERR_MASK 6657,481037
#define I40E_TDPU_RECIPE_ADDR_STATUS_ECC_FIX_SHIFT 6658,481156
#define I40E_TDPU_RECIPE_ADDR_STATUS_ECC_FIX_MASK 6659,481218
#define I40E_TDPU_RECIPE_ADDR_STATUS_INIT_DONE_SHIFT 6660,481337
#define I40E_TDPU_RECIPE_ADDR_STATUS_INIT_DONE_MASK 6661,481399
#define I40E_TDPU_RECIPE_ADDR_STATUS_GLOBAL_INIT_DONE_SHIFT 6662,481520
#define I40E_TDPU_RECIPE_ADDR_STATUS_GLOBAL_INIT_DONE_MASK 6663,481582
#define I40E_TDPU_TDRD_MEM_CFG 6665,481711
#define I40E_TDPU_TDRD_MEM_CFG_ECC_EN_SHIFT 6666,481789
#define I40E_TDPU_TDRD_MEM_CFG_ECC_EN_MASK 6667,481841
#define I40E_TDPU_TDRD_MEM_CFG_ECC_INVERT_1_SHIFT 6668,481943
#define I40E_TDPU_TDRD_MEM_CFG_ECC_INVERT_1_MASK 6669,481995
#define I40E_TDPU_TDRD_MEM_CFG_ECC_INVERT_2_SHIFT 6670,482103
#define I40E_TDPU_TDRD_MEM_CFG_ECC_INVERT_2_MASK 6671,482155
#define I40E_TDPU_TDRD_MEM_CFG_LS_FORCE_SHIFT 6672,482263
#define I40E_TDPU_TDRD_MEM_CFG_LS_FORCE_MASK 6673,482315
#define I40E_TDPU_TDRD_MEM_CFG_LS_BYPASS_SHIFT 6674,482419
#define I40E_TDPU_TDRD_MEM_CFG_LS_BYPASS_MASK 6675,482471
#define I40E_TDPU_TDRD_MEM_CFG_MASK_INT_SHIFT 6676,482576
#define I40E_TDPU_TDRD_MEM_CFG_MASK_INT_MASK 6677,482628
#define I40E_TDPU_TDRD_MEM_CFG_FIX_CNT_SHIFT 6678,482732
#define I40E_TDPU_TDRD_MEM_CFG_FIX_CNT_MASK 6679,482784
#define I40E_TDPU_TDRD_MEM_CFG_ERR_CNT_SHIFT 6680,482887
#define I40E_TDPU_TDRD_MEM_CFG_ERR_CNT_MASK 6681,482939
#define I40E_TDPU_TDRD_MEM_CFG_RME_SHIFT 6682,483042
#define I40E_TDPU_TDRD_MEM_CFG_RME_MASK 6683,483095
#define I40E_TDPU_TDRD_MEM_CFG_RM_SHIFT 6684,483194
#define I40E_TDPU_TDRD_MEM_CFG_RM_MASK 6685,483247
#define I40E_TDPU_TDRD_MEM_STATUS 6687,483346
#define I40E_TDPU_TDRD_MEM_STATUS_ECC_ERR_SHIFT 6688,483431
#define I40E_TDPU_TDRD_MEM_STATUS_ECC_ERR_MASK 6689,483490
#define I40E_TDPU_TDRD_MEM_STATUS_ECC_FIX_SHIFT 6690,483603
#define I40E_TDPU_TDRD_MEM_STATUS_ECC_FIX_MASK 6691,483662
#define I40E_TDPU_TDRD_MEM_STATUS_INIT_DONE_SHIFT 6692,483775
#define I40E_TDPU_TDRD_MEM_STATUS_INIT_DONE_MASK 6693,483834
#define I40E_TDPU_TDRD_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6694,483949
#define I40E_TDPU_TDRD_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6695,484008
#define I40E_TDPU_TDWR_MEM_CFG 6697,484131
#define I40E_TDPU_TDWR_MEM_CFG_ECC_EN_SHIFT 6698,484209
#define I40E_TDPU_TDWR_MEM_CFG_ECC_EN_MASK 6699,484261
#define I40E_TDPU_TDWR_MEM_CFG_ECC_INVERT_1_SHIFT 6700,484363
#define I40E_TDPU_TDWR_MEM_CFG_ECC_INVERT_1_MASK 6701,484415
#define I40E_TDPU_TDWR_MEM_CFG_ECC_INVERT_2_SHIFT 6702,484523
#define I40E_TDPU_TDWR_MEM_CFG_ECC_INVERT_2_MASK 6703,484575
#define I40E_TDPU_TDWR_MEM_CFG_LS_FORCE_SHIFT 6704,484683
#define I40E_TDPU_TDWR_MEM_CFG_LS_FORCE_MASK 6705,484735
#define I40E_TDPU_TDWR_MEM_CFG_LS_BYPASS_SHIFT 6706,484839
#define I40E_TDPU_TDWR_MEM_CFG_LS_BYPASS_MASK 6707,484891
#define I40E_TDPU_TDWR_MEM_CFG_MASK_INT_SHIFT 6708,484996
#define I40E_TDPU_TDWR_MEM_CFG_MASK_INT_MASK 6709,485048
#define I40E_TDPU_TDWR_MEM_CFG_FIX_CNT_SHIFT 6710,485152
#define I40E_TDPU_TDWR_MEM_CFG_FIX_CNT_MASK 6711,485204
#define I40E_TDPU_TDWR_MEM_CFG_ERR_CNT_SHIFT 6712,485307
#define I40E_TDPU_TDWR_MEM_CFG_ERR_CNT_MASK 6713,485359
#define I40E_TDPU_TDWR_MEM_CFG_RME_SHIFT 6714,485462
#define I40E_TDPU_TDWR_MEM_CFG_RME_MASK 6715,485515
#define I40E_TDPU_TDWR_MEM_CFG_RM_SHIFT 6716,485614
#define I40E_TDPU_TDWR_MEM_CFG_RM_MASK 6717,485667
#define I40E_TDPU_TDWR_MEM_STATUS 6719,485766
#define I40E_TDPU_TDWR_MEM_STATUS_ECC_ERR_SHIFT 6720,485851
#define I40E_TDPU_TDWR_MEM_STATUS_ECC_ERR_MASK 6721,485910
#define I40E_TDPU_TDWR_MEM_STATUS_ECC_FIX_SHIFT 6722,486023
#define I40E_TDPU_TDWR_MEM_STATUS_ECC_FIX_MASK 6723,486082
#define I40E_TDPU_TDWR_MEM_STATUS_INIT_DONE_SHIFT 6724,486195
#define I40E_TDPU_TDWR_MEM_STATUS_INIT_DONE_MASK 6725,486254
#define I40E_TDPU_TDWR_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6726,486369
#define I40E_TDPU_TDWR_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6727,486428
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG 6729,486551
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_EN_SHIFT 6730,486639
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_EN_MASK 6731,486701
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_INVERT_1_SHIFT 6732,486823
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_INVERT_1_MASK 6733,486885
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_INVERT_2_SHIFT 6734,487013
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ECC_INVERT_2_MASK 6735,487075
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_LS_FORCE_SHIFT 6736,487203
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_LS_FORCE_MASK 6737,487265
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_LS_BYPASS_SHIFT 6738,487389
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_LS_BYPASS_MASK 6739,487451
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_MASK_INT_SHIFT 6740,487576
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_MASK_INT_MASK 6741,487638
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_FIX_CNT_SHIFT 6742,487762
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_FIX_CNT_MASK 6743,487824
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ERR_CNT_SHIFT 6744,487947
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_ERR_CNT_MASK 6745,488009
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_RME_SHIFT 6746,488132
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_RME_MASK 6747,488195
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_RM_SHIFT 6748,488314
#define I40E_TDPU_VSI_LY2_INSERT_MEM_CFG_RM_MASK 6749,488377
#define I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS 6751,488496
#define I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_ECC_ERR_SHIFT 6752,488591
#define I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_ECC_ERR_MASK 6753,488660
#define I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_ECC_FIX_SHIFT 6754,488793
#define I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_ECC_FIX_MASK 6755,488862
#define I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_INIT_DONE_SHIFT 6756,488995
#define I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_INIT_DONE_MASK 6757,489064
#define I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6758,489199
#define I40E_TDPU_VSI_LY2_INSERT_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6759,489268
#define I40E_TLAN_DEC_MEM_CFG 6761,489411
#define I40E_TLAN_DEC_MEM_CFG_ECC_EN_SHIFT 6762,489488
#define I40E_TLAN_DEC_MEM_CFG_ECC_EN_MASK 6763,489539
#define I40E_TLAN_DEC_MEM_CFG_ECC_INVERT_1_SHIFT 6764,489639
#define I40E_TLAN_DEC_MEM_CFG_ECC_INVERT_1_MASK 6765,489690
#define I40E_TLAN_DEC_MEM_CFG_ECC_INVERT_2_SHIFT 6766,489796
#define I40E_TLAN_DEC_MEM_CFG_ECC_INVERT_2_MASK 6767,489847
#define I40E_TLAN_DEC_MEM_CFG_LS_FORCE_SHIFT 6768,489953
#define I40E_TLAN_DEC_MEM_CFG_LS_FORCE_MASK 6769,490004
#define I40E_TLAN_DEC_MEM_CFG_LS_BYPASS_SHIFT 6770,490106
#define I40E_TLAN_DEC_MEM_CFG_LS_BYPASS_MASK 6771,490157
#define I40E_TLAN_DEC_MEM_CFG_MASK_INT_SHIFT 6772,490260
#define I40E_TLAN_DEC_MEM_CFG_MASK_INT_MASK 6773,490311
#define I40E_TLAN_DEC_MEM_CFG_FIX_CNT_SHIFT 6774,490413
#define I40E_TLAN_DEC_MEM_CFG_FIX_CNT_MASK 6775,490464
#define I40E_TLAN_DEC_MEM_CFG_ERR_CNT_SHIFT 6776,490565
#define I40E_TLAN_DEC_MEM_CFG_ERR_CNT_MASK 6777,490616
#define I40E_TLAN_DEC_MEM_CFG_RME_SHIFT 6778,490717
#define I40E_TLAN_DEC_MEM_CFG_RME_MASK 6779,490769
#define I40E_TLAN_DEC_MEM_CFG_RM_SHIFT 6780,490866
#define I40E_TLAN_DEC_MEM_CFG_RM_MASK 6781,490918
#define I40E_TLAN_DEC_MEM_STATUS 6783,491015
#define I40E_TLAN_DEC_MEM_STATUS_ECC_ERR_SHIFT 6784,491099
#define I40E_TLAN_DEC_MEM_STATUS_ECC_ERR_MASK 6785,491157
#define I40E_TLAN_DEC_MEM_STATUS_ECC_FIX_SHIFT 6786,491268
#define I40E_TLAN_DEC_MEM_STATUS_ECC_FIX_MASK 6787,491326
#define I40E_TLAN_DEC_MEM_STATUS_INIT_DONE_SHIFT 6788,491437
#define I40E_TLAN_DEC_MEM_STATUS_INIT_DONE_MASK 6789,491495
#define I40E_TLAN_DEC_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6790,491608
#define I40E_TLAN_DEC_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6791,491666
#define I40E_TLAN_DEC_MNG_MEM_CFG 6793,491787
#define I40E_TLAN_DEC_MNG_MEM_CFG_ECC_EN_SHIFT 6794,491868
#define I40E_TLAN_DEC_MNG_MEM_CFG_ECC_EN_MASK 6795,491923
#define I40E_TLAN_DEC_MNG_MEM_CFG_ECC_INVERT_1_SHIFT 6796,492031
#define I40E_TLAN_DEC_MNG_MEM_CFG_ECC_INVERT_1_MASK 6797,492086
#define I40E_TLAN_DEC_MNG_MEM_CFG_ECC_INVERT_2_SHIFT 6798,492200
#define I40E_TLAN_DEC_MNG_MEM_CFG_ECC_INVERT_2_MASK 6799,492255
#define I40E_TLAN_DEC_MNG_MEM_CFG_LS_FORCE_SHIFT 6800,492369
#define I40E_TLAN_DEC_MNG_MEM_CFG_LS_FORCE_MASK 6801,492424
#define I40E_TLAN_DEC_MNG_MEM_CFG_LS_BYPASS_SHIFT 6802,492534
#define I40E_TLAN_DEC_MNG_MEM_CFG_LS_BYPASS_MASK 6803,492589
#define I40E_TLAN_DEC_MNG_MEM_CFG_MASK_INT_SHIFT 6804,492700
#define I40E_TLAN_DEC_MNG_MEM_CFG_MASK_INT_MASK 6805,492755
#define I40E_TLAN_DEC_MNG_MEM_CFG_FIX_CNT_SHIFT 6806,492865
#define I40E_TLAN_DEC_MNG_MEM_CFG_FIX_CNT_MASK 6807,492920
#define I40E_TLAN_DEC_MNG_MEM_CFG_ERR_CNT_SHIFT 6808,493029
#define I40E_TLAN_DEC_MNG_MEM_CFG_ERR_CNT_MASK 6809,493084
#define I40E_TLAN_DEC_MNG_MEM_CFG_RME_SHIFT 6810,493193
#define I40E_TLAN_DEC_MNG_MEM_CFG_RME_MASK 6811,493249
#define I40E_TLAN_DEC_MNG_MEM_CFG_RM_SHIFT 6812,493354
#define I40E_TLAN_DEC_MNG_MEM_CFG_RM_MASK 6813,493410
#define I40E_TLAN_DEC_MNG_MEM_STATUS 6815,493515
#define I40E_TLAN_DEC_MNG_MEM_STATUS_ECC_ERR_SHIFT 6816,493603
#define I40E_TLAN_DEC_MNG_MEM_STATUS_ECC_ERR_MASK 6817,493665
#define I40E_TLAN_DEC_MNG_MEM_STATUS_ECC_FIX_SHIFT 6818,493784
#define I40E_TLAN_DEC_MNG_MEM_STATUS_ECC_FIX_MASK 6819,493846
#define I40E_TLAN_DEC_MNG_MEM_STATUS_INIT_DONE_SHIFT 6820,493965
#define I40E_TLAN_DEC_MNG_MEM_STATUS_INIT_DONE_MASK 6821,494027
#define I40E_TLAN_DEC_MNG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6822,494148
#define I40E_TLAN_DEC_MNG_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6823,494210
#define I40E_TLAN_DEC_PTRS_MEM_CFG 6825,494339
#define I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_EN_SHIFT 6826,494421
#define I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_EN_MASK 6827,494477
#define I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_INVERT_1_SHIFT 6828,494587
#define I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_INVERT_1_MASK 6829,494643
#define I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_INVERT_2_SHIFT 6830,494759
#define I40E_TLAN_DEC_PTRS_MEM_CFG_ECC_INVERT_2_MASK 6831,494815
#define I40E_TLAN_DEC_PTRS_MEM_CFG_LS_FORCE_SHIFT 6832,494931
#define I40E_TLAN_DEC_PTRS_MEM_CFG_LS_FORCE_MASK 6833,494987
#define I40E_TLAN_DEC_PTRS_MEM_CFG_LS_BYPASS_SHIFT 6834,495099
#define I40E_TLAN_DEC_PTRS_MEM_CFG_LS_BYPASS_MASK 6835,495155
#define I40E_TLAN_DEC_PTRS_MEM_CFG_MASK_INT_SHIFT 6836,495268
#define I40E_TLAN_DEC_PTRS_MEM_CFG_MASK_INT_MASK 6837,495324
#define I40E_TLAN_DEC_PTRS_MEM_CFG_FIX_CNT_SHIFT 6838,495436
#define I40E_TLAN_DEC_PTRS_MEM_CFG_FIX_CNT_MASK 6839,495492
#define I40E_TLAN_DEC_PTRS_MEM_CFG_ERR_CNT_SHIFT 6840,495603
#define I40E_TLAN_DEC_PTRS_MEM_CFG_ERR_CNT_MASK 6841,495659
#define I40E_TLAN_DEC_PTRS_MEM_CFG_RME_SHIFT 6842,495770
#define I40E_TLAN_DEC_PTRS_MEM_CFG_RME_MASK 6843,495827
#define I40E_TLAN_DEC_PTRS_MEM_CFG_RM_SHIFT 6844,495934
#define I40E_TLAN_DEC_PTRS_MEM_CFG_RM_MASK 6845,495991
#define I40E_TLAN_DEC_PTRS_MEM_STATUS 6847,496098
#define I40E_TLAN_DEC_PTRS_MEM_STATUS_ECC_ERR_SHIFT 6848,496187
#define I40E_TLAN_DEC_PTRS_MEM_STATUS_ECC_ERR_MASK 6849,496250
#define I40E_TLAN_DEC_PTRS_MEM_STATUS_ECC_FIX_SHIFT 6850,496371
#define I40E_TLAN_DEC_PTRS_MEM_STATUS_ECC_FIX_MASK 6851,496434
#define I40E_TLAN_DEC_PTRS_MEM_STATUS_INIT_DONE_SHIFT 6852,496555
#define I40E_TLAN_DEC_PTRS_MEM_STATUS_INIT_DONE_MASK 6853,496618
#define I40E_TLAN_DEC_PTRS_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6854,496741
#define I40E_TLAN_DEC_PTRS_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6855,496804
#define I40E_TLAN_ECC_COR_ERR 6857,496935
#define I40E_TLAN_ECC_COR_ERR_CNT_SHIFT 6858,497003
#define I40E_TLAN_ECC_COR_ERR_CNT_MASK 6859,497045
#define I40E_TLAN_ECC_UNCOR_ERR 6861,497136
#define I40E_TLAN_ECC_UNCOR_ERR_CNT_SHIFT 6862,497206
#define I40E_TLAN_ECC_UNCOR_ERR_CNT_MASK 6863,497250
#define I40E_TLAN_HEAD_WB_CFG 6865,497345
#define I40E_TLAN_HEAD_WB_CFG_ECC_EN_SHIFT 6866,497422
#define I40E_TLAN_HEAD_WB_CFG_ECC_EN_MASK 6867,497473
#define I40E_TLAN_HEAD_WB_CFG_ECC_INVERT_1_SHIFT 6868,497573
#define I40E_TLAN_HEAD_WB_CFG_ECC_INVERT_1_MASK 6869,497624
#define I40E_TLAN_HEAD_WB_CFG_ECC_INVERT_2_SHIFT 6870,497730
#define I40E_TLAN_HEAD_WB_CFG_ECC_INVERT_2_MASK 6871,497781
#define I40E_TLAN_HEAD_WB_CFG_LS_FORCE_SHIFT 6872,497887
#define I40E_TLAN_HEAD_WB_CFG_LS_FORCE_MASK 6873,497938
#define I40E_TLAN_HEAD_WB_CFG_LS_BYPASS_SHIFT 6874,498040
#define I40E_TLAN_HEAD_WB_CFG_LS_BYPASS_MASK 6875,498091
#define I40E_TLAN_HEAD_WB_CFG_MASK_INT_SHIFT 6876,498194
#define I40E_TLAN_HEAD_WB_CFG_MASK_INT_MASK 6877,498245
#define I40E_TLAN_HEAD_WB_CFG_FIX_CNT_SHIFT 6878,498347
#define I40E_TLAN_HEAD_WB_CFG_FIX_CNT_MASK 6879,498398
#define I40E_TLAN_HEAD_WB_CFG_ERR_CNT_SHIFT 6880,498499
#define I40E_TLAN_HEAD_WB_CFG_ERR_CNT_MASK 6881,498550
#define I40E_TLAN_HEAD_WB_CFG_RME_SHIFT 6882,498651
#define I40E_TLAN_HEAD_WB_CFG_RME_MASK 6883,498703
#define I40E_TLAN_HEAD_WB_CFG_RM_SHIFT 6884,498800
#define I40E_TLAN_HEAD_WB_CFG_RM_MASK 6885,498852
#define I40E_TLAN_HEAD_WB_STATUS 6887,498949
#define I40E_TLAN_HEAD_WB_STATUS_ECC_ERR_SHIFT 6888,499033
#define I40E_TLAN_HEAD_WB_STATUS_ECC_ERR_MASK 6889,499091
#define I40E_TLAN_HEAD_WB_STATUS_ECC_FIX_SHIFT 6890,499202
#define I40E_TLAN_HEAD_WB_STATUS_ECC_FIX_MASK 6891,499260
#define I40E_TLAN_HEAD_WB_STATUS_INIT_DONE_SHIFT 6892,499371
#define I40E_TLAN_HEAD_WB_STATUS_INIT_DONE_MASK 6893,499429
#define I40E_TLAN_HEAD_WB_STATUS_GLOBAL_INIT_DONE_SHIFT 6894,499542
#define I40E_TLAN_HEAD_WB_STATUS_GLOBAL_INIT_DONE_MASK 6895,499600
#define I40E_TPB_CLID_MEM_CFG 6897,499721
#define I40E_TPB_CLID_MEM_CFG_ECC_EN_SHIFT 6898,499798
#define I40E_TPB_CLID_MEM_CFG_ECC_EN_MASK 6899,499849
#define I40E_TPB_CLID_MEM_CFG_ECC_INVERT_1_SHIFT 6900,499949
#define I40E_TPB_CLID_MEM_CFG_ECC_INVERT_1_MASK 6901,500000
#define I40E_TPB_CLID_MEM_CFG_ECC_INVERT_2_SHIFT 6902,500106
#define I40E_TPB_CLID_MEM_CFG_ECC_INVERT_2_MASK 6903,500157
#define I40E_TPB_CLID_MEM_CFG_LS_FORCE_SHIFT 6904,500263
#define I40E_TPB_CLID_MEM_CFG_LS_FORCE_MASK 6905,500314
#define I40E_TPB_CLID_MEM_CFG_LS_BYPASS_SHIFT 6906,500416
#define I40E_TPB_CLID_MEM_CFG_LS_BYPASS_MASK 6907,500467
#define I40E_TPB_CLID_MEM_CFG_MASK_INT_SHIFT 6908,500570
#define I40E_TPB_CLID_MEM_CFG_MASK_INT_MASK 6909,500621
#define I40E_TPB_CLID_MEM_CFG_FIX_CNT_SHIFT 6910,500723
#define I40E_TPB_CLID_MEM_CFG_FIX_CNT_MASK 6911,500774
#define I40E_TPB_CLID_MEM_CFG_ERR_CNT_SHIFT 6912,500875
#define I40E_TPB_CLID_MEM_CFG_ERR_CNT_MASK 6913,500926
#define I40E_TPB_CLID_MEM_CFG_RME_SHIFT 6914,501027
#define I40E_TPB_CLID_MEM_CFG_RME_MASK 6915,501079
#define I40E_TPB_CLID_MEM_CFG_RM_SHIFT 6916,501176
#define I40E_TPB_CLID_MEM_CFG_RM_MASK 6917,501228
#define I40E_TPB_CLID_MEM_DBG_CTL 6919,501325
#define I40E_TPB_CLID_MEM_DBG_CTL_ADR_SHIFT 6920,501402
#define I40E_TPB_CLID_MEM_DBG_CTL_ADR_MASK 6921,501451
#define I40E_TPB_CLID_MEM_DBG_CTL_DW_SEL_SHIFT 6922,501554
#define I40E_TPB_CLID_MEM_DBG_CTL_DW_SEL_MASK 6923,501604
#define I40E_TPB_CLID_MEM_DBG_CTL_RD_EN_SHIFT 6924,501707
#define I40E_TPB_CLID_MEM_DBG_CTL_RD_EN_MASK 6925,501757
#define I40E_TPB_CLID_MEM_DBG_CTL_DONE_SHIFT 6926,501858
#define I40E_TPB_CLID_MEM_DBG_CTL_DONE_MASK 6927,501908
#define I40E_TPB_CLID_MEM_DBG_DATA 6929,502009
#define I40E_TPB_CLID_MEM_DBG_DATA_RD_DW_SHIFT 6930,502086
#define I40E_TPB_CLID_MEM_DBG_DATA_RD_DW_MASK 6931,502135
#define I40E_TPB_CLID_MEM_STATUS 6933,502245
#define I40E_TPB_CLID_MEM_STATUS_ECC_ERR_SHIFT 6934,502329
#define I40E_TPB_CLID_MEM_STATUS_ECC_ERR_MASK 6935,502387
#define I40E_TPB_CLID_MEM_STATUS_ECC_FIX_SHIFT 6936,502498
#define I40E_TPB_CLID_MEM_STATUS_ECC_FIX_MASK 6937,502556
#define I40E_TPB_CLID_MEM_STATUS_INIT_DONE_SHIFT 6938,502667
#define I40E_TPB_CLID_MEM_STATUS_INIT_DONE_MASK 6939,502725
#define I40E_TPB_CLID_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 6940,502838
#define I40E_TPB_CLID_MEM_STATUS_GLOBAL_INIT_DONE_MASK 6941,502896
#define I40E_TPB_DBG_FEAT 6943,503017
#define I40E_TPB_DBG_FEAT_DIS_MIB_SHIFT 6944,503093
#define I40E_TPB_DBG_FEAT_DIS_MIB_MASK 6945,503141
#define I40E_TPB_DBG_FEAT_FORCE_FC_IND_SHIFT 6946,503235
#define I40E_TPB_DBG_FEAT_FORCE_FC_IND_MASK 6947,503283
#define I40E_TPB_DBG_FEAT_OBEY_FC_OVR_SHIFT 6948,503382
#define I40E_TPB_DBG_FEAT_OBEY_FC_OVR_MASK 6949,503430
#define I40E_TPB_DBG_FEAT_DIS_BURST_CTL_SHIFT 6950,503528
#define I40E_TPB_DBG_FEAT_DIS_BURST_CTL_MASK 6951,503577
#define I40E_TPB_ECC_COR_ERR 6953,503678
#define I40E_TPB_ECC_COR_ERR_CNT_SHIFT 6954,503745
#define I40E_TPB_ECC_COR_ERR_CNT_MASK 6955,503786
#define I40E_TPB_ECC_UNCOR_ERR 6957,503875
#define I40E_TPB_ECC_UNCOR_ERR_CNT_SHIFT 6958,503944
#define I40E_TPB_ECC_UNCOR_ERR_CNT_MASK 6959,503987
#define I40E_TPB_FC_OVR 6961,504080
#define I40E_TPB_FC_OVR_TPB_FC_OVR_SHIFT 6962,504151
#define I40E_TPB_FC_OVR_TPB_FC_OVR_MASK 6963,504194
#define I40E_TPB_PKT_MEM_CFG 6965,504292
#define I40E_TPB_PKT_MEM_CFG_ECC_EN_SHIFT 6966,504368
#define I40E_TPB_PKT_MEM_CFG_ECC_EN_MASK 6967,504418
#define I40E_TPB_PKT_MEM_CFG_ECC_INVERT_1_SHIFT 6968,504516
#define I40E_TPB_PKT_MEM_CFG_ECC_INVERT_1_MASK 6969,504566
#define I40E_TPB_PKT_MEM_CFG_ECC_INVERT_2_SHIFT 6970,504670
#define I40E_TPB_PKT_MEM_CFG_ECC_INVERT_2_MASK 6971,504720
#define I40E_TPB_PKT_MEM_CFG_LS_FORCE_SHIFT 6972,504824
#define I40E_TPB_PKT_MEM_CFG_LS_FORCE_MASK 6973,504874
#define I40E_TPB_PKT_MEM_CFG_LS_BYPASS_SHIFT 6974,504974
#define I40E_TPB_PKT_MEM_CFG_LS_BYPASS_MASK 6975,505024
#define I40E_TPB_PKT_MEM_CFG_MASK_INT_SHIFT 6976,505125
#define I40E_TPB_PKT_MEM_CFG_MASK_INT_MASK 6977,505175
#define I40E_TPB_PKT_MEM_CFG_FIX_CNT_SHIFT 6978,505275
#define I40E_TPB_PKT_MEM_CFG_FIX_CNT_MASK 6979,505325
#define I40E_TPB_PKT_MEM_CFG_ERR_CNT_SHIFT 6980,505424
#define I40E_TPB_PKT_MEM_CFG_ERR_CNT_MASK 6981,505474
#define I40E_TPB_PKT_MEM_CFG_RME_SHIFT 6982,505573
#define I40E_TPB_PKT_MEM_CFG_RME_MASK 6983,505624
#define I40E_TPB_PKT_MEM_CFG_RM_SHIFT 6984,505719
#define I40E_TPB_PKT_MEM_CFG_RM_MASK 6985,505770
#define I40E_TPB_PKT_MEM_DBG_CTL 6987,505865
#define I40E_TPB_PKT_MEM_DBG_CTL_ADR_SHIFT 6988,505941
#define I40E_TPB_PKT_MEM_DBG_CTL_ADR_MASK 6989,505989
#define I40E_TPB_PKT_MEM_DBG_CTL_DW_SEL_SHIFT 6990,506090
#define I40E_TPB_PKT_MEM_DBG_CTL_DW_SEL_MASK 6991,506139
#define I40E_TPB_PKT_MEM_DBG_CTL_RD_EN_SHIFT 6992,506240
#define I40E_TPB_PKT_MEM_DBG_CTL_RD_EN_MASK 6993,506289
#define I40E_TPB_PKT_MEM_DBG_CTL_DONE_SHIFT 6994,506388
#define I40E_TPB_PKT_MEM_DBG_CTL_DONE_MASK 6995,506437
#define I40E_TPB_PKT_MEM_DBG_DATA 6997,506536
#define I40E_TPB_PKT_MEM_DBG_DATA_RD_DW_SHIFT 6998,506612
#define I40E_TPB_PKT_MEM_DBG_DATA_RD_DW_MASK 6999,506660
#define I40E_TPB_PKT_MEM_STATUS 7001,506768
#define I40E_TPB_PKT_MEM_STATUS_ECC_ERR_SHIFT 7002,506851
#define I40E_TPB_PKT_MEM_STATUS_ECC_ERR_MASK 7003,506908
#define I40E_TPB_PKT_MEM_STATUS_ECC_FIX_SHIFT 7004,507017
#define I40E_TPB_PKT_MEM_STATUS_ECC_FIX_MASK 7005,507074
#define I40E_TPB_PKT_MEM_STATUS_INIT_DONE_SHIFT 7006,507183
#define I40E_TPB_PKT_MEM_STATUS_INIT_DONE_MASK 7007,507240
#define I40E_TPB_PKT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 7008,507351
#define I40E_TPB_PKT_MEM_STATUS_GLOBAL_INIT_DONE_MASK 7009,507408
#define I40E_TPB_REPORT_LL_MEM_CFG 7011,507527
#define I40E_TPB_REPORT_LL_MEM_CFG_ECC_EN_SHIFT 7012,507609
#define I40E_TPB_REPORT_LL_MEM_CFG_ECC_EN_MASK 7013,507665
#define I40E_TPB_REPORT_LL_MEM_CFG_ECC_INVERT_1_SHIFT 7014,507775
#define I40E_TPB_REPORT_LL_MEM_CFG_ECC_INVERT_1_MASK 7015,507831
#define I40E_TPB_REPORT_LL_MEM_CFG_ECC_INVERT_2_SHIFT 7016,507947
#define I40E_TPB_REPORT_LL_MEM_CFG_ECC_INVERT_2_MASK 7017,508003
#define I40E_TPB_REPORT_LL_MEM_CFG_LS_FORCE_SHIFT 7018,508119
#define I40E_TPB_REPORT_LL_MEM_CFG_LS_FORCE_MASK 7019,508175
#define I40E_TPB_REPORT_LL_MEM_CFG_LS_BYPASS_SHIFT 7020,508287
#define I40E_TPB_REPORT_LL_MEM_CFG_LS_BYPASS_MASK 7021,508343
#define I40E_TPB_REPORT_LL_MEM_CFG_MASK_INT_SHIFT 7022,508456
#define I40E_TPB_REPORT_LL_MEM_CFG_MASK_INT_MASK 7023,508512
#define I40E_TPB_REPORT_LL_MEM_CFG_FIX_CNT_SHIFT 7024,508624
#define I40E_TPB_REPORT_LL_MEM_CFG_FIX_CNT_MASK 7025,508680
#define I40E_TPB_REPORT_LL_MEM_CFG_ERR_CNT_SHIFT 7026,508791
#define I40E_TPB_REPORT_LL_MEM_CFG_ERR_CNT_MASK 7027,508847
#define I40E_TPB_REPORT_LL_MEM_CFG_RME_SHIFT 7028,508958
#define I40E_TPB_REPORT_LL_MEM_CFG_RME_MASK 7029,509015
#define I40E_TPB_REPORT_LL_MEM_CFG_RM_SHIFT 7030,509122
#define I40E_TPB_REPORT_LL_MEM_CFG_RM_MASK 7031,509179
#define I40E_TPB_REPORT_LL_MEM_DBG_CTL 7033,509286
#define I40E_TPB_REPORT_LL_MEM_DBG_CTL_ADR_SHIFT 7034,509368
#define I40E_TPB_REPORT_LL_MEM_DBG_CTL_ADR_MASK 7035,509422
#define I40E_TPB_REPORT_LL_MEM_DBG_CTL_DW_SEL_SHIFT 7036,509535
#define I40E_TPB_REPORT_LL_MEM_DBG_CTL_DW_SEL_MASK 7037,509590
#define I40E_TPB_REPORT_LL_MEM_DBG_CTL_RD_EN_SHIFT 7038,509703
#define I40E_TPB_REPORT_LL_MEM_DBG_CTL_RD_EN_MASK 7039,509758
#define I40E_TPB_REPORT_LL_MEM_DBG_CTL_DONE_SHIFT 7040,509869
#define I40E_TPB_REPORT_LL_MEM_DBG_CTL_DONE_MASK 7041,509924
#define I40E_TPB_REPORT_LL_MEM_DBG_DATA 7043,510035
#define I40E_TPB_REPORT_LL_MEM_DBG_DATA_RD_DW_SHIFT 7044,510117
#define I40E_TPB_REPORT_LL_MEM_DBG_DATA_RD_DW_MASK 7045,510171
#define I40E_TPB_REPORT_LL_MEM_STATUS 7047,510291
#define I40E_TPB_REPORT_LL_MEM_STATUS_ECC_ERR_SHIFT 7048,510380
#define I40E_TPB_REPORT_LL_MEM_STATUS_ECC_ERR_MASK 7049,510443
#define I40E_TPB_REPORT_LL_MEM_STATUS_ECC_FIX_SHIFT 7050,510564
#define I40E_TPB_REPORT_LL_MEM_STATUS_ECC_FIX_MASK 7051,510627
#define I40E_TPB_REPORT_LL_MEM_STATUS_INIT_DONE_SHIFT 7052,510748
#define I40E_TPB_REPORT_LL_MEM_STATUS_INIT_DONE_MASK 7053,510811
#define I40E_TPB_REPORT_LL_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 7054,510934
#define I40E_TPB_REPORT_LL_MEM_STATUS_GLOBAL_INIT_DONE_MASK 7055,510997
#define I40E_TPB_REPORT_MEM_CFG 7057,511128
#define I40E_TPB_REPORT_MEM_CFG_ECC_EN_SHIFT 7058,511207
#define I40E_TPB_REPORT_MEM_CFG_ECC_EN_MASK 7059,511260
#define I40E_TPB_REPORT_MEM_CFG_ECC_INVERT_1_SHIFT 7060,511364
#define I40E_TPB_REPORT_MEM_CFG_ECC_INVERT_1_MASK 7061,511417
#define I40E_TPB_REPORT_MEM_CFG_ECC_INVERT_2_SHIFT 7062,511527
#define I40E_TPB_REPORT_MEM_CFG_ECC_INVERT_2_MASK 7063,511580
#define I40E_TPB_REPORT_MEM_CFG_LS_FORCE_SHIFT 7064,511690
#define I40E_TPB_REPORT_MEM_CFG_LS_FORCE_MASK 7065,511743
#define I40E_TPB_REPORT_MEM_CFG_LS_BYPASS_SHIFT 7066,511849
#define I40E_TPB_REPORT_MEM_CFG_LS_BYPASS_MASK 7067,511902
#define I40E_TPB_REPORT_MEM_CFG_MASK_INT_SHIFT 7068,512009
#define I40E_TPB_REPORT_MEM_CFG_MASK_INT_MASK 7069,512062
#define I40E_TPB_REPORT_MEM_CFG_FIX_CNT_SHIFT 7070,512168
#define I40E_TPB_REPORT_MEM_CFG_FIX_CNT_MASK 7071,512221
#define I40E_TPB_REPORT_MEM_CFG_ERR_CNT_SHIFT 7072,512326
#define I40E_TPB_REPORT_MEM_CFG_ERR_CNT_MASK 7073,512379
#define I40E_TPB_REPORT_MEM_CFG_RME_SHIFT 7074,512484
#define I40E_TPB_REPORT_MEM_CFG_RME_MASK 7075,512538
#define I40E_TPB_REPORT_MEM_CFG_RM_SHIFT 7076,512639
#define I40E_TPB_REPORT_MEM_CFG_RM_MASK 7077,512693
#define I40E_TPB_REPORT_MEM_DBG_CTL 7079,512794
#define I40E_TPB_REPORT_MEM_DBG_CTL_ADR_SHIFT 7080,512873
#define I40E_TPB_REPORT_MEM_DBG_CTL_ADR_MASK 7081,512924
#define I40E_TPB_REPORT_MEM_DBG_CTL_DW_SEL_SHIFT 7082,513031
#define I40E_TPB_REPORT_MEM_DBG_CTL_DW_SEL_MASK 7083,513083
#define I40E_TPB_REPORT_MEM_DBG_CTL_RD_EN_SHIFT 7084,513190
#define I40E_TPB_REPORT_MEM_DBG_CTL_RD_EN_MASK 7085,513242
#define I40E_TPB_REPORT_MEM_DBG_CTL_DONE_SHIFT 7086,513347
#define I40E_TPB_REPORT_MEM_DBG_CTL_DONE_MASK 7087,513399
#define I40E_TPB_REPORT_MEM_DBG_DATA 7089,513504
#define I40E_TPB_REPORT_MEM_DBG_DATA_RD_DW_SHIFT 7090,513583
#define I40E_TPB_REPORT_MEM_DBG_DATA_RD_DW_MASK 7091,513634
#define I40E_TPB_REPORT_MEM_STATUS 7093,513748
#define I40E_TPB_REPORT_MEM_STATUS_ECC_ERR_SHIFT 7094,513834
#define I40E_TPB_REPORT_MEM_STATUS_ECC_ERR_MASK 7095,513894
#define I40E_TPB_REPORT_MEM_STATUS_ECC_FIX_SHIFT 7096,514009
#define I40E_TPB_REPORT_MEM_STATUS_ECC_FIX_MASK 7097,514069
#define I40E_TPB_REPORT_MEM_STATUS_INIT_DONE_SHIFT 7098,514184
#define I40E_TPB_REPORT_MEM_STATUS_INIT_DONE_MASK 7099,514244
#define I40E_TPB_REPORT_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 7100,514361
#define I40E_TPB_REPORT_MEM_STATUS_GLOBAL_INIT_DONE_MASK 7101,514421
#define I40E_TPB_RPB_BUFF_MEM_CFG 7103,514546
#define I40E_TPB_RPB_BUFF_MEM_CFG_ECC_EN_SHIFT 7104,514627
#define I40E_TPB_RPB_BUFF_MEM_CFG_ECC_EN_MASK 7105,514682
#define I40E_TPB_RPB_BUFF_MEM_CFG_ECC_INVERT_1_SHIFT 7106,514790
#define I40E_TPB_RPB_BUFF_MEM_CFG_ECC_INVERT_1_MASK 7107,514845
#define I40E_TPB_RPB_BUFF_MEM_CFG_ECC_INVERT_2_SHIFT 7108,514959
#define I40E_TPB_RPB_BUFF_MEM_CFG_ECC_INVERT_2_MASK 7109,515014
#define I40E_TPB_RPB_BUFF_MEM_CFG_LS_FORCE_SHIFT 7110,515128
#define I40E_TPB_RPB_BUFF_MEM_CFG_LS_FORCE_MASK 7111,515183
#define I40E_TPB_RPB_BUFF_MEM_CFG_LS_BYPASS_SHIFT 7112,515293
#define I40E_TPB_RPB_BUFF_MEM_CFG_LS_BYPASS_MASK 7113,515348
#define I40E_TPB_RPB_BUFF_MEM_CFG_MASK_INT_SHIFT 7114,515459
#define I40E_TPB_RPB_BUFF_MEM_CFG_MASK_INT_MASK 7115,515514
#define I40E_TPB_RPB_BUFF_MEM_CFG_FIX_CNT_SHIFT 7116,515624
#define I40E_TPB_RPB_BUFF_MEM_CFG_FIX_CNT_MASK 7117,515679
#define I40E_TPB_RPB_BUFF_MEM_CFG_ERR_CNT_SHIFT 7118,515788
#define I40E_TPB_RPB_BUFF_MEM_CFG_ERR_CNT_MASK 7119,515843
#define I40E_TPB_RPB_BUFF_MEM_CFG_RME_SHIFT 7120,515952
#define I40E_TPB_RPB_BUFF_MEM_CFG_RME_MASK 7121,516008
#define I40E_TPB_RPB_BUFF_MEM_CFG_RM_SHIFT 7122,516113
#define I40E_TPB_RPB_BUFF_MEM_CFG_RM_MASK 7123,516169
#define I40E_TPB_RPB_BUFF_MEM_DBG_CTL 7125,516274
#define I40E_TPB_RPB_BUFF_MEM_DBG_CTL_ADR_SHIFT 7126,516355
#define I40E_TPB_RPB_BUFF_MEM_DBG_CTL_ADR_MASK 7127,516408
#define I40E_TPB_RPB_BUFF_MEM_DBG_CTL_DW_SEL_SHIFT 7128,516519
#define I40E_TPB_RPB_BUFF_MEM_DBG_CTL_DW_SEL_MASK 7129,516573
#define I40E_TPB_RPB_BUFF_MEM_DBG_CTL_RD_EN_SHIFT 7130,516684
#define I40E_TPB_RPB_BUFF_MEM_DBG_CTL_RD_EN_MASK 7131,516738
#define I40E_TPB_RPB_BUFF_MEM_DBG_CTL_DONE_SHIFT 7132,516847
#define I40E_TPB_RPB_BUFF_MEM_DBG_CTL_DONE_MASK 7133,516901
#define I40E_TPB_RPB_BUFF_MEM_DBG_DATA 7135,517010
#define I40E_TPB_RPB_BUFF_MEM_DBG_DATA_RD_DW_SHIFT 7136,517091
#define I40E_TPB_RPB_BUFF_MEM_DBG_DATA_RD_DW_MASK 7137,517144
#define I40E_TPB_RPB_BUFF_MEM_STATUS 7139,517262
#define I40E_TPB_RPB_BUFF_MEM_STATUS_ECC_ERR_SHIFT 7140,517350
#define I40E_TPB_RPB_BUFF_MEM_STATUS_ECC_ERR_MASK 7141,517412
#define I40E_TPB_RPB_BUFF_MEM_STATUS_ECC_FIX_SHIFT 7142,517531
#define I40E_TPB_RPB_BUFF_MEM_STATUS_ECC_FIX_MASK 7143,517593
#define I40E_TPB_RPB_BUFF_MEM_STATUS_INIT_DONE_SHIFT 7144,517712
#define I40E_TPB_RPB_BUFF_MEM_STATUS_INIT_DONE_MASK 7145,517774
#define I40E_TPB_RPB_BUFF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 7146,517895
#define I40E_TPB_RPB_BUFF_MEM_STATUS_GLOBAL_INIT_DONE_MASK 7147,517957
#define I40E_TSCD_BRANCH_TABLE_CFG 7149,518086
#define I40E_TSCD_BRANCH_TABLE_CFG_ECC_EN_SHIFT 7150,518168
#define I40E_TSCD_BRANCH_TABLE_CFG_ECC_EN_MASK 7151,518224
#define I40E_TSCD_BRANCH_TABLE_CFG_ECC_INVERT_1_SHIFT 7152,518334
#define I40E_TSCD_BRANCH_TABLE_CFG_ECC_INVERT_1_MASK 7153,518390
#define I40E_TSCD_BRANCH_TABLE_CFG_ECC_INVERT_2_SHIFT 7154,518506
#define I40E_TSCD_BRANCH_TABLE_CFG_ECC_INVERT_2_MASK 7155,518562
#define I40E_TSCD_BRANCH_TABLE_CFG_LS_FORCE_SHIFT 7156,518678
#define I40E_TSCD_BRANCH_TABLE_CFG_LS_FORCE_MASK 7157,518734
#define I40E_TSCD_BRANCH_TABLE_CFG_LS_BYPASS_SHIFT 7158,518846
#define I40E_TSCD_BRANCH_TABLE_CFG_LS_BYPASS_MASK 7159,518902
#define I40E_TSCD_BRANCH_TABLE_CFG_MASK_INT_SHIFT 7160,519015
#define I40E_TSCD_BRANCH_TABLE_CFG_MASK_INT_MASK 7161,519071
#define I40E_TSCD_BRANCH_TABLE_CFG_FIX_CNT_SHIFT 7162,519183
#define I40E_TSCD_BRANCH_TABLE_CFG_FIX_CNT_MASK 7163,519239
#define I40E_TSCD_BRANCH_TABLE_CFG_ERR_CNT_SHIFT 7164,519350
#define I40E_TSCD_BRANCH_TABLE_CFG_ERR_CNT_MASK 7165,519406
#define I40E_TSCD_BRANCH_TABLE_CFG_RME_SHIFT 7166,519517
#define I40E_TSCD_BRANCH_TABLE_CFG_RME_MASK 7167,519574
#define I40E_TSCD_BRANCH_TABLE_CFG_RM_SHIFT 7168,519681
#define I40E_TSCD_BRANCH_TABLE_CFG_RM_MASK 7169,519738
#define I40E_TSCD_BRANCH_TABLE_STATUS 7171,519845
#define I40E_TSCD_BRANCH_TABLE_STATUS_ECC_ERR_SHIFT 7172,519934
#define I40E_TSCD_BRANCH_TABLE_STATUS_ECC_ERR_MASK 7173,519997
#define I40E_TSCD_BRANCH_TABLE_STATUS_ECC_FIX_SHIFT 7174,520118
#define I40E_TSCD_BRANCH_TABLE_STATUS_ECC_FIX_MASK 7175,520181
#define I40E_TSCD_BRANCH_TABLE_STATUS_INIT_DONE_SHIFT 7176,520302
#define I40E_TSCD_BRANCH_TABLE_STATUS_INIT_DONE_MASK 7177,520365
#define I40E_TSCD_BRANCH_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT 7178,520488
#define I40E_TSCD_BRANCH_TABLE_STATUS_GLOBAL_INIT_DONE_MASK 7179,520551
#define I40E_TSCD_BW_LIMIT_TABLE_CFG 7181,520682
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_EN_SHIFT 7182,520766
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_EN_MASK 7183,520824
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_INVERT_1_SHIFT 7184,520938
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_INVERT_1_MASK 7185,520996
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_INVERT_2_SHIFT 7186,521116
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_ECC_INVERT_2_MASK 7187,521174
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_LS_FORCE_SHIFT 7188,521294
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_LS_FORCE_MASK 7189,521352
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_LS_BYPASS_SHIFT 7190,521468
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_LS_BYPASS_MASK 7191,521526
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_MASK_INT_SHIFT 7192,521643
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_MASK_INT_MASK 7193,521701
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_FIX_CNT_SHIFT 7194,521817
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_FIX_CNT_MASK 7195,521875
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_ERR_CNT_SHIFT 7196,521990
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_ERR_CNT_MASK 7197,522048
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_RME_A_SHIFT 7198,522163
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_RME_A_MASK 7199,522222
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_RME_B_SHIFT 7200,522335
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_RME_B_MASK 7201,522394
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_RM_A_SHIFT 7202,522507
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_RM_A_MASK 7203,522566
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_RM_B_SHIFT 7204,522678
#define I40E_TSCD_BW_LIMIT_TABLE_CFG_RM_B_MASK 7205,522737
#define I40E_TSCD_BW_LIMIT_TABLE_STATUS 7207,522850
#define I40E_TSCD_BW_LIMIT_TABLE_STATUS_ECC_ERR_SHIFT 7208,522941
#define I40E_TSCD_BW_LIMIT_TABLE_STATUS_ECC_ERR_MASK 7209,523006
#define I40E_TSCD_BW_LIMIT_TABLE_STATUS_ECC_FIX_SHIFT 7210,523131
#define I40E_TSCD_BW_LIMIT_TABLE_STATUS_ECC_FIX_MASK 7211,523196
#define I40E_TSCD_BW_LIMIT_TABLE_STATUS_INIT_DONE_SHIFT 7212,523321
#define I40E_TSCD_BW_LIMIT_TABLE_STATUS_INIT_DONE_MASK 7213,523386
#define I40E_TSCD_BW_LIMIT_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT 7214,523513
#define I40E_TSCD_BW_LIMIT_TABLE_STATUS_GLOBAL_INIT_DONE_MASK 7215,523578
#define I40E_TSCD_ECC_COR_ERR 7217,523713
#define I40E_TSCD_ECC_COR_ERR_CNT_SHIFT 7218,523781
#define I40E_TSCD_ECC_COR_ERR_CNT_MASK 7219,523823
#define I40E_TSCD_ECC_UNCOR_ERR 7221,523914
#define I40E_TSCD_ECC_UNCOR_ERR_CNT_SHIFT 7222,523984
#define I40E_TSCD_ECC_UNCOR_ERR_CNT_MASK 7223,524028
#define I40E_TSCD_NEXT_NODE_TABLE_CFG 7225,524123
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_EN_SHIFT 7226,524208
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_EN_MASK 7227,524267
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_INVERT_1_SHIFT 7228,524383
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_INVERT_1_MASK 7229,524442
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_INVERT_2_SHIFT 7230,524564
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_ECC_INVERT_2_MASK 7231,524623
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_LS_FORCE_SHIFT 7232,524745
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_LS_FORCE_MASK 7233,524804
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_LS_BYPASS_SHIFT 7234,524922
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_LS_BYPASS_MASK 7235,524981
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_MASK_INT_SHIFT 7236,525100
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_MASK_INT_MASK 7237,525159
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_FIX_CNT_SHIFT 7238,525277
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_FIX_CNT_MASK 7239,525336
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_ERR_CNT_SHIFT 7240,525453
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_ERR_CNT_MASK 7241,525512
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_RME_SHIFT 7242,525629
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_RME_MASK 7243,525689
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_RM_SHIFT 7244,525802
#define I40E_TSCD_NEXT_NODE_TABLE_CFG_RM_MASK 7245,525862
#define I40E_TSCD_NEXT_NODE_TABLE_STATUS 7247,525975
#define I40E_TSCD_NEXT_NODE_TABLE_STATUS_ECC_ERR_SHIFT 7248,526067
#define I40E_TSCD_NEXT_NODE_TABLE_STATUS_ECC_ERR_MASK 7249,526133
#define I40E_TSCD_NEXT_NODE_TABLE_STATUS_ECC_FIX_SHIFT 7250,526260
#define I40E_TSCD_NEXT_NODE_TABLE_STATUS_ECC_FIX_MASK 7251,526326
#define I40E_TSCD_NEXT_NODE_TABLE_STATUS_INIT_DONE_SHIFT 7252,526453
#define I40E_TSCD_NEXT_NODE_TABLE_STATUS_INIT_DONE_MASK 7253,526519
#define I40E_TSCD_NEXT_NODE_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT 7254,526648
#define I40E_TSCD_NEXT_NODE_TABLE_STATUS_GLOBAL_INIT_DONE_MASK 7255,526714
#define I40E_TSCD_NODE_TABLE_CFG 7257,526851
#define I40E_TSCD_NODE_TABLE_CFG_ECC_EN_SHIFT 7258,526931
#define I40E_TSCD_NODE_TABLE_CFG_ECC_EN_MASK 7259,526985
#define I40E_TSCD_NODE_TABLE_CFG_ECC_INVERT_1_SHIFT 7260,527091
#define I40E_TSCD_NODE_TABLE_CFG_ECC_INVERT_1_MASK 7261,527145
#define I40E_TSCD_NODE_TABLE_CFG_ECC_INVERT_2_SHIFT 7262,527257
#define I40E_TSCD_NODE_TABLE_CFG_ECC_INVERT_2_MASK 7263,527311
#define I40E_TSCD_NODE_TABLE_CFG_LS_FORCE_SHIFT 7264,527423
#define I40E_TSCD_NODE_TABLE_CFG_LS_FORCE_MASK 7265,527477
#define I40E_TSCD_NODE_TABLE_CFG_LS_BYPASS_SHIFT 7266,527585
#define I40E_TSCD_NODE_TABLE_CFG_LS_BYPASS_MASK 7267,527639
#define I40E_TSCD_NODE_TABLE_CFG_MASK_INT_SHIFT 7268,527748
#define I40E_TSCD_NODE_TABLE_CFG_MASK_INT_MASK 7269,527802
#define I40E_TSCD_NODE_TABLE_CFG_FIX_CNT_SHIFT 7270,527910
#define I40E_TSCD_NODE_TABLE_CFG_FIX_CNT_MASK 7271,527964
#define I40E_TSCD_NODE_TABLE_CFG_ERR_CNT_SHIFT 7272,528071
#define I40E_TSCD_NODE_TABLE_CFG_ERR_CNT_MASK 7273,528125
#define I40E_TSCD_NODE_TABLE_CFG_RME_SHIFT 7274,528232
#define I40E_TSCD_NODE_TABLE_CFG_RME_MASK 7275,528287
#define I40E_TSCD_NODE_TABLE_CFG_RM_SHIFT 7276,528390
#define I40E_TSCD_NODE_TABLE_CFG_RM_MASK 7277,528445
#define I40E_TSCD_NODE_TABLE_STATUS 7279,528548
#define I40E_TSCD_NODE_TABLE_STATUS_ECC_ERR_SHIFT 7280,528635
#define I40E_TSCD_NODE_TABLE_STATUS_ECC_ERR_MASK 7281,528696
#define I40E_TSCD_NODE_TABLE_STATUS_ECC_FIX_SHIFT 7282,528813
#define I40E_TSCD_NODE_TABLE_STATUS_ECC_FIX_MASK 7283,528874
#define I40E_TSCD_NODE_TABLE_STATUS_INIT_DONE_SHIFT 7284,528991
#define I40E_TSCD_NODE_TABLE_STATUS_INIT_DONE_MASK 7285,529052
#define I40E_TSCD_NODE_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT 7286,529171
#define I40E_TSCD_NODE_TABLE_STATUS_GLOBAL_INIT_DONE_MASK 7287,529232
#define I40E_TSCD_RL_MAP_TABLE_CFG 7289,529359
#define I40E_TSCD_RL_MAP_TABLE_CFG_ECC_EN_SHIFT 7290,529441
#define I40E_TSCD_RL_MAP_TABLE_CFG_ECC_EN_MASK 7291,529497
#define I40E_TSCD_RL_MAP_TABLE_CFG_ECC_INVERT_1_SHIFT 7292,529607
#define I40E_TSCD_RL_MAP_TABLE_CFG_ECC_INVERT_1_MASK 7293,529663
#define I40E_TSCD_RL_MAP_TABLE_CFG_ECC_INVERT_2_SHIFT 7294,529779
#define I40E_TSCD_RL_MAP_TABLE_CFG_ECC_INVERT_2_MASK 7295,529835
#define I40E_TSCD_RL_MAP_TABLE_CFG_LS_FORCE_SHIFT 7296,529951
#define I40E_TSCD_RL_MAP_TABLE_CFG_LS_FORCE_MASK 7297,530007
#define I40E_TSCD_RL_MAP_TABLE_CFG_LS_BYPASS_SHIFT 7298,530119
#define I40E_TSCD_RL_MAP_TABLE_CFG_LS_BYPASS_MASK 7299,530175
#define I40E_TSCD_RL_MAP_TABLE_CFG_MASK_INT_SHIFT 7300,530288
#define I40E_TSCD_RL_MAP_TABLE_CFG_MASK_INT_MASK 7301,530344
#define I40E_TSCD_RL_MAP_TABLE_CFG_FIX_CNT_SHIFT 7302,530456
#define I40E_TSCD_RL_MAP_TABLE_CFG_FIX_CNT_MASK 7303,530512
#define I40E_TSCD_RL_MAP_TABLE_CFG_ERR_CNT_SHIFT 7304,530623
#define I40E_TSCD_RL_MAP_TABLE_CFG_ERR_CNT_MASK 7305,530679
#define I40E_TSCD_RL_MAP_TABLE_CFG_RME_SHIFT 7306,530790
#define I40E_TSCD_RL_MAP_TABLE_CFG_RME_MASK 7307,530847
#define I40E_TSCD_RL_MAP_TABLE_CFG_RM_SHIFT 7308,530954
#define I40E_TSCD_RL_MAP_TABLE_CFG_RM_MASK 7309,531011
#define I40E_TSCD_RL_MAP_TABLE_STATUS 7311,531118
#define I40E_TSCD_RL_MAP_TABLE_STATUS_ECC_ERR_SHIFT 7312,531207
#define I40E_TSCD_RL_MAP_TABLE_STATUS_ECC_ERR_MASK 7313,531270
#define I40E_TSCD_RL_MAP_TABLE_STATUS_ECC_FIX_SHIFT 7314,531391
#define I40E_TSCD_RL_MAP_TABLE_STATUS_ECC_FIX_MASK 7315,531454
#define I40E_TSCD_RL_MAP_TABLE_STATUS_INIT_DONE_SHIFT 7316,531575
#define I40E_TSCD_RL_MAP_TABLE_STATUS_INIT_DONE_MASK 7317,531638
#define I40E_TSCD_RL_MAP_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT 7318,531761
#define I40E_TSCD_RL_MAP_TABLE_STATUS_GLOBAL_INIT_DONE_MASK 7319,531824
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG 7321,531955
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_EN_SHIFT 7322,532046
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_EN_MASK 7323,532111
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_INVERT_1_SHIFT 7324,532239
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_INVERT_1_MASK 7325,532304
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_INVERT_2_SHIFT 7326,532438
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ECC_INVERT_2_MASK 7327,532503
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_LS_FORCE_SHIFT 7328,532637
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_LS_FORCE_MASK 7329,532702
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_LS_BYPASS_SHIFT 7330,532832
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_LS_BYPASS_MASK 7331,532897
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_MASK_INT_SHIFT 7332,533028
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_MASK_INT_MASK 7333,533093
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_FIX_CNT_SHIFT 7334,533223
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_FIX_CNT_MASK 7335,533288
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ERR_CNT_SHIFT 7336,533417
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_ERR_CNT_MASK 7337,533482
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_RME_SHIFT 7338,533611
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_RME_MASK 7339,533677
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_RM_SHIFT 7340,533802
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_CFG_RM_MASK 7341,533868
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS 7343,533993
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_ECC_ERR_SHIFT 7344,534091
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_ECC_ERR_MASK 7345,534163
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_ECC_FIX_SHIFT 7346,534302
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_ECC_FIX_MASK 7347,534374
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_INIT_DONE_SHIFT 7348,534513
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_INIT_DONE_MASK 7349,534585
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_GLOBAL_INIT_DONE_SHIFT 7350,534726
#define I40E_TSCD_SHARED_BW_LIMIT_TABLE_STATUS_GLOBAL_INIT_DONE_MASK 7351,534798
#define I40E_TXDBG_GL_CNTRL 7353,534947
#define I40E_TXDBG_GL_CNTRL_TXDBG_MODE_SHIFT 7354,535022
#define I40E_TXDBG_GL_CNTRL_TXDBG_MODE_MASK 7355,535069
#define I40E_TXDBG_RD_ENTITY 7357,535168
#define I40E_TXDBG_RD_ENTITY_RD_LOG_SHIFT 7358,535240
#define I40E_TXDBG_RD_ENTITY_RD_LOG_MASK 7359,535284
#define I40E_TXDBG_RD_ENTITY_CNTRL 7361,535384
#define I40E_TXDBG_RD_ENTITY_CNTRL_RD_ENTITY_NUM_SHIFT 7362,535469
#define I40E_TXDBG_RD_ENTITY_CNTRL_RD_ENTITY_NUM_MASK 7363,535526
#define I40E_TXUPDBG_ITR_CAUSE_CTL 7365,535647
#define I40E_TXUPDBG_ITR_CAUSE_CTL_FILTER_FLOW_EN_SHIFT 7366,535733
#define I40E_TXUPDBG_ITR_CAUSE_CTL_FILTER_FLOW_EN_MASK 7367,535791
#define I40E_TXUPDBG_ITR_CAUSE_CTL_FLOW_ID_SHIFT 7368,535911
#define I40E_TXUPDBG_ITR_CAUSE_CTL_FLOW_ID_MASK 7369,535969
#define I40E_TXUPDBG_ITR_CAUSE_CTL_EVENT_ID_SHIFT 7370,536084
#define I40E_TXUPDBG_ITR_CAUSE_CTL_EVENT_ID_MASK 7371,536143
#define I40E_TXUPDBG_ITR_DONE_CTL 7373,536258
#define I40E_TXUPDBG_ITR_DONE_CTL_FILTER_FLOW_EN_SHIFT 7374,536343
#define I40E_TXUPDBG_ITR_DONE_CTL_FILTER_FLOW_EN_MASK 7375,536400
#define I40E_TXUPDBG_ITR_DONE_CTL_FLOW_ID_SHIFT 7376,536518
#define I40E_TXUPDBG_ITR_DONE_CTL_FLOW_ID_MASK 7377,536575
#define I40E_TXUPDBG_ITR_DONE_CTL_EVENT_ID_SHIFT 7378,536688
#define I40E_TXUPDBG_ITR_DONE_CTL_EVENT_ID_MASK 7379,536746
#define I40E_TXUPDBG_ITR_EXP_CTL 7381,536859
#define I40E_TXUPDBG_ITR_EXP_CTL_FILTER_FLOW_EN_SHIFT 7382,536943
#define I40E_TXUPDBG_ITR_EXP_CTL_FILTER_FLOW_EN_MASK 7383,536999
#define I40E_TXUPDBG_ITR_EXP_CTL_FLOW_ID_SHIFT 7384,537115
#define I40E_TXUPDBG_ITR_EXP_CTL_FLOW_ID_MASK 7385,537171
#define I40E_TXUPDBG_ITR_EXP_CTL_EVENT_ID_SHIFT 7386,537282
#define I40E_TXUPDBG_ITR_EXP_CTL_EVENT_ID_MASK 7387,537339
#define I40E_TXUPDBG_MAC0IN_CTL 7389,537450
#define I40E_TXUPDBG_MAC0IN_CTL_FILTER_FLOW_EN_SHIFT 7390,537533
#define I40E_TXUPDBG_MAC0IN_CTL_FILTER_FLOW_EN_MASK 7391,537588
#define I40E_TXUPDBG_MAC0IN_CTL_FLOW_ID_SHIFT 7392,537702
#define I40E_TXUPDBG_MAC0IN_CTL_FLOW_ID_MASK 7393,537757
#define I40E_TXUPDBG_MAC0IN_CTL_EVENT_ID_SHIFT 7394,537866
#define I40E_TXUPDBG_MAC0IN_CTL_EVENT_ID_MASK 7395,537922
#define I40E_TXUPDBG_MAC1IN_CTL 7397,538031
#define I40E_TXUPDBG_MAC1IN_CTL_FILTER_FLOW_EN_SHIFT 7398,538114
#define I40E_TXUPDBG_MAC1IN_CTL_FILTER_FLOW_EN_MASK 7399,538169
#define I40E_TXUPDBG_MAC1IN_CTL_FLOW_ID_SHIFT 7400,538283
#define I40E_TXUPDBG_MAC1IN_CTL_FLOW_ID_MASK 7401,538338
#define I40E_TXUPDBG_MAC1IN_CTL_EVENT_ID_SHIFT 7402,538447
#define I40E_TXUPDBG_MAC1IN_CTL_EVENT_ID_MASK 7403,538503
#define I40E_TXUPDBG_MAC2IN_CTL 7405,538612
#define I40E_TXUPDBG_MAC2IN_CTL_FILTER_FLOW_EN_SHIFT 7406,538695
#define I40E_TXUPDBG_MAC2IN_CTL_FILTER_FLOW_EN_MASK 7407,538750
#define I40E_TXUPDBG_MAC2IN_CTL_FLOW_ID_SHIFT 7408,538864
#define I40E_TXUPDBG_MAC2IN_CTL_FLOW_ID_MASK 7409,538919
#define I40E_TXUPDBG_MAC2IN_CTL_EVENT_ID_SHIFT 7410,539028
#define I40E_TXUPDBG_MAC2IN_CTL_EVENT_ID_MASK 7411,539084
#define I40E_TXUPDBG_MAC3IN_CTL 7413,539193
#define I40E_TXUPDBG_MAC3IN_CTL_FILTER_FLOW_EN_SHIFT 7414,539276
#define I40E_TXUPDBG_MAC3IN_CTL_FILTER_FLOW_EN_MASK 7415,539331
#define I40E_TXUPDBG_MAC3IN_CTL_FLOW_ID_SHIFT 7416,539445
#define I40E_TXUPDBG_MAC3IN_CTL_FLOW_ID_MASK 7417,539500
#define I40E_TXUPDBG_MAC3IN_CTL_EVENT_ID_SHIFT 7418,539609
#define I40E_TXUPDBG_MAC3IN_CTL_EVENT_ID_MASK 7419,539665
#define I40E_TXUPDBG_MSIX_CTL 7421,539774
#define I40E_TXUPDBG_MSIX_CTL_FILTER_FLOW_EN_SHIFT 7422,539855
#define I40E_TXUPDBG_MSIX_CTL_FILTER_FLOW_EN_MASK 7423,539908
#define I40E_TXUPDBG_MSIX_CTL_FLOW_ID_SHIFT 7424,540018
#define I40E_TXUPDBG_MSIX_CTL_FLOW_ID_MASK 7425,540071
#define I40E_TXUPDBG_MSIX_CTL_EVENT_ID_SHIFT 7426,540176
#define I40E_TXUPDBG_MSIX_CTL_EVENT_ID_MASK 7427,540230
#define I40E_TXUPDBG_Q_SCHED_CTL 7429,540335
#define I40E_TXUPDBG_Q_SCHED_CTL_FILTER_FLOW_EN_SHIFT 7430,540419
#define I40E_TXUPDBG_Q_SCHED_CTL_FILTER_FLOW_EN_MASK 7431,540475
#define I40E_TXUPDBG_Q_SCHED_CTL_FLOW_ID_SHIFT 7432,540591
#define I40E_TXUPDBG_Q_SCHED_CTL_FLOW_ID_MASK 7433,540647
#define I40E_TXUPDBG_Q_SCHED_CTL_FLOW_CHOOSER_SHIFT 7434,540758
#define I40E_TXUPDBG_Q_SCHED_CTL_FLOW_CHOOSER_MASK 7435,540815
#define I40E_TXUPDBG_Q_SCHED_CTL_EVENT_ID_SHIFT 7436,540929
#define I40E_TXUPDBG_Q_SCHED_CTL_EVENT_ID_MASK 7437,540986
#define I40E_TXUPDBG_QG_SCHED_CTL 7439,541097
#define I40E_TXUPDBG_QG_SCHED_CTL_FILTER_FLOW_EN_SHIFT 7440,541182
#define I40E_TXUPDBG_QG_SCHED_CTL_FILTER_FLOW_EN_MASK 7441,541239
#define I40E_TXUPDBG_QG_SCHED_CTL_FLOW_ID_SHIFT 7442,541357
#define I40E_TXUPDBG_QG_SCHED_CTL_FLOW_ID_MASK 7443,541414
#define I40E_TXUPDBG_QG_SCHED_CTL_EVENT_ID_SHIFT 7444,541527
#define I40E_TXUPDBG_QG_SCHED_CTL_EVENT_ID_MASK 7445,541585
#define I40E_TXUPDBG_TAIL_BUMP_CTL 7447,541698
#define I40E_TXUPDBG_TAIL_BUMP_CTL_FILTER_FLOW_EN_SHIFT 7448,541784
#define I40E_TXUPDBG_TAIL_BUMP_CTL_FILTER_FLOW_EN_MASK 7449,541842
#define I40E_TXUPDBG_TAIL_BUMP_CTL_FLOW_ID_SHIFT 7450,541962
#define I40E_TXUPDBG_TAIL_BUMP_CTL_FLOW_ID_MASK 7451,542020
#define I40E_TXUPDBG_TAIL_BUMP_CTL_EVENT_ID_SHIFT 7452,542135
#define I40E_TXUPDBG_TAIL_BUMP_CTL_EVENT_ID_MASK 7453,542194
#define I40E_TXUPDBG_TCBIN_CTL 7455,542309
#define I40E_TXUPDBG_TCBIN_CTL_FILTER_FLOW_EN_SHIFT 7456,542391
#define I40E_TXUPDBG_TCBIN_CTL_FILTER_FLOW_EN_MASK 7457,542445
#define I40E_TXUPDBG_TCBIN_CTL_FLOW_ID_SHIFT 7458,542557
#define I40E_TXUPDBG_TCBIN_CTL_FLOW_ID_MASK 7459,542611
#define I40E_TXUPDBG_TCBIN_CTL_FLOW_CHOOSER_SHIFT 7460,542718
#define I40E_TXUPDBG_TCBIN_CTL_FLOW_CHOOSER_MASK 7461,542773
#define I40E_TXUPDBG_TCBIN_CTL_EVENT_ID_SHIFT 7462,542883
#define I40E_TXUPDBG_TCBIN_CTL_EVENT_ID_MASK 7463,542938
#define I40E_TXUPDBG_TDPUIN_CTL 7465,543045
#define I40E_TXUPDBG_TDPUIN_CTL_FILTER_FLOW_EN_SHIFT 7466,543128
#define I40E_TXUPDBG_TDPUIN_CTL_FILTER_FLOW_EN_MASK 7467,543183
#define I40E_TXUPDBG_TDPUIN_CTL_FLOW_ID_SHIFT 7468,543297
#define I40E_TXUPDBG_TDPUIN_CTL_FLOW_ID_MASK 7469,543352
#define I40E_TXUPDBG_TDPUIN_CTL_FLOW_CHOOSER_SHIFT 7470,543461
#define I40E_TXUPDBG_TDPUIN_CTL_FLOW_CHOOSER_MASK 7471,543517
#define I40E_TXUPDBG_TDPUIN_CTL_EVENT_ID_SHIFT 7472,543629
#define I40E_TXUPDBG_TDPUIN_CTL_EVENT_ID_MASK 7473,543685
#define I40E_TXUPDBG_TLAN2_CTL 7475,543794
#define I40E_TXUPDBG_TLAN2_CTL_FILTER_FLOW_EN_SHIFT 7476,543876
#define I40E_TXUPDBG_TLAN2_CTL_FILTER_FLOW_EN_MASK 7477,543930
#define I40E_TXUPDBG_TLAN2_CTL_FLOW_ID_SHIFT 7478,544042
#define I40E_TXUPDBG_TLAN2_CTL_FLOW_ID_MASK 7479,544096
#define I40E_TXUPDBG_TLAN2_CTL_FLOW_CHOOSER_SHIFT 7480,544203
#define I40E_TXUPDBG_TLAN2_CTL_FLOW_CHOOSER_MASK 7481,544258
#define I40E_TXUPDBG_TLAN2_CTL_EVENT_ID_A_SHIFT 7482,544368
#define I40E_TXUPDBG_TLAN2_CTL_EVENT_ID_A_MASK 7483,544423
#define I40E_TXUPDBG_TLAN2_CTL_EVENT_ID_B_SHIFT 7484,544531
#define I40E_TXUPDBG_TLAN2_CTL_EVENT_ID_B_MASK 7485,544586
#define I40E_TXUPDBG_TPBIN_CTL 7487,544695
#define I40E_TXUPDBG_TPBIN_CTL_FILTER_FLOW_EN_SHIFT 7488,544777
#define I40E_TXUPDBG_TPBIN_CTL_FILTER_FLOW_EN_MASK 7489,544831
#define I40E_TXUPDBG_TPBIN_CTL_FLOW_ID_SHIFT 7490,544943
#define I40E_TXUPDBG_TPBIN_CTL_FLOW_ID_MASK 7491,544997
#define I40E_TXUPDBG_TPBIN_CTL_FLOW_CHOOSER_SHIFT 7492,545104
#define I40E_TXUPDBG_TPBIN_CTL_FLOW_CHOOSER_MASK 7493,545159
#define I40E_TXUPDBG_TPBIN_CTL_EVENT_ID_SHIFT 7494,545269
#define I40E_TXUPDBG_TPBIN_CTL_EVENT_ID_MASK 7495,545324
#define I40E_TXUPDBG_WA_CTL 7497,545431
#define I40E_TXUPDBG_WA_CTL_FILTER_FLOW_EN_SHIFT 7498,545510
#define I40E_TXUPDBG_WA_CTL_FILTER_FLOW_EN_MASK 7499,545561
#define I40E_TXUPDBG_WA_CTL_FLOW_ID_SHIFT 7500,545667
#define I40E_TXUPDBG_WA_CTL_FLOW_ID_MASK 7501,545718
#define I40E_TXUPDBG_WA_CTL_EVENT_ID_A_SHIFT 7502,545819
#define I40E_TXUPDBG_WA_CTL_EVENT_ID_A_MASK 7503,545871
#define I40E_TXUPDBG_WA_CTL_EVENT_ID_B_SHIFT 7504,545973
#define I40E_TXUPDBG_WA_CTL_EVENT_ID_B_MASK 7505,546025
#define I40E_WAIT_CMD_BUF_MEM_CFG 7507,546128
#define I40E_WAIT_CMD_BUF_MEM_CFG_ECC_EN_SHIFT 7508,546209
#define I40E_WAIT_CMD_BUF_MEM_CFG_ECC_EN_MASK 7509,546264
#define I40E_WAIT_CMD_BUF_MEM_CFG_ECC_INVERT_1_SHIFT 7510,546372
#define I40E_WAIT_CMD_BUF_MEM_CFG_ECC_INVERT_1_MASK 7511,546427
#define I40E_WAIT_CMD_BUF_MEM_CFG_ECC_INVERT_2_SHIFT 7512,546541
#define I40E_WAIT_CMD_BUF_MEM_CFG_ECC_INVERT_2_MASK 7513,546596
#define I40E_WAIT_CMD_BUF_MEM_CFG_LS_FORCE_SHIFT 7514,546710
#define I40E_WAIT_CMD_BUF_MEM_CFG_LS_FORCE_MASK 7515,546765
#define I40E_WAIT_CMD_BUF_MEM_CFG_LS_BYPASS_SHIFT 7516,546875
#define I40E_WAIT_CMD_BUF_MEM_CFG_LS_BYPASS_MASK 7517,546930
#define I40E_WAIT_CMD_BUF_MEM_CFG_MASK_INT_SHIFT 7518,547041
#define I40E_WAIT_CMD_BUF_MEM_CFG_MASK_INT_MASK 7519,547096
#define I40E_WAIT_CMD_BUF_MEM_CFG_FIX_CNT_SHIFT 7520,547206
#define I40E_WAIT_CMD_BUF_MEM_CFG_FIX_CNT_MASK 7521,547261
#define I40E_WAIT_CMD_BUF_MEM_CFG_ERR_CNT_SHIFT 7522,547370
#define I40E_WAIT_CMD_BUF_MEM_CFG_ERR_CNT_MASK 7523,547425
#define I40E_WAIT_CMD_BUF_MEM_CFG_RME_SHIFT 7524,547534
#define I40E_WAIT_CMD_BUF_MEM_CFG_RME_MASK 7525,547590
#define I40E_WAIT_CMD_BUF_MEM_CFG_RM_SHIFT 7526,547695
#define I40E_WAIT_CMD_BUF_MEM_CFG_RM_MASK 7527,547751
#define I40E_WAIT_CMD_BUF_MEM_STATUS 7529,547856
#define I40E_WAIT_CMD_BUF_MEM_STATUS_ECC_ERR_SHIFT 7530,547944
#define I40E_WAIT_CMD_BUF_MEM_STATUS_ECC_ERR_MASK 7531,548006
#define I40E_WAIT_CMD_BUF_MEM_STATUS_ECC_FIX_SHIFT 7532,548125
#define I40E_WAIT_CMD_BUF_MEM_STATUS_ECC_FIX_MASK 7533,548187
#define I40E_WAIT_CMD_BUF_MEM_STATUS_INIT_DONE_SHIFT 7534,548306
#define I40E_WAIT_CMD_BUF_MEM_STATUS_INIT_DONE_MASK 7535,548368
#define I40E_WAIT_CMD_BUF_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 7536,548489
#define I40E_WAIT_CMD_BUF_MEM_STATUS_GLOBAL_INIT_DONE_MASK 7537,548551
#define I40E_WAIT_CMD_MNG_MEM_CFG 7539,548680
#define I40E_WAIT_CMD_MNG_MEM_CFG_ECC_EN_SHIFT 7540,548761
#define I40E_WAIT_CMD_MNG_MEM_CFG_ECC_EN_MASK 7541,548816
#define I40E_WAIT_CMD_MNG_MEM_CFG_ECC_INVERT_1_SHIFT 7542,548924
#define I40E_WAIT_CMD_MNG_MEM_CFG_ECC_INVERT_1_MASK 7543,548979
#define I40E_WAIT_CMD_MNG_MEM_CFG_ECC_INVERT_2_SHIFT 7544,549093
#define I40E_WAIT_CMD_MNG_MEM_CFG_ECC_INVERT_2_MASK 7545,549148
#define I40E_WAIT_CMD_MNG_MEM_CFG_LS_FORCE_SHIFT 7546,549262
#define I40E_WAIT_CMD_MNG_MEM_CFG_LS_FORCE_MASK 7547,549317
#define I40E_WAIT_CMD_MNG_MEM_CFG_LS_BYPASS_SHIFT 7548,549427
#define I40E_WAIT_CMD_MNG_MEM_CFG_LS_BYPASS_MASK 7549,549482
#define I40E_WAIT_CMD_MNG_MEM_CFG_MASK_INT_SHIFT 7550,549593
#define I40E_WAIT_CMD_MNG_MEM_CFG_MASK_INT_MASK 7551,549648
#define I40E_WAIT_CMD_MNG_MEM_CFG_FIX_CNT_SHIFT 7552,549758
#define I40E_WAIT_CMD_MNG_MEM_CFG_FIX_CNT_MASK 7553,549813
#define I40E_WAIT_CMD_MNG_MEM_CFG_ERR_CNT_SHIFT 7554,549922
#define I40E_WAIT_CMD_MNG_MEM_CFG_ERR_CNT_MASK 7555,549977
#define I40E_WAIT_CMD_MNG_MEM_CFG_RME_SHIFT 7556,550086
#define I40E_WAIT_CMD_MNG_MEM_CFG_RME_MASK 7557,550142
#define I40E_WAIT_CMD_MNG_MEM_CFG_RM_SHIFT 7558,550247
#define I40E_WAIT_CMD_MNG_MEM_CFG_RM_MASK 7559,550303
#define I40E_WAIT_CMD_MNG_MEM_STATUS 7561,550408
#define I40E_WAIT_CMD_MNG_MEM_STATUS_ECC_ERR_SHIFT 7562,550496
#define I40E_WAIT_CMD_MNG_MEM_STATUS_ECC_ERR_MASK 7563,550558
#define I40E_WAIT_CMD_MNG_MEM_STATUS_ECC_FIX_SHIFT 7564,550677
#define I40E_WAIT_CMD_MNG_MEM_STATUS_ECC_FIX_MASK 7565,550739
#define I40E_WAIT_CMD_MNG_MEM_STATUS_INIT_DONE_SHIFT 7566,550858
#define I40E_WAIT_CMD_MNG_MEM_STATUS_INIT_DONE_MASK 7567,550920
#define I40E_WAIT_CMD_MNG_MEM_STATUS_GLOBAL_INIT_DONE_SHIFT 7568,551041
#define I40E_WAIT_CMD_MNG_MEM_STATUS_GLOBAL_INIT_DONE_MASK 7569,551103
#define I40E_WUC_ECC_COR_ERR 7571,551232
#define I40E_WUC_ECC_COR_ERR_CNT_SHIFT 7572,551299
#define I40E_WUC_ECC_COR_ERR_CNT_MASK 7573,551340
#define I40E_WUC_ECC_UNCOR_ERR 7575,551429
#define I40E_WUC_ECC_UNCOR_ERR_CNT_SHIFT 7576,551498
#define I40E_WUC_ECC_UNCOR_ERR_CNT_MASK 7577,551541
#define I40E_WUC_SP_FLEX_CFG 7579,551634
#define I40E_WUC_SP_FLEX_CFG_ECC_EN_SHIFT 7580,551710
#define I40E_WUC_SP_FLEX_CFG_ECC_EN_MASK 7581,551760
#define I40E_WUC_SP_FLEX_CFG_ECC_INVERT_1_SHIFT 7582,551858
#define I40E_WUC_SP_FLEX_CFG_ECC_INVERT_1_MASK 7583,551908
#define I40E_WUC_SP_FLEX_CFG_ECC_INVERT_2_SHIFT 7584,552012
#define I40E_WUC_SP_FLEX_CFG_ECC_INVERT_2_MASK 7585,552062
#define I40E_WUC_SP_FLEX_CFG_LS_FORCE_SHIFT 7586,552166
#define I40E_WUC_SP_FLEX_CFG_LS_FORCE_MASK 7587,552216
#define I40E_WUC_SP_FLEX_CFG_LS_BYPASS_SHIFT 7588,552316
#define I40E_WUC_SP_FLEX_CFG_LS_BYPASS_MASK 7589,552366
#define I40E_WUC_SP_FLEX_CFG_MASK_INT_SHIFT 7590,552467
#define I40E_WUC_SP_FLEX_CFG_MASK_INT_MASK 7591,552517
#define I40E_WUC_SP_FLEX_CFG_FIX_CNT_SHIFT 7592,552617
#define I40E_WUC_SP_FLEX_CFG_FIX_CNT_MASK 7593,552667
#define I40E_WUC_SP_FLEX_CFG_ERR_CNT_SHIFT 7594,552766
#define I40E_WUC_SP_FLEX_CFG_ERR_CNT_MASK 7595,552816
#define I40E_WUC_SP_FLEX_CFG_RME_SHIFT 7596,552915
#define I40E_WUC_SP_FLEX_CFG_RME_MASK 7597,552966
#define I40E_WUC_SP_FLEX_CFG_RM_SHIFT 7598,553061
#define I40E_WUC_SP_FLEX_CFG_RM_MASK 7599,553112
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG 7601,553207
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_EN_SHIFT 7602,553292
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_EN_MASK 7603,553351
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_INVERT_1_SHIFT 7604,553467
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_INVERT_1_MASK 7605,553526
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_INVERT_2_SHIFT 7606,553648
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_ECC_INVERT_2_MASK 7607,553707
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_LS_FORCE_SHIFT 7608,553829
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_LS_FORCE_MASK 7609,553888
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_LS_BYPASS_SHIFT 7610,554006
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_LS_BYPASS_MASK 7611,554065
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_MASK_INT_SHIFT 7612,554184
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_MASK_INT_MASK 7613,554243
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_FIX_CNT_SHIFT 7614,554361
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_FIX_CNT_MASK 7615,554420
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_ERR_CNT_SHIFT 7616,554537
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_ERR_CNT_MASK 7617,554596
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_RME_SHIFT 7618,554713
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_RME_MASK 7619,554773
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_RM_SHIFT 7620,554886
#define I40E_WUC_SP_FLEX_MASK_MEM_CFG_RM_MASK 7621,554946
#define I40E_WUC_SP_FLEX_MASK_STATUS 7623,555059
#define I40E_WUC_SP_FLEX_MASK_STATUS_ECC_ERR_SHIFT 7624,555147
#define I40E_WUC_SP_FLEX_MASK_STATUS_ECC_ERR_MASK 7625,555209
#define I40E_WUC_SP_FLEX_MASK_STATUS_ECC_FIX_SHIFT 7626,555328
#define I40E_WUC_SP_FLEX_MASK_STATUS_ECC_FIX_MASK 7627,555390
#define I40E_WUC_SP_FLEX_MASK_STATUS_INIT_DONE_SHIFT 7628,555509
#define I40E_WUC_SP_FLEX_MASK_STATUS_INIT_DONE_MASK 7629,555571
#define I40E_WUC_SP_FLEX_MASK_STATUS_GLOBAL_INIT_DONE_SHIFT 7630,555692
#define I40E_WUC_SP_FLEX_MASK_STATUS_GLOBAL_INIT_DONE_MASK 7631,555754
#define I40E_WUC_SP_FLEX_STATUS 7633,555883
#define I40E_WUC_SP_FLEX_STATUS_ECC_ERR_SHIFT 7634,555966
#define I40E_WUC_SP_FLEX_STATUS_ECC_ERR_MASK 7635,556023
#define I40E_WUC_SP_FLEX_STATUS_ECC_FIX_SHIFT 7636,556132
#define I40E_WUC_SP_FLEX_STATUS_ECC_FIX_MASK 7637,556189
#define I40E_WUC_SP_FLEX_STATUS_INIT_DONE_SHIFT 7638,556298
#define I40E_WUC_SP_FLEX_STATUS_INIT_DONE_MASK 7639,556355
#define I40E_WUC_SP_FLEX_STATUS_GLOBAL_INIT_DONE_SHIFT 7640,556466
#define I40E_WUC_SP_FLEX_STATUS_GLOBAL_INIT_DONE_MASK 7641,556523
#define I40E_GLINT_CTL 7647,556702
#define I40E_GLINT_CTL_DIS_AUTOMASK_PF0_SHIFT 7648,556778
#define I40E_GLINT_CTL_DIS_AUTOMASK_PF0_MASK 7649,556826
#define I40E_GLINT_CTL_DIS_AUTOMASK_VF0_SHIFT 7650,556926
#define I40E_GLINT_CTL_DIS_AUTOMASK_VF0_MASK 7651,556974
#define I40E_GLINT_CTL_DIS_AUTOMASK_N_SHIFT 7652,557074
#define I40E_GLINT_CTL_DIS_AUTOMASK_N_MASK 7653,557122
#define I40E_PFINT_ITR0_STAT(7655,557221
#define I40E_PFINT_ITR0_STAT_MAX_INDEX 7656,557327
#define I40E_PFINT_ITR0_STAT_ITR_EXPIRE_SHIFT 7657,557375
#define I40E_PFINT_ITR0_STAT_ITR_EXPIRE_MASK 7658,557423
#define I40E_PFINT_ITR0_STAT_EVENT_SHIFT 7659,557523
#define I40E_PFINT_ITR0_STAT_EVENT_MASK 7660,557571
#define I40E_PFINT_ITR0_STAT_ITR_TIME_SHIFT 7661,557666
#define I40E_PFINT_ITR0_STAT_ITR_TIME_MASK 7662,557714
#define I40E_PFINT_ITRN_STAT(7664,557815
#define I40E_PFINT_ITRN_STAT_MAX_INDEX 7665,557954
#define I40E_PFINT_ITRN_STAT_ITR_EXPIRE_SHIFT 7666,558002
#define I40E_PFINT_ITRN_STAT_ITR_EXPIRE_MASK 7667,558050
#define I40E_PFINT_ITRN_STAT_EVENT_SHIFT 7668,558150
#define I40E_PFINT_ITRN_STAT_EVENT_MASK 7669,558198
#define I40E_PFINT_ITRN_STAT_ITR_TIME_SHIFT 7670,558293
#define I40E_PFINT_ITRN_STAT_ITR_TIME_MASK 7671,558341
#define I40E_PFINT_RATE0_STAT 7673,558442
#define I40E_PFINT_RATE0_STAT_CREDIT_SHIFT 7674,558517
#define I40E_PFINT_RATE0_STAT_CREDIT_MASK 7675,558566
#define I40E_PFINT_RATE0_STAT_INTRL_TIME_SHIFT 7676,558664
#define I40E_PFINT_RATE0_STAT_INTRL_TIME_MASK 7677,558713
#define I40E_PFINT_RATEN_STAT(7679,558817
#define I40E_PFINT_RATEN_STAT_MAX_INDEX 7680,558928
#define I40E_PFINT_RATEN_STAT_CREDIT_SHIFT 7681,558979
#define I40E_PFINT_RATEN_STAT_CREDIT_MASK 7682,559028
#define I40E_PFINT_RATEN_STAT_INTRL_TIME_SHIFT 7683,559126
#define I40E_PFINT_RATEN_STAT_INTRL_TIME_MASK 7684,559175
#define I40E_VFINT_ITR0_STAT(7686,559279
#define I40E_VFINT_ITR0_STAT_MAX_INDEX 7687,559412
#define I40E_VFINT_ITR0_STAT_ITR_EXPIRE_SHIFT 7688,559460
#define I40E_VFINT_ITR0_STAT_ITR_EXPIRE_MASK 7689,559508
#define I40E_VFINT_ITR0_STAT_EVENT_SHIFT 7690,559608
#define I40E_VFINT_ITR0_STAT_EVENT_MASK 7691,559656
#define I40E_VFINT_ITR0_STAT_ITR_TIME_SHIFT 7692,559751
#define I40E_VFINT_ITR0_STAT_ITR_TIME_MASK 7693,559799
#define I40E_VFINT_ITRN_STAT(7695,559900
#define I40E_VFINT_ITRN_STAT_MAX_INDEX 7696,560039
#define I40E_VFINT_ITRN_STAT_ITR_EXPIRE_SHIFT 7697,560087
#define I40E_VFINT_ITRN_STAT_ITR_EXPIRE_MASK 7698,560135
#define I40E_VFINT_ITRN_STAT_EVENT_SHIFT 7699,560235
#define I40E_VFINT_ITRN_STAT_EVENT_MASK 7700,560283
#define I40E_VFINT_ITRN_STAT_ITR_TIME_SHIFT 7701,560378
#define I40E_VFINT_ITRN_STAT_ITR_TIME_MASK 7702,560426
#define I40E_VFINT_RATE0_STAT(7704,560527
#define I40E_VFINT_RATE0_STAT_MAX_INDEX 7705,560635
#define I40E_VFINT_RATE0_STAT_CREDIT_SHIFT 7706,560686
#define I40E_VFINT_RATE0_STAT_CREDIT_MASK 7707,560735
#define I40E_VFINT_RATE0_STAT_INTRL_TIME_SHIFT 7708,560833
#define I40E_VFINT_RATE0_STAT_INTRL_TIME_MASK 7709,560882
#define I40E_VFINT_RATEN_STAT(7711,560986
#define I40E_VFINT_RATEN_STAT_MAX_INDEX 7712,561097
#define I40E_VFINT_RATEN_STAT_CREDIT_SHIFT 7713,561148
#define I40E_VFINT_RATEN_STAT_CREDIT_MASK 7714,561197
#define I40E_VFINT_RATEN_STAT_INTRL_TIME_SHIFT 7715,561295
#define I40E_VFINT_RATEN_STAT_INTRL_TIME_MASK 7716,561344
#define I40E_GLLAN_PF_RECIPE(7720,561491
#define I40E_GLLAN_PF_RECIPE_MAX_INDEX 7721,561594
#define I40E_GLLAN_PF_RECIPE_RECIPE_SHIFT 7722,561639
#define I40E_GLLAN_PF_RECIPE_RECIPE_MASK 7723,561683
#define I40E_GLLAN_RCTL_1 7725,561776
#define I40E_GLLAN_RCTL_1_RXMAX_EXPANSION_SHIFT 7726,561854
#define I40E_GLLAN_RCTL_1_RXMAX_EXPANSION_MASK 7727,561905
#define I40E_GLLAN_RCTL_1_RXDWBCTL_SHIFT 7728,562009
#define I40E_GLLAN_RCTL_1_RXDWBCTL_MASK 7729,562060
#define I40E_GLLAN_RCTL_1_RXDRDCTL_SHIFT 7730,562157
#define I40E_GLLAN_RCTL_1_RXDRDCTL_MASK 7731,562208
#define I40E_GLLAN_RCTL_1_RXDESCRDROEN_SHIFT 7732,562305
#define I40E_GLLAN_RCTL_1_RXDESCRDROEN_MASK 7733,562356
#define I40E_GLLAN_RCTL_1_RXDATAWRROEN_SHIFT 7734,562457
#define I40E_GLLAN_RCTL_1_RXDATAWRROEN_MASK 7735,562508
#define I40E_GLLAN_TCTL_0 7737,562610
#define I40E_GLLAN_TCTL_0_TXLANTH_SHIFT 7738,562685
#define I40E_GLLAN_TCTL_0_TXLANTH_MASK 7739,562732
#define I40E_GLLAN_TCTL_0_TXDESCRDROEN_SHIFT 7740,562826
#define I40E_GLLAN_TCTL_0_TXDESCRDROEN_MASK 7741,562873
#define I40E_GLLAN_TCTL_1 7743,562972
#define I40E_GLLAN_TCTL_1_TXMAX_EXPANSION_SHIFT 7744,563051
#define I40E_GLLAN_TCTL_1_TXMAX_EXPANSION_MASK 7745,563102
#define I40E_GLLAN_TCTL_1_TXDATARDROEN_SHIFT 7746,563207
#define I40E_GLLAN_TCTL_1_TXDATARDROEN_MASK 7747,563258
#define I40E_GLLAN_TCTL_1_RCU_BYPASS_SHIFT 7748,563360
#define I40E_GLLAN_TCTL_1_RCU_BYPASS_MASK 7749,563411
#define I40E_GLLAN_TCTL_1_LSO_CACHE_BYPASS_SHIFT 7750,563511
#define I40E_GLLAN_TCTL_1_LSO_CACHE_BYPASS_MASK 7751,563562
#define I40E_GLLAN_TCTL_1_DBG_WB_SEL_SHIFT 7752,563668
#define I40E_GLLAN_TCTL_1_DBG_WB_SEL_MASK 7753,563719
#define I40E_GLLAN_TCTL_1_DBG_FORCE_RS_SHIFT 7754,563819
#define I40E_GLLAN_TCTL_1_DBG_FORCE_RS_MASK 7755,563871
#define I40E_GLLAN_TCTL_1_DBG_BYPASS_SHIFT 7756,563973
#define I40E_GLLAN_TCTL_1_DBG_BYPASS_MASK 7757,564025
#define I40E_GLLAN_TCTL_1_PRE_L2_ENA_SHIFT 7758,564127
#define I40E_GLLAN_TCTL_1_PRE_L2_ENA_MASK 7759,564179
#define I40E_GLLAN_TCTL_1_UR_PROT_DIS_SHIFT 7760,564279
#define I40E_GLLAN_TCTL_1_UR_PROT_DIS_MASK 7761,564331
#define I40E_GLLAN_TCTL_1_DBG_ECO_SHIFT 7762,564432
#define I40E_GLLAN_TCTL_1_DBG_ECO_MASK 7763,564484
#define I40E_GLLAN_TCTL_2 7765,564583
#define I40E_GLLAN_TCTL_2_TXMAX_EXPANSION_SHIFT 7766,564661
#define I40E_GLLAN_TCTL_2_TXMAX_EXPANSION_MASK 7767,564711
#define I40E_GLLAN_TCTL_2_STAT_DBG_ADDR_SHIFT 7768,564815
#define I40E_GLLAN_TCTL_2_STAT_DBG_ADDR_MASK 7769,564865
#define I40E_GLLAN_TCTL_2_STAT_DBG_DSEL_SHIFT 7770,564968
#define I40E_GLLAN_TCTL_2_STAT_DBG_DSEL_MASK 7771,565018
#define I40E_GLLAN_TCTL_2_ECO_SHIFT 7772,565120
#define I40E_GLLAN_TCTL_2_ECO_MASK 7773,565171
#define I40E_GLLAN_TXEMP_EN 7775,565268
#define I40E_GLLAN_TXEMP_EN_TXHOST_EN_SHIFT 7776,565342
#define I40E_GLLAN_TXEMP_EN_TXHOST_EN_MASK 7777,565388
#define I40E_GLLAN_TXHOST_EN 7779,565485
#define I40E_GLLAN_TXHOST_EN_TXHOST_EN_SHIFT 7780,565560
#define I40E_GLLAN_TXHOST_EN_TXHOST_EN_MASK 7781,565607
#define I40E_GLRCU_INDIRECT_ADDRESS 7783,565706
#define I40E_GLRCU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT 7784,565801
#define I40E_GLRCU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_MASK 7785,565868
#define I40E_GLRCU_INDIRECT_DATA(7787,566010
#define I40E_GLRCU_INDIRECT_DATA_MAX_INDEX 7788,566129
#define I40E_GLRCU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT 7789,566190
#define I40E_GLRCU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_MASK 7790,566251
#define I40E_GLRCU_LB_INDIRECT_ADDRESS 7792,566385
#define I40E_GLRCU_LB_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT 7793,566483
#define I40E_GLRCU_LB_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_MASK 7794,566553
#define I40E_GLRCU_LB_INDIRECT_DATA(7796,566701
#define I40E_GLRCU_LB_INDIRECT_DATA_MAX_INDEX 7797,566823
#define I40E_GLRCU_LB_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT 7798,566887
#define I40E_GLRCU_LB_INDIRECT_DATA_GLRCU_INDIRECT_DATA_MASK 7799,566951
#define I40E_GLRCU_RX_INDIRECT_ADDRESS 7801,567091
#define I40E_GLRCU_RX_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT 7802,567189
#define I40E_GLRCU_RX_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_MASK 7803,567259
#define I40E_GLRCU_RX_INDIRECT_DATA(7805,567407
#define I40E_GLRCU_RX_INDIRECT_DATA_MAX_INDEX 7806,567529
#define I40E_GLRCU_RX_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT 7807,567593
#define I40E_GLRCU_RX_INDIRECT_DATA_GLRCU_INDIRECT_DATA_MASK 7808,567657
#define I40E_GLRDPU_INDIRECT_ADDRESS 7810,567797
#define I40E_GLRDPU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT 7811,567893
#define I40E_GLRDPU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_MASK 7812,567961
#define I40E_GLRDPU_INDIRECT_DATA(7814,568105
#define I40E_GLRDPU_INDIRECT_DATA_MAX_INDEX 7815,568225
#define I40E_GLRDPU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT 7816,568287
#define I40E_GLRDPU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_MASK 7817,568349
#define I40E_GLTDPU_INDIRECT_ADDRESS 7819,568485
#define I40E_GLTDPU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_SHIFT 7820,568581
#define I40E_GLTDPU_INDIRECT_ADDRESS_GLRCU_INDIRECT_ADDRESS_MASK 7821,568649
#define I40E_GLTDPU_INDIRECT_DATA(7823,568793
#define I40E_GLTDPU_INDIRECT_DATA_MAX_INDEX 7824,568913
#define I40E_GLTDPU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_SHIFT 7825,568975
#define I40E_GLTDPU_INDIRECT_DATA_GLRCU_INDIRECT_DATA_MASK 7826,569037
#define I40E_GLTLAN_MIN_MAX_MSS 7828,569173
#define I40E_GLTLAN_MIN_MAX_MSS_MAHDL_SHIFT 7829,569247
#define I40E_GLTLAN_MIN_MAX_MSS_MAHDL_MASK 7830,569293
#define I40E_GLTLAN_MIN_MAX_MSS_MIHDL_SHIFT 7831,569392
#define I40E_GLTLAN_MIN_MAX_MSS_MIHDL_MASK 7832,569439
#define I40E_GLTLAN_MIN_MAX_MSS_RSV_SHIFT 7833,569537
#define I40E_GLTLAN_MIN_MAX_MSS_RSV_MASK 7834,569584
#define I40E_GLTLAN_MIN_MAX_PKT 7836,569680
#define I40E_GLTLAN_MIN_MAX_PKT_MAHDL_SHIFT 7837,569754
#define I40E_GLTLAN_MIN_MAX_PKT_MAHDL_MASK 7838,569800
#define I40E_GLTLAN_MIN_MAX_PKT_MIHDL_SHIFT 7839,569899
#define I40E_GLTLAN_MIN_MAX_PKT_MIHDL_MASK 7840,569946
#define I40E_GLTLAN_MIN_MAX_PKT_RSV_SHIFT 7841,570043
#define I40E_GLTLAN_MIN_MAX_PKT_RSV_MASK 7842,570090
#define I40E_PF_VT_PFALLOC_RLAN 7844,570187
#define I40E_PF_VT_PFALLOC_RLAN_FIRSTVF_SHIFT 7845,570263
#define I40E_PF_VT_PFALLOC_RLAN_FIRSTVF_MASK 7846,570311
#define I40E_PF_VT_PFALLOC_RLAN_LASTVF_SHIFT 7847,570412
#define I40E_PF_VT_PFALLOC_RLAN_LASTVF_MASK 7848,570460
#define I40E_PF_VT_PFALLOC_RLAN_VALID_SHIFT 7849,570560
#define I40E_PF_VT_PFALLOC_RLAN_VALID_MASK 7850,570609
#define I40E_PFLAN_QALLOC_CSR 7852,570708
#define I40E_PFLAN_QALLOC_CSR_FIRSTQ_SHIFT 7853,570781
#define I40E_PFLAN_QALLOC_CSR_FIRSTQ_MASK 7854,570826
#define I40E_PFLAN_QALLOC_CSR_LASTQ_SHIFT 7855,570922
#define I40E_PFLAN_QALLOC_CSR_LASTQ_MASK 7856,570968
#define I40E_PFLAN_QALLOC_CSR_VALID_SHIFT 7857,571063
#define I40E_PFLAN_QALLOC_CSR_VALID_MASK 7858,571109
#define I40E_PFLAN_QALLOC_INT 7860,571203
#define I40E_PFLAN_QALLOC_INT_FIRSTQ_SHIFT 7861,571276
#define I40E_PFLAN_QALLOC_INT_FIRSTQ_MASK 7862,571321
#define I40E_PFLAN_QALLOC_INT_LASTQ_SHIFT 7863,571417
#define I40E_PFLAN_QALLOC_INT_LASTQ_MASK 7864,571463
#define I40E_PFLAN_QALLOC_INT_VALID_SHIFT 7865,571558
#define I40E_PFLAN_QALLOC_INT_VALID_MASK 7866,571604
#define I40E_PFLAN_QALLOC_PMAT 7868,571698
#define I40E_PFLAN_QALLOC_PMAT_FIRSTQ_SHIFT 7869,571772
#define I40E_PFLAN_QALLOC_PMAT_FIRSTQ_MASK 7870,571818
#define I40E_PFLAN_QALLOC_PMAT_LASTQ_SHIFT 7871,571916
#define I40E_PFLAN_QALLOC_PMAT_LASTQ_MASK 7872,571963
#define I40E_PFLAN_QALLOC_PMAT_VALID_SHIFT 7873,572060
#define I40E_PFLAN_QALLOC_PMAT_VALID_MASK 7874,572107
#define I40E_PFLAN_QALLOC_RCB 7876,572203
#define I40E_PFLAN_QALLOC_RCB_FIRSTQ_SHIFT 7877,572276
#define I40E_PFLAN_QALLOC_RCB_FIRSTQ_MASK 7878,572321
#define I40E_PFLAN_QALLOC_RCB_LASTQ_SHIFT 7879,572417
#define I40E_PFLAN_QALLOC_RCB_LASTQ_MASK 7880,572463
#define I40E_PFLAN_QALLOC_RCB_VALID_SHIFT 7881,572558
#define I40E_PFLAN_QALLOC_RCB_VALID_MASK 7882,572604
#define I40E_PFLAN_QALLOC_RCU 7884,572698
#define I40E_PFLAN_QALLOC_RCU_FIRSTQ_SHIFT 7885,572771
#define I40E_PFLAN_QALLOC_RCU_FIRSTQ_MASK 7886,572816
#define I40E_PFLAN_QALLOC_RCU_LASTQ_SHIFT 7887,572912
#define I40E_PFLAN_QALLOC_RCU_LASTQ_MASK 7888,572958
#define I40E_PFLAN_QALLOC_RCU_VALID_SHIFT 7889,573053
#define I40E_PFLAN_QALLOC_RCU_VALID_MASK 7890,573099
#define I40E_PRTLAN_RXEMP_EN 7892,573193
#define I40E_PRTLAN_RXEMP_EN_RXHOST_EN_SHIFT 7893,573268
#define I40E_PRTLAN_RXEMP_EN_RXHOST_EN_MASK 7894,573315
#define I40E_PRTDCB_MPVCTL 7898,573441
#define I40E_PRTDCB_MPVCTL_PFCV_SHIFT 7899,573509
#define I40E_PRTDCB_MPVCTL_PFCV_MASK 7900,573549
#define I40E_PRTDCB_MPVCTL_RFCV_SHIFT 7901,573636
#define I40E_PRTDCB_MPVCTL_RFCV_MASK 7902,573677
#define I40E_PRTMAC_AN_LP_STATUS1 7904,573765
#define I40E_PRTMAC_AN_LP_STATUS1_LP_AN_PAGE_LOW_SHIFT 7905,573850
#define I40E_PRTMAC_AN_LP_STATUS1_LP_AN_PAGE_LOW_MASK 7906,573907
#define I40E_PRTMAC_AN_LP_STATUS1_AN_ARB_STATE_SHIFT 7907,574028
#define I40E_PRTMAC_AN_LP_STATUS1_AN_ARB_STATE_MASK 7908,574086
#define I40E_PRTMAC_AN_LP_STATUS1_RSVD_SHIFT 7909,574202
#define I40E_PRTMAC_AN_LP_STATUS1_RSVD_MASK 7910,574260
#define I40E_PRTMAC_HLCTL 7912,574371
#define I40E_PRTMAC_HLCTL_APPEND_CRC_SHIFT 7913,574447
#define I40E_PRTMAC_HLCTL_APPEND_CRC_MASK 7914,574495
#define I40E_PRTMAC_HLCTL_RXCRCSTRP_SHIFT 7915,574592
#define I40E_PRTMAC_HLCTL_RXCRCSTRP_MASK 7916,574640
#define I40E_PRTMAC_HLCTL_JUMBOEN_SHIFT 7917,574736
#define I40E_PRTMAC_HLCTL_JUMBOEN_MASK 7918,574784
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD3_SHIFT 7919,574878
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD3_MASK 7920,574926
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD4_SHIFT 7921,575025
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD4_MASK 7922,575073
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD5_SHIFT 7923,575172
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD5_MASK 7924,575220
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD6_SHIFT 7925,575319
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD6_MASK 7926,575367
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD7_SHIFT 7927,575466
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD7_MASK 7928,575514
#define I40E_PRTMAC_HLCTL_SOFTRESET_SHIFT 7929,575613
#define I40E_PRTMAC_HLCTL_SOFTRESET_MASK 7930,575661
#define I40E_PRTMAC_HLCTL_TXPADEN_SHIFT 7931,575757
#define I40E_PRTMAC_HLCTL_TXPADEN_MASK 7932,575806
#define I40E_PRTMAC_HLCTL_TX_ENABLE_SHIFT 7933,575900
#define I40E_PRTMAC_HLCTL_TX_ENABLE_MASK 7934,575949
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD12_SHIFT 7935,576045
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD12_MASK 7936,576094
#define I40E_PRTMAC_HLCTL_RX_ENABLE_SHIFT 7937,576194
#define I40E_PRTMAC_HLCTL_RX_ENABLE_MASK 7938,576243
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD14_SHIFT 7939,576339
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD14_MASK 7940,576388
#define I40E_PRTMAC_HLCTL_LPBK_SHIFT 7941,576488
#define I40E_PRTMAC_HLCTL_LPBK_MASK 7942,576537
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD16_SHIFT 7943,576628
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD16_MASK 7944,576677
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD17_SHIFT 7945,576777
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD17_MASK 7946,576826
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD18_SHIFT 7947,576926
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD18_MASK 7948,576975
#define I40E_PRTMAC_HLCTL_TXLB2NET_SHIFT 7949,577075
#define I40E_PRTMAC_HLCTL_TXLB2NET_MASK 7950,577124
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD20_SHIFT 7951,577219
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD20_MASK 7952,577268
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD24_SHIFT 7953,577368
#define I40E_PRTMAC_HLCTL_LEGACY_RSVD24_MASK 7954,577417
#define I40E_PRTMAC_HLCTL_RXLNGTHERREN_SHIFT 7955,577517
#define I40E_PRTMAC_HLCTL_RXLNGTHERREN_MASK 7956,577566
#define I40E_PRTMAC_HLCTL_RXPADSTRIPEN_SHIFT 7957,577665
#define I40E_PRTMAC_HLCTL_RXPADSTRIPEN_MASK 7958,577714
#define I40E_PRTMAC_HLCTLA 7960,577814
#define I40E_PRTMAC_HLCTLA_DROP_US_PKTS_SHIFT 7961,577891
#define I40E_PRTMAC_HLCTLA_DROP_US_PKTS_MASK 7962,577940
#define I40E_PRTMAC_HLCTLA_RX_FWRD_CTRL_SHIFT 7963,578041
#define I40E_PRTMAC_HLCTLA_RX_FWRD_CTRL_MASK 7964,578090
#define I40E_PRTMAC_HLCTLA_CHOP_OS_PKT_SHIFT 7965,578191
#define I40E_PRTMAC_HLCTLA_CHOP_OS_PKT_MASK 7966,578240
#define I40E_PRTMAC_HLCTLA_TX_HYSTERESIS_SHIFT 7967,578340
#define I40E_PRTMAC_HLCTLA_TX_HYSTERESIS_MASK 7968,578389
#define I40E_PRTMAC_HLCTLA_HYS_FLUSH_PKT_SHIFT 7969,578491
#define I40E_PRTMAC_HLCTLA_HYS_FLUSH_PKT_MASK 7970,578540
#define I40E_PRTMAC_HLSTA 7972,578643
#define I40E_PRTMAC_HLSTA_REVID_SHIFT 7973,578718
#define I40E_PRTMAC_HLSTA_REVID_MASK 7974,578765
#define I40E_PRTMAC_HLSTA_RESERVED_2_SHIFT 7975,578856
#define I40E_PRTMAC_HLSTA_RESERVED_2_MASK 7976,578903
#define I40E_PRTMAC_HLSTA_RXERRSYM_SHIFT 7977,578999
#define I40E_PRTMAC_HLSTA_RXERRSYM_MASK 7978,579046
#define I40E_PRTMAC_HLSTA_RXILLSYM_SHIFT 7979,579140
#define I40E_PRTMAC_HLSTA_RXILLSYM_MASK 7980,579187
#define I40E_PRTMAC_HLSTA_RXIDLERR_SHIFT 7981,579281
#define I40E_PRTMAC_HLSTA_RXIDLERR_MASK 7982,579328
#define I40E_PRTMAC_HLSTA_LEGACY_RSVD1_SHIFT 7983,579422
#define I40E_PRTMAC_HLSTA_LEGACY_RSVD1_MASK 7984,579469
#define I40E_PRTMAC_HLSTA_LEGACY_RSVD2_SHIFT 7985,579567
#define I40E_PRTMAC_HLSTA_LEGACY_RSVD2_MASK 7986,579614
#define I40E_PRTMAC_HSEC_CTL_INTERNAL 7988,579713
#define I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_RX_SWZL_SHIFT 7989,579809
#define I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_RX_SWZL_MASK 7990,579877
#define I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_TX_SWZL_SHIFT 7991,580008
#define I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_TX_SWZL_MASK 7992,580076
#define I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_CTL_RX_CHECK_ACK_SHIFT 7993,580207
#define I40E_PRTMAC_HSEC_CTL_INTERNAL_HSEC_CTL_RX_CHECK_ACK_MASK 7994,580275
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GCP 7996,580416
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GCP_HSEC_CTL_RX_CHECK_ETYPE_GCP_SHIFT 7997,580528
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GCP_HSEC_CTL_RX_CHECK_ETYPE_GCP_MASK 7998,580612
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GPP 8000,580785
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GPP_HSEC_CTL_RX_CHECK_ETYPE_GPP_SHIFT 8001,580897
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_GPP_HSEC_CTL_RX_CHECK_ETYPE_GPP_MASK 8002,580981
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PCP 8004,581154
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PCP_HSEC_CTL_RX_CHECK_ETYPE_PCP_SHIFT 8005,581266
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PCP_HSEC_CTL_RX_CHECK_ETYPE_PCP_MASK 8006,581350
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PPP 8008,581523
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PPP_HSEC_CTL_RX_CHECK_ETYPE_PPP_SHIFT 8009,581635
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_ETYPE_PPP_HSEC_CTL_RX_CHECK_ETYPE_PPP_MASK 8010,581719
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GCP 8012,581892
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GCP_HSEC_CTL_RX_CHECK_MCAST_GCP_SHIFT 8013,582004
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GCP_HSEC_CTL_RX_CHECK_MCAST_GCP_MASK 8014,582088
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GPP 8016,582261
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GPP_HSEC_CTL_RX_CHECK_MCAST_GPP_SHIFT 8017,582373
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_GPP_HSEC_CTL_RX_CHECK_MCAST_GPP_MASK 8018,582457
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PCP 8020,582630
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PCP_HSEC_CTL_RX_CHECK_MCAST_PCP_SHIFT 8021,582742
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PCP_HSEC_CTL_RX_CHECK_MCAST_PCP_MASK 8022,582826
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PPP 8024,582999
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PPP_HSEC_CTL_RX_CHECK_MCAST_PPP_SHIFT 8025,583111
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_MCAST_PPP_HSEC_CTL_RX_CHECK_MCAST_PPP_MASK 8026,583195
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GCP 8028,583368
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GCP_HSEC_CTL_RX_CHECK_OPCODE_GCP_SHIFT 8029,583482
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GCP_HSEC_CTL_RX_CHECK_OPCODE_GCP_MASK 8030,583568
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GPP 8032,583745
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GPP_HSEC_CTL_RX_CHECK_OPCODE_GPP_SHIFT 8033,583859
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_GPP_HSEC_CTL_RX_CHECK_OPCODE_GPP_MASK 8034,583945
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PCP 8036,584122
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PCP_HSEC_CTL_RX_CHECK_OPCODE_PCP_SHIFT 8037,584236
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PCP_HSEC_CTL_RX_CHECK_OPCODE_PCP_MASK 8038,584322
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PPP 8040,584499
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PPP_HSEC_CTL_RX_CHECK_OPCODE_PPP_SHIFT 8041,584613
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_OPCODE_PPP_HSEC_CTL_RX_CHECK_OPCODE_PPP_MASK 8042,584699
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GCP 8044,584876
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GCP_HSEC_CTL_RX_CHECK_SA_GCP_SHIFT 8045,584982
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GCP_HSEC_CTL_RX_CHECK_SA_GCP_MASK 8046,585060
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GPP 8048,585221
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GPP_HSEC_CTL_RX_CHECK_SA_GPP_SHIFT 8049,585327
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_GPP_HSEC_CTL_RX_CHECK_SA_GPP_MASK 8050,585405
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PCP 8052,585566
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PCP_HSEC_CTL_RX_CHECK_SA_PCP_SHIFT 8053,585672
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PCP_HSEC_CTL_RX_CHECK_SA_PCP_MASK 8054,585750
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PPP 8056,585911
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PPP_HSEC_CTL_RX_CHECK_SA_PPP_SHIFT 8057,586017
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_SA_PPP_HSEC_CTL_RX_CHECK_SA_PPP_MASK 8058,586095
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GCP 8060,586256
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GCP_HSEC_CTL_RX_CHECK_UCAST_GCP_SHIFT 8061,586368
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GCP_HSEC_CTL_RX_CHECK_UCAST_GCP_MASK 8062,586452
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GPP 8064,586625
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GPP_HSEC_CTL_RX_CHECK_UCAST_GPP_SHIFT 8065,586737
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_GPP_HSEC_CTL_RX_CHECK_UCAST_GPP_MASK 8066,586821
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PCP 8068,586994
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PCP_HSEC_CTL_RX_CHECK_UCAST_PCP_SHIFT 8069,587106
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PCP_HSEC_CTL_RX_CHECK_UCAST_PCP_MASK 8070,587190
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PPP 8072,587363
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PPP_HSEC_CTL_RX_CHECK_UCAST_PPP_SHIFT 8073,587475
#define I40E_PRTMAC_HSEC_CTL_RX_CHECK_UCAST_PPP_HSEC_CTL_RX_CHECK_UCAST_PPP_MASK 8074,587559
#define I40E_PRTMAC_HSEC_CTL_RX_DELETE_FCS 8076,587732
#define I40E_PRTMAC_HSEC_CTL_RX_DELETE_FCS_HSEC_CTL_RX_DELETE_FCS_SHIFT 8077,587834
#define I40E_PRTMAC_HSEC_CTL_RX_DELETE_FCS_HSEC_CTL_RX_DELETE_FCS_MASK 8078,587908
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE 8080,588061
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_HSEC_CTL_RX_ENABLE_SHIFT 8081,588155
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_HSEC_CTL_RX_ENABLE_MASK 8082,588221
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PCP 8084,588358
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PCP_HSEC_CTL_RX_ENABLE_PCP_SHIFT 8085,588460
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PCP_HSEC_CTL_RX_ENABLE_PCP_MASK 8086,588534
#define I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GCP 8088,588687
#define I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GCP_HSEC_CTL_RX_ETYPE_GCP_SHIFT 8089,588787
#define I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GCP_HSEC_CTL_RX_ETYPE_GCP_MASK 8090,588859
#define I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GPP 8092,589011
#define I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GPP_HSEC_CTL_RX_ETYPE_GPP_SHIFT 8093,589111
#define I40E_PRTMAC_HSEC_CTL_RX_ETYPE_GPP_HSEC_CTL_RX_ETYPE_GPP_MASK 8094,589183
#define I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PCP 8096,589335
#define I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PCP_HSEC_CTL_RX_ETYPE_PCP_SHIFT 8097,589435
#define I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PCP_HSEC_CTL_RX_ETYPE_PCP_MASK 8098,589507
#define I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PPP 8100,589659
#define I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PPP_HSEC_CTL_RX_ETYPE_PPP_SHIFT 8101,589759
#define I40E_PRTMAC_HSEC_CTL_RX_ETYPE_PPP_HSEC_CTL_RX_ETYPE_PPP_MASK 8102,589831
#define I40E_PRTMAC_HSEC_CTL_RX_IGNORE_FCS 8104,589983
#define I40E_PRTMAC_HSEC_CTL_RX_IGNORE_FCS_HSEC_CTL_RX_IGNORE_FCS_SHIFT 8105,590085
#define I40E_PRTMAC_HSEC_CTL_RX_IGNORE_FCS_HSEC_CTL_RX_IGNORE_FCS_MASK 8106,590159
#define I40E_PRTMAC_HSEC_CTL_RX_MAX_PACKET_LEN 8108,590312
#define I40E_PRTMAC_HSEC_CTL_RX_MAX_PACKET_LEN_HSEC_CTL_RX_MAX_PACKET_LEN_SHIFT 8109,590422
#define I40E_PRTMAC_HSEC_CTL_RX_MAX_PACKET_LEN_HSEC_CTL_RX_MAX_PACKET_LEN_MASK 8110,590504
#define I40E_PRTMAC_HSEC_CTL_RX_MIN_PACKET_LEN 8112,590676
#define I40E_PRTMAC_HSEC_CTL_RX_MIN_PACKET_LEN_HSEC_CTL_RX_MIN_PACKET_LEN_SHIFT 8113,590786
#define I40E_PRTMAC_HSEC_CTL_RX_MIN_PACKET_LEN_HSEC_CTL_RX_MIN_PACKET_LEN_MASK 8114,590868
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_GPP 8116,591038
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_GPP_HSEC_CTL_RX_OPCODE_GPP_SHIFT 8117,591140
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_GPP_HSEC_CTL_RX_OPCODE_GPP_MASK 8118,591214
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_GCP 8120,591370
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_GCP_HSEC_CTL_RX_OPCODE_MAX_GCP_SHIFT 8121,591480
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_GCP_HSEC_CTL_RX_OPCODE_MAX_GCP_MASK 8122,591562
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_PCP 8124,591734
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_PCP_HSEC_CTL_RX_OPCODE_MAX_PCP_SHIFT 8125,591844
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MAX_PCP_HSEC_CTL_RX_OPCODE_MAX_PCP_MASK 8126,591926
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_GCP 8128,592098
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_GCP_HSEC_CTL_RX_OPCODE_MIN_GCP_SHIFT 8129,592208
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_GCP_HSEC_CTL_RX_OPCODE_MIN_GCP_MASK 8130,592290
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_PCP 8132,592462
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_PCP_HSEC_CTL_RX_OPCODE_MIN_PCP_SHIFT 8133,592572
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_MIN_PCP_HSEC_CTL_RX_OPCODE_MIN_PCP_MASK 8134,592654
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_PPP 8136,592826
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_PPP_HSEC_CTL_RX_OPCODE_PPP_SHIFT 8137,592928
#define I40E_PRTMAC_HSEC_CTL_RX_OPCODE_PPP_HSEC_CTL_RX_OPCODE_PPP_MASK 8138,593002
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART1 8140,593158
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART1_HSEC_CTL_RX_PAUSE_DA_MCAST_PART1_SHIFT 8141,593280
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART1_HSEC_CTL_RX_PAUSE_DA_MCAST_PART1_MASK 8142,593374
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART2 8144,593574
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART2_HSEC_CTL_RX_PAUSE_DA_MCAST_PART2_SHIFT 8145,593696
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_MCAST_PART2_HSEC_CTL_RX_PAUSE_DA_MCAST_PART2_MASK 8146,593790
#define I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART1 8148,593986
#define I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART1_HSEC_CTL_TX_DA_GPP_PART1_SHIFT 8149,594092
#define I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART1_HSEC_CTL_TX_DA_GPP_PART1_MASK 8150,594170
#define I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART2 8152,594338
#define I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART2_HSEC_CTL_TX_DA_GPP_PART2_SHIFT 8153,594444
#define I40E_PRTMAC_HSEC_CTL_TX_DA_GPP_PART2_HSEC_CTL_TX_DA_GPP_PART2_MASK 8154,594522
#define I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART1 8156,594686
#define I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART1_HSEC_CTL_TX_DA_PPP_PART1_SHIFT 8157,594792
#define I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART1_HSEC_CTL_TX_DA_PPP_PART1_MASK 8158,594870
#define I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART2 8160,595038
#define I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART2_HSEC_CTL_TX_DA_PPP_PART2_SHIFT 8161,595144
#define I40E_PRTMAC_HSEC_CTL_TX_DA_PPP_PART2_HSEC_CTL_TX_DA_PPP_PART2_MASK 8162,595222
#define I40E_PRTMAC_HSEC_CTL_TX_ENABLE 8164,595386
#define I40E_PRTMAC_HSEC_CTL_TX_ENABLE_HSEC_CTL_TX_ENABLE_SHIFT 8165,595480
#define I40E_PRTMAC_HSEC_CTL_TX_ENABLE_HSEC_CTL_TX_ENABLE_MASK 8166,595546
#define I40E_PRTMAC_HSEC_CTL_TX_ERR_PKT_MODE 8168,595683
#define I40E_PRTMAC_HSEC_CTL_TX_ERR_PKT_MODE_HSEC_CTL_TX_ERR_PKT_MODE_SHIFT 8169,595789
#define I40E_PRTMAC_HSEC_CTL_TX_ERR_PKT_MODE_HSEC_CTL_TX_ERR_PKT_MODE_MASK 8170,595867
#define I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_GPP 8172,596028
#define I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_GPP_HSEC_CTL_TX_ETHERTYPE_GPP_SHIFT 8173,596136
#define I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_GPP_HSEC_CTL_TX_ETHERTYPE_GPP_MASK 8174,596216
#define I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_PPP 8176,596384
#define I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_PPP_HSEC_CTL_TX_ETHERTYPE_PPP_SHIFT 8177,596492
#define I40E_PRTMAC_HSEC_CTL_TX_ETHERTYPE_PPP_HSEC_CTL_TX_ETHERTYPE_PPP_MASK 8178,596572
#define I40E_PRTMAC_HSEC_CTL_TX_FCS_INS_ENABLE 8180,596740
#define I40E_PRTMAC_HSEC_CTL_TX_FCS_INS_ENABLE_TX_FCS_INS_EN_SHIFT 8181,596837
#define I40E_PRTMAC_HSEC_CTL_TX_FCS_INS_ENABLE_TX_FCS_INS_EN_MASK 8182,596906
#define I40E_PRTMAC_HSEC_CTL_TX_FCS_STOMP 8184,597049
#define I40E_PRTMAC_HSEC_CTL_TX_FCS_STOMP_HSEC_CTL_TX_FCS_STOMP_SHIFT 8185,597149
#define I40E_PRTMAC_HSEC_CTL_TX_FCS_STOMP_HSEC_CTL_TX_FCS_STOMP_MASK 8186,597221
#define I40E_PRTMAC_HSEC_CTL_TX_IGNORE_FCS 8188,597370
#define I40E_PRTMAC_HSEC_CTL_TX_IGNORE_FCS_HSEC_CTL_TX_IGNORE_FCS_SHIFT 8189,597472
#define I40E_PRTMAC_HSEC_CTL_TX_IGNORE_FCS_HSEC_CTL_TX_IGNORE_FCS_MASK 8190,597546
#define I40E_PRTMAC_HSEC_CTL_TX_OPCODE_GPP 8192,597699
#define I40E_PRTMAC_HSEC_CTL_TX_OPCODE_GPP_HSEC_CTL_TX_OPCODE_GPP_SHIFT 8193,597801
#define I40E_PRTMAC_HSEC_CTL_TX_OPCODE_GPP_HSEC_CTL_TX_OPCODE_GPP_MASK 8194,597875
#define I40E_PRTMAC_HSEC_CTL_TX_OPCODE_PPP 8196,598031
#define I40E_PRTMAC_HSEC_CTL_TX_OPCODE_PPP_HSEC_CTL_TX_OPCODE_PPP_SHIFT 8197,598133
#define I40E_PRTMAC_HSEC_CTL_TX_OPCODE_PPP_HSEC_CTL_TX_OPCODE_PPP_MASK 8198,598207
#define I40E_PRTMAC_HSEC_CTL_TX_RDYOUT_THRESH 8200,598363
#define I40E_PRTMAC_HSEC_CTL_TX_RDYOUT_THRESH_HSEC_CTL_TX_RDYOUT_THRESH_SHIFT 8201,598471
#define I40E_PRTMAC_HSEC_CTL_TX_RDYOUT_THRESH_HSEC_CTL_TX_RDYOUT_THRESH_MASK 8202,598551
#define I40E_PRTMAC_HSEC_CTL_TX_TO_RX_LOOPBACK 8204,598716
#define I40E_PRTMAC_HSEC_CTL_TX_TO_RX_LOOPBACK_HSEC_CTL_TX_TO_RX_LOOPBACK_SHIFT 8205,598826
#define I40E_PRTMAC_HSEC_CTL_TX_TO_RX_LOOPBACK_HSEC_CTL_TX_TO_RX_LOOPBACK_MASK 8206,598908
#define I40E_PRTMAC_HSEC_CTL_XLGMII 8208,599077
#define I40E_PRTMAC_HSEC_CTL_XLGMII_LB_PHY_SHIFT 8209,599161
#define I40E_PRTMAC_HSEC_CTL_XLGMII_LB_PHY_MASK 8210,599217
#define I40E_PRTMAC_HSEC_CTL_XLGMII_HI_TH_SHIFT 8211,599328
#define I40E_PRTMAC_HSEC_CTL_XLGMII_HI_TH_MASK 8212,599384
#define I40E_PRTMAC_HSEC_CTL_XLGMII_LO_TH_SHIFT 8213,599494
#define I40E_PRTMAC_HSEC_CTL_XLGMII_LO_TH_MASK 8214,599550
#define I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWP_CTL_SHIFT 8215,599660
#define I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWP_CTL_MASK 8216,599716
#define I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWP_DAT_SHIFT 8217,599831
#define I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWP_DAT_MASK 8218,599888
#define I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWZL_DAT_SHIFT 8219,600003
#define I40E_PRTMAC_HSEC_CTL_XLGMII_RX_SWZL_DAT_MASK 8220,600060
#define I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWP_CTL_SHIFT 8221,600176
#define I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWP_CTL_MASK 8222,600233
#define I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWP_DAT_SHIFT 8223,600348
#define I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWP_DAT_MASK 8224,600405
#define I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWZL_DAT_SHIFT 8225,600520
#define I40E_PRTMAC_HSEC_CTL_XLGMII_TX_SWZL_DAT_MASK 8226,600577
#define I40E_PRTMAC_HSEC_CTL_XLGMII_RX_BYP_INP_SHIFT 8227,600693
#define I40E_PRTMAC_HSEC_CTL_XLGMII_RX_BYP_INP_MASK 8228,600750
#define I40E_PRTMAC_HSEC_CTL_XLGMII_LB2TX_SHIFT 8229,600865
#define I40E_PRTMAC_HSEC_CTL_XLGMII_LB2TX_MASK 8230,600922
#define I40E_PRTMAC_HSEC_SINGLE_40G_PORT_SELECT 8232,601033
#define I40E_PRTMAC_HSEC_SINGLE_40G_PORT_SELECT_MAC_SINGLE_40G_PORT_SELECT_SHIFT 8233,601144
#define I40E_PRTMAC_HSEC_SINGLE_40G_PORT_SELECT_MAC_SINGLE_40G_PORT_SELECT_MASK 8234,601227
#define I40E_PRTMAC_HSECTL1 8236,601398
#define I40E_PRTMAC_HSECTL1_DROP_US_PKTS_SHIFT 8237,601480
#define I40E_PRTMAC_HSECTL1_DROP_US_PKTS_MASK 8238,601534
#define I40E_PRTMAC_HSECTL1_PAD_US_PKT_SHIFT 8239,601641
#define I40E_PRTMAC_HSECTL1_PAD_US_PKT_MASK 8240,601695
#define I40E_PRTMAC_HSECTL1_TX_HYSTERESIS_SHIFT 8241,601800
#define I40E_PRTMAC_HSECTL1_TX_HYSTERESIS_MASK 8242,601854
#define I40E_PRTMAC_HSECTL1_HYS_FLUSH_PKT_SHIFT 8243,601962
#define I40E_PRTMAC_HSECTL1_HYS_FLUSH_PKT_MASK 8244,602016
#define I40E_PRTMAC_HSECTL1_EN_SFD_CHECK_SHIFT 8245,602124
#define I40E_PRTMAC_HSECTL1_EN_SFD_CHECK_MASK 8246,602179
#define I40E_PRTMAC_HSECTL1_EN_PREAMBLE_CHECK_SHIFT 8247,602286
#define I40E_PRTMAC_HSECTL1_EN_PREAMBLE_CHECK_MASK 8248,602341
#define I40E_PRTMAC_LINKSTA 8250,602454
#define I40E_PRTMAC_LINKSTA_FIFO_MTAR_STS_RX_EMPTY_SHIFT 8251,602541
#define I40E_PRTMAC_LINKSTA_FIFO_MTAR_STS_RX_EMPTY_MASK 8252,602600
#define I40E_PRTMAC_LINKSTA_FIFO_MTAR_STS_RX_FULL_SHIFT 8253,602722
#define I40E_PRTMAC_LINKSTA_FIFO_MTAR_STS_RX_FULL_MASK 8254,602781
#define I40E_PRTMAC_LINKSTA_MAC_RX_LINK_FAULT_RF_SHIFT 8255,602902
#define I40E_PRTMAC_LINKSTA_MAC_RX_LINK_FAULT_RF_MASK 8256,602961
#define I40E_PRTMAC_LINKSTA_MAC_RX_LINK_FAULT_LF_SHIFT 8257,603081
#define I40E_PRTMAC_LINKSTA_MAC_RX_LINK_FAULT_LF_MASK 8258,603140
#define I40E_PRTMAC_LINKSTA_MAC_LINK_UP_PREV_SHIFT 8259,603260
#define I40E_PRTMAC_LINKSTA_MAC_LINK_UP_PREV_MASK 8260,603319
#define I40E_PRTMAC_LINKSTA_MAC_LINK_SPEED_SHIFT 8261,603435
#define I40E_PRTMAC_LINKSTA_MAC_LINK_SPEED_MASK 8262,603495
#define I40E_PRTMAC_LINKSTA_MAC_LINK_UP_SHIFT 8263,603609
#define I40E_PRTMAC_LINKSTA_MAC_LINK_UP_MASK 8264,603669
#define I40E_PRTMAC_MACC 8266,603781
#define I40E_PRTMAC_MACC_FORCE_LINK_SHIFT 8267,603860
#define I40E_PRTMAC_MACC_FORCE_LINK_MASK 8268,603911
#define I40E_PRTMAC_MACC_PHY_LOOP_BACK_SHIFT 8269,604010
#define I40E_PRTMAC_MACC_PHY_LOOP_BACK_MASK 8270,604061
#define I40E_PRTMAC_MACC_TX_SWIZZLE_DATA_SHIFT 8271,604163
#define I40E_PRTMAC_MACC_TX_SWIZZLE_DATA_MASK 8272,604214
#define I40E_PRTMAC_MACC_TX_SWAP_DATA_SHIFT 8273,604318
#define I40E_PRTMAC_MACC_TX_SWAP_DATA_MASK 8274,604369
#define I40E_PRTMAC_MACC_TX_SWAP_CTRL_SHIFT 8275,604470
#define I40E_PRTMAC_MACC_TX_SWAP_CTRL_MASK 8276,604521
#define I40E_PRTMAC_MACC_RX_SWIZZLE_DATA_SHIFT 8277,604622
#define I40E_PRTMAC_MACC_RX_SWIZZLE_DATA_MASK 8278,604673
#define I40E_PRTMAC_MACC_RX_SWAP_DATA_SHIFT 8279,604777
#define I40E_PRTMAC_MACC_RX_SWAP_DATA_MASK 8280,604828
#define I40E_PRTMAC_MACC_RX_SWAP_CTRL_SHIFT 8281,604929
#define I40E_PRTMAC_MACC_RX_SWAP_CTRL_MASK 8282,604980
#define I40E_PRTMAC_MACC_FIFO_THRSHLD_HI_SHIFT 8283,605081
#define I40E_PRTMAC_MACC_FIFO_THRSHLD_HI_MASK 8284,605132
#define I40E_PRTMAC_MACC_FIFO_THRSHLD_LO_SHIFT 8285,605236
#define I40E_PRTMAC_MACC_FIFO_THRSHLD_LO_MASK 8286,605288
#define I40E_PRTMAC_MACC_LEGACY_RSRVD_SHIFT 8287,605392
#define I40E_PRTMAC_MACC_LEGACY_RSRVD_MASK 8288,605444
#define I40E_PRTMAC_MACC_MASK_FAULT_STATE_SHIFT 8289,605545
#define I40E_PRTMAC_MACC_MASK_FAULT_STATE_MASK 8290,605597
#define I40E_PRTMAC_MACC_MASK_XGMII_IF_SHIFT 8291,605702
#define I40E_PRTMAC_MACC_MASK_XGMII_IF_MASK 8292,605754
#define I40E_PRTMAC_MACC_MASK_LINK_SHIFT 8293,605856
#define I40E_PRTMAC_MACC_MASK_LINK_MASK 8294,605908
#define I40E_PRTMAC_MACC_FORCE_SPEED_VALUE_SHIFT 8295,606006
#define I40E_PRTMAC_MACC_FORCE_SPEED_VALUE_MASK 8296,606058
#define I40E_PRTMAC_MACC_FORCE_SPEED_EN_SHIFT 8297,606164
#define I40E_PRTMAC_MACC_FORCE_SPEED_EN_MASK 8298,606216
#define I40E_PRTMAC_PAP 8300,606320
#define I40E_PRTMAC_PAP_TXPAUSECNT_SHIFT 8301,606391
#define I40E_PRTMAC_PAP_TXPAUSECNT_MASK 8302,606434
#define I40E_PRTMAC_PAP_PACE_SHIFT 8303,606527
#define I40E_PRTMAC_PAP_PACE_MASK 8304,606571
#define I40E_PRTMAC_PCS_AN_CONTROL1 8306,606656
#define I40E_PRTMAC_PCS_AN_CONTROL1_ANACK2_SHIFT 8307,606735
#define I40E_PRTMAC_PCS_AN_CONTROL1_ANACK2_MASK 8308,606786
#define I40E_PRTMAC_PCS_AN_CONTROL1_ANSF_SHIFT 8309,606892
#define I40E_PRTMAC_PCS_AN_CONTROL1_ANSF_MASK 8310,606943
#define I40E_PRTMAC_PCS_AN_CONTROL1_D10GMP_SHIFT 8311,607048
#define I40E_PRTMAC_PCS_AN_CONTROL1_D10GMP_MASK 8312,607100
#define I40E_PRTMAC_PCS_AN_CONTROL1_RATD_SHIFT 8313,607206
#define I40E_PRTMAC_PCS_AN_CONTROL1_RATD_MASK 8314,607258
#define I40E_PRTMAC_PCS_AN_CONTROL1_ANRXAT_SHIFT 8315,607362
#define I40E_PRTMAC_PCS_AN_CONTROL1_ANRXAT_MASK 8316,607414
#define I40E_PRTMAC_PCS_AN_CONTROL1_ANRXDM_SHIFT 8317,607520
#define I40E_PRTMAC_PCS_AN_CONTROL1_ANRXDM_MASK 8318,607572
#define I40E_PRTMAC_PCS_AN_CONTROL1_ANRXLM_SHIFT 8319,607678
#define I40E_PRTMAC_PCS_AN_CONTROL1_ANRXLM_MASK 8320,607730
#define I40E_PRTMAC_PCS_AN_CONTROL1_ANPDT_SHIFT 8321,607836
#define I40E_PRTMAC_PCS_AN_CONTROL1_ANPDT_MASK 8322,607888
#define I40E_PRTMAC_PCS_AN_CONTROL1_RF_SHIFT 8323,607993
#define I40E_PRTMAC_PCS_AN_CONTROL1_RF_MASK 8324,608045
#define I40E_PRTMAC_PCS_AN_CONTROL1_PB_SHIFT 8325,608147
#define I40E_PRTMAC_PCS_AN_CONTROL1_PB_MASK 8326,608199
#define I40E_PRTMAC_PCS_AN_CONTROL2 8328,608302
#define I40E_PRTMAC_PCS_AN_CONTROL2_AN_PAGE_D_LOW_OVRD_SHIFT 8329,608393
#define I40E_PRTMAC_PCS_AN_CONTROL2_AN_PAGE_D_LOW_OVRD_MASK 8330,608456
#define I40E_PRTMAC_PCS_AN_CONTROL2_RSVD_SHIFT 8331,608589
#define I40E_PRTMAC_PCS_AN_CONTROL2_RSVD_MASK 8332,608653
#define I40E_PRTMAC_PCS_AN_CONTROL2_DDPT_SHIFT 8333,608769
#define I40E_PRTMAC_PCS_AN_CONTROL2_DDPT_MASK 8334,608833
#define I40E_PRTMAC_PCS_AN_CONTROL2_AAPLL_SHIFT 8335,608949
#define I40E_PRTMAC_PCS_AN_CONTROL2_AAPLL_MASK 8336,609013
#define I40E_PRTMAC_PCS_AN_CONTROL2_ANAPO_SHIFT 8337,609130
#define I40E_PRTMAC_PCS_AN_CONTROL2_ANAPO_MASK 8338,609194
#define I40E_PRTMAC_PCS_AN_CONTROL2_LH1GSI_SHIFT 8339,609311
#define I40E_PRTMAC_PCS_AN_CONTROL2_LH1GSI_MASK 8340,609375
#define I40E_PRTMAC_PCS_AN_CONTROL2_LH1GAI_SHIFT 8341,609493
#define I40E_PRTMAC_PCS_AN_CONTROL2_LH1GAI_MASK 8342,609557
#define I40E_PRTMAC_PCS_AN_CONTROL2_FANAS_SHIFT 8343,609675
#define I40E_PRTMAC_PCS_AN_CONTROL2_FANAS_MASK 8344,609739
#define I40E_PRTMAC_PCS_AN_CONTROL2_FASM_SHIFT 8345,609856
#define I40E_PRTMAC_PCS_AN_CONTROL2_FASM_MASK 8346,609920
#define I40E_PRTMAC_PCS_AN_CONTROL2_PDD_SHIFT 8347,610036
#define I40E_PRTMAC_PCS_AN_CONTROL2_PDD_MASK 8348,610100
#define I40E_PRTMAC_PCS_AN_CONTROL2_FEC_FORCE_SHIFT 8349,610215
#define I40E_PRTMAC_PCS_AN_CONTROL2_FEC_FORCE_MASK 8350,610279
#define I40E_PRTMAC_PCS_AN_CONTROL4 8352,610401
#define I40E_PRTMAC_PCS_AN_CONTROL4_RESERVED0_SHIFT 8353,610499
#define I40E_PRTMAC_PCS_AN_CONTROL4_RESERVED0_MASK 8354,610569
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KR_EEE_AN_VALUE_SHIFT 8355,610700
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KR_EEE_AN_VALUE_MASK 8356,610771
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KR_EEE_AN_RESULT_SHIFT 8357,610911
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KR_EEE_AN_RESULT_MASK 8358,610982
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX4_EEE_AN_VALUE_SHIFT 8359,611123
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX4_EEE_AN_VALUE_MASK 8360,611194
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX4_EEE_AN_RESULT_SHIFT 8361,611335
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX4_EEE_AN_RESULT_MASK 8362,611406
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX_EEE_AN_VALUE_SHIFT 8363,611548
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX_EEE_AN_VALUE_MASK 8364,611619
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX_EEE_AN_RESULT_SHIFT 8365,611759
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_KX_EEE_AN_RESULT_MASK 8366,611830
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_SGMII_EEE_AN_VALUE_SHIFT 8367,611971
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_SGMII_EEE_AN_VALUE_MASK 8368,612042
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_SGMII_EEE_AN_RESULT_SHIFT 8369,612185
#define I40E_PRTMAC_PCS_AN_CONTROL4_FORCE_SGMII_EEE_AN_RESULT_MASK 8370,612256
#define I40E_PRTMAC_PCS_AN_CONTROL4_RESERVED1_SHIFT 8371,612400
#define I40E_PRTMAC_PCS_AN_CONTROL4_RESERVED1_MASK 8372,612471
#define I40E_PRTMAC_PCS_LINK_CTRL 8374,612602
#define I40E_PRTMAC_PCS_LINK_CTRL_PMD_40G_R_TYPE_SELECTION_SHIFT 8375,612697
#define I40E_PRTMAC_PCS_LINK_CTRL_PMD_40G_R_TYPE_SELECTION_MASK 8376,612764
#define I40E_PRTMAC_PCS_LINK_CTRL_PMD_10G_R_TYPE_SELECTION_SHIFT 8377,612902
#define I40E_PRTMAC_PCS_LINK_CTRL_PMD_10G_R_TYPE_SELECTION_MASK 8378,612969
#define I40E_PRTMAC_PCS_LINK_CTRL_PMD_10G_X_TYPE_SELECTION_SHIFT 8379,613107
#define I40E_PRTMAC_PCS_LINK_CTRL_PMD_10G_X_TYPE_SELECTION_MASK 8380,613174
#define I40E_PRTMAC_PCS_LINK_CTRL_PMD_1G_X_TYPE_SELECTION0_SHIFT 8381,613312
#define I40E_PRTMAC_PCS_LINK_CTRL_PMD_1G_X_TYPE_SELECTION0_MASK 8382,613379
#define I40E_PRTMAC_PCS_LINK_CTRL_SPEED_SELECTION_SHIFT 8383,613517
#define I40E_PRTMAC_PCS_LINK_CTRL_SPEED_SELECTION_MASK 8384,613584
#define I40E_PRTMAC_PCS_LINK_CTRL_PMD_1G_X_TYPE_SELECTION1_SHIFT 8385,613713
#define I40E_PRTMAC_PCS_LINK_CTRL_PMD_1G_X_TYPE_SELECTION1_MASK 8386,613781
#define I40E_PRTMAC_PCS_LINK_CTRL_AN_CLAUSE_37_ENABLE_SHIFT 8387,613919
#define I40E_PRTMAC_PCS_LINK_CTRL_AN_CLAUSE_37_ENABLE_MASK 8388,613987
#define I40E_PRTMAC_PCS_LINK_CTRL_FEC_CAPABILITY_SHIFT 8389,614120
#define I40E_PRTMAC_PCS_LINK_CTRL_FEC_CAPABILITY_MASK 8390,614188
#define I40E_PRTMAC_PCS_LINK_CTRL_KX_ABILITY_SHIFT 8391,614316
#define I40E_PRTMAC_PCS_LINK_CTRL_KX_ABILITY_MASK 8392,614384
#define I40E_PRTMAC_PCS_LINK_CTRL_KX4_ABILITY_SHIFT 8393,614508
#define I40E_PRTMAC_PCS_LINK_CTRL_KX4_ABILITY_MASK 8394,614576
#define I40E_PRTMAC_PCS_LINK_CTRL_KR_ABILITY_SHIFT 8395,614701
#define I40E_PRTMAC_PCS_LINK_CTRL_KR_ABILITY_MASK 8396,614769
#define I40E_PRTMAC_PCS_LINK_CTRL_KR4_ABILITY_SHIFT 8397,614893
#define I40E_PRTMAC_PCS_LINK_CTRL_KR4_ABILITY_MASK 8398,614961
#define I40E_PRTMAC_PCS_LINK_CTRL_CR4_ABILITY_SHIFT 8399,615086
#define I40E_PRTMAC_PCS_LINK_CTRL_CR4_ABILITY_MASK 8400,615154
#define I40E_PRTMAC_PCS_LINK_CTRL_KR2_ABILITY_SHIFT 8401,615279
#define I40E_PRTMAC_PCS_LINK_CTRL_KR2_ABILITY_MASK 8402,615347
#define I40E_PRTMAC_PCS_LINK_CTRL_POWER_DOWN_SHIFT 8403,615472
#define I40E_PRTMAC_PCS_LINK_CTRL_POWER_DOWN_MASK 8404,615540
#define I40E_PRTMAC_PCS_LINK_CTRL_KX_EEE_ABILITY_SHIFT 8405,615664
#define I40E_PRTMAC_PCS_LINK_CTRL_KX_EEE_ABILITY_MASK 8406,615732
#define I40E_PRTMAC_PCS_LINK_CTRL_KX4_EEE_ABILITY_SHIFT 8407,615860
#define I40E_PRTMAC_PCS_LINK_CTRL_KX4_EEE_ABILITY_MASK 8408,615928
#define I40E_PRTMAC_PCS_LINK_CTRL_KR_EEE_ABILITY_SHIFT 8409,616057
#define I40E_PRTMAC_PCS_LINK_CTRL_KR_EEE_ABILITY_MASK 8410,616125
#define I40E_PRTMAC_PCS_LINK_CTRL_AUTO_NEG_ENABLE_SHIFT 8411,616253
#define I40E_PRTMAC_PCS_LINK_CTRL_AUTO_NEG_ENABLE_MASK 8412,616321
#define I40E_PRTMAC_PCS_LINK_CTRL_FORCE_LINK_UP_SHIFT 8413,616450
#define I40E_PRTMAC_PCS_LINK_CTRL_FORCE_LINK_UP_MASK 8414,616518
#define I40E_PRTMAC_PCS_LINK_CTRL_RESTART_AUTO_NEG_SHIFT 8415,616645
#define I40E_PRTMAC_PCS_LINK_CTRL_RESTART_AUTO_NEG_MASK 8416,616713
#define I40E_PRTMAC_PCS_LINK_STATUS1 8418,616844
#define I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_1G_MODE_SHIFT 8419,616943
#define I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_1G_MODE_MASK 8420,617014
#define I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_0_SHIFT 8421,617158
#define I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_0_MASK 8422,617229
#define I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_1_SHIFT 8423,617372
#define I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_1_MASK 8424,617443
#define I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_2_SHIFT 8425,617586
#define I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_2_MASK 8426,617657
#define I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_3_SHIFT 8427,617800
#define I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_LANE_3_MASK 8428,617871
#define I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_COMBINED_SHIFT 8429,618014
#define I40E_PRTMAC_PCS_LINK_STATUS1_SIGNAL_DETECTED_COMBINED_MASK 8430,618086
#define I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE0_SHIFT 8431,618231
#define I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE0_MASK 8432,618303
#define I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE1_SHIFT 8433,618435
#define I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE1_MASK 8434,618507
#define I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE2_SHIFT 8435,618639
#define I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE2_MASK 8436,618711
#define I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE3_SHIFT 8437,618843
#define I40E_PRTMAC_PCS_LINK_STATUS1_SYNCH_LANE3_MASK 8438,618915
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1000_BASE_X_AN_SHIFT 8439,619047
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1000_BASE_X_AN_MASK 8440,619119
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1000_BASE_X_SHIFT 8441,619259
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1000_BASE_X_MASK 8442,619331
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_10G_BASE_X4_PARALLEL_SHIFT 8443,619468
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_10G_BASE_X4_PARALLEL_MASK 8444,619540
#define I40E_PRTMAC_PCS_LINK_STATUS1_FEC_10G_ENABLED_SHIFT 8445,619686
#define I40E_PRTMAC_PCS_LINK_STATUS1_FEC_10G_ENABLED_MASK 8446,619758
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_40G_BASE_R4_SHIFT 8447,619894
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_40G_BASE_R4_MASK 8448,619966
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_10G_BASE_R1_SHIFT 8449,620103
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_10G_BASE_R1_MASK 8450,620175
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1G_SGMII_SHIFT 8451,620312
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_1G_SGMII_MASK 8452,620384
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_MODE_SHIFT 8453,620518
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_MODE_MASK 8454,620590
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_SPEED_SHIFT 8455,620720
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_SPEED_MASK 8456,620792
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_UP_SHIFT 8457,620923
#define I40E_PRTMAC_PCS_LINK_STATUS1_LINK_UP_MASK 8458,620995
#define I40E_PRTMAC_PCS_LINK_STATUS1_AN_COMPLETED_SHIFT 8459,621123
#define I40E_PRTMAC_PCS_LINK_STATUS1_AN_COMPLETED_MASK 8460,621195
#define I40E_PRTMAC_PCS_LINK_STATUS1_PCS_READY_SHIFT 8461,621328
#define I40E_PRTMAC_PCS_LINK_STATUS1_PCS_READY_MASK 8462,621400
#define I40E_PRTMAC_PCS_LINK_STATUS1_MAC_READY_SHIFT 8463,621530
#define I40E_PRTMAC_PCS_LINK_STATUS1_MAC_READY_MASK 8464,621602
#define I40E_PRTMAC_PCS_LINK_STATUS2 8466,621733
#define I40E_PRTMAC_PCS_LINK_STATUS2_SIGNAL_DETECTED_FEC_SHIFT 8467,621828
#define I40E_PRTMAC_PCS_LINK_STATUS2_SIGNAL_DETECTED_FEC_MASK 8468,621895
#define I40E_PRTMAC_PCS_LINK_STATUS2_FEC_BLOCK_LOCK_SHIFT 8469,622031
#define I40E_PRTMAC_PCS_LINK_STATUS2_FEC_BLOCK_LOCK_MASK 8470,622098
#define I40E_PRTMAC_PCS_LINK_STATUS2_KR_HI_BERR_SHIFT 8471,622229
#define I40E_PRTMAC_PCS_LINK_STATUS2_KR_HI_BERR_MASK 8472,622296
#define I40E_PRTMAC_PCS_LINK_STATUS2_KR_10G_PCS_LCOK_SHIFT 8473,622423
#define I40E_PRTMAC_PCS_LINK_STATUS2_KR_10G_PCS_LCOK_MASK 8474,622490
#define I40E_PRTMAC_PCS_LINK_STATUS2_AN_NEXT_PAGE_RECEIVED_SHIFT 8475,622622
#define I40E_PRTMAC_PCS_LINK_STATUS2_AN_NEXT_PAGE_RECEIVED_MASK 8476,622689
#define I40E_PRTMAC_PCS_LINK_STATUS2_AN_PAGE_RECEIVED_SHIFT 8477,622827
#define I40E_PRTMAC_PCS_LINK_STATUS2_AN_PAGE_RECEIVED_MASK 8478,622894
#define I40E_PRTMAC_PCS_LINK_STATUS2_LINK_STATUS_SHIFT 8479,623027
#define I40E_PRTMAC_PCS_LINK_STATUS2_LINK_STATUS_MASK 8480,623094
#define I40E_PRTMAC_PCS_LINK_STATUS2_ALIGNMENT_STATUS_10G_SHIFT 8481,623222
#define I40E_PRTMAC_PCS_LINK_STATUS2_ALIGNMENT_STATUS_10G_MASK 8482,623290
#define I40E_PRTMAC_PCS_LINK_STATUS2_ALIGNMENT_STATUS_1G_SHIFT 8483,623427
#define I40E_PRTMAC_PCS_LINK_STATUS2_ALIGNMENT_STATUS_1G_MASK 8484,623495
#define I40E_PRTMAC_PCS_LINK_STATUS2_BP_AN_RECEIVER_IDLE_SHIFT 8485,623631
#define I40E_PRTMAC_PCS_LINK_STATUS2_BP_AN_RECEIVER_IDLE_MASK 8486,623699
#define I40E_PRTMAC_PCS_MUX_KR 8488,623836
#define I40E_PRTMAC_PCS_MUX_KR_PCS_MUX_KR_SHIFT 8489,623914
#define I40E_PRTMAC_PCS_MUX_KR_PCS_MUX_KR_MASK 8490,623964
#define I40E_PRTMAC_PCS_MUX_KX 8492,624076
#define I40E_PRTMAC_PCS_MUX_KX_PCS_MUX_KX_SHIFT 8493,624154
#define I40E_PRTMAC_PCS_MUX_KX_PCS_MUX_KX_MASK 8494,624204
#define I40E_PRTMAC_PHY_ANA_ADD 8496,624316
#define I40E_PRTMAC_PHY_ANA_ADD_ADDRESS_SHIFT 8497,624392
#define I40E_PRTMAC_PHY_ANA_ADD_ADDRESS_MASK 8498,624440
#define I40E_PRTMAC_PHY_ANA_ADD_BYTE_EN_SHIFT 8499,624543
#define I40E_PRTMAC_PHY_ANA_ADD_BYTE_EN_MASK 8500,624592
#define I40E_PRTMAC_PHY_ANA_DATA 8502,624693
#define I40E_PRTMAC_PHY_ANA_DATA_DATA_SHIFT 8503,624767
#define I40E_PRTMAC_PHY_ANA_DATA_DATA_MASK 8504,624813
#define I40E_PRTMAC_PMD_MUX_KR 8506,624917
#define I40E_PRTMAC_PMD_MUX_KR_PMD_MUX_KR_SHIFT 8507,624995
#define I40E_PRTMAC_PMD_MUX_KR_PMD_MUX_KR_MASK 8508,625045
#define I40E_PRTMAC_PMD_MUX_KX 8510,625157
#define I40E_PRTMAC_PMD_MUX_KX_PMD_MUX_KX_SHIFT 8511,625235
#define I40E_PRTMAC_PMD_MUX_KX_PMD_MUX_KX_MASK 8512,625285
#define I40E_PRTMAC_TREG 8514,625397
#define I40E_PRTMAC_TREG_ILGLCODETXERRTST_SHIFT 8515,625475
#define I40E_PRTMAC_TREG_ILGLCODETXERRTST_MASK 8516,625525
#define I40E_PRTMAC_TREG_CTRLTXERRTST_SHIFT 8517,625630
#define I40E_PRTMAC_TREG_CTRLTXERRTST_MASK 8518,625680
#define I40E_PRTMAC_TREG_TXXGMIITSTMODE_SHIFT 8519,625780
#define I40E_PRTMAC_TREG_TXXGMIITSTMODE_MASK 8520,625830
#define I40E_PRTMAC_TREG_BUSYIDLCODE_SHIFT 8521,625932
#define I40E_PRTMAC_TREG_BUSYIDLCODE_MASK 8522,625983
#define I40E_PRTMAC_TREG_BUSYIDLEN_SHIFT 8523,626083
#define I40E_PRTMAC_TREG_BUSYIDLEN_MASK 8524,626134
#define I40E_EMP_TCO_ISOLATE 8528,626270
#define I40E_EMP_TCO_ISOLATE_EMP_TCO_ISOLATE_SHIFT 8529,626349
#define I40E_EMP_TCO_ISOLATE_EMP_TCO_ISOLATE_MASK 8530,626402
#define I40E_GL_MNG_FRIACR 8532,626516
#define I40E_GL_MNG_FRIACR_ADDR_SHIFT 8533,626583
#define I40E_GL_MNG_FRIACR_ADDR_MASK 8534,626623
#define I40E_GL_MNG_FRIACR_WR_SHIFT 8535,626712
#define I40E_GL_MNG_FRIACR_WR_MASK 8536,626753
#define I40E_GL_MNG_FRIACR_RD_SHIFT 8537,626835
#define I40E_GL_MNG_FRIACR_RD_MASK 8538,626876
#define I40E_GL_MNG_FRIARDR 8540,626959
#define I40E_GL_MNG_FRIARDR_RDATA_SHIFT 8541,627028
#define I40E_GL_MNG_FRIARDR_RDATA_MASK 8542,627070
#define I40E_GL_MNG_FRIARR 8544,627166
#define I40E_GL_MNG_FRIARR_HALT_SHIFT 8545,627235
#define I40E_GL_MNG_FRIARR_HALT_MASK 8546,627277
#define I40E_GL_MNG_FRIARR_RST_EN_SHIFT 8547,627363
#define I40E_GL_MNG_FRIARR_RST_EN_MASK 8548,627405
#define I40E_GL_MNG_FRIAWDR 8550,627494
#define I40E_GL_MNG_FRIAWDR_WDATA_SHIFT 8551,627563
#define I40E_GL_MNG_FRIAWDR_WDATA_MASK 8552,627605
#define I40E_GL_MNG_RRDFM 8554,627701
#define I40E_GL_MNG_RRDFM_RMII_DBG_FIL_0_SHIFT 8555,627777
#define I40E_GL_MNG_RRDFM_RMII_DBG_FIL_0_MASK 8556,627826
#define I40E_GL_MNG_RRDFM_RMII_DBG_FIL_1_SHIFT 8557,627928
#define I40E_GL_MNG_RRDFM_RMII_DBG_FIL_1_MASK 8558,627977
#define I40E_GL_MNG_RRDFM_RMII_DBG_FIL_2_SHIFT 8559,628079
#define I40E_GL_MNG_RRDFM_RMII_DBG_FIL_2_MASK 8560,628128
#define I40E_GL_MNG_RRDFM_RMII_DBG_FIL_3_SHIFT 8561,628230
#define I40E_GL_MNG_RRDFM_RMII_DBG_FIL_3_MASK 8562,628279
#define I40E_GL_SWR_PL_THR 8564,628382
#define I40E_GL_SWR_PL_THR_PIPE_LIMIT_SHIFT 8565,628456
#define I40E_GL_SWR_PL_THR_PIPE_LIMIT_MASK 8566,628502
#define I40E_GL_SWR_PM_UP_THR 8568,628600
#define I40E_GL_SWR_PM_UP_THR_UP_PORT_0_SHIFT 8569,628676
#define I40E_GL_SWR_PM_UP_THR_UP_PORT_0_MASK 8570,628724
#define I40E_GL_SWR_PM_UP_THR_UP_PORT_1_SHIFT 8571,628825
#define I40E_GL_SWR_PM_UP_THR_UP_PORT_1_MASK 8572,628873
#define I40E_GL_SWR_PM_UP_THR_UP_PORT_2_SHIFT 8573,628974
#define I40E_GL_SWR_PM_UP_THR_UP_PORT_2_MASK 8574,629023
#define I40E_GL_SWR_PM_UP_THR_UP_PORT_3_SHIFT 8575,629124
#define I40E_GL_SWR_PM_UP_THR_UP_PORT_3_MASK 8576,629173
#define I40E_PRT_MNG_FTFT_IGNORETAGS 8578,629275
#define I40E_PRT_MNG_FTFT_IGNORETAGS_PRT_MNG_FTFT_IGNORETAGS_0_SHIFT 8579,629372
#define I40E_PRT_MNG_FTFT_IGNORETAGS_PRT_MNG_FTFT_IGNORETAGS_0_MASK 8580,629443
#define I40E_PRT_MNG_FTFT_IGNORETAGS_PRT_MNG_FTFT_IGNORETAGS_SHIFT 8581,629589
#define I40E_PRT_MNG_FTFT_IGNORETAGS_PRT_MNG_FTFT_IGNORETAGS_MASK 8582,629660
#define I40E_EMPNVM_FLCNT 8588,629868
#define I40E_EMPNVM_FLCNT_RDCNT_SHIFT 8589,629934
#define I40E_EMPNVM_FLCNT_RDCNT_MASK 8590,629974
#define I40E_EMPNVM_FLCNT_ABORT_SHIFT 8591,630064
#define I40E_EMPNVM_FLCNT_ABORT_MASK 8592,630105
#define I40E_EMPNVM_FLCTL 8594,630190
#define I40E_EMPNVM_FLCTL_ADDR_SHIFT 8595,630257
#define I40E_EMPNVM_FLCTL_ADDR_MASK 8596,630298
#define I40E_EMPNVM_FLCTL_CMD_SHIFT 8597,630387
#define I40E_EMPNVM_FLCTL_CMD_MASK 8598,630429
#define I40E_EMPNVM_FLCTL_CMDV_SHIFT 8599,630512
#define I40E_EMPNVM_FLCTL_CMDV_MASK 8600,630554
#define I40E_EMPNVM_FLCTL_FLBUSY_SHIFT 8601,630638
#define I40E_EMPNVM_FLCTL_FLBUSY_MASK 8602,630680
#define I40E_EMPNVM_FLCTL_DONE_SHIFT 8603,630766
#define I40E_EMPNVM_FLCTL_DONE_MASK 8604,630808
#define I40E_EMPNVM_FLCTL_GLDONE_SHIFT 8605,630892
#define I40E_EMPNVM_FLCTL_GLDONE_MASK 8606,630934
#define I40E_EMPNVM_FLDATA 8608,631021
#define I40E_EMPNVM_FLDATA_FLMNGDATA_SHIFT 8609,631092
#define I40E_EMPNVM_FLDATA_FLMNGDATA_MASK 8610,631137
#define I40E_EMPNVM_SRCTL 8612,631239
#define I40E_EMPNVM_SRCTL_ADDR_SHIFT 8613,631313
#define I40E_EMPNVM_SRCTL_ADDR_MASK 8614,631361
#define I40E_EMPNVM_SRCTL_START_SHIFT 8615,631455
#define I40E_EMPNVM_SRCTL_START_MASK 8616,631504
#define I40E_EMPNVM_SRCTL_WRITE_SHIFT 8617,631596
#define I40E_EMPNVM_SRCTL_WRITE_MASK 8618,631645
#define I40E_EMPNVM_SRCTL_SRBUSY_SHIFT 8619,631737
#define I40E_EMPNVM_SRCTL_SRBUSY_MASK 8620,631786
#define I40E_EMPNVM_SRCTL_TRANS_ABORTED_SHIFT 8621,631879
#define I40E_EMPNVM_SRCTL_TRANS_ABORTED_MASK 8622,631928
#define I40E_EMPNVM_SRCTL_DEFERAL_SHIFT 8623,632028
#define I40E_EMPNVM_SRCTL_DEFERAL_MASK 8624,632077
#define I40E_EMPNVM_SRCTL_SR_LOAD_SHIFT 8625,632171
#define I40E_EMPNVM_SRCTL_SR_LOAD_MASK 8626,632220
#define I40E_EMPNVM_SRCTL_DONE_SHIFT 8627,632314
#define I40E_EMPNVM_SRCTL_DONE_MASK 8628,632363
#define I40E_EMPNVM_SRDATA 8630,632455
#define I40E_EMPNVM_SRDATA_WRDATA_SHIFT 8631,632523
#define I40E_EMPNVM_SRDATA_WRDATA_MASK 8632,632565
#define I40E_EMPNVM_SRDATA_RDDATA_SHIFT 8633,632656
#define I40E_EMPNVM_SRDATA_RDDATA_MASK 8634,632699
#define I40E_GLNVM_ALTIMERS 8636,632791
#define I40E_GLNVM_ALTIMERS_PCI_ALTIMER_SHIFT 8637,632865
#define I40E_GLNVM_ALTIMERS_PCI_ALTIMER_MASK 8638,632913
#define I40E_GLNVM_ALTIMERS_GEN_ALTIMER_SHIFT 8639,633015
#define I40E_GLNVM_ALTIMERS_GEN_ALTIMER_MASK 8640,633064
#define I40E_GLNVM_EMPLD 8642,633169
#define I40E_GLNVM_EMPLD_EMP_CORE_DONE_SHIFT 8643,633244
#define I40E_GLNVM_EMPLD_EMP_CORE_DONE_MASK 8644,633293
#define I40E_GLNVM_EMPLD_EMP_GLOBAL_DONE_SHIFT 8645,633393
#define I40E_GLNVM_EMPLD_EMP_GLOBAL_DONE_MASK 8646,633442
#define I40E_GLNVM_EMPRQ 8648,633545
#define I40E_GLNVM_EMPRQ_EMP_CORE_REQD_SHIFT 8649,633620
#define I40E_GLNVM_EMPRQ_EMP_CORE_REQD_MASK 8650,633669
#define I40E_GLNVM_EMPRQ_EMP_GLOBAL_REQD_SHIFT 8651,633769
#define I40E_GLNVM_EMPRQ_EMP_GLOBAL_REQD_MASK 8652,633818
#define I40E_GLNVM_SRLD 8654,633921
#define I40E_GLNVM_SRLD_HW_PCIR_DONE_SHIFT 8655,633996
#define I40E_GLNVM_SRLD_HW_PCIR_DONE_MASK 8656,634045
#define I40E_GLNVM_SRLD_HW_PCIRTL_DONE_SHIFT 8657,634143
#define I40E_GLNVM_SRLD_HW_PCIRTL_DONE_MASK 8658,634192
#define I40E_GLNVM_SRLD_HW_LCB_DONE_SHIFT 8659,634292
#define I40E_GLNVM_SRLD_HW_LCB_DONE_MASK 8660,634341
#define I40E_GLNVM_SRLD_HW_CORE_DONE_SHIFT 8661,634438
#define I40E_GLNVM_SRLD_HW_CORE_DONE_MASK 8662,634487
#define I40E_GLNVM_SRLD_HW_GLOBAL_DONE_SHIFT 8663,634585
#define I40E_GLNVM_SRLD_HW_GLOBAL_DONE_MASK 8664,634634
#define I40E_GLNVM_SRLD_HW_POR_DONE_SHIFT 8665,634734
#define I40E_GLNVM_SRLD_HW_POR_DONE_MASK 8666,634783
#define I40E_GLNVM_SRLD_HW_PCIE_ANA_DONE_SHIFT 8667,634880
#define I40E_GLNVM_SRLD_HW_PCIE_ANA_DONE_MASK 8668,634929
#define I40E_GLNVM_SRLD_HW_PHY_ANA_DONE_SHIFT 8669,635031
#define I40E_GLNVM_SRLD_HW_PHY_ANA_DONE_MASK 8670,635080
#define I40E_GLNVM_SRLD_HW_EMP_DONE_SHIFT 8671,635181
#define I40E_GLNVM_SRLD_HW_EMP_DONE_MASK 8672,635230
#define I40E_GLNVM_SRLD_HW_PCIALT_DONE_SHIFT 8673,635327
#define I40E_GLNVM_SRLD_HW_PCIALT_DONE_MASK 8674,635376
#define I40E_GLNVM_ULT 8676,635477
#define I40E_GLNVM_ULT_CONF_PCIR_AE_SHIFT 8677,635549
#define I40E_GLNVM_ULT_CONF_PCIR_AE_MASK 8678,635595
#define I40E_GLNVM_ULT_CONF_PCIRTL_AE_SHIFT 8679,635689
#define I40E_GLNVM_ULT_CONF_PCIRTL_AE_MASK 8680,635735
#define I40E_GLNVM_ULT_CONF_LCB_AE_SHIFT 8681,635831
#define I40E_GLNVM_ULT_CONF_LCB_AE_MASK 8682,635877
#define I40E_GLNVM_ULT_CONF_CORE_AE_SHIFT 8683,635970
#define I40E_GLNVM_ULT_CONF_CORE_AE_MASK 8684,636016
#define I40E_GLNVM_ULT_CONF_GLOBAL_AE_SHIFT 8685,636110
#define I40E_GLNVM_ULT_CONF_GLOBAL_AE_MASK 8686,636156
#define I40E_GLNVM_ULT_CONF_POR_AE_SHIFT 8687,636252
#define I40E_GLNVM_ULT_CONF_POR_AE_MASK 8688,636298
#define I40E_GLNVM_ULT_CONF_EMP_AE_SHIFT 8689,636391
#define I40E_GLNVM_ULT_CONF_EMP_AE_MASK 8690,636437
#define I40E_GLNVM_ULT_CONF_PCIALT_AE_SHIFT 8691,636530
#define I40E_GLNVM_ULT_CONF_PCIALT_AE_MASK 8692,636576
#define I40E_MEM_INIT_GATE_AL_DONE 8694,636673
#define I40E_MEM_INIT_GATE_AL_DONE_CMLAN_INIT_DONE_GATE_AL_DONE_SHIFT 8695,636771
#define I40E_MEM_INIT_GATE_AL_DONE_CMLAN_INIT_DONE_GATE_AL_DONE_MASK 8696,636843
#define I40E_MEM_INIT_GATE_AL_DONE_PMAT_INIT_DONE_GATE_AL_DONE_SHIFT 8697,636991
#define I40E_MEM_INIT_GATE_AL_DONE_PMAT_INIT_DONE_GATE_AL_DONE_MASK 8698,637063
#define I40E_MEM_INIT_GATE_AL_DONE_RCU_INIT_DONE_GATE_AL_DONE_SHIFT 8699,637210
#define I40E_MEM_INIT_GATE_AL_DONE_RCU_INIT_DONE_GATE_AL_DONE_MASK 8700,637282
#define I40E_MEM_INIT_GATE_AL_DONE_TDPU_INIT_DONE_GATE_AL_DONE_SHIFT 8701,637428
#define I40E_MEM_INIT_GATE_AL_DONE_TDPU_INIT_DONE_GATE_AL_DONE_MASK 8702,637500
#define I40E_MEM_INIT_GATE_AL_DONE_TLAN_INIT_DONE_GATE_AL_DONE_SHIFT 8703,637647
#define I40E_MEM_INIT_GATE_AL_DONE_TLAN_INIT_DONE_GATE_AL_DONE_MASK 8704,637719
#define I40E_MEM_INIT_GATE_AL_DONE_RLAN_INIT_DONE_GATE_AL_DONE_SHIFT 8705,637866
#define I40E_MEM_INIT_GATE_AL_DONE_RLAN_INIT_DONE_GATE_AL_DONE_MASK 8706,637938
#define I40E_MEM_INIT_GATE_AL_DONE_RDPU_INIT_DONE_GATE_AL_DONE_SHIFT 8707,638085
#define I40E_MEM_INIT_GATE_AL_DONE_RDPU_INIT_DONE_GATE_AL_DONE_MASK 8708,638157
#define I40E_MEM_INIT_GATE_AL_DONE_PPRS_INIT_DONE_GATE_AL_DONE_SHIFT 8709,638304
#define I40E_MEM_INIT_GATE_AL_DONE_PPRS_INIT_DONE_GATE_AL_DONE_MASK 8710,638376
#define I40E_MEM_INIT_GATE_AL_DONE_RPB_INIT_DONE_GATE_AL_DONE_SHIFT 8711,638523
#define I40E_MEM_INIT_GATE_AL_DONE_RPB_INIT_DONE_GATE_AL_DONE_MASK 8712,638595
#define I40E_MEM_INIT_GATE_AL_DONE_TPB_INIT_DONE_GATE_AL_DONE_SHIFT 8713,638741
#define I40E_MEM_INIT_GATE_AL_DONE_TPB_INIT_DONE_GATE_AL_DONE_MASK 8714,638813
#define I40E_MEM_INIT_GATE_AL_DONE_FOC_INIT_DONE_GATE_AL_DONE_SHIFT 8715,638959
#define I40E_MEM_INIT_GATE_AL_DONE_FOC_INIT_DONE_GATE_AL_DONE_MASK 8716,639032
#define I40E_MEM_INIT_GATE_AL_DONE_TSCD_INIT_DONE_GATE_AL_DONE_SHIFT 8717,639178
#define I40E_MEM_INIT_GATE_AL_DONE_TSCD_INIT_DONE_GATE_AL_DONE_MASK 8718,639251
#define I40E_MEM_INIT_GATE_AL_DONE_TCB_INIT_DONE_GATE_AL_DONE_SHIFT 8719,639398
#define I40E_MEM_INIT_GATE_AL_DONE_TCB_INIT_DONE_GATE_AL_DONE_MASK 8720,639471
#define I40E_MEM_INIT_GATE_AL_DONE_RCB_INIT_DONE_GATE_AL_DONE_SHIFT 8721,639617
#define I40E_MEM_INIT_GATE_AL_DONE_RCB_INIT_DONE_GATE_AL_DONE_MASK 8722,639690
#define I40E_MEM_INIT_GATE_AL_DONE_WUC_INIT_DONE_GATE_AL_DONE_SHIFT 8723,639836
#define I40E_MEM_INIT_GATE_AL_DONE_WUC_INIT_DONE_GATE_AL_DONE_MASK 8724,639909
#define I40E_MEM_INIT_GATE_AL_DONE_STAT_INIT_DONE_GATE_AL_DONE_SHIFT 8725,640055
#define I40E_MEM_INIT_GATE_AL_DONE_STAT_INIT_DONE_GATE_AL_DONE_MASK 8726,640128
#define I40E_MEM_INIT_GATE_AL_DONE_ITR_INIT_DONE_GATE_AL_DONE_SHIFT 8727,640275
#define I40E_MEM_INIT_GATE_AL_DONE_ITR_INIT_DONE_GATE_AL_DONE_MASK 8728,640348
#define I40E_MEM_INIT_GATE_AL_STR 8730,640495
#define I40E_MEM_INIT_GATE_AL_STR_CMLAN_INIT_DONE_GATE_AL_STRT_SHIFT 8731,640592
#define I40E_MEM_INIT_GATE_AL_STR_CMLAN_INIT_DONE_GATE_AL_STRT_MASK 8732,640663
#define I40E_MEM_INIT_GATE_AL_STR_PMAT_INIT_DONE_GATE_AL_STRT_SHIFT 8733,640809
#define I40E_MEM_INIT_GATE_AL_STR_PMAT_INIT_DONE_GATE_AL_STRT_MASK 8734,640880
#define I40E_MEM_INIT_GATE_AL_STR_RCU_INIT_DONE_GATE_AL_STRT_SHIFT 8735,641025
#define I40E_MEM_INIT_GATE_AL_STR_RCU_INIT_DONE_GATE_AL_STRT_MASK 8736,641096
#define I40E_MEM_INIT_GATE_AL_STR_TDPU_INIT_DONE_GATE_AL_STRT_SHIFT 8737,641240
#define I40E_MEM_INIT_GATE_AL_STR_TDPU_INIT_DONE_GATE_AL_STRT_MASK 8738,641311
#define I40E_MEM_INIT_GATE_AL_STR_TLAN_INIT_DONE_GATE_AL_STRT_SHIFT 8739,641456
#define I40E_MEM_INIT_GATE_AL_STR_TLAN_INIT_DONE_GATE_AL_STRT_MASK 8740,641527
#define I40E_MEM_INIT_GATE_AL_STR_RLAN_INIT_DONE_GATE_AL_STRT_SHIFT 8741,641672
#define I40E_MEM_INIT_GATE_AL_STR_RLAN_INIT_DONE_GATE_AL_STRT_MASK 8742,641743
#define I40E_MEM_INIT_GATE_AL_STR_RDPU_INIT_DONE_GATE_AL_STRT_SHIFT 8743,641888
#define I40E_MEM_INIT_GATE_AL_STR_RDPU_INIT_DONE_GATE_AL_STRT_MASK 8744,641959
#define I40E_MEM_INIT_GATE_AL_STR_PPRS_INIT_DONE_GATE_AL_STRT_SHIFT 8745,642104
#define I40E_MEM_INIT_GATE_AL_STR_PPRS_INIT_DONE_GATE_AL_STRT_MASK 8746,642175
#define I40E_MEM_INIT_GATE_AL_STR_RPB_INIT_DONE_GATE_AL_STRT_SHIFT 8747,642320
#define I40E_MEM_INIT_GATE_AL_STR_RPB_INIT_DONE_GATE_AL_STRT_MASK 8748,642391
#define I40E_MEM_INIT_GATE_AL_STR_TPB_INIT_DONE_GATE_AL_STRT_SHIFT 8749,642535
#define I40E_MEM_INIT_GATE_AL_STR_TPB_INIT_DONE_GATE_AL_STRT_MASK 8750,642606
#define I40E_MEM_INIT_GATE_AL_STR_FOC_INIT_DONE_GATE_AL_STRT_SHIFT 8751,642750
#define I40E_MEM_INIT_GATE_AL_STR_FOC_INIT_DONE_GATE_AL_STRT_MASK 8752,642822
#define I40E_MEM_INIT_GATE_AL_STR_TSCD_INIT_DONE_GATE_AL_STRT_SHIFT 8753,642966
#define I40E_MEM_INIT_GATE_AL_STR_TSCD_INIT_DONE_GATE_AL_STRT_MASK 8754,643038
#define I40E_MEM_INIT_GATE_AL_STR_TCB_INIT_DONE_GATE_AL_STRT_SHIFT 8755,643183
#define I40E_MEM_INIT_GATE_AL_STR_TCB_INIT_DONE_GATE_AL_STRT_MASK 8756,643255
#define I40E_MEM_INIT_GATE_AL_STR_RCB_INIT_DONE_GATE_AL_STRT_SHIFT 8757,643399
#define I40E_MEM_INIT_GATE_AL_STR_RCB_INIT_DONE_GATE_AL_STRT_MASK 8758,643471
#define I40E_MEM_INIT_GATE_AL_STR_WUC_INIT_DONE_GATE_AL_STRT_SHIFT 8759,643615
#define I40E_MEM_INIT_GATE_AL_STR_WUC_INIT_DONE_GATE_AL_STRT_MASK 8760,643687
#define I40E_MEM_INIT_GATE_AL_STR_STAT_INIT_DONE_GATE_AL_STRT_SHIFT 8761,643831
#define I40E_MEM_INIT_GATE_AL_STR_STAT_INIT_DONE_GATE_AL_STRT_MASK 8762,643903
#define I40E_MEM_INIT_GATE_AL_STR_ITR_INIT_DONE_GATE_AL_STRT_SHIFT 8763,644048
#define I40E_MEM_INIT_GATE_AL_STR_ITR_INIT_DONE_GATE_AL_STRT_MASK 8764,644120
#define I40E_EMP_PCI_CIAA 8768,644293
#define I40E_EMP_PCI_CIAA_ADDRESS_SHIFT 8769,644362
#define I40E_EMP_PCI_CIAA_ADDRESS_MASK 8770,644404
#define I40E_EMP_PCI_CIAA_FNUM_SHIFT 8771,644494
#define I40E_EMP_PCI_CIAA_FNUM_MASK 8772,644537
#define I40E_EMP_PCI_CIAA_PF_SHIFT 8773,644623
#define I40E_EMP_PCI_CIAA_PF_MASK 8774,644666
#define I40E_EMP_PCI_CIAD 8776,644750
#define I40E_EMP_PCI_CIAD_DATA_SHIFT 8777,644816
#define I40E_EMP_PCI_CIAD_DATA_MASK 8778,644855
#define I40E_GL_PCI_DBGCTL 8780,644945
#define I40E_GL_PCI_DBGCTL_CONFIG_ACCESS_ENABLE_SHIFT 8781,645028
#define I40E_GL_PCI_DBGCTL_CONFIG_ACCESS_ENABLE_MASK 8782,645084
#define I40E_GLGEN_FWPFRSTAT 8784,645201
#define I40E_GLGEN_FWPFRSTAT_PF_FLR_SHIFT 8785,645272
#define I40E_GLGEN_FWPFRSTAT_PF_FLR_MASK 8786,645316
#define I40E_GLGEN_FWVFRSTAT(8788,645412
#define I40E_GLGEN_FWVFRSTAT_MAX_INDEX 8789,645513
#define I40E_GLGEN_FWVFRSTAT_VF_FLR_SHIFT 8790,645557
#define I40E_GLGEN_FWVFRSTAT_VF_FLR_MASK 8791,645601
#define I40E_GLGEN_PCIFCNCNT_PCI 8793,645701
#define I40E_GLGEN_PCIFCNCNT_PCI_PCIPFCNT_SHIFT 8794,645778
#define I40E_GLGEN_PCIFCNCNT_PCI_PCIPFCNT_MASK 8795,645828
#define I40E_GLGEN_PCIFCNCNT_PCI_PCIVFCNT_SHIFT 8796,645933
#define I40E_GLGEN_PCIFCNCNT_PCI_PCIVFCNT_MASK 8797,645984
#define I40E_GLPCI_ANA_ADD 8799,646090
#define I40E_GLPCI_ANA_ADD_ADDRESS_SHIFT 8800,646159
#define I40E_GLPCI_ANA_ADD_ADDRESS_MASK 8801,646202
#define I40E_GLPCI_ANA_ADD_BYTE_EN_SHIFT 8802,646295
#define I40E_GLPCI_ANA_ADD_BYTE_EN_MASK 8803,646339
#define I40E_GLPCI_ANA_DATA 8805,646430
#define I40E_GLPCI_ANA_DATA_DATA_SHIFT 8806,646497
#define I40E_GLPCI_ANA_DATA_DATA_MASK 8807,646538
#define I40E_GLPCI_LCBADD 8809,646632
#define I40E_GLPCI_LCBADD_ADDRESS_SHIFT 8810,646702
#define I40E_GLPCI_LCBADD_ADDRESS_MASK 8811,646745
#define I40E_GLPCI_LCBADD_BLOCK_ID_SHIFT 8812,646838
#define I40E_GLPCI_LCBADD_BLOCK_ID_MASK 8813,646882
#define I40E_GLPCI_LCBADD_LOCK_SHIFT 8814,646974
#define I40E_GLPCI_LCBADD_LOCK_MASK 8815,647018
#define I40E_GLPCI_LCBDATA 8817,647105
#define I40E_GLPCI_LCBDATA_LCB_DATA_SHIFT 8818,647176
#define I40E_GLPCI_LCBDATA_LCB_DATA_MASK 8819,647220
#define I40E_GLPCI_PCITEST1 8821,647320
#define I40E_GLPCI_PCITEST1_IGNORE_RID_SHIFT 8822,647394
#define I40E_GLPCI_PCITEST1_IGNORE_RID_MASK 8823,647441
#define I40E_GLPCI_PCITEST1_V_MSIX_EN_SHIFT 8824,647539
#define I40E_GLPCI_PCITEST1_V_MSIX_EN_MASK 8825,647586
#define I40E_GLPCI_PCITEST2 8827,647684
#define I40E_GLPCI_PCITEST2_IOV_TEST_MODE_SHIFT 8828,647761
#define I40E_GLPCI_PCITEST2_IOV_TEST_MODE_MASK 8829,647811
#define I40E_GLPCI_PCITEST2_TAG_ALLOC_SHIFT 8830,647915
#define I40E_GLPCI_PCITEST2_TAG_ALLOC_MASK 8831,647965
#define I40E_GLTPH_CTRL 8833,648066
#define I40E_GLTPH_CTRL_DISABLE_READ_HINT_SHIFT 8834,648143
#define I40E_GLTPH_CTRL_DISABLE_READ_HINT_MASK 8835,648193
#define I40E_GLTPH_CTRL_DESC_PH_SHIFT 8836,648297
#define I40E_GLTPH_CTRL_DESC_PH_MASK 8837,648347
#define I40E_GLTPH_CTRL_DATA_PH_SHIFT 8838,648441
#define I40E_GLTPH_CTRL_DATA_PH_MASK 8839,648492
#define I40E_GLTPH_CTRL_TPH_AUTOLEARN_SHIFT 8840,648586
#define I40E_GLTPH_CTRL_TPH_AUTOLEARN_MASK 8841,648637
#define I40E_PF_VT_PFALLOC_PCIE 8843,648738
#define I40E_PF_VT_PFALLOC_PCIE_FIRSTVF_SHIFT 8844,648813
#define I40E_PF_VT_PFALLOC_PCIE_FIRSTVF_MASK 8845,648861
#define I40E_PF_VT_PFALLOC_PCIE_LASTVF_SHIFT 8846,648962
#define I40E_PF_VT_PFALLOC_PCIE_LASTVF_MASK 8847,649010
#define I40E_PF_VT_PFALLOC_PCIE_VALID_SHIFT 8848,649110
#define I40E_PF_VT_PFALLOC_PCIE_VALID_MASK 8849,649159
#define I40E_GLPCI_PM_EN_STAT 8853,649297
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF0_SHIFT 8854,649378
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF0_MASK 8855,649433
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF1_SHIFT 8856,649546
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF1_MASK 8857,649601
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF2_SHIFT 8858,649714
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF2_MASK 8859,649769
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF3_SHIFT 8860,649882
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF3_MASK 8861,649937
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF4_SHIFT 8862,650050
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF4_MASK 8863,650105
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF5_SHIFT 8864,650218
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF5_MASK 8865,650273
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF6_SHIFT 8866,650386
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF6_MASK 8867,650441
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF7_SHIFT 8868,650554
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF7_MASK 8869,650609
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF8_SHIFT 8870,650722
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF8_MASK 8871,650777
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF9_SHIFT 8872,650890
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF9_MASK 8873,650945
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF10_SHIFT 8874,651058
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF10_MASK 8875,651114
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF11_SHIFT 8876,651228
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF11_MASK 8877,651284
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF12_SHIFT 8878,651398
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF12_MASK 8879,651454
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF13_SHIFT 8880,651568
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF13_MASK 8881,651624
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF14_SHIFT 8882,651738
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF14_MASK 8883,651794
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF15_SHIFT 8884,651908
#define I40E_GLPCI_PM_EN_STAT_PCIE_PME_EN_PF15_MASK 8885,651964
#define I40E_GLPM_DMAC_ENC 8887,652079
#define I40E_GLPM_DMAC_ENC_DMACENTRY_SHIFT 8888,652152
#define I40E_GLPM_DMAC_ENC_DMACENTRY_MASK 8889,652197
#define I40E_GLPM_DMAC_EXC 8891,652299
#define I40E_GLPM_DMAC_EXC_DMACTIMEREXIT_SHIFT 8892,652376
#define I40E_GLPM_DMAC_EXC_DMACTIMEREXIT_MASK 8893,652425
#define I40E_GLPM_DMAC_EXC_DMAIMMEXIT_SHIFT 8894,652530
#define I40E_GLPM_DMAC_EXC_DMAIMMEXIT_MASK 8895,652580
#define I40E_GLPM_DMACR 8897,652683
#define I40E_GLPM_DMACR_DMACWT_SHIFT 8898,652768
#define I40E_GLPM_DMACR_DMACWT_MASK 8899,652825
#define I40E_GLPM_DMACR_EXIT_DC_SHIFT 8900,652928
#define I40E_GLPM_DMACR_EXIT_DC_MASK 8901,652986
#define I40E_GLPM_DMACR_LX_COALESCING_INDICATION_SHIFT 8902,653087
#define I40E_GLPM_DMACR_LX_COALESCING_INDICATION_MASK 8903,653145
#define I40E_GLPM_DMACR_DMAC_EN_SHIFT 8904,653263
#define I40E_GLPM_DMACR_DMAC_EN_MASK 8905,653321
#define I40E_GLPM_DMCTH 8907,653423
#define I40E_GLPM_DMCTH_DMACRXT_SHIFT 8908,653491
#define I40E_GLPM_DMCTH_DMACRXT_MASK 8909,653531
#define I40E_GLPM_DMCTLX 8911,653618
#define I40E_GLPM_DMCTLX_TTLX_SHIFT 8912,653684
#define I40E_GLPM_DMCTLX_TTLX_MASK 8913,653722
#define I40E_GLPM_EEE_SU 8915,653805
#define I40E_GLPM_EEE_SU_DTW_MIN_1000_BASE_T_SHIFT 8916,653886
#define I40E_GLPM_EEE_SU_DTW_MIN_1000_BASE_T_MASK 8917,653939
#define I40E_GLPM_EEE_SU_DTW_MIN_100_BASE_TX_SHIFT 8918,654050
#define I40E_GLPM_EEE_SU_DTW_MIN_100_BASE_TX_MASK 8919,654103
#define I40E_GLPM_EEE_SU_EXT 8921,654215
#define I40E_GLPM_EEE_SU_EXT_DTW_MIN_1000_BASE_KX_SHIFT 8922,654301
#define I40E_GLPM_EEE_SU_EXT_DTW_MIN_1000_BASE_KX_MASK 8923,654359
#define I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_KX4_SHIFT 8924,654480
#define I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_KX4_MASK 8925,654538
#define I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_KR_SHIFT 8926,654658
#define I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_KR_MASK 8927,654717
#define I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_T_SHIFT 8928,654836
#define I40E_GLPM_EEE_SU_EXT_DTW_MIN_10GBASE_T_MASK 8929,654895
#define I40E_GLPM_LTRC 8931,655014
#define I40E_GLPM_LTRC_SLTRV_SHIFT 8932,655090
#define I40E_GLPM_LTRC_SLTRV_MASK 8933,655139
#define I40E_GLPM_LTRC_SSCALE_SHIFT 8934,655231
#define I40E_GLPM_LTRC_SSCALE_MASK 8935,655281
#define I40E_GLPM_LTRC_LTRS_REQUIREMENT_SHIFT 8936,655372
#define I40E_GLPM_LTRC_LTRS_REQUIREMENT_MASK 8937,655422
#define I40E_GLPM_LTRC_NSLTRV_SHIFT 8938,655523
#define I40E_GLPM_LTRC_NSLTRV_MASK 8939,655573
#define I40E_GLPM_LTRC_NSSCALE_SHIFT 8940,655666
#define I40E_GLPM_LTRC_NSSCALE_MASK 8941,655716
#define I40E_GLPM_LTRC_LTR_SEND_SHIFT 8942,655808
#define I40E_GLPM_LTRC_LTR_SEND_MASK 8943,655858
#define I40E_GLPM_LTRC_LTRNS_REQUIREMENT_SHIFT 8944,655951
#define I40E_GLPM_LTRC_LTRNS_REQUIREMENT_MASK 8945,656001
#define I40E_PRTPM_EEEDBG 8947,656104
#define I40E_PRTPM_EEEDBG_FORCE_TLPI_SHIFT 8948,656177
#define I40E_PRTPM_EEEDBG_FORCE_TLPI_MASK 8949,656222
#define I40E_PRTPM_HPTC 8951,656317
#define I40E_PRTPM_HPTC_HIGH_PRI_TC_SHIFT 8952,656389
#define I40E_PRTPM_HPTC_HIGH_PRI_TC_MASK 8953,656433
#define I40E_GLRPB_DHWS 8957,656571
#define I40E_GLRPB_DHWS_DHW_TCN_SHIFT 8958,656639
#define I40E_GLRPB_DHWS_DHW_TCN_MASK 8959,656679
#define I40E_GLRPB_DLWS 8961,656768
#define I40E_GLRPB_DLWS_DLW_TCN_SHIFT 8962,656836
#define I40E_GLRPB_DLWS_DLW_TCN_MASK 8963,656876
#define I40E_GLRPB_GFC 8965,656965
#define I40E_GLRPB_GFC_GFC_SHIFT 8966,657028
#define I40E_GLRPB_GFC_GFC_MASK 8967,657063
#define I40E_GLRPB_GPC 8969,657142
#define I40E_GLRPB_GPC_GPC_SHIFT 8970,657205
#define I40E_GLRPB_GPC_GPC_MASK 8971,657240
#define I40E_GLRPB_LTRTL 8973,657318
#define I40E_GLRPB_LTRTL_LTRTL_SHIFT 8974,657385
#define I40E_GLRPB_LTRTL_LTRTL_MASK 8975,657424
#define I40E_GLRPB_LTRTV 8977,657509
#define I40E_GLRPB_LTRTV_LTRTV_SHIFT 8978,657576
#define I40E_GLRPB_LTRTV_LTRTV_MASK 8979,657615
#define I40E_GLRPB_SHTS 8981,657700
#define I40E_GLRPB_SHTS_SHT_TCN_SHIFT 8982,657768
#define I40E_GLRPB_SHTS_SHT_TCN_MASK 8983,657808
#define I40E_GLRPB_SHWS 8985,657897
#define I40E_GLRPB_SHWS_SHW_SHIFT 8986,657961
#define I40E_GLRPB_SHWS_SHW_MASK 8987,657997
#define I40E_GLRPB_SLTS 8989,658078
#define I40E_GLRPB_SLTS_SLT_TCN_SHIFT 8990,658146
#define I40E_GLRPB_SLTS_SLT_TCN_MASK 8991,658186
#define I40E_GLRPB_SLWS 8993,658275
#define I40E_GLRPB_SLWS_SLW_SHIFT 8994,658339
#define I40E_GLRPB_SLWS_SLW_MASK 8995,658375
#define I40E_GLRPB_SPSS 8997,658456
#define I40E_GLRPB_SPSS_SPS_SHIFT 8998,658520
#define I40E_GLRPB_SPSS_SPS_MASK 8999,658556
#define I40E_PRTRPB_DFC(9001,658637
#define I40E_PRTRPB_DFC_MAX_INDEX 9002,658736
#define I40E_PRTRPB_DFC_DFC_TCN_SHIFT 9003,658776
#define I40E_PRTRPB_DFC_DFC_TCN_MASK 9004,658816
#define I40E_PRTRPB_PFC 9006,658905
#define I40E_PRTRPB_PFC_PFC_SHIFT 9007,658969
#define I40E_PRTRPB_PFC_PFC_MASK 9008,659005
#define I40E_PRTRPB_RUP2TC 9010,659086
#define I40E_PRTRPB_RUP2TC_UP0TC_SHIFT 9011,659155
#define I40E_PRTRPB_RUP2TC_UP0TC_MASK 9012,659196
#define I40E_PRTRPB_RUP2TC_UP1TC_SHIFT 9013,659282
#define I40E_PRTRPB_RUP2TC_UP1TC_MASK 9014,659323
#define I40E_PRTRPB_RUP2TC_UP2TC_SHIFT 9015,659409
#define I40E_PRTRPB_RUP2TC_UP2TC_MASK 9016,659450
#define I40E_PRTRPB_RUP2TC_UP3TC_SHIFT 9017,659536
#define I40E_PRTRPB_RUP2TC_UP3TC_MASK 9018,659577
#define I40E_PRTRPB_RUP2TC_UP4TC_SHIFT 9019,659663
#define I40E_PRTRPB_RUP2TC_UP4TC_MASK 9020,659705
#define I40E_PRTRPB_RUP2TC_UP5TC_SHIFT 9021,659791
#define I40E_PRTRPB_RUP2TC_UP5TC_MASK 9022,659833
#define I40E_PRTRPB_RUP2TC_UP6TC_SHIFT 9023,659919
#define I40E_PRTRPB_RUP2TC_UP6TC_MASK 9024,659961
#define I40E_PRTRPB_RUP2TC_UP7TC_SHIFT 9025,660047
#define I40E_PRTRPB_RUP2TC_UP7TC_MASK 9026,660089
#define I40E_PRTRPB_SFC 9028,660176
#define I40E_PRTRPB_SFC_SFC_SHIFT 9029,660240
#define I40E_PRTRPB_SFC_SFC_MASK 9030,660276
#define I40E_PRTRPB_SOC(9032,660357
#define I40E_PRTRPB_SOC_MAX_INDEX 9033,660456
#define I40E_PRTRPB_SOC_SOC_TCN_SHIFT 9034,660496
#define I40E_PRTRPB_SOC_SOC_TCN_MASK 9035,660536
#define I40E_PRTRPB_TC2PFC 9037,660625
#define I40E_PRTRPB_TC2PFC_TC2PFC_SHIFT 9038,660695
#define I40E_PRTRPB_TC2PFC_TC2PFC_MASK 9039,660737
#define I40E_GL_PRS_FVBM(9043,660860
#define I40E_GL_PRS_FVBM_MAX_INDEX 9044,660965
#define I40E_GL_PRS_FVBM_FV_BYTE_INDX_SHIFT 9045,661012
#define I40E_GL_PRS_FVBM_FV_BYTE_INDX_MASK 9046,661059
#define I40E_GL_PRS_FVBM_RULE_BUS_INDX_SHIFT 9047,661157
#define I40E_GL_PRS_FVBM_RULE_BUS_INDX_MASK 9048,661204
#define I40E_GL_PRS_FVBM_MSK_ENA_SHIFT 9049,661303
#define I40E_GL_PRS_FVBM_MSK_ENA_MASK 9050,661351
#define I40E_GLCM_LAN_FCOEQCNT 9052,661444
#define I40E_GLCM_LAN_FCOEQCNT_FCOE_DDP_CNT_SHIFT 9053,661524
#define I40E_GLCM_LAN_FCOEQCNT_FCOE_DDP_CNT_MASK 9054,661577
#define I40E_GLCM_LAN_LANQCNT 9056,661688
#define I40E_GLCM_LAN_LANQCNT_LANTX_CNT_SHIFT 9057,661764
#define I40E_GLCM_LAN_LANQCNT_LANTX_CNT_MASK 9058,661812
#define I40E_GLCM_LAN_LANQCNT_LANRX_CNT_SHIFT 9059,661914
#define I40E_GLCM_LAN_LANQCNT_LANRX_CNT_MASK 9060,661963
#define I40E_GLFOC_CACHE_CTL 9062,662066
#define I40E_GLFOC_CACHE_CTL_FD_ALLOCATION_SHIFT 9063,662145
#define I40E_GLFOC_CACHE_CTL_FD_ALLOCATION_MASK 9064,662196
#define I40E_GLFOC_CACHE_CTL_SCALE_FACTOR_SHIFT 9065,662302
#define I40E_GLFOC_CACHE_CTL_SCALE_FACTOR_MASK 9066,662353
#define I40E_GLFOC_CACHE_CTL_DBGMUX_EN_SHIFT 9067,662458
#define I40E_GLFOC_CACHE_CTL_DBGMUX_EN_MASK 9068,662509
#define I40E_GLFOC_CACHE_CTL_DBGMUX_SEL_LO_SHIFT 9069,662611
#define I40E_GLFOC_CACHE_CTL_DBGMUX_SEL_LO_MASK 9070,662662
#define I40E_GLFOC_CACHE_CTL_DBGMUX_SEL_HI_SHIFT 9071,662769
#define I40E_GLFOC_CACHE_CTL_DBGMUX_SEL_HI_MASK 9072,662821
#define I40E_GLFOC_FSTAT 9074,662929
#define I40E_GLFOC_FSTAT_PE_CNT_SHIFT 9075,662997
#define I40E_GLFOC_FSTAT_PE_CNT_MASK 9076,663037
#define I40E_GLFOC_FSTAT_FC_CNT_SHIFT 9077,663123
#define I40E_GLFOC_FSTAT_FC_CNT_MASK 9078,663164
#define I40E_GLQF_FC_INSET(9080,663251
#define I40E_GLQF_FC_INSET_MAX_INDEX 9081,663372
#define I40E_GLQF_FC_INSET_INSET_SHIFT 9082,663413
#define I40E_GLQF_FC_INSET_INSET_MASK 9083,663454
#define I40E_GLQF_FC_MSK(9085,663548
#define I40E_GLQF_FC_MSK_MAX_INDEX 9086,663669
#define I40E_GLQF_FC_MSK_MASK_SHIFT 9087,663709
#define I40E_GLQF_FC_MSK_MASK_MASK 9088,663749
#define I40E_GLQF_FC_MSK_OFFSET_SHIFT 9089,663834
#define I40E_GLQF_FC_MSK_OFFSET_MASK 9090,663875
#define I40E_GLQF_FCTYPE(9092,663961
#define I40E_GLQF_FCTYPE_MAX_INDEX 9093,664065
#define I40E_GLQF_FCTYPE_PCTYPE_INDEX_SHIFT 9094,664111
#define I40E_GLQF_FCTYPE_PCTYPE_INDEX_MASK 9095,664157
#define I40E_GLQF_FCTYPE_PCTYPE_ENA_SHIFT 9096,664254
#define I40E_GLQF_FCTYPE_PCTYPE_ENA_MASK 9097,664300
#define I40E_GLQF_FD_MSK(9099,664395
#define I40E_GLQF_FD_MSK_MAX_INDEX 9100,664516
#define I40E_GLQF_FD_MSK_MASK_SHIFT 9101,664556
#define I40E_GLQF_FD_MSK_MASK_MASK 9102,664596
#define I40E_GLQF_FD_MSK_OFFSET_SHIFT 9103,664681
#define I40E_GLQF_FD_MSK_OFFSET_MASK 9104,664722
#define I40E_GLQF_FDCNT_1 9106,664808
#define I40E_GLQF_FDCNT_1_BUCKETCNT_SHIFT 9107,664880
#define I40E_GLQF_FDCNT_1_BUCKETCNT_MASK 9108,664924
#define I40E_GLQF_FDCNT_2 9110,665020
#define I40E_GLQF_FDCNT_2_HITSBCNT_SHIFT 9111,665091
#define I40E_GLQF_FDCNT_2_HITSBCNT_MASK 9112,665134
#define I40E_GLQF_FDCNT_3 9114,665232
#define I40E_GLQF_FDCNT_3_HITLBCNT_SHIFT 9115,665303
#define I40E_GLQF_FDCNT_3_HITLBCNT_MASK 9116,665346
#define I40E_GLQF_FDENA(9118,665444
#define I40E_GLQF_FDENA_MAX_INDEX 9119,665541
#define I40E_GLQF_FDENA_FD_ENA_SHIFT 9120,665580
#define I40E_GLQF_FDENA_FD_ENA_MASK 9121,665619
#define I40E_GLQF_HASH_INSET(9123,665709
#define I40E_GLQF_HASH_INSET_MAX_INDEX 9124,665833
#define I40E_GLQF_HASH_INSET_INSET_SHIFT 9125,665876
#define I40E_GLQF_HASH_INSET_INSET_MASK 9126,665919
#define I40E_GLQF_HASH_MSK(9128,666017
#define I40E_GLQF_HASH_MSK_MAX_INDEX 9129,666140
#define I40E_GLQF_HASH_MSK_MASK_SHIFT 9130,666182
#define I40E_GLQF_HASH_MSK_MASK_MASK 9131,666224
#define I40E_GLQF_HASH_MSK_OFFSET_SHIFT 9132,666313
#define I40E_GLQF_HASH_MSK_OFFSET_MASK 9133,666356
#define I40E_GLQF_ORT(9135,666446
#define I40E_GLQF_ORT_MAX_INDEX 9136,666547
#define I40E_GLQF_ORT_PIT_INDX_SHIFT 9137,666590
#define I40E_GLQF_ORT_PIT_INDX_MASK 9138,666632
#define I40E_GLQF_ORT_FIELD_CNT_SHIFT 9139,666718
#define I40E_GLQF_ORT_FIELD_CNT_MASK 9140,666760
#define I40E_GLQF_ORT_FLX_PAYLOAD_SHIFT 9141,666846
#define I40E_GLQF_ORT_FLX_PAYLOAD_MASK 9142,666888
#define I40E_GLQF_PE_INSET(9144,666977
#define I40E_GLQF_PE_INSET_MAX_INDEX 9145,667098
#define I40E_GLQF_PE_INSET_INSET_SHIFT 9146,667139
#define I40E_GLQF_PE_INSET_INSET_MASK 9147,667180
#define I40E_GLQF_PE_MSK(9149,667274
#define I40E_GLQF_PE_MSK_MAX_INDEX 9150,667394
#define I40E_GLQF_PE_MSK_MASK_SHIFT 9151,667434
#define I40E_GLQF_PE_MSK_MASK_MASK 9152,667474
#define I40E_GLQF_PE_MSK_OFFSET_SHIFT 9153,667559
#define I40E_GLQF_PE_MSK_OFFSET_MASK 9154,667600
#define I40E_GLQF_PECNT_0 9156,667686
#define I40E_GLQF_PECNT_0_PROG_CNT_SHIFT 9157,667757
#define I40E_GLQF_PECNT_0_PROG_CNT_MASK 9158,667800
#define I40E_GLQF_PECNT_1 9160,667892
#define I40E_GLQF_PECNT_1_ADD_OK_SHIFT 9161,667966
#define I40E_GLQF_PECNT_1_ADD_OK_MASK 9162,668012
#define I40E_GLQF_PECNT_1_ADD_FAIL_SHIFT 9163,668104
#define I40E_GLQF_PECNT_1_ADD_FAIL_MASK 9164,668150
#define I40E_GLQF_PECNT_1_REMOVE_OK_SHIFT 9165,668244
#define I40E_GLQF_PECNT_1_REMOVE_OK_MASK 9166,668291
#define I40E_GLQF_PECNT_1_REMOVE_FAIL_SHIFT 9167,668386
#define I40E_GLQF_PECNT_1_REMOVE_FAIL_MASK 9168,668433
#define I40E_GLQF_PETYPE(9170,668531
#define I40E_GLQF_PETYPE_MAX_INDEX 9171,668635
#define I40E_GLQF_PETYPE_PCTYPE_INDEX_SHIFT 9172,668681
#define I40E_GLQF_PETYPE_PCTYPE_INDEX_MASK 9173,668727
#define I40E_GLQF_PETYPE_PCTYPE_ENA_SHIFT 9174,668824
#define I40E_GLQF_PETYPE_PCTYPE_ENA_MASK 9175,668870
#define I40E_GLQF_PIT(9177,668965
#define I40E_GLQF_PIT_MAX_INDEX 9178,669065
#define I40E_GLQF_PIT_SOURCE_OFF_SHIFT 9179,669107
#define I40E_GLQF_PIT_SOURCE_OFF_MASK 9180,669148
#define I40E_GLQF_PIT_FSIZE_SHIFT 9181,669235
#define I40E_GLQF_PIT_FSIZE_MASK 9182,669276
#define I40E_GLQF_PIT_DEST_OFF_SHIFT 9183,669358
#define I40E_GLQF_PIT_DEST_OFF_MASK 9184,669400
#define I40E_GLQF_PTYPE(9186,669486
#define I40E_GLQF_PTYPE_MAX_INDEX 9187,669610
#define I40E_GLQF_PTYPE_PROT_LAYER_SHIFT 9188,669653
#define I40E_GLQF_PTYPE_PROT_LAYER_MASK 9189,669696
#define I40E_GLQF_PTYPE_ENA(9191,669794
#define I40E_GLQF_PTYPE_ENA_MAX_INDEX 9192,669922
#define I40E_GLQF_PTYPE_ENA_PROT_LAYER_SHIFT 9193,669969
#define I40E_GLQF_PTYPE_ENA_PROT_LAYER_MASK 9194,670016
#define I40E_PFQF_CTL_0_PMAT 9196,670122
#define I40E_PFQF_CTL_0_PMAT_PEHSIZE_SHIFT 9197,670199
#define I40E_PFQF_CTL_0_PMAT_PEHSIZE_MASK 9198,670248
#define I40E_PFQF_CTL_0_PMAT_PEDSIZE_SHIFT 9199,670347
#define I40E_PFQF_CTL_0_PMAT_PEDSIZE_MASK 9200,670396
#define I40E_PFQF_CTL_0_PMAT_PFFCHSIZE_SHIFT 9201,670495
#define I40E_PFQF_CTL_0_PMAT_PFFCHSIZE_MASK 9202,670545
#define I40E_PFQF_CTL_0_PMAT_PFFCDSIZE_SHIFT 9203,670645
#define I40E_PFQF_CTL_0_PMAT_PFFCDSIZE_MASK 9204,670695
#define I40E_PFQF_CTL_0_PMAT_HASHLUTSIZE_SHIFT 9205,670795
#define I40E_PFQF_CTL_0_PMAT_HASHLUTSIZE_MASK 9206,670845
#define I40E_PFQF_CTL_0_PMAT_FD_ENA_SHIFT 9207,670947
#define I40E_PFQF_CTL_0_PMAT_FD_ENA_MASK 9208,670997
#define I40E_PFQF_CTL_0_PMAT_ETYPE_ENA_SHIFT 9209,671094
#define I40E_PFQF_CTL_0_PMAT_ETYPE_ENA_MASK 9210,671144
#define I40E_PFQF_CTL_0_PMAT_MACVLAN_ENA_SHIFT 9211,671244
#define I40E_PFQF_CTL_0_PMAT_MACVLAN_ENA_MASK 9212,671294
#define I40E_PFQF_CTL_0_PMAT_VFFCHSIZE_SHIFT 9213,671396
#define I40E_PFQF_CTL_0_PMAT_VFFCHSIZE_MASK 9214,671446
#define I40E_PFQF_CTL_0_PMAT_VFFCDSIZE_SHIFT 9215,671546
#define I40E_PFQF_CTL_0_PMAT_VFFCDSIZE_MASK 9216,671596
#define I40E_PFQF_CTL_0_RCU 9218,671697
#define I40E_PFQF_CTL_0_RCU_PEHSIZE_SHIFT 9219,671773
#define I40E_PFQF_CTL_0_RCU_PEHSIZE_MASK 9220,671821
#define I40E_PFQF_CTL_0_RCU_PEDSIZE_SHIFT 9221,671918
#define I40E_PFQF_CTL_0_RCU_PEDSIZE_MASK 9222,671966
#define I40E_PFQF_CTL_0_RCU_PFFCHSIZE_SHIFT 9223,672063
#define I40E_PFQF_CTL_0_RCU_PFFCHSIZE_MASK 9224,672112
#define I40E_PFQF_CTL_0_RCU_PFFCDSIZE_SHIFT 9225,672210
#define I40E_PFQF_CTL_0_RCU_PFFCDSIZE_MASK 9226,672259
#define I40E_PFQF_CTL_0_RCU_HASHLUTSIZE_SHIFT 9227,672357
#define I40E_PFQF_CTL_0_RCU_HASHLUTSIZE_MASK 9228,672406
#define I40E_PFQF_CTL_0_RCU_FD_ENA_SHIFT 9229,672506
#define I40E_PFQF_CTL_0_RCU_FD_ENA_MASK 9230,672555
#define I40E_PFQF_CTL_0_RCU_ETYPE_ENA_SHIFT 9231,672650
#define I40E_PFQF_CTL_0_RCU_ETYPE_ENA_MASK 9232,672699
#define I40E_PFQF_CTL_0_RCU_MACVLAN_ENA_SHIFT 9233,672797
#define I40E_PFQF_CTL_0_RCU_MACVLAN_ENA_MASK 9234,672846
#define I40E_PFQF_CTL_0_RCU_VFFCHSIZE_SHIFT 9235,672946
#define I40E_PFQF_CTL_0_RCU_VFFCHSIZE_MASK 9236,672995
#define I40E_PFQF_CTL_0_RCU_VFFCDSIZE_SHIFT 9237,673093
#define I40E_PFQF_CTL_0_RCU_VFFCDSIZE_MASK 9238,673142
#define I40E_PFQF_DDPCNT 9240,673241
#define I40E_PFQF_DDPCNT_DDP_CNT_SHIFT 9241,673310
#define I40E_PFQF_DDPCNT_DDP_CNT_MASK 9242,673351
#define I40E_PFQF_FCCNT_0 9244,673441
#define I40E_PFQF_FCCNT_0_BUCKETCNT_SHIFT 9245,673513
#define I40E_PFQF_FCCNT_0_BUCKETCNT_MASK 9246,673557
#define I40E_PFQF_FCCNT_1 9248,673653
#define I40E_PFQF_FCCNT_1_HITSBCNT_SHIFT 9249,673722
#define I40E_PFQF_FCCNT_1_HITSBCNT_MASK 9250,673765
#define I40E_PFQF_FCCNT_2 9252,673863
#define I40E_PFQF_FCCNT_2_HITLBCNT_SHIFT 9253,673932
#define I40E_PFQF_FCCNT_2_HITLBCNT_MASK 9254,673975
#define I40E_PFQF_HREGION(9256,674073
#define I40E_PFQF_HREGION_MAX_INDEX 9257,674182
#define I40E_PFQF_HREGION_OVERRIDE_ENA_0_SHIFT 9258,674231
#define I40E_PFQF_HREGION_OVERRIDE_ENA_0_MASK 9259,674280
#define I40E_PFQF_HREGION_REGION_0_SHIFT 9260,674382
#define I40E_PFQF_HREGION_REGION_0_MASK 9261,674431
#define I40E_PFQF_HREGION_OVERRIDE_ENA_1_SHIFT 9262,674527
#define I40E_PFQF_HREGION_OVERRIDE_ENA_1_MASK 9263,674576
#define I40E_PFQF_HREGION_REGION_1_SHIFT 9264,674678
#define I40E_PFQF_HREGION_REGION_1_MASK 9265,674727
#define I40E_PFQF_HREGION_OVERRIDE_ENA_2_SHIFT 9266,674823
#define I40E_PFQF_HREGION_OVERRIDE_ENA_2_MASK 9267,674872
#define I40E_PFQF_HREGION_REGION_2_SHIFT 9268,674974
#define I40E_PFQF_HREGION_REGION_2_MASK 9269,675023
#define I40E_PFQF_HREGION_OVERRIDE_ENA_3_SHIFT 9270,675119
#define I40E_PFQF_HREGION_OVERRIDE_ENA_3_MASK 9271,675169
#define I40E_PFQF_HREGION_REGION_3_SHIFT 9272,675271
#define I40E_PFQF_HREGION_REGION_3_MASK 9273,675321
#define I40E_PFQF_HREGION_OVERRIDE_ENA_4_SHIFT 9274,675417
#define I40E_PFQF_HREGION_OVERRIDE_ENA_4_MASK 9275,675467
#define I40E_PFQF_HREGION_REGION_4_SHIFT 9276,675569
#define I40E_PFQF_HREGION_REGION_4_MASK 9277,675619
#define I40E_PFQF_HREGION_OVERRIDE_ENA_5_SHIFT 9278,675715
#define I40E_PFQF_HREGION_OVERRIDE_ENA_5_MASK 9279,675765
#define I40E_PFQF_HREGION_REGION_5_SHIFT 9280,675867
#define I40E_PFQF_HREGION_REGION_5_MASK 9281,675917
#define I40E_PFQF_HREGION_OVERRIDE_ENA_6_SHIFT 9282,676013
#define I40E_PFQF_HREGION_OVERRIDE_ENA_6_MASK 9283,676063
#define I40E_PFQF_HREGION_REGION_6_SHIFT 9284,676165
#define I40E_PFQF_HREGION_REGION_6_MASK 9285,676215
#define I40E_PFQF_HREGION_OVERRIDE_ENA_7_SHIFT 9286,676311
#define I40E_PFQF_HREGION_OVERRIDE_ENA_7_MASK 9287,676361
#define I40E_PFQF_HREGION_REGION_7_SHIFT 9288,676463
#define I40E_PFQF_HREGION_REGION_7_MASK 9289,676513
#define I40E_PFQF_PECNT_0 9291,676610
#define I40E_PFQF_PECNT_0_BUCKETCNT_SHIFT 9292,676682
#define I40E_PFQF_PECNT_0_BUCKETCNT_MASK 9293,676726
#define I40E_PFQF_PECNT_1 9295,676823
#define I40E_PFQF_PECNT_1_HITSBCNT_SHIFT 9296,676892
#define I40E_PFQF_PECNT_1_HITSBCNT_MASK 9297,676935
#define I40E_PFQF_PECNT_2 9299,677033
#define I40E_PFQF_PECNT_2_HITLBCNT_SHIFT 9300,677102
#define I40E_PFQF_PECNT_2_HITLBCNT_MASK 9301,677145
#define I40E_PFQF_PECNT_CNTX 9303,677243
#define I40E_PFQF_PECNT_CNTX_FLTCNT_SHIFT 9304,677315
#define I40E_PFQF_PECNT_CNTX_FLTCNT_MASK 9305,677359
#define I40E_PRTQF_FD_INSET(9307,677456
#define I40E_PRTQF_FD_INSET_MAX_INDEX 9308,677581
#define I40E_PRTQF_FD_INSET_INSET_SHIFT 9309,677624
#define I40E_PRTQF_FD_INSET_INSET_MASK 9310,677666
#define I40E_VPQF_CTL_RCU(9312,677762
#define I40E_VPQF_CTL_RCU_MAX_INDEX 9313,677865
#define I40E_VPQF_CTL_RCU_PEHSIZE_SHIFT 9314,677909
#define I40E_VPQF_CTL_RCU_PEHSIZE_MASK 9315,677951
#define I40E_VPQF_CTL_RCU_PEDSIZE_SHIFT 9316,678040
#define I40E_VPQF_CTL_RCU_PEDSIZE_MASK 9317,678082
#define I40E_VPQF_CTL_RCU_FCHSIZE_SHIFT 9318,678171
#define I40E_VPQF_CTL_RCU_FCHSIZE_MASK 9319,678214
#define I40E_VPQF_CTL_RCU_FCDSIZE_SHIFT 9320,678302
#define I40E_VPQF_CTL_RCU_FCDSIZE_MASK 9321,678345
#define I40E_VPQF_DDPCNT1(9323,678434
#define I40E_VPQF_DDPCNT1_MAX_INDEX 9324,678537
#define I40E_VPQF_DDPCNT1_DDP_CNT_SHIFT 9325,678581
#define I40E_VPQF_DDPCNT1_DDP_CNT_MASK 9326,678623
#define I40E_VPQF_FCCNT_0(9328,678715
#define I40E_VPQF_FCCNT_0_MAX_INDEX 9329,678820
#define I40E_VPQF_FCCNT_0_BUCKETCNT_SHIFT 9330,678866
#define I40E_VPQF_FCCNT_0_BUCKETCNT_MASK 9331,678910
#define I40E_VPQF_PECNT_0(9333,679006
#define I40E_VPQF_PECNT_0_MAX_INDEX 9334,679111
#define I40E_VPQF_PECNT_0_BUCKETCNT_SHIFT 9335,679157
#define I40E_VPQF_PECNT_0_BUCKETCNT_MASK 9336,679201
#define I40E_VPQF_PECNT_1(9338,679298
#define I40E_VPQF_PECNT_1_MAX_INDEX 9339,679400
#define I40E_VPQF_PECNT_1_FLTCNT_SHIFT 9340,679443
#define I40E_VPQF_PECNT_1_FLTCNT_MASK 9341,679484
#define I40E_GLPRT_AORCH(9345,679609
#define I40E_GLPRT_AORCH_MAX_INDEX 9346,679706
#define I40E_GLPRT_AORCH_AORCH_SHIFT 9347,679745
#define I40E_GLPRT_AORCH_AORCH_MASK 9348,679784
#define I40E_GLPRT_AORCL(9350,679870
#define I40E_GLPRT_AORCL_MAX_INDEX 9351,679967
#define I40E_GLPRT_AORCL_VGORC_SHIFT 9352,680006
#define I40E_GLPRT_AORCL_VGORC_MASK 9353,680045
#define I40E_GLPRT_ERRBC(9355,680135
#define I40E_GLPRT_ERRBC_MAX_INDEX 9356,680232
#define I40E_GLPRT_ERRBC_ERRBC_SHIFT 9357,680271
#define I40E_GLPRT_ERRBC_ERRBC_MASK 9358,680310
#define I40E_GLPRT_MSPDC(9360,680400
#define I40E_GLPRT_MSPDC_MAX_INDEX 9361,680497
#define I40E_GLPRT_MSPDC_MSPDC_SHIFT 9362,680536
#define I40E_GLPRT_MSPDC_MSPDC_MASK 9363,680575
#define I40E_GLPRT_STDC(9365,680665
#define I40E_GLPRT_STDC_MAX_INDEX 9366,680760
#define I40E_GLPRT_STDC_STDC_SHIFT 9367,680797
#define I40E_GLPRT_STDC_STDC_MASK 9368,680834
#define I40E_EMP_MTG_FLU_ICH 9372,680949
#define I40E_EMP_MTG_FLU_ICH_PROTOCOL_ID_SHIFT 9373,681030
#define I40E_EMP_MTG_FLU_ICH_PROTOCOL_ID_MASK 9374,681083
#define I40E_EMP_MTG_FLU_ICH_IGNORE_PROTOCOL_SHIFT 9375,681190
#define I40E_EMP_MTG_FLU_ICH_IGNORE_PROTOCOL_MASK 9376,681243
#define I40E_EMP_MTG_FLU_ICH_USE_MAN_SHIFT 9377,681353
#define I40E_EMP_MTG_FLU_ICH_USE_MAN_MASK 9378,681406
#define I40E_EMP_MTG_FLU_ICL 9380,681509
#define I40E_EMP_MTG_FLU_ICL_W0_OFFSET_SHIFT 9381,681587
#define I40E_EMP_MTG_FLU_ICL_W0_OFFSET_MASK 9382,681637
#define I40E_EMP_MTG_FLU_ICL_W0_STATUS_SHIFT 9383,681739
#define I40E_EMP_MTG_FLU_ICL_W0_STATUS_MASK 9384,681789
#define I40E_EMP_MTG_FLU_ICL_W1_OFFSET_SHIFT 9385,681890
#define I40E_EMP_MTG_FLU_ICL_W1_OFFSET_MASK 9386,681940
#define I40E_EMP_MTG_FLU_ICL_W1_STATUS_SHIFT 9387,682042
#define I40E_EMP_MTG_FLU_ICL_W1_STATUS_MASK 9388,682093
#define I40E_EMP_MTG_FLU_ICL_W2_OFFSET_SHIFT 9389,682194
#define I40E_EMP_MTG_FLU_ICL_W2_OFFSET_MASK 9390,682245
#define I40E_EMP_MTG_FLU_ICL_W2_STATUS_SHIFT 9391,682347
#define I40E_EMP_MTG_FLU_ICL_W2_STATUS_MASK 9392,682398
#define I40E_EMP_MTG_FLU_ICL_ETYPE_ENABLE_SHIFT 9393,682499
#define I40E_EMP_MTG_FLU_ICL_ETYPE_ENABLE_MASK 9394,682550
#define I40E_EMP_MTG_FLU_ICL_IGNORE_PHASE_SHIFT 9395,682654
#define I40E_EMP_MTG_FLU_ICL_IGNORE_PHASE_MASK 9396,682705
#define I40E_EMP_MTG_FLU_ICL_EGRESS_SHIFT 9397,682809
#define I40E_EMP_MTG_FLU_ICL_EGRESS_MASK 9398,682860
#define I40E_EMP_MTG_FLU_ICL_PORT_ENABLE_SHIFT 9399,682958
#define I40E_EMP_MTG_FLU_ICL_PORT_ENABLE_MASK 9400,683009
#define I40E_EMP_SWT_CCTRL 9402,683113
#define I40E_EMP_SWT_CCTRL_LLVSI_SHIFT 9403,683183
#define I40E_EMP_SWT_CCTRL_LLVSI_MASK 9404,683228
#define I40E_EMP_SWT_CCTRL_PROXYVSI_SHIFT 9405,683319
#define I40E_EMP_SWT_CCTRL_PROXYVSI_MASK 9406,683364
#define I40E_EMP_SWT_CGEN 9408,683459
#define I40E_EMP_SWT_CGEN_GLEN_SHIFT 9409,683524
#define I40E_EMP_SWT_CGEN_GLEN_MASK 9410,683563
#define I40E_EMP_SWT_CLLE(9412,683646
#define I40E_EMP_SWT_CLLE_MAX_INDEX 9413,683748
#define I40E_EMP_SWT_CLLE_TAG_SHIFT 9414,683794
#define I40E_EMP_SWT_CLLE_TAG_MASK 9415,683840
#define I40E_EMP_SWT_CLLE_IGNORE_TAG_SHIFT 9416,683931
#define I40E_EMP_SWT_CLLE_IGNORE_TAG_MASK 9417,683978
#define I40E_EMP_SWT_CLLE_PORT_NUMBER_SHIFT 9418,684073
#define I40E_EMP_SWT_CLLE_PORT_NUMBER_MASK 9419,684120
#define I40E_EMP_SWT_CLLE_ENABLE_SHIFT 9420,684216
#define I40E_EMP_SWT_CLLE_ENABLE_MASK 9421,684263
#define I40E_EMP_SWT_CMASK 9423,684355
#define I40E_EMP_SWT_CMASK_UNICASTTAGMASK_SHIFT 9424,684433
#define I40E_EMP_SWT_CMASK_UNICASTTAGMASK_MASK 9425,684485
#define I40E_EMP_SWT_CMASK_MULTICASTTAGMASK_SHIFT 9426,684594
#define I40E_EMP_SWT_CMASK_MULTICASTTAGMASK_MASK 9427,684647
#define I40E_EMP_SWT_CMTTD(9429,684759
#define I40E_EMP_SWT_CMTTD_MAX_INDEX 9430,684859
#define I40E_EMP_SWT_CMTTD_PFLIST_SHIFT 9431,684903
#define I40E_EMP_SWT_CMTTD_PFLIST_MASK 9432,684945
#define I40E_EMP_SWT_CMTTL(9434,685037
#define I40E_EMP_SWT_CMTTL_MAX_INDEX 9435,685137
#define I40E_EMP_SWT_CMTTL_MTAG_SHIFT 9436,685181
#define I40E_EMP_SWT_CMTTL_MTAG_MASK 9437,685223
#define I40E_EMP_SWT_CMTTL_PORT_SHIFT 9438,685312
#define I40E_EMP_SWT_CMTTL_PORT_MASK 9439,685355
#define I40E_EMP_SWT_CMTTL_ENABLE_SHIFT 9440,685441
#define I40E_EMP_SWT_CMTTL_ENABLE_MASK 9441,685484
#define I40E_EMP_SWT_COFFSET 9443,685573
#define I40E_EMP_SWT_COFFSET_UNICASTTAGOFFSET_SHIFT 9444,685655
#define I40E_EMP_SWT_COFFSET_UNICASTTAGOFFSET_MASK 9445,685711
#define I40E_EMP_SWT_COFFSET_RESERVED_2_SHIFT 9446,685826
#define I40E_EMP_SWT_COFFSET_RESERVED_2_MASK 9447,685882
#define I40E_EMP_SWT_COFFSET_MULTICASTTAGOFFSET_SHIFT 9448,685990
#define I40E_EMP_SWT_COFFSET_MULTICASTTAGOFFSET_MASK 9449,686046
#define I40E_EMP_SWT_CPFE(9451,686164
#define I40E_EMP_SWT_CPFE_MAX_INDEX 9452,686267
#define I40E_EMP_SWT_CPFE_TAG_SHIFT 9453,686314
#define I40E_EMP_SWT_CPFE_TAG_MASK 9454,686360
#define I40E_EMP_SWT_CPFE_IGNORE_TAG_SHIFT 9455,686451
#define I40E_EMP_SWT_CPFE_IGNORE_TAG_MASK 9456,686498
#define I40E_EMP_SWT_CPFE_PORT_NUMBER_SHIFT 9457,686593
#define I40E_EMP_SWT_CPFE_PORT_NUMBER_MASK 9458,686640
#define I40E_EMP_SWT_CPFE_ENABLE_SHIFT 9459,686736
#define I40E_EMP_SWT_CPFE_ENABLE_MASK 9460,686783
#define I40E_EMP_SWT_CPFE_RCU(9462,686875
#define I40E_EMP_SWT_CPFE_RCU_MAX_INDEX 9463,686982
#define I40E_EMP_SWT_CPFE_RCU_TAG_SHIFT 9464,687033
#define I40E_EMP_SWT_CPFE_RCU_TAG_MASK 9465,687083
#define I40E_EMP_SWT_CPFE_RCU_IGNORE_TAG_SHIFT 9466,687182
#define I40E_EMP_SWT_CPFE_RCU_IGNORE_TAG_MASK 9467,687233
#define I40E_EMP_SWT_CPFE_RCU_PORT_NUMBER_SHIFT 9468,687336
#define I40E_EMP_SWT_CPFE_RCU_PORT_NUMBER_MASK 9469,687387
#define I40E_EMP_SWT_CPFE_RCU_ENABLE_SHIFT 9470,687491
#define I40E_EMP_SWT_CPFE_RCU_ENABLE_MASK 9471,687542
#define I40E_EMP_SWT_CPFE_WUC(9473,687642
#define I40E_EMP_SWT_CPFE_WUC_MAX_INDEX 9474,687749
#define I40E_EMP_SWT_CPFE_WUC_TAG_SHIFT 9475,687800
#define I40E_EMP_SWT_CPFE_WUC_TAG_MASK 9476,687850
#define I40E_EMP_SWT_CPFE_WUC_IGNORE_TAG_SHIFT 9477,687949
#define I40E_EMP_SWT_CPFE_WUC_IGNORE_TAG_MASK 9478,688000
#define I40E_EMP_SWT_CPFE_WUC_PORT_NUMBER_SHIFT 9479,688103
#define I40E_EMP_SWT_CPFE_WUC_PORT_NUMBER_MASK 9480,688154
#define I40E_EMP_SWT_CPFE_WUC_ENABLE_SHIFT 9481,688258
#define I40E_EMP_SWT_CPFE_WUC_ENABLE_MASK 9482,688309
#define I40E_EMP_SWT_CPTE(9484,688409
#define I40E_EMP_SWT_CPTE_MAX_INDEX 9485,688511
#define I40E_EMP_SWT_CPTE_TAG_SHIFT 9486,688557
#define I40E_EMP_SWT_CPTE_TAG_MASK 9487,688603
#define I40E_EMP_SWT_CPTE_IGNORE_TAG_SHIFT 9488,688694
#define I40E_EMP_SWT_CPTE_IGNORE_TAG_MASK 9489,688741
#define I40E_EMP_SWT_CPTE_PORT_NUMBER_SHIFT 9490,688836
#define I40E_EMP_SWT_CPTE_PORT_NUMBER_MASK 9491,688883
#define I40E_EMP_SWT_CPTE_ENABLE_SHIFT 9492,688979
#define I40E_EMP_SWT_CPTE_ENABLE_MASK 9493,689026
#define I40E_EMP_SWT_CPTE2(9495,689118
#define I40E_EMP_SWT_CPTE2_MAX_INDEX 9496,689221
#define I40E_EMP_SWT_CPTE2_TAG_SHIFT 9497,689268
#define I40E_EMP_SWT_CPTE2_TAG_MASK 9498,689315
#define I40E_EMP_SWT_CPTE2_IGNORE_TAG_SHIFT 9499,689408
#define I40E_EMP_SWT_CPTE2_IGNORE_TAG_MASK 9500,689456
#define I40E_EMP_SWT_CPTE2_PORT_NUMBER_SHIFT 9501,689553
#define I40E_EMP_SWT_CPTE2_PORT_NUMBER_MASK 9502,689601
#define I40E_EMP_SWT_CPTE2_ENABLE_SHIFT 9503,689699
#define I40E_EMP_SWT_CPTE2_ENABLE_MASK 9504,689747
#define I40E_EMP_SWT_CTAG 9506,689841
#define I40E_EMP_SWT_CTAG_TAG_INDEX_SHIFT 9507,689911
#define I40E_EMP_SWT_CTAG_TAG_INDEX_MASK 9508,689955
#define I40E_EMP_SWT_CTAG_TAG_MASK_SHIFT 9509,690048
#define I40E_EMP_SWT_CTAG_TAG_MASK_MASK 9510,690093
#define I40E_EMP_SWT_CUPD 9512,690188
#define I40E_EMP_SWT_CUPD_UNTAGGED_PORT0_PF_SHIFT 9513,690269
#define I40E_EMP_SWT_CUPD_UNTAGGED_PORT0_PF_MASK 9514,690324
#define I40E_EMP_SWT_CUPD_UNTAGGED_PORT1_PF_SHIFT 9515,690435
#define I40E_EMP_SWT_CUPD_UNTAGGED_PORT1_PF_MASK 9516,690490
#define I40E_EMP_SWT_CUPD_UNTAGGED_PORT2_PF_SHIFT 9517,690601
#define I40E_EMP_SWT_CUPD_UNTAGGED_PORT2_PF_MASK 9518,690656
#define I40E_EMP_SWT_CUPD_UNTAGGED_PORT3_PF_SHIFT 9519,690767
#define I40E_EMP_SWT_CUPD_UNTAGGED_PORT3_PF_MASK 9520,690823
#define I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT0_SHIFT 9521,690934
#define I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT0_MASK 9522,690990
#define I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT1_SHIFT 9523,691103
#define I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT1_MASK 9524,691159
#define I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT2_SHIFT 9525,691272
#define I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT2_MASK 9526,691328
#define I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT3_SHIFT 9527,691441
#define I40E_EMP_SWT_CUPD_ACCEPTUNTAGGEDPORT3_MASK 9528,691497
#define I40E_EMP_SWT_CUPD_ACCEPTUNMATCHEDUCTST_SHIFT 9529,691610
#define I40E_EMP_SWT_CUPD_ACCEPTUNMATCHEDUCTST_MASK 9530,691666
#define I40E_EMP_SWT_CUPD_ACCEPTUNMATCHEDMCTST_SHIFT 9531,691780
#define I40E_EMP_SWT_CUPD_ACCEPTUNMATCHEDMCTST_MASK 9532,691836
#define I40E_EMP_SWT_ETHMATCH 9534,691951
#define I40E_EMP_SWT_ETHMATCH_ETHMATCH_SHIFT 9535,692024
#define I40E_EMP_SWT_ETHMATCH_ETHMATCH_MASK 9536,692071
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE0(9538,692173
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE0_MAX_INDEX 9539,692294
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE0_PROTOCOL_ID_SHIFT 9540,692357
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE0_PROTOCOL_ID_MASK 9541,692420
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE0_IGNORE_PROTOCOL_SHIFT 9542,692547
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE0_IGNORE_PROTOCOL_MASK 9543,692610
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE0_USE_MAN_SHIFT 9544,692740
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE0_USE_MAN_MASK 9545,692803
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE1(9547,692926
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE1_MAX_INDEX 9548,693047
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE1_PROTOCOL_ID_SHIFT 9549,693110
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE1_PROTOCOL_ID_MASK 9550,693173
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE1_IGNORE_PROTOCOL_SHIFT 9551,693300
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE1_IGNORE_PROTOCOL_MASK 9552,693363
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE1_USE_MAN_SHIFT 9553,693493
#define I40E_EMP_SWT_FLU_L1_ICH_PHASE1_USE_MAN_MASK 9554,693556
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0(9556,693679
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_MAX_INDEX 9557,693797
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W0_OFFSET_SHIFT 9558,693857
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W0_OFFSET_MASK 9559,693917
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W0_STATUS_SHIFT 9560,694039
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W0_STATUS_MASK 9561,694099
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W1_OFFSET_SHIFT 9562,694220
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W1_OFFSET_MASK 9563,694280
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W1_STATUS_SHIFT 9564,694402
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W1_STATUS_MASK 9565,694463
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W2_OFFSET_SHIFT 9566,694584
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W2_OFFSET_MASK 9567,694645
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W2_STATUS_SHIFT 9568,694767
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_W2_STATUS_MASK 9569,694828
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_ETYPE_ENABLE_SHIFT 9570,694949
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_ETYPE_ENABLE_MASK 9571,695010
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_IGNORE_PHASE_SHIFT 9572,695134
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_IGNORE_PHASE_MASK 9573,695195
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_EGRESS_SHIFT 9574,695319
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_EGRESS_MASK 9575,695380
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_PORT_ENABLE_SHIFT 9576,695498
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE0_PORT_ENABLE_MASK 9577,695559
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1(9579,695683
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_MAX_INDEX 9580,695801
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W0_OFFSET_SHIFT 9581,695861
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W0_OFFSET_MASK 9582,695921
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W0_STATUS_SHIFT 9583,696043
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W0_STATUS_MASK 9584,696103
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W1_OFFSET_SHIFT 9585,696224
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W1_OFFSET_MASK 9586,696284
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W1_STATUS_SHIFT 9587,696406
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W1_STATUS_MASK 9588,696467
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W2_OFFSET_SHIFT 9589,696588
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W2_OFFSET_MASK 9590,696649
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W2_STATUS_SHIFT 9591,696771
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_W2_STATUS_MASK 9592,696832
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_ETYPE_ENABLE_SHIFT 9593,696953
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_ETYPE_ENABLE_MASK 9594,697014
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_IGNORE_PHASE_SHIFT 9595,697138
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_IGNORE_PHASE_MASK 9596,697199
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_EGRESS_SHIFT 9597,697323
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_EGRESS_MASK 9598,697384
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_PORT_ENABLE_SHIFT 9599,697502
#define I40E_EMP_SWT_FLU_L1_ICL_PHASE1_PORT_ENABLE_MASK 9600,697563
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0(9602,697687
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_MAX_INDEX 9603,697813
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD0_L1_OBJECT_TYPE_SHIFT 9604,697881
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD0_L1_OBJECT_TYPE_MASK 9605,697949
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD0_ENABLE_SHIFT 9606,698089
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD0_ENABLE_MASK 9607,698157
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD1_L1_OBJECT_TYPE_SHIFT 9608,698289
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD1_L1_OBJECT_TYPE_MASK 9609,698357
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD1_ENABLE_SHIFT 9610,698497
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD1_ENABLE_MASK 9611,698565
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD2_L1_OBJECT_TYPE_SHIFT 9612,698697
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD2_L1_OBJECT_TYPE_MASK 9613,698766
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD2_ENABLE_SHIFT 9614,698906
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_FIELD2_ENABLE_MASK 9615,698975
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_ETYPE_ENABLE_SHIFT 9616,699107
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_ETYPE_ENABLE_MASK 9617,699176
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_IGNORE_PHASE_SHIFT 9618,699307
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_IGNORE_PHASE_MASK 9619,699376
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_EGRESS_INGRESS_SHIFT 9620,699507
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_EGRESS_INGRESS_MASK 9621,699576
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_PORT_ENABLE_SHIFT 9622,699709
#define I40E_EMP_SWT_FLU_L2_IC_PHASE0_PORT_ENABLE_MASK 9623,699778
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1(9625,699909
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_MAX_INDEX 9626,700035
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD0_L1_OBJECT_TYPE_SHIFT 9627,700103
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD0_L1_OBJECT_TYPE_MASK 9628,700171
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD0_ENABLE_SHIFT 9629,700311
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD0_ENABLE_MASK 9630,700379
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD1_L1_OBJECT_TYPE_SHIFT 9631,700511
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD1_L1_OBJECT_TYPE_MASK 9632,700579
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD1_ENABLE_SHIFT 9633,700719
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD1_ENABLE_MASK 9634,700787
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD2_L1_OBJECT_TYPE_SHIFT 9635,700919
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD2_L1_OBJECT_TYPE_MASK 9636,700988
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD2_ENABLE_SHIFT 9637,701128
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_FIELD2_ENABLE_MASK 9638,701197
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_ETYPE_ENABLE_SHIFT 9639,701329
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_ETYPE_ENABLE_MASK 9640,701398
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_IGNORE_PHASE_SHIFT 9641,701529
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_IGNORE_PHASE_MASK 9642,701598
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_EGRESS_INGRESS_SHIFT 9643,701729
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_EGRESS_INGRESS_MASK 9644,701798
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_PORT_ENABLE_SHIFT 9645,701931
#define I40E_EMP_SWT_FLU_L2_IC_PHASE1_PORT_ENABLE_MASK 9646,702000
#define I40E_EMP_SWT_LOCMD(9648,702131
#define I40E_EMP_SWT_LOCMD_MAX_INDEX 9649,702232
#define I40E_EMP_SWT_LOCMD_COMMAND_SHIFT 9650,702275
#define I40E_EMP_SWT_LOCMD_COMMAND_MASK 9651,702318
#define I40E_EMP_SWT_LOFV(9653,702416
#define I40E_EMP_SWT_LOFV_MAX_INDEX 9654,702521
#define I40E_EMP_SWT_LOFV_FIELDVECTOR_SHIFT 9655,702568
#define I40E_EMP_SWT_LOFV_FIELDVECTOR_MASK 9656,702614
#define I40E_EMP_SWT_MIREGVSI(9658,702718
#define I40E_EMP_SWT_MIREGVSI_MAX_INDEX 9659,702851
#define I40E_EMP_SWT_MIREGVSI_ENABLEDRULES_SHIFT 9660,702902
#define I40E_EMP_SWT_MIREGVSI_ENABLEDRULES_MASK 9661,702953
#define I40E_EMP_SWT_MIRIGVSI(9663,703067
#define I40E_EMP_SWT_MIRIGVSI_MAX_INDEX 9664,703200
#define I40E_EMP_SWT_MIRIGVSI_ENABLEDRULES_SHIFT 9665,703251
#define I40E_EMP_SWT_MIRIGVSI_ENABLEDRULES_MASK 9666,703302
#define I40E_EMP_SWT_MIRTARVSI(9668,703416
#define I40E_EMP_SWT_MIRTARVSI_MAX_INDEX 9669,703527
#define I40E_EMP_SWT_MIRTARVSI_TARGETVSI_SHIFT 9670,703580
#define I40E_EMP_SWT_MIRTARVSI_TARGETVSI_MASK 9671,703632
#define I40E_EMP_SWT_MIRTARVSI_VFVMNUMBER_SHIFT 9672,703739
#define I40E_EMP_SWT_MIRTARVSI_VFVMNUMBER_MASK 9673,703791
#define I40E_EMP_SWT_MIRTARVSI_PFNUMBER_SHIFT 9674,703899
#define I40E_EMP_SWT_MIRTARVSI_PFNUMBER_MASK 9675,703952
#define I40E_EMP_SWT_MIRTARVSI_FUNCTIONTYPE_SHIFT 9676,704056
#define I40E_EMP_SWT_MIRTARVSI_FUNCTIONTYPE_MASK 9677,704109
#define I40E_EMP_SWT_MIRTARVSI_RULEENABLE_SHIFT 9678,704217
#define I40E_EMP_SWT_MIRTARVSI_RULEENABLE_MASK 9679,704270
#define I40E_EMP_SWT_STS(9681,704377
#define I40E_EMP_SWT_STS_MAX_INDEX 9682,704480
#define I40E_EMP_SWT_STS_EMP_SWT_STS_SHIFT 9683,704525
#define I40E_EMP_SWT_STS_EMP_SWT_STS_MASK 9684,704570
#define I40E_GL_MTG_FLU_MSK_L 9686,704672
#define I40E_GL_MTG_FLU_MSK_L_MASK_LOW_SHIFT 9687,704747
#define I40E_GL_MTG_FLU_MSK_L_MASK_LOW_MASK 9688,704794
#define I40E_GL_PRE_FLU_MSK_PH0_H(9690,704900
#define I40E_GL_PRE_FLU_MSK_PH0_H_MAX_INDEX 9691,705010
#define I40E_GL_PRE_FLU_MSK_PH0_H_MASK_HIGH_SHIFT 9692,705062
#define I40E_GL_PRE_FLU_MSK_PH0_H_MASK_HIGH_MASK 9693,705114
#define I40E_GL_PRE_FLU_MSK_PH0_L(9695,705226
#define I40E_GL_PRE_FLU_MSK_PH0_L_MAX_INDEX 9696,705335
#define I40E_GL_PRE_FLU_MSK_PH0_L_MASK_LOW_SHIFT 9697,705386
#define I40E_GL_PRE_FLU_MSK_PH0_L_MASK_LOW_MASK 9698,705437
#define I40E_GL_PRE_FLU_MSK_PH1_H(9700,705551
#define I40E_GL_PRE_FLU_MSK_PH1_H_MAX_INDEX 9701,705661
#define I40E_GL_PRE_FLU_MSK_PH1_H_MASK_HIGH_SHIFT 9702,705713
#define I40E_GL_PRE_FLU_MSK_PH1_H_MASK_HIGH_MASK 9703,705765
#define I40E_GL_PRE_FLU_MSK_PH1_L(9705,705877
#define I40E_GL_PRE_FLU_MSK_PH1_L_MAX_INDEX 9706,705986
#define I40E_GL_PRE_FLU_MSK_PH1_L_MASK_LOW_SHIFT 9707,706037
#define I40E_GL_PRE_FLU_MSK_PH1_L_MASK_LOW_MASK 9708,706088
#define I40E_GL_PRE_GEN_CFG 9710,706202
#define I40E_GL_PRE_GEN_CFG_FILTER_ENABLE_SHIFT 9711,706280
#define I40E_GL_PRE_GEN_CFG_FILTER_ENABLE_MASK 9712,706330
#define I40E_GL_PRE_GEN_CFG_HASH_MODE_SHIFT 9713,706434
#define I40E_GL_PRE_GEN_CFG_HASH_MODE_MASK 9714,706484
#define I40E_GL_PRE_PRX_BIG_ENT_D0 9716,706585
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_IDX_SHIFT 9717,706667
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_IDX_MASK 9718,706721
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_SEL_SHIFT 9719,706834
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_SEL_MASK 9720,706888
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_VLD_SHIFT 9721,707000
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F0_SRC_VLD_MASK 9722,707054
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_IDX_SHIFT 9723,707166
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_IDX_MASK 9724,707220
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_SEL_SHIFT 9725,707333
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_SEL_MASK 9726,707388
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_VLD_SHIFT 9727,707500
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F1_SRC_VLD_MASK 9728,707555
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_VLD_SHIFT 9729,707667
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_VLD_MASK 9730,707722
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_SEL_SHIFT 9731,707835
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_SEL_MASK 9732,707890
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_IDX_SHIFT 9733,708002
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F2_SRC_IDX_MASK 9734,708057
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F3_SRC_VLD_SHIFT 9735,708169
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F3_SRC_VLD_MASK 9736,708224
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F3_SRC_IDX_SHIFT 9737,708337
#define I40E_GL_PRE_PRX_BIG_ENT_D0_F3_SRC_IDX_MASK 9738,708392
#define I40E_GL_PRE_PRX_BIG_ENT_D1 9740,708505
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_IDX_SHIFT 9741,708587
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_IDX_MASK 9742,708641
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_SEL_SHIFT 9743,708754
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_SEL_MASK 9744,708808
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_VLD_SHIFT 9745,708920
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F4_SRC_VLD_MASK 9746,708974
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_IDX_SHIFT 9747,709086
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_IDX_MASK 9748,709140
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_SEL_SHIFT 9749,709253
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_SEL_MASK 9750,709308
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_VLD_SHIFT 9751,709420
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F5_SRC_VLD_MASK 9752,709475
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_VLD_SHIFT 9753,709587
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_VLD_MASK 9754,709642
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_SEL_SHIFT 9755,709755
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_SEL_MASK 9756,709810
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_IDX_SHIFT 9757,709922
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F6_SRC_IDX_MASK 9758,709977
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F7_SRC_VLD_SHIFT 9759,710089
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F7_SRC_VLD_MASK 9760,710144
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F7_SRC_IDX_SHIFT 9761,710257
#define I40E_GL_PRE_PRX_BIG_ENT_D1_F7_SRC_IDX_MASK 9762,710312
#define I40E_GL_PRE_PRX_BIG_ENT_D3 9764,710425
#define I40E_GL_PRE_PRX_BIG_ENT_D3_BIT_MSK0_SHIFT 9765,710505
#define I40E_GL_PRE_PRX_BIG_ENT_D3_BIT_MSK0_MASK 9766,710557
#define I40E_GL_PRE_PRX_BIG_HSH_KEY_D1 9768,710667
#define I40E_GL_PRE_PRX_BIG_HSH_KEY_D1_H1_SHIFT 9769,710745
#define I40E_GL_PRE_PRX_BIG_HSH_KEY_D1_H1_MASK 9770,710795
#define I40E_GL_PRE_PRX_BIG_HSH_KEY_D3 9772,710907
#define I40E_GL_PRE_PRX_BIG_HSH_KEY_D3_H3_SHIFT 9773,710985
#define I40E_GL_PRE_PRX_BIG_HSH_KEY_D3_H3_MASK 9774,711035
#define I40E_GL_PRE_PRX_H_PHASE0 9776,711147
#define I40E_GL_PRE_PRX_H_PHASE0_PROTOCOL_ID_SHIFT 9777,711232
#define I40E_GL_PRE_PRX_H_PHASE0_PROTOCOL_ID_MASK 9778,711289
#define I40E_GL_PRE_PRX_H_PHASE0_IGNORE_PROTOCOL_SHIFT 9779,711404
#define I40E_GL_PRE_PRX_H_PHASE0_IGNORE_PROTOCOL_MASK 9780,711461
#define I40E_GL_PRE_PRX_H_PHASE0_MASK0_INDEX_SHIFT 9781,711579
#define I40E_GL_PRE_PRX_H_PHASE0_MASK0_INDEX_MASK 9782,711636
#define I40E_GL_PRE_PRX_H_PHASE0_MASK1_INDEX_SHIFT 9783,711750
#define I40E_GL_PRE_PRX_H_PHASE0_MASK1_INDEX_MASK 9784,711808
#define I40E_GL_PRE_PRX_H_PHASE0_MASK0_BITS_SHIFT 9785,711922
#define I40E_GL_PRE_PRX_H_PHASE0_MASK0_BITS_MASK 9786,711980
#define I40E_GL_PRE_PRX_H_PHASE0_MASK1_BITS_SHIFT 9787,712094
#define I40E_GL_PRE_PRX_H_PHASE0_MASK1_BITS_MASK 9788,712152
#define I40E_GL_PRE_PRX_H_PHASE1 9790,712267
#define I40E_GL_PRE_PRX_H_PHASE1_PROTOCOL_ID_SHIFT 9791,712352
#define I40E_GL_PRE_PRX_H_PHASE1_PROTOCOL_ID_MASK 9792,712409
#define I40E_GL_PRE_PRX_H_PHASE1_IGNORE_PROTOCOL_SHIFT 9793,712524
#define I40E_GL_PRE_PRX_H_PHASE1_IGNORE_PROTOCOL_MASK 9794,712581
#define I40E_GL_PRE_PRX_H_PHASE1_MASK0_INDEX_SHIFT 9795,712699
#define I40E_GL_PRE_PRX_H_PHASE1_MASK0_INDEX_MASK 9796,712756
#define I40E_GL_PRE_PRX_H_PHASE1_MASK1_INDEX_SHIFT 9797,712870
#define I40E_GL_PRE_PRX_H_PHASE1_MASK1_INDEX_MASK 9798,712928
#define I40E_GL_PRE_PRX_H_PHASE1_MASK0_BITS_SHIFT 9799,713042
#define I40E_GL_PRE_PRX_H_PHASE1_MASK0_BITS_MASK 9800,713100
#define I40E_GL_PRE_PRX_H_PHASE1_MASK1_BITS_SHIFT 9801,713214
#define I40E_GL_PRE_PRX_H_PHASE1_MASK1_BITS_MASK 9802,713272
#define I40E_GL_PRE_PRX_HSH_KEY_D0 9804,713387
#define I40E_GL_PRE_PRX_HSH_KEY_D0_H0_SHIFT 9805,713461
#define I40E_GL_PRE_PRX_HSH_KEY_D0_H0_MASK 9806,713507
#define I40E_GL_PRE_PRX_L_PHASE0 9808,713611
#define I40E_GL_PRE_PRX_L_PHASE0_W0_OFFSET_SHIFT 9809,713693
#define I40E_GL_PRE_PRX_L_PHASE0_W0_OFFSET_MASK 9810,713747
#define I40E_GL_PRE_PRX_L_PHASE0_W0_STATUS_SHIFT 9811,713857
#define I40E_GL_PRE_PRX_L_PHASE0_W0_STATUS_MASK 9812,713911
#define I40E_GL_PRE_PRX_L_PHASE0_W0_VALID_SHIFT 9813,714020
#define I40E_GL_PRE_PRX_L_PHASE0_W0_VALID_MASK 9814,714074
#define I40E_GL_PRE_PRX_L_PHASE0_W1_OFFSET_SHIFT 9815,714182
#define I40E_GL_PRE_PRX_L_PHASE0_W1_OFFSET_MASK 9816,714236
#define I40E_GL_PRE_PRX_L_PHASE0_W1_STATUS_SHIFT 9817,714346
#define I40E_GL_PRE_PRX_L_PHASE0_W1_STATUS_MASK 9818,714401
#define I40E_GL_PRE_PRX_L_PHASE0_W1_VALID_SHIFT 9819,714510
#define I40E_GL_PRE_PRX_L_PHASE0_W1_VALID_MASK 9820,714565
#define I40E_GL_PRE_PRX_L_PHASE0_W2_OFFSET_SHIFT 9821,714673
#define I40E_GL_PRE_PRX_L_PHASE0_W2_OFFSET_MASK 9822,714728
#define I40E_GL_PRE_PRX_L_PHASE0_W2_STATUS_SHIFT 9823,714838
#define I40E_GL_PRE_PRX_L_PHASE0_W2_STATUS_MASK 9824,714893
#define I40E_GL_PRE_PRX_L_PHASE0_W2_VALID_SHIFT 9825,715002
#define I40E_GL_PRE_PRX_L_PHASE0_W2_VALID_MASK 9826,715057
#define I40E_GL_PRE_PRX_L_PHASE0_ETYPE_ENABLE_SHIFT 9827,715165
#define I40E_GL_PRE_PRX_L_PHASE0_ETYPE_ENABLE_MASK 9828,715220
#define I40E_GL_PRE_PRX_L_PHASE0_PRUNE_SHIFT 9829,715332
#define I40E_GL_PRE_PRX_L_PHASE0_PRUNE_MASK 9830,715387
#define I40E_GL_PRE_PRX_L_PHASE0_EGRESS_SHIFT 9831,715492
#define I40E_GL_PRE_PRX_L_PHASE0_EGRESS_MASK 9832,715547
#define I40E_GL_PRE_PRX_L_PHASE0_PORT_ENABLE_SHIFT 9833,715653
#define I40E_GL_PRE_PRX_L_PHASE0_PORT_ENABLE_MASK 9834,715708
#define I40E_GL_PRE_PRX_L_PHASE1 9836,715820
#define I40E_GL_PRE_PRX_L_PHASE1_W0_OFFSET_SHIFT 9837,715902
#define I40E_GL_PRE_PRX_L_PHASE1_W0_OFFSET_MASK 9838,715956
#define I40E_GL_PRE_PRX_L_PHASE1_W0_STATUS_SHIFT 9839,716066
#define I40E_GL_PRE_PRX_L_PHASE1_W0_STATUS_MASK 9840,716120
#define I40E_GL_PRE_PRX_L_PHASE1_W0_VALID_SHIFT 9841,716229
#define I40E_GL_PRE_PRX_L_PHASE1_W0_VALID_MASK 9842,716283
#define I40E_GL_PRE_PRX_L_PHASE1_W1_OFFSET_SHIFT 9843,716391
#define I40E_GL_PRE_PRX_L_PHASE1_W1_OFFSET_MASK 9844,716445
#define I40E_GL_PRE_PRX_L_PHASE1_W1_STATUS_SHIFT 9845,716555
#define I40E_GL_PRE_PRX_L_PHASE1_W1_STATUS_MASK 9846,716610
#define I40E_GL_PRE_PRX_L_PHASE1_W1_VALID_SHIFT 9847,716719
#define I40E_GL_PRE_PRX_L_PHASE1_W1_VALID_MASK 9848,716774
#define I40E_GL_PRE_PRX_L_PHASE1_W2_OFFSET_SHIFT 9849,716882
#define I40E_GL_PRE_PRX_L_PHASE1_W2_OFFSET_MASK 9850,716937
#define I40E_GL_PRE_PRX_L_PHASE1_W2_STATUS_SHIFT 9851,717047
#define I40E_GL_PRE_PRX_L_PHASE1_W2_STATUS_MASK 9852,717102
#define I40E_GL_PRE_PRX_L_PHASE1_W2_VALID_SHIFT 9853,717211
#define I40E_GL_PRE_PRX_L_PHASE1_W2_VALID_MASK 9854,717266
#define I40E_GL_PRE_PRX_L_PHASE1_ETYPE_ENABLE_SHIFT 9855,717374
#define I40E_GL_PRE_PRX_L_PHASE1_ETYPE_ENABLE_MASK 9856,717429
#define I40E_GL_PRE_PRX_L_PHASE1_PRUNE_SHIFT 9857,717541
#define I40E_GL_PRE_PRX_L_PHASE1_PRUNE_MASK 9858,717596
#define I40E_GL_PRE_PRX_L_PHASE1_EGRESS_SHIFT 9859,717701
#define I40E_GL_PRE_PRX_L_PHASE1_EGRESS_MASK 9860,717756
#define I40E_GL_PRE_PRX_L_PHASE1_PORT_ENABLE_SHIFT 9861,717862
#define I40E_GL_PRE_PRX_L_PHASE1_PORT_ENABLE_MASK 9862,717917
#define I40E_GL_SW_SWT_STS(9864,718029
#define I40E_GL_SW_SWT_STS_MAX_INDEX 9865,718134
#define I40E_GL_SW_SWT_STS_EMP_SWT_STS_SHIFT 9866,718181
#define I40E_GL_SW_SWT_STS_EMP_SWT_STS_MASK 9867,718228
#define I40E_GL_SWR_FILTERS_NEED_HIT(9869,718334
#define I40E_GL_SWR_FILTERS_NEED_HIT_MAX_INDEX 9870,718454
#define I40E_GL_SWR_FILTERS_NEED_HIT_FILTERS_NEED_HIT_SHIFT 9871,718516
#define I40E_GL_SWR_FILTERS_NEED_HIT_FILTERS_NEED_HIT_MASK 9872,718578
#define I40E_GL_SWR_FILTERS_NEED_MISS(9874,718714
#define I40E_GL_SWR_FILTERS_NEED_MISS_MAX_INDEX 9875,718836
#define I40E_GL_SWR_FILTERS_NEED_MISS_FILTERS_NEED_MISS_SHIFT 9876,718900
#define I40E_GL_SWR_FILTERS_NEED_MISS_FILTERS_NEED_MISS_MASK 9877,718964
#define I40E_GL_SWR_HIT_FILTERS(9879,719104
#define I40E_GL_SWR_HIT_FILTERS_MAX_INDEX 9880,719214
#define I40E_GL_SWR_HIT_FILTERS_HIT_FILTERS_SHIFT 9881,719266
#define I40E_GL_SWR_HIT_FILTERS_HIT_FILTERS_MASK 9882,719318
#define I40E_GL_SWR_MISS_FILTERS(9884,719434
#define I40E_GL_SWR_MISS_FILTERS_MAX_INDEX 9885,719546
#define I40E_GL_SWR_MISS_FILTERS_MISS_FILTERS_SHIFT 9886,719600
#define I40E_GL_SWR_MISS_FILTERS_MISS_FILTERS_MASK 9887,719654
#define I40E_GL_SWR_PRI_JOIN_MAP(9889,719774
#define I40E_GL_SWR_PRI_JOIN_MAP_MAX_INDEX 9890,719888
#define I40E_GL_SWR_PRI_JOIN_MAP_GL_SWR_PRI_MAP_SHIFT 9891,719944
#define I40E_GL_SWR_PRI_JOIN_MAP_GL_SWR_PRI_MAP_MASK 9892,720000
#define I40E_GL_SWR_PRI_MAP(9894,720124
#define I40E_GL_SWR_PRI_MAP_MAX_INDEX 9895,720233
#define I40E_GL_SWR_PRI_MAP_GL_SWR_PRI_MAP_SHIFT 9896,720284
#define I40E_GL_SWR_PRI_MAP_GL_SWR_PRI_MAP_MASK 9897,720335
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0 9899,720449
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_IDX_SHIFT 9900,720538
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_IDX_MASK 9901,720599
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_SEL_SHIFT 9902,720726
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_SEL_MASK 9903,720787
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_VLD_SHIFT 9904,720913
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F0_SRC_VLD_MASK 9905,720974
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_IDX_SHIFT 9906,721100
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_IDX_MASK 9907,721161
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_SEL_SHIFT 9908,721288
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_SEL_MASK 9909,721350
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_VLD_SHIFT 9910,721476
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F1_SRC_VLD_MASK 9911,721538
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_VLD_SHIFT 9912,721664
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_VLD_MASK 9913,721726
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_SEL_SHIFT 9914,721853
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_SEL_MASK 9915,721915
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_IDX_SHIFT 9916,722041
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F2_SRC_IDX_MASK 9917,722103
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F3_SRC_VLD_SHIFT 9918,722229
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F3_SRC_VLD_MASK 9919,722291
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F3_SRC_IDX_SHIFT 9920,722418
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D0_F3_SRC_IDX_MASK 9921,722480
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1 9923,722607
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_IDX_SHIFT 9924,722696
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_IDX_MASK 9925,722757
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_SEL_SHIFT 9926,722884
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_SEL_MASK 9927,722945
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_VLD_SHIFT 9928,723071
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F4_SRC_VLD_MASK 9929,723132
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_IDX_SHIFT 9930,723258
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_IDX_MASK 9931,723319
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_SEL_SHIFT 9932,723446
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_SEL_MASK 9933,723508
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_VLD_SHIFT 9934,723634
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F5_SRC_VLD_MASK 9935,723696
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_VLD_SHIFT 9936,723822
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_VLD_MASK 9937,723884
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_SEL_SHIFT 9938,724011
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_SEL_MASK 9939,724073
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_IDX_SHIFT 9940,724199
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F6_SRC_IDX_MASK 9941,724261
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F7_SRC_VLD_SHIFT 9942,724387
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F7_SRC_VLD_MASK 9943,724449
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F7_SRC_IDX_SHIFT 9944,724576
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D1_F7_SRC_IDX_MASK 9945,724638
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2 9947,724765
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_PHASE_SHIFT 9948,724853
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_PHASE_MASK 9949,724913
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_INGR_SHIFT 9950,725037
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_INGR_MASK 9951,725097
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_PORT_SHIFT 9952,725220
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_PORT_MASK 9953,725280
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_TR_INDEX_SHIFT 9954,725403
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_TR_INDEX_MASK 9955,725463
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_MAN_SHIFT 9956,725587
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_MAN_MASK 9957,725648
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_TR_SHIFT 9958,725770
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_USE_TR_MASK 9959,725831
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BYTE_MSK0_SHIFT 9960,725952
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BYTE_MSK0_MASK 9961,726013
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BYTE_MSK1_SHIFT 9962,726137
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BYTE_MSK1_MASK 9963,726198
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BIT_MSK0_SHIFT 9964,726322
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D2_BIT_MSK0_MASK 9965,726383
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D3 9967,726508
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D3_BIT_MSK0_SHIFT 9968,726595
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE0_D3_BIT_MSK0_MASK 9969,726654
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0 9971,726778
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_IDX_SHIFT 9972,726867
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_IDX_MASK 9973,726928
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_SEL_SHIFT 9974,727055
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_SEL_MASK 9975,727116
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_VLD_SHIFT 9976,727242
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F0_SRC_VLD_MASK 9977,727303
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_IDX_SHIFT 9978,727429
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_IDX_MASK 9979,727490
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_SEL_SHIFT 9980,727617
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_SEL_MASK 9981,727679
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_VLD_SHIFT 9982,727805
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F1_SRC_VLD_MASK 9983,727867
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_VLD_SHIFT 9984,727993
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_VLD_MASK 9985,728055
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_SEL_SHIFT 9986,728182
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_SEL_MASK 9987,728244
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_IDX_SHIFT 9988,728370
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F2_SRC_IDX_MASK 9989,728432
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F3_SRC_VLD_SHIFT 9990,728558
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F3_SRC_VLD_MASK 9991,728620
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F3_SRC_IDX_SHIFT 9992,728747
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D0_F3_SRC_IDX_MASK 9993,728809
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1 9995,728936
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_IDX_SHIFT 9996,729025
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_IDX_MASK 9997,729086
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_SEL_SHIFT 9998,729213
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_SEL_MASK 9999,729274
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_VLD_SHIFT 10000,729400
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F4_SRC_VLD_MASK 10001,729461
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_IDX_SHIFT 10002,729587
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_IDX_MASK 10003,729648
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_SEL_SHIFT 10004,729775
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_SEL_MASK 10005,729837
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_VLD_SHIFT 10006,729963
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F5_SRC_VLD_MASK 10007,730025
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_VLD_SHIFT 10008,730151
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_VLD_MASK 10009,730213
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_SEL_SHIFT 10010,730340
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_SEL_MASK 10011,730402
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_IDX_SHIFT 10012,730528
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F6_SRC_IDX_MASK 10013,730590
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F7_SRC_VLD_SHIFT 10014,730716
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F7_SRC_VLD_MASK 10015,730778
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F7_SRC_IDX_SHIFT 10016,730905
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D1_F7_SRC_IDX_MASK 10017,730967
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2 10019,731094
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_PHASE_SHIFT 10020,731182
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_PHASE_MASK 10021,731242
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_INGR_SHIFT 10022,731366
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_INGR_MASK 10023,731426
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_PORT_SHIFT 10024,731549
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_PORT_MASK 10025,731609
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_TR_INDEX_SHIFT 10026,731732
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_TR_INDEX_MASK 10027,731792
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_MAN_SHIFT 10028,731916
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_MAN_MASK 10029,731977
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_TR_SHIFT 10030,732099
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_USE_TR_MASK 10031,732160
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BYTE_MSK0_SHIFT 10032,732281
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BYTE_MSK0_MASK 10033,732342
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BYTE_MSK1_SHIFT 10034,732466
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BYTE_MSK1_MASK 10035,732527
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BIT_MSK0_SHIFT 10036,732651
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D2_BIT_MSK0_MASK 10037,732712
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D3 10039,732837
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D3_BIT_MSK0_SHIFT 10040,732924
#define I40E_GL_SWT_FLU_BIG_ENT_PHASE1_D3_BIT_MSK0_MASK 10041,732983
#define I40E_GL_SWT_LOCMD_PE(10043,733107
#define I40E_GL_SWT_LOCMD_PE_MAX_INDEX 10044,733210
#define I40E_GL_SWT_LOCMD_PE_COMMAND_SHIFT 10045,733255
#define I40E_GL_SWT_LOCMD_PE_COMMAND_MASK 10046,733300
#define I40E_GL_SWT_LOCMD_SW(10048,733402
#define I40E_GL_SWT_LOCMD_SW_MAX_INDEX 10049,733505
#define I40E_GL_SWT_LOCMD_SW_COMMAND_SHIFT 10050,733550
#define I40E_GL_SWT_LOCMD_SW_COMMAND_MASK 10051,733595
#define I40E_GL_SWT_LOFV_PE(10053,733697
#define I40E_GL_SWT_LOFV_PE_MAX_INDEX 10054,733804
#define I40E_GL_SWT_LOFV_PE_FIELDVECTOR_SHIFT 10055,733853
#define I40E_GL_SWT_LOFV_PE_FIELDVECTOR_MASK 10056,733901
#define I40E_GL_SWT_LOFV_SW(10058,734009
#define I40E_GL_SWT_LOFV_SW_MAX_INDEX 10059,734116
#define I40E_GL_SWT_LOFV_SW_FIELDVECTOR_SHIFT 10060,734165
#define I40E_GL_SWT_LOFV_SW_FIELDVECTOR_MASK 10061,734213
#define I40E_PRT_MSCCNT 10063,734321
#define I40E_PRT_MSCCNT_CCOUNT_SHIFT 10064,734388
#define I40E_PRT_MSCCNT_CCOUNT_MASK 10065,734427
#define I40E_PRT_SBPVSI 10067,734516
#define I40E_PRT_SBPVSI_BAD_FRAMES_VSI_SHIFT 10068,734591
#define I40E_PRT_SBPVSI_BAD_FRAMES_VSI_MASK 10069,734638
#define I40E_PRT_SBPVSI_SBP_SHIFT 10070,734738
#define I40E_PRT_SBPVSI_SBP_MASK 10071,734786
#define I40E_PRT_SCSTS 10073,734874
#define I40E_PRT_SCSTS_BSCA_SHIFT 10074,734939
#define I40E_PRT_SCSTS_BSCA_MASK 10075,734976
#define I40E_PRT_SCSTS_BSCAP_SHIFT 10076,735053
#define I40E_PRT_SCSTS_BSCAP_MASK 10077,735090
#define I40E_PRT_SCSTS_MSCA_SHIFT 10078,735168
#define I40E_PRT_SCSTS_MSCA_MASK 10079,735205
#define I40E_PRT_SCSTS_MSCAP_SHIFT 10080,735282
#define I40E_PRT_SCSTS_MSCAP_MASK 10081,735319
#define I40E_PRT_SWT_BSCCNT 10083,735398
#define I40E_PRT_SWT_BSCCNT_CCOUNT_SHIFT 10084,735469
#define I40E_PRT_SWT_BSCCNT_CCOUNT_MASK 10085,735512
#define I40E_PRT_SWT_BSCTRH 10087,735609
#define I40E_PRT_SWT_BSCTRH_UTRESH_SHIFT 10088,735680
#define I40E_PRT_SWT_BSCTRH_UTRESH_MASK 10089,735723
#define I40E_PRT_SWT_DEFPORTS 10091,735818
#define I40E_PRT_SWT_DEFPORTS_DEFAULT_VSI_SHIFT 10092,735902
#define I40E_PRT_SWT_DEFPORTS_DEFAULT_VSI_MASK 10093,735958
#define I40E_PRT_SWT_DEFPORTS_DEFAULT_VSI_VALID_SHIFT 10094,736070
#define I40E_PRT_SWT_DEFPORTS_DEFAULT_VSI_VALID_MASK 10095,736127
#define I40E_PRT_SWT_MSCTRH 10097,736244
#define I40E_PRT_SWT_MSCTRH_UTRESH_SHIFT 10098,736315
#define I40E_PRT_SWT_MSCTRH_UTRESH_MASK 10099,736358
#define I40E_PRT_SWT_SCBI 10101,736453
#define I40E_PRT_SWT_SCBI_BI_SHIFT 10102,736518
#define I40E_PRT_SWT_SCBI_BI_MASK 10103,736555
#define I40E_PRT_SWT_SCCRL 10105,736640
#define I40E_PRT_SWT_SCCRL_MDIPW_SHIFT 10106,736712
#define I40E_PRT_SWT_SCCRL_MDIPW_MASK 10107,736756
#define I40E_PRT_SWT_SCCRL_MDICW_SHIFT 10108,736845
#define I40E_PRT_SWT_SCCRL_MDICW_MASK 10109,736889
#define I40E_PRT_SWT_SCCRL_BDIPW_SHIFT 10110,736978
#define I40E_PRT_SWT_SCCRL_BDIPW_MASK 10111,737022
#define I40E_PRT_SWT_SCCRL_BDICW_SHIFT 10112,737111
#define I40E_PRT_SWT_SCCRL_BDICW_MASK 10113,737155
#define I40E_PRT_SWT_SCCRL_BIDU_SHIFT 10114,737244
#define I40E_PRT_SWT_SCCRL_BIDU_MASK 10115,737288
#define I40E_PRT_SWT_SCCRL_INTERVAL_SHIFT 10116,737376
#define I40E_PRT_SWT_SCCRL_INTERVAL_MASK 10117,737420
#define I40E_PRT_SWT_SCTC 10119,737515
#define I40E_PRT_SWT_SCTC_COUNT_SHIFT 10120,737583
#define I40E_PRT_SWT_SCTC_COUNT_MASK 10121,737623
#define I40E_PRT_SWT_SWITCHID 10123,737710
#define I40E_PRT_SWT_SWITCHID_SWID_SHIFT 10124,737798
#define I40E_PRT_SWT_SWITCHID_SWID_MASK 10125,737858
#define I40E_PRT_SWT_SWITCHID_ISNSTAG_SHIFT 10126,737967
#define I40E_PRT_SWT_SWITCHID_ISNSTAG_MASK 10127,738028
#define I40E_PRT_SWT_SWITCHID_SWIDVALID_SHIFT 10128,738138
#define I40E_PRT_SWT_SWITCHID_SWIDVALID_MASK 10129,738199
#define I40E_PRT_SWT_SWITCHID_FORWARD_MUTICAST_ETAG_SHIFT 10130,738311
#define I40E_PRT_SWT_SWITCHID_FORWARD_MUTICAST_ETAG_MASK 10131,738372
#define I40E_PRT_TCTUPR(10133,738497
#define I40E_PRT_TCTUPR_MAX_INDEX 10134,738592
#define I40E_PRT_TCTUPR_UP0_SHIFT 10135,738628
#define I40E_PRT_TCTUPR_UP0_MASK 10136,738664
#define I40E_PRT_TCTUPR_UP1_SHIFT 10137,738740
#define I40E_PRT_TCTUPR_UP1_MASK 10138,738776
#define I40E_PRT_TCTUPR_UP2_SHIFT 10139,738852
#define I40E_PRT_TCTUPR_UP2_MASK 10140,738888
#define I40E_PRT_TCTUPR_UP3_SHIFT 10141,738964
#define I40E_PRT_TCTUPR_UP3_MASK 10142,739000
#define I40E_PRT_TCTUPR_UP4_SHIFT 10143,739076
#define I40E_PRT_TCTUPR_UP4_MASK 10144,739113
#define I40E_PRT_TCTUPR_UP5_SHIFT 10145,739189
#define I40E_PRT_TCTUPR_UP5_MASK 10146,739226
#define I40E_PRT_TCTUPR_UP6_SHIFT 10147,739302
#define I40E_PRT_TCTUPR_UP6_MASK 10148,739339
#define I40E_PRT_TCTUPR_UP7_SHIFT 10149,739415
#define I40E_PRT_TCTUPR_UP7_MASK 10150,739452
#define I40E_PRTTSYN_VFTIME_H 10154,739573
#define I40E_PRTTSYN_VFTIME_H_TSYNTIME_H_SHIFT 10155,739650
#define I40E_PRTTSYN_VFTIME_H_TSYNTIME_H_MASK 10156,739699
#define I40E_PRTTSYN_VFTIME_L 10158,739809
#define I40E_PRTTSYN_VFTIME_L_TSYNTIME_L_SHIFT 10159,739886
#define I40E_PRTTSYN_VFTIME_L_TSYNTIME_L_MASK 10160,739935
#define I40E_GLSCD_BWLCREDUPDATE 10164,740086
#define I40E_GLSCD_BWLCREDUPDATE_BWLCREDUPDATE_SHIFT 10165,740169
#define I40E_GLSCD_BWLCREDUPDATE_BWLCREDUPDATE_MASK 10166,740224
#define I40E_GLSCD_BWLLINESPERARB 10168,740346
#define I40E_GLSCD_BWLLINESPERARB_BWLLINESPERARB_SHIFT 10169,740431
#define I40E_GLSCD_BWLLINESPERARB_BWLLINESPERARB_MASK 10170,740488
#define I40E_GLSCD_CREDITSPERQUANTA 10172,740609
#define I40E_GLSCD_CREDITSPERQUANTA_TSCDCREDITSPERQUANTA_SHIFT 10173,740702
#define I40E_GLSCD_CREDITSPERQUANTA_TSCDCREDITSPERQUANTA_MASK 10174,740767
#define I40E_GLSCD_ERRSTATREG 10176,740905
#define I40E_GLSCD_ERRSTATREG_LOOP_DETECTED_SHIFT 10177,740990
#define I40E_GLSCD_ERRSTATREG_LOOP_DETECTED_MASK 10178,741047
#define I40E_GLSCD_ERRSTATREG_SHRTBWLIMUPDATEPER_SHIFT 10179,741160
#define I40E_GLSCD_ERRSTATREG_SHRTBWLIMUPDATEPER_MASK 10180,741217
#define I40E_GLSCD_IFBCMDH 10182,741336
#define I40E_GLSCD_IFBCMDH_FLDOFFS_NUMENTS_SHIFT 10183,741415
#define I40E_GLSCD_IFBCMDH_FLDOFFS_NUMENTS_MASK 10184,741466
#define I40E_GLSCD_IFBCMDH_FLDSZ_SHIFT 10185,741573
#define I40E_GLSCD_IFBCMDH_FLDSZ_MASK 10186,741624
#define I40E_GLSCD_IFBCMDH_VALUE_ENTRYIDX_SHIFT 10187,741721
#define I40E_GLSCD_IFBCMDH_VALUE_ENTRYIDX_MASK 10188,741773
#define I40E_GLSCD_IFBCMDH_RSVD_SHIFT 10189,741882
#define I40E_GLSCD_IFBCMDH_RSVD_MASK 10190,741934
#define I40E_GLSCD_IFBCMDL 10192,742030
#define I40E_GLSCD_IFBCMDL_OPCODE_SHIFT 10193,742105
#define I40E_GLSCD_IFBCMDL_OPCODE_MASK 10194,742152
#define I40E_GLSCD_IFBCMDL_TBLTYPE_SHIFT 10195,742245
#define I40E_GLSCD_IFBCMDL_TBLTYPE_MASK 10196,742292
#define I40E_GLSCD_IFBCMDL_TBLENTRYIDX_SHIFT 10197,742386
#define I40E_GLSCD_IFBCMDL_TBLENTRYIDX_MASK 10198,742433
#define I40E_GLSCD_IFBCMDL_CTRLTYPE_SHIFT 10199,742533
#define I40E_GLSCD_IFBCMDL_CTRLTYPE_MASK 10200,742581
#define I40E_GLSCD_IFBCMDL_RSVD_SHIFT 10201,742676
#define I40E_GLSCD_IFBCMDL_RSVD_MASK 10202,742724
#define I40E_GLSCD_IFCTRL 10204,742818
#define I40E_GLSCD_IFCTRL_BCMDDB_SHIFT 10205,742899
#define I40E_GLSCD_IFCTRL_BCMDDB_MASK 10206,742952
#define I40E_GLSCD_IFCTRL_ICMDCLRERR_SHIFT 10207,743050
#define I40E_GLSCD_IFCTRL_ICMDCLRERR_MASK 10208,743103
#define I40E_GLSCD_IFCTRL_BCMDCLRERR_SHIFT 10209,743205
#define I40E_GLSCD_IFCTRL_BCMDCLRERR_MASK 10210,743258
#define I40E_GLSCD_IFCTRL_SCH_ENA_SHIFT 10211,743360
#define I40E_GLSCD_IFCTRL_SCH_ENA_MASK 10212,743413
#define I40E_GLSCD_IFCTRL_SMALL_CRED_DISABLE_SHIFT 10213,743512
#define I40E_GLSCD_IFCTRL_SMALL_CRED_DISABLE_MASK 10214,743565
#define I40E_GLSCD_IFDATA(10216,743676
#define I40E_GLSCD_IFDATA_MAX_INDEX 10217,743779
#define I40E_GLSCD_IFDATA_TSCDIFDATA_SHIFT 10218,743824
#define I40E_GLSCD_IFDATA_TSCDIFDATA_MASK 10219,743869
#define I40E_GLSCD_IFICMDH 10221,743971
#define I40E_GLSCD_IFICMDH_FLDOFFS_NUMENTS_SHIFT 10222,744050
#define I40E_GLSCD_IFICMDH_FLDOFFS_NUMENTS_MASK 10223,744101
#define I40E_GLSCD_IFICMDH_FLDSZ_SHIFT 10224,744208
#define I40E_GLSCD_IFICMDH_FLDSZ_MASK 10225,744259
#define I40E_GLSCD_IFICMDH_VALUE_ENTRYIDX_SHIFT 10226,744356
#define I40E_GLSCD_IFICMDH_VALUE_ENTRYIDX_MASK 10227,744408
#define I40E_GLSCD_IFICMDH_RSVD_SHIFT 10228,744517
#define I40E_GLSCD_IFICMDH_RSVD_MASK 10229,744569
#define I40E_GLSCD_IFICMDL 10231,744665
#define I40E_GLSCD_IFICMDL_OPCODE_SHIFT 10232,744740
#define I40E_GLSCD_IFICMDL_OPCODE_MASK 10233,744787
#define I40E_GLSCD_IFICMDL_TBLTYPE_SHIFT 10234,744880
#define I40E_GLSCD_IFICMDL_TBLTYPE_MASK 10235,744927
#define I40E_GLSCD_IFICMDL_TBLENTRYIDX_SHIFT 10236,745021
#define I40E_GLSCD_IFICMDL_TBLENTRYIDX_MASK 10237,745068
#define I40E_GLSCD_IFICMDL_CTRLTYPE_SHIFT 10238,745168
#define I40E_GLSCD_IFICMDL_CTRLTYPE_MASK 10239,745216
#define I40E_GLSCD_IFICMDL_RSVD_SHIFT 10240,745311
#define I40E_GLSCD_IFICMDL_RSVD_MASK 10241,745359
#define I40E_GLSCD_IFSTATUS 10243,745453
#define I40E_GLSCD_IFSTATUS_ENTRAVAIL_SHIFT 10244,745527
#define I40E_GLSCD_IFSTATUS_ENTRAVAIL_MASK 10245,745573
#define I40E_GLSCD_IFSTATUS_ICMDBZ_SHIFT 10246,745670
#define I40E_GLSCD_IFSTATUS_ICMDBZ_MASK 10247,745716
#define I40E_GLSCD_IFSTATUS_ICMDERR_SHIFT 10248,745809
#define I40E_GLSCD_IFSTATUS_ICMDERR_MASK 10249,745855
#define I40E_GLSCD_IFSTATUS_BCMDERR_SHIFT 10250,745949
#define I40E_GLSCD_IFSTATUS_BCMDERR_MASK 10251,745995
#define I40E_GLSCD_IFSTATUS_SCH_ENA_SHIFT 10252,746089
#define I40E_GLSCD_IFSTATUS_SCH_ENA_MASK 10253,746135
#define I40E_GLSCD_IFSTATUS_RSVD_SHIFT 10254,746229
#define I40E_GLSCD_IFSTATUS_RSVD_MASK 10255,746276
#define I40E_GLSCD_INCSCHEDCFGCOUNT 10257,746373
#define I40E_GLSCD_INCSCHEDCFGCOUNT_INCSCHEDCFGCOUNT_SHIFT 10258,746462
#define I40E_GLSCD_INCSCHEDCFGCOUNT_INCSCHEDCFGCOUNT_MASK 10259,746523
#define I40E_GLSCD_LANTCBCMDS 10261,746657
#define I40E_GLSCD_LANTCBCMDS_NUMLANTCBCMDS_SHIFT 10262,746737
#define I40E_GLSCD_LANTCBCMDS_NUMLANTCBCMDS_MASK 10263,746789
#define I40E_GLSCD_LLPREALTHRESH 10265,746899
#define I40E_GLSCD_LLPREALTHRESH_LLPREALTHRESH_SHIFT 10266,746982
#define I40E_GLSCD_LLPREALTHRESH_LLPREALTHRESH_MASK 10267,747037
#define I40E_GLSCD_PRGPERFCONTROL(10269,747152
#define I40E_GLSCD_PRGPERFCONTROL_MAX_INDEX 10270,747268
#define I40E_GLSCD_PRGPERFCONTROL_COUNTERTYPE_SHIFT 10271,747326
#define I40E_GLSCD_PRGPERFCONTROL_COUNTERTYPE_MASK 10272,747383
#define I40E_GLSCD_PRGPERFCONTROL_RESOURCESELECT_SHIFT 10273,747498
#define I40E_GLSCD_PRGPERFCONTROL_RESOURCESELECT_MASK 10274,747555
#define I40E_GLSCD_PRGPERFCONTROL_PORTINDEX_SHIFT 10275,747673
#define I40E_GLSCD_PRGPERFCONTROL_PORTINDEX_MASK 10276,747730
#define I40E_GLSCD_PRGPERFCONTROL_TCINDEX_SHIFT 10277,747843
#define I40E_GLSCD_PRGPERFCONTROL_TCINDEX_MASK 10278,747900
#define I40E_GLSCD_PRGPERFCONTROL_QSINDEX_SHIFT 10279,748011
#define I40E_GLSCD_PRGPERFCONTROL_QSINDEX_MASK 10280,748069
#define I40E_GLSCD_PRGPERFCOUNT(10282,748183
#define I40E_GLSCD_PRGPERFCOUNT_MAX_INDEX 10283,748295
#define I40E_GLSCD_PRGPERFCOUNT_PRGPERFCOUNT_SHIFT 10284,748349
#define I40E_GLSCD_PRGPERFCOUNT_PRGPERFCOUNT_MASK 10285,748402
#define I40E_GLSCD_RAM_DBG_CTL(10287,748520
#define I40E_GLSCD_RAM_DBG_CTL_MAX_INDEX 10288,748622
#define I40E_GLSCD_RAM_DBG_CTL_ADR_SHIFT 10289,748668
#define I40E_GLSCD_RAM_DBG_CTL_ADR_MASK 10290,748714
#define I40E_GLSCD_RAM_DBG_CTL_DW_SEL_SHIFT 10291,748811
#define I40E_GLSCD_RAM_DBG_CTL_DW_SEL_MASK 10292,748858
#define I40E_GLSCD_RAM_DBG_CTL_RD_EN_SHIFT 10293,748955
#define I40E_GLSCD_RAM_DBG_CTL_RD_EN_MASK 10294,749002
#define I40E_GLSCD_RAM_DBG_CTL_DONE_SHIFT 10295,749097
#define I40E_GLSCD_RAM_DBG_CTL_DONE_MASK 10296,749144
#define I40E_GLSCD_RAM_DBG_DATA(10298,749239
#define I40E_GLSCD_RAM_DBG_DATA_MAX_INDEX 10299,749354
#define I40E_GLSCD_RAM_DBG_DATA_GLSCD_RAM_DBG_DATA_SHIFT 10300,749413
#define I40E_GLSCD_RAM_DBG_DATA_GLSCD_RAM_DBG_DATA_MASK 10301,749472
#define I40E_GLSCD_RLMTBLRD2CMD 10303,749602
#define I40E_GLSCD_RLMTBLRD2CMD_RLMTBLIDX_SHIFT 10304,749680
#define I40E_GLSCD_RLMTBLRD2CMD_RLMTBLIDX_MASK 10305,749730
#define I40E_GLSCD_RLMTBLRD2DATAHI 10307,749837
#define I40E_GLSCD_RLMTBLRD2DATAHI_DATA_SHIFT 10308,749913
#define I40E_GLSCD_RLMTBLRD2DATAHI_DATA_MASK 10309,749961
#define I40E_GLSCD_RLMTBLRD2DATALO 10311,750068
#define I40E_GLSCD_RLMTBLRD2DATALO_DATA_SHIFT 10312,750144
#define I40E_GLSCD_RLMTBLRD2DATALO_DATA_MASK 10313,750192
#define I40E_GLSCD_RLMTBLRD2STATUS 10315,750300
#define I40E_GLSCD_RLMTBLRD2STATUS_VALID_SHIFT 10316,750377
#define I40E_GLSCD_RLMTBLRD2STATUS_VALID_MASK 10317,750426
#define I40E_GLSCD_RLMTBLRD2STATUS_RSVD_SHIFT 10318,750528
#define I40E_GLSCD_RLMTBLRD2STATUS_RSVD_MASK 10319,750577
#define I40E_GLSCD_RLMTBLRDCMD 10321,750686
#define I40E_GLSCD_RLMTBLRDCMD_RLMTBLIDX_SHIFT 10322,750763
#define I40E_GLSCD_RLMTBLRDCMD_RLMTBLIDX_MASK 10323,750812
#define I40E_GLSCD_RLMTBLRDDATAHI 10325,750917
#define I40E_GLSCD_RLMTBLRDDATAHI_DATA_SHIFT 10326,750992
#define I40E_GLSCD_RLMTBLRDDATAHI_DATA_MASK 10327,751039
#define I40E_GLSCD_RLMTBLRDDATALO 10329,751144
#define I40E_GLSCD_RLMTBLRDDATALO_DATA_SHIFT 10330,751219
#define I40E_GLSCD_RLMTBLRDDATALO_DATA_MASK 10331,751266
#define I40E_GLSCD_RLMTBLRDSTATUS 10333,751372
#define I40E_GLSCD_RLMTBLRDSTATUS_VALID_SHIFT 10334,751448
#define I40E_GLSCD_RLMTBLRDSTATUS_VALID_MASK 10335,751496
#define I40E_GLSCD_RLMTBLRDSTATUS_RSVD_SHIFT 10336,751596
#define I40E_GLSCD_RLMTBLRDSTATUS_RSVD_MASK 10337,751644
#define I40E_PFSCD_DEFQSETHNDL 10339,751751
#define I40E_PFSCD_DEFQSETHNDL_DEFQSETHNDL_SHIFT 10340,751828
#define I40E_PFSCD_DEFQSETHNDL_DEFQSETHNDL_MASK 10341,751879
#define I40E_GL_MDCK_RX 10345,752030
#define I40E_GL_MDCK_RX_DESC_ADDR_SHIFT 10346,752100
#define I40E_GL_MDCK_RX_DESC_ADDR_MASK 10347,752142
#define I40E_GL_MDCK_TCMD 10349,752231
#define I40E_GL_MDCK_TCMD_DESC_ADDR_SHIFT 10350,752311
#define I40E_GL_MDCK_TCMD_DESC_ADDR_MASK 10351,752363
#define I40E_GL_MDCK_TCMD_MAX_BUFF_SHIFT 10352,752463
#define I40E_GL_MDCK_TCMD_MAX_BUFF_MASK 10353,752515
#define I40E_GL_MDCK_TCMD_MAX_HEAD_SHIFT 10354,752614
#define I40E_GL_MDCK_TCMD_MAX_HEAD_MASK 10355,752666
#define I40E_GL_MDCK_TCMD_NO_HEAD_SHIFT 10356,752765
#define I40E_GL_MDCK_TCMD_NO_HEAD_MASK 10357,752817
#define I40E_GL_MDCK_TCMD_TOO_LONG_SHIFT 10358,752915
#define I40E_GL_MDCK_TCMD_TOO_LONG_MASK 10359,752967
#define I40E_GL_MDCK_TCMD_SINGLE_TX_SIZE_SHIFT 10360,753066
#define I40E_GL_MDCK_TCMD_SINGLE_TX_SIZE_MASK 10361,753118
#define I40E_GL_MDCK_TCMD_ENDLESS_TX_SHIFT 10362,753223
#define I40E_GL_MDCK_TCMD_ENDLESS_TX_MASK 10363,753275
#define I40E_GL_MDCK_TCMD_BAD_LSO_LEN_SHIFT 10364,753376
#define I40E_GL_MDCK_TCMD_BAD_LSO_LEN_MASK 10365,753428
#define I40E_GL_MDCK_TCMD_BAD_LSO_MSS_SHIFT 10366,753530
#define I40E_GL_MDCK_TCMD_BAD_LSO_MSS_MASK 10367,753582
#define I40E_GL_MDCK_TCMD_M_CONTEXTS_SHIFT 10368,753684
#define I40E_GL_MDCK_TCMD_M_CONTEXTS_MASK 10369,753737
#define I40E_GL_MDCK_TCMD_BAD_DESC_SEQUENCE_SHIFT 10370,753838
#define I40E_GL_MDCK_TCMD_BAD_DESC_SEQUENCE_MASK 10371,753891
#define I40E_GL_MDCK_TCMD_BAD_FC_FD_DESC_SHIFT 10372,753999
#define I40E_GL_MDCK_TCMD_BAD_FC_FD_DESC_MASK 10373,754052
#define I40E_GL_MDCK_TCMD_NO_PACKET_SHIFT 10374,754157
#define I40E_GL_MDCK_TCMD_NO_PACKET_MASK 10375,754210
#define I40E_GL_MDCK_TCMD_DIS_DIF_DIX_SHIFT 10376,754310
#define I40E_GL_MDCK_TCMD_DIS_DIF_DIX_MASK 10377,754363
#define I40E_GL_MDCK_TCMD_DIS_FLEX_SHIFT 10378,754465
#define I40E_GL_MDCK_TCMD_DIS_FLEX_MASK 10379,754518
#define I40E_GL_MDCK_TCMD_ZERO_BSIZE_SHIFT 10380,754617
#define I40E_GL_MDCK_TCMD_ZERO_BSIZE_MASK 10381,754670
#define I40E_GL_MDCK_TDAT 10383,754772
#define I40E_GL_MDCK_TDAT_BIG_OFFSET_SHIFT 10384,754849
#define I40E_GL_MDCK_TDAT_BIG_OFFSET_MASK 10385,754898
#define I40E_GL_MDCK_TDAT_BUFF_ADDR_SHIFT 10386,754996
#define I40E_GL_MDCK_TDAT_BUFF_ADDR_MASK 10387,755045
#define I40E_GL_MDCK_TDAT_MAL_LENGTH_DIS_SHIFT 10388,755142
#define I40E_GL_MDCK_TDAT_MAL_LENGTH_DIS_MASK 10389,755191
#define I40E_GL_MDCK_TDAT_MAL_CMD_DIS_SHIFT 10390,755293
#define I40E_GL_MDCK_TDAT_MAL_CMD_DIS_MASK 10391,755342
#define I40E_PF_VIRT_VSTATUS 10393,755442
#define I40E_PF_VIRT_VSTATUS_NUM_VFS_SHIFT 10394,755516
#define I40E_PF_VIRT_VSTATUS_NUM_VFS_MASK 10395,755564
#define I40E_PF_VIRT_VSTATUS_TOTAL_VFS_SHIFT 10396,755662
#define I40E_PF_VIRT_VSTATUS_TOTAL_VFS_MASK 10397,755710
#define I40E_PF_VIRT_VSTATUS_IOV_ACTIVE_SHIFT 10398,755810
#define I40E_PF_VIRT_VSTATUS_IOV_ACTIVE_MASK 10399,755859
#define I40E_PF_VT_PFALLOC_CSR 10401,755960
#define I40E_PF_VT_PFALLOC_CSR_FIRSTVF_SHIFT 10402,756035
#define I40E_PF_VT_PFALLOC_CSR_FIRSTVF_MASK 10403,756082
#define I40E_PF_VT_PFALLOC_CSR_LASTVF_SHIFT 10404,756181
#define I40E_PF_VT_PFALLOC_CSR_LASTVF_MASK 10405,756228
#define I40E_PF_VT_PFALLOC_CSR_VALID_SHIFT 10406,756326
#define I40E_PF_VT_PFALLOC_CSR_VALID_MASK 10407,756374
#define I40E_PF_VT_PFALLOC_INT 10409,756471
#define I40E_PF_VT_PFALLOC_INT_FIRSTVF_SHIFT 10410,756546
#define I40E_PF_VT_PFALLOC_INT_FIRSTVF_MASK 10411,756593
#define I40E_PF_VT_PFALLOC_INT_LASTVF_SHIFT 10412,756692
#define I40E_PF_VT_PFALLOC_INT_LASTVF_MASK 10413,756739
#define I40E_PF_VT_PFALLOC_INT_VALID_SHIFT 10414,756837
#define I40E_PF_VT_PFALLOC_INT_VALID_MASK 10415,756885
#define I40E_PF_VT_PFALLOC_PMAT 10417,756982
#define I40E_PF_VT_PFALLOC_PMAT_FIRSTVF_SHIFT 10418,757058
#define I40E_PF_VT_PFALLOC_PMAT_FIRSTVF_MASK 10419,757106
#define I40E_PF_VT_PFALLOC_PMAT_LASTVF_SHIFT 10420,757207
#define I40E_PF_VT_PFALLOC_PMAT_LASTVF_MASK 10421,757255
#define I40E_PF_VT_PFALLOC_PMAT_VALID_SHIFT 10422,757355
#define I40E_PF_VT_PFALLOC_PMAT_VALID_MASK 10423,757404
#define I40E_PF_VT_PFALLOC_TSCD 10425,757503
#define I40E_PF_VT_PFALLOC_TSCD_FIRSTVF_SHIFT 10426,757579
#define I40E_PF_VT_PFALLOC_TSCD_FIRSTVF_MASK 10427,757627
#define I40E_PF_VT_PFALLOC_TSCD_LASTVF_SHIFT 10428,757728
#define I40E_PF_VT_PFALLOC_TSCD_LASTVF_MASK 10429,757776
#define I40E_PF_VT_PFALLOC_TSCD_VALID_SHIFT 10430,757876
#define I40E_PF_VT_PFALLOC_TSCD_VALID_MASK 10431,757925
#define I40E_PF_VT_PFALLOC_VMLR 10433,758024
#define I40E_PF_VT_PFALLOC_VMLR_FIRSTVF_SHIFT 10434,758100
#define I40E_PF_VT_PFALLOC_VMLR_FIRSTVF_MASK 10435,758148
#define I40E_PF_VT_PFALLOC_VMLR_LASTVF_SHIFT 10436,758249
#define I40E_PF_VT_PFALLOC_VMLR_LASTVF_MASK 10437,758297
#define I40E_PF_VT_PFALLOC_VMLR_VALID_SHIFT 10438,758397
#define I40E_PF_VT_PFALLOC_VMLR_VALID_MASK 10439,758446
#define I40E_VSI_L2TAGSTXVALID(10443,758569
#define I40E_VSI_L2TAGSTXVALID_MAX_INDEX 10444,758689
#define I40E_VSI_L2TAGSTXVALID_L2TAG1INSERTID_SHIFT 10445,758751
#define I40E_VSI_L2TAGSTXVALID_L2TAG1INSERTID_MASK 10446,758811
#define I40E_VSI_L2TAGSTXVALID_L2TAG1INSERTID_VALID_SHIFT 10447,758929
#define I40E_VSI_L2TAGSTXVALID_L2TAG1INSERTID_VALID_MASK 10448,758989
#define I40E_VSI_L2TAGSTXVALID_L2TAG2INSERTID_SHIFT 10449,759113
#define I40E_VSI_L2TAGSTXVALID_L2TAG2INSERTID_MASK 10450,759173
#define I40E_VSI_L2TAGSTXVALID_L2TAG2INSERTID_VALID_SHIFT 10451,759291
#define I40E_VSI_L2TAGSTXVALID_L2TAG2INSERTID_VALID_MASK 10452,759351
#define I40E_VSI_L2TAGSTXVALID_TIR0INSERTID_SHIFT 10453,759475
#define I40E_VSI_L2TAGSTXVALID_TIR0INSERTID_MASK 10454,759536
#define I40E_VSI_L2TAGSTXVALID_TIR0_INSERT_SHIFT 10455,759652
#define I40E_VSI_L2TAGSTXVALID_TIR0_INSERT_MASK 10456,759713
#define I40E_VSI_L2TAGSTXVALID_TIR1INSERTID_SHIFT 10457,759828
#define I40E_VSI_L2TAGSTXVALID_TIR1INSERTID_MASK 10458,759889
#define I40E_VSI_L2TAGSTXVALID_TIR1_INSERT_SHIFT 10459,760005
#define I40E_VSI_L2TAGSTXVALID_TIR1_INSERT_MASK 10460,760066
#define I40E_VSI_L2TAGSTXVALID_TIR2INSERTID_SHIFT 10461,760181
#define I40E_VSI_L2TAGSTXVALID_TIR2INSERTID_MASK 10462,760242
#define I40E_VSI_L2TAGSTXVALID_TIR2_INSERT_SHIFT 10463,760358
#define I40E_VSI_L2TAGSTXVALID_TIR2_INSERT_MASK 10464,760419
#define I40E_VSI_PORT(10466,760535
#define I40E_VSI_PORT_MAX_INDEX 10467,760634
#define I40E_VSI_PORT_PORT_NUM_SHIFT 10468,760675
#define I40E_VSI_PORT_PORT_NUM_MASK 10469,760714
#define I40E_VSI_RUPR(10471,760797
#define I40E_VSI_RUPR_MAX_INDEX 10472,760891
#define I40E_VSI_RUPR_UP0_SHIFT 10473,760927
#define I40E_VSI_RUPR_UP0_MASK 10474,760961
#define I40E_VSI_RUPR_UP1_SHIFT 10475,761033
#define I40E_VSI_RUPR_UP1_MASK 10476,761067
#define I40E_VSI_RUPR_UP2_SHIFT 10477,761139
#define I40E_VSI_RUPR_UP2_MASK 10478,761173
#define I40E_VSI_RUPR_UP3_SHIFT 10479,761245
#define I40E_VSI_RUPR_UP3_MASK 10480,761279
#define I40E_VSI_RUPR_UP4_SHIFT 10481,761351
#define I40E_VSI_RUPR_UP4_MASK 10482,761386
#define I40E_VSI_RUPR_UP5_SHIFT 10483,761458
#define I40E_VSI_RUPR_UP5_MASK 10484,761493
#define I40E_VSI_RUPR_UP6_SHIFT 10485,761565
#define I40E_VSI_RUPR_UP6_MASK 10486,761600
#define I40E_VSI_RUPR_UP7_SHIFT 10487,761672
#define I40E_VSI_RUPR_UP7_MASK 10488,761707
#define I40E_VSI_RXSWCTRL(10490,761780
#define I40E_VSI_RXSWCTRL_MAX_INDEX 10491,761892
#define I40E_VSI_RXSWCTRL_MACVSIPRUNEENABLE_SHIFT 10492,761946
#define I40E_VSI_RXSWCTRL_MACVSIPRUNEENABLE_MASK 10493,761998
#define I40E_VSI_RXSWCTRL_VLANPRUNEENABLE_SHIFT 10494,762106
#define I40E_VSI_RXSWCTRL_VLANPRUNEENABLE_MASK 10495,762158
#define I40E_VSI_SRCSWCTRL(10497,762265
#define I40E_VSI_SRCSWCTRL_MAX_INDEX 10498,762378
#define I40E_VSI_SRCSWCTRL_SWID_SHIFT 10499,762433
#define I40E_VSI_SRCSWCTRL_SWID_MASK 10500,762486
#define I40E_VSI_SRCSWCTRL_ISNSTAG_SHIFT 10501,762585
#define I40E_VSI_SRCSWCTRL_ISNSTAG_MASK 10502,762639
#define I40E_VSI_SRCSWCTRL_SWIDVALID_SHIFT 10503,762739
#define I40E_VSI_SRCSWCTRL_SWIDVALID_MASK 10504,762793
#define I40E_VSI_SRCSWCTRL_ALLOWDESTOVERRIDE_SHIFT 10505,762895
#define I40E_VSI_SRCSWCTRL_ALLOWDESTOVERRIDE_MASK 10506,762949
#define I40E_VSI_SRCSWCTRL_ALLOWLOOPBACK_SHIFT 10507,763059
#define I40E_VSI_SRCSWCTRL_ALLOWLOOPBACK_MASK 10508,763113
#define I40E_VSI_SRCSWCTRL_LANENABLE_SHIFT 10509,763219
#define I40E_VSI_SRCSWCTRL_LANENABLE_MASK 10510,763273
#define I40E_VSI_SRCSWCTRL_VLANAS_SHIFT 10511,763375
#define I40E_VSI_SRCSWCTRL_VLANAS_MASK 10512,763429
#define I40E_VSI_SRCSWCTRL_MACAS_SHIFT 10513,763528
#define I40E_VSI_SRCSWCTRL_MACAS_MASK 10514,763582
#define I40E_VSI_TAIR(10516,763681
#define I40E_VSI_TAIR_MAX_INDEX 10517,763783
#define I40E_VSI_TAIR_PORT_TAG_ID_SHIFT 10518,763827
#define I40E_VSI_TAIR_PORT_TAG_ID_MASK 10519,763869
#define I40E_VSI_TAR(10521,763961
#define I40E_VSI_TAR_MAX_INDEX 10522,764065
#define I40E_VSI_TAR_ACCEPTTAGGED_SHIFT 10523,764111
#define I40E_VSI_TAR_ACCEPTTAGGED_MASK 10524,764155
#define I40E_VSI_TAR_ACCEPTUNTAGGED_SHIFT 10525,764247
#define I40E_VSI_TAR_ACCEPTUNTAGGED_MASK 10526,764292
#define I40E_VSI_TIR_0(10528,764387
#define I40E_VSI_TIR_0_MAX_INDEX 10529,764490
#define I40E_VSI_TIR_0_PORT_TAG_ID_SHIFT 10530,764535
#define I40E_VSI_TIR_0_PORT_TAG_ID_MASK 10531,764578
#define I40E_VSI_TIR_1(10533,764672
#define I40E_VSI_TIR_1_MAX_INDEX 10534,764775
#define I40E_VSI_TIR_1_PORT_TAG_ID_SHIFT 10535,764820
#define I40E_VSI_TIR_1_PORT_TAG_ID_MASK 10536,764863
#define I40E_VSI_TIR_2(10538,764961
#define I40E_VSI_TIR_2_MAX_INDEX 10539,765064
#define I40E_VSI_TIR_2_PORT_TAG_ID_SHIFT 10540,765109
#define I40E_VSI_TIR_2_PORT_TAG_ID_MASK 10541,765152
#define I40E_VSI_TSR(10543,765246
#define I40E_VSI_TSR_MAX_INDEX 10544,765347
#define I40E_VSI_TSR_STRIPTAG_SHIFT 10545,765390
#define I40E_VSI_TSR_STRIPTAG_MASK 10546,765431
#define I40E_VSI_TSR_SHOWTAG_SHIFT 10547,765516
#define I40E_VSI_TSR_SHOWTAG_MASK 10548,765558
#define I40E_VSI_TSR_SHOWPRIONLY_SHIFT 10549,765642
#define I40E_VSI_TSR_SHOWPRIONLY_MASK 10550,765684
#define I40E_VSI_TUPIOM(10552,765773
#define I40E_VSI_TUPIOM_MAX_INDEX 10553,765869
#define I40E_VSI_TUPIOM_UP0_SHIFT 10554,765907
#define I40E_VSI_TUPIOM_UP0_MASK 10555,765943
#define I40E_VSI_TUPIOM_UP1_SHIFT 10556,766019
#define I40E_VSI_TUPIOM_UP1_MASK 10557,766055
#define I40E_VSI_TUPIOM_UP2_SHIFT 10558,766131
#define I40E_VSI_TUPIOM_UP2_MASK 10559,766167
#define I40E_VSI_TUPIOM_UP3_SHIFT 10560,766243
#define I40E_VSI_TUPIOM_UP3_MASK 10561,766279
#define I40E_VSI_TUPIOM_UP4_SHIFT 10562,766355
#define I40E_VSI_TUPIOM_UP4_MASK 10563,766392
#define I40E_VSI_TUPIOM_UP5_SHIFT 10564,766468
#define I40E_VSI_TUPIOM_UP5_MASK 10565,766505
#define I40E_VSI_TUPIOM_UP6_SHIFT 10566,766581
#define I40E_VSI_TUPIOM_UP6_MASK 10567,766618
#define I40E_VSI_TUPIOM_UP7_SHIFT 10568,766694
#define I40E_VSI_TUPIOM_UP7_MASK 10569,766731
#define I40E_VSI_TUPR(10571,766808
#define I40E_VSI_TUPR_MAX_INDEX 10572,766902
#define I40E_VSI_TUPR_UP0_SHIFT 10573,766938
#define I40E_VSI_TUPR_UP0_MASK 10574,766972
#define I40E_VSI_TUPR_UP1_SHIFT 10575,767044
#define I40E_VSI_TUPR_UP1_MASK 10576,767078
#define I40E_VSI_TUPR_UP2_SHIFT 10577,767150
#define I40E_VSI_TUPR_UP2_MASK 10578,767184
#define I40E_VSI_TUPR_UP3_SHIFT 10579,767256
#define I40E_VSI_TUPR_UP3_MASK 10580,767290
#define I40E_VSI_TUPR_UP4_SHIFT 10581,767362
#define I40E_VSI_TUPR_UP4_MASK 10582,767397
#define I40E_VSI_TUPR_UP5_SHIFT 10583,767469
#define I40E_VSI_TUPR_UP5_MASK 10584,767504
#define I40E_VSI_TUPR_UP6_SHIFT 10585,767576
#define I40E_VSI_TUPR_UP6_MASK 10586,767611
#define I40E_VSI_TUPR_UP7_SHIFT 10587,767683
#define I40E_VSI_TUPR_UP7_MASK 10588,767718
#define I40E_VSI_VSI2F(10590,767791
#define I40E_VSI_VSI2F_MAX_INDEX 10591,767895
#define I40E_VSI_VSI2F_VFVMNUMBER_SHIFT 10592,767941
#define I40E_VSI_VSI2F_VFVMNUMBER_MASK 10593,767985
#define I40E_VSI_VSI2F_PFNUMBER_SHIFT 10594,768077
#define I40E_VSI_VSI2F_PFNUMBER_MASK 10595,768122
#define I40E_VSI_VSI2F_FUNCTIONTYPE_SHIFT 10596,768210
#define I40E_VSI_VSI2F_FUNCTIONTYPE_MASK 10597,768255
#define I40E_VSI_VSI2F_BUFFERNUMBER_SHIFT 10598,768347
#define I40E_VSI_VSI2F_BUFFERNUMBER_MASK 10599,768392
#define I40E_VSI_VSI2F_RESERVED_5_SHIFT 10600,768484
#define I40E_VSI_VSI2F_RESERVED_5_MASK 10601,768529
#define I40E_VSI_VSI2F_VSI_ENABLE_SHIFT 10602,768619
#define I40E_VSI_VSI2F_VSI_ENABLE_MASK 10603,768664
#define I40E_VSI_VSI2F_VSI_NUMBER_SHIFT 10604,768754
#define I40E_VSI_VSI2F_VSI_NUMBER_MASK 10605,768799
#define I40E_PFPM_FHFT_DATA(10609,768936
#define I40E_PFPM_FHFT_DATA_MAX_INDEX 10610,769062
#define I40E_PFPM_FHFT_DATA_DWORD_SHIFT 10611,769104
#define I40E_PFPM_FHFT_DATA_DWORD_MASK 10612,769146
#define I40E_PFPM_FHFT_MASK(10614,769242
#define I40E_PFPM_FHFT_MASK_MAX_INDEX 10615,769366
#define I40E_PFPM_FHFT_MASK_MASK_SHIFT 10616,769407
#define I40E_PFPM_FHFT_MASK_MASK_MASK 10617,769448
#define I40E_PFPM_PROXYFC 10619,769538
#define I40E_PFPM_PROXYFC_PPROXYE_SHIFT 10620,769611
#define I40E_PFPM_PROXYFC_PPROXYE_MASK 10621,769658
#define I40E_PFPM_PROXYFC_EX_SHIFT 10622,769751
#define I40E_PFPM_PROXYFC_EX_MASK 10623,769798
#define I40E_PFPM_PROXYFC_ARP_SHIFT 10624,769886
#define I40E_PFPM_PROXYFC_ARP_MASK 10625,769933
#define I40E_PFPM_PROXYFC_ARP_DIRECTED_SHIFT 10626,770022
#define I40E_PFPM_PROXYFC_ARP_DIRECTED_MASK 10627,770069
#define I40E_PFPM_PROXYFC_NS_SHIFT 10628,770167
#define I40E_PFPM_PROXYFC_NS_MASK 10629,770214
#define I40E_PFPM_PROXYFC_NS_DIRECTED_SHIFT 10630,770302
#define I40E_PFPM_PROXYFC_NS_DIRECTED_MASK 10631,770350
#define I40E_PFPM_PROXYFC_MLD_SHIFT 10632,770447
#define I40E_PFPM_PROXYFC_MLD_MASK 10633,770495
#define I40E_PFPM_PROXYS 10635,770585
#define I40E_PFPM_PROXYS_EX_SHIFT 10636,770657
#define I40E_PFPM_PROXYS_EX_MASK 10637,770703
#define I40E_PFPM_PROXYS_ARP_SHIFT 10638,770789
#define I40E_PFPM_PROXYS_ARP_MASK 10639,770835
#define I40E_PFPM_PROXYS_ARP_DIRECTED_SHIFT 10640,770922
#define I40E_PFPM_PROXYS_ARP_DIRECTED_MASK 10641,770968
#define I40E_PFPM_PROXYS_NS_SHIFT 10642,771064
#define I40E_PFPM_PROXYS_NS_MASK 10643,771110
#define I40E_PFPM_PROXYS_NS_DIRECTED_SHIFT 10644,771196
#define I40E_PFPM_PROXYS_NS_DIRECTED_MASK 10645,771243
#define I40E_PFPM_PROXYS_MLD_SHIFT 10646,771338
#define I40E_PFPM_PROXYS_MLD_MASK 10647,771385
#define I40E_VFINT_ITR0_STAT1(10655,771551
#define I40E_VFINT_ITR0_STAT1_MAX_INDEX 10656,771656
#define I40E_VFINT_ITR0_STAT1_ITR_EXPIRE_SHIFT 10657,771705
#define I40E_VFINT_ITR0_STAT1_ITR_EXPIRE_MASK 10658,771754
#define I40E_VFINT_ITR0_STAT1_EVENT_SHIFT 10659,771856
#define I40E_VFINT_ITR0_STAT1_EVENT_MASK 10660,771905
#define I40E_VFINT_ITR0_STAT1_ITR_TIME_SHIFT 10661,772002
#define I40E_VFINT_ITR0_STAT1_ITR_TIME_MASK 10662,772051
#define I40E_VFINT_ITRN_STAT1(10664,772154
#define I40E_VFINT_ITRN_STAT1_MAX_INDEX 10665,772291
#define I40E_VFINT_ITRN_STAT1_ITR_EXPIRE_SHIFT 10666,772340
#define I40E_VFINT_ITRN_STAT1_ITR_EXPIRE_MASK 10667,772389
#define I40E_VFINT_ITRN_STAT1_EVENT_SHIFT 10668,772491
#define I40E_VFINT_ITRN_STAT1_EVENT_MASK 10669,772540
#define I40E_VFINT_ITRN_STAT1_ITR_TIME_SHIFT 10670,772637
#define I40E_VFINT_ITRN_STAT1_ITR_TIME_MASK 10671,772686
#define I40E_VFINT_RATE0_STAT1 10673,772789
#define I40E_VFINT_RATE0_STAT1_CREDIT_SHIFT 10674,772865
#define I40E_VFINT_RATE0_STAT1_CREDIT_MASK 10675,772915
#define I40E_VFINT_RATE0_STAT1_INTRL_TIME_SHIFT 10676,773015
#define I40E_VFINT_RATE0_STAT1_INTRL_TIME_MASK 10677,773065
#define I40E_VFINT_RATEN_STAT1(10679,773171
#define I40E_VFINT_RATEN_STAT1_MAX_INDEX 10680,773282
#define I40E_VFINT_RATEN_STAT1_CREDIT_SHIFT 10681,773333
#define I40E_VFINT_RATEN_STAT1_CREDIT_MASK 10682,773383
#define I40E_VFINT_RATEN_STAT1_INTRL_TIME_SHIFT 10683,773483
#define I40E_VFINT_RATEN_STAT1_INTRL_TIME_MASK 10684,773533
#define I40E_VPQF_DDPCNT 10694,773774
#define I40E_VPQF_DDPCNT_DDP_CNT_SHIFT 10695,773843
#define I40E_VPQF_DDPCNT_DDP_CNT_MASK 10696,773884
#define I40E_PRTTSYN_VFTIME_H1 10700,774006
#define I40E_PRTTSYN_VFTIME_H1_TSYNTIME_H_SHIFT 10701,774084
#define I40E_PRTTSYN_VFTIME_H1_TSYNTIME_H_MASK 10702,774134
#define I40E_PRTTSYN_VFTIME_L1 10704,774246
#define I40E_PRTTSYN_VFTIME_L1_TSYNTIME_L_SHIFT 10705,774324
#define I40E_PRTTSYN_VFTIME_L1_TSYNTIME_L_MASK 10706,774374
#define I40E_GLHMC_PEXFMAX 10709,774513
#define I40E_GLHMC_PEXFMAX_PMPEXFMAX_SHIFT 10710,774566
#define I40E_GLHMC_PEXFMAX_PMPEXFMAX_MASK 10711,774611

lib/librte_pmd_i40e/i40e/i40e_adminq_cmd.h,63646
#define _I40E_ADMINQ_CMD_H_35,1707
#define I40E_FW_API_VERSION_MAJOR 43,1920
#define I40E_FW_API_VERSION_MINOR 44,1962
struct i40e_aq_desc 46,2005
	__le16 flags;47,2027
	__le16 opcode;48,2042
	__le16 datalen;49,2058
	__le16 retval;50,2075
	__le32 cookie_high;51,2091
	__le32 cookie_low;52,2112
			__le32 param0;55,2152
			__le32 param1;56,2170
			__le32 param2;57,2188
			__le32 param3;58,2206
		} internal;59,2224
			__le32 param0;61,2249
			__le32 param1;62,2267
			__le32 addr_high;63,2285
			__le32 addr_low;64,2306
		} external;65,2326
		u8 raw[raw66,2340
	} params;67,2354
#define I40E_AQ_FLAG_DD_SHIFT 76,2566
#define I40E_AQ_FLAG_CMP_SHIFT 77,2599
#define I40E_AQ_FLAG_ERR_SHIFT 78,2632
#define I40E_AQ_FLAG_VFE_SHIFT 79,2665
#define I40E_AQ_FLAG_LB_SHIFT 80,2698
#define I40E_AQ_FLAG_RD_SHIFT 81,2731
#define I40E_AQ_FLAG_VFC_SHIFT 82,2765
#define I40E_AQ_FLAG_BUF_SHIFT 83,2799
#define I40E_AQ_FLAG_SI_SHIFT 84,2833
#define I40E_AQ_FLAG_EI_SHIFT 85,2867
#define I40E_AQ_FLAG_FE_SHIFT 86,2901
#define I40E_AQ_FLAG_DD 88,2936
#define I40E_AQ_FLAG_CMP 89,3004
#define I40E_AQ_FLAG_ERR 90,3072
#define I40E_AQ_FLAG_VFE 91,3140
#define I40E_AQ_FLAG_LB 92,3208
#define I40E_AQ_FLAG_RD 93,3276
#define I40E_AQ_FLAG_VFC 94,3344
#define I40E_AQ_FLAG_BUF 95,3412
#define I40E_AQ_FLAG_SI 96,3480
#define I40E_AQ_FLAG_EI 97,3548
#define I40E_AQ_FLAG_FE 98,3616
enum i40e_admin_queue_err 101,3703
	I40E_AQ_RC_OK 102,3731
	I40E_AQ_RC_EPERM 103,3774
	I40E_AQ_RC_ENOENT 104,3833
	I40E_AQ_RC_ESRCH 105,3884
	I40E_AQ_RC_EINTR 106,3930
	I40E_AQ_RC_EIO 107,3987
	I40E_AQ_RC_ENXIO 108,4032
	I40E_AQ_RC_E2BIG 109,4084
	I40E_AQ_RC_EAGAIN 110,4132
	I40E_AQ_RC_ENOMEM 111,4177
	I40E_AQ_RC_EACCES 112,4226
	I40E_AQ_RC_EFAULT 113,4279
	I40E_AQ_RC_EBUSY 114,4326
	I40E_AQ_RC_EEXIST 115,4385
	I40E_AQ_RC_EINVAL 116,4442
	I40E_AQ_RC_ENOTTY 117,4494
	I40E_AQ_RC_ENOSPC 118,4546
	I40E_AQ_RC_ENOSYS 119,4612
	I40E_AQ_RC_ERANGE 120,4672
	I40E_AQ_RC_EFLUSHED 121,4730
	I40E_AQ_RC_BAD_ADDR 122,4803
	I40E_AQ_RC_EMODE 123,4872
	I40E_AQ_RC_EFBIG 124,4942
enum i40e_admin_queue_opc 128,5030
	i40e_aqc_opc_get_version 130,5077
	i40e_aqc_opc_get_version      = 0x0001,x0001130,5077
	i40e_aqc_opc_driver_version 131,5118
	i40e_aqc_opc_driver_version   = 0x0002,x0002131,5118
	i40e_aqc_opc_queue_shutdown 132,5159
	i40e_aqc_opc_queue_shutdown   = 0x0003,x0003132,5159
	i40e_aqc_opc_set_pf_context 133,5200
	i40e_aqc_opc_set_pf_context   = 0x0004,x0004133,5200
	i40e_aqc_opc_request_resource 136,5268
	i40e_aqc_opc_request_resource = 0x0008,x0008136,5268
	i40e_aqc_opc_release_resource 137,5309
	i40e_aqc_opc_release_resource = 0x0009,x0009137,5309
	i40e_aqc_opc_list_func_capabilities 139,5351
	i40e_aqc_opc_list_func_capabilities = 0x000A,x000A139,5351
	i40e_aqc_opc_list_dev_capabilities 140,5398
	i40e_aqc_opc_list_dev_capabilities  = 0x000B,x000B140,5398
	i40e_aqc_opc_set_cppm_configuration 142,5446
	i40e_aqc_opc_set_cppm_configuration = 0x0103,x0103142,5446
	i40e_aqc_opc_set_arp_proxy_entry 143,5493
	i40e_aqc_opc_set_arp_proxy_entry    = 0x0104,x0104143,5493
	i40e_aqc_opc_set_ns_proxy_entry 144,5540
	i40e_aqc_opc_set_ns_proxy_entry     = 0x0105,x0105144,5540
	i40e_aqc_opc_mng_laa 147,5599
	i40e_aqc_opc_mng_laa                = 0x0106,x0106147,5599
	i40e_aqc_opc_mac_address_read 148,5666
	i40e_aqc_opc_mac_address_read       = 0x0107,x0107148,5666
	i40e_aqc_opc_mac_address_write 149,5713
	i40e_aqc_opc_mac_address_write      = 0x0108,x0108149,5713
	i40e_aqc_opc_clear_pxe_mode 152,5772
	i40e_aqc_opc_clear_pxe_mode         = 0x0110,x0110152,5772
	i40e_aqc_opc_get_switch_config 155,5852
	i40e_aqc_opc_get_switch_config         = 0x0200,x0200155,5852
	i40e_aqc_opc_add_statistics 156,5902
	i40e_aqc_opc_add_statistics            = 0x0201,x0201156,5902
	i40e_aqc_opc_remove_statistics 157,5952
	i40e_aqc_opc_remove_statistics         = 0x0202,x0202157,5952
	i40e_aqc_opc_set_port_parameters 158,6002
	i40e_aqc_opc_set_port_parameters       = 0x0203,x0203158,6002
	i40e_aqc_opc_get_switch_resource_alloc 159,6052
	i40e_aqc_opc_get_switch_resource_alloc = 0x0204,x0204159,6052
	i40e_aqc_opc_add_vsi 161,6103
	i40e_aqc_opc_add_vsi                = 0x0210,x0210161,6103
	i40e_aqc_opc_update_vsi_parameters 162,6150
	i40e_aqc_opc_update_vsi_parameters  = 0x0211,x0211162,6150
	i40e_aqc_opc_get_vsi_parameters 163,6197
	i40e_aqc_opc_get_vsi_parameters     = 0x0212,x0212163,6197
	i40e_aqc_opc_add_pv 165,6245
	i40e_aqc_opc_add_pv                = 0x0220,x0220165,6245
	i40e_aqc_opc_update_pv_parameters 166,6291
	i40e_aqc_opc_update_pv_parameters  = 0x0221,x0221166,6291
	i40e_aqc_opc_get_pv_parameters 167,6337
	i40e_aqc_opc_get_pv_parameters     = 0x0222,x0222167,6337
	i40e_aqc_opc_add_veb 169,6384
	i40e_aqc_opc_add_veb               = 0x0230,x0230169,6384
	i40e_aqc_opc_update_veb_parameters 170,6430
	i40e_aqc_opc_update_veb_parameters = 0x0231,x0231170,6430
	i40e_aqc_opc_get_veb_parameters 171,6476
	i40e_aqc_opc_get_veb_parameters    = 0x0232,x0232171,6476
	i40e_aqc_opc_delete_element 173,6523
	i40e_aqc_opc_delete_element  = 0x0243,x0243173,6523
	i40e_aqc_opc_add_macvlan 175,6564
	i40e_aqc_opc_add_macvlan                  = 0x0250,x0250175,6564
	i40e_aqc_opc_remove_macvlan 176,6617
	i40e_aqc_opc_remove_macvlan               = 0x0251,x0251176,6617
	i40e_aqc_opc_add_vlan 177,6670
	i40e_aqc_opc_add_vlan                     = 0x0252,x0252177,6670
	i40e_aqc_opc_remove_vlan 178,6723
	i40e_aqc_opc_remove_vlan                  = 0x0253,x0253178,6723
	i40e_aqc_opc_set_vsi_promiscuous_modes 179,6776
	i40e_aqc_opc_set_vsi_promiscuous_modes    = 0x0254,x0254179,6776
	i40e_aqc_opc_add_tag 180,6829
	i40e_aqc_opc_add_tag                      = 0x0255,x0255180,6829
	i40e_aqc_opc_remove_tag 181,6882
	i40e_aqc_opc_remove_tag                   = 0x0256,x0256181,6882
	i40e_aqc_opc_add_multicast_etag 182,6935
	i40e_aqc_opc_add_multicast_etag           = 0x0257,x0257182,6935
	i40e_aqc_opc_remove_multicast_etag 183,6988
	i40e_aqc_opc_remove_multicast_etag        = 0x0258,x0258183,6988
	i40e_aqc_opc_update_tag 184,7041
	i40e_aqc_opc_update_tag                   = 0x0259,x0259184,7041
	i40e_aqc_opc_add_control_packet_filter 185,7094
	i40e_aqc_opc_add_control_packet_filter    = 0x025A,x025A185,7094
	i40e_aqc_opc_remove_control_packet_filter 186,7147
	i40e_aqc_opc_remove_control_packet_filter = 0x025B,x025B186,7147
	i40e_aqc_opc_add_cloud_filters 187,7200
	i40e_aqc_opc_add_cloud_filters            = 0x025C,x025C187,7200
	i40e_aqc_opc_remove_cloud_filters 188,7253
	i40e_aqc_opc_remove_cloud_filters         = 0x025D,x025D188,7253
	i40e_aqc_opc_add_mirror_rule 190,7307
	i40e_aqc_opc_add_mirror_rule    = 0x0260,x0260190,7307
	i40e_aqc_opc_delete_mirror_rule 191,7350
	i40e_aqc_opc_delete_mirror_rule = 0x0261,x0261191,7350
	i40e_aqc_opc_dcb_ignore_pfc 194,7414
	i40e_aqc_opc_dcb_ignore_pfc = 0x0301,x0301194,7414
	i40e_aqc_opc_dcb_updated 195,7453
	i40e_aqc_opc_dcb_updated    = 0x0302,x0302195,7453
	i40e_aqc_opc_configure_vsi_bw_limit 198,7513
	i40e_aqc_opc_configure_vsi_bw_limit            = 0x0400,x0400198,7513
	i40e_aqc_opc_configure_vsi_ets_sla_bw_limit 199,7571
	i40e_aqc_opc_configure_vsi_ets_sla_bw_limit    = 0x0406,x0406199,7571
	i40e_aqc_opc_configure_vsi_tc_bw 200,7629
	i40e_aqc_opc_configure_vsi_tc_bw               = 0x0407,x0407200,7629
	i40e_aqc_opc_query_vsi_bw_config 201,7687
	i40e_aqc_opc_query_vsi_bw_config               = 0x0408,x0408201,7687
	i40e_aqc_opc_query_vsi_ets_sla_config 202,7745
	i40e_aqc_opc_query_vsi_ets_sla_config          = 0x040A,x040A202,7745
	i40e_aqc_opc_configure_switching_comp_bw_limit 203,7803
	i40e_aqc_opc_configure_switching_comp_bw_limit = 0x0410,x0410203,7803
	i40e_aqc_opc_enable_switching_comp_ets 205,7862
	i40e_aqc_opc_enable_switching_comp_ets             = 0x0413,x0413205,7862
	i40e_aqc_opc_modify_switching_comp_ets 206,7924
	i40e_aqc_opc_modify_switching_comp_ets             = 0x0414,x0414206,7924
	i40e_aqc_opc_disable_switching_comp_ets 207,7986
	i40e_aqc_opc_disable_switching_comp_ets            = 0x0415,x0415207,7986
	i40e_aqc_opc_configure_switching_comp_ets_bw_limit 208,8048
	i40e_aqc_opc_configure_switching_comp_ets_bw_limit = 0x0416,x0416208,8048
	i40e_aqc_opc_configure_switching_comp_bw_config 209,8110
	i40e_aqc_opc_configure_switching_comp_bw_config    = 0x0417,x0417209,8110
	i40e_aqc_opc_query_switching_comp_ets_config 210,8172
	i40e_aqc_opc_query_switching_comp_ets_config       = 0x0418,x0418210,8172
	i40e_aqc_opc_query_port_ets_config 211,8234
	i40e_aqc_opc_query_port_ets_config                 = 0x0419,x0419211,8234
	i40e_aqc_opc_query_switching_comp_bw_config 212,8296
	i40e_aqc_opc_query_switching_comp_bw_config        = 0x041A,x041A212,8296
	i40e_aqc_opc_suspend_port_tx 213,8358
	i40e_aqc_opc_suspend_port_tx                       = 0x041B,x041B213,8358
	i40e_aqc_opc_resume_port_tx 214,8420
	i40e_aqc_opc_resume_port_tx                        = 0x041C,x041C214,8420
	i40e_aqc_opc_configure_partition_bw 215,8482
	i40e_aqc_opc_configure_partition_bw                = 0x041D,x041D215,8482
	i40e_aqc_opc_query_hmc_resource_profile 218,8556
	i40e_aqc_opc_query_hmc_resource_profile = 0x0500,x0500218,8556
	i40e_aqc_opc_set_hmc_resource_profile 219,8607
	i40e_aqc_opc_set_hmc_resource_profile   = 0x0501,x0501219,8607
	i40e_aqc_opc_get_phy_abilities 222,8678
	i40e_aqc_opc_get_phy_abilities   = 0x0600,x0600222,8678
	i40e_aqc_opc_set_phy_config 223,8722
	i40e_aqc_opc_set_phy_config      = 0x0601,x0601223,8722
	i40e_aqc_opc_set_mac_config 224,8766
	i40e_aqc_opc_set_mac_config      = 0x0603,x0603224,8766
	i40e_aqc_opc_set_link_restart_an 225,8810
	i40e_aqc_opc_set_link_restart_an = 0x0605,x0605225,8810
	i40e_aqc_opc_get_link_status 226,8854
	i40e_aqc_opc_get_link_status     = 0x0607,x0607226,8854
	i40e_aqc_opc_set_phy_int_mask 227,8898
	i40e_aqc_opc_set_phy_int_mask    = 0x0613,x0613227,8898
	i40e_aqc_opc_get_local_advt_reg 228,8942
	i40e_aqc_opc_get_local_advt_reg  = 0x0614,x0614228,8942
	i40e_aqc_opc_set_local_advt_reg 229,8986
	i40e_aqc_opc_set_local_advt_reg  = 0x0615,x0615229,8986
	i40e_aqc_opc_get_partner_advt 230,9030
	i40e_aqc_opc_get_partner_advt    = 0x0616,x0616230,9030
	i40e_aqc_opc_set_lb_modes 231,9074
	i40e_aqc_opc_set_lb_modes        = 0x0618,x0618231,9074
	i40e_aqc_opc_get_phy_wol_caps 232,9118
	i40e_aqc_opc_get_phy_wol_caps    = 0x0621,x0621232,9118
	i40e_aqc_opc_set_phy_debug	233,9162
	i40e_aqc_opc_set_phy_debug	 = 0x0622,x0622233,9162
	i40e_aqc_opc_upload_ext_phy_fm 234,9201
	i40e_aqc_opc_upload_ext_phy_fm   = 0x0625,x0625234,9201
	i40e_aqc_opc_nvm_read 237,9266
	i40e_aqc_opc_nvm_read         = 0x0701,x0701237,9266
	i40e_aqc_opc_nvm_erase 238,9307
	i40e_aqc_opc_nvm_erase        = 0x0702,x0702238,9307
	i40e_aqc_opc_nvm_update 239,9348
	i40e_aqc_opc_nvm_update       = 0x0703,x0703239,9348
	i40e_aqc_opc_nvm_config_read 240,9389
	i40e_aqc_opc_nvm_config_read  = 0x0704,x0704240,9389
	i40e_aqc_opc_nvm_config_write 241,9430
	i40e_aqc_opc_nvm_config_write = 0x0705,x0705241,9430
	i40e_aqc_opc_send_msg_to_pf 244,9503
	i40e_aqc_opc_send_msg_to_pf   = 0x0801,x0801244,9503
	i40e_aqc_opc_send_msg_to_vf 245,9544
	i40e_aqc_opc_send_msg_to_vf   = 0x0802,x0802245,9544
	i40e_aqc_opc_send_msg_to_peer 246,9585
	i40e_aqc_opc_send_msg_to_peer = 0x0803,x0803246,9585
	i40e_aqc_opc_alternate_write 249,9654
	i40e_aqc_opc_alternate_write          = 0x0900,x0900249,9654
	i40e_aqc_opc_alternate_write_indirect 250,9703
	i40e_aqc_opc_alternate_write_indirect = 0x0901,x0901250,9703
	i40e_aqc_opc_alternate_read 251,9752
	i40e_aqc_opc_alternate_read           = 0x0902,x0902251,9752
	i40e_aqc_opc_alternate_read_indirect 252,9801
	i40e_aqc_opc_alternate_read_indirect  = 0x0903,x0903252,9801
	i40e_aqc_opc_alternate_write_done 253,9850
	i40e_aqc_opc_alternate_write_done     = 0x0904,x0904253,9850
	i40e_aqc_opc_alternate_set_mode 254,9899
	i40e_aqc_opc_alternate_set_mode       = 0x0905,x0905254,9899
	i40e_aqc_opc_alternate_clear_port 255,9948
	i40e_aqc_opc_alternate_clear_port     = 0x0906,x0906255,9948
	i40e_aqc_opc_lldp_get_mib 258,10019
	i40e_aqc_opc_lldp_get_mib    = 0x0A00,x0A00258,10019
	i40e_aqc_opc_lldp_update_mib 259,10059
	i40e_aqc_opc_lldp_update_mib = 0x0A01,x0A01259,10059
	i40e_aqc_opc_lldp_add_tlv 260,10099
	i40e_aqc_opc_lldp_add_tlv    = 0x0A02,x0A02260,10099
	i40e_aqc_opc_lldp_update_tlv 261,10139
	i40e_aqc_opc_lldp_update_tlv = 0x0A03,x0A03261,10139
	i40e_aqc_opc_lldp_delete_tlv 262,10179
	i40e_aqc_opc_lldp_delete_tlv = 0x0A04,x0A04262,10179
	i40e_aqc_opc_lldp_stop 263,10219
	i40e_aqc_opc_lldp_stop       = 0x0A05,x0A05263,10219
	i40e_aqc_opc_lldp_start 264,10259
	i40e_aqc_opc_lldp_start      = 0x0A06,x0A06264,10259
	i40e_aqc_opc_add_udp_tunnel 267,10323
	i40e_aqc_opc_add_udp_tunnel       = 0x0B00,x0B00267,10323
	i40e_aqc_opc_del_udp_tunnel 268,10368
	i40e_aqc_opc_del_udp_tunnel       = 0x0B01,x0B01268,10368
	i40e_aqc_opc_tunnel_key_structure 269,10413
	i40e_aqc_opc_tunnel_key_structure = 0x0B10,x0B10269,10413
	i40e_aqc_opc_event_lan_overflow 272,10479
	i40e_aqc_opc_event_lan_overflow = 0x1001,x1001272,10479
	i40e_aqc_opc_oem_parameter_change 275,10543
	i40e_aqc_opc_oem_parameter_change     = 0xFE00,xFE00275,10543
	i40e_aqc_opc_oem_device_status_change 276,10592
	i40e_aqc_opc_oem_device_status_change = 0xFE01,xFE01276,10592
	i40e_aqc_opc_debug_get_deviceid 279,10664
	i40e_aqc_opc_debug_get_deviceid     = 0xFF00,xFF00279,10664
	i40e_aqc_opc_debug_set_mode 280,10711
	i40e_aqc_opc_debug_set_mode         = 0xFF01,xFF01280,10711
	i40e_aqc_opc_debug_read_reg 281,10758
	i40e_aqc_opc_debug_read_reg         = 0xFF03,xFF03281,10758
	i40e_aqc_opc_debug_write_reg 282,10805
	i40e_aqc_opc_debug_write_reg        = 0xFF04,xFF04282,10805
	i40e_aqc_opc_debug_modify_reg 283,10852
	i40e_aqc_opc_debug_modify_reg       = 0xFF07,xFF07283,10852
	i40e_aqc_opc_debug_dump_internals 284,10899
	i40e_aqc_opc_debug_dump_internals   = 0xFF08,xFF08284,10899
	i40e_aqc_opc_debug_modify_internals 285,10946
	i40e_aqc_opc_debug_modify_internals = 0xFF09,xFF09285,10946
#define I40E_CHECK_STRUCT_LEN(306,11746
#define I40E_CHECK_CMD_LENGTH(312,12037
struct i40e_aqc_get_version 317,12168
	__le32 rom_ver;318,12198
	__le32 fw_build;319,12215
	__le16 fw_major;320,12233
	__le16 fw_minor;321,12251
	__le16 api_major;322,12269
	__le16 api_minor;323,12288
struct i40e_aqc_driver_version 329,12401
	u8     driver_major_ver;330,12434
	u8     driver_minor_ver;331,12460
	u8     driver_build_ver;332,12486
	u8     driver_subbuild_ver;333,12512
	u8     reserved[reserved334,12541
	__le32 address_high;335,12562
	__le32 address_low;336,12584
struct i40e_aqc_queue_shutdown 342,12695
	__le32     driver_unloading;343,12728
#define I40E_AQ_DRIVER_UNLOADING 344,12758
	u8     reserved[reserved345,12798
struct i40e_aqc_set_pf_context 351,12911
	u8	pf_id;352,12944
	u8	reserved[reserved353,12955
#define I40E_AQ_RESOURCE_NVM 361,13122
#define I40E_AQ_RESOURCE_SDP 362,13167
#define I40E_AQ_RESOURCE_ACCESS_READ 363,13212
#define I40E_AQ_RESOURCE_ACCESS_WRITE 364,13257
#define I40E_AQ_RESOURCE_NVM_READ_TIMEOUT 365,13302
#define I40E_AQ_RESOURCE_NVM_WRITE_TIMEOUT 366,13350
struct i40e_aqc_request_resource 368,13401
	__le16 resource_id;369,13436
	__le16 access_type;370,13457
	__le32 timeout;371,13478
	__le32 resource_number;372,13495
	u8     reserved[reserved373,13520
struct i40e_aqc_list_capabilites 381,13692
	u8 command_flags;382,13727
#define I40E_AQ_LIST_CAP_PF_INDEX_EN 383,13746
	u8 pf_index;384,13789
	u8 reserved[reserved385,13803
	__le32 count;386,13820
	__le32 addr_high;387,13835
	__le32 addr_low;388,13854
struct i40e_aqc_list_capabilities_element_resp 393,13927
	__le16 id;394,13976
	u8     major_rev;395,13988
	u8     minor_rev;396,14007
	__le32 number;397,14026
	__le32 logical_id;398,14042
	__le32 phys_id;399,14062
	u8     reserved[reserved400,14079
#define I40E_AQ_CAP_ID_SWITCH_MODE 405,14125
#define I40E_AQ_CAP_ID_MNG_MODE 406,14172
#define I40E_AQ_CAP_ID_NPAR_ACTIVE 407,14219
#define I40E_AQ_CAP_ID_OS2BMC_CAP 408,14266
#define I40E_AQ_CAP_ID_FUNCTIONS_VALID 409,14313
#define I40E_AQ_CAP_ID_ALTERNATE_RAM 410,14360
#define I40E_AQ_CAP_ID_SRIOV 411,14407
#define I40E_AQ_CAP_ID_VF 412,14454
#define I40E_AQ_CAP_ID_VMDQ 413,14501
#define I40E_AQ_CAP_ID_8021QBG 414,14548
#define I40E_AQ_CAP_ID_8021QBR 415,14595
#define I40E_AQ_CAP_ID_VSI 416,14642
#define I40E_AQ_CAP_ID_DCB 417,14689
#define I40E_AQ_CAP_ID_FCOE 418,14736
#define I40E_AQ_CAP_ID_RSS 419,14783
#define I40E_AQ_CAP_ID_RXQ 420,14830
#define I40E_AQ_CAP_ID_TXQ 421,14877
#define I40E_AQ_CAP_ID_MSIX 422,14924
#define I40E_AQ_CAP_ID_VF_MSIX 423,14971
#define I40E_AQ_CAP_ID_FLOW_DIRECTOR 424,15018
#define I40E_AQ_CAP_ID_1588 425,15065
#define I40E_AQ_CAP_ID_IWARP 426,15112
#define I40E_AQ_CAP_ID_LED 427,15159
#define I40E_AQ_CAP_ID_SDP 428,15206
#define I40E_AQ_CAP_ID_MDIO 429,15253
#define I40E_AQ_CAP_ID_FLEX10 430,15300
#define I40E_AQ_CAP_ID_CEM 431,15347
struct i40e_aqc_cppm_configuration 434,15440
	__le16 command_flags;435,15477
#define I40E_AQ_CPPM_EN_LTRC 436,15500
#define I40E_AQ_CPPM_EN_DMCTH 437,15539
#define I40E_AQ_CPPM_EN_DMCTLX 438,15578
#define I40E_AQ_CPPM_EN_HPTC 439,15617
#define I40E_AQ_CPPM_EN_DMARC 440,15656
	__le16 ttlx;441,15695
	__le32 dmacr;442,15709
	__le16 dmcth;443,15724
	u8     hptc;444,15739
	u8     reserved;445,15753
	__le32 pfltrc;446,15771
struct i40e_aqc_arp_proxy_data 452,15901
	__le16 command_flags;453,15934
#define I40E_AQ_ARP_INIT_IPV4 454,15957
#define I40E_AQ_ARP_UNSUP_CTL 455,16004
#define I40E_AQ_ARP_ENA 456,16051
#define I40E_AQ_ARP_ADD_IPV4 457,16098
#define I40E_AQ_ARP_DEL_IPV4 458,16145
	__le16 table_id;459,16192
	__le32 pfpm_proxyfc;460,16210
	__le32 ip_addr;461,16232
	u8     mac_addr[mac_addr462,16249
struct i40e_aqc_ns_proxy_data 466,16331
	__le16 table_idx_mac_addr_0;467,16363
	__le16 table_idx_mac_addr_1;468,16393
	__le16 table_idx_ipv6_0;469,16423
	__le16 table_idx_ipv6_1;470,16449
	__le16 control;471,16475
#define I40E_AQ_NS_PROXY_ADD_0 472,16492
#define I40E_AQ_NS_PROXY_DEL_0 473,16542
#define I40E_AQ_NS_PROXY_ADD_1 474,16592
#define I40E_AQ_NS_PROXY_DEL_1 475,16642
#define I40E_AQ_NS_PROXY_ADD_IPV6_0 476,16692
#define I40E_AQ_NS_PROXY_DEL_IPV6_0 477,16742
#define I40E_AQ_NS_PROXY_ADD_IPV6_1 478,16792
#define I40E_AQ_NS_PROXY_DEL_IPV6_1 479,16842
#define I40E_AQ_NS_PROXY_COMMAND_SEQ 480,16892
#define I40E_AQ_NS_PROXY_INIT_IPV6_TBL 481,16942
#define I40E_AQ_NS_PROXY_INIT_MAC_TBL 482,16992
	u8     mac_addr_0[mac_addr_0483,17042
	u8     mac_addr_1[mac_addr_1484,17065
	u8     local_mac_addr[local_mac_addr485,17088
	u8     ipv6_addr_0[ipv6_addr_0486,17115
	u8     ipv6_addr_1[ipv6_addr_1487,17184
struct i40e_aqc_mng_laa 491,17258
	__le16	command_flags;492,17284
#define I40E_AQ_LAA_FLAG_WR 493,17307
	u8     reserved[reserved494,17344
	__le32 sal;495,17365
	__le16 sah;496,17378
	u8     reserved2[reserved2497,17391
struct i40e_aqc_mac_address_read 501,17473
	__le16	command_flags;502,17508
#define I40E_AQC_LAN_ADDR_VALID 503,17531
#define I40E_AQC_SAN_ADDR_VALID 504,17570
#define I40E_AQC_PORT_ADDR_VALID 505,17609
#define I40E_AQC_WOL_ADDR_VALID 506,17648
#define I40E_AQC_ADDR_VALID_MASK 507,17687
	u8     reserved[reserved508,17726
	__le32 addr_high;509,17747
	__le32 addr_low;510,17766
struct i40e_aqc_mac_address_read_data 515,17839
	u8 pf_lan_mac[pf_lan_mac516,17879
	u8 pf_san_mac[pf_san_mac517,17898
	u8 port_mac[port_mac518,17917
	u8 pf_wol_mac[pf_wol_mac519,17934
struct i40e_aqc_mac_address_write 525,18065
	__le16 command_flags;526,18101
#define I40E_AQC_WRITE_TYPE_LAA_ONLY 527,18124
#define I40E_AQC_WRITE_TYPE_LAA_WOL 528,18171
#define I40E_AQC_WRITE_TYPE_PORT 529,18218
#define I40E_AQC_WRITE_TYPE_MASK 530,18265
	__le16 mac_sah;531,18312
	__le32 mac_sal;532,18329
	u8     reserved[reserved533,18346
struct i40e_aqc_clear_pxe 541,18506
	u8	rx_cnt;542,18534
	u8	reserved[reserved543,18546
struct i40e_aqc_switch_seid 553,18750
	__le16 seid;554,18780
	u8     reserved[reserved555,18794
	__le32 addr_high;556,18815
	__le32 addr_low;557,18834
struct i40e_aqc_get_switch_config_header_resp 565,19008
	__le16 num_reported;566,19056
	__le16 num_total;567,19078
	u8     reserved[reserved568,19097
struct i40e_aqc_switch_config_element_resp 571,19123
	u8     element_type;572,19168
#define I40E_AQ_SW_ELEM_TYPE_MAC 573,19190
#define I40E_AQ_SW_ELEM_TYPE_PF 574,19232
#define I40E_AQ_SW_ELEM_TYPE_VF 575,19274
#define I40E_AQ_SW_ELEM_TYPE_EMP 576,19316
#define I40E_AQ_SW_ELEM_TYPE_BMC 577,19358
#define I40E_AQ_SW_ELEM_TYPE_PV 578,19400
#define I40E_AQ_SW_ELEM_TYPE_VEB 579,19443
#define I40E_AQ_SW_ELEM_TYPE_PA 580,19486
#define I40E_AQ_SW_ELEM_TYPE_VSI 581,19529
	u8     revision;582,19572
#define I40E_AQ_SW_ELEM_REV_1 583,19590
	__le16 seid;584,19632
	__le16 uplink_seid;585,19646
	__le16 downlink_seid;586,19667
	u8     reserved[reserved587,19690
	u8     connection_type;588,19711
#define I40E_AQ_CONN_TYPE_REGULAR 589,19736
#define I40E_AQ_CONN_TYPE_DEFAULT 590,19780
#define I40E_AQ_CONN_TYPE_CASCADED 591,19824
	__le16 scheduler_id;592,19868
	__le16 element_info;593,19890
struct i40e_aqc_get_switch_config_resp 600,20096
	struct i40e_aqc_get_switch_config_header_resp header;601,20137
	struct i40e_aqc_switch_config_element_resp    element[element602,20192
struct i40e_aqc_add_remove_statistics 608,20330
	__le16 seid;609,20370
	__le16 vlan;610,20384
	__le16 stat_index;611,20398
	u8     reserved[reserved612,20418
struct i40e_aqc_set_port_parameters 618,20550
	__le16 command_flags;619,20588
#define I40E_AQ_SET_P_PARAMS_SAVE_BAD_PACKETS 620,20611
#define I40E_AQ_SET_P_PARAMS_PAD_SHORT_PACKETS 621,20661
#define I40E_AQ_SET_P_PARAMS_DOUBLE_VLAN_ENA 622,20727
	__le16 bad_frame_vsi;623,20777
	__le16 default_seid;624,20800
	u8     reserved[reserved625,20856
struct i40e_aqc_get_switch_resource_alloc 631,20991
	u8     num_entries;632,21035
	u8     reserved[reserved633,21091
	__le32 addr_high;634,21112
	__le32 addr_low;635,21131
struct i40e_aqc_switch_resource_alloc_element_resp 641,21275
	u8     resource_type;642,21328
#define I40E_AQ_RESOURCE_TYPE_VEB 643,21351
#define I40E_AQ_RESOURCE_TYPE_VSI 644,21405
#define I40E_AQ_RESOURCE_TYPE_MACADDR 645,21459
#define I40E_AQ_RESOURCE_TYPE_STAG 646,21513
#define I40E_AQ_RESOURCE_TYPE_ETAG 647,21567
#define I40E_AQ_RESOURCE_TYPE_MULTICAST_HASH 648,21621
#define I40E_AQ_RESOURCE_TYPE_UNICAST_HASH 649,21675
#define I40E_AQ_RESOURCE_TYPE_VLAN 650,21729
#define I40E_AQ_RESOURCE_TYPE_VSI_LIST_ENTRY 651,21783
#define I40E_AQ_RESOURCE_TYPE_ETAG_LIST_ENTRY 652,21837
#define I40E_AQ_RESOURCE_TYPE_VLAN_STAT_POOL 653,21891
#define I40E_AQ_RESOURCE_TYPE_MIRROR_RULE 654,21945
#define I40E_AQ_RESOURCE_TYPE_QUEUE_SETS 655,21999
#define I40E_AQ_RESOURCE_TYPE_VLAN_FILTERS 656,22053
#define I40E_AQ_RESOURCE_TYPE_INNER_MAC_FILTERS 657,22107
#define I40E_AQ_RESOURCE_TYPE_IP_FILTERS 658,22161
#define I40E_AQ_RESOURCE_TYPE_GRE_VN_KEYS 659,22216
#define I40E_AQ_RESOURCE_TYPE_VN2_KEYS 660,22271
#define I40E_AQ_RESOURCE_TYPE_TUNNEL_PORTS 661,22326
	u8     reserved1;662,22381
	__le16 guaranteed;663,22400
	__le16 total;664,22420
	__le16 used;665,22435
	__le16 total_unalloced;666,22449
	u8     reserved2[reserved2667,22474
struct i40e_aqc_add_get_update_vsi 680,22818
	__le16 uplink_seid;681,22855
	u8     connection_type;682,22876
#define I40E_AQ_VSI_CONN_TYPE_NORMAL 683,22901
#define I40E_AQ_VSI_CONN_TYPE_DEFAULT 684,22953
#define I40E_AQ_VSI_CONN_TYPE_CASCADED 685,23005
	u8     reserved1;686,23057
	u8     vf_id;687,23076
	u8     reserved2;688,23091
	__le16 vsi_flags;689,23110
#define I40E_AQ_VSI_TYPE_SHIFT 690,23129
#define I40E_AQ_VSI_TYPE_MASK 691,23173
#define I40E_AQ_VSI_TYPE_VF 692,23245
#define I40E_AQ_VSI_TYPE_VMDQ2 693,23289
#define I40E_AQ_VSI_TYPE_PF 694,23333
#define I40E_AQ_VSI_TYPE_EMP_MNG 695,23377
#define I40E_AQ_VSI_FLAG_CASCADED_PV 696,23421
	__le32 addr_high;697,23465
	__le32 addr_low;698,23484
struct i40e_aqc_add_get_update_vsi_completion 703,23559
	__le16 seid;704,23607
	__le16 vsi_number;705,23621
	__le16 vsi_used;706,23641
	__le16 vsi_free;707,23659
	__le32 addr_high;708,23677
	__le32 addr_low;709,23696
struct i40e_aqc_vsi_properties_data 714,23782
	__le16 valid_sections;716,23859
#define I40E_AQ_VSI_PROP_SWITCH_VALID 717,23883
#define I40E_AQ_VSI_PROP_SECURITY_VALID 718,23934
#define I40E_AQ_VSI_PROP_VLAN_VALID 719,23985
#define I40E_AQ_VSI_PROP_CAS_PV_VALID 720,24036
#define I40E_AQ_VSI_PROP_INGRESS_UP_VALID 721,24087
#define I40E_AQ_VSI_PROP_EGRESS_UP_VALID 722,24138
#define I40E_AQ_VSI_PROP_QUEUE_MAP_VALID 723,24189
#define I40E_AQ_VSI_PROP_QUEUE_OPT_VALID 724,24240
#define I40E_AQ_VSI_PROP_OUTER_UP_VALID 725,24291
#define I40E_AQ_VSI_PROP_SCHED_VALID 726,24342
	__le16 switch_id;728,24415
#define I40E_AQ_VSI_SW_ID_SHIFT 729,24475
#define I40E_AQ_VSI_SW_ID_MASK 730,24526
#define I40E_AQ_VSI_SW_ID_FLAG_NOT_STAG 731,24605
#define I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB 732,24656
#define I40E_AQ_VSI_SW_ID_FLAG_LOCAL_LB 733,24707
	u8     sw_reserved[sw_reserved734,24758
	u8     sec_flags;736,24806
#define I40E_AQ_VSI_SEC_FLAG_ALLOW_DEST_OVRD 737,24825
#define I40E_AQ_VSI_SEC_FLAG_ENABLE_VLAN_CHK 738,24878
#define I40E_AQ_VSI_SEC_FLAG_ENABLE_MAC_CHK 739,24931
	u8     sec_reserved;740,24984
	__le16 pvid;742,25026
	__le16 fcoe_pvid;743,25074
	u8     port_vlan_flags;744,25093
#define I40E_AQ_VSI_PVLAN_MODE_SHIFT 745,25118
#define I40E_AQ_VSI_PVLAN_MODE_MASK 746,25167
#define I40E_AQ_VSI_PVLAN_MODE_TAGGED 748,25258
#define I40E_AQ_VSI_PVLAN_MODE_UNTAGGED 749,25307
#define I40E_AQ_VSI_PVLAN_MODE_ALL 750,25356
#define I40E_AQ_VSI_PVLAN_INSERT_PVID 751,25405
#define I40E_AQ_VSI_PVLAN_EMOD_SHIFT 752,25454
#define I40E_AQ_VSI_PVLAN_EMOD_MASK 753,25503
#define I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH 755,25592
#define I40E_AQ_VSI_PVLAN_EMOD_STR_UP 756,25640
#define I40E_AQ_VSI_PVLAN_EMOD_STR 757,25689
#define I40E_AQ_VSI_PVLAN_EMOD_NOTHING 758,25738
	u8     pvlan_reserved[pvlan_reserved759,25787
	__le32 ingress_table;761,25848
#define I40E_AQ_VSI_UP_TABLE_UP0_SHIFT 762,25899
#define I40E_AQ_VSI_UP_TABLE_UP0_MASK 763,25945
#define I40E_AQ_VSI_UP_TABLE_UP1_SHIFT 765,26036
#define I40E_AQ_VSI_UP_TABLE_UP1_MASK 766,26082
#define I40E_AQ_VSI_UP_TABLE_UP2_SHIFT 768,26173
#define I40E_AQ_VSI_UP_TABLE_UP2_MASK 769,26219
#define I40E_AQ_VSI_UP_TABLE_UP3_SHIFT 771,26310
#define I40E_AQ_VSI_UP_TABLE_UP3_MASK 772,26356
#define I40E_AQ_VSI_UP_TABLE_UP4_SHIFT 774,26447
#define I40E_AQ_VSI_UP_TABLE_UP4_MASK 775,26494
#define I40E_AQ_VSI_UP_TABLE_UP5_SHIFT 777,26585
#define I40E_AQ_VSI_UP_TABLE_UP5_MASK 778,26632
#define I40E_AQ_VSI_UP_TABLE_UP6_SHIFT 780,26723
#define I40E_AQ_VSI_UP_TABLE_UP6_MASK 781,26770
#define I40E_AQ_VSI_UP_TABLE_UP7_SHIFT 783,26861
#define I40E_AQ_VSI_UP_TABLE_UP7_MASK 784,26908
	__le32 egress_table;786,26999
	__le16 cas_pv_tag;788,27090
	u8     cas_pv_flags;789,27110
#define I40E_AQ_VSI_CAS_PV_TAGX_SHIFT 790,27132
#define I40E_AQ_VSI_CAS_PV_TAGX_MASK 791,27180
#define I40E_AQ_VSI_CAS_PV_TAGX_LEAVE 793,27271
#define I40E_AQ_VSI_CAS_PV_TAGX_REMOVE 794,27319
#define I40E_AQ_VSI_CAS_PV_TAGX_COPY 795,27367
#define I40E_AQ_VSI_CAS_PV_INSERT_TAG 796,27415
#define I40E_AQ_VSI_CAS_PV_ETAG_PRUNE 797,27463
#define I40E_AQ_VSI_CAS_PV_ACCEPT_HOST_TAG 798,27511
	u8     cas_pv_reserved;799,27559
	__le16 mapping_flags;801,27613
#define I40E_AQ_VSI_QUE_MAP_CONTIG 802,27636
#define I40E_AQ_VSI_QUE_MAP_NONCONTIG 803,27684
	__le16 queue_mapping[queue_mapping804,27732
#define I40E_AQ_VSI_QUEUE_SHIFT 805,27759
#define I40E_AQ_VSI_QUEUE_MASK 806,27807
	__le16 tc_mapping[tc_mapping807,27886
#define I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT 808,27909
#define I40E_AQ_VSI_TC_QUE_OFFSET_MASK 809,27955
#define I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT 811,28050
#define I40E_AQ_VSI_TC_QUE_NUMBER_MASK 812,28096
	u8     queueing_opt_flags;815,28220
#define I40E_AQ_VSI_QUE_OPT_TCP_ENA 816,28248
#define I40E_AQ_VSI_QUE_OPT_FCOE_ENA 817,28297
	u8     queueing_opt_reserved[queueing_opt_reserved818,28346
	u8     up_enable_bits;820,28405
	u8     sched_reserved;821,28429
	__le32 outer_up_table;823,28477
	u8     cmd_reserved[cmd_reserved824,28551
	__le16 qs_handle[qs_handle826,28615
#define I40E_AQ_VSI_QS_HANDLE_INVALID	827,28637
	__le16 stat_counter_idx;828,28682
	__le16 sched_id;829,28708
	u8     resp_reserved[resp_reserved830,28726
struct i40e_aqc_add_update_pv 839,28966
	__le16 command_flags;840,28998
#define I40E_AQC_PV_FLAG_PV_TYPE 841,29021
#define I40E_AQC_PV_FLAG_FWD_UNKNOWN_STAG_EN 842,29073
#define I40E_AQC_PV_FLAG_FWD_UNKNOWN_ETAG_EN 843,29125
#define I40E_AQC_PV_FLAG_IS_CTRL_PORT 844,29177
	__le16 uplink_seid;845,29229
	__le16 connected_seid;846,29250
	u8     reserved[reserved847,29274
struct i40e_aqc_add_update_pv_completion 852,29348
	__le16 pv_seid;854,29462
#define I40E_AQC_PV_ERR_FLAG_NO_PV 855,29479
#define I40E_AQC_PV_ERR_FLAG_NO_SCHED 856,29532
#define I40E_AQC_PV_ERR_FLAG_NO_COUNTER 857,29585
#define I40E_AQC_PV_ERR_FLAG_NO_ENTRY 858,29638
	u8     reserved[reserved859,29691
struct i40e_aqc_get_pv_params_completion 868,29862
	__le16 seid;869,29905
	__le16 default_stag;870,29919
	__le16 pv_flags;871,29941
#define I40E_AQC_GET_PV_PV_TYPE 872,29986
#define I40E_AQC_GET_PV_FRWD_UNKNOWN_STAG 873,30033
#define I40E_AQC_GET_PV_FRWD_UNKNOWN_ETAG 874,30080
	u8     reserved[reserved875,30127
	__le16 default_port_seid;876,30148
struct i40e_aqc_add_veb 882,30268
	__le16 uplink_seid;883,30294
	__le16 downlink_seid;884,30315
	__le16 veb_flags;885,30338
#define I40E_AQC_ADD_VEB_FLOATING 886,30357
#define I40E_AQC_ADD_VEB_PORT_TYPE_SHIFT 887,30405
#define I40E_AQC_ADD_VEB_PORT_TYPE_MASK 888,30451
#define I40E_AQC_ADD_VEB_PORT_TYPE_DEFAULT 890,30544
#define I40E_AQC_ADD_VEB_PORT_TYPE_DATA 891,30592
#define I40E_AQC_ADD_VEB_ENABLE_L2_FILTER 892,30640
	u8     enable_tcs;893,30688
	u8     reserved[reserved894,30708
struct i40e_aqc_add_veb_completion 899,30775
	u8     reserved[reserved900,30812
	__le16 switch_seid;901,30833
	__le16 veb_seid;903,30926
#define I40E_AQC_VEB_ERR_FLAG_NO_VEB 904,30944
#define I40E_AQC_VEB_ERR_FLAG_NO_SCHED 905,30998
#define I40E_AQC_VEB_ERR_FLAG_NO_COUNTER 906,31052
#define I40E_AQC_VEB_ERR_FLAG_NO_ENTRY 907,31106
	__le16 statistic_index;908,31160
	__le16 vebs_used;909,31185
	__le16 vebs_free;910,31204
struct i40e_aqc_get_veb_parameters_completion 918,31370
	__le16 seid;919,31418
	__le16 switch_id;920,31432
	__le16 veb_flags;921,31451
	__le16 statistic_index;922,31523
	__le16 vebs_used;923,31548
	__le16 vebs_free;924,31567
	u8     reserved[reserved925,31586
struct i40e_aqc_macvlan 937,31843
	__le16 num_addresses;938,31869
	__le16 seid[seid939,31892
#define I40E_AQC_MACVLAN_CMD_SEID_NUM_SHIFT 940,31909
#define I40E_AQC_MACVLAN_CMD_SEID_NUM_MASK 941,31956
#define I40E_AQC_MACVLAN_CMD_SEID_VALID 943,32055
	__le32 addr_high;944,32107
	__le32 addr_low;945,32126
struct i40e_aqc_add_macvlan_element_data 951,32235
	u8     mac_addr[mac_addr952,32278
	__le16 vlan_tag;953,32299
	__le16 flags;954,32317
#define I40E_AQC_MACVLAN_ADD_PERFECT_MATCH 955,32332
#define I40E_AQC_MACVLAN_ADD_HASH_MATCH 956,32386
#define I40E_AQC_MACVLAN_ADD_IGNORE_VLAN 957,32440
#define I40E_AQC_MACVLAN_ADD_TO_QUEUE 958,32494
	__le16 queue_number;959,32548
#define I40E_AQC_MACVLAN_CMD_QUEUE_SHIFT 960,32570
#define I40E_AQC_MACVLAN_CMD_QUEUE_MASK 961,32614
	u8     match_method;964,32734
#define I40E_AQC_MM_PERFECT_MATCH 965,32756
#define I40E_AQC_MM_HASH_MATCH 966,32807
#define I40E_AQC_MM_ERR_NO_RES 967,32858
	u8     reserved1[reserved1968,32909
struct i40e_aqc_add_remove_macvlan_completion 971,32935
	__le16 perfect_mac_used;972,32983
	__le16 perfect_mac_free;973,33009
	__le16 unicast_hash_free;974,33035
	__le16 multicast_hash_free;975,33062
	__le32 addr_high;976,33091
	__le32 addr_low;977,33110
struct i40e_aqc_remove_macvlan_element_data 987,33338
	u8     mac_addr[mac_addr988,33384
	__le16 vlan_tag;989,33405
	u8     flags;990,33423
#define I40E_AQC_MACVLAN_DEL_PERFECT_MATCH 991,33438
#define I40E_AQC_MACVLAN_DEL_HASH_MATCH 992,33491
#define I40E_AQC_MACVLAN_DEL_IGNORE_VLAN 993,33544
#define I40E_AQC_MACVLAN_DEL_ALL_VSIS 994,33597
	u8     reserved[reserved995,33650
	u8     error_code;997,33692
#define I40E_AQC_REMOVE_MACVLAN_SUCCESS 998,33712
#define I40E_AQC_REMOVE_MACVLAN_FAIL 999,33764
	u8     reply_reserved[reply_reserved1000,33817
struct i40e_aqc_add_remove_vlan_element_data 1007,33967
	__le16 vlan_tag;1008,34014
	u8     vlan_flags;1009,34032
#define I40E_AQC_ADD_VLAN_LOCAL 1011,34077
#define I40E_AQC_ADD_PVLAN_TYPE_SHIFT 1012,34125
#define I40E_AQC_ADD_PVLAN_TYPE_MASK 1013,34171
#define I40E_AQC_ADD_PVLAN_TYPE_REGULAR 1015,34262
#define I40E_AQC_ADD_PVLAN_TYPE_PRIMARY 1016,34310
#define I40E_AQC_ADD_PVLAN_TYPE_SECONDARY 1017,34358
#define I40E_AQC_VLAN_PTYPE_SHIFT 1018,34406
#define I40E_AQC_VLAN_PTYPE_MASK 1019,34452
#define I40E_AQC_VLAN_PTYPE_REGULAR_VSI 1020,34531
#define I40E_AQC_VLAN_PTYPE_PROMISC_VSI 1021,34579
#define I40E_AQC_VLAN_PTYPE_COMMUNITY_VSI 1022,34627
#define I40E_AQC_VLAN_PTYPE_ISOLATED_VSI 1023,34676
#define I40E_AQC_REMOVE_VLAN_ALL 1025,34753
	u8     reserved;1026,34801
	u8     result;1027,34819
#define I40E_AQC_ADD_VLAN_SUCCESS 1029,34860
#define I40E_AQC_ADD_VLAN_FAIL_REQUEST 1030,34904
#define I40E_AQC_ADD_VLAN_FAIL_RESOURCE 1031,34949
#define I40E_AQC_REMOVE_VLAN_SUCCESS 1033,35022
#define I40E_AQC_REMOVE_VLAN_FAIL 1034,35066
	u8     reserved1[reserved11035,35111
struct i40e_aqc_add_remove_vlan_completion 1038,35137
	u8     reserved[reserved1039,35182
	__le16 vlans_used;1040,35203
	__le16 vlans_free;1041,35223
	__le32 addr_high;1042,35243
	__le32 addr_low;1043,35262
struct i40e_aqc_set_vsi_promiscuous_modes 1047,35332
	__le16 promiscuous_flags;1048,35376
	__le16 valid_flags;1049,35403
#define I40E_AQC_SET_VSI_PROMISC_UNICAST 1051,35463
#define I40E_AQC_SET_VSI_PROMISC_MULTICAST 1052,35513
#define I40E_AQC_SET_VSI_PROMISC_BROADCAST 1053,35563
#define I40E_AQC_SET_VSI_DEFAULT 1054,35613
#define I40E_AQC_SET_VSI_PROMISC_VLAN 1055,35663
	__le16 seid;1056,35713
#define I40E_AQC_VSI_PROM_CMD_SEID_MASK 1057,35727
	__le16 vlan_tag;1058,35778
#define I40E_AQC_SET_VSI_VLAN_VALID 1059,35796
	u8     reserved[reserved1060,35848
struct i40e_aqc_add_tag 1068,36042
	__le16 flags;1069,36068
#define I40E_AQC_ADD_TAG_FLAG_TO_QUEUE 1070,36083
	__le16 seid;1071,36133
#define I40E_AQC_ADD_TAG_CMD_SEID_NUM_SHIFT 1072,36147
#define I40E_AQC_ADD_TAG_CMD_SEID_NUM_MASK 1073,36194
	__le16 tag;1075,36293
	__le16 queue_number;1076,36306
	u8     reserved[reserved1077,36328
struct i40e_aqc_add_remove_tag_completion 1082,36395
	u8     reserved[reserved1083,36439
	__le16 tags_used;1084,36461
	__le16 tags_free;1085,36480
struct i40e_aqc_remove_tag 1093,36675
	__le16 seid;1094,36704
#define I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_SHIFT 1095,36718
#define I40E_AQC_REMOVE_TAG_CMD_SEID_NUM_MASK 1096,36768
	__le16 tag;1098,36873
	u8     reserved[reserved1099,36886
struct i40e_aqc_add_remove_mcast_etag 1106,37052
	__le16 pv_seid;1107,37092
	__le16 etag;1108,37109
	u8     num_unicast_etags;1109,37123
	u8     reserved[reserved1110,37150
	__le32 addr_high;1111,37171
	__le32 addr_low;1112,37239
struct i40e_aqc_add_remove_mcast_etag_completion 1117,37317
	u8     reserved[reserved1118,37368
	__le16 mcast_etags_used;1119,37389
	__le16 mcast_etags_free;1120,37415
	__le32 addr_high;1121,37441
	__le32 addr_low;1122,37460
struct i40e_aqc_update_tag 1129,37587
	__le16 seid;1130,37616
#define I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_SHIFT 1131,37630
#define I40E_AQC_UPDATE_TAG_CMD_SEID_NUM_MASK 1132,37680
	__le16 old_tag;1134,37785
	__le16 new_tag;1135,37802
	u8     reserved[reserved1136,37819
struct i40e_aqc_update_tag_completion 1141,37890
	u8     reserved[reserved1142,37930
	__le16 tags_used;1143,37952
	__le16 tags_free;1144,37971
struct i40e_aqc_add_remove_control_packet_filter 1154,38231
	u8     mac[mac1155,38282
	__le16 etype;1156,38298
	__le16 flags;1157,38313
#define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_IGNORE_MAC 1158,38328
#define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_DROP 1159,38391
#define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TO_QUEUE 1160,38454
#define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TX 1161,38517
#define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_RX 1162,38580
	__le16 seid;1163,38643
#define I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_SHIFT 1164,38657
#define I40E_AQC_ADD_CONTROL_PACKET_CMD_SEID_NUM_MASK 1165,38715
	__le16 queue;1167,38835
	u8     reserved[reserved1168,38850
struct i40e_aqc_add_remove_control_packet_filter_completion 1173,38942
	__le16 mac_etype_used;1174,39004
	__le16 etype_used;1175,39028
	__le16 mac_etype_free;1176,39048
	__le16 etype_free;1177,39072
	u8     reserved[reserved1178,39092
struct i40e_aqc_add_remove_cloud_filters 1188,39376
	u8     num_filters;1189,39419
	u8     reserved;1190,39440
	__le16 seid;1191,39458
#define I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_SHIFT 1192,39472
#define I40E_AQC_ADD_CLOUD_CMD_SEID_NUM_MASK 1193,39521
	u8     reserved2[reserved21195,39624
	__le32 addr_high;1196,39646
	__le32 addr_low;1197,39665
struct i40e_aqc_add_remove_cloud_filters_element_data 1202,39746
	u8     outer_mac[outer_mac1203,39802
	u8     inner_mac[inner_mac1204,39824
	__le16 inner_vlan;1205,39846
			u8 reserved[reserved1208,39886
			u8 data[data1209,39906
		} v4;1210,39921
			u8 data[data1212,39940
		} v6;1213,39956
	} ipaddr;1214,39964
	__le16 flags;1215,39975
#define I40E_AQC_ADD_CLOUD_FILTER_SHIFT 1216,39990
#define I40E_AQC_ADD_CLOUD_FILTER_MASK 1217,40048
#define I40E_AQC_ADD_CLOUD_FILTER_OIP 1220,40175
#define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN 1222,40260
#define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN_TEN_ID 1223,40323
#define I40E_AQC_ADD_CLOUD_FILTER_IMAC_TEN_ID 1225,40408
#define I40E_AQC_ADD_CLOUD_FILTER_OMAC 1228,40515
#define I40E_AQC_ADD_CLOUD_FILTER_IMAC 1229,40578
#define I40E_AQC_ADD_CLOUD_FILTER_OMAC_TEN_ID_IMAC 1230,40641
#define I40E_AQC_ADD_CLOUD_FILTER_IIP 1231,40704
#define I40E_AQC_ADD_CLOUD_FLAGS_TO_QUEUE 1233,40768
#define I40E_AQC_ADD_CLOUD_VNK_SHIFT 1234,40831
#define I40E_AQC_ADD_CLOUD_VNK_MASK 1235,40889
#define I40E_AQC_ADD_CLOUD_FLAGS_IPV4 1236,40952
#define I40E_AQC_ADD_CLOUD_FLAGS_IPV6 1237,41010
#define I40E_AQC_ADD_CLOUD_TNL_TYPE_SHIFT 1239,41074
#define I40E_AQC_ADD_CLOUD_TNL_TYPE_MASK 1240,41132
#define I40E_AQC_ADD_CLOUD_TNL_TYPE_XVLAN 1241,41195
#define I40E_AQC_ADD_CLOUD_TNL_TYPE_NVGRE_OMAC 1242,41253
#define I40E_AQC_ADD_CLOUD_TNL_TYPE_NGE 1243,41311
#define I40E_AQC_ADD_CLOUD_TNL_TYPE_IP 1244,41369
	__le32 tenant_id;1246,41428
	u8     reserved[reserved1247,41447
	__le16 queue_number;1248,41468
#define I40E_AQC_ADD_CLOUD_QUEUE_SHIFT 1249,41490
#define I40E_AQC_ADD_CLOUD_QUEUE_MASK 1250,41548
	u8     reserved2[reserved21252,41652
	u8     allocation_result;1254,41699
#define I40E_AQC_ADD_CLOUD_FILTER_SUCCESS 1255,41726
#define I40E_AQC_ADD_CLOUD_FILTER_FAIL 1256,41780
	u8     response_reserved[response_reserved1257,41835
struct i40e_aqc_remove_cloud_filters_completion 1260,41869
	__le16 perfect_ovlan_used;1261,41919
	__le16 perfect_ovlan_free;1262,41947
	__le16 vlan_used;1263,41975
	__le16 vlan_free;1264,41994
	__le32 addr_high;1265,42013
	__le32 addr_low;1266,42032
struct i40e_aqc_add_delete_mirror_rule 1276,42330
	__le16 seid;1277,42371
	__le16 rule_type;1278,42385
#define I40E_AQC_MIRROR_RULE_TYPE_SHIFT 1279,42404
#define I40E_AQC_MIRROR_RULE_TYPE_MASK 1280,42457
#define I40E_AQC_MIRROR_RULE_TYPE_VPORT_INGRESS 1282,42557
#define I40E_AQC_MIRROR_RULE_TYPE_VPORT_EGRESS 1283,42610
#define I40E_AQC_MIRROR_RULE_TYPE_VLAN 1284,42663
#define I40E_AQC_MIRROR_RULE_TYPE_ALL_INGRESS 1285,42716
#define I40E_AQC_MIRROR_RULE_TYPE_ALL_EGRESS 1286,42769
	__le16 num_entries;1287,42822
	__le16 destination;1288,42843
	__le32 addr_high;1289,42903
	__le32 addr_low;1290,42974
struct i40e_aqc_add_delete_mirror_rule_completion 1295,43053
	u8     reserved[reserved1296,43105
	__le16 rule_id;1297,43126
	__le16 mirror_rules_used;1298,43167
	__le16 mirror_rules_free;1299,43194
	__le32 addr_high;1300,43221
	__le32 addr_low;1301,43240
struct i40e_aqc_pfc_ignore 1311,43446
	u8     tc_bitmap;1312,43475
	u8     command_flags;1313,43494
#define I40E_AQC_PFC_IGNORE_SET 1314,43542
#define I40E_AQC_PFC_IGNORE_CLEAR 1315,43582
	u8     reserved[reserved1316,43621
struct i40e_aqc_tx_sched_ind 1330,43902
	__le16 vsi_seid;1331,43933
	u8     reserved[reserved1332,43951
	__le32 addr_high;1333,43972
	__le32 addr_low;1334,43991
struct i40e_aqc_qs_handles_resp 1340,44123
	__le16 qs_handles[qs_handles1341,44157
struct i40e_aqc_configure_vsi_bw_limit 1345,44230
	__le16 vsi_seid;1346,44271
	u8     reserved[reserved1347,44289
	__le16 credit;1348,44310
	u8     reserved1[reserved11349,44326
	u8     max_credit;1350,44348
	u8     reserved2[reserved21351,44393
struct i40e_aqc_configure_vsi_ets_sla_bw_data 1359,44593
	u8     tc_valid_bits;1360,44641
	u8     reserved[reserved1361,44664
	__le16 tc_bw_credits[tc_bw_credits1362,44686
	__le16 tc_bw_max[tc_bw_max1365,44810
	u8     reserved1[reserved11366,44832
struct i40e_aqc_configure_vsi_tc_bw_data 1372,44981
	u8     tc_valid_bits;1373,45024
	u8     reserved[reserved1374,45047
	u8     tc_bw_credits[tc_bw_credits1375,45068
	u8     reserved1[reserved11376,45094
	__le16 qs_handles[qs_handles1377,45116
struct i40e_aqc_query_vsi_bw_config_resp 1381,45194
	u8     tc_valid_bits;1382,45237
	u8     tc_suspended_bits;1383,45260
	u8     reserved[reserved1384,45287
	__le16 qs_handles[qs_handles1385,45309
	u8     reserved1[reserved11386,45332
	__le16 port_bw_limit;1387,45354
	u8     reserved2[reserved21388,45377
	u8     max_bw;1389,45399
	u8     reserved3[reserved31390,45440
struct i40e_aqc_query_vsi_ets_sla_config_resp 1394,45539
	u8     tc_valid_bits;1395,45587
	u8     reserved[reserved1396,45610
	u8     share_credits[share_credits1397,45631
	__le16 credits[credits1398,45657
	__le16 tc_bw_max[tc_bw_max1401,45739
struct i40e_aqc_configure_switching_comp_bw_limit 1405,45833
	__le16 seid;1406,45885
	u8     reserved[reserved1407,45899
	__le16 credit;1408,45920
	u8     reserved1[reserved11409,45936
	u8     max_bw;1410,45958
	u8     reserved2[reserved21411,45999
struct i40e_aqc_configure_switching_comp_ets_data 1420,46238
	u8     reserved[reserved1421,46290
	u8     tc_valid_bits;1422,46311
	u8     seepage;1423,46334
#define I40E_AQ_ETS_SEEPAGE_EN_MASK 1424,46351
	u8     tc_strict_priority_flags;1425,46395
	u8     reserved1[reserved11426,46429
	u8     tc_bw_share_credits[tc_bw_share_credits1427,46452
	u8     reserved2[reserved21428,46484
struct i40e_aqc_configure_switching_comp_ets_bw_limit_data 1432,46589
	u8     tc_valid_bits;1433,46650
	u8     reserved[reserved1434,46673
	__le16 tc_bw_credit[tc_bw_credit1435,46695
	__le16 tc_bw_max[tc_bw_max1438,46782
	u8     reserved1[reserved11439,46804
struct i40e_aqc_configure_switching_comp_bw_config_data 1445,46917
	u8     tc_valid_bits;1446,46975
	u8     reserved[reserved1447,46998
	u8     absolute_credits;1448,47019
	u8     tc_bw_share_credits[tc_bw_share_credits1449,47056
	u8     reserved1[reserved11450,47088
struct i40e_aqc_query_switching_comp_ets_config_resp 1454,47179
	u8     tc_valid_bits;1455,47234
	u8     reserved[reserved1456,47257
	__le16 port_bw_limit;1457,47279
	u8     reserved1[reserved11458,47302
	u8     tc_bw_max;1459,47324
	u8     reserved2[reserved21460,47368
struct i40e_aqc_query_port_ets_config_resp 1464,47456
	u8     reserved[reserved1465,47501
	u8     tc_valid_bits;1466,47522
	u8     reserved1;1467,47545
	u8     tc_strict_priority_bits;1468,47564
	u8     reserved2;1469,47597
	u8     tc_bw_share_credits[tc_bw_share_credits1470,47616
	__le16 tc_bw_limits[tc_bw_limits1471,47648
	__le16 tc_bw_max[tc_bw_max1474,47732
	u8     reserved3[reserved31475,47754
struct i40e_aqc_query_switching_comp_bw_config_resp 1481,47873
	u8     tc_valid_bits;1482,47927
	u8     reserved[reserved1483,47950
	u8     absolute_credits_enable;1484,47971
	u8     tc_bw_share_credits[tc_bw_share_credits1485,48015
	__le16 tc_bw_limits[tc_bw_limits1486,48047
	__le16 tc_bw_max[tc_bw_max1489,48134
struct i40e_aqc_configure_partition_bw_data 1499,48309
	__le16 pf_valid_bits;1500,48355
	u8     min_bw[min_bw1501,48378
	u8     max_bw[max_bw1502,48430
struct i40e_aq_get_set_hmc_resource_profile 1508,48583
	u8     pm_profile;1509,48629
	u8     pe_vf_enabled;1510,48649
	u8     reserved[reserved1511,48672
enum i40e_aq_hmc_profile 1516,48760
	I40E_HMC_PROFILE_DEFAULT 1518,48838
	I40E_HMC_PROFILE_FAVOR_VF 1519,48873
	I40E_HMC_PROFILE_EQUAL 1520,48908
#define I40E_AQ_GET_HMC_RESOURCE_PROFILE_PM_MASK 1523,48947
#define I40E_AQ_GET_HMC_RESOURCE_PROFILE_COUNT_MASK 1524,49006
#define I40E_AQ_PHY_REPORT_QUALIFIED_MODULES 1529,49213
#define I40E_AQ_PHY_REPORT_INITIAL_VALUES 1530,49266
enum i40e_aq_phy_type 1532,49320
	I40E_PHY_TYPE_SGMII	1533,49344
	I40E_PHY_TYPE_SGMII			= 0x0,x01533,49344
	I40E_PHY_TYPE_1000BASE_KX	1534,49374
	I40E_PHY_TYPE_1000BASE_KX		= 0x1,x11534,49374
	I40E_PHY_TYPE_10GBASE_KX4	1535,49409
	I40E_PHY_TYPE_10GBASE_KX4		= 0x2,x21535,49409
	I40E_PHY_TYPE_10GBASE_KR	1536,49444
	I40E_PHY_TYPE_10GBASE_KR		= 0x3,x31536,49444
	I40E_PHY_TYPE_40GBASE_KR4	1537,49478
	I40E_PHY_TYPE_40GBASE_KR4		= 0x4,x41537,49478
	I40E_PHY_TYPE_XAUI	1538,49513
	I40E_PHY_TYPE_XAUI			= 0x5,x51538,49513
	I40E_PHY_TYPE_XFI	1539,49542
	I40E_PHY_TYPE_XFI			= 0x6,x61539,49542
	I40E_PHY_TYPE_SFI	1540,49570
	I40E_PHY_TYPE_SFI			= 0x7,x71540,49570
	I40E_PHY_TYPE_XLAUI	1541,49598
	I40E_PHY_TYPE_XLAUI			= 0x8,x81541,49598
	I40E_PHY_TYPE_XLPPI	1542,49628
	I40E_PHY_TYPE_XLPPI			= 0x9,x91542,49628
	I40E_PHY_TYPE_40GBASE_CR4_CU	1543,49658
	I40E_PHY_TYPE_40GBASE_CR4_CU		= 0xA,xA1543,49658
	I40E_PHY_TYPE_10GBASE_CR1_CU	1544,49696
	I40E_PHY_TYPE_10GBASE_CR1_CU		= 0xB,xB1544,49696
	I40E_PHY_TYPE_10GBASE_AOC	1545,49734
	I40E_PHY_TYPE_10GBASE_AOC		= 0xC,xC1545,49734
	I40E_PHY_TYPE_40GBASE_AOC	1546,49769
	I40E_PHY_TYPE_40GBASE_AOC		= 0xD,xD1546,49769
	I40E_PHY_TYPE_100BASE_TX	1547,49804
	I40E_PHY_TYPE_100BASE_TX		= 0x11,x111547,49804
	I40E_PHY_TYPE_1000BASE_T	1548,49839
	I40E_PHY_TYPE_1000BASE_T		= 0x12,x121548,49839
	I40E_PHY_TYPE_10GBASE_T	1549,49874
	I40E_PHY_TYPE_10GBASE_T			= 0x13,x131549,49874
	I40E_PHY_TYPE_10GBASE_SR	1550,49909
	I40E_PHY_TYPE_10GBASE_SR		= 0x14,x141550,49909
	I40E_PHY_TYPE_10GBASE_LR	1551,49944
	I40E_PHY_TYPE_10GBASE_LR		= 0x15,x151551,49944
	I40E_PHY_TYPE_10GBASE_SFPP_CU	1552,49979
	I40E_PHY_TYPE_10GBASE_SFPP_CU		= 0x16,x161552,49979
	I40E_PHY_TYPE_10GBASE_CR1	1553,50019
	I40E_PHY_TYPE_10GBASE_CR1		= 0x17,x171553,50019
	I40E_PHY_TYPE_40GBASE_CR4	1554,50055
	I40E_PHY_TYPE_40GBASE_CR4		= 0x18,x181554,50055
	I40E_PHY_TYPE_40GBASE_SR4	1555,50091
	I40E_PHY_TYPE_40GBASE_SR4		= 0x19,x191555,50091
	I40E_PHY_TYPE_40GBASE_LR4	1556,50127
	I40E_PHY_TYPE_40GBASE_LR4		= 0x1A,x1A1556,50127
	I40E_PHY_TYPE_1000BASE_SX	1557,50163
	I40E_PHY_TYPE_1000BASE_SX		= 0x1B,x1B1557,50163
	I40E_PHY_TYPE_1000BASE_LX	1558,50199
	I40E_PHY_TYPE_1000BASE_LX		= 0x1C,x1C1558,50199
	I40E_PHY_TYPE_1000BASE_T_OPTICAL	1559,50235
	I40E_PHY_TYPE_1000BASE_T_OPTICAL	= 0x1D,x1D1559,50235
	I40E_PHY_TYPE_20GBASE_KR2	1560,50277
	I40E_PHY_TYPE_20GBASE_KR2		= 0x1E,x1E1560,50277
	I40E_PHY_TYPE_MAX1561,50313
#define I40E_LINK_SPEED_100MB_SHIFT	1564,50336
#define I40E_LINK_SPEED_1000MB_SHIFT	1565,50376
#define I40E_LINK_SPEED_10GB_SHIFT	1566,50417
#define I40E_LINK_SPEED_40GB_SHIFT	1567,50456
#define I40E_LINK_SPEED_20GB_SHIFT	1568,50495
enum i40e_aq_link_speed 1570,50535
	I40E_LINK_SPEED_UNKNOWN	1571,50561
	I40E_LINK_SPEED_100MB	1572,50591
	I40E_LINK_SPEED_100MB	= (1 << I40E_LINK_SPEED_100MB_SHIFT)1572,50591
	I40E_LINK_SPEED_1GB	1573,50652
	I40E_LINK_SPEED_1GB	= (1 << I40E_LINK_SPEED_1000MB_SHIFT)1573,50652
	I40E_LINK_SPEED_10GB	1574,50712
	I40E_LINK_SPEED_10GB	= (1 << I40E_LINK_SPEED_10GB_SHIFT)1574,50712
	I40E_LINK_SPEED_40GB	1575,50771
	I40E_LINK_SPEED_40GB	= (1 << I40E_LINK_SPEED_40GB_SHIFT)1575,50771
	I40E_LINK_SPEED_20GB	1576,50830
	I40E_LINK_SPEED_20GB	= (1 << I40E_LINK_SPEED_20GB_SHIFT)1576,50830
struct i40e_aqc_module_desc 1579,50892
	u8 oui[oui1580,50922
	u8 reserved1;1581,50934
	u8 part_number[part_number1582,50949
	u8 revision[revision1583,50970
	u8 reserved2[reserved21584,50987
struct i40e_aq_get_phy_abilities_resp 1587,51009
	__le32 phy_type;1588,51049
	u8     link_speed;1589,51119
	u8     abilities;1590,51190
#define I40E_AQ_PHY_FLAG_PAUSE_TX 1591,51209
#define I40E_AQ_PHY_FLAG_PAUSE_RX 1592,51256
#define I40E_AQ_PHY_FLAG_LOW_POWER 1593,51303
#define I40E_AQ_PHY_LINK_ENABLED	1594,51350
#define I40E_AQ_PHY_AN_ENABLED	1595,51391
#define I40E_AQ_PHY_FLAG_MODULE_QUAL 1596,51431
	__le16 eee_capability;1597,51478
#define I40E_AQ_EEE_100BASE_TX 1598,51502
#define I40E_AQ_EEE_1000BASE_T 1599,51546
#define I40E_AQ_EEE_10GBASE_T 1600,51590
#define I40E_AQ_EEE_1000BASE_KX 1601,51634
#define I40E_AQ_EEE_10GBASE_KX4 1602,51678
#define I40E_AQ_EEE_10GBASE_KR 1603,51722
	__le32 eeer_val;1604,51766
	u8     d3_lpan;1605,51784
#define I40E_AQ_SET_PHY_D3_LPAN_ENA 1606,51801
	u8     reserved[reserved1607,51843
	u8     phy_id[phy_id1608,51864
	u8     module_type[module_type1609,51883
	u8     qualified_module_count;1610,51907
#define I40E_AQ_PHY_MAX_QMS 1611,51939
	struct i40e_aqc_module_desc  qualified_module[qualified_module1612,51979
struct i40e_aq_set_phy_config 1616,52089
	__le32 phy_type;1617,52153
	u8     link_speed;1618,52171
	u8     abilities;1619,52191
#define I40E_AQ_PHY_ENABLE_LINK	1621,52268
#define I40E_AQ_PHY_ENABLE_AN	1622,52306
#define I40E_AQ_PHY_ENABLE_ATOMIC_LINK	1623,52342
	__le16 eee_capability;1624,52386
	__le32 eeer;1625,52410
	u8     low_power_ctrl;1626,52424
	u8     reserved[reserved1627,52448
struct i40e_aq_set_mac_config 1633,52581
	__le16 max_frame_size;1634,52613
	u8     params;1635,52637
#define I40E_AQ_SET_MAC_CONFIG_CRC_EN 1636,52653
#define I40E_AQ_SET_MAC_CONFIG_PACING_MASK 1637,52706
#define I40E_AQ_SET_MAC_CONFIG_PACING_SHIFT 1638,52759
#define I40E_AQ_SET_MAC_CONFIG_PACING_NONE 1639,52809
#define I40E_AQ_SET_MAC_CONFIG_PACING_1B_13TX 1640,52861
#define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_9TX 1641,52913
#define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_4TX 1642,52965
#define I40E_AQ_SET_MAC_CONFIG_PACING_3DW_7TX 1643,53017
#define I40E_AQ_SET_MAC_CONFIG_PACING_2DW_3TX 1644,53069
#define I40E_AQ_SET_MAC_CONFIG_PACING_1DW_1TX 1645,53121
#define I40E_AQ_SET_MAC_CONFIG_PACING_3DW_2TX 1646,53173
#define I40E_AQ_SET_MAC_CONFIG_PACING_7DW_3TX 1647,53225
#define I40E_AQ_SET_MAC_CONFIG_PACING_4DW_1TX 1648,53277
#define I40E_AQ_SET_MAC_CONFIG_PACING_9DW_1TX 1649,53329
	u8     tx_timer_priority;1650,53381
	__le16 tx_timer_value;1651,53421
	__le16 fc_refresh_threshold;1652,53445
	u8     reserved[reserved1653,53475
struct i40e_aqc_set_link_restart_an 1659,53594
	u8     command;1660,53632
#define I40E_AQ_PHY_RESTART_AN 1661,53649
#define I40E_AQ_PHY_LINK_ENABLE 1662,53686
	u8     reserved[reserved1663,53723
struct i40e_aqc_get_link_status 1669,53871
	__le16 command_flags;1670,53905
#define I40E_AQ_LSE_MASK 1671,53960
#define I40E_AQ_LSE_NOP 1672,54001
#define I40E_AQ_LSE_DISABLE 1673,54042
#define I40E_AQ_LSE_ENABLE 1674,54083
#define I40E_AQ_LSE_IS_ENABLED 1676,54159
	u8     phy_type;1677,54200
	u8     link_speed;1678,54246
	u8     link_info;1679,54292
#define I40E_AQ_LINK_UP 1680,54311
#define I40E_AQ_LINK_FAULT 1681,54353
#define I40E_AQ_LINK_FAULT_TX 1682,54395
#define I40E_AQ_LINK_FAULT_RX 1683,54437
#define I40E_AQ_LINK_FAULT_REMOTE 1684,54479
#define I40E_AQ_MEDIA_AVAILABLE 1685,54521
#define I40E_AQ_SIGNAL_DETECT 1686,54563
	u8     an_info;1687,54605
#define I40E_AQ_AN_COMPLETED 1688,54622
#define I40E_AQ_LP_AN_ABILITY 1689,54664
#define I40E_AQ_PD_FAULT 1690,54706
#define I40E_AQ_FEC_EN 1691,54748
#define I40E_AQ_PHY_LOW_POWER 1692,54790
#define I40E_AQ_LINK_PAUSE_TX 1693,54832
#define I40E_AQ_LINK_PAUSE_RX 1694,54874
#define I40E_AQ_QUALIFIED_MODULE 1695,54916
	u8     ext_info;1696,54958
#define I40E_AQ_LINK_PHY_TEMP_ALARM 1697,54976
#define I40E_AQ_LINK_XCESSIVE_ERRORS 1698,55018
#define I40E_AQ_LINK_TX_SHIFT 1699,55060
#define I40E_AQ_LINK_TX_MASK 1700,55102
#define I40E_AQ_LINK_TX_ACTIVE 1701,55171
#define I40E_AQ_LINK_TX_DRAINED 1702,55213
#define I40E_AQ_LINK_TX_FLUSHED 1703,55255
#define I40E_AQ_LINK_FORCED_40G 1704,55297
	u8     loopback;1705,55339
	__le16 max_frame_size;1706,55409
	u8     config;1707,55433
#define I40E_AQ_CONFIG_CRC_ENA 1708,55449
#define I40E_AQ_CONFIG_PACING_MASK 1709,55491
	u8     reserved[reserved1710,55533
struct i40e_aqc_set_phy_int_mask 1716,55652
	u8     reserved[reserved1717,55687
	__le16 event_mask;1718,55708
#define I40E_AQ_EVENT_LINK_UPDOWN 1719,55728
#define I40E_AQ_EVENT_MEDIA_NA 1720,55775
#define I40E_AQ_EVENT_LINK_FAULT 1721,55822
#define I40E_AQ_EVENT_PHY_TEMP_ALARM 1722,55869
#define I40E_AQ_EVENT_EXCESSIVE_ERRORS 1723,55916
#define I40E_AQ_EVENT_SIGNAL_DETECT 1724,55963
#define I40E_AQ_EVENT_AN_COMPLETED 1725,56010
#define I40E_AQ_EVENT_MODULE_QUAL_FAIL 1726,56057
#define I40E_AQ_EVENT_PORT_TX_SUSPENDED 1727,56104
	u8     reserved1[reserved11728,56151
struct i40e_aqc_an_advt_reg 1737,56377
	__le32 local_an_reg0;1738,56407
	__le16 local_an_reg1;1739,56430
	u8     reserved[reserved1740,56453
struct i40e_aqc_set_lb_mode 1746,56558
	__le16 lb_mode;1747,56588
#define I40E_AQ_LB_PHY_LOCAL 1748,56605
#define I40E_AQ_LB_PHY_REMOTE 1749,56641
#define I40E_AQ_LB_MAC_LOCAL 1750,56677
	u8     reserved[reserved1751,56713
struct i40e_aqc_set_phy_debug 1757,56822
	u8     command_flags;1758,56854
#define I40E_AQ_PHY_DEBUG_RESET_INTERNAL	1759,56877
#define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SHIFT	1760,56923
#define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_MASK	1761,56972
#define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_NONE	1762,57067
#define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_HARD	1763,57118
#define I40E_AQ_PHY_DEBUG_RESET_EXTERNAL_SOFT	1764,57169
#define I40E_AQ_PHY_DEBUG_DISABLE_LINK_FW	1765,57220
	u8     reserved[reserved1766,57267
enum i40e_aq_phy_reg_type 1771,57341
	I40E_AQC_PHY_REG_INTERNAL 1772,57369
	I40E_AQC_PHY_REG_INTERNAL         = 0x1,x11772,57369
	I40E_AQC_PHY_REG_EXERNAL_BASET 1773,57411
	I40E_AQC_PHY_REG_EXERNAL_BASET    = 0x2,x21773,57411
	I40E_AQC_PHY_REG_EXERNAL_MODULE 1774,57453
	I40E_AQC_PHY_REG_EXERNAL_MODULE   = 0x3x31774,57453
struct i40e_aqc_nvm_update 1781,57619
	u8     command_flags;1782,57648
#define I40E_AQ_NVM_LAST_CMD 1783,57671
#define I40E_AQ_NVM_FLASH_ONLY 1784,57708
	u8     module_pointer;1785,57745
	__le16 length;1786,57769
	__le32 offset;1787,57785
	__le32 addr_high;1788,57801
	__le32 addr_low;1789,57820
struct i40e_aqc_nvm_config_read 1795,57927
	__le16 cmd_flags;1796,57961
#define ANVM_SINGLE_OR_MULTIPLE_FEATURES_MASK	1797,57980
#define ANVM_READ_SINGLE_FEATURE	1798,58028
#define ANVM_READ_MULTIPLE_FEATURES	1799,58064
	__le16 element_count;1800,58103
	__le16 element_id;1801,58126
	u8     reserved[reserved1802,58170
	__le32 address_high;1803,58191
	__le32 address_low;1804,58213
struct i40e_aqc_nvm_config_write 1810,58329
	__le16 cmd_flags;1811,58364
	__le16 element_count;1812,58383
	u8     reserved[reserved1813,58406
	__le32 address_high;1814,58427
	__le32 address_low;1815,58449
struct i40e_aqc_nvm_config_data_feature 1820,58525
	__le16 feature_id;1821,58567
	__le16 instance_id;1822,58587
	__le16 feature_options;1823,58608
	__le16 feature_selection;1824,58633
struct i40e_aqc_nvm_config_data_immediate_field 1827,58664
#define ANVM_FEATURE_OR_IMMEDIATE_MASK	1828,58714
	__le16 field_id;1829,58757
	__le16 instance_id;1830,58775
	__le16 field_options;1831,58796
	__le16 field_value;1832,58819
struct i40e_aqc_pf_vf_message 1839,59017
	__le32 id;1840,59049
	u8     reserved[reserved1841,59061
	__le32 addr_high;1842,59082
	__le32 addr_low;1843,59101
struct i40e_aqc_alternate_write 1853,59265
	__le32 address0;1854,59299
	__le32 data0;1855,59317
	__le32 address1;1856,59332
	__le32 data1;1857,59350
struct i40e_aqc_alternate_ind_write 1866,59495
	__le32 address;1867,59533
	__le32 length;1868,59550
	__le32 addr_high;1869,59566
	__le32 addr_low;1870,59585
struct i40e_aqc_alternate_write_done 1878,59726
	__le16 cmd_flags;1879,59765
#define I40E_AQ_ALTERNATE_MODE_BIOS_MASK	1880,59784
#define I40E_AQ_ALTERNATE_MODE_BIOS_LEGACY	1881,59827
#define I40E_AQ_ALTERNATE_MODE_BIOS_UEFI	1882,59872
#define I40E_AQ_ALTERNATE_RESET_NEEDED	1883,59915
	u8     reserved[reserved1884,59957
struct i40e_aqc_alternate_set_mode 1890,60073
	__le32 mode;1891,60110
#define I40E_AQ_ALTERNATE_MODE_NONE	1892,60124
#define I40E_AQ_ALTERNATE_MODE_OEM	1893,60162
	u8     reserved[reserved1894,60199
struct i40e_aqc_lan_overflow 1904,60419
	__le32 prtdcb_rupto;1905,60450
	__le32 otx_ctl;1906,60472
	u8     reserved[reserved1907,60489
struct i40e_aqc_lldp_get_mib 1913,60598
	u8     type;1914,60629
	u8     reserved1;1915,60643
#define I40E_AQ_LLDP_MIB_TYPE_MASK 1916,60662
#define I40E_AQ_LLDP_MIB_LOCAL 1917,60722
#define I40E_AQ_LLDP_MIB_REMOTE 1918,60782
#define I40E_AQ_LLDP_MIB_LOCAL_AND_REMOTE 1919,60842
#define I40E_AQ_LLDP_BRIDGE_TYPE_MASK 1920,60902
#define I40E_AQ_LLDP_BRIDGE_TYPE_SHIFT 1921,60962
#define I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE 1922,61022
#define I40E_AQ_LLDP_BRIDGE_TYPE_NON_TPMR 1923,61082
#define I40E_AQ_LLDP_TX_SHIFT 1924,61142
#define I40E_AQ_LLDP_TX_MASK 1925,61189
	__le16 local_len;1927,61313
	__le16 remote_len;1928,61332
	u8     reserved2[reserved21929,61352
	__le32 addr_high;1930,61374
	__le32 addr_low;1931,61393
struct i40e_aqc_lldp_update_mib 1939,61577
	u8     command;1940,61611
#define I40E_AQ_LLDP_MIB_UPDATE_ENABLE 1941,61628
#define I40E_AQ_LLDP_MIB_UPDATE_DISABLE 1942,61680
	u8     reserved[reserved1943,61732
	__le32 addr_high;1944,61753
	__le32 addr_low;1945,61772
struct i40e_aqc_lldp_add_tlv 1953,61919
	u8     type;1954,61950
	u8     reserved1[reserved11955,62015
	__le16 len;1956,62037
	u8     reserved2[reserved21957,62050
	__le32 addr_high;1958,62072
	__le32 addr_low;1959,62091
struct i40e_aqc_lldp_update_tlv 1965,62200
	u8     type;1966,62234
	u8     reserved;1967,62299
	__le16 old_len;1968,62317
	__le16 new_offset;1969,62334
	__le16 new_len;1970,62354
	__le32 addr_high;1971,62371
	__le32 addr_low;1972,62390
struct i40e_aqc_lldp_stop 1978,62494
	u8     command;1979,62522
#define I40E_AQ_LLDP_AGENT_STOP 1980,62539
#define I40E_AQ_LLDP_AGENT_SHUTDOWN 1981,62591
	u8     reserved[reserved1982,62643
struct i40e_aqc_lldp_start 1989,62747
	u8     command;1990,62776
#define I40E_AQ_LLDP_AGENT_START 1991,62793
	u8     reserved[reserved1992,62845
struct i40e_aqc_add_udp_tunnel 2002,63060
	__le16 udp_port;2003,63093
	u8     reserved0[reserved02004,63111
	u8     protocol_type;2005,63133
#define I40E_AQC_TUNNEL_TYPE_VXLAN	2006,63156
#define I40E_AQC_TUNNEL_TYPE_NGE	2007,63196
#define I40E_AQC_TUNNEL_TYPE_TEREDO	2008,63234
	u8     reserved1[reserved12009,63275
struct i40e_aqc_add_udp_tunnel_completion 2014,63351
	__le16 udp_port;2015,63395
	u8	filter_entry_index;2016,63413
	u8	multiple_pfs;2017,63437
#define I40E_AQC_SINGLE_PF	2018,63455
#define I40E_AQC_MULTIPLE_PFS	2019,63489
	u8	total_filters;2020,63525
	u8	reserved[reserved2021,63544
struct i40e_aqc_remove_udp_tunnel 2027,63667
	u8     reserved[reserved2028,63703
	u8     index;2029,63724
	u8     reserved2[reserved22030,63753
struct i40e_aqc_del_udp_tunnel_completion 2035,63832
	__le16 udp_port;2036,63876
	u8     index;2037,63894
	u8     multiple_pfs;2038,63923
	u8     total_filters_used;2039,63945
	u8     reserved1[reserved12040,63973
struct i40e_aqc_tunnel_key_structure 2047,64095
	u8	key1_off;2048,64134
	u8	key2_off;2049,64148
	u8	key1_len;2050,64162
	u8	key2_len;2051,64191
	u8	flags;2052,64220
#define I40E_AQC_TUNNEL_KEY_STRUCT_OVERRIDE 2053,64231
#define I40E_AQC_TUNNEL_KEY_STRUCT_SUCCESS 2055,64301
#define I40E_AQC_TUNNEL_KEY_STRUCT_MODIFIED 2056,64352
#define I40E_AQC_TUNNEL_KEY_STRUCT_OVERRIDDEN 2057,64403
	u8	network_key_index;2058,64454
#define I40E_AQC_NETWORK_KEY_INDEX_VXLAN	2059,64477
#define I40E_AQC_NETWORK_KEY_INDEX_NGE	2060,64523
#define I40E_AQC_NETWORK_KEY_INDEX_FLEX_MAC_IN_UDP	2061,64568
#define I40E_AQC_NETWORK_KEY_INDEX_GRE	2062,64623
	u8	reserved[reserved2063,64668
struct i40e_aqc_oem_param_change 2069,64785
	__le32 param_type;2070,64820
#define I40E_AQ_OEM_PARAM_TYPE_PF_CTL 2071,64840
#define I40E_AQ_OEM_PARAM_TYPE_BW_CTL 2072,64882
#define I40E_AQ_OEM_PARAM_MAC 2073,64924
	__le32 param_value1;2074,64966
	u8     param_value2[param_value22075,64988
struct i40e_aqc_oem_state_change 2080,65068
	__le32 state;2081,65103
#define I40E_AQ_OEM_STATE_LINK_DOWN 2082,65118
#define I40E_AQ_OEM_STATE_LINK_UP 2083,65159
	u8     reserved[reserved2084,65200
struct i40e_acq_set_test_mode 2095,65396
	u8     mode;2096,65428
#define I40E_AQ_TEST_PARTIAL 2097,65442
#define I40E_AQ_TEST_FULL 2098,65476
#define I40E_AQ_TEST_NVM 2099,65510
	u8     reserved[reserved2100,65544
	u8     command;2101,65565
#define I40E_AQ_TEST_OPEN 2102,65582
#define I40E_AQ_TEST_CLOSE 2103,65617
#define I40E_AQ_TEST_INC 2104,65652
	u8     reserved2[reserved22105,65687
	__le32 address_high;2106,65709
	__le32 address_low;2107,65731
struct i40e_aqc_debug_reg_read_write 2115,65889
	__le32 reserved;2116,65928
	__le32 address;2117,65946
	__le32 value_high;2118,65963
	__le32 value_low;2119,65983
struct i40e_aqc_debug_reg_sg_element_data 2129,66201
	__le32 address;2130,66245
	__le32 value;2131,66262
struct i40e_aqc_debug_modify_reg 2135,66325
	__le32 address;2136,66360
	__le32 value;2137,66377
	__le32 clear_mask;2138,66392
	__le32 set_mask;2139,66412
#define I40E_AQ_CLUSTER_ID_AUX	2146,66530
#define I40E_AQ_CLUSTER_ID_SWITCH_FLU	2147,66564
#define I40E_AQ_CLUSTER_ID_TXSCHED	2148,66604
#define I40E_AQ_CLUSTER_ID_HMC	2149,66641
#define I40E_AQ_CLUSTER_ID_MAC0	2150,66675
#define I40E_AQ_CLUSTER_ID_MAC1	2151,66710
#define I40E_AQ_CLUSTER_ID_MAC2	2152,66745
#define I40E_AQ_CLUSTER_ID_MAC3	2153,66780
#define I40E_AQ_CLUSTER_ID_DCB	2154,66815
#define I40E_AQ_CLUSTER_ID_EMP_MEM	2155,66849
#define I40E_AQ_CLUSTER_ID_PKT_BUF	2156,66886
#define I40E_AQ_CLUSTER_ID_ALTRAM	2157,66924
struct i40e_aqc_debug_dump_internals 2159,66962
	u8     cluster_id;2160,67001
	u8     table_id;2161,67021
	__le16 data_size;2162,67039
	__le32 idx;2163,67058
	__le32 address_high;2164,67071
	__le32 address_low;2165,67093
struct i40e_aqc_debug_modify_internals 2170,67173
	u8     cluster_id;2171,67214
	u8     cluster_specific_params[cluster_specific_params2172,67234
	__le32 address_high;2173,67270
	__le32 address_low;2174,67292

lib/librte_pmd_i40e/i40e/i40e_hmc.c,385
enum i40e_status_code i40e_add_sd_table_entry(49,2164
enum i40e_status_code i40e_add_pd_table_entry(141,4983
enum i40e_status_code i40e_remove_pd_bp(215,7295
enum i40e_status_code i40e_prep_remove_sd_bp(270,8977
enum i40e_status_code i40e_remove_sd_bp_new(298,9762
enum i40e_status_code i40e_prep_remove_pd_page(325,10564
enum i40e_status_code i40e_remove_pd_page_new(353,11306

lib/librte_pmd_i40e/i40e/i40e_diag.h,524
#define _I40E_DIAG_H_35,1701
enum i40e_lb_mode 39,1748
	I40E_LB_MODE_NONE 40,1768
	I40E_LB_MODE_NONE       = 0x0,x040,1768
	I40E_LB_MODE_PHY_LOCAL 41,1800
	I40E_LB_MODE_PHY_LOCAL  = I40E_AQ_LB_PHY_LOCAL,41,1800
	I40E_LB_MODE_PHY_REMOTE 42,1849
	I40E_LB_MODE_PHY_REMOTE = I40E_AQ_LB_PHY_REMOTE,42,1849
	I40E_LB_MODE_MAC_LOCAL 43,1899
	I40E_LB_MODE_MAC_LOCAL  = I40E_AQ_LB_MAC_LOCAL,43,1899
struct i40e_diag_reg_test_info 46,1952
	u32 offset;47,1985
	u32 mask;48,2022
	u32 elements;49,2063
	u32 stride;50,2112

lib/librte_pmd_i40e/i40e/i40e_lan_hmc.c,2438
STATIC u64 i40e_align_l2obj_base(49,2071
u64 i40e_calculate_l2fpm_size(70,2801
enum i40e_status_code i40e_init_lan_hmc(106,4048
STATIC enum i40e_status_code i40e_remove_pd_page(261,9492
STATIC enum i40e_status_code i40e_remove_sd_bp(288,10399
enum i40e_status_code i40e_create_lan_hmc_object(308,10991
enum i40e_status_code i40e_configure_lan_hmc(469,15591
enum i40e_status_code i40e_delete_lan_hmc_object(555,18497
enum i40e_status_code i40e_shutdown_lan_hmc(667,21535
#define I40E_HMC_STORE(692,22147
struct i40e_context_ele 696,22261
	u16 offset;697,22287
	u16 size_of;698,22300
	u16 width;699,22314
	u16 lsb;700,22326
static struct i40e_context_ele i40e_hmc_txq_ce_info[i40e_hmc_txq_ce_info704,22367
static struct i40e_context_ele i40e_hmc_rxq_ce_info[i40e_hmc_rxq_ce_info730,23755
static void i40e_write_byte(762,25329
static void i40e_write_word(802,26355
static void i40e_write_dword(845,27558
static void i40e_write_qword(896,29023
static void i40e_read_byte(947,30497
static void i40e_read_word(984,31414
static void i40e_read_dword(1027,32533
static void i40e_read_qword(1079,33918
static enum i40e_status_code i40e_get_hmc_context(1131,35318
static enum i40e_status_code i40e_clear_hmc_context(1166,36120
static enum i40e_status_code i40e_set_hmc_context(1183,36608
enum i40e_status_code i40e_hmc_get_object_va(1225,37685
enum i40e_status_code i40e_get_lan_tx_queue_context(1295,39883
enum i40e_status_code i40e_clear_lan_tx_queue_context(1316,40419
enum i40e_status_code i40e_set_lan_tx_queue_context(1336,40936
enum i40e_status_code i40e_get_lan_rx_queue_context(1358,41506
enum i40e_status_code i40e_clear_lan_rx_queue_context(1379,42042
enum i40e_status_code i40e_set_lan_rx_queue_context(1399,42559
#define SUB_LINE_LENGTH 1419,43081
#define LANCTXCTL_WR 1421,43120
#define LANCTXCTL_INVALIDATE 1422,43157
#define LANCTXCTL_QUEUE_TYPE_TX 1423,43194
#define LANCTXCTL_QUEUE_TYPE_RX 1424,43231
#define LANCTXSTAT_DELAY 1426,43269
static enum i40e_status_code i40e_write_queue_context_directly(1437,43576
static enum i40e_status_code i40e_invalidate_queue_context_directly(1499,45121
enum i40e_status_code i40e_clear_lan_tx_queue_context_directly(1542,46224
enum i40e_status_code i40e_set_lan_tx_queue_context_directly(1558,46660
enum i40e_status_code i40e_clear_lan_rx_queue_context_directly(1583,47377
enum i40e_status_code i40e_set_lan_rx_queue_context_directly(1599,47810

lib/librte_pmd_i40e/i40e/i40e_virtchnl.h,4486
#define _I40E_VIRTCHNL_H_35,1705
enum i40e_virtchnl_ops 68,3168
	I40E_VIRTCHNL_OP_UNKNOWN 72,3246
	I40E_VIRTCHNL_OP_VERSION 73,3277
	I40E_VIRTCHNL_OP_RESET_VF,74,3331
	I40E_VIRTCHNL_OP_GET_VF_RESOURCES,75,3359
	I40E_VIRTCHNL_OP_CONFIG_TX_QUEUE,76,3395
	I40E_VIRTCHNL_OP_CONFIG_RX_QUEUE,77,3430
	I40E_VIRTCHNL_OP_CONFIG_VSI_QUEUES,78,3465
	I40E_VIRTCHNL_OP_CONFIG_IRQ_MAP,79,3502
	I40E_VIRTCHNL_OP_ENABLE_QUEUES,80,3536
	I40E_VIRTCHNL_OP_DISABLE_QUEUES,81,3569
	I40E_VIRTCHNL_OP_ADD_ETHER_ADDRESS,82,3603
	I40E_VIRTCHNL_OP_DEL_ETHER_ADDRESS,83,3640
	I40E_VIRTCHNL_OP_ADD_VLAN,84,3677
	I40E_VIRTCHNL_OP_DEL_VLAN,85,3705
	I40E_VIRTCHNL_OP_CONFIG_PROMISCUOUS_MODE,86,3733
	I40E_VIRTCHNL_OP_GET_STATS,87,3776
	I40E_VIRTCHNL_OP_FCOE,88,3805
	I40E_VIRTCHNL_OP_EVENT,92,3900
struct i40e_virtchnl_msg 99,4064
	u8 pad[pad100,4091
	enum i40e_virtchnl_ops v_opcode;101,4146
	enum i40e_status_code v_retval;102,4220
	u32 vfid;103,4283
#define I40E_VIRTCHNL_VERSION_MAJOR	120,4991
#define I40E_VIRTCHNL_VERSION_MINOR	121,5030
struct i40e_virtchnl_version_info 122,5069
	u32 major;123,5105
	u32 minor;124,5117
struct i40e_virtchnl_vsi_resource 146,5881
	u16 vsi_id;147,5917
	u16 num_queue_pairs;148,5930
	enum i40e_vsi_type vsi_type;149,5952
	u16 qset_handle;150,5982
	u8 default_mac_addr[default_mac_addr151,6000
#define I40E_VIRTCHNL_VF_OFFLOAD_L2	154,6076
#define I40E_VIRTCHNL_VF_OFFLOAD_IWARP	155,6123
#define I40E_VIRTCHNL_VF_OFFLOAD_FCOE	156,6173
#define I40E_VIRTCHNL_VF_OFFLOAD_VLAN	157,6222
struct i40e_virtchnl_vf_resource 159,6272
	u16 num_vsis;160,6307
	u16 num_queue_pairs;161,6322
	u16 max_vectors;162,6344
	u16 max_mtu;163,6362
	u32 vf_offload_flags;165,6377
	u32 max_fcoe_contexts;166,6400
	u32 max_fcoe_filters;167,6424
	struct i40e_virtchnl_vsi_resource vsi_res[vsi_res169,6448
struct i40e_virtchnl_txq_info 179,6764
	u16 vsi_id;180,6796
	u16 queue_id;181,6809
	u16 ring_len;182,6824
	u16 headwb_enabled;183,6883
	u64 dma_ring_addr;184,6904
	u64 dma_headwb_addr;185,6924
struct i40e_virtchnl_rxq_info 195,7215
	u16 vsi_id;196,7247
	u16 queue_id;197,7260
	u32 ring_len;198,7275
	u16 hdr_size;199,7335
	u16 splithdr_enabled;200,7350
	u32 databuffer_size;201,7373
	u32 max_pkt_size;202,7395
	u64 dma_ring_addr;203,7414
	enum i40e_hmc_obj_rx_hsplit_0 rx_split_pos;204,7434
struct i40e_virtchnl_queue_pair_info 214,7835
	struct i40e_virtchnl_txq_info txq;216,7944
	struct i40e_virtchnl_rxq_info rxq;217,7980
struct i40e_virtchnl_vsi_queue_config_info 220,8020
	u16 vsi_id;221,8065
	u16 num_queue_pairs;222,8078
	struct i40e_virtchnl_queue_pair_info qpair[qpair223,8100
struct i40e_virtchnl_vector_map 233,8476
	u16 vsi_id;234,8510
	u16 vector_id;235,8523
	u16 rxq_map;236,8539
	u16 txq_map;237,8553
	u16 rxitr_idx;238,8567
	u16 txitr_idx;239,8583
struct i40e_virtchnl_irq_map_info 242,8603
	u16 num_vectors;243,8639
	struct i40e_virtchnl_vector_map vecmap[vecmap244,8657
struct i40e_virtchnl_queue_select 255,9069
	u16 vsi_id;256,9105
	u16 pad;257,9118
	u32 rx_queues;258,9128
	u32 tx_queues;259,9144
struct i40e_virtchnl_ether_addr 274,9566
	u8 addr[addr275,9600
	u8 pad[pad276,9638
struct i40e_virtchnl_ether_addr_list 279,9654
	u16 vsi_id;280,9693
	u16 num_elements;281,9706
	struct i40e_virtchnl_ether_addr list[list282,9725
struct i40e_virtchnl_vlan_filter_list 299,10267
	u16 vsi_id;300,10307
	u16 num_elements;301,10320
	u16 vlan_id[vlan_id302,10339
struct i40e_virtchnl_promisc_info 310,10540
	u16 vsi_id;311,10576
	u16 flags;312,10589
#define I40E_FLAG_VF_UNICAST_PROMISC	315,10605
#define I40E_FLAG_VF_MULTICAST_PROMISC	316,10653
enum i40e_virtchnl_event_codes 331,11205
	I40E_VIRTCHNL_EVENT_UNKNOWN 332,11238
	I40E_VIRTCHNL_EVENT_LINK_CHANGE,333,11272
	I40E_VIRTCHNL_EVENT_RESET_IMPENDING,334,11306
	I40E_VIRTCHNL_EVENT_PF_DRIVER_CLOSE,335,11344
#define I40E_PF_EVENT_SEVERITY_INFO	337,11385
#define I40E_PF_EVENT_SEVERITY_ATTENTION	338,11424
#define I40E_PF_EVENT_SEVERITY_ACTION_REQUIRED	339,11467
#define I40E_PF_EVENT_SEVERITY_CERTAIN_DOOM	340,11516
struct i40e_virtchnl_pf_event 342,11565
	enum i40e_virtchnl_event_codes event;343,11597
			enum i40e_aq_link_speed link_speed;346,11656
			bool link_status;347,11695
		} link_event;348,11716
	} event_data;349,11732
	int severity;351,11748
enum i40e_vfr_states 366,12331
	I40E_VFR_INPROGRESS 367,12354
	I40E_VFR_COMPLETED,368,12380
	I40E_VFR_VFACTIVE,369,12401
	I40E_VFR_UNKNOWN,370,12421

lib/librte_pmd_i40e/i40e/i40e_osdep.h,2651
#define _I40E_OSDEP_H_34,1747
#define INLINE 50,2025
#define STATIC 51,2047
typedef uint8_t         u8;53,2070
typedef int8_t          s8;54,2098
typedef uint16_t        u16;55,2126
typedef uint32_t        u32;56,2155
typedef int32_t         s32;57,2184
typedef uint64_t        u64;58,2213
typedef int             bool;59,2242
typedef enum i40e_status_code i40e_status;61,2273
#define __iomem62,2316
#define hw_dbg(63,2332
#define upper_32_bits(64,2376
#define lower_32_bits(65,2428
#define low_16_bits(66,2464
#define high_16_bits(67,2504
#define ETH_ADDR_LEN 70,2578
#define __le16 74,2641
#define __le32 77,2696
#define __le64 80,2751
#define __be16 83,2806
#define __be32 86,2861
#define __be64 89,2916
#define FALSE 92,2957
#define TRUE 93,2983
#define false 94,3009
#define true 95,3035
#define min(97,3062
#define max(98,3092
#define FIELD_SIZEOF(100,3123
#define ASSERT(101,3171
#define DEBUGOUT(103,3221
#define DEBUGOUT1(104,3270
#define DEBUGFUNC(106,3325
#define DEBUGOUT2 107,3358
#define DEBUGOUT3 108,3386
#define DEBUGOUT6 109,3414
#define DEBUGOUT7 110,3442
#define i40e_debug(112,3471
#define I40E_PCI_REG(120,3803
#define I40E_PCI_REG_ADDR(121,3869
static inline uint32_t i40e_read_addr(123,3960
#define I40E_PCI_REG_WRITE(127,4051
#define I40E_WRITE_FLUSH(130,4139
#define I40EVF_WRITE_FLUSH(131,4201
#define I40E_READ_REG(133,4267
#define I40E_WRITE_REG(134,4345
#define rd32(137,4448
#define wr32(138,4515
#define flush(140,4605
#define ARRAY_SIZE(142,4681
struct i40e_dma_mem 145,4768
	void *va;va146,4790
	u64 pa;147,4801
	u32 size;148,4810
	u64 id;149,4821
#define i40e_allocate_dma_mem(152,4858
#define i40e_free_dma_mem(154,4949
struct i40e_virt_mem 156,5008
	void *va;va157,5031
	u32 size;158,5042
#define i40e_allocate_virt_mem(161,5081
#define i40e_free_virt_mem(162,5155
#define CPU_TO_LE16(164,5216
#define CPU_TO_LE32(165,5259
#define CPU_TO_LE64(166,5302
#define LE16_TO_CPU(167,5345
#define LE32_TO_CPU(168,5388
#define LE64_TO_CPU(169,5431
struct i40e_spinlock 172,5493
	rte_spinlock_t spinlock;173,5516
#define i40e_init_spinlock(176,5546
#define i40e_acquire_spinlock(177,5604
#define i40e_release_spinlock(178,5668
#define i40e_destroy_spinlock(179,5732
#define I40E_NTOHS(181,5797
#define I40E_NTOHL(182,5839
#define I40E_HTONS(183,5881
#define I40E_HTONL(184,5923
#define i40e_memset(186,5966
#define i40e_memcpy(187,6020
#define DIV_ROUND_UP(189,6079
#define DELAY(190,6129
#define i40e_usec_delay(191,6162
#define i40e_msec_delay(192,6205
#define udelay(193,6255
#define msleep(194,6282
#define usleep_range(195,6316

lib/librte_pmd_i40e/i40e/i40e_diag.c,348
enum i40e_status_code i40e_diag_set_loopback(44,1854
static enum i40e_status_code i40e_diag_reg_pattern_test(61,2236
struct i40e_diag_reg_test_info i40e_reg_list[i40e_reg_list97,3163
enum i40e_status_code i40e_diag_reg_test(119,4194
enum i40e_status_code i40e_diag_eeprom_test(160,5444
enum i40e_status_code i40e_diag_fw_alive_test(184,6068

lib/librte_pmd_i40e/i40e/i40e_alloc.h,298
#define _I40E_ALLOC_H_35,1702
enum i40e_memory_type 40,1773
	i40e_mem_arq_buf 41,1797
	i40e_mem_asq_buf 42,1855
	i40e_mem_atq_buf 43,1878
	i40e_mem_arq_ring 44,1936
	i40e_mem_atq_ring 45,1987
	i40e_mem_pd 46,2038
	i40e_mem_bp 47,2079
	i40e_mem_bp_jumbo 48,2123
	i40e_mem_reserved49,2175

lib/librte_pmd_i40e/i40e/i40e_register.h,169559
#define _I40E_REGISTER_H_35,1705
#define I40E_GL_ARQBAH 38,1733
#define I40E_GL_ARQBAH_ARQBAH_SHIFT 39,1798
#define I40E_GL_ARQBAH_ARQBAH_MASK 40,1836
#define I40E_GL_ARQBAL 41,1923
#define I40E_GL_ARQBAL_ARQBAL_SHIFT 42,1988
#define I40E_GL_ARQBAL_ARQBAL_MASK 43,2026
#define I40E_GL_ARQH 44,2113
#define I40E_GL_ARQH_ARQH_SHIFT 45,2174
#define I40E_GL_ARQH_ARQH_MASK 46,2208
#define I40E_GL_ARQT 47,2282
#define I40E_GL_ARQT_ARQT_SHIFT 48,2343
#define I40E_GL_ARQT_ARQT_MASK 49,2377
#define I40E_GL_ATQBAH 50,2451
#define I40E_GL_ATQBAH_ATQBAH_SHIFT 51,2516
#define I40E_GL_ATQBAH_ATQBAH_MASK 52,2554
#define I40E_GL_ATQBAL 53,2641
#define I40E_GL_ATQBAL_ATQBAL_SHIFT 54,2706
#define I40E_GL_ATQBAL_ATQBAL_MASK 55,2744
#define I40E_GL_ATQH 56,2831
#define I40E_GL_ATQH_ATQH_SHIFT 57,2892
#define I40E_GL_ATQH_ATQH_MASK 58,2926
#define I40E_GL_ATQLEN 59,3000
#define I40E_GL_ATQLEN_ATQLEN_SHIFT 60,3068
#define I40E_GL_ATQLEN_ATQLEN_MASK 61,3109
#define I40E_GL_ATQLEN_ATQVFE_SHIFT 62,3194
#define I40E_GL_ATQLEN_ATQVFE_MASK 63,3236
#define I40E_GL_ATQLEN_ATQOVFL_SHIFT 64,3319
#define I40E_GL_ATQLEN_ATQOVFL_MASK 65,3361
#define I40E_GL_ATQLEN_ATQCRIT_SHIFT 66,3445
#define I40E_GL_ATQLEN_ATQCRIT_MASK 67,3487
#define I40E_GL_ATQLEN_ATQENABLE_SHIFT 68,3571
#define I40E_GL_ATQLEN_ATQENABLE_MASK 69,3613
#define I40E_GL_ATQT 70,3699
#define I40E_GL_ATQT_ATQT_SHIFT 71,3760
#define I40E_GL_ATQT_ATQT_MASK 72,3794
#define I40E_PF_ARQBAH 73,3868
#define I40E_PF_ARQBAH_ARQBAH_SHIFT 74,3933
#define I40E_PF_ARQBAH_ARQBAH_MASK 75,3971
#define I40E_PF_ARQBAL 76,4058
#define I40E_PF_ARQBAL_ARQBAL_SHIFT 77,4123
#define I40E_PF_ARQBAL_ARQBAL_MASK 78,4161
#define I40E_PF_ARQH 79,4248
#define I40E_PF_ARQH_ARQH_SHIFT 80,4309
#define I40E_PF_ARQH_ARQH_MASK 81,4343
#define I40E_PF_ARQLEN 82,4417
#define I40E_PF_ARQLEN_ARQLEN_SHIFT 83,4485
#define I40E_PF_ARQLEN_ARQLEN_MASK 84,4526
#define I40E_PF_ARQLEN_ARQVFE_SHIFT 85,4611
#define I40E_PF_ARQLEN_ARQVFE_MASK 86,4653
#define I40E_PF_ARQLEN_ARQOVFL_SHIFT 87,4736
#define I40E_PF_ARQLEN_ARQOVFL_MASK 88,4778
#define I40E_PF_ARQLEN_ARQCRIT_SHIFT 89,4862
#define I40E_PF_ARQLEN_ARQCRIT_MASK 90,4904
#define I40E_PF_ARQLEN_ARQENABLE_SHIFT 91,4988
#define I40E_PF_ARQLEN_ARQENABLE_MASK 92,5030
#define I40E_PF_ARQT 93,5116
#define I40E_PF_ARQT_ARQT_SHIFT 94,5177
#define I40E_PF_ARQT_ARQT_MASK 95,5211
#define I40E_PF_ATQBAH 96,5285
#define I40E_PF_ATQBAH_ATQBAH_SHIFT 97,5350
#define I40E_PF_ATQBAH_ATQBAH_MASK 98,5388
#define I40E_PF_ATQBAL 99,5475
#define I40E_PF_ATQBAL_ATQBAL_SHIFT 100,5540
#define I40E_PF_ATQBAL_ATQBAL_MASK 101,5578
#define I40E_PF_ATQH 102,5665
#define I40E_PF_ATQH_ATQH_SHIFT 103,5726
#define I40E_PF_ATQH_ATQH_MASK 104,5760
#define I40E_PF_ATQLEN 105,5834
#define I40E_PF_ATQLEN_ATQLEN_SHIFT 106,5902
#define I40E_PF_ATQLEN_ATQLEN_MASK 107,5943
#define I40E_PF_ATQLEN_ATQVFE_SHIFT 108,6028
#define I40E_PF_ATQLEN_ATQVFE_MASK 109,6070
#define I40E_PF_ATQLEN_ATQOVFL_SHIFT 110,6153
#define I40E_PF_ATQLEN_ATQOVFL_MASK 111,6195
#define I40E_PF_ATQLEN_ATQCRIT_SHIFT 112,6279
#define I40E_PF_ATQLEN_ATQCRIT_MASK 113,6321
#define I40E_PF_ATQLEN_ATQENABLE_SHIFT 114,6405
#define I40E_PF_ATQLEN_ATQENABLE_MASK 115,6447
#define I40E_PF_ATQT 116,6533
#define I40E_PF_ATQT_ATQT_SHIFT 117,6594
#define I40E_PF_ATQT_ATQT_MASK 118,6628
#define I40E_VF_ARQBAH(119,6702
#define I40E_VF_ARQBAH_MAX_INDEX 120,6800
#define I40E_VF_ARQBAH_ARQBAH_SHIFT 121,6840
#define I40E_VF_ARQBAH_ARQBAH_MASK 122,6878
#define I40E_VF_ARQBAL(123,6965
#define I40E_VF_ARQBAL_MAX_INDEX 124,7063
#define I40E_VF_ARQBAL_ARQBAL_SHIFT 125,7103
#define I40E_VF_ARQBAL_ARQBAL_MASK 126,7141
#define I40E_VF_ARQH(127,7228
#define I40E_VF_ARQH_MAX_INDEX 128,7322
#define I40E_VF_ARQH_ARQH_SHIFT 129,7358
#define I40E_VF_ARQH_ARQH_MASK 130,7392
#define I40E_VF_ARQLEN(131,7466
#define I40E_VF_ARQLEN_MAX_INDEX 132,7567
#define I40E_VF_ARQLEN_ARQLEN_SHIFT 133,7610
#define I40E_VF_ARQLEN_ARQLEN_MASK 134,7651
#define I40E_VF_ARQLEN_ARQVFE_SHIFT 135,7736
#define I40E_VF_ARQLEN_ARQVFE_MASK 136,7778
#define I40E_VF_ARQLEN_ARQOVFL_SHIFT 137,7861
#define I40E_VF_ARQLEN_ARQOVFL_MASK 138,7903
#define I40E_VF_ARQLEN_ARQCRIT_SHIFT 139,7987
#define I40E_VF_ARQLEN_ARQCRIT_MASK 140,8029
#define I40E_VF_ARQLEN_ARQENABLE_SHIFT 141,8113
#define I40E_VF_ARQLEN_ARQENABLE_MASK 142,8155
#define I40E_VF_ARQT(143,8241
#define I40E_VF_ARQT_MAX_INDEX 144,8335
#define I40E_VF_ARQT_ARQT_SHIFT 145,8371
#define I40E_VF_ARQT_ARQT_MASK 146,8405
#define I40E_VF_ATQBAH(147,8479
#define I40E_VF_ATQBAH_MAX_INDEX 148,8577
#define I40E_VF_ATQBAH_ATQBAH_SHIFT 149,8617
#define I40E_VF_ATQBAH_ATQBAH_MASK 150,8655
#define I40E_VF_ATQBAL(151,8742
#define I40E_VF_ATQBAL_MAX_INDEX 152,8840
#define I40E_VF_ATQBAL_ATQBAL_SHIFT 153,8880
#define I40E_VF_ATQBAL_ATQBAL_MASK 154,8918
#define I40E_VF_ATQH(155,9005
#define I40E_VF_ATQH_MAX_INDEX 156,9099
#define I40E_VF_ATQH_ATQH_SHIFT 157,9135
#define I40E_VF_ATQH_ATQH_MASK 158,9169
#define I40E_VF_ATQLEN(159,9243
#define I40E_VF_ATQLEN_MAX_INDEX 160,9344
#define I40E_VF_ATQLEN_ATQLEN_SHIFT 161,9387
#define I40E_VF_ATQLEN_ATQLEN_MASK 162,9428
#define I40E_VF_ATQLEN_ATQVFE_SHIFT 163,9513
#define I40E_VF_ATQLEN_ATQVFE_MASK 164,9555
#define I40E_VF_ATQLEN_ATQOVFL_SHIFT 165,9638
#define I40E_VF_ATQLEN_ATQOVFL_MASK 166,9680
#define I40E_VF_ATQLEN_ATQCRIT_SHIFT 167,9764
#define I40E_VF_ATQLEN_ATQCRIT_MASK 168,9806
#define I40E_VF_ATQLEN_ATQENABLE_SHIFT 169,9890
#define I40E_VF_ATQLEN_ATQENABLE_MASK 170,9932
#define I40E_VF_ATQT(171,10018
#define I40E_VF_ATQT_MAX_INDEX 172,10112
#define I40E_VF_ATQT_ATQT_SHIFT 173,10148
#define I40E_VF_ATQT_ATQT_MASK 174,10182
#define I40E_PRT_L2TAGSEN 175,10256
#define I40E_PRT_L2TAGSEN_ENABLE_SHIFT 176,10325
#define I40E_PRT_L2TAGSEN_ENABLE_MASK 177,10366
#define I40E_PFCM_LAN_ERRDATA 178,10453
#define I40E_PFCM_LAN_ERRDATA_ERROR_CODE_SHIFT 179,10528
#define I40E_PFCM_LAN_ERRDATA_ERROR_CODE_MASK 180,10577
#define I40E_PFCM_LAN_ERRDATA_Q_TYPE_SHIFT 181,10679
#define I40E_PFCM_LAN_ERRDATA_Q_TYPE_MASK 182,10728
#define I40E_PFCM_LAN_ERRDATA_Q_NUM_SHIFT 183,10826
#define I40E_PFCM_LAN_ERRDATA_Q_NUM_MASK 184,10875
#define I40E_PFCM_LAN_ERRINFO 185,10974
#define I40E_PFCM_LAN_ERRINFO_ERROR_VALID_SHIFT 186,11052
#define I40E_PFCM_LAN_ERRINFO_ERROR_VALID_MASK 187,11104
#define I40E_PFCM_LAN_ERRINFO_ERROR_INST_SHIFT 188,11210
#define I40E_PFCM_LAN_ERRINFO_ERROR_INST_MASK 189,11262
#define I40E_PFCM_LAN_ERRINFO_DBL_ERROR_CNT_SHIFT 190,11367
#define I40E_PFCM_LAN_ERRINFO_DBL_ERROR_CNT_MASK 191,11419
#define I40E_PFCM_LAN_ERRINFO_RLU_ERROR_CNT_SHIFT 192,11528
#define I40E_PFCM_LAN_ERRINFO_RLU_ERROR_CNT_MASK 193,11581
#define I40E_PFCM_LAN_ERRINFO_RLS_ERROR_CNT_SHIFT 194,11690
#define I40E_PFCM_LAN_ERRINFO_RLS_ERROR_CNT_MASK 195,11743
#define I40E_PFCM_LANCTXCTL 196,11852
#define I40E_PFCM_LANCTXCTL_QUEUE_NUM_SHIFT 197,11927
#define I40E_PFCM_LANCTXCTL_QUEUE_NUM_MASK 198,11974
#define I40E_PFCM_LANCTXCTL_SUB_LINE_SHIFT 199,12073
#define I40E_PFCM_LANCTXCTL_SUB_LINE_MASK 200,12121
#define I40E_PFCM_LANCTXCTL_QUEUE_TYPE_SHIFT 201,12217
#define I40E_PFCM_LANCTXCTL_QUEUE_TYPE_MASK 202,12265
#define I40E_PFCM_LANCTXCTL_OP_CODE_SHIFT 203,12363
#define I40E_PFCM_LANCTXCTL_OP_CODE_MASK 204,12411
#define I40E_PFCM_LANCTXDATA(205,12506
#define I40E_PFCM_LANCTXDATA_MAX_INDEX 206,12608
#define I40E_PFCM_LANCTXDATA_DATA_SHIFT 207,12650
#define I40E_PFCM_LANCTXDATA_DATA_MASK 208,12692
#define I40E_PFCM_LANCTXSTAT 209,12787
#define I40E_PFCM_LANCTXSTAT_CTX_DONE_SHIFT 210,12861
#define I40E_PFCM_LANCTXSTAT_CTX_DONE_MASK 211,12907
#define I40E_PFCM_LANCTXSTAT_CTX_MISS_SHIFT 212,13003
#define I40E_PFCM_LANCTXSTAT_CTX_MISS_MASK 213,13049
#define I40E_VFCM_PE_ERRDATA1(214,13145
#define I40E_VFCM_PE_ERRDATA1_MAX_INDEX 215,13253
#define I40E_VFCM_PE_ERRDATA1_ERROR_CODE_SHIFT 216,13304
#define I40E_VFCM_PE_ERRDATA1_ERROR_CODE_MASK 217,13353
#define I40E_VFCM_PE_ERRDATA1_Q_TYPE_SHIFT 218,13455
#define I40E_VFCM_PE_ERRDATA1_Q_TYPE_MASK 219,13504
#define I40E_VFCM_PE_ERRDATA1_Q_NUM_SHIFT 220,13602
#define I40E_VFCM_PE_ERRDATA1_Q_NUM_MASK 221,13651
#define I40E_VFCM_PE_ERRINFO1(222,13752
#define I40E_VFCM_PE_ERRINFO1_MAX_INDEX 223,13863
#define I40E_VFCM_PE_ERRINFO1_ERROR_VALID_SHIFT 224,13917
#define I40E_VFCM_PE_ERRINFO1_ERROR_VALID_MASK 225,13969
#define I40E_VFCM_PE_ERRINFO1_ERROR_INST_SHIFT 226,14075
#define I40E_VFCM_PE_ERRINFO1_ERROR_INST_MASK 227,14127
#define I40E_VFCM_PE_ERRINFO1_DBL_ERROR_CNT_SHIFT 228,14232
#define I40E_VFCM_PE_ERRINFO1_DBL_ERROR_CNT_MASK 229,14284
#define I40E_VFCM_PE_ERRINFO1_RLU_ERROR_CNT_SHIFT 230,14393
#define I40E_VFCM_PE_ERRINFO1_RLU_ERROR_CNT_MASK 231,14446
#define I40E_VFCM_PE_ERRINFO1_RLS_ERROR_CNT_SHIFT 232,14555
#define I40E_VFCM_PE_ERRINFO1_RLS_ERROR_CNT_MASK 233,14608
#define I40E_GLDCB_GENC 234,14717
#define I40E_GLDCB_GENC_PCIRTT_SHIFT 235,14784
#define I40E_GLDCB_GENC_PCIRTT_MASK 236,14823
#define I40E_GLDCB_RUPTI 237,14908
#define I40E_GLDCB_RUPTI_PFCTIMEOUT_UP_SHIFT 238,14983
#define I40E_GLDCB_RUPTI_PFCTIMEOUT_UP_MASK 239,15030
#define I40E_PRTDCB_FCCFG 240,15135
#define I40E_PRTDCB_FCCFG_TFCE_SHIFT 241,15202
#define I40E_PRTDCB_FCCFG_TFCE_MASK 242,15241
#define I40E_PRTDCB_FCRTV 243,15323
#define I40E_PRTDCB_FCRTV_FC_REFRESH_TH_SHIFT 244,15399
#define I40E_PRTDCB_FCRTV_FC_REFRESH_TH_MASK 245,15447
#define I40E_PRTDCB_FCTTVN(246,15550
#define I40E_PRTDCB_FCTTVN_MAX_INDEX 247,15654
#define I40E_PRTDCB_FCTTVN_TTV_2N_SHIFT 248,15699
#define I40E_PRTDCB_FCTTVN_TTV_2N_MASK 249,15744
#define I40E_PRTDCB_FCTTVN_TTV_2N_P1_SHIFT 250,15838
#define I40E_PRTDCB_FCTTVN_TTV_2N_P1_MASK 251,15884
#define I40E_PRTDCB_GENC 252,15981
#define I40E_PRTDCB_GENC_RESERVED_1_SHIFT 253,16055
#define I40E_PRTDCB_GENC_RESERVED_1_MASK 254,16101
#define I40E_PRTDCB_GENC_NUMTC_SHIFT 255,16195
#define I40E_PRTDCB_GENC_NUMTC_MASK 256,16241
#define I40E_PRTDCB_GENC_FCOEUP_SHIFT 257,16330
#define I40E_PRTDCB_GENC_FCOEUP_MASK 258,16376
#define I40E_PRTDCB_GENC_FCOEUP_VALID_SHIFT 259,16466
#define I40E_PRTDCB_GENC_FCOEUP_VALID_MASK 260,16512
#define I40E_PRTDCB_GENC_PFCLDA_SHIFT 261,16608
#define I40E_PRTDCB_GENC_PFCLDA_MASK 262,16655
#define I40E_PRTDCB_GENS 263,16748
#define I40E_PRTDCB_GENS_DCBX_STATUS_SHIFT 264,16821
#define I40E_PRTDCB_GENS_DCBX_STATUS_MASK 265,16866
#define I40E_PRTDCB_MFLCN 266,16960
#define I40E_PRTDCB_MFLCN_PMCF_SHIFT 267,17028
#define I40E_PRTDCB_MFLCN_PMCF_MASK 268,17068
#define I40E_PRTDCB_MFLCN_DPF_SHIFT 269,17151
#define I40E_PRTDCB_MFLCN_DPF_MASK 270,17191
#define I40E_PRTDCB_MFLCN_RPFCM_SHIFT 271,17273
#define I40E_PRTDCB_MFLCN_RPFCM_MASK 272,17313
#define I40E_PRTDCB_MFLCN_RFCE_SHIFT 273,17397
#define I40E_PRTDCB_MFLCN_RFCE_MASK 274,17437
#define I40E_PRTDCB_MFLCN_RPFCE_SHIFT 275,17520
#define I40E_PRTDCB_MFLCN_RPFCE_MASK 276,17560
#define I40E_PRTDCB_RETSC 277,17645
#define I40E_PRTDCB_RETSC_ETS_MODE_SHIFT 278,17720
#define I40E_PRTDCB_RETSC_ETS_MODE_MASK 279,17767
#define I40E_PRTDCB_RETSC_NON_ETS_MODE_SHIFT 280,17861
#define I40E_PRTDCB_RETSC_NON_ETS_MODE_MASK 281,17908
#define I40E_PRTDCB_RETSC_ETS_MAX_EXP_SHIFT 282,18006
#define I40E_PRTDCB_RETSC_ETS_MAX_EXP_MASK 283,18053
#define I40E_PRTDCB_RETSC_LLTC_SHIFT 284,18150
#define I40E_PRTDCB_RETSC_LLTC_MASK 285,18197
#define I40E_PRTDCB_RETSTCC(286,18288
#define I40E_PRTDCB_RETSTCC_MAX_INDEX 287,18395
#define I40E_PRTDCB_RETSTCC_BWSHARE_SHIFT 288,18443
#define I40E_PRTDCB_RETSTCC_BWSHARE_MASK 289,18491
#define I40E_PRTDCB_RETSTCC_UPINTC_MODE_SHIFT 290,18588
#define I40E_PRTDCB_RETSTCC_UPINTC_MODE_MASK 291,18637
#define I40E_PRTDCB_RETSTCC_ETSTC_SHIFT 292,18737
#define I40E_PRTDCB_RETSTCC_ETSTC_MASK 293,18786
#define I40E_PRTDCB_RPPMC 294,18880
#define I40E_PRTDCB_RPPMC_LANRPPM_SHIFT 295,18955
#define I40E_PRTDCB_RPPMC_LANRPPM_MASK 296,19002
#define I40E_PRTDCB_RPPMC_RDMARPPM_SHIFT 297,19096
#define I40E_PRTDCB_RPPMC_RDMARPPM_MASK 298,19143
#define I40E_PRTDCB_RPPMC_RX_FIFO_SIZE_SHIFT 299,19238
#define I40E_PRTDCB_RPPMC_RX_FIFO_SIZE_MASK 300,19286
#define I40E_PRTDCB_RUP 301,19385
#define I40E_PRTDCB_RUP_NOVLANUP_SHIFT 302,19454
#define I40E_PRTDCB_RUP_NOVLANUP_MASK 303,19495
#define I40E_PRTDCB_RUP2TC 304,19581
#define I40E_PRTDCB_RUP2TC_UP0TC_SHIFT 305,19650
#define I40E_PRTDCB_RUP2TC_UP0TC_MASK 306,19691
#define I40E_PRTDCB_RUP2TC_UP1TC_SHIFT 307,19777
#define I40E_PRTDCB_RUP2TC_UP1TC_MASK 308,19818
#define I40E_PRTDCB_RUP2TC_UP2TC_SHIFT 309,19904
#define I40E_PRTDCB_RUP2TC_UP2TC_MASK 310,19945
#define I40E_PRTDCB_RUP2TC_UP3TC_SHIFT 311,20031
#define I40E_PRTDCB_RUP2TC_UP3TC_MASK 312,20072
#define I40E_PRTDCB_RUP2TC_UP4TC_SHIFT 313,20158
#define I40E_PRTDCB_RUP2TC_UP4TC_MASK 314,20200
#define I40E_PRTDCB_RUP2TC_UP5TC_SHIFT 315,20286
#define I40E_PRTDCB_RUP2TC_UP5TC_MASK 316,20328
#define I40E_PRTDCB_RUP2TC_UP6TC_SHIFT 317,20414
#define I40E_PRTDCB_RUP2TC_UP6TC_MASK 318,20456
#define I40E_PRTDCB_RUP2TC_UP7TC_SHIFT 319,20542
#define I40E_PRTDCB_RUP2TC_UP7TC_MASK 320,20584
#define I40E_PRTDCB_TC2PFC 321,20670
#define I40E_PRTDCB_TC2PFC_TC2PFC_SHIFT 322,20740
#define I40E_PRTDCB_TC2PFC_TC2PFC_MASK 323,20782
#define I40E_PRTDCB_TCMSTC(324,20871
#define I40E_PRTDCB_TCMSTC_MAX_INDEX 325,20970
#define I40E_PRTDCB_TCMSTC_MSTC_SHIFT 326,21010
#define I40E_PRTDCB_TCMSTC_MSTC_MASK 327,21050
#define I40E_PRTDCB_TCPMC 328,21138
#define I40E_PRTDCB_TCPMC_CPM_SHIFT 329,21210
#define I40E_PRTDCB_TCPMC_CPM_MASK 330,21254
#define I40E_PRTDCB_TCPMC_LLTC_SHIFT 331,21343
#define I40E_PRTDCB_TCPMC_LLTC_MASK 332,21388
#define I40E_PRTDCB_TCPMC_TCPM_MODE_SHIFT 333,21476
#define I40E_PRTDCB_TCPMC_TCPM_MODE_MASK 334,21521
#define I40E_PRTDCB_TCWSTC(335,21613
#define I40E_PRTDCB_TCWSTC_MAX_INDEX 336,21712
#define I40E_PRTDCB_TCWSTC_MSTC_SHIFT 337,21752
#define I40E_PRTDCB_TCWSTC_MSTC_MASK 338,21792
#define I40E_PRTDCB_TDPMC 339,21880
#define I40E_PRTDCB_TDPMC_DPM_SHIFT 340,21952
#define I40E_PRTDCB_TDPMC_DPM_MASK 341,21996
#define I40E_PRTDCB_TDPMC_TCPM_MODE_SHIFT 342,22083
#define I40E_PRTDCB_TDPMC_TCPM_MODE_MASK 343,22128
#define I40E_PRTDCB_TETSC_TCB 344,22220
#define I40E_PRTDCB_TETSC_TCB_EN_LL_STRICT_PRIORITY_SHIFT 345,22308
#define I40E_PRTDCB_TETSC_TCB_EN_LL_STRICT_PRIORITY_MASK 346,22368
#define I40E_PRTDCB_TETSC_TCB_LLTC_SHIFT 347,22492
#define I40E_PRTDCB_TETSC_TCB_LLTC_MASK 348,22552
#define I40E_PRTDCB_TETSC_TPB 349,22660
#define I40E_PRTDCB_TETSC_TPB_EN_LL_STRICT_PRIORITY_SHIFT 350,22748
#define I40E_PRTDCB_TETSC_TPB_EN_LL_STRICT_PRIORITY_MASK 351,22808
#define I40E_PRTDCB_TETSC_TPB_LLTC_SHIFT 352,22932
#define I40E_PRTDCB_TETSC_TPB_LLTC_MASK 353,22992
#define I40E_PRTDCB_TFCS 354,23100
#define I40E_PRTDCB_TFCS_TXOFF_SHIFT 355,23168
#define I40E_PRTDCB_TFCS_TXOFF_MASK 356,23208
#define I40E_PRTDCB_TFCS_TXOFF0_SHIFT 357,23291
#define I40E_PRTDCB_TFCS_TXOFF0_MASK 358,23331
#define I40E_PRTDCB_TFCS_TXOFF1_SHIFT 359,23415
#define I40E_PRTDCB_TFCS_TXOFF1_MASK 360,23455
#define I40E_PRTDCB_TFCS_TXOFF2_SHIFT 361,23539
#define I40E_PRTDCB_TFCS_TXOFF2_MASK 362,23580
#define I40E_PRTDCB_TFCS_TXOFF3_SHIFT 363,23664
#define I40E_PRTDCB_TFCS_TXOFF3_MASK 364,23705
#define I40E_PRTDCB_TFCS_TXOFF4_SHIFT 365,23789
#define I40E_PRTDCB_TFCS_TXOFF4_MASK 366,23830
#define I40E_PRTDCB_TFCS_TXOFF5_SHIFT 367,23914
#define I40E_PRTDCB_TFCS_TXOFF5_MASK 368,23955
#define I40E_PRTDCB_TFCS_TXOFF6_SHIFT 369,24039
#define I40E_PRTDCB_TFCS_TXOFF6_MASK 370,24080
#define I40E_PRTDCB_TFCS_TXOFF7_SHIFT 371,24164
#define I40E_PRTDCB_TFCS_TXOFF7_MASK 372,24205
#define I40E_PRTDCB_TPFCTS(373,24289
#define I40E_PRTDCB_TPFCTS_MAX_INDEX 374,24392
#define I40E_PRTDCB_TPFCTS_PFCTIMER_SHIFT 375,24436
#define I40E_PRTDCB_TPFCTS_PFCTIMER_MASK 376,24480
#define I40E_GLFCOE_RCTL 377,24575
#define I40E_GLFCOE_RCTL_FCOEVER_SHIFT 378,24645
#define I40E_GLFCOE_RCTL_FCOEVER_MASK 379,24687
#define I40E_GLFCOE_RCTL_SAVBAD_SHIFT 380,24774
#define I40E_GLFCOE_RCTL_SAVBAD_MASK 381,24816
#define I40E_GLFCOE_RCTL_ICRC_SHIFT 382,24902
#define I40E_GLFCOE_RCTL_ICRC_MASK 383,24944
#define I40E_GLFCOE_RCTL_MAX_SIZE_SHIFT 384,25028
#define I40E_GLFCOE_RCTL_MAX_SIZE_MASK 385,25071
#define I40E_GL_FWSTS 386,25162
#define I40E_GL_FWSTS_FWS0B_SHIFT 387,25224
#define I40E_GL_FWSTS_FWS0B_MASK 388,25260
#define I40E_GL_FWSTS_FWRI_SHIFT 389,25337
#define I40E_GL_FWSTS_FWRI_MASK 390,25373
#define I40E_GL_FWSTS_FWS1B_SHIFT 391,25448
#define I40E_GL_FWSTS_FWS1B_MASK 392,25485
#define I40E_GLGEN_CLKSTAT 393,25562
#define I40E_GLGEN_CLKSTAT_CLKMODE_SHIFT 394,25636
#define I40E_GLGEN_CLKSTAT_CLKMODE_MASK 395,25684
#define I40E_GLGEN_CLKSTAT_U_CLK_SPEED_SHIFT 396,25779
#define I40E_GLGEN_CLKSTAT_U_CLK_SPEED_MASK 397,25827
#define I40E_GLGEN_CLKSTAT_P0_CLK_SPEED_SHIFT 398,25926
#define I40E_GLGEN_CLKSTAT_P0_CLK_SPEED_MASK 399,25974
#define I40E_GLGEN_CLKSTAT_P1_CLK_SPEED_SHIFT 400,26074
#define I40E_GLGEN_CLKSTAT_P1_CLK_SPEED_MASK 401,26123
#define I40E_GLGEN_CLKSTAT_P2_CLK_SPEED_SHIFT 402,26223
#define I40E_GLGEN_CLKSTAT_P2_CLK_SPEED_MASK 403,26272
#define I40E_GLGEN_CLKSTAT_P3_CLK_SPEED_SHIFT 404,26372
#define I40E_GLGEN_CLKSTAT_P3_CLK_SPEED_MASK 405,26421
#define I40E_GLGEN_GPIO_CTL(406,26521
#define I40E_GLGEN_GPIO_CTL_MAX_INDEX 407,26627
#define I40E_GLGEN_GPIO_CTL_PRT_NUM_SHIFT 408,26677
#define I40E_GLGEN_GPIO_CTL_PRT_NUM_MASK 409,26726
#define I40E_GLGEN_GPIO_CTL_PRT_NUM_NA_SHIFT 410,26823
#define I40E_GLGEN_GPIO_CTL_PRT_NUM_NA_MASK 411,26872
#define I40E_GLGEN_GPIO_CTL_PIN_DIR_SHIFT 412,26972
#define I40E_GLGEN_GPIO_CTL_PIN_DIR_MASK 413,27021
#define I40E_GLGEN_GPIO_CTL_TRI_CTL_SHIFT 414,27118
#define I40E_GLGEN_GPIO_CTL_TRI_CTL_MASK 415,27167
#define I40E_GLGEN_GPIO_CTL_OUT_CTL_SHIFT 416,27264
#define I40E_GLGEN_GPIO_CTL_OUT_CTL_MASK 417,27313
#define I40E_GLGEN_GPIO_CTL_PIN_FUNC_SHIFT 418,27410
#define I40E_GLGEN_GPIO_CTL_PIN_FUNC_MASK 419,27459
#define I40E_GLGEN_GPIO_CTL_LED_INVRT_SHIFT 420,27557
#define I40E_GLGEN_GPIO_CTL_LED_INVRT_MASK 421,27607
#define I40E_GLGEN_GPIO_CTL_LED_BLINK_SHIFT 422,27706
#define I40E_GLGEN_GPIO_CTL_LED_BLINK_MASK 423,27756
#define I40E_GLGEN_GPIO_CTL_LED_MODE_SHIFT 424,27855
#define I40E_GLGEN_GPIO_CTL_LED_MODE_MASK 425,27905
#define I40E_GLGEN_GPIO_CTL_INT_MODE_SHIFT 426,28004
#define I40E_GLGEN_GPIO_CTL_INT_MODE_MASK 427,28054
#define I40E_GLGEN_GPIO_CTL_OUT_DEFAULT_SHIFT 428,28152
#define I40E_GLGEN_GPIO_CTL_OUT_DEFAULT_MASK 429,28202
#define I40E_GLGEN_GPIO_CTL_PHY_PIN_NAME_SHIFT 430,28303
#define I40E_GLGEN_GPIO_CTL_PHY_PIN_NAME_MASK 431,28353
#define I40E_GLGEN_GPIO_SET 432,28456
#define I40E_GLGEN_GPIO_SET_GPIO_INDX_SHIFT 433,28528
#define I40E_GLGEN_GPIO_SET_GPIO_INDX_MASK 434,28574
#define I40E_GLGEN_GPIO_SET_SDP_DATA_SHIFT 435,28671
#define I40E_GLGEN_GPIO_SET_SDP_DATA_MASK 436,28717
#define I40E_GLGEN_GPIO_SET_DRIVE_SDP_SHIFT 437,28812
#define I40E_GLGEN_GPIO_SET_DRIVE_SDP_MASK 438,28858
#define I40E_GLGEN_GPIO_STAT 439,28954
#define I40E_GLGEN_GPIO_STAT_GPIO_VALUE_SHIFT 440,29028
#define I40E_GLGEN_GPIO_STAT_GPIO_VALUE_MASK 441,29076
#define I40E_GLGEN_GPIO_TRANSIT 442,29183
#define I40E_GLGEN_GPIO_TRANSIT_GPIO_TRANSITION_SHIFT 443,29265
#define I40E_GLGEN_GPIO_TRANSIT_GPIO_TRANSITION_MASK 444,29321
#define I40E_GLGEN_I2CCMD(445,29444
#define I40E_GLGEN_I2CCMD_MAX_INDEX 446,29541
#define I40E_GLGEN_I2CCMD_DATA_SHIFT 447,29582
#define I40E_GLGEN_I2CCMD_DATA_MASK 448,29623
#define I40E_GLGEN_I2CCMD_REGADD_SHIFT 449,29710
#define I40E_GLGEN_I2CCMD_REGADD_MASK 450,29752
#define I40E_GLGEN_I2CCMD_PHYADD_SHIFT 451,29839
#define I40E_GLGEN_I2CCMD_PHYADD_MASK 452,29881
#define I40E_GLGEN_I2CCMD_OP_SHIFT 453,29967
#define I40E_GLGEN_I2CCMD_OP_MASK 454,30009
#define I40E_GLGEN_I2CCMD_RESET_SHIFT 455,30091
#define I40E_GLGEN_I2CCMD_RESET_MASK 456,30133
#define I40E_GLGEN_I2CCMD_R_SHIFT 457,30218
#define I40E_GLGEN_I2CCMD_R_MASK 458,30260
#define I40E_GLGEN_I2CCMD_E_SHIFT 459,30341
#define I40E_GLGEN_I2CCMD_E_MASK 460,30383
#define I40E_GLGEN_I2CPARAMS(461,30464
#define I40E_GLGEN_I2CPARAMS_MAX_INDEX 462,30573
#define I40E_GLGEN_I2CPARAMS_WRITE_TIME_SHIFT 463,30626
#define I40E_GLGEN_I2CPARAMS_WRITE_TIME_MASK 464,30679
#define I40E_GLGEN_I2CPARAMS_READ_TIME_SHIFT 465,30785
#define I40E_GLGEN_I2CPARAMS_READ_TIME_MASK 466,30838
#define I40E_GLGEN_I2CPARAMS_I2CBB_EN_SHIFT 467,30942
#define I40E_GLGEN_I2CPARAMS_I2CBB_EN_MASK 468,30995
#define I40E_GLGEN_I2CPARAMS_CLK_SHIFT 469,31098
#define I40E_GLGEN_I2CPARAMS_CLK_MASK 470,31151
#define I40E_GLGEN_I2CPARAMS_DATA_OUT_SHIFT 471,31249
#define I40E_GLGEN_I2CPARAMS_DATA_OUT_MASK 472,31303
#define I40E_GLGEN_I2CPARAMS_DATA_OE_N_SHIFT 473,31406
#define I40E_GLGEN_I2CPARAMS_DATA_OE_N_MASK 474,31460
#define I40E_GLGEN_I2CPARAMS_DATA_IN_SHIFT 475,31564
#define I40E_GLGEN_I2CPARAMS_DATA_IN_MASK 476,31618
#define I40E_GLGEN_I2CPARAMS_CLK_OE_N_SHIFT 477,31720
#define I40E_GLGEN_I2CPARAMS_CLK_OE_N_MASK 478,31774
#define I40E_GLGEN_I2CPARAMS_CLK_IN_SHIFT 479,31877
#define I40E_GLGEN_I2CPARAMS_CLK_IN_MASK 480,31931
#define I40E_GLGEN_I2CPARAMS_CLK_STRETCH_DIS_SHIFT 481,32032
#define I40E_GLGEN_I2CPARAMS_CLK_STRETCH_DIS_MASK 482,32086
#define I40E_GLGEN_I2CPARAMS_I2C_DATA_ORDER_SHIFT 483,32196
#define I40E_GLGEN_I2CPARAMS_I2C_DATA_ORDER_MASK 484,32250
#define I40E_GLGEN_LED_CTL 485,32359
#define I40E_GLGEN_LED_CTL_GLOBAL_BLINK_MODE_SHIFT 486,32439
#define I40E_GLGEN_LED_CTL_GLOBAL_BLINK_MODE_MASK 487,32493
#define I40E_GLGEN_MDIO_CTRL(488,32604
#define I40E_GLGEN_MDIO_CTRL_MAX_INDEX 489,32710
#define I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD2_SHIFT 490,32760
#define I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD2_MASK 491,32810
#define I40E_GLGEN_MDIO_CTRL_CONTMDC_SHIFT 492,32918
#define I40E_GLGEN_MDIO_CTRL_CONTMDC_MASK 493,32969
#define I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD1_SHIFT 494,33068
#define I40E_GLGEN_MDIO_CTRL_LEGACY_RSVD1_MASK 495,33119
#define I40E_GLGEN_MDIO_I2C_SEL(496,33226
#define I40E_GLGEN_MDIO_I2C_SEL_MAX_INDEX 497,33335
#define I40E_GLGEN_MDIO_I2C_SEL_MDIO_I2C_SEL_SHIFT 498,33388
#define I40E_GLGEN_MDIO_I2C_SEL_MDIO_I2C_SEL_MASK 499,33441
#define I40E_GLGEN_MDIO_I2C_SEL_PHY_PORT_NUM_SHIFT 500,33551
#define I40E_GLGEN_MDIO_I2C_SEL_PHY_PORT_NUM_MASK 501,33604
#define I40E_GLGEN_MDIO_I2C_SEL_PHY0_ADDRESS_SHIFT 502,33714
#define I40E_GLGEN_MDIO_I2C_SEL_PHY0_ADDRESS_MASK 503,33767
#define I40E_GLGEN_MDIO_I2C_SEL_PHY1_ADDRESS_SHIFT 504,33878
#define I40E_GLGEN_MDIO_I2C_SEL_PHY1_ADDRESS_MASK 505,33932
#define I40E_GLGEN_MDIO_I2C_SEL_PHY2_ADDRESS_SHIFT 506,34043
#define I40E_GLGEN_MDIO_I2C_SEL_PHY2_ADDRESS_MASK 507,34097
#define I40E_GLGEN_MDIO_I2C_SEL_PHY3_ADDRESS_SHIFT 508,34208
#define I40E_GLGEN_MDIO_I2C_SEL_PHY3_ADDRESS_MASK 509,34262
#define I40E_GLGEN_MDIO_I2C_SEL_MDIO_IF_MODE_SHIFT 510,34373
#define I40E_GLGEN_MDIO_I2C_SEL_MDIO_IF_MODE_MASK 511,34427
#define I40E_GLGEN_MDIO_I2C_SEL_EN_FAST_MODE_SHIFT 512,34537
#define I40E_GLGEN_MDIO_I2C_SEL_EN_FAST_MODE_MASK 513,34591
#define I40E_GLGEN_MSCA(514,34701
#define I40E_GLGEN_MSCA_MAX_INDEX 515,34801
#define I40E_GLGEN_MSCA_MDIADD_SHIFT 516,34845
#define I40E_GLGEN_MSCA_MDIADD_MASK 517,34889
#define I40E_GLGEN_MSCA_DEVADD_SHIFT 518,34979
#define I40E_GLGEN_MSCA_DEVADD_MASK 519,35024
#define I40E_GLGEN_MSCA_PHYADD_SHIFT 520,35112
#define I40E_GLGEN_MSCA_PHYADD_MASK 521,35157
#define I40E_GLGEN_MSCA_OPCODE_SHIFT 522,35245
#define I40E_GLGEN_MSCA_OPCODE_MASK 523,35290
#define I40E_GLGEN_MSCA_STCODE_SHIFT 524,35377
#define I40E_GLGEN_MSCA_STCODE_MASK 525,35422
#define I40E_GLGEN_MSCA_MDICMD_SHIFT 526,35509
#define I40E_GLGEN_MSCA_MDICMD_MASK 527,35554
#define I40E_GLGEN_MSCA_MDIINPROGEN_SHIFT 528,35641
#define I40E_GLGEN_MSCA_MDIINPROGEN_MASK 529,35686
#define I40E_GLGEN_MSRWD(530,35778
#define I40E_GLGEN_MSRWD_MAX_INDEX 531,35877
#define I40E_GLGEN_MSRWD_MDIWRDATA_SHIFT 532,35920
#define I40E_GLGEN_MSRWD_MDIWRDATA_MASK 533,35963
#define I40E_GLGEN_MSRWD_MDIRDDATA_SHIFT 534,36056
#define I40E_GLGEN_MSRWD_MDIRDDATA_MASK 535,36100
#define I40E_GLGEN_PCIFCNCNT 536,36193
#define I40E_GLGEN_PCIFCNCNT_PCIPFCNT_SHIFT 537,36266
#define I40E_GLGEN_PCIFCNCNT_PCIPFCNT_MASK 538,36312
#define I40E_GLGEN_PCIFCNCNT_PCIVFCNT_SHIFT 539,36409
#define I40E_GLGEN_PCIFCNCNT_PCIVFCNT_MASK 540,36456
#define I40E_GLGEN_RSTAT 541,36553
#define I40E_GLGEN_RSTAT_DEVSTATE_SHIFT 542,36624
#define I40E_GLGEN_RSTAT_DEVSTATE_MASK 543,36669
#define I40E_GLGEN_RSTAT_RESET_TYPE_SHIFT 544,36760
#define I40E_GLGEN_RSTAT_RESET_TYPE_MASK 545,36805
#define I40E_GLGEN_RSTAT_CORERCNT_SHIFT 546,36898
#define I40E_GLGEN_RSTAT_CORERCNT_MASK 547,36943
#define I40E_GLGEN_RSTAT_GLOBRCNT_SHIFT 548,37034
#define I40E_GLGEN_RSTAT_GLOBRCNT_MASK 549,37079
#define I40E_GLGEN_RSTAT_EMPRCNT_SHIFT 550,37170
#define I40E_GLGEN_RSTAT_EMPRCNT_MASK 551,37215
#define I40E_GLGEN_RSTAT_TIME_TO_RST_SHIFT 552,37305
#define I40E_GLGEN_RSTAT_TIME_TO_RST_MASK 553,37351
#define I40E_GLGEN_RSTCTL 554,37446
#define I40E_GLGEN_RSTCTL_GRSTDEL_SHIFT 555,37518
#define I40E_GLGEN_RSTCTL_GRSTDEL_MASK 556,37564
#define I40E_GLGEN_RSTCTL_ECC_RST_ENA_SHIFT 557,37657
#define I40E_GLGEN_RSTCTL_ECC_RST_ENA_MASK 558,37703
#define I40E_GLGEN_RSTENA_EMP 559,37799
#define I40E_GLGEN_RSTENA_EMP_EMP_RST_ENA_SHIFT 560,37875
#define I40E_GLGEN_RSTENA_EMP_EMP_RST_ENA_MASK 561,37925
#define I40E_GLGEN_RTRIG 562,38029
#define I40E_GLGEN_RTRIG_CORER_SHIFT 563,38097
#define I40E_GLGEN_RTRIG_CORER_MASK 564,38137
#define I40E_GLGEN_RTRIG_GLOBR_SHIFT 565,38220
#define I40E_GLGEN_RTRIG_GLOBR_MASK 566,38260
#define I40E_GLGEN_RTRIG_EMPFWR_SHIFT 567,38343
#define I40E_GLGEN_RTRIG_EMPFWR_MASK 568,38383
#define I40E_GLGEN_STAT 569,38467
#define I40E_GLGEN_STAT_HWRSVD0_SHIFT 570,38533
#define I40E_GLGEN_STAT_HWRSVD0_MASK 571,38573
#define I40E_GLGEN_STAT_DCBEN_SHIFT 572,38657
#define I40E_GLGEN_STAT_DCBEN_MASK 573,38697
#define I40E_GLGEN_STAT_VTEN_SHIFT 574,38779
#define I40E_GLGEN_STAT_VTEN_MASK 575,38819
#define I40E_GLGEN_STAT_FCOEN_SHIFT 576,38900
#define I40E_GLGEN_STAT_FCOEN_MASK 577,38940
#define I40E_GLGEN_STAT_EVBEN_SHIFT 578,39022
#define I40E_GLGEN_STAT_EVBEN_MASK 579,39062
#define I40E_GLGEN_STAT_HWRSVD1_SHIFT 580,39144
#define I40E_GLGEN_STAT_HWRSVD1_MASK 581,39184
#define I40E_GLGEN_VFLRSTAT(582,39268
#define I40E_GLGEN_VFLRSTAT_MAX_INDEX 583,39368
#define I40E_GLGEN_VFLRSTAT_VFLRE_SHIFT 584,39410
#define I40E_GLGEN_VFLRSTAT_VFLRE_MASK 585,39452
#define I40E_GLVFGEN_TIMER 586,39547
#define I40E_GLVFGEN_TIMER_GTIME_SHIFT 587,39616
#define I40E_GLVFGEN_TIMER_GTIME_MASK 588,39657
#define I40E_PFGEN_CTRL 589,39750
#define I40E_PFGEN_CTRL_PFSWR_SHIFT 590,39814
#define I40E_PFGEN_CTRL_PFSWR_MASK 591,39852
#define I40E_PFGEN_DRUN 592,39932
#define I40E_PFGEN_DRUN_DRVUNLD_SHIFT 593,40000
#define I40E_PFGEN_DRUN_DRVUNLD_MASK 594,40040
#define I40E_PFGEN_PORTNUM 595,40124
#define I40E_PFGEN_PORTNUM_PORT_NUM_SHIFT 596,40196
#define I40E_PFGEN_PORTNUM_PORT_NUM_MASK 597,40240
#define I40E_PFGEN_STATE 598,40332
#define I40E_PFGEN_STATE_RESERVED_0_SHIFT 599,40404
#define I40E_PFGEN_STATE_RESERVED_0_MASK 600,40448
#define I40E_PFGEN_STATE_PFFCEN_SHIFT 601,40540
#define I40E_PFGEN_STATE_PFFCEN_MASK 602,40584
#define I40E_PFGEN_STATE_PFLINKEN_SHIFT 603,40672
#define I40E_PFGEN_STATE_PFLINKEN_MASK 604,40716
#define I40E_PFGEN_STATE_PFSCEN_SHIFT 605,40806
#define I40E_PFGEN_STATE_PFSCEN_MASK 606,40850
#define I40E_PRTGEN_CNF 607,40938
#define I40E_PRTGEN_CNF_PORT_DIS_SHIFT 608,41011
#define I40E_PRTGEN_CNF_PORT_DIS_MASK 609,41058
#define I40E_PRTGEN_CNF_ALLOW_PORT_DIS_SHIFT 610,41150
#define I40E_PRTGEN_CNF_ALLOW_PORT_DIS_MASK 611,41197
#define I40E_PRTGEN_CNF_EMP_PORT_DIS_SHIFT 612,41295
#define I40E_PRTGEN_CNF_EMP_PORT_DIS_MASK 613,41342
#define I40E_PRTGEN_CNF2 614,41438
#define I40E_PRTGEN_CNF2_ACTIVATE_PORT_LINK_SHIFT 615,41516
#define I40E_PRTGEN_CNF2_ACTIVATE_PORT_LINK_MASK 616,41568
#define I40E_PRTGEN_STATUS 617,41676
#define I40E_PRTGEN_STATUS_PORT_VALID_SHIFT 618,41749
#define I40E_PRTGEN_STATUS_PORT_VALID_MASK 619,41796
#define I40E_PRTGEN_STATUS_PORT_ACTIVE_SHIFT 620,41893
#define I40E_PRTGEN_STATUS_PORT_ACTIVE_MASK 621,41940
#define I40E_VFGEN_RSTAT1(622,42038
#define I40E_VFGEN_RSTAT1_MAX_INDEX 623,42141
#define I40E_VFGEN_RSTAT1_VFR_STATE_SHIFT 624,42187
#define I40E_VFGEN_RSTAT1_VFR_STATE_MASK 625,42231
#define I40E_VPGEN_VFRSTAT(626,42323
#define I40E_VPGEN_VFRSTAT_MAX_INDEX 627,42424
#define I40E_VPGEN_VFRSTAT_VFRD_SHIFT 628,42466
#define I40E_VPGEN_VFRSTAT_VFRD_MASK 629,42506
#define I40E_VPGEN_VFRTRIG(630,42590
#define I40E_VPGEN_VFRTRIG_MAX_INDEX 631,42692
#define I40E_VPGEN_VFRTRIG_VFSWR_SHIFT 632,42735
#define I40E_VPGEN_VFRTRIG_VFSWR_MASK 633,42776
#define I40E_VSIGEN_RSTAT(634,42862
#define I40E_VSIGEN_RSTAT_MAX_INDEX 635,42963
#define I40E_VSIGEN_RSTAT_VMRD_SHIFT 636,43004
#define I40E_VSIGEN_RSTAT_VMRD_MASK 637,43043
#define I40E_VSIGEN_RTRIG(638,43125
#define I40E_VSIGEN_RTRIG_MAX_INDEX 639,43227
#define I40E_VSIGEN_RTRIG_VMSWR_SHIFT 640,43269
#define I40E_VSIGEN_RTRIG_VMSWR_MASK 641,43309
#define I40E_GLHMC_FCOEDDPBASE(642,43393
#define I40E_GLHMC_FCOEDDPBASE_MAX_INDEX 643,43506
#define I40E_GLHMC_FCOEDDPBASE_FPMFCOEDDPBASE_SHIFT 644,43561
#define I40E_GLHMC_FCOEDDPBASE_FPMFCOEDDPBASE_MASK 645,43615
#define I40E_GLHMC_FCOEDDPCNT(646,43732
#define I40E_GLHMC_FCOEDDPCNT_MAX_INDEX 647,43843
#define I40E_GLHMC_FCOEDDPCNT_FPMFCOEDDPCNT_SHIFT 648,43896
#define I40E_GLHMC_FCOEDDPCNT_FPMFCOEDDPCNT_MASK 649,43948
#define I40E_GLHMC_FCOEDDPOBJSZ 650,44060
#define I40E_GLHMC_FCOEDDPOBJSZ_PMFCOEDDPOBJSZ_SHIFT 651,44143
#define I40E_GLHMC_FCOEDDPOBJSZ_PMFCOEDDPOBJSZ_MASK 652,44198
#define I40E_GLHMC_FCOEFBASE(653,44312
#define I40E_GLHMC_FCOEFBASE_MAX_INDEX 654,44421
#define I40E_GLHMC_FCOEFBASE_FPMFCOEFBASE_SHIFT 655,44472
#define I40E_GLHMC_FCOEFBASE_FPMFCOEFBASE_MASK 656,44522
#define I40E_GLHMC_FCOEFCNT(657,44631
#define I40E_GLHMC_FCOEFCNT_MAX_INDEX 658,44738
#define I40E_GLHMC_FCOEFCNT_FPMFCOEFCNT_SHIFT 659,44787
#define I40E_GLHMC_FCOEFCNT_FPMFCOEFCNT_MASK 660,44835
#define I40E_GLHMC_FCOEFMAX 661,44940
#define I40E_GLHMC_FCOEFMAX_PMFCOEFMAX_SHIFT 662,45015
#define I40E_GLHMC_FCOEFMAX_PMFCOEFMAX_MASK 663,45062
#define I40E_GLHMC_FCOEFOBJSZ 664,45163
#define I40E_GLHMC_FCOEFOBJSZ_PMFCOEFOBJSZ_SHIFT 665,45242
#define I40E_GLHMC_FCOEFOBJSZ_PMFCOEFOBJSZ_MASK 666,45293
#define I40E_GLHMC_FCOEMAX 667,45399
#define I40E_GLHMC_FCOEMAX_PMFCOEMAX_SHIFT 668,45472
#define I40E_GLHMC_FCOEMAX_PMFCOEMAX_MASK 669,45517
#define I40E_GLHMC_FSIAVBASE(670,45614
#define I40E_GLHMC_FSIAVBASE_MAX_INDEX 671,45723
#define I40E_GLHMC_FSIAVBASE_FPMFSIAVBASE_SHIFT 672,45774
#define I40E_GLHMC_FSIAVBASE_FPMFSIAVBASE_MASK 673,45824
#define I40E_GLHMC_FSIAVCNT(674,45933
#define I40E_GLHMC_FSIAVCNT_MAX_INDEX 675,46040
#define I40E_GLHMC_FSIAVCNT_FPMFSIAVCNT_SHIFT 676,46089
#define I40E_GLHMC_FSIAVCNT_FPMFSIAVCNT_MASK 677,46137
#define I40E_GLHMC_FSIAVCNT_RSVD_SHIFT 678,46244
#define I40E_GLHMC_FSIAVCNT_RSVD_MASK 679,46293
#define I40E_GLHMC_FSIAVMAX 680,46386
#define I40E_GLHMC_FSIAVMAX_PMFSIAVMAX_SHIFT 681,46461
#define I40E_GLHMC_FSIAVMAX_PMFSIAVMAX_MASK 682,46508
#define I40E_GLHMC_FSIAVOBJSZ 683,46610
#define I40E_GLHMC_FSIAVOBJSZ_PMFSIAVOBJSZ_SHIFT 684,46689
#define I40E_GLHMC_FSIAVOBJSZ_PMFSIAVOBJSZ_MASK 685,46740
#define I40E_GLHMC_FSIMCBASE(686,46846
#define I40E_GLHMC_FSIMCBASE_MAX_INDEX 687,46955
#define I40E_GLHMC_FSIMCBASE_FPMFSIMCBASE_SHIFT 688,47006
#define I40E_GLHMC_FSIMCBASE_FPMFSIMCBASE_MASK 689,47056
#define I40E_GLHMC_FSIMCCNT(690,47165
#define I40E_GLHMC_FSIMCCNT_MAX_INDEX 691,47271
#define I40E_GLHMC_FSIMCCNT_FPMFSIMCSZ_SHIFT 692,47319
#define I40E_GLHMC_FSIMCCNT_FPMFSIMCSZ_MASK 693,47366
#define I40E_GLHMC_FSIMCMAX 694,47471
#define I40E_GLHMC_FSIMCMAX_PMFSIMCMAX_SHIFT 695,47546
#define I40E_GLHMC_FSIMCMAX_PMFSIMCMAX_MASK 696,47593
#define I40E_GLHMC_FSIMCOBJSZ 697,47694
#define I40E_GLHMC_FSIMCOBJSZ_PMFSIMCOBJSZ_SHIFT 698,47773
#define I40E_GLHMC_FSIMCOBJSZ_PMFSIMCOBJSZ_MASK 699,47824
#define I40E_GLHMC_LANQMAX 700,47930
#define I40E_GLHMC_LANQMAX_PMLANQMAX_SHIFT 701,48003
#define I40E_GLHMC_LANQMAX_PMLANQMAX_MASK 702,48048
#define I40E_GLHMC_LANRXBASE(703,48144
#define I40E_GLHMC_LANRXBASE_MAX_INDEX 704,48253
#define I40E_GLHMC_LANRXBASE_FPMLANRXBASE_SHIFT 705,48304
#define I40E_GLHMC_LANRXBASE_FPMLANRXBASE_MASK 706,48354
#define I40E_GLHMC_LANRXCNT(707,48463
#define I40E_GLHMC_LANRXCNT_MAX_INDEX 708,48570
#define I40E_GLHMC_LANRXCNT_FPMLANRXCNT_SHIFT 709,48619
#define I40E_GLHMC_LANRXCNT_FPMLANRXCNT_MASK 710,48667
#define I40E_GLHMC_LANRXOBJSZ 711,48769
#define I40E_GLHMC_LANRXOBJSZ_PMLANRXOBJSZ_SHIFT 712,48848
#define I40E_GLHMC_LANRXOBJSZ_PMLANRXOBJSZ_MASK 713,48899
#define I40E_GLHMC_LANTXBASE(714,49005
#define I40E_GLHMC_LANTXBASE_MAX_INDEX 715,49114
#define I40E_GLHMC_LANTXBASE_FPMLANTXBASE_SHIFT 716,49165
#define I40E_GLHMC_LANTXBASE_FPMLANTXBASE_MASK 717,49215
#define I40E_GLHMC_LANTXBASE_RSVD_SHIFT 718,49324
#define I40E_GLHMC_LANTXBASE_RSVD_MASK 719,49375
#define I40E_GLHMC_LANTXCNT(720,49472
#define I40E_GLHMC_LANTXCNT_MAX_INDEX 721,49579
#define I40E_GLHMC_LANTXCNT_FPMLANTXCNT_SHIFT 722,49628
#define I40E_GLHMC_LANTXCNT_FPMLANTXCNT_MASK 723,49676
#define I40E_GLHMC_LANTXOBJSZ 724,49778
#define I40E_GLHMC_LANTXOBJSZ_PMLANTXOBJSZ_SHIFT 725,49857
#define I40E_GLHMC_LANTXOBJSZ_PMLANTXOBJSZ_MASK 726,49908
#define I40E_GLHMC_PFASSIGN(727,50014
#define I40E_GLHMC_PFASSIGN_MAX_INDEX 728,50123
#define I40E_GLHMC_PFASSIGN_PMFCNPFASSIGN_SHIFT 729,50174
#define I40E_GLHMC_PFASSIGN_PMFCNPFASSIGN_MASK 730,50224
#define I40E_GLHMC_SDPART(731,50328
#define I40E_GLHMC_SDPART_MAX_INDEX 732,50430
#define I40E_GLHMC_SDPART_PMSDBASE_SHIFT 733,50474
#define I40E_GLHMC_SDPART_PMSDBASE_MASK 734,50517
#define I40E_GLHMC_SDPART_PMSDSIZE_SHIFT 735,50609
#define I40E_GLHMC_SDPART_PMSDSIZE_MASK 736,50653
#define I40E_PFHMC_ERRORDATA 737,50746
#define I40E_PFHMC_ERRORDATA_HMC_ERROR_DATA_SHIFT 738,50824
#define I40E_PFHMC_ERRORDATA_HMC_ERROR_DATA_MASK 739,50876
#define I40E_PFHMC_ERRORINFO 740,50991
#define I40E_PFHMC_ERRORINFO_PMF_INDEX_SHIFT 741,51070
#define I40E_PFHMC_ERRORINFO_PMF_INDEX_MASK 742,51123
#define I40E_PFHMC_ERRORINFO_PMF_ISVF_SHIFT 743,51228
#define I40E_PFHMC_ERRORINFO_PMF_ISVF_MASK 744,51281
#define I40E_PFHMC_ERRORINFO_HMC_ERROR_TYPE_SHIFT 745,51384
#define I40E_PFHMC_ERRORINFO_HMC_ERROR_TYPE_MASK 746,51437
#define I40E_PFHMC_ERRORINFO_HMC_OBJECT_TYPE_SHIFT 747,51546
#define I40E_PFHMC_ERRORINFO_HMC_OBJECT_TYPE_MASK 748,51600
#define I40E_PFHMC_ERRORINFO_ERROR_DETECTED_SHIFT 749,51711
#define I40E_PFHMC_ERRORINFO_ERROR_DETECTED_MASK 750,51765
#define I40E_PFHMC_PDINV 751,51874
#define I40E_PFHMC_PDINV_PMSDIDX_SHIFT 752,51941
#define I40E_PFHMC_PDINV_PMSDIDX_MASK 753,51982
#define I40E_PFHMC_PDINV_PMPDIDX_SHIFT 754,52070
#define I40E_PFHMC_PDINV_PMPDIDX_MASK 755,52112
#define I40E_PFHMC_SDCMD 756,52200
#define I40E_PFHMC_SDCMD_PMSDIDX_SHIFT 757,52267
#define I40E_PFHMC_SDCMD_PMSDIDX_MASK 758,52308
#define I40E_PFHMC_SDCMD_PMSDWR_SHIFT 759,52396
#define I40E_PFHMC_SDCMD_PMSDWR_MASK 760,52438
#define I40E_PFHMC_SDDATAHIGH 761,52523
#define I40E_PFHMC_SDDATAHIGH_PMSDDATAHIGH_SHIFT 762,52600
#define I40E_PFHMC_SDDATAHIGH_PMSDDATAHIGH_MASK 763,52651
#define I40E_PFHMC_SDDATALOW 764,52764
#define I40E_PFHMC_SDDATALOW_PMSDVALID_SHIFT 765,52839
#define I40E_PFHMC_SDDATALOW_PMSDVALID_MASK 766,52888
#define I40E_PFHMC_SDDATALOW_PMSDTYPE_SHIFT 767,52988
#define I40E_PFHMC_SDDATALOW_PMSDTYPE_MASK 768,53037
#define I40E_PFHMC_SDDATALOW_PMSDBPCOUNT_SHIFT 769,53136
#define I40E_PFHMC_SDDATALOW_PMSDBPCOUNT_MASK 770,53185
#define I40E_PFHMC_SDDATALOW_PMSDDATALOW_SHIFT 771,53289
#define I40E_PFHMC_SDDATALOW_PMSDDATALOW_MASK 772,53339
#define I40E_GL_GP_FUSE(773,53445
#define I40E_GL_GP_FUSE_MAX_INDEX 774,53545
#define I40E_GL_GP_FUSE_GL_GP_FUSE_SHIFT 775,53589
#define I40E_GL_GP_FUSE_GL_GP_FUSE_MASK 776,53632
#define I40E_GL_UFUSE 777,53729
#define I40E_GL_UFUSE_FOUR_PORT_ENABLE_SHIFT 778,53802
#define I40E_GL_UFUSE_FOUR_PORT_ENABLE_MASK 779,53849
#define I40E_GL_UFUSE_NIC_ID_SHIFT 780,53947
#define I40E_GL_UFUSE_NIC_ID_MASK 781,53994
#define I40E_GL_UFUSE_ULT_LOCKOUT_SHIFT 782,54082
#define I40E_GL_UFUSE_ULT_LOCKOUT_MASK 783,54130
#define I40E_GL_UFUSE_CLS_LOCKOUT_SHIFT 784,54223
#define I40E_GL_UFUSE_CLS_LOCKOUT_MASK 785,54271
#define I40E_EMPINT_GPIO_ENA 786,54364
#define I40E_EMPINT_GPIO_ENA_GPIO0_ENA_SHIFT 787,54438
#define I40E_EMPINT_GPIO_ENA_GPIO0_ENA_MASK 788,54486
#define I40E_EMPINT_GPIO_ENA_GPIO1_ENA_SHIFT 789,54585
#define I40E_EMPINT_GPIO_ENA_GPIO1_ENA_MASK 790,54633
#define I40E_EMPINT_GPIO_ENA_GPIO2_ENA_SHIFT 791,54732
#define I40E_EMPINT_GPIO_ENA_GPIO2_ENA_MASK 792,54780
#define I40E_EMPINT_GPIO_ENA_GPIO3_ENA_SHIFT 793,54879
#define I40E_EMPINT_GPIO_ENA_GPIO3_ENA_MASK 794,54927
#define I40E_EMPINT_GPIO_ENA_GPIO4_ENA_SHIFT 795,55026
#define I40E_EMPINT_GPIO_ENA_GPIO4_ENA_MASK 796,55074
#define I40E_EMPINT_GPIO_ENA_GPIO5_ENA_SHIFT 797,55173
#define I40E_EMPINT_GPIO_ENA_GPIO5_ENA_MASK 798,55221
#define I40E_EMPINT_GPIO_ENA_GPIO6_ENA_SHIFT 799,55320
#define I40E_EMPINT_GPIO_ENA_GPIO6_ENA_MASK 800,55368
#define I40E_EMPINT_GPIO_ENA_GPIO7_ENA_SHIFT 801,55467
#define I40E_EMPINT_GPIO_ENA_GPIO7_ENA_MASK 802,55515
#define I40E_EMPINT_GPIO_ENA_GPIO8_ENA_SHIFT 803,55614
#define I40E_EMPINT_GPIO_ENA_GPIO8_ENA_MASK 804,55662
#define I40E_EMPINT_GPIO_ENA_GPIO9_ENA_SHIFT 805,55761
#define I40E_EMPINT_GPIO_ENA_GPIO9_ENA_MASK 806,55809
#define I40E_EMPINT_GPIO_ENA_GPIO10_ENA_SHIFT 807,55908
#define I40E_EMPINT_GPIO_ENA_GPIO10_ENA_MASK 808,55957
#define I40E_EMPINT_GPIO_ENA_GPIO11_ENA_SHIFT 809,56057
#define I40E_EMPINT_GPIO_ENA_GPIO11_ENA_MASK 810,56106
#define I40E_EMPINT_GPIO_ENA_GPIO12_ENA_SHIFT 811,56206
#define I40E_EMPINT_GPIO_ENA_GPIO12_ENA_MASK 812,56255
#define I40E_EMPINT_GPIO_ENA_GPIO13_ENA_SHIFT 813,56355
#define I40E_EMPINT_GPIO_ENA_GPIO13_ENA_MASK 814,56404
#define I40E_EMPINT_GPIO_ENA_GPIO14_ENA_SHIFT 815,56504
#define I40E_EMPINT_GPIO_ENA_GPIO14_ENA_MASK 816,56553
#define I40E_EMPINT_GPIO_ENA_GPIO15_ENA_SHIFT 817,56653
#define I40E_EMPINT_GPIO_ENA_GPIO15_ENA_MASK 818,56702
#define I40E_EMPINT_GPIO_ENA_GPIO16_ENA_SHIFT 819,56802
#define I40E_EMPINT_GPIO_ENA_GPIO16_ENA_MASK 820,56851
#define I40E_EMPINT_GPIO_ENA_GPIO17_ENA_SHIFT 821,56951
#define I40E_EMPINT_GPIO_ENA_GPIO17_ENA_MASK 822,57000
#define I40E_EMPINT_GPIO_ENA_GPIO18_ENA_SHIFT 823,57100
#define I40E_EMPINT_GPIO_ENA_GPIO18_ENA_MASK 824,57149
#define I40E_EMPINT_GPIO_ENA_GPIO19_ENA_SHIFT 825,57249
#define I40E_EMPINT_GPIO_ENA_GPIO19_ENA_MASK 826,57298
#define I40E_EMPINT_GPIO_ENA_GPIO20_ENA_SHIFT 827,57398
#define I40E_EMPINT_GPIO_ENA_GPIO20_ENA_MASK 828,57447
#define I40E_EMPINT_GPIO_ENA_GPIO21_ENA_SHIFT 829,57547
#define I40E_EMPINT_GPIO_ENA_GPIO21_ENA_MASK 830,57596
#define I40E_EMPINT_GPIO_ENA_GPIO22_ENA_SHIFT 831,57696
#define I40E_EMPINT_GPIO_ENA_GPIO22_ENA_MASK 832,57745
#define I40E_EMPINT_GPIO_ENA_GPIO23_ENA_SHIFT 833,57845
#define I40E_EMPINT_GPIO_ENA_GPIO23_ENA_MASK 834,57894
#define I40E_EMPINT_GPIO_ENA_GPIO24_ENA_SHIFT 835,57994
#define I40E_EMPINT_GPIO_ENA_GPIO24_ENA_MASK 836,58043
#define I40E_EMPINT_GPIO_ENA_GPIO25_ENA_SHIFT 837,58143
#define I40E_EMPINT_GPIO_ENA_GPIO25_ENA_MASK 838,58192
#define I40E_EMPINT_GPIO_ENA_GPIO26_ENA_SHIFT 839,58292
#define I40E_EMPINT_GPIO_ENA_GPIO26_ENA_MASK 840,58341
#define I40E_EMPINT_GPIO_ENA_GPIO27_ENA_SHIFT 841,58441
#define I40E_EMPINT_GPIO_ENA_GPIO27_ENA_MASK 842,58490
#define I40E_EMPINT_GPIO_ENA_GPIO28_ENA_SHIFT 843,58590
#define I40E_EMPINT_GPIO_ENA_GPIO28_ENA_MASK 844,58639
#define I40E_EMPINT_GPIO_ENA_GPIO29_ENA_SHIFT 845,58739
#define I40E_EMPINT_GPIO_ENA_GPIO29_ENA_MASK 846,58788
#define I40E_PFGEN_PORTMDIO_NUM 847,58888
#define I40E_PFGEN_PORTMDIO_NUM_PORT_NUM_SHIFT 848,58972
#define I40E_PFGEN_PORTMDIO_NUM_PORT_NUM_MASK 849,59028
#define I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_SHIFT 850,59137
#define I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_MASK 851,59193
#define I40E_PFINT_AEQCTL 852,59309
#define I40E_PFINT_AEQCTL_MSIX_INDX_SHIFT 853,59382
#define I40E_PFINT_AEQCTL_MSIX_INDX_MASK 854,59427
#define I40E_PFINT_AEQCTL_ITR_INDX_SHIFT 855,59521
#define I40E_PFINT_AEQCTL_ITR_INDX_MASK 856,59567
#define I40E_PFINT_AEQCTL_MSIX0_INDX_SHIFT 857,59659
#define I40E_PFINT_AEQCTL_MSIX0_INDX_MASK 858,59705
#define I40E_PFINT_AEQCTL_CAUSE_ENA_SHIFT 859,59799
#define I40E_PFINT_AEQCTL_CAUSE_ENA_MASK 860,59845
#define I40E_PFINT_AEQCTL_INTEVENT_SHIFT 861,59938
#define I40E_PFINT_AEQCTL_INTEVENT_MASK 862,59984
#define I40E_PFINT_CEQCTL(863,60076
#define I40E_PFINT_CEQCTL_MAX_INDEX 864,60185
#define I40E_PFINT_CEQCTL_MSIX_INDX_SHIFT 865,60232
#define I40E_PFINT_CEQCTL_MSIX_INDX_MASK 866,60277
#define I40E_PFINT_CEQCTL_ITR_INDX_SHIFT 867,60371
#define I40E_PFINT_CEQCTL_ITR_INDX_MASK 868,60417
#define I40E_PFINT_CEQCTL_MSIX0_INDX_SHIFT 869,60509
#define I40E_PFINT_CEQCTL_MSIX0_INDX_MASK 870,60555
#define I40E_PFINT_CEQCTL_NEXTQ_INDX_SHIFT 871,60649
#define I40E_PFINT_CEQCTL_NEXTQ_INDX_MASK 872,60695
#define I40E_PFINT_CEQCTL_NEXTQ_TYPE_SHIFT 873,60791
#define I40E_PFINT_CEQCTL_NEXTQ_TYPE_MASK 874,60837
#define I40E_PFINT_CEQCTL_CAUSE_ENA_SHIFT 875,60931
#define I40E_PFINT_CEQCTL_CAUSE_ENA_MASK 876,60977
#define I40E_PFINT_CEQCTL_INTEVENT_SHIFT 877,61070
#define I40E_PFINT_CEQCTL_INTEVENT_MASK 878,61116
#define I40E_PFINT_DYN_CTL0 879,61208
#define I40E_PFINT_DYN_CTL0_INTENA_SHIFT 880,61286
#define I40E_PFINT_DYN_CTL0_INTENA_MASK 881,61338
#define I40E_PFINT_DYN_CTL0_CLEARPBA_SHIFT 882,61437
#define I40E_PFINT_DYN_CTL0_CLEARPBA_MASK 883,61489
#define I40E_PFINT_DYN_CTL0_SWINT_TRIG_SHIFT 884,61590
#define I40E_PFINT_DYN_CTL0_SWINT_TRIG_MASK 885,61642
#define I40E_PFINT_DYN_CTL0_ITR_INDX_SHIFT 886,61745
#define I40E_PFINT_DYN_CTL0_ITR_INDX_MASK 887,61797
#define I40E_PFINT_DYN_CTL0_INTERVAL_SHIFT 888,61898
#define I40E_PFINT_DYN_CTL0_INTERVAL_MASK 889,61950
#define I40E_PFINT_DYN_CTL0_SW_ITR_INDX_ENA_SHIFT 890,62053
#define I40E_PFINT_DYN_CTL0_SW_ITR_INDX_ENA_MASK 891,62106
#define I40E_PFINT_DYN_CTL0_SW_ITR_INDX_SHIFT 892,62214
#define I40E_PFINT_DYN_CTL0_SW_ITR_INDX_MASK 893,62267
#define I40E_PFINT_DYN_CTL0_INTENA_MSK_SHIFT 894,62371
#define I40E_PFINT_DYN_CTL0_INTENA_MSK_MASK 895,62424
#define I40E_PFINT_DYN_CTLN(896,62527
#define I40E_PFINT_DYN_CTLN_MAX_INDEX 897,62641
#define I40E_PFINT_DYN_CTLN_INTENA_SHIFT 898,62695
#define I40E_PFINT_DYN_CTLN_INTENA_MASK 899,62747
#define I40E_PFINT_DYN_CTLN_CLEARPBA_SHIFT 900,62846
#define I40E_PFINT_DYN_CTLN_CLEARPBA_MASK 901,62898
#define I40E_PFINT_DYN_CTLN_SWINT_TRIG_SHIFT 902,62999
#define I40E_PFINT_DYN_CTLN_SWINT_TRIG_MASK 903,63051
#define I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT 904,63154
#define I40E_PFINT_DYN_CTLN_ITR_INDX_MASK 905,63206
#define I40E_PFINT_DYN_CTLN_INTERVAL_SHIFT 906,63307
#define I40E_PFINT_DYN_CTLN_INTERVAL_MASK 907,63359
#define I40E_PFINT_DYN_CTLN_SW_ITR_INDX_ENA_SHIFT 908,63462
#define I40E_PFINT_DYN_CTLN_SW_ITR_INDX_ENA_MASK 909,63515
#define I40E_PFINT_DYN_CTLN_SW_ITR_INDX_SHIFT 910,63623
#define I40E_PFINT_DYN_CTLN_SW_ITR_INDX_MASK 911,63676
#define I40E_PFINT_DYN_CTLN_INTENA_MSK_SHIFT 912,63780
#define I40E_PFINT_DYN_CTLN_INTENA_MSK_MASK 913,63833
#define I40E_PFINT_GPIO_ENA 914,63936
#define I40E_PFINT_GPIO_ENA_GPIO0_ENA_SHIFT 915,64011
#define I40E_PFINT_GPIO_ENA_GPIO0_ENA_MASK 916,64058
#define I40E_PFINT_GPIO_ENA_GPIO1_ENA_SHIFT 917,64155
#define I40E_PFINT_GPIO_ENA_GPIO1_ENA_MASK 918,64202
#define I40E_PFINT_GPIO_ENA_GPIO2_ENA_SHIFT 919,64299
#define I40E_PFINT_GPIO_ENA_GPIO2_ENA_MASK 920,64346
#define I40E_PFINT_GPIO_ENA_GPIO3_ENA_SHIFT 921,64443
#define I40E_PFINT_GPIO_ENA_GPIO3_ENA_MASK 922,64490
#define I40E_PFINT_GPIO_ENA_GPIO4_ENA_SHIFT 923,64587
#define I40E_PFINT_GPIO_ENA_GPIO4_ENA_MASK 924,64634
#define I40E_PFINT_GPIO_ENA_GPIO5_ENA_SHIFT 925,64731
#define I40E_PFINT_GPIO_ENA_GPIO5_ENA_MASK 926,64778
#define I40E_PFINT_GPIO_ENA_GPIO6_ENA_SHIFT 927,64875
#define I40E_PFINT_GPIO_ENA_GPIO6_ENA_MASK 928,64922
#define I40E_PFINT_GPIO_ENA_GPIO7_ENA_SHIFT 929,65019
#define I40E_PFINT_GPIO_ENA_GPIO7_ENA_MASK 930,65066
#define I40E_PFINT_GPIO_ENA_GPIO8_ENA_SHIFT 931,65163
#define I40E_PFINT_GPIO_ENA_GPIO8_ENA_MASK 932,65210
#define I40E_PFINT_GPIO_ENA_GPIO9_ENA_SHIFT 933,65307
#define I40E_PFINT_GPIO_ENA_GPIO9_ENA_MASK 934,65354
#define I40E_PFINT_GPIO_ENA_GPIO10_ENA_SHIFT 935,65451
#define I40E_PFINT_GPIO_ENA_GPIO10_ENA_MASK 936,65499
#define I40E_PFINT_GPIO_ENA_GPIO11_ENA_SHIFT 937,65597
#define I40E_PFINT_GPIO_ENA_GPIO11_ENA_MASK 938,65645
#define I40E_PFINT_GPIO_ENA_GPIO12_ENA_SHIFT 939,65743
#define I40E_PFINT_GPIO_ENA_GPIO12_ENA_MASK 940,65791
#define I40E_PFINT_GPIO_ENA_GPIO13_ENA_SHIFT 941,65889
#define I40E_PFINT_GPIO_ENA_GPIO13_ENA_MASK 942,65937
#define I40E_PFINT_GPIO_ENA_GPIO14_ENA_SHIFT 943,66035
#define I40E_PFINT_GPIO_ENA_GPIO14_ENA_MASK 944,66083
#define I40E_PFINT_GPIO_ENA_GPIO15_ENA_SHIFT 945,66181
#define I40E_PFINT_GPIO_ENA_GPIO15_ENA_MASK 946,66229
#define I40E_PFINT_GPIO_ENA_GPIO16_ENA_SHIFT 947,66327
#define I40E_PFINT_GPIO_ENA_GPIO16_ENA_MASK 948,66375
#define I40E_PFINT_GPIO_ENA_GPIO17_ENA_SHIFT 949,66473
#define I40E_PFINT_GPIO_ENA_GPIO17_ENA_MASK 950,66521
#define I40E_PFINT_GPIO_ENA_GPIO18_ENA_SHIFT 951,66619
#define I40E_PFINT_GPIO_ENA_GPIO18_ENA_MASK 952,66667
#define I40E_PFINT_GPIO_ENA_GPIO19_ENA_SHIFT 953,66765
#define I40E_PFINT_GPIO_ENA_GPIO19_ENA_MASK 954,66813
#define I40E_PFINT_GPIO_ENA_GPIO20_ENA_SHIFT 955,66911
#define I40E_PFINT_GPIO_ENA_GPIO20_ENA_MASK 956,66959
#define I40E_PFINT_GPIO_ENA_GPIO21_ENA_SHIFT 957,67057
#define I40E_PFINT_GPIO_ENA_GPIO21_ENA_MASK 958,67105
#define I40E_PFINT_GPIO_ENA_GPIO22_ENA_SHIFT 959,67203
#define I40E_PFINT_GPIO_ENA_GPIO22_ENA_MASK 960,67251
#define I40E_PFINT_GPIO_ENA_GPIO23_ENA_SHIFT 961,67349
#define I40E_PFINT_GPIO_ENA_GPIO23_ENA_MASK 962,67397
#define I40E_PFINT_GPIO_ENA_GPIO24_ENA_SHIFT 963,67495
#define I40E_PFINT_GPIO_ENA_GPIO24_ENA_MASK 964,67543
#define I40E_PFINT_GPIO_ENA_GPIO25_ENA_SHIFT 965,67641
#define I40E_PFINT_GPIO_ENA_GPIO25_ENA_MASK 966,67689
#define I40E_PFINT_GPIO_ENA_GPIO26_ENA_SHIFT 967,67787
#define I40E_PFINT_GPIO_ENA_GPIO26_ENA_MASK 968,67835
#define I40E_PFINT_GPIO_ENA_GPIO27_ENA_SHIFT 969,67933
#define I40E_PFINT_GPIO_ENA_GPIO27_ENA_MASK 970,67981
#define I40E_PFINT_GPIO_ENA_GPIO28_ENA_SHIFT 971,68079
#define I40E_PFINT_GPIO_ENA_GPIO28_ENA_MASK 972,68127
#define I40E_PFINT_GPIO_ENA_GPIO29_ENA_SHIFT 973,68225
#define I40E_PFINT_GPIO_ENA_GPIO29_ENA_MASK 974,68273
#define I40E_PFINT_ICR0 975,68371
#define I40E_PFINT_ICR0_INTEVENT_SHIFT 976,68448
#define I40E_PFINT_ICR0_INTEVENT_MASK 977,68497
#define I40E_PFINT_ICR0_QUEUE_0_SHIFT 978,68591
#define I40E_PFINT_ICR0_QUEUE_0_MASK 979,68640
#define I40E_PFINT_ICR0_QUEUE_1_SHIFT 980,68733
#define I40E_PFINT_ICR0_QUEUE_1_MASK 981,68782
#define I40E_PFINT_ICR0_QUEUE_2_SHIFT 982,68875
#define I40E_PFINT_ICR0_QUEUE_2_MASK 983,68924
#define I40E_PFINT_ICR0_QUEUE_3_SHIFT 984,69017
#define I40E_PFINT_ICR0_QUEUE_3_MASK 985,69066
#define I40E_PFINT_ICR0_QUEUE_4_SHIFT 986,69159
#define I40E_PFINT_ICR0_QUEUE_4_MASK 987,69208
#define I40E_PFINT_ICR0_QUEUE_5_SHIFT 988,69301
#define I40E_PFINT_ICR0_QUEUE_5_MASK 989,69350
#define I40E_PFINT_ICR0_QUEUE_6_SHIFT 990,69443
#define I40E_PFINT_ICR0_QUEUE_6_MASK 991,69492
#define I40E_PFINT_ICR0_QUEUE_7_SHIFT 992,69585
#define I40E_PFINT_ICR0_QUEUE_7_MASK 993,69634
#define I40E_PFINT_ICR0_ECC_ERR_SHIFT 994,69727
#define I40E_PFINT_ICR0_ECC_ERR_MASK 995,69777
#define I40E_PFINT_ICR0_MAL_DETECT_SHIFT 996,69870
#define I40E_PFINT_ICR0_MAL_DETECT_MASK 997,69920
#define I40E_PFINT_ICR0_GRST_SHIFT 998,70016
#define I40E_PFINT_ICR0_GRST_MASK 999,70066
#define I40E_PFINT_ICR0_PCI_EXCEPTION_SHIFT 1000,70156
#define I40E_PFINT_ICR0_PCI_EXCEPTION_MASK 1001,70206
#define I40E_PFINT_ICR0_GPIO_SHIFT 1002,70305
#define I40E_PFINT_ICR0_GPIO_MASK 1003,70355
#define I40E_PFINT_ICR0_TIMESYNC_SHIFT 1004,70445
#define I40E_PFINT_ICR0_TIMESYNC_MASK 1005,70495
#define I40E_PFINT_ICR0_STORM_DETECT_SHIFT 1006,70589
#define I40E_PFINT_ICR0_STORM_DETECT_MASK 1007,70639
#define I40E_PFINT_ICR0_LINK_STAT_CHANGE_SHIFT 1008,70737
#define I40E_PFINT_ICR0_LINK_STAT_CHANGE_MASK 1009,70787
#define I40E_PFINT_ICR0_HMC_ERR_SHIFT 1010,70889
#define I40E_PFINT_ICR0_HMC_ERR_MASK 1011,70939
#define I40E_PFINT_ICR0_PE_CRITERR_SHIFT 1012,71032
#define I40E_PFINT_ICR0_PE_CRITERR_MASK 1013,71082
#define I40E_PFINT_ICR0_VFLR_SHIFT 1014,71178
#define I40E_PFINT_ICR0_VFLR_MASK 1015,71228
#define I40E_PFINT_ICR0_ADMINQ_SHIFT 1016,71318
#define I40E_PFINT_ICR0_ADMINQ_MASK 1017,71368
#define I40E_PFINT_ICR0_SWINT_SHIFT 1018,71460
#define I40E_PFINT_ICR0_SWINT_MASK 1019,71510
#define I40E_PFINT_ICR0_ENA 1020,71601
#define I40E_PFINT_ICR0_ENA_ECC_ERR_SHIFT 1021,71682
#define I40E_PFINT_ICR0_ENA_ECC_ERR_MASK 1022,71736
#define I40E_PFINT_ICR0_ENA_MAL_DETECT_SHIFT 1023,71837
#define I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK 1024,71891
#define I40E_PFINT_ICR0_ENA_GRST_SHIFT 1025,71995
#define I40E_PFINT_ICR0_ENA_GRST_MASK 1026,72049
#define I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_SHIFT 1027,72147
#define I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_MASK 1028,72201
#define I40E_PFINT_ICR0_ENA_GPIO_SHIFT 1029,72308
#define I40E_PFINT_ICR0_ENA_GPIO_MASK 1030,72362
#define I40E_PFINT_ICR0_ENA_TIMESYNC_SHIFT 1031,72460
#define I40E_PFINT_ICR0_ENA_TIMESYNC_MASK 1032,72514
#define I40E_PFINT_ICR0_ENA_STORM_DETECT_SHIFT 1033,72616
#define I40E_PFINT_ICR0_ENA_STORM_DETECT_MASK 1034,72670
#define I40E_PFINT_ICR0_ENA_LINK_STAT_CHANGE_SHIFT 1035,72776
#define I40E_PFINT_ICR0_ENA_LINK_STAT_CHANGE_MASK 1036,72830
#define I40E_PFINT_ICR0_ENA_HMC_ERR_SHIFT 1037,72940
#define I40E_PFINT_ICR0_ENA_HMC_ERR_MASK 1038,72994
#define I40E_PFINT_ICR0_ENA_PE_CRITERR_SHIFT 1039,73095
#define I40E_PFINT_ICR0_ENA_PE_CRITERR_MASK 1040,73149
#define I40E_PFINT_ICR0_ENA_VFLR_SHIFT 1041,73253
#define I40E_PFINT_ICR0_ENA_VFLR_MASK 1042,73307
#define I40E_PFINT_ICR0_ENA_ADMINQ_SHIFT 1043,73405
#define I40E_PFINT_ICR0_ENA_ADMINQ_MASK 1044,73459
#define I40E_PFINT_ICR0_ENA_RSVD_SHIFT 1045,73559
#define I40E_PFINT_ICR0_ENA_RSVD_MASK 1046,73613
#define I40E_PFINT_ITR0(1047,73711
#define I40E_PFINT_ITR0_MAX_INDEX 1048,73810
#define I40E_PFINT_ITR0_INTERVAL_SHIFT 1049,73851
#define I40E_PFINT_ITR0_INTERVAL_MASK 1050,73892
#define I40E_PFINT_ITRN(1051,73980
#define I40E_PFINT_ITRN_MAX_INDEX 1052,74112
#define I40E_PFINT_ITRN_INTERVAL_SHIFT 1053,74153
#define I40E_PFINT_ITRN_INTERVAL_MASK 1054,74194
#define I40E_PFINT_LNKLST0 1055,74282
#define I40E_PFINT_LNKLST0_FIRSTQ_INDX_SHIFT 1056,74355
#define I40E_PFINT_LNKLST0_FIRSTQ_INDX_MASK 1057,74402
#define I40E_PFINT_LNKLST0_FIRSTQ_TYPE_SHIFT 1058,74502
#define I40E_PFINT_LNKLST0_FIRSTQ_TYPE_MASK 1059,74550
#define I40E_PFINT_LNKLSTN(1060,74648
#define I40E_PFINT_LNKLSTN_MAX_INDEX 1061,74757
#define I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT 1062,74806
#define I40E_PFINT_LNKLSTN_FIRSTQ_INDX_MASK 1063,74853
#define I40E_PFINT_LNKLSTN_FIRSTQ_TYPE_SHIFT 1064,74953
#define I40E_PFINT_LNKLSTN_FIRSTQ_TYPE_MASK 1065,75001
#define I40E_PFINT_RATE0 1066,75099
#define I40E_PFINT_RATE0_INTERVAL_SHIFT 1067,75168
#define I40E_PFINT_RATE0_INTERVAL_MASK 1068,75211
#define I40E_PFINT_RATE0_INTRL_ENA_SHIFT 1069,75301
#define I40E_PFINT_RATE0_INTRL_ENA_MASK 1070,75344
#define I40E_PFINT_RATEN(1071,75434
#define I40E_PFINT_RATEN_MAX_INDEX 1072,75539
#define I40E_PFINT_RATEN_INTERVAL_SHIFT 1073,75584
#define I40E_PFINT_RATEN_INTERVAL_MASK 1074,75627
#define I40E_PFINT_RATEN_INTRL_ENA_SHIFT 1075,75717
#define I40E_PFINT_RATEN_INTRL_ENA_MASK 1076,75760
#define I40E_PFINT_STAT_CTL0 1077,75850
#define I40E_PFINT_STAT_CTL0_OTHER_ITR_INDX_SHIFT 1078,75928
#define I40E_PFINT_STAT_CTL0_OTHER_ITR_INDX_MASK 1079,75980
#define I40E_QINT_RQCTL(1080,76088
#define I40E_QINT_RQCTL_MAX_INDEX 1081,76192
#define I40E_QINT_RQCTL_MSIX_INDX_SHIFT 1082,76238
#define I40E_QINT_RQCTL_MSIX_INDX_MASK 1083,76281
#define I40E_QINT_RQCTL_ITR_INDX_SHIFT 1084,76371
#define I40E_QINT_RQCTL_ITR_INDX_MASK 1085,76415
#define I40E_QINT_RQCTL_MSIX0_INDX_SHIFT 1086,76503
#define I40E_QINT_RQCTL_MSIX0_INDX_MASK 1087,76547
#define I40E_QINT_RQCTL_NEXTQ_INDX_SHIFT 1088,76637
#define I40E_QINT_RQCTL_NEXTQ_INDX_MASK 1089,76681
#define I40E_QINT_RQCTL_NEXTQ_TYPE_SHIFT 1090,76773
#define I40E_QINT_RQCTL_NEXTQ_TYPE_MASK 1091,76817
#define I40E_QINT_RQCTL_CAUSE_ENA_SHIFT 1092,76907
#define I40E_QINT_RQCTL_CAUSE_ENA_MASK 1093,76951
#define I40E_QINT_RQCTL_INTEVENT_SHIFT 1094,77040
#define I40E_QINT_RQCTL_INTEVENT_MASK 1095,77084
#define I40E_QINT_TQCTL(1096,77172
#define I40E_QINT_TQCTL_MAX_INDEX 1097,77276
#define I40E_QINT_TQCTL_MSIX_INDX_SHIFT 1098,77322
#define I40E_QINT_TQCTL_MSIX_INDX_MASK 1099,77365
#define I40E_QINT_TQCTL_ITR_INDX_SHIFT 1100,77455
#define I40E_QINT_TQCTL_ITR_INDX_MASK 1101,77499
#define I40E_QINT_TQCTL_MSIX0_INDX_SHIFT 1102,77587
#define I40E_QINT_TQCTL_MSIX0_INDX_MASK 1103,77631
#define I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT 1104,77721
#define I40E_QINT_TQCTL_NEXTQ_INDX_MASK 1105,77765
#define I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT 1106,77857
#define I40E_QINT_TQCTL_NEXTQ_TYPE_MASK 1107,77901
#define I40E_QINT_TQCTL_CAUSE_ENA_SHIFT 1108,77991
#define I40E_QINT_TQCTL_CAUSE_ENA_MASK 1109,78035
#define I40E_QINT_TQCTL_INTEVENT_SHIFT 1110,78124
#define I40E_QINT_TQCTL_INTEVENT_MASK 1111,78168
#define I40E_VFINT_DYN_CTL0(1112,78256
#define I40E_VFINT_DYN_CTL0_MAX_INDEX 1113,78367
#define I40E_VFINT_DYN_CTL0_INTENA_SHIFT 1114,78421
#define I40E_VFINT_DYN_CTL0_INTENA_MASK 1115,78473
#define I40E_VFINT_DYN_CTL0_CLEARPBA_SHIFT 1116,78572
#define I40E_VFINT_DYN_CTL0_CLEARPBA_MASK 1117,78624
#define I40E_VFINT_DYN_CTL0_SWINT_TRIG_SHIFT 1118,78725
#define I40E_VFINT_DYN_CTL0_SWINT_TRIG_MASK 1119,78777
#define I40E_VFINT_DYN_CTL0_ITR_INDX_SHIFT 1120,78880
#define I40E_VFINT_DYN_CTL0_ITR_INDX_MASK 1121,78932
#define I40E_VFINT_DYN_CTL0_INTERVAL_SHIFT 1122,79033
#define I40E_VFINT_DYN_CTL0_INTERVAL_MASK 1123,79085
#define I40E_VFINT_DYN_CTL0_SW_ITR_INDX_ENA_SHIFT 1124,79188
#define I40E_VFINT_DYN_CTL0_SW_ITR_INDX_ENA_MASK 1125,79241
#define I40E_VFINT_DYN_CTL0_SW_ITR_INDX_SHIFT 1126,79349
#define I40E_VFINT_DYN_CTL0_SW_ITR_INDX_MASK 1127,79402
#define I40E_VFINT_DYN_CTL0_INTENA_MSK_SHIFT 1128,79506
#define I40E_VFINT_DYN_CTL0_INTENA_MSK_MASK 1129,79559
#define I40E_VFINT_DYN_CTLN(1130,79662
#define I40E_VFINT_DYN_CTLN_MAX_INDEX 1131,79776
#define I40E_VFINT_DYN_CTLN_INTENA_SHIFT 1132,79830
#define I40E_VFINT_DYN_CTLN_INTENA_MASK 1133,79882
#define I40E_VFINT_DYN_CTLN_CLEARPBA_SHIFT 1134,79981
#define I40E_VFINT_DYN_CTLN_CLEARPBA_MASK 1135,80033
#define I40E_VFINT_DYN_CTLN_SWINT_TRIG_SHIFT 1136,80134
#define I40E_VFINT_DYN_CTLN_SWINT_TRIG_MASK 1137,80186
#define I40E_VFINT_DYN_CTLN_ITR_INDX_SHIFT 1138,80289
#define I40E_VFINT_DYN_CTLN_ITR_INDX_MASK 1139,80341
#define I40E_VFINT_DYN_CTLN_INTERVAL_SHIFT 1140,80442
#define I40E_VFINT_DYN_CTLN_INTERVAL_MASK 1141,80494
#define I40E_VFINT_DYN_CTLN_SW_ITR_INDX_ENA_SHIFT 1142,80597
#define I40E_VFINT_DYN_CTLN_SW_ITR_INDX_ENA_MASK 1143,80650
#define I40E_VFINT_DYN_CTLN_SW_ITR_INDX_SHIFT 1144,80758
#define I40E_VFINT_DYN_CTLN_SW_ITR_INDX_MASK 1145,80811
#define I40E_VFINT_DYN_CTLN_INTENA_MSK_SHIFT 1146,80915
#define I40E_VFINT_DYN_CTLN_INTENA_MSK_MASK 1147,80968
#define I40E_VFINT_ICR0(1148,81071
#define I40E_VFINT_ICR0_MAX_INDEX 1149,81181
#define I40E_VFINT_ICR0_INTEVENT_SHIFT 1150,81232
#define I40E_VFINT_ICR0_INTEVENT_MASK 1151,81281
#define I40E_VFINT_ICR0_QUEUE_0_SHIFT 1152,81375
#define I40E_VFINT_ICR0_QUEUE_0_MASK 1153,81424
#define I40E_VFINT_ICR0_QUEUE_1_SHIFT 1154,81517
#define I40E_VFINT_ICR0_QUEUE_1_MASK 1155,81566
#define I40E_VFINT_ICR0_QUEUE_2_SHIFT 1156,81659
#define I40E_VFINT_ICR0_QUEUE_2_MASK 1157,81708
#define I40E_VFINT_ICR0_QUEUE_3_SHIFT 1158,81801
#define I40E_VFINT_ICR0_QUEUE_3_MASK 1159,81850
#define I40E_VFINT_ICR0_LINK_STAT_CHANGE_SHIFT 1160,81943
#define I40E_VFINT_ICR0_LINK_STAT_CHANGE_MASK 1161,81993
#define I40E_VFINT_ICR0_ADMINQ_SHIFT 1162,82095
#define I40E_VFINT_ICR0_ADMINQ_MASK 1163,82145
#define I40E_VFINT_ICR0_SWINT_SHIFT 1164,82237
#define I40E_VFINT_ICR0_SWINT_MASK 1165,82287
#define I40E_VFINT_ICR0_ENA(1166,82378
#define I40E_VFINT_ICR0_ENA_MAX_INDEX 1167,82492
#define I40E_VFINT_ICR0_ENA_LINK_STAT_CHANGE_SHIFT 1168,82547
#define I40E_VFINT_ICR0_ENA_LINK_STAT_CHANGE_MASK 1169,82601
#define I40E_VFINT_ICR0_ENA_ADMINQ_SHIFT 1170,82711
#define I40E_VFINT_ICR0_ENA_ADMINQ_MASK 1171,82765
#define I40E_VFINT_ICR0_ENA_RSVD_SHIFT 1172,82865
#define I40E_VFINT_ICR0_ENA_RSVD_MASK 1173,82919
#define I40E_VFINT_ITR0(1174,83017
#define I40E_VFINT_ITR0_MAX_INDEX 1175,83143
#define I40E_VFINT_ITR0_INTERVAL_SHIFT 1176,83184
#define I40E_VFINT_ITR0_INTERVAL_MASK 1177,83225
#define I40E_VFINT_ITRN(1178,83313
#define I40E_VFINT_ITRN_MAX_INDEX 1179,83445
#define I40E_VFINT_ITRN_INTERVAL_SHIFT 1180,83486
#define I40E_VFINT_ITRN_INTERVAL_MASK 1181,83527
#define I40E_VFINT_STAT_CTL0(1182,83615
#define I40E_VFINT_STAT_CTL0_MAX_INDEX 1183,83726
#define I40E_VFINT_STAT_CTL0_OTHER_ITR_INDX_SHIFT 1184,83780
#define I40E_VFINT_STAT_CTL0_OTHER_ITR_INDX_MASK 1185,83832
#define I40E_VPINT_AEQCTL(1186,83940
#define I40E_VPINT_AEQCTL_MAX_INDEX 1187,84046
#define I40E_VPINT_AEQCTL_MSIX_INDX_SHIFT 1188,84093
#define I40E_VPINT_AEQCTL_MSIX_INDX_MASK 1189,84138
#define I40E_VPINT_AEQCTL_ITR_INDX_SHIFT 1190,84232
#define I40E_VPINT_AEQCTL_ITR_INDX_MASK 1191,84278
#define I40E_VPINT_AEQCTL_MSIX0_INDX_SHIFT 1192,84370
#define I40E_VPINT_AEQCTL_MSIX0_INDX_MASK 1193,84416
#define I40E_VPINT_AEQCTL_CAUSE_ENA_SHIFT 1194,84510
#define I40E_VPINT_AEQCTL_CAUSE_ENA_MASK 1195,84556
#define I40E_VPINT_AEQCTL_INTEVENT_SHIFT 1196,84649
#define I40E_VPINT_AEQCTL_INTEVENT_MASK 1197,84695
#define I40E_VPINT_CEQCTL(1198,84787
#define I40E_VPINT_CEQCTL_MAX_INDEX 1199,84896
#define I40E_VPINT_CEQCTL_MSIX_INDX_SHIFT 1200,84943
#define I40E_VPINT_CEQCTL_MSIX_INDX_MASK 1201,84988
#define I40E_VPINT_CEQCTL_ITR_INDX_SHIFT 1202,85082
#define I40E_VPINT_CEQCTL_ITR_INDX_MASK 1203,85128
#define I40E_VPINT_CEQCTL_MSIX0_INDX_SHIFT 1204,85220
#define I40E_VPINT_CEQCTL_MSIX0_INDX_MASK 1205,85266
#define I40E_VPINT_CEQCTL_NEXTQ_INDX_SHIFT 1206,85360
#define I40E_VPINT_CEQCTL_NEXTQ_INDX_MASK 1207,85406
#define I40E_VPINT_CEQCTL_NEXTQ_TYPE_SHIFT 1208,85502
#define I40E_VPINT_CEQCTL_NEXTQ_TYPE_MASK 1209,85548
#define I40E_VPINT_CEQCTL_CAUSE_ENA_SHIFT 1210,85642
#define I40E_VPINT_CEQCTL_CAUSE_ENA_MASK 1211,85688
#define I40E_VPINT_CEQCTL_INTEVENT_SHIFT 1212,85781
#define I40E_VPINT_CEQCTL_INTEVENT_MASK 1213,85827
#define I40E_VPINT_LNKLST0(1214,85919
#define I40E_VPINT_LNKLST0_MAX_INDEX 1215,86025
#define I40E_VPINT_LNKLST0_FIRSTQ_INDX_SHIFT 1216,86074
#define I40E_VPINT_LNKLST0_FIRSTQ_INDX_MASK 1217,86121
#define I40E_VPINT_LNKLST0_FIRSTQ_TYPE_SHIFT 1218,86221
#define I40E_VPINT_LNKLST0_FIRSTQ_TYPE_MASK 1219,86269
#define I40E_VPINT_LNKLSTN(1220,86367
#define I40E_VPINT_LNKLSTN_MAX_INDEX 1221,86476
#define I40E_VPINT_LNKLSTN_FIRSTQ_INDX_SHIFT 1222,86525
#define I40E_VPINT_LNKLSTN_FIRSTQ_INDX_MASK 1223,86572
#define I40E_VPINT_LNKLSTN_FIRSTQ_TYPE_SHIFT 1224,86672
#define I40E_VPINT_LNKLSTN_FIRSTQ_TYPE_MASK 1225,86720
#define I40E_VPINT_RATE0(1226,86818
#define I40E_VPINT_RATE0_MAX_INDEX 1227,86920
#define I40E_VPINT_RATE0_INTERVAL_SHIFT 1228,86965
#define I40E_VPINT_RATE0_INTERVAL_MASK 1229,87008
#define I40E_VPINT_RATE0_INTRL_ENA_SHIFT 1230,87098
#define I40E_VPINT_RATE0_INTRL_ENA_MASK 1231,87141
#define I40E_VPINT_RATEN(1232,87231
#define I40E_VPINT_RATEN_MAX_INDEX 1233,87336
#define I40E_VPINT_RATEN_INTERVAL_SHIFT 1234,87381
#define I40E_VPINT_RATEN_INTERVAL_MASK 1235,87424
#define I40E_VPINT_RATEN_INTRL_ENA_SHIFT 1236,87514
#define I40E_VPINT_RATEN_INTRL_ENA_MASK 1237,87557
#define I40E_GL_RDPU_CNTRL 1238,87647
#define I40E_GL_RDPU_CNTRL_RX_PAD_EN_SHIFT 1239,87720
#define I40E_GL_RDPU_CNTRL_RX_PAD_EN_MASK 1240,87765
#define I40E_GL_RDPU_CNTRL_ECO_SHIFT 1241,87859
#define I40E_GL_RDPU_CNTRL_ECO_MASK 1242,87904
#define I40E_GLLAN_RCTL_0 1243,87999
#define I40E_GLLAN_RCTL_0_PXE_MODE_SHIFT 1244,88070
#define I40E_GLLAN_RCTL_0_PXE_MODE_MASK 1245,88113
#define I40E_GLLAN_TSOMSK_F 1246,88203
#define I40E_GLLAN_TSOMSK_F_TCPMSKF_SHIFT 1247,88275
#define I40E_GLLAN_TSOMSK_F_TCPMSKF_MASK 1248,88319
#define I40E_GLLAN_TSOMSK_L 1249,88413
#define I40E_GLLAN_TSOMSK_L_TCPMSKL_SHIFT 1250,88485
#define I40E_GLLAN_TSOMSK_L_TCPMSKL_MASK 1251,88529
#define I40E_GLLAN_TSOMSK_M 1252,88623
#define I40E_GLLAN_TSOMSK_M_TCPMSKM_SHIFT 1253,88695
#define I40E_GLLAN_TSOMSK_M_TCPMSKM_MASK 1254,88739
#define I40E_GLLAN_TXPRE_QDIS(1255,88833
#define I40E_GLLAN_TXPRE_QDIS_MAX_INDEX 1256,88941
#define I40E_GLLAN_TXPRE_QDIS_QINDX_SHIFT 1257,88991
#define I40E_GLLAN_TXPRE_QDIS_QINDX_MASK 1258,89040
#define I40E_GLLAN_TXPRE_QDIS_QDIS_STAT_SHIFT 1259,89139
#define I40E_GLLAN_TXPRE_QDIS_QDIS_STAT_MASK 1260,89189
#define I40E_GLLAN_TXPRE_QDIS_SET_QDIS_SHIFT 1261,89290
#define I40E_GLLAN_TXPRE_QDIS_SET_QDIS_MASK 1262,89340
#define I40E_GLLAN_TXPRE_QDIS_CLEAR_QDIS_SHIFT 1263,89440
#define I40E_GLLAN_TXPRE_QDIS_CLEAR_QDIS_MASK 1264,89490
#define I40E_PFLAN_QALLOC 1265,89592
#define I40E_PFLAN_QALLOC_FIRSTQ_SHIFT 1266,89661
#define I40E_PFLAN_QALLOC_FIRSTQ_MASK 1267,89702
#define I40E_PFLAN_QALLOC_LASTQ_SHIFT 1268,89790
#define I40E_PFLAN_QALLOC_LASTQ_MASK 1269,89832
#define I40E_PFLAN_QALLOC_VALID_SHIFT 1270,89919
#define I40E_PFLAN_QALLOC_VALID_MASK 1271,89961
#define I40E_QRX_ENA(1272,90046
#define I40E_QRX_ENA_MAX_INDEX 1273,90144
#define I40E_QRX_ENA_QENA_REQ_SHIFT 1274,90186
#define I40E_QRX_ENA_QENA_REQ_MASK 1275,90225
#define I40E_QRX_ENA_FAST_QDIS_SHIFT 1276,90306
#define I40E_QRX_ENA_FAST_QDIS_MASK 1277,90345
#define I40E_QRX_ENA_QENA_STAT_SHIFT 1278,90427
#define I40E_QRX_ENA_QENA_STAT_MASK 1279,90466
#define I40E_QRX_TAIL(1280,90548
#define I40E_QRX_TAIL_MAX_INDEX 1281,90644
#define I40E_QRX_TAIL_TAIL_SHIFT 1282,90682
#define I40E_QRX_TAIL_TAIL_MASK 1283,90717
#define I40E_QTX_CTL(1284,90794
#define I40E_QTX_CTL_MAX_INDEX 1285,90894
#define I40E_QTX_CTL_PFVF_Q_SHIFT 1286,90936
#define I40E_QTX_CTL_PFVF_Q_MASK 1287,90975
#define I40E_QTX_CTL_PF_INDX_SHIFT 1288,91054
#define I40E_QTX_CTL_PF_INDX_MASK 1289,91093
#define I40E_QTX_CTL_VFVM_INDX_SHIFT 1290,91173
#define I40E_QTX_CTL_VFVM_INDX_MASK 1291,91212
#define I40E_QTX_ENA(1292,91296
#define I40E_QTX_ENA_MAX_INDEX 1293,91394
#define I40E_QTX_ENA_QENA_REQ_SHIFT 1294,91436
#define I40E_QTX_ENA_QENA_REQ_MASK 1295,91475
#define I40E_QTX_ENA_FAST_QDIS_SHIFT 1296,91556
#define I40E_QTX_ENA_FAST_QDIS_MASK 1297,91595
#define I40E_QTX_ENA_QENA_STAT_SHIFT 1298,91677
#define I40E_QTX_ENA_QENA_STAT_MASK 1299,91716
#define I40E_QTX_HEAD(1300,91798
#define I40E_QTX_HEAD_MAX_INDEX 1301,91900
#define I40E_QTX_HEAD_HEAD_SHIFT 1302,91944
#define I40E_QTX_HEAD_HEAD_MASK 1303,91985
#define I40E_QTX_HEAD_RS_PENDING_SHIFT 1304,92068
#define I40E_QTX_HEAD_RS_PENDING_MASK 1305,92110
#define I40E_QTX_TAIL(1306,92196
#define I40E_QTX_TAIL_MAX_INDEX 1307,92290
#define I40E_QTX_TAIL_TAIL_SHIFT 1308,92328
#define I40E_QTX_TAIL_TAIL_MASK 1309,92363
#define I40E_VPLAN_MAPENA(1310,92440
#define I40E_VPLAN_MAPENA_MAX_INDEX 1311,92542
#define I40E_VPLAN_MAPENA_TXRX_ENA_SHIFT 1312,92587
#define I40E_VPLAN_MAPENA_TXRX_ENA_MASK 1313,92630
#define I40E_VPLAN_QTABLE(1314,92720
#define I40E_VPLAN_QTABLE_MAX_INDEX 1315,92847
#define I40E_VPLAN_QTABLE_QINDEX_SHIFT 1316,92889
#define I40E_VPLAN_QTABLE_QINDEX_MASK 1317,92930
#define I40E_VSILAN_QBASE(1318,93018
#define I40E_VSILAN_QBASE_MAX_INDEX 1319,93126
#define I40E_VSILAN_QBASE_VSIBASE_SHIFT 1320,93176
#define I40E_VSILAN_QBASE_VSIBASE_MASK 1321,93224
#define I40E_VSILAN_QBASE_VSIQTABLE_ENA_SHIFT 1322,93320
#define I40E_VSILAN_QBASE_VSIQTABLE_ENA_MASK 1323,93369
#define I40E_VSILAN_QTABLE(1324,93469
#define I40E_VSILAN_QTABLE_MAX_INDEX 1325,93600
#define I40E_VSILAN_QTABLE_QINDEX_0_SHIFT 1326,93644
#define I40E_VSILAN_QTABLE_QINDEX_0_MASK 1327,93688
#define I40E_VSILAN_QTABLE_QINDEX_1_SHIFT 1328,93782
#define I40E_VSILAN_QTABLE_QINDEX_1_MASK 1329,93827
#define I40E_PRTGL_SAH 1330,93921
#define I40E_PRTGL_SAH_FC_SAH_SHIFT 1331,93987
#define I40E_PRTGL_SAH_FC_SAH_MASK 1332,94025
#define I40E_PRTGL_SAH_MFS_SHIFT 1333,94108
#define I40E_PRTGL_SAH_MFS_MASK 1334,94147
#define I40E_PRTGL_SAL 1335,94227
#define I40E_PRTGL_SAL_FC_SAL_SHIFT 1336,94293
#define I40E_PRTGL_SAL_FC_SAL_MASK 1337,94331
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP 1338,94418
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP_HSEC_CTL_RX_ENABLE_GCP_SHIFT 1339,94520
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GCP_HSEC_CTL_RX_ENABLE_GCP_MASK 1340,94594
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP 1341,94746
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP_HSEC_CTL_RX_ENABLE_GPP_SHIFT 1342,94848
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_GPP_HSEC_CTL_RX_ENABLE_GPP_MASK 1343,94922
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP 1344,95074
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP_HSEC_CTL_RX_ENABLE_PPP_SHIFT 1345,95176
#define I40E_PRTMAC_HSEC_CTL_RX_ENABLE_PPP_HSEC_CTL_RX_ENABLE_PPP_MASK 1346,95250
#define I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL 1347,95402
#define I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL_HSEC_CTL_RX_FORWARD_CONTROL_SHIFT 1348,95514
#define I40E_PRTMAC_HSEC_CTL_RX_FORWARD_CONTROL_HSEC_CTL_RX_FORWARD_CONTROL_MASK 1349,95598
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1 1350,95770
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_SHIFT 1351,95892
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_HSEC_CTL_RX_PAUSE_DA_UCAST_PART1_MASK 1352,95986
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2 1353,96185
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_SHIFT 1354,96307
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_HSEC_CTL_RX_PAUSE_DA_UCAST_PART2_MASK 1355,96401
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE 1356,96596
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE_HSEC_CTL_RX_PAUSE_ENABLE_SHIFT 1357,96702
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_ENABLE_HSEC_CTL_RX_PAUSE_ENABLE_MASK 1358,96780
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1 1359,96942
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1_HSEC_CTL_RX_PAUSE_SA_PART1_SHIFT 1360,97052
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART1_HSEC_CTL_RX_PAUSE_SA_PART1_MASK 1361,97134
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2 1362,97309
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2_HSEC_CTL_RX_PAUSE_SA_PART2_SHIFT 1363,97419
#define I40E_PRTMAC_HSEC_CTL_RX_PAUSE_SA_PART2_HSEC_CTL_RX_PAUSE_SA_PART2_MASK 1364,97501
#define I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE 1365,97672
#define I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE_HSEC_CTL_TX_PAUSE_ENABLE_SHIFT 1366,97778
#define I40E_PRTMAC_HSEC_CTL_TX_PAUSE_ENABLE_HSEC_CTL_TX_PAUSE_ENABLE_MASK 1367,97856
#define I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA(1368,98018
#define I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_MAX_INDEX 1369,98155
#define I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_HSEC_CTL_TX_PAUSE_QUANTA_SHIFT 1370,98233
#define I40E_PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_HSEC_CTL_TX_PAUSE_QUANTA_MASK 1371,98311
#define I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER(1372,98474
#define I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_MAX_INDEX 1373,98625
#define I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_SHIFT 1374,98717
#define I40E_PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_MASK 1375,98809
#define I40E_PRTMAC_HSEC_CTL_TX_SA_PART1 1376,99000
#define I40E_PRTMAC_HSEC_CTL_TX_SA_PART1_HSEC_CTL_TX_SA_PART1_SHIFT 1377,99098
#define I40E_PRTMAC_HSEC_CTL_TX_SA_PART1_HSEC_CTL_TX_SA_PART1_MASK 1378,99168
#define I40E_PRTMAC_HSEC_CTL_TX_SA_PART2 1379,99319
#define I40E_PRTMAC_HSEC_CTL_TX_SA_PART2_HSEC_CTL_TX_SA_PART2_SHIFT 1380,99417
#define I40E_PRTMAC_HSEC_CTL_TX_SA_PART2_HSEC_CTL_TX_SA_PART2_MASK 1381,99487
#define I40E_PRTMAC_PCS_XAUI_SWAP_A 1382,99634
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE3_SHIFT 1383,99720
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE3_MASK 1384,99778
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE2_SHIFT 1385,99898
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE2_MASK 1386,99956
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE1_SHIFT 1387,100076
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE1_MASK 1388,100134
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE0_SHIFT 1389,100254
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_TX_LANE0_MASK 1390,100312
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE3_SHIFT 1391,100432
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE3_MASK 1392,100490
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE2_SHIFT 1393,100610
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE2_MASK 1394,100669
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE1_SHIFT 1395,100789
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE1_MASK 1396,100848
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE0_SHIFT 1397,100968
#define I40E_PRTMAC_PCS_XAUI_SWAP_A_SWAP_RX_LANE0_MASK 1398,101027
#define I40E_PRTMAC_PCS_XAUI_SWAP_B 1399,101147
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE3_SHIFT 1400,101233
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE3_MASK 1401,101291
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE2_SHIFT 1402,101411
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE2_MASK 1403,101469
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE1_SHIFT 1404,101589
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE1_MASK 1405,101647
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE0_SHIFT 1406,101767
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_TX_LANE0_MASK 1407,101825
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE3_SHIFT 1408,101945
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE3_MASK 1409,102003
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE2_SHIFT 1410,102123
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE2_MASK 1411,102182
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE1_SHIFT 1412,102302
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE1_MASK 1413,102361
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE0_SHIFT 1414,102481
#define I40E_PRTMAC_PCS_XAUI_SWAP_B_SWAP_RX_LANE0_MASK 1415,102540
#define I40E_GL_FWRESETCNT 1416,102660
#define I40E_GL_FWRESETCNT_FWRESETCNT_SHIFT 1417,102732
#define I40E_GL_FWRESETCNT_FWRESETCNT_MASK 1418,102778
#define I40E_GL_MNG_FWSM 1419,102881
#define I40E_GL_MNG_FWSM_FW_MODES_SHIFT 1420,102963
#define I40E_GL_MNG_FWSM_FW_MODES_MASK 1421,103019
#define I40E_GL_MNG_FWSM_EEP_RELOAD_IND_SHIFT 1422,103121
#define I40E_GL_MNG_FWSM_EEP_RELOAD_IND_MASK 1423,103178
#define I40E_GL_MNG_FWSM_CRC_ERROR_MODULE_SHIFT 1424,103286
#define I40E_GL_MNG_FWSM_CRC_ERROR_MODULE_MASK 1425,103343
#define I40E_GL_MNG_FWSM_FW_STATUS_VALID_SHIFT 1426,103453
#define I40E_GL_MNG_FWSM_FW_STATUS_VALID_MASK 1427,103510
#define I40E_GL_MNG_FWSM_RESET_CNT_SHIFT 1428,103619
#define I40E_GL_MNG_FWSM_RESET_CNT_MASK 1429,103676
#define I40E_GL_MNG_FWSM_EXT_ERR_IND_SHIFT 1430,103779
#define I40E_GL_MNG_FWSM_EXT_ERR_IND_MASK 1431,103836
#define I40E_GL_MNG_FWSM_PHY_SERDES0_CONFIG_ERR_SHIFT 1432,103942
#define I40E_GL_MNG_FWSM_PHY_SERDES0_CONFIG_ERR_MASK 1433,103999
#define I40E_GL_MNG_FWSM_PHY_SERDES1_CONFIG_ERR_SHIFT 1434,104115
#define I40E_GL_MNG_FWSM_PHY_SERDES1_CONFIG_ERR_MASK 1435,104172
#define I40E_GL_MNG_FWSM_PHY_SERDES2_CONFIG_ERR_SHIFT 1436,104288
#define I40E_GL_MNG_FWSM_PHY_SERDES2_CONFIG_ERR_MASK 1437,104345
#define I40E_GL_MNG_FWSM_PHY_SERDES3_CONFIG_ERR_SHIFT 1438,104461
#define I40E_GL_MNG_FWSM_PHY_SERDES3_CONFIG_ERR_MASK 1439,104518
#define I40E_GL_MNG_HWARB_CTRL 1440,104634
#define I40E_GL_MNG_HWARB_CTRL_NCSI_ARB_EN_SHIFT 1441,104711
#define I40E_GL_MNG_HWARB_CTRL_NCSI_ARB_EN_MASK 1442,104762
#define I40E_PRT_MNG_FTFT_DATA(1443,104868
#define I40E_PRT_MNG_FTFT_DATA_MAX_INDEX 1444,104971
#define I40E_PRT_MNG_FTFT_DATA_DWORD_SHIFT 1445,105017
#define I40E_PRT_MNG_FTFT_DATA_DWORD_MASK 1446,105062
#define I40E_PRT_MNG_FTFT_LENGTH 1447,105163
#define I40E_PRT_MNG_FTFT_LENGTH_LENGTH_SHIFT 1448,105237
#define I40E_PRT_MNG_FTFT_LENGTH_LENGTH_MASK 1449,105285
#define I40E_PRT_MNG_FTFT_MASK(1450,105386
#define I40E_PRT_MNG_FTFT_MASK_MAX_INDEX 1451,105487
#define I40E_PRT_MNG_FTFT_MASK_MASK_SHIFT 1452,105531
#define I40E_PRT_MNG_FTFT_MASK_MASK_MASK 1453,105575
#define I40E_PRT_MNG_MANC 1454,105670
#define I40E_PRT_MNG_MANC_FLOW_CONTROL_DISCARD_SHIFT 1455,105751
#define I40E_PRT_MNG_MANC_FLOW_CONTROL_DISCARD_MASK 1456,105806
#define I40E_PRT_MNG_MANC_NCSI_DISCARD_SHIFT 1457,105920
#define I40E_PRT_MNG_MANC_NCSI_DISCARD_MASK 1458,105975
#define I40E_PRT_MNG_MANC_RCV_TCO_EN_SHIFT 1459,106081
#define I40E_PRT_MNG_MANC_RCV_TCO_EN_MASK 1460,106137
#define I40E_PRT_MNG_MANC_RCV_ALL_SHIFT 1461,106241
#define I40E_PRT_MNG_MANC_RCV_ALL_MASK 1462,106297
#define I40E_PRT_MNG_MANC_FIXED_NET_TYPE_SHIFT 1463,106398
#define I40E_PRT_MNG_MANC_FIXED_NET_TYPE_MASK 1464,106454
#define I40E_PRT_MNG_MANC_NET_TYPE_SHIFT 1465,106562
#define I40E_PRT_MNG_MANC_NET_TYPE_MASK 1466,106618
#define I40E_PRT_MNG_MANC_EN_BMC2OS_SHIFT 1467,106720
#define I40E_PRT_MNG_MANC_EN_BMC2OS_MASK 1468,106776
#define I40E_PRT_MNG_MANC_EN_BMC2NET_SHIFT 1469,106879
#define I40E_PRT_MNG_MANC_EN_BMC2NET_MASK 1470,106935
#define I40E_PRT_MNG_MAVTV(1471,107039
#define I40E_PRT_MNG_MAVTV_MAX_INDEX 1472,107135
#define I40E_PRT_MNG_MAVTV_VID_SHIFT 1473,107174
#define I40E_PRT_MNG_MAVTV_VID_MASK 1474,107213
#define I40E_PRT_MNG_MDEF(1475,107297
#define I40E_PRT_MNG_MDEF_MAX_INDEX 1476,107414
#define I40E_PRT_MNG_MDEF_MAC_EXACT_AND_SHIFT 1477,107474
#define I40E_PRT_MNG_MDEF_MAC_EXACT_AND_MASK 1478,107534
#define I40E_PRT_MNG_MDEF_BROADCAST_AND_SHIFT 1479,107646
#define I40E_PRT_MNG_MDEF_BROADCAST_AND_MASK 1480,107706
#define I40E_PRT_MNG_MDEF_VLAN_AND_SHIFT 1481,107818
#define I40E_PRT_MNG_MDEF_VLAN_AND_MASK 1482,107878
#define I40E_PRT_MNG_MDEF_IPV4_ADDRESS_AND_SHIFT 1483,107986
#define I40E_PRT_MNG_MDEF_IPV4_ADDRESS_AND_MASK 1484,108047
#define I40E_PRT_MNG_MDEF_IPV6_ADDRESS_AND_SHIFT 1485,108162
#define I40E_PRT_MNG_MDEF_IPV6_ADDRESS_AND_MASK 1486,108223
#define I40E_PRT_MNG_MDEF_MAC_EXACT_OR_SHIFT 1487,108338
#define I40E_PRT_MNG_MDEF_MAC_EXACT_OR_MASK 1488,108399
#define I40E_PRT_MNG_MDEF_BROADCAST_OR_SHIFT 1489,108510
#define I40E_PRT_MNG_MDEF_BROADCAST_OR_MASK 1490,108571
#define I40E_PRT_MNG_MDEF_MULTICAST_AND_SHIFT 1491,108682
#define I40E_PRT_MNG_MDEF_MULTICAST_AND_MASK 1492,108743
#define I40E_PRT_MNG_MDEF_ARP_REQUEST_OR_SHIFT 1493,108855
#define I40E_PRT_MNG_MDEF_ARP_REQUEST_OR_MASK 1494,108916
#define I40E_PRT_MNG_MDEF_ARP_RESPONSE_OR_SHIFT 1495,109029
#define I40E_PRT_MNG_MDEF_ARP_RESPONSE_OR_MASK 1496,109090
#define I40E_PRT_MNG_MDEF_NEIGHBOR_DISCOVERY_134_OR_SHIFT 1497,109204
#define I40E_PRT_MNG_MDEF_NEIGHBOR_DISCOVERY_134_OR_MASK 1498,109265
#define I40E_PRT_MNG_MDEF_PORT_0X298_OR_SHIFT 1499,109389
#define I40E_PRT_MNG_MDEF_PORT_0X298_OR_MASK 1500,109450
#define I40E_PRT_MNG_MDEF_PORT_0X26F_OR_SHIFT 1501,109562
#define I40E_PRT_MNG_MDEF_PORT_0X26F_OR_MASK 1502,109623
#define I40E_PRT_MNG_MDEF_EXT(1503,109735
#define I40E_PRT_MNG_MDEF_EXT_MAX_INDEX 1504,109856
#define I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_AND_SHIFT 1505,109920
#define I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_AND_MASK 1506,109984
#define I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_OR_SHIFT 1507,110107
#define I40E_PRT_MNG_MDEF_EXT_L2_ETHERTYPE_OR_MASK 1508,110171
#define I40E_PRT_MNG_MDEF_EXT_FLEX_PORT_OR_SHIFT 1509,110293
#define I40E_PRT_MNG_MDEF_EXT_FLEX_PORT_OR_MASK 1510,110357
#define I40E_PRT_MNG_MDEF_EXT_FLEX_TCO_SHIFT 1511,110479
#define I40E_PRT_MNG_MDEF_EXT_FLEX_TCO_MASK 1512,110544
#define I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_135_OR_SHIFT 1513,110659
#define I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_135_OR_MASK 1514,110724
#define I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_136_OR_SHIFT 1515,110856
#define I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_136_OR_MASK 1516,110921
#define I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_137_OR_SHIFT 1517,111053
#define I40E_PRT_MNG_MDEF_EXT_NEIGHBOR_DISCOVERY_137_OR_MASK 1518,111118
#define I40E_PRT_MNG_MDEF_EXT_ICMP_OR_SHIFT 1519,111250
#define I40E_PRT_MNG_MDEF_EXT_ICMP_OR_MASK 1520,111315
#define I40E_PRT_MNG_MDEF_EXT_MLD_SHIFT 1521,111429
#define I40E_PRT_MNG_MDEF_EXT_MLD_MASK 1522,111494
#define I40E_PRT_MNG_MDEF_EXT_APPLY_TO_NETWORK_TRAFFIC_SHIFT 1523,111604
#define I40E_PRT_MNG_MDEF_EXT_APPLY_TO_NETWORK_TRAFFIC_MASK 1524,111669
#define I40E_PRT_MNG_MDEF_EXT_APPLY_TO_HOST_TRAFFIC_SHIFT 1525,111800
#define I40E_PRT_MNG_MDEF_EXT_APPLY_TO_HOST_TRAFFIC_MASK 1526,111865
#define I40E_PRT_MNG_MDEFVSI(1527,111993
#define I40E_PRT_MNG_MDEFVSI_MAX_INDEX 1528,112100
#define I40E_PRT_MNG_MDEFVSI_MDEFVSI_2N_SHIFT 1529,112150
#define I40E_PRT_MNG_MDEFVSI_MDEFVSI_2N_MASK 1530,112200
#define I40E_PRT_MNG_MDEFVSI_MDEFVSI_2NP1_SHIFT 1531,112305
#define I40E_PRT_MNG_MDEFVSI_MDEFVSI_2NP1_MASK 1532,112356
#define I40E_PRT_MNG_METF(1533,112463
#define I40E_PRT_MNG_METF_MAX_INDEX 1534,112563
#define I40E_PRT_MNG_METF_ETYPE_SHIFT 1535,112606
#define I40E_PRT_MNG_METF_ETYPE_MASK 1536,112649
#define I40E_PRT_MNG_METF_POLARITY_SHIFT 1537,112739
#define I40E_PRT_MNG_METF_POLARITY_MASK 1538,112783
#define I40E_PRT_MNG_MFUTP(1539,112873
#define I40E_PRT_MNG_MFUTP_MAX_INDEX 1540,112985
#define I40E_PRT_MNG_MFUTP_MFUTP_N_SHIFT 1541,113040
#define I40E_PRT_MNG_MFUTP_MFUTP_N_MASK 1542,113094
#define I40E_PRT_MNG_MFUTP_UDP_SHIFT 1543,113198
#define I40E_PRT_MNG_MFUTP_UDP_MASK 1544,113253
#define I40E_PRT_MNG_MFUTP_TCP_SHIFT 1545,113350
#define I40E_PRT_MNG_MFUTP_TCP_MASK 1546,113405
#define I40E_PRT_MNG_MFUTP_SOURCE_DESTINATION_SHIFT 1547,113502
#define I40E_PRT_MNG_MFUTP_SOURCE_DESTINATION_MASK 1548,113557
#define I40E_PRT_MNG_MIPAF4(1549,113669
#define I40E_PRT_MNG_MIPAF4_MAX_INDEX 1550,113768
#define I40E_PRT_MNG_MIPAF4_MIPAF_SHIFT 1551,113810
#define I40E_PRT_MNG_MIPAF4_MIPAF_MASK 1552,113852
#define I40E_PRT_MNG_MIPAF6(1553,113947
#define I40E_PRT_MNG_MIPAF6_MAX_INDEX 1554,114047
#define I40E_PRT_MNG_MIPAF6_MIPAF_SHIFT 1555,114090
#define I40E_PRT_MNG_MIPAF6_MIPAF_MASK 1556,114132
#define I40E_PRT_MNG_MMAH(1557,114227
#define I40E_PRT_MNG_MMAH_MAX_INDEX 1558,114323
#define I40E_PRT_MNG_MMAH_MMAH_SHIFT 1559,114362
#define I40E_PRT_MNG_MMAH_MMAH_MASK 1560,114401
#define I40E_PRT_MNG_MMAL(1561,114486
#define I40E_PRT_MNG_MMAL_MAX_INDEX 1562,114582
#define I40E_PRT_MNG_MMAL_MMAL_SHIFT 1563,114621
#define I40E_PRT_MNG_MMAL_MMAL_MASK 1564,114660
#define I40E_PRT_MNG_MNGONLY 1565,114749
#define I40E_PRT_MNG_MNGONLY_EXCLUSIVE_TO_MANAGEABILITY_SHIFT 1566,114839
#define I40E_PRT_MNG_MNGONLY_EXCLUSIVE_TO_MANAGEABILITY_MASK 1567,114903
#define I40E_PRT_MNG_MSFM 1568,115036
#define I40E_PRT_MNG_MSFM_PORT_26F_UDP_SHIFT 1569,115109
#define I40E_PRT_MNG_MSFM_PORT_26F_UDP_MASK 1570,115156
#define I40E_PRT_MNG_MSFM_PORT_26F_TCP_SHIFT 1571,115254
#define I40E_PRT_MNG_MSFM_PORT_26F_TCP_MASK 1572,115301
#define I40E_PRT_MNG_MSFM_PORT_298_UDP_SHIFT 1573,115399
#define I40E_PRT_MNG_MSFM_PORT_298_UDP_MASK 1574,115446
#define I40E_PRT_MNG_MSFM_PORT_298_TCP_SHIFT 1575,115544
#define I40E_PRT_MNG_MSFM_PORT_298_TCP_MASK 1576,115591
#define I40E_PRT_MNG_MSFM_IPV6_0_MASK_SHIFT 1577,115689
#define I40E_PRT_MNG_MSFM_IPV6_0_MASK_MASK 1578,115736
#define I40E_PRT_MNG_MSFM_IPV6_1_MASK_SHIFT 1579,115833
#define I40E_PRT_MNG_MSFM_IPV6_1_MASK_MASK 1580,115880
#define I40E_PRT_MNG_MSFM_IPV6_2_MASK_SHIFT 1581,115977
#define I40E_PRT_MNG_MSFM_IPV6_2_MASK_MASK 1582,116024
#define I40E_PRT_MNG_MSFM_IPV6_3_MASK_SHIFT 1583,116121
#define I40E_PRT_MNG_MSFM_IPV6_3_MASK_MASK 1584,116168
#define I40E_MSIX_PBA(1585,116265
#define I40E_MSIX_PBA_MAX_INDEX 1586,116358
#define I40E_MSIX_PBA_PENBIT_SHIFT 1587,116395
#define I40E_MSIX_PBA_PENBIT_MASK 1588,116432
#define I40E_MSIX_TADD(1589,116517
#define I40E_MSIX_TADD_MAX_INDEX 1590,116618
#define I40E_MSIX_TADD_MSIXTADD10_SHIFT 1591,116662
#define I40E_MSIX_TADD_MSIXTADD10_MASK 1592,116704
#define I40E_MSIX_TADD_MSIXTADD_SHIFT 1593,116792
#define I40E_MSIX_TADD_MSIXTADD_MASK 1594,116834
#define I40E_MSIX_TMSG(1595,116927
#define I40E_MSIX_TMSG_MAX_INDEX 1596,117026
#define I40E_MSIX_TMSG_MSIXTMSG_SHIFT 1597,117068
#define I40E_MSIX_TMSG_MSIXTMSG_MASK 1598,117108
#define I40E_MSIX_TUADD(1599,117199
#define I40E_MSIX_TUADD_MAX_INDEX 1600,117300
#define I40E_MSIX_TUADD_MSIXTUADD_SHIFT 1601,117344
#define I40E_MSIX_TUADD_MSIXTUADD_MASK 1602,117386
#define I40E_MSIX_TVCTRL(1603,117481
#define I40E_MSIX_TVCTRL_MAX_INDEX 1604,117578
#define I40E_MSIX_TVCTRL_MASK_SHIFT 1605,117618
#define I40E_MSIX_TVCTRL_MASK_MASK 1606,117656
#define I40E_VFMSIX_PBA1(1607,117736
#define I40E_VFMSIX_PBA1_MAX_INDEX 1608,117834
#define I40E_VFMSIX_PBA1_PENBIT_SHIFT 1609,117875
#define I40E_VFMSIX_PBA1_PENBIT_MASK 1610,117915
#define I40E_VFMSIX_TADD1(1611,118006
#define I40E_VFMSIX_TADD1_MAX_INDEX 1612,118111
#define I40E_VFMSIX_TADD1_MSIXTADD10_SHIFT 1613,118158
#define I40E_VFMSIX_TADD1_MSIXTADD10_MASK 1614,118203
#define I40E_VFMSIX_TADD1_MSIXTADD_SHIFT 1615,118297
#define I40E_VFMSIX_TADD1_MSIXTADD_MASK 1616,118342
#define I40E_VFMSIX_TMSG1(1617,118441
#define I40E_VFMSIX_TMSG1_MAX_INDEX 1618,118544
#define I40E_VFMSIX_TMSG1_MSIXTMSG_SHIFT 1619,118589
#define I40E_VFMSIX_TMSG1_MSIXTMSG_MASK 1620,118632
#define I40E_VFMSIX_TUADD1(1621,118729
#define I40E_VFMSIX_TUADD1_MAX_INDEX 1622,118834
#define I40E_VFMSIX_TUADD1_MSIXTUADD_SHIFT 1623,118881
#define I40E_VFMSIX_TUADD1_MSIXTUADD_MASK 1624,118926
#define I40E_VFMSIX_TVCTRL1(1625,119027
#define I40E_VFMSIX_TVCTRL1_MAX_INDEX 1626,119128
#define I40E_VFMSIX_TVCTRL1_MASK_SHIFT 1627,119171
#define I40E_VFMSIX_TVCTRL1_MASK_MASK 1628,119212
#define I40E_GLNVM_FLA 1629,119298
#define I40E_GLNVM_FLA_FL_SCK_SHIFT 1630,119364
#define I40E_GLNVM_FLA_FL_SCK_MASK 1631,119404
#define I40E_GLNVM_FLA_FL_CE_SHIFT 1632,119486
#define I40E_GLNVM_FLA_FL_CE_MASK 1633,119526
#define I40E_GLNVM_FLA_FL_SI_SHIFT 1634,119607
#define I40E_GLNVM_FLA_FL_SI_MASK 1635,119647
#define I40E_GLNVM_FLA_FL_SO_SHIFT 1636,119728
#define I40E_GLNVM_FLA_FL_SO_MASK 1637,119768
#define I40E_GLNVM_FLA_FL_REQ_SHIFT 1638,119849
#define I40E_GLNVM_FLA_FL_REQ_MASK 1639,119889
#define I40E_GLNVM_FLA_FL_GNT_SHIFT 1640,119971
#define I40E_GLNVM_FLA_FL_GNT_MASK 1641,120011
#define I40E_GLNVM_FLA_LOCKED_SHIFT 1642,120093
#define I40E_GLNVM_FLA_LOCKED_MASK 1643,120133
#define I40E_GLNVM_FLA_FL_SADDR_SHIFT 1644,120215
#define I40E_GLNVM_FLA_FL_SADDR_MASK 1645,120256
#define I40E_GLNVM_FLA_FL_BUSY_SHIFT 1646,120342
#define I40E_GLNVM_FLA_FL_BUSY_MASK 1647,120383
#define I40E_GLNVM_FLA_FL_DER_SHIFT 1648,120466
#define I40E_GLNVM_FLA_FL_DER_MASK 1649,120507
#define I40E_GLNVM_FLASHID 1650,120589
#define I40E_GLNVM_FLASHID_FLASHID_SHIFT 1651,120661
#define I40E_GLNVM_FLASHID_FLASHID_MASK 1652,120707
#define I40E_GLNVM_FLASHID_FLEEP_PERF_SHIFT 1653,120805
#define I40E_GLNVM_FLASHID_FLEEP_PERF_MASK 1654,120852
#define I40E_GLNVM_GENS 1655,120948
#define I40E_GLNVM_GENS_NVM_PRES_SHIFT 1656,121017
#define I40E_GLNVM_GENS_NVM_PRES_MASK 1657,121060
#define I40E_GLNVM_GENS_SR_SIZE_SHIFT 1658,121148
#define I40E_GLNVM_GENS_SR_SIZE_MASK 1659,121191
#define I40E_GLNVM_GENS_BANK1VAL_SHIFT 1660,121278
#define I40E_GLNVM_GENS_BANK1VAL_MASK 1661,121321
#define I40E_GLNVM_GENS_ALT_PRST_SHIFT 1662,121409
#define I40E_GLNVM_GENS_ALT_PRST_MASK 1663,121453
#define I40E_GLNVM_GENS_FL_AUTO_RD_SHIFT 1664,121541
#define I40E_GLNVM_GENS_FL_AUTO_RD_MASK 1665,121585
#define I40E_GLNVM_PROTCSR(1666,121675
#define I40E_GLNVM_PROTCSR_MAX_INDEX 1667,121778
#define I40E_GLNVM_PROTCSR_ADDR_BLOCK_SHIFT 1668,121825
#define I40E_GLNVM_PROTCSR_ADDR_BLOCK_MASK 1669,121871
#define I40E_GLNVM_SRCTL 1670,121972
#define I40E_GLNVM_SRCTL_SRBUSY_SHIFT 1671,122038
#define I40E_GLNVM_SRCTL_SRBUSY_MASK 1672,122078
#define I40E_GLNVM_SRCTL_ADDR_SHIFT 1673,122162
#define I40E_GLNVM_SRCTL_ADDR_MASK 1674,122203
#define I40E_GLNVM_SRCTL_WRITE_SHIFT 1675,122288
#define I40E_GLNVM_SRCTL_WRITE_MASK 1676,122329
#define I40E_GLNVM_SRCTL_START_SHIFT 1677,122412
#define I40E_GLNVM_SRCTL_START_MASK 1678,122453
#define I40E_GLNVM_SRCTL_DONE_SHIFT 1679,122536
#define I40E_GLNVM_SRCTL_DONE_MASK 1680,122577
#define I40E_GLNVM_SRDATA 1681,122659
#define I40E_GLNVM_SRDATA_WRDATA_SHIFT 1682,122726
#define I40E_GLNVM_SRDATA_WRDATA_MASK 1683,122767
#define I40E_GLNVM_SRDATA_RDDATA_SHIFT 1684,122856
#define I40E_GLNVM_SRDATA_RDDATA_MASK 1685,122898
#define I40E_GLNVM_ULD 1686,122987
#define I40E_GLNVM_ULD_CONF_PCIR_DONE_SHIFT 1687,123063
#define I40E_GLNVM_ULD_CONF_PCIR_DONE_MASK 1688,123113
#define I40E_GLNVM_ULD_CONF_PCIRTL_DONE_SHIFT 1689,123213
#define I40E_GLNVM_ULD_CONF_PCIRTL_DONE_MASK 1690,123263
#define I40E_GLNVM_ULD_CONF_LCB_DONE_SHIFT 1691,123365
#define I40E_GLNVM_ULD_CONF_LCB_DONE_MASK 1692,123415
#define I40E_GLNVM_ULD_CONF_CORE_DONE_SHIFT 1693,123514
#define I40E_GLNVM_ULD_CONF_CORE_DONE_MASK 1694,123564
#define I40E_GLNVM_ULD_CONF_GLOBAL_DONE_SHIFT 1695,123664
#define I40E_GLNVM_ULD_CONF_GLOBAL_DONE_MASK 1696,123714
#define I40E_GLNVM_ULD_CONF_POR_DONE_SHIFT 1697,123816
#define I40E_GLNVM_ULD_CONF_POR_DONE_MASK 1698,123866
#define I40E_GLNVM_ULD_CONF_PCIE_ANA_DONE_SHIFT 1699,123965
#define I40E_GLNVM_ULD_CONF_PCIE_ANA_DONE_MASK 1700,124015
#define I40E_GLNVM_ULD_CONF_PHY_ANA_DONE_SHIFT 1701,124119
#define I40E_GLNVM_ULD_CONF_PHY_ANA_DONE_MASK 1702,124169
#define I40E_GLNVM_ULD_CONF_EMP_DONE_SHIFT 1703,124272
#define I40E_GLNVM_ULD_CONF_EMP_DONE_MASK 1704,124322
#define I40E_GLNVM_ULD_CONF_PCIALT_DONE_SHIFT 1705,124421
#define I40E_GLNVM_ULD_CONF_PCIALT_DONE_MASK 1706,124471
#define I40E_GLPCI_BYTCTH 1707,124573
#define I40E_GLPCI_BYTCTH_PCI_COUNT_BW_BCT_SHIFT 1708,124651
#define I40E_GLPCI_BYTCTH_PCI_COUNT_BW_BCT_MASK 1709,124702
#define I40E_GLPCI_BYTCTL 1710,124815
#define I40E_GLPCI_BYTCTL_PCI_COUNT_BW_BCT_SHIFT 1711,124893
#define I40E_GLPCI_BYTCTL_PCI_COUNT_BW_BCT_MASK 1712,124944
#define I40E_GLPCI_CAPCTRL 1713,125057
#define I40E_GLPCI_CAPCTRL_VPD_EN_SHIFT 1714,125126
#define I40E_GLPCI_CAPCTRL_VPD_EN_MASK 1715,125168
#define I40E_GLPCI_CAPSUP 1716,125256
#define I40E_GLPCI_CAPSUP_PCIE_VER_SHIFT 1717,125332
#define I40E_GLPCI_CAPSUP_PCIE_VER_MASK 1718,125381
#define I40E_GLPCI_CAPSUP_LTR_EN_SHIFT 1719,125477
#define I40E_GLPCI_CAPSUP_LTR_EN_MASK 1720,125526
#define I40E_GLPCI_CAPSUP_TPH_EN_SHIFT 1721,125620
#define I40E_GLPCI_CAPSUP_TPH_EN_MASK 1722,125669
#define I40E_GLPCI_CAPSUP_ARI_EN_SHIFT 1723,125763
#define I40E_GLPCI_CAPSUP_ARI_EN_MASK 1724,125812
#define I40E_GLPCI_CAPSUP_IOV_EN_SHIFT 1725,125906
#define I40E_GLPCI_CAPSUP_IOV_EN_MASK 1726,125955
#define I40E_GLPCI_CAPSUP_ACS_EN_SHIFT 1727,126049
#define I40E_GLPCI_CAPSUP_ACS_EN_MASK 1728,126098
#define I40E_GLPCI_CAPSUP_SEC_EN_SHIFT 1729,126192
#define I40E_GLPCI_CAPSUP_SEC_EN_MASK 1730,126241
#define I40E_GLPCI_CAPSUP_ECRC_GEN_EN_SHIFT 1731,126335
#define I40E_GLPCI_CAPSUP_ECRC_GEN_EN_MASK 1732,126385
#define I40E_GLPCI_CAPSUP_ECRC_CHK_EN_SHIFT 1733,126484
#define I40E_GLPCI_CAPSUP_ECRC_CHK_EN_MASK 1734,126534
#define I40E_GLPCI_CAPSUP_IDO_EN_SHIFT 1735,126633
#define I40E_GLPCI_CAPSUP_IDO_EN_MASK 1736,126683
#define I40E_GLPCI_CAPSUP_MSI_MASK_SHIFT 1737,126777
#define I40E_GLPCI_CAPSUP_MSI_MASK_MASK 1738,126827
#define I40E_GLPCI_CAPSUP_CSR_CONF_EN_SHIFT 1739,126923
#define I40E_GLPCI_CAPSUP_CSR_CONF_EN_MASK 1740,126973
#define I40E_GLPCI_CAPSUP_LOAD_SUBSYS_ID_SHIFT 1741,127072
#define I40E_GLPCI_CAPSUP_LOAD_SUBSYS_ID_MASK 1742,127122
#define I40E_GLPCI_CAPSUP_LOAD_DEV_ID_SHIFT 1743,127224
#define I40E_GLPCI_CAPSUP_LOAD_DEV_ID_MASK 1744,127274
#define I40E_GLPCI_CNF 1745,127373
#define I40E_GLPCI_CNF_FLEX10_SHIFT 1746,127442
#define I40E_GLPCI_CNF_FLEX10_MASK 1747,127485
#define I40E_GLPCI_CNF_WAKE_PIN_EN_SHIFT 1748,127570
#define I40E_GLPCI_CNF_WAKE_PIN_EN_MASK 1749,127613
#define I40E_GLPCI_CNF2 1750,127703
#define I40E_GLPCI_CNF2_RO_DIS_SHIFT 1751,127777
#define I40E_GLPCI_CNF2_RO_DIS_MASK 1752,127824
#define I40E_GLPCI_CNF2_CACHELINE_SIZE_SHIFT 1753,127914
#define I40E_GLPCI_CNF2_CACHELINE_SIZE_MASK 1754,127961
#define I40E_GLPCI_CNF2_MSI_X_PF_N_SHIFT 1755,128059
#define I40E_GLPCI_CNF2_MSI_X_PF_N_MASK 1756,128106
#define I40E_GLPCI_CNF2_MSI_X_VF_N_SHIFT 1757,128202
#define I40E_GLPCI_CNF2_MSI_X_VF_N_MASK 1758,128250
#define I40E_GLPCI_DREVID 1759,128346
#define I40E_GLPCI_DREVID_DEFAULT_REVID_SHIFT 1760,128421
#define I40E_GLPCI_DREVID_DEFAULT_REVID_MASK 1761,128469
#define I40E_GLPCI_GSCL_1 1762,128570
#define I40E_GLPCI_GSCL_1_GIO_COUNT_EN_0_SHIFT 1763,128648
#define I40E_GLPCI_GSCL_1_GIO_COUNT_EN_0_MASK 1764,128699
#define I40E_GLPCI_GSCL_1_GIO_COUNT_EN_1_SHIFT 1765,128803
#define I40E_GLPCI_GSCL_1_GIO_COUNT_EN_1_MASK 1766,128854
#define I40E_GLPCI_GSCL_1_GIO_COUNT_EN_2_SHIFT 1767,128958
#define I40E_GLPCI_GSCL_1_GIO_COUNT_EN_2_MASK 1768,129009
#define I40E_GLPCI_GSCL_1_GIO_COUNT_EN_3_SHIFT 1769,129113
#define I40E_GLPCI_GSCL_1_GIO_COUNT_EN_3_MASK 1770,129164
#define I40E_GLPCI_GSCL_1_LBC_ENABLE_0_SHIFT 1771,129268
#define I40E_GLPCI_GSCL_1_LBC_ENABLE_0_MASK 1772,129319
#define I40E_GLPCI_GSCL_1_LBC_ENABLE_1_SHIFT 1773,129421
#define I40E_GLPCI_GSCL_1_LBC_ENABLE_1_MASK 1774,129472
#define I40E_GLPCI_GSCL_1_LBC_ENABLE_2_SHIFT 1775,129574
#define I40E_GLPCI_GSCL_1_LBC_ENABLE_2_MASK 1776,129625
#define I40E_GLPCI_GSCL_1_LBC_ENABLE_3_SHIFT 1777,129727
#define I40E_GLPCI_GSCL_1_LBC_ENABLE_3_MASK 1778,129778
#define I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EN_SHIFT 1779,129880
#define I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EN_MASK 1780,129931
#define I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EV_SHIFT 1781,130037
#define I40E_GLPCI_GSCL_1_PCI_COUNT_LAT_EV_MASK 1782,130088
#define I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EN_SHIFT 1783,130195
#define I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EN_MASK 1784,130247
#define I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EV_SHIFT 1785,130352
#define I40E_GLPCI_GSCL_1_PCI_COUNT_BW_EV_MASK 1786,130404
#define I40E_GLPCI_GSCL_1_GIO_64_BIT_EN_SHIFT 1787,130510
#define I40E_GLPCI_GSCL_1_GIO_64_BIT_EN_MASK 1788,130562
#define I40E_GLPCI_GSCL_1_GIO_COUNT_RESET_SHIFT 1789,130665
#define I40E_GLPCI_GSCL_1_GIO_COUNT_RESET_MASK 1790,130717
#define I40E_GLPCI_GSCL_1_GIO_COUNT_STOP_SHIFT 1791,130822
#define I40E_GLPCI_GSCL_1_GIO_COUNT_STOP_MASK 1792,130874
#define I40E_GLPCI_GSCL_1_GIO_COUNT_START_SHIFT 1793,130978
#define I40E_GLPCI_GSCL_1_GIO_COUNT_START_MASK 1794,131030
#define I40E_GLPCI_GSCL_2 1795,131135
#define I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_0_SHIFT 1796,131212
#define I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_0_MASK 1797,131262
#define I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_1_SHIFT 1798,131367
#define I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_1_MASK 1799,131417
#define I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_2_SHIFT 1800,131522
#define I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_2_MASK 1801,131573
#define I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_3_SHIFT 1802,131678
#define I40E_GLPCI_GSCL_2_GIO_EVENT_NUM_3_MASK 1803,131729
#define I40E_GLPCI_GSCL_5_8(1804,131834
#define I40E_GLPCI_GSCL_5_8_MAX_INDEX 1805,131943
#define I40E_GLPCI_GSCL_5_8_LBC_THRESHOLD_N_SHIFT 1806,131995
#define I40E_GLPCI_GSCL_5_8_LBC_THRESHOLD_N_MASK 1807,132047
#define I40E_GLPCI_GSCL_5_8_LBC_TIMER_N_SHIFT 1808,132158
#define I40E_GLPCI_GSCL_5_8_LBC_TIMER_N_MASK 1809,132211
#define I40E_GLPCI_GSCN_0_3(1810,132318
#define I40E_GLPCI_GSCN_0_3_MAX_INDEX 1811,132425
#define I40E_GLPCI_GSCN_0_3_EVENT_COUNTER_SHIFT 1812,132475
#define I40E_GLPCI_GSCN_0_3_EVENT_COUNTER_MASK 1813,132525
#define I40E_GLPCI_LATCT 1814,132636
#define I40E_GLPCI_LATCT_PCI_COUNT_LAT_CT_SHIFT 1815,132713
#define I40E_GLPCI_LATCT_PCI_COUNT_LAT_CT_MASK 1816,132763
#define I40E_GLPCI_LBARCTRL 1817,132874
#define I40E_GLPCI_LBARCTRL_PREFBAR_SHIFT 1818,132949
#define I40E_GLPCI_LBARCTRL_PREFBAR_MASK 1819,132998
#define I40E_GLPCI_LBARCTRL_BAR32_SHIFT 1820,133095
#define I40E_GLPCI_LBARCTRL_BAR32_MASK 1821,133144
#define I40E_GLPCI_LBARCTRL_FLASH_EXPOSE_SHIFT 1822,133239
#define I40E_GLPCI_LBARCTRL_FLASH_EXPOSE_MASK 1823,133288
#define I40E_GLPCI_LBARCTRL_RSVD_4_SHIFT 1824,133390
#define I40E_GLPCI_LBARCTRL_RSVD_4_MASK 1825,133439
#define I40E_GLPCI_LBARCTRL_FL_SIZE_SHIFT 1826,133535
#define I40E_GLPCI_LBARCTRL_FL_SIZE_MASK 1827,133584
#define I40E_GLPCI_LBARCTRL_RSVD_10_SHIFT 1828,133681
#define I40E_GLPCI_LBARCTRL_RSVD_10_MASK 1829,133731
#define I40E_GLPCI_LBARCTRL_EXROM_SIZE_SHIFT 1830,133828
#define I40E_GLPCI_LBARCTRL_EXROM_SIZE_MASK 1831,133878
#define I40E_GLPCI_LINKCAP 1832,133978
#define I40E_GLPCI_LINKCAP_LINK_SPEEDS_VECTOR_SHIFT 1833,134059
#define I40E_GLPCI_LINKCAP_LINK_SPEEDS_VECTOR_MASK 1834,134113
#define I40E_GLPCI_LINKCAP_MAX_PAYLOAD_SHIFT 1835,134226
#define I40E_GLPCI_LINKCAP_MAX_PAYLOAD_MASK 1836,134280
#define I40E_GLPCI_LINKCAP_MAX_LINK_WIDTH_SHIFT 1837,134385
#define I40E_GLPCI_LINKCAP_MAX_LINK_WIDTH_MASK 1838,134439
#define I40E_GLPCI_PCIERR 1839,134547
#define I40E_GLPCI_PCIERR_PCIE_ERR_REP_SHIFT 1840,134621
#define I40E_GLPCI_PCIERR_PCIE_ERR_REP_MASK 1841,134668
#define I40E_GLPCI_PKTCT 1842,134773
#define I40E_GLPCI_PKTCT_PCI_COUNT_BW_PCT_SHIFT 1843,134850
#define I40E_GLPCI_PKTCT_PCI_COUNT_BW_PCT_MASK 1844,134900
#define I40E_GLPCI_PM_MUX_NPQ 1845,135011
#define I40E_GLPCI_PM_MUX_NPQ_NPQ_NUM_PORT_SEL_SHIFT 1846,135093
#define I40E_GLPCI_PM_MUX_NPQ_NPQ_NUM_PORT_SEL_MASK 1847,135148
#define I40E_GLPCI_PM_MUX_NPQ_INNER_NPQ_SEL_SHIFT 1848,135262
#define I40E_GLPCI_PM_MUX_NPQ_INNER_NPQ_SEL_MASK 1849,135318
#define I40E_GLPCI_PM_MUX_PFB 1850,135430
#define I40E_GLPCI_PM_MUX_PFB_PFB_PORT_SEL_SHIFT 1851,135510
#define I40E_GLPCI_PM_MUX_PFB_PFB_PORT_SEL_MASK 1852,135563
#define I40E_GLPCI_PM_MUX_PFB_INNER_PORT_SEL_SHIFT 1853,135672
#define I40E_GLPCI_PM_MUX_PFB_INNER_PORT_SEL_MASK 1854,135726
#define I40E_GLPCI_PMSUP 1855,135836
#define I40E_GLPCI_PMSUP_ASPM_SUP_SHIFT 1856,135909
#define I40E_GLPCI_PMSUP_ASPM_SUP_MASK 1857,135955
#define I40E_GLPCI_PMSUP_L0S_EXIT_LAT_SHIFT 1858,136047
#define I40E_GLPCI_PMSUP_L0S_EXIT_LAT_MASK 1859,136093
#define I40E_GLPCI_PMSUP_L1_EXIT_LAT_SHIFT 1860,136189
#define I40E_GLPCI_PMSUP_L1_EXIT_LAT_MASK 1861,136235
#define I40E_GLPCI_PMSUP_L0S_ACC_LAT_SHIFT 1862,136330
#define I40E_GLPCI_PMSUP_L0S_ACC_LAT_MASK 1863,136376
#define I40E_GLPCI_PMSUP_L1_ACC_LAT_SHIFT 1864,136471
#define I40E_GLPCI_PMSUP_L1_ACC_LAT_MASK 1865,136518
#define I40E_GLPCI_PMSUP_SLOT_CLK_SHIFT 1866,136612
#define I40E_GLPCI_PMSUP_SLOT_CLK_MASK 1867,136659
#define I40E_GLPCI_PMSUP_OBFF_SUP_SHIFT 1868,136751
#define I40E_GLPCI_PMSUP_OBFF_SUP_MASK 1869,136798
#define I40E_GLPCI_PQ_MAX_USED_SPC 1870,136890
#define I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_12_SHIFT 1871,136985
#define I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_12_MASK 1872,137053
#define I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_13_SHIFT 1873,137194
#define I40E_GLPCI_PQ_MAX_USED_SPC_GLPCI_PQ_MAX_USED_SPC_13_MASK 1874,137262
#define I40E_GLPCI_PWRDATA 1875,137403
#define I40E_GLPCI_PWRDATA_D0_POWER_SHIFT 1876,137476
#define I40E_GLPCI_PWRDATA_D0_POWER_MASK 1877,137522
#define I40E_GLPCI_PWRDATA_COMM_POWER_SHIFT 1878,137617
#define I40E_GLPCI_PWRDATA_COMM_POWER_MASK 1879,137663
#define I40E_GLPCI_PWRDATA_D3_POWER_SHIFT 1880,137760
#define I40E_GLPCI_PWRDATA_D3_POWER_MASK 1881,137807
#define I40E_GLPCI_PWRDATA_DATA_SCALE_SHIFT 1882,137902
#define I40E_GLPCI_PWRDATA_DATA_SCALE_MASK 1883,137949
#define I40E_GLPCI_REVID 1884,138045
#define I40E_GLPCI_REVID_NVM_REVID_SHIFT 1885,138115
#define I40E_GLPCI_REVID_NVM_REVID_MASK 1886,138158
#define I40E_GLPCI_SERH 1887,138249
#define I40E_GLPCI_SERH_SER_NUM_H_SHIFT 1888,138318
#define I40E_GLPCI_SERH_SER_NUM_H_MASK 1889,138360
#define I40E_GLPCI_SERL 1890,138451
#define I40E_GLPCI_SERL_SER_NUM_L_SHIFT 1891,138520
#define I40E_GLPCI_SERL_SER_NUM_L_MASK 1892,138562
#define I40E_GLPCI_SPARE_BITS_0 1893,138657
#define I40E_GLPCI_SPARE_BITS_0_SPARE_BITS_SHIFT 1894,138735
#define I40E_GLPCI_SPARE_BITS_0_SPARE_BITS_MASK 1895,138786
#define I40E_GLPCI_SPARE_BITS_1 1896,138899
#define I40E_GLPCI_SPARE_BITS_1_SPARE_BITS_SHIFT 1897,138977
#define I40E_GLPCI_SPARE_BITS_1_SPARE_BITS_MASK 1898,139028
#define I40E_GLPCI_SUBVENID 1899,139141
#define I40E_GLPCI_SUBVENID_SUB_VEN_ID_SHIFT 1900,139215
#define I40E_GLPCI_SUBVENID_SUB_VEN_ID_MASK 1901,139262
#define I40E_GLPCI_UPADD 1902,139363
#define I40E_GLPCI_UPADD_ADDRESS_SHIFT 1903,139431
#define I40E_GLPCI_UPADD_ADDRESS_MASK 1904,139472
#define I40E_GLPCI_VENDORID 1905,139565
#define I40E_GLPCI_VENDORID_VENDORID_SHIFT 1906,139637
#define I40E_GLPCI_VENDORID_VENDORID_MASK 1907,139682
#define I40E_GLPCI_VFSUP 1908,139779
#define I40E_GLPCI_VFSUP_VF_PREFETCH_SHIFT 1909,139851
#define I40E_GLPCI_VFSUP_VF_PREFETCH_MASK 1910,139896
#define I40E_GLPCI_VFSUP_VR_BAR_TYPE_SHIFT 1911,139990
#define I40E_GLPCI_VFSUP_VR_BAR_TYPE_MASK 1912,140035
#define I40E_PF_FUNC_RID 1913,140129
#define I40E_PF_FUNC_RID_FUNCTION_NUMBER_SHIFT 1914,140205
#define I40E_PF_FUNC_RID_FUNCTION_NUMBER_MASK 1915,140254
#define I40E_PF_FUNC_RID_DEVICE_NUMBER_SHIFT 1916,140356
#define I40E_PF_FUNC_RID_DEVICE_NUMBER_MASK 1917,140405
#define I40E_PF_FUNC_RID_BUS_NUMBER_SHIFT 1918,140506
#define I40E_PF_FUNC_RID_BUS_NUMBER_MASK 1919,140555
#define I40E_PF_PCI_CIAA 1920,140653
#define I40E_PF_PCI_CIAA_ADDRESS_SHIFT 1921,140720
#define I40E_PF_PCI_CIAA_ADDRESS_MASK 1922,140761
#define I40E_PF_PCI_CIAA_VF_NUM_SHIFT 1923,140849
#define I40E_PF_PCI_CIAA_VF_NUM_MASK 1924,140891
#define I40E_PF_PCI_CIAD 1925,140977
#define I40E_PF_PCI_CIAD_DATA_SHIFT 1926,141041
#define I40E_PF_PCI_CIAD_DATA_MASK 1927,141079
#define I40E_PFPCI_CLASS 1928,141166
#define I40E_PFPCI_CLASS_STORAGE_CLASS_SHIFT 1929,141240
#define I40E_PFPCI_CLASS_STORAGE_CLASS_MASK 1930,141287
#define I40E_PFPCI_CLASS_RESERVED_1_SHIFT 1931,141385
#define I40E_PFPCI_CLASS_RESERVED_1_MASK 1932,141432
#define I40E_PFPCI_CLASS_PF_IS_LAN_SHIFT 1933,141527
#define I40E_PFPCI_CLASS_PF_IS_LAN_MASK 1934,141574
#define I40E_PFPCI_CNF 1935,141668
#define I40E_PFPCI_CNF_MSI_EN_SHIFT 1936,141736
#define I40E_PFPCI_CNF_MSI_EN_MASK 1937,141777
#define I40E_PFPCI_CNF_EXROM_DIS_SHIFT 1938,141860
#define I40E_PFPCI_CNF_EXROM_DIS_MASK 1939,141901
#define I40E_PFPCI_CNF_IO_BAR_SHIFT 1940,141987
#define I40E_PFPCI_CNF_IO_BAR_MASK 1941,142028
#define I40E_PFPCI_CNF_INT_PIN_SHIFT 1942,142111
#define I40E_PFPCI_CNF_INT_PIN_MASK 1943,142152
#define I40E_PFPCI_DEVID 1944,142236
#define I40E_PFPCI_DEVID_PF_DEV_ID_SHIFT 1945,142306
#define I40E_PFPCI_DEVID_PF_DEV_ID_MASK 1946,142349
#define I40E_PFPCI_DEVID_VF_DEV_ID_SHIFT 1947,142442
#define I40E_PFPCI_DEVID_VF_DEV_ID_MASK 1948,142486
#define I40E_PFPCI_FACTPS 1949,142579
#define I40E_PFPCI_FACTPS_FUNC_POWER_STATE_SHIFT 1950,142656
#define I40E_PFPCI_FACTPS_FUNC_POWER_STATE_MASK 1951,142707
#define I40E_PFPCI_FACTPS_FUNC_AUX_EN_SHIFT 1952,142813
#define I40E_PFPCI_FACTPS_FUNC_AUX_EN_MASK 1953,142864
#define I40E_PFPCI_FUNC 1954,142965
#define I40E_PFPCI_FUNC_FUNC_DIS_SHIFT 1955,143044
#define I40E_PFPCI_FUNC_FUNC_DIS_MASK 1956,143097
#define I40E_PFPCI_FUNC_ALLOW_FUNC_DIS_SHIFT 1957,143195
#define I40E_PFPCI_FUNC_ALLOW_FUNC_DIS_MASK 1958,143248
#define I40E_PFPCI_FUNC_DIS_FUNC_ON_PORT_DIS_SHIFT 1959,143352
#define I40E_PFPCI_FUNC_DIS_FUNC_ON_PORT_DIS_MASK 1960,143405
#define I40E_PFPCI_FUNC2 1961,143515
#define I40E_PFPCI_FUNC2_EMP_FUNC_DIS_SHIFT 1962,143588
#define I40E_PFPCI_FUNC2_EMP_FUNC_DIS_MASK 1963,143634
#define I40E_PFPCI_ICAUSE 1964,143730
#define I40E_PFPCI_ICAUSE_PCIE_ERR_CAUSE_SHIFT 1965,143805
#define I40E_PFPCI_ICAUSE_PCIE_ERR_CAUSE_MASK 1966,143854
#define I40E_PFPCI_IENA 1967,143963
#define I40E_PFPCI_IENA_PCIE_ERR_EN_SHIFT 1968,144033
#define I40E_PFPCI_IENA_PCIE_ERR_EN_MASK 1969,144077
#define I40E_PFPCI_PF_FLUSH_DONE 1970,144176
#define I40E_PFPCI_PF_FLUSH_DONE_FLUSH_DONE_SHIFT 1971,144255
#define I40E_PFPCI_PF_FLUSH_DONE_FLUSH_DONE_MASK 1972,144307
#define I40E_PFPCI_PM 1973,144415
#define I40E_PFPCI_PM_PME_EN_SHIFT 1974,144478
#define I40E_PFPCI_PM_PME_EN_MASK 1975,144515
#define I40E_PFPCI_STATUS1 1976,144593
#define I40E_PFPCI_STATUS1_FUNC_VALID_SHIFT 1977,144665
#define I40E_PFPCI_STATUS1_FUNC_VALID_MASK 1978,144711
#define I40E_PFPCI_SUBSYSID 1979,144807
#define I40E_PFPCI_SUBSYSID_PF_SUBSYS_ID_SHIFT 1980,144883
#define I40E_PFPCI_SUBSYSID_PF_SUBSYS_ID_MASK 1981,144932
#define I40E_PFPCI_SUBSYSID_VF_SUBSYS_ID_SHIFT 1982,145037
#define I40E_PFPCI_SUBSYSID_VF_SUBSYS_ID_MASK 1983,145087
#define I40E_PFPCI_VF_FLUSH_DONE 1984,145192
#define I40E_PFPCI_VF_FLUSH_DONE_FLUSH_DONE_SHIFT 1985,145271
#define I40E_PFPCI_VF_FLUSH_DONE_FLUSH_DONE_MASK 1986,145323
#define I40E_PFPCI_VF_FLUSH_DONE1(1987,145431
#define I40E_PFPCI_VF_FLUSH_DONE1_MAX_INDEX 1988,145544
#define I40E_PFPCI_VF_FLUSH_DONE1_FLUSH_DONE_SHIFT 1989,145599
#define I40E_PFPCI_VF_FLUSH_DONE1_FLUSH_DONE_MASK 1990,145652
#define I40E_PFPCI_VM_FLUSH_DONE 1991,145762
#define I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_SHIFT 1992,145841
#define I40E_PFPCI_VM_FLUSH_DONE_FLUSH_DONE_MASK 1993,145893
#define I40E_PFPCI_VMINDEX 1994,146001
#define I40E_PFPCI_VMINDEX_VMINDEX_SHIFT 1995,146071
#define I40E_PFPCI_VMINDEX_VMINDEX_MASK 1996,146114
#define I40E_PFPCI_VMPEND 1997,146206
#define I40E_PFPCI_VMPEND_PENDING_SHIFT 1998,146275
#define I40E_PFPCI_VMPEND_PENDING_MASK 1999,146317
#define I40E_PRTPM_EEE_STAT 2000,146405
#define I40E_PRTPM_EEE_STAT_EEE_NEG_SHIFT 2001,146483
#define I40E_PRTPM_EEE_STAT_EEE_NEG_MASK 2002,146534
#define I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_SHIFT 2003,146632
#define I40E_PRTPM_EEE_STAT_RX_LPI_STATUS_MASK 2004,146683
#define I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_SHIFT 2005,146787
#define I40E_PRTPM_EEE_STAT_TX_LPI_STATUS_MASK 2006,146838
#define I40E_PRTPM_EEEC 2007,146942
#define I40E_PRTPM_EEEC_TW_WAKE_MIN_SHIFT 2008,147016
#define I40E_PRTPM_EEEC_TW_WAKE_MIN_MASK 2009,147063
#define I40E_PRTPM_EEEC_TX_LU_LPI_DLY_SHIFT 2010,147158
#define I40E_PRTPM_EEEC_TX_LU_LPI_DLY_MASK 2011,147205
#define I40E_PRTPM_EEEC_TEEE_DLY_SHIFT 2012,147301
#define I40E_PRTPM_EEEC_TEEE_DLY_MASK 2013,147348
#define I40E_PRTPM_EEEFWD 2014,147440
#define I40E_PRTPM_EEEFWD_EEE_FW_CONFIG_DONE_SHIFT 2015,147521
#define I40E_PRTPM_EEEFWD_EEE_FW_CONFIG_DONE_MASK 2016,147575
#define I40E_PRTPM_EEER 2017,147685
#define I40E_PRTPM_EEER_TW_SYSTEM_SHIFT 2018,147755
#define I40E_PRTPM_EEER_TW_SYSTEM_MASK 2019,147797
#define I40E_PRTPM_EEER_TX_LPI_EN_SHIFT 2020,147888
#define I40E_PRTPM_EEER_TX_LPI_EN_MASK 2021,147931
#define I40E_PRTPM_EEETXC 2022,148019
#define I40E_PRTPM_EEETXC_TW_PHY_SHIFT 2023,148088
#define I40E_PRTPM_EEETXC_TW_PHY_MASK 2024,148129
#define I40E_PRTPM_GC 2025,148218
#define I40E_PRTPM_GC_EMP_LINK_ON_SHIFT 2026,148288
#define I40E_PRTPM_GC_EMP_LINK_ON_MASK 2027,148332
#define I40E_PRTPM_GC_MNG_VETO_SHIFT 2028,148422
#define I40E_PRTPM_GC_MNG_VETO_MASK 2029,148466
#define I40E_PRTPM_GC_RATD_SHIFT 2030,148553
#define I40E_PRTPM_GC_RATD_MASK 2031,148597
#define I40E_PRTPM_GC_LCDMP_SHIFT 2032,148680
#define I40E_PRTPM_GC_LCDMP_MASK 2033,148724
#define I40E_PRTPM_GC_LPLU_ASSERTED_SHIFT 2034,148808
#define I40E_PRTPM_GC_LPLU_ASSERTED_MASK 2035,148853
#define I40E_PRTPM_RLPIC 2036,148945
#define I40E_PRTPM_RLPIC_ERLPIC_SHIFT 2037,149013
#define I40E_PRTPM_RLPIC_ERLPIC_MASK 2038,149053
#define I40E_PRTPM_TLPIC 2039,149144
#define I40E_PRTPM_TLPIC_ETLPIC_SHIFT 2040,149212
#define I40E_PRTPM_TLPIC_ETLPIC_MASK 2041,149252
#define I40E_GLRPB_DPSS 2042,149343
#define I40E_GLRPB_DPSS_DPS_TCN_SHIFT 2043,149411
#define I40E_GLRPB_DPSS_DPS_TCN_MASK 2044,149451
#define I40E_GLRPB_GHW 2045,149539
#define I40E_GLRPB_GHW_GHW_SHIFT 2046,149602
#define I40E_GLRPB_GHW_GHW_MASK 2047,149637
#define I40E_GLRPB_GLW 2048,149715
#define I40E_GLRPB_GLW_GLW_SHIFT 2049,149778
#define I40E_GLRPB_GLW_GLW_MASK 2050,149813
#define I40E_GLRPB_PHW 2051,149891
#define I40E_GLRPB_PHW_PHW_SHIFT 2052,149954
#define I40E_GLRPB_PHW_PHW_MASK 2053,149989
#define I40E_GLRPB_PLW 2054,150067
#define I40E_GLRPB_PLW_PLW_SHIFT 2055,150130
#define I40E_GLRPB_PLW_PLW_MASK 2056,150165
#define I40E_PRTRPB_DHW(2057,150243
#define I40E_PRTRPB_DHW_MAX_INDEX 2058,150342
#define I40E_PRTRPB_DHW_DHW_TCN_SHIFT 2059,150382
#define I40E_PRTRPB_DHW_DHW_TCN_MASK 2060,150422
#define I40E_PRTRPB_DLW(2061,150510
#define I40E_PRTRPB_DLW_MAX_INDEX 2062,150609
#define I40E_PRTRPB_DLW_DLW_TCN_SHIFT 2063,150649
#define I40E_PRTRPB_DLW_DLW_TCN_MASK 2064,150689
#define I40E_PRTRPB_DPS(2065,150777
#define I40E_PRTRPB_DPS_MAX_INDEX 2066,150876
#define I40E_PRTRPB_DPS_DPS_TCN_SHIFT 2067,150916
#define I40E_PRTRPB_DPS_DPS_TCN_MASK 2068,150956
#define I40E_PRTRPB_SHT(2069,151044
#define I40E_PRTRPB_SHT_MAX_INDEX 2070,151143
#define I40E_PRTRPB_SHT_SHT_TCN_SHIFT 2071,151183
#define I40E_PRTRPB_SHT_SHT_TCN_MASK 2072,151223
#define I40E_PRTRPB_SHW 2073,151311
#define I40E_PRTRPB_SHW_SHW_SHIFT 2074,151375
#define I40E_PRTRPB_SHW_SHW_MASK 2075,151411
#define I40E_PRTRPB_SLT(2076,151491
#define I40E_PRTRPB_SLT_MAX_INDEX 2077,151590
#define I40E_PRTRPB_SLT_SLT_TCN_SHIFT 2078,151630
#define I40E_PRTRPB_SLT_SLT_TCN_MASK 2079,151670
#define I40E_PRTRPB_SLW 2080,151758
#define I40E_PRTRPB_SLW_SLW_SHIFT 2081,151822
#define I40E_PRTRPB_SLW_SLW_MASK 2082,151858
#define I40E_PRTRPB_SPS 2083,151938
#define I40E_PRTRPB_SPS_SPS_SHIFT 2084,152002
#define I40E_PRTRPB_SPS_SPS_MASK 2085,152038
#define I40E_GLQF_CTL 2086,152118
#define I40E_GLQF_CTL_HTOEP_SHIFT 2087,152191
#define I40E_GLQF_CTL_HTOEP_MASK 2088,152236
#define I40E_GLQF_CTL_HTOEP_FCOE_SHIFT 2089,152321
#define I40E_GLQF_CTL_HTOEP_FCOE_MASK 2090,152366
#define I40E_GLQF_CTL_PCNT_ALLOC_SHIFT 2091,152456
#define I40E_GLQF_CTL_PCNT_ALLOC_MASK 2092,152501
#define I40E_GLQF_CTL_FD_AUTO_PCTYPE_SHIFT 2093,152591
#define I40E_GLQF_CTL_FD_AUTO_PCTYPE_MASK 2094,152636
#define I40E_GLQF_CTL_RSVD_SHIFT 2095,152730
#define I40E_GLQF_CTL_RSVD_MASK 2096,152775
#define I40E_GLQF_CTL_MAXPEBLEN_SHIFT 2097,152859
#define I40E_GLQF_CTL_MAXPEBLEN_MASK 2098,152904
#define I40E_GLQF_CTL_MAXFCBLEN_SHIFT 2099,152993
#define I40E_GLQF_CTL_MAXFCBLEN_MASK 2100,153039
#define I40E_GLQF_CTL_MAXFDBLEN_SHIFT 2101,153128
#define I40E_GLQF_CTL_MAXFDBLEN_MASK 2102,153174
#define I40E_GLQF_CTL_FDBEST_SHIFT 2103,153263
#define I40E_GLQF_CTL_FDBEST_MASK 2104,153309
#define I40E_GLQF_CTL_PROGPRIO_SHIFT 2105,153396
#define I40E_GLQF_CTL_PROGPRIO_MASK 2106,153442
#define I40E_GLQF_CTL_INVALPRIO_SHIFT 2107,153530
#define I40E_GLQF_CTL_INVALPRIO_MASK 2108,153576
#define I40E_GLQF_CTL_IGNORE_IP_SHIFT 2109,153665
#define I40E_GLQF_CTL_IGNORE_IP_MASK 2110,153711
#define I40E_GLQF_FDCNT_0 2111,153800
#define I40E_GLQF_FDCNT_0_GUARANT_CNT_SHIFT 2112,153874
#define I40E_GLQF_FDCNT_0_GUARANT_CNT_MASK 2113,153920
#define I40E_GLQF_FDCNT_0_BESTCNT_SHIFT 2114,154019
#define I40E_GLQF_FDCNT_0_BESTCNT_MASK 2115,154066
#define I40E_GLQF_HKEY(2116,154161
#define I40E_GLQF_HKEY_MAX_INDEX 2117,154257
#define I40E_GLQF_HKEY_KEY_0_SHIFT 2118,154295
#define I40E_GLQF_HKEY_KEY_0_MASK 2119,154332
#define I40E_GLQF_HKEY_KEY_1_SHIFT 2120,154411
#define I40E_GLQF_HKEY_KEY_1_MASK 2121,154448
#define I40E_GLQF_HKEY_KEY_2_SHIFT 2122,154527
#define I40E_GLQF_HKEY_KEY_2_MASK 2123,154565
#define I40E_GLQF_HKEY_KEY_3_SHIFT 2124,154644
#define I40E_GLQF_HKEY_KEY_3_MASK 2125,154682
#define I40E_GLQF_HSYM(2126,154761
#define I40E_GLQF_HSYM_MAX_INDEX 2127,154860
#define I40E_GLQF_HSYM_SYMH_ENA_SHIFT 2128,154901
#define I40E_GLQF_HSYM_SYMH_ENA_MASK 2129,154941
#define I40E_GLQF_PCNT(2130,155025
#define I40E_GLQF_PCNT_MAX_INDEX 2131,155121
#define I40E_GLQF_PCNT_PCNT_SHIFT 2132,155159
#define I40E_GLQF_PCNT_PCNT_MASK 2133,155195
#define I40E_GLQF_SWAP(2134,155278
#define I40E_GLQF_SWAP_MAX_INDEX 2135,155400
#define I40E_GLQF_SWAP_OFF0_SRC0_SHIFT 2136,155441
#define I40E_GLQF_SWAP_OFF0_SRC0_MASK 2137,155482
#define I40E_GLQF_SWAP_OFF0_SRC1_SHIFT 2138,155569
#define I40E_GLQF_SWAP_OFF0_SRC1_MASK 2139,155610
#define I40E_GLQF_SWAP_FLEN0_SHIFT 2140,155697
#define I40E_GLQF_SWAP_FLEN0_MASK 2141,155739
#define I40E_GLQF_SWAP_OFF1_SRC0_SHIFT 2142,155821
#define I40E_GLQF_SWAP_OFF1_SRC0_MASK 2143,155863
#define I40E_GLQF_SWAP_OFF1_SRC1_SHIFT 2144,155950
#define I40E_GLQF_SWAP_OFF1_SRC1_MASK 2145,155992
#define I40E_GLQF_SWAP_FLEN1_SHIFT 2146,156079
#define I40E_GLQF_SWAP_FLEN1_MASK 2147,156121
#define I40E_PFQF_CTL_0 2148,156203
#define I40E_PFQF_CTL_0_PEHSIZE_SHIFT 2149,156275
#define I40E_PFQF_CTL_0_PEHSIZE_MASK 2150,156319
#define I40E_PFQF_CTL_0_PEDSIZE_SHIFT 2151,156408
#define I40E_PFQF_CTL_0_PEDSIZE_MASK 2152,156452
#define I40E_PFQF_CTL_0_PFFCHSIZE_SHIFT 2153,156541
#define I40E_PFQF_CTL_0_PFFCHSIZE_MASK 2154,156586
#define I40E_PFQF_CTL_0_PFFCDSIZE_SHIFT 2155,156676
#define I40E_PFQF_CTL_0_PFFCDSIZE_MASK 2156,156721
#define I40E_PFQF_CTL_0_HASHLUTSIZE_SHIFT 2157,156811
#define I40E_PFQF_CTL_0_HASHLUTSIZE_MASK 2158,156856
#define I40E_PFQF_CTL_0_FD_ENA_SHIFT 2159,156948
#define I40E_PFQF_CTL_0_FD_ENA_MASK 2160,156993
#define I40E_PFQF_CTL_0_ETYPE_ENA_SHIFT 2161,157080
#define I40E_PFQF_CTL_0_ETYPE_ENA_MASK 2162,157125
#define I40E_PFQF_CTL_0_MACVLAN_ENA_SHIFT 2163,157215
#define I40E_PFQF_CTL_0_MACVLAN_ENA_MASK 2164,157260
#define I40E_PFQF_CTL_0_VFFCHSIZE_SHIFT 2165,157352
#define I40E_PFQF_CTL_0_VFFCHSIZE_MASK 2166,157397
#define I40E_PFQF_CTL_0_VFFCDSIZE_SHIFT 2167,157487
#define I40E_PFQF_CTL_0_VFFCDSIZE_MASK 2168,157532
#define I40E_PFQF_CTL_1 2169,157622
#define I40E_PFQF_CTL_1_CLEARFDTABLE_SHIFT 2170,157695
#define I40E_PFQF_CTL_1_CLEARFDTABLE_MASK 2171,157740
#define I40E_PFQF_FDALLOC 2172,157834
#define I40E_PFQF_FDALLOC_FDALLOC_SHIFT 2173,157904
#define I40E_PFQF_FDALLOC_FDALLOC_MASK 2174,157946
#define I40E_PFQF_FDALLOC_FDBEST_SHIFT 2175,158035
#define I40E_PFQF_FDALLOC_FDBEST_MASK 2176,158077
#define I40E_PFQF_FDSTAT 2177,158165
#define I40E_PFQF_FDSTAT_GUARANT_CNT_SHIFT 2178,158238
#define I40E_PFQF_FDSTAT_GUARANT_CNT_MASK 2179,158283
#define I40E_PFQF_FDSTAT_BEST_CNT_SHIFT 2180,158380
#define I40E_PFQF_FDSTAT_BEST_CNT_MASK 2181,158426
#define I40E_PFQF_HENA(2182,158520
#define I40E_PFQF_HENA_MAX_INDEX 2183,158621
#define I40E_PFQF_HENA_PTYPE_ENA_SHIFT 2184,158662
#define I40E_PFQF_HENA_PTYPE_ENA_MASK 2185,158703
#define I40E_PFQF_HKEY(2186,158796
#define I40E_PFQF_HKEY_MAX_INDEX 2187,158894
#define I40E_PFQF_HKEY_KEY_0_SHIFT 2188,158932
#define I40E_PFQF_HKEY_KEY_0_MASK 2189,158969
#define I40E_PFQF_HKEY_KEY_1_SHIFT 2190,159048
#define I40E_PFQF_HKEY_KEY_1_MASK 2191,159085
#define I40E_PFQF_HKEY_KEY_2_SHIFT 2192,159164
#define I40E_PFQF_HKEY_KEY_2_MASK 2193,159202
#define I40E_PFQF_HKEY_KEY_3_SHIFT 2194,159281
#define I40E_PFQF_HKEY_KEY_3_MASK 2195,159319
#define I40E_PFQF_HLUT(2196,159398
#define I40E_PFQF_HLUT_MAX_INDEX 2197,159496
#define I40E_PFQF_HLUT_LUT0_SHIFT 2198,159534
#define I40E_PFQF_HLUT_LUT0_MASK 2199,159570
#define I40E_PFQF_HLUT_LUT1_SHIFT 2200,159647
#define I40E_PFQF_HLUT_LUT1_MASK 2201,159683
#define I40E_PFQF_HLUT_LUT2_SHIFT 2202,159760
#define I40E_PFQF_HLUT_LUT2_MASK 2203,159797
#define I40E_PFQF_HLUT_LUT3_SHIFT 2204,159874
#define I40E_PFQF_HLUT_LUT3_MASK 2205,159911
#define I40E_PRTQF_CTL_0 2206,159988
#define I40E_PRTQF_CTL_0_HSYM_ENA_SHIFT 2207,160058
#define I40E_PRTQF_CTL_0_HSYM_ENA_MASK 2208,160100
#define I40E_PRTQF_FD_FLXINSET(2209,160188
#define I40E_PRTQF_FD_FLXINSET_MAX_INDEX 2210,160293
#define I40E_PRTQF_FD_FLXINSET_INSET_SHIFT 2211,160339
#define I40E_PRTQF_FD_FLXINSET_INSET_MASK 2212,160384
#define I40E_PRTQF_FD_MSK(2213,160479
#define I40E_PRTQF_FD_MSK_MAX_INDEX 2214,160603
#define I40E_PRTQF_FD_MSK_MASK_SHIFT 2215,160645
#define I40E_PRTQF_FD_MSK_MASK_MASK 2216,160686
#define I40E_PRTQF_FD_MSK_OFFSET_SHIFT 2217,160773
#define I40E_PRTQF_FD_MSK_OFFSET_MASK 2218,160815
#define I40E_PRTQF_FLX_PIT(2219,160902
#define I40E_PRTQF_FLX_PIT_MAX_INDEX 2220,161007
#define I40E_PRTQF_FLX_PIT_SOURCE_OFF_SHIFT 2221,161053
#define I40E_PRTQF_FLX_PIT_SOURCE_OFF_MASK 2222,161099
#define I40E_PRTQF_FLX_PIT_FSIZE_SHIFT 2223,161196
#define I40E_PRTQF_FLX_PIT_FSIZE_MASK 2224,161242
#define I40E_PRTQF_FLX_PIT_DEST_OFF_SHIFT 2225,161334
#define I40E_PRTQF_FLX_PIT_DEST_OFF_MASK 2226,161381
#define I40E_VFQF_HENA1(2227,161476
#define I40E_VFQF_HENA1_MAX_INDEX 2228,161605
#define I40E_VFQF_HENA1_PTYPE_ENA_SHIFT 2229,161647
#define I40E_VFQF_HENA1_PTYPE_ENA_MASK 2230,161689
#define I40E_VFQF_HKEY1(2231,161784
#define I40E_VFQF_HKEY1_MAX_INDEX 2232,161910
#define I40E_VFQF_HKEY1_KEY_0_SHIFT 2233,161949
#define I40E_VFQF_HKEY1_KEY_0_MASK 2234,161987
#define I40E_VFQF_HKEY1_KEY_1_SHIFT 2235,162068
#define I40E_VFQF_HKEY1_KEY_1_MASK 2236,162106
#define I40E_VFQF_HKEY1_KEY_2_SHIFT 2237,162187
#define I40E_VFQF_HKEY1_KEY_2_MASK 2238,162226
#define I40E_VFQF_HKEY1_KEY_3_SHIFT 2239,162307
#define I40E_VFQF_HKEY1_KEY_3_MASK 2240,162346
#define I40E_VFQF_HLUT1(2241,162427
#define I40E_VFQF_HLUT1_MAX_INDEX 2242,162552
#define I40E_VFQF_HLUT1_LUT0_SHIFT 2243,162590
#define I40E_VFQF_HLUT1_LUT0_MASK 2244,162627
#define I40E_VFQF_HLUT1_LUT1_SHIFT 2245,162705
#define I40E_VFQF_HLUT1_LUT1_MASK 2246,162742
#define I40E_VFQF_HLUT1_LUT2_SHIFT 2247,162820
#define I40E_VFQF_HLUT1_LUT2_MASK 2248,162858
#define I40E_VFQF_HLUT1_LUT3_SHIFT 2249,162936
#define I40E_VFQF_HLUT1_LUT3_MASK 2250,162974
#define I40E_VFQF_HREGION1(2251,163052
#define I40E_VFQF_HREGION1_MAX_INDEX 2252,163189
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_0_SHIFT 2253,163239
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_0_MASK 2254,163289
#define I40E_VFQF_HREGION1_REGION_0_SHIFT 2255,163393
#define I40E_VFQF_HREGION1_REGION_0_MASK 2256,163443
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_1_SHIFT 2257,163541
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_1_MASK 2258,163591
#define I40E_VFQF_HREGION1_REGION_1_SHIFT 2259,163695
#define I40E_VFQF_HREGION1_REGION_1_MASK 2260,163745
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_2_SHIFT 2261,163843
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_2_MASK 2262,163893
#define I40E_VFQF_HREGION1_REGION_2_SHIFT 2263,163997
#define I40E_VFQF_HREGION1_REGION_2_MASK 2264,164047
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_3_SHIFT 2265,164145
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_3_MASK 2266,164196
#define I40E_VFQF_HREGION1_REGION_3_SHIFT 2267,164300
#define I40E_VFQF_HREGION1_REGION_3_MASK 2268,164351
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_4_SHIFT 2269,164449
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_4_MASK 2270,164500
#define I40E_VFQF_HREGION1_REGION_4_SHIFT 2271,164604
#define I40E_VFQF_HREGION1_REGION_4_MASK 2272,164655
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_5_SHIFT 2273,164753
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_5_MASK 2274,164804
#define I40E_VFQF_HREGION1_REGION_5_SHIFT 2275,164908
#define I40E_VFQF_HREGION1_REGION_5_MASK 2276,164959
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_6_SHIFT 2277,165057
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_6_MASK 2278,165108
#define I40E_VFQF_HREGION1_REGION_6_SHIFT 2279,165212
#define I40E_VFQF_HREGION1_REGION_6_MASK 2280,165263
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_7_SHIFT 2281,165361
#define I40E_VFQF_HREGION1_OVERRIDE_ENA_7_MASK 2282,165412
#define I40E_VFQF_HREGION1_REGION_7_SHIFT 2283,165516
#define I40E_VFQF_HREGION1_REGION_7_MASK 2284,165567
#define I40E_VPQF_CTL(2285,165665
#define I40E_VPQF_CTL_MAX_INDEX 2286,165762
#define I40E_VPQF_CTL_PEHSIZE_SHIFT 2287,165802
#define I40E_VPQF_CTL_PEHSIZE_MASK 2288,165840
#define I40E_VPQF_CTL_PEDSIZE_SHIFT 2289,165921
#define I40E_VPQF_CTL_PEDSIZE_MASK 2290,165959
#define I40E_VPQF_CTL_FCHSIZE_SHIFT 2291,166040
#define I40E_VPQF_CTL_FCHSIZE_MASK 2292,166079
#define I40E_VPQF_CTL_FCDSIZE_SHIFT 2293,166159
#define I40E_VPQF_CTL_FCDSIZE_MASK 2294,166198
#define I40E_VSIQF_CTL(2295,166278
#define I40E_VSIQF_CTL_MAX_INDEX 2296,166381
#define I40E_VSIQF_CTL_FCOE_ENA_SHIFT 2297,166426
#define I40E_VSIQF_CTL_FCOE_ENA_MASK 2298,166469
#define I40E_VSIQF_CTL_PETCP_ENA_SHIFT 2299,166556
#define I40E_VSIQF_CTL_PETCP_ENA_MASK 2300,166599
#define I40E_VSIQF_CTL_PEUUDP_ENA_SHIFT 2301,166687
#define I40E_VSIQF_CTL_PEUUDP_ENA_MASK 2302,166730
#define I40E_VSIQF_CTL_PEMUDP_ENA_SHIFT 2303,166819
#define I40E_VSIQF_CTL_PEMUDP_ENA_MASK 2304,166862
#define I40E_VSIQF_CTL_PEUFRAG_ENA_SHIFT 2305,166951
#define I40E_VSIQF_CTL_PEUFRAG_ENA_MASK 2306,166994
#define I40E_VSIQF_CTL_PEMFRAG_ENA_SHIFT 2307,167084
#define I40E_VSIQF_CTL_PEMFRAG_ENA_MASK 2308,167127
#define I40E_VSIQF_TCREGION(2309,167217
#define I40E_VSIQF_TCREGION_MAX_INDEX 2310,167351
#define I40E_VSIQF_TCREGION_TC_OFFSET_SHIFT 2311,167398
#define I40E_VSIQF_TCREGION_TC_OFFSET_MASK 2312,167445
#define I40E_VSIQF_TCREGION_TC_SIZE_SHIFT 2313,167544
#define I40E_VSIQF_TCREGION_TC_SIZE_MASK 2314,167591
#define I40E_VSIQF_TCREGION_TC_OFFSET2_SHIFT 2315,167686
#define I40E_VSIQF_TCREGION_TC_OFFSET2_MASK 2316,167734
#define I40E_VSIQF_TCREGION_TC_SIZE2_SHIFT 2317,167834
#define I40E_VSIQF_TCREGION_TC_SIZE2_MASK 2318,167882
#define I40E_GL_FCOECRC(2319,167978
#define I40E_GL_FCOECRC_MAX_INDEX 2320,168078
#define I40E_GL_FCOECRC_FCOECRC_SHIFT 2321,168120
#define I40E_GL_FCOECRC_FCOECRC_MASK 2322,168160
#define I40E_GL_FCOEDDPC(2323,168251
#define I40E_GL_FCOEDDPC_MAX_INDEX 2324,168353
#define I40E_GL_FCOEDDPC_FCOEDDPC_SHIFT 2325,168397
#define I40E_GL_FCOEDDPC_FCOEDDPC_MASK 2326,168439
#define I40E_GL_FCOEDIFEC(2327,168534
#define I40E_GL_FCOEDIFEC_MAX_INDEX 2328,168638
#define I40E_GL_FCOEDIFEC_FCOEDIFRC_SHIFT 2329,168684
#define I40E_GL_FCOEDIFEC_FCOEDIFRC_MASK 2330,168728
#define I40E_GL_FCOEDIFTCL(2331,168827
#define I40E_GL_FCOEDIFTCL_MAX_INDEX 2332,168932
#define I40E_GL_FCOEDIFTCL_FCOEDIFTC_SHIFT 2333,168979
#define I40E_GL_FCOEDIFTCL_FCOEDIFTC_MASK 2334,169024
#define I40E_GL_FCOEDIXEC(2335,169125
#define I40E_GL_FCOEDIXEC_MAX_INDEX 2336,169229
#define I40E_GL_FCOEDIXEC_FCOEDIXEC_SHIFT 2337,169275
#define I40E_GL_FCOEDIXEC_FCOEDIXEC_MASK 2338,169319
#define I40E_GL_FCOEDIXVC(2339,169418
#define I40E_GL_FCOEDIXVC_MAX_INDEX 2340,169522
#define I40E_GL_FCOEDIXVC_FCOEDIXVC_SHIFT 2341,169568
#define I40E_GL_FCOEDIXVC_FCOEDIXVC_MASK 2342,169612
#define I40E_GL_FCOEDWRCH(2343,169711
#define I40E_GL_FCOEDWRCH_MAX_INDEX 2344,169815
#define I40E_GL_FCOEDWRCH_FCOEDWRCH_SHIFT 2345,169861
#define I40E_GL_FCOEDWRCH_FCOEDWRCH_MASK 2346,169905
#define I40E_GL_FCOEDWRCL(2347,170000
#define I40E_GL_FCOEDWRCL_MAX_INDEX 2348,170104
#define I40E_GL_FCOEDWRCL_FCOEDWRCL_SHIFT 2349,170150
#define I40E_GL_FCOEDWRCL_FCOEDWRCL_MASK 2350,170194
#define I40E_GL_FCOEDWTCH(2351,170293
#define I40E_GL_FCOEDWTCH_MAX_INDEX 2352,170397
#define I40E_GL_FCOEDWTCH_FCOEDWTCH_SHIFT 2353,170443
#define I40E_GL_FCOEDWTCH_FCOEDWTCH_MASK 2354,170487
#define I40E_GL_FCOEDWTCL(2355,170582
#define I40E_GL_FCOEDWTCL_MAX_INDEX 2356,170686
#define I40E_GL_FCOEDWTCL_FCOEDWTCL_SHIFT 2357,170732
#define I40E_GL_FCOEDWTCL_FCOEDWTCL_MASK 2358,170776
#define I40E_GL_FCOELAST(2359,170875
#define I40E_GL_FCOELAST_MAX_INDEX 2360,170977
#define I40E_GL_FCOELAST_FCOELAST_SHIFT 2361,171021
#define I40E_GL_FCOELAST_FCOELAST_MASK 2362,171063
#define I40E_GL_FCOEPRC(2363,171158
#define I40E_GL_FCOEPRC_MAX_INDEX 2364,171258
#define I40E_GL_FCOEPRC_FCOEPRC_SHIFT 2365,171300
#define I40E_GL_FCOEPRC_FCOEPRC_MASK 2366,171340
#define I40E_GL_FCOEPTC(2367,171431
#define I40E_GL_FCOEPTC_MAX_INDEX 2368,171531
#define I40E_GL_FCOEPTC_FCOEPTC_SHIFT 2369,171573
#define I40E_GL_FCOEPTC_FCOEPTC_MASK 2370,171613
#define I40E_GL_FCOERPDC(2371,171704
#define I40E_GL_FCOERPDC_MAX_INDEX 2372,171806
#define I40E_GL_FCOERPDC_FCOERPDC_SHIFT 2373,171850
#define I40E_GL_FCOERPDC_FCOERPDC_MASK 2374,171892
#define I40E_GL_RXERR1_L(2375,171987
#define I40E_GL_RXERR1_L_MAX_INDEX 2376,172090
#define I40E_GL_RXERR1_L_FCOEDIFRC_SHIFT 2377,172135
#define I40E_GL_RXERR1_L_FCOEDIFRC_MASK 2378,172178
#define I40E_GL_RXERR2_L(2379,172275
#define I40E_GL_RXERR2_L_MAX_INDEX 2380,172378
#define I40E_GL_RXERR2_L_FCOEDIXAC_SHIFT 2381,172423
#define I40E_GL_RXERR2_L_FCOEDIXAC_MASK 2382,172466
#define I40E_GLPRT_BPRCH(2383,172563
#define I40E_GLPRT_BPRCH_MAX_INDEX 2384,172660
#define I40E_GLPRT_BPRCH_UPRCH_SHIFT 2385,172699
#define I40E_GLPRT_BPRCH_UPRCH_MASK 2386,172738
#define I40E_GLPRT_BPRCL(2387,172823
#define I40E_GLPRT_BPRCL_MAX_INDEX 2388,172920
#define I40E_GLPRT_BPRCL_UPRCH_SHIFT 2389,172959
#define I40E_GLPRT_BPRCL_UPRCH_MASK 2390,172998
#define I40E_GLPRT_BPTCH(2391,173087
#define I40E_GLPRT_BPTCH_MAX_INDEX 2392,173184
#define I40E_GLPRT_BPTCH_UPRCH_SHIFT 2393,173223
#define I40E_GLPRT_BPTCH_UPRCH_MASK 2394,173262
#define I40E_GLPRT_BPTCL(2395,173347
#define I40E_GLPRT_BPTCL_MAX_INDEX 2396,173444
#define I40E_GLPRT_BPTCL_UPRCH_SHIFT 2397,173483
#define I40E_GLPRT_BPTCL_UPRCH_MASK 2398,173522
#define I40E_GLPRT_CRCERRS(2399,173611
#define I40E_GLPRT_CRCERRS_MAX_INDEX 2400,173712
#define I40E_GLPRT_CRCERRS_CRCERRS_SHIFT 2401,173755
#define I40E_GLPRT_CRCERRS_CRCERRS_MASK 2402,173798
#define I40E_GLPRT_GORCH(2403,173895
#define I40E_GLPRT_GORCH_MAX_INDEX 2404,173992
#define I40E_GLPRT_GORCH_GORCH_SHIFT 2405,174031
#define I40E_GLPRT_GORCH_GORCH_MASK 2406,174070
#define I40E_GLPRT_GORCL(2407,174155
#define I40E_GLPRT_GORCL_MAX_INDEX 2408,174252
#define I40E_GLPRT_GORCL_GORCL_SHIFT 2409,174291
#define I40E_GLPRT_GORCL_GORCL_MASK 2410,174330
#define I40E_GLPRT_GOTCH(2411,174419
#define I40E_GLPRT_GOTCH_MAX_INDEX 2412,174516
#define I40E_GLPRT_GOTCH_GOTCH_SHIFT 2413,174555
#define I40E_GLPRT_GOTCH_GOTCH_MASK 2414,174594
#define I40E_GLPRT_GOTCL(2415,174679
#define I40E_GLPRT_GOTCL_MAX_INDEX 2416,174776
#define I40E_GLPRT_GOTCL_GOTCL_SHIFT 2417,174815
#define I40E_GLPRT_GOTCL_GOTCL_MASK 2418,174854
#define I40E_GLPRT_ILLERRC(2419,174943
#define I40E_GLPRT_ILLERRC_MAX_INDEX 2420,175044
#define I40E_GLPRT_ILLERRC_ILLERRC_SHIFT 2421,175087
#define I40E_GLPRT_ILLERRC_ILLERRC_MASK 2422,175130
#define I40E_GLPRT_LDPC(2423,175227
#define I40E_GLPRT_LDPC_MAX_INDEX 2424,175322
#define I40E_GLPRT_LDPC_LDPC_SHIFT 2425,175359
#define I40E_GLPRT_LDPC_LDPC_MASK 2426,175396
#define I40E_GLPRT_LXOFFRXC(2427,175481
#define I40E_GLPRT_LXOFFRXC_MAX_INDEX 2428,175586
#define I40E_GLPRT_LXOFFRXC_LXOFFRXCNT_SHIFT 2429,175633
#define I40E_GLPRT_LXOFFRXC_LXOFFRXCNT_MASK 2430,175680
#define I40E_GLPRT_LXOFFTXC(2431,175785
#define I40E_GLPRT_LXOFFTXC_MAX_INDEX 2432,175888
#define I40E_GLPRT_LXOFFTXC_LXOFFTXC_SHIFT 2433,175933
#define I40E_GLPRT_LXOFFTXC_LXOFFTXC_MASK 2434,175978
#define I40E_GLPRT_LXONRXC(2435,176079
#define I40E_GLPRT_LXONRXC_MAX_INDEX 2436,176182
#define I40E_GLPRT_LXONRXC_LXONRXCNT_SHIFT 2437,176227
#define I40E_GLPRT_LXONRXC_LXONRXCNT_MASK 2438,176272
#define I40E_GLPRT_LXONTXC(2439,176373
#define I40E_GLPRT_LXONTXC_MAX_INDEX 2440,176474
#define I40E_GLPRT_LXONTXC_LXONTXC_SHIFT 2441,176517
#define I40E_GLPRT_LXONTXC_LXONTXC_MASK 2442,176560
#define I40E_GLPRT_MLFC(2443,176657
#define I40E_GLPRT_MLFC_MAX_INDEX 2444,176752
#define I40E_GLPRT_MLFC_MLFC_SHIFT 2445,176789
#define I40E_GLPRT_MLFC_MLFC_MASK 2446,176826
#define I40E_GLPRT_MPRCH(2447,176911
#define I40E_GLPRT_MPRCH_MAX_INDEX 2448,177008
#define I40E_GLPRT_MPRCH_MPRCH_SHIFT 2449,177047
#define I40E_GLPRT_MPRCH_MPRCH_MASK 2450,177086
#define I40E_GLPRT_MPRCL(2451,177171
#define I40E_GLPRT_MPRCL_MAX_INDEX 2452,177268
#define I40E_GLPRT_MPRCL_MPRCL_SHIFT 2453,177307
#define I40E_GLPRT_MPRCL_MPRCL_MASK 2454,177346
#define I40E_GLPRT_MPTCH(2455,177435
#define I40E_GLPRT_MPTCH_MAX_INDEX 2456,177532
#define I40E_GLPRT_MPTCH_MPTCH_SHIFT 2457,177571
#define I40E_GLPRT_MPTCH_MPTCH_MASK 2458,177610
#define I40E_GLPRT_MPTCL(2459,177695
#define I40E_GLPRT_MPTCL_MAX_INDEX 2460,177792
#define I40E_GLPRT_MPTCL_MPTCL_SHIFT 2461,177831
#define I40E_GLPRT_MPTCL_MPTCL_MASK 2462,177870
#define I40E_GLPRT_MRFC(2463,177959
#define I40E_GLPRT_MRFC_MAX_INDEX 2464,178054
#define I40E_GLPRT_MRFC_MRFC_SHIFT 2465,178091
#define I40E_GLPRT_MRFC_MRFC_MASK 2466,178128
#define I40E_GLPRT_PRC1023H(2467,178213
#define I40E_GLPRT_PRC1023H_MAX_INDEX 2468,178316
#define I40E_GLPRT_PRC1023H_PRC1023H_SHIFT 2469,178361
#define I40E_GLPRT_PRC1023H_PRC1023H_MASK 2470,178406
#define I40E_GLPRT_PRC1023L(2471,178503
#define I40E_GLPRT_PRC1023L_MAX_INDEX 2472,178606
#define I40E_GLPRT_PRC1023L_PRC1023L_SHIFT 2473,178651
#define I40E_GLPRT_PRC1023L_PRC1023L_MASK 2474,178696
#define I40E_GLPRT_PRC127H(2475,178797
#define I40E_GLPRT_PRC127H_MAX_INDEX 2476,178898
#define I40E_GLPRT_PRC127H_PRC127H_SHIFT 2477,178941
#define I40E_GLPRT_PRC127H_PRC127H_MASK 2478,178984
#define I40E_GLPRT_PRC127L(2479,179077
#define I40E_GLPRT_PRC127L_MAX_INDEX 2480,179178
#define I40E_GLPRT_PRC127L_PRC127L_SHIFT 2481,179221
#define I40E_GLPRT_PRC127L_PRC127L_MASK 2482,179264
#define I40E_GLPRT_PRC1522H(2483,179361
#define I40E_GLPRT_PRC1522H_MAX_INDEX 2484,179464
#define I40E_GLPRT_PRC1522H_PRC1522H_SHIFT 2485,179509
#define I40E_GLPRT_PRC1522H_PRC1522H_MASK 2486,179554
#define I40E_GLPRT_PRC1522L(2487,179651
#define I40E_GLPRT_PRC1522L_MAX_INDEX 2488,179754
#define I40E_GLPRT_PRC1522L_PRC1522L_SHIFT 2489,179799
#define I40E_GLPRT_PRC1522L_PRC1522L_MASK 2490,179844
#define I40E_GLPRT_PRC255H(2491,179945
#define I40E_GLPRT_PRC255H_MAX_INDEX 2492,180049
#define I40E_GLPRT_PRC255H_PRTPRC255H_SHIFT 2493,180095
#define I40E_GLPRT_PRC255H_PRTPRC255H_MASK 2494,180141
#define I40E_GLPRT_PRC255L(2495,180240
#define I40E_GLPRT_PRC255L_MAX_INDEX 2496,180341
#define I40E_GLPRT_PRC255L_PRC255L_SHIFT 2497,180384
#define I40E_GLPRT_PRC255L_PRC255L_MASK 2498,180427
#define I40E_GLPRT_PRC511H(2499,180524
#define I40E_GLPRT_PRC511H_MAX_INDEX 2500,180625
#define I40E_GLPRT_PRC511H_PRC511H_SHIFT 2501,180668
#define I40E_GLPRT_PRC511H_PRC511H_MASK 2502,180711
#define I40E_GLPRT_PRC511L(2503,180804
#define I40E_GLPRT_PRC511L_MAX_INDEX 2504,180905
#define I40E_GLPRT_PRC511L_PRC511L_SHIFT 2505,180948
#define I40E_GLPRT_PRC511L_PRC511L_MASK 2506,180991
#define I40E_GLPRT_PRC64H(2507,181088
#define I40E_GLPRT_PRC64H_MAX_INDEX 2508,181187
#define I40E_GLPRT_PRC64H_PRC64H_SHIFT 2509,181228
#define I40E_GLPRT_PRC64H_PRC64H_MASK 2510,181269
#define I40E_GLPRT_PRC64L(2511,181358
#define I40E_GLPRT_PRC64L_MAX_INDEX 2512,181457
#define I40E_GLPRT_PRC64L_PRC64L_SHIFT 2513,181498
#define I40E_GLPRT_PRC64L_PRC64L_MASK 2514,181539
#define I40E_GLPRT_PRC9522H(2515,181632
#define I40E_GLPRT_PRC9522H_MAX_INDEX 2516,181735
#define I40E_GLPRT_PRC9522H_PRC1522H_SHIFT 2517,181780
#define I40E_GLPRT_PRC9522H_PRC1522H_MASK 2518,181825
#define I40E_GLPRT_PRC9522L(2519,181922
#define I40E_GLPRT_PRC9522L_MAX_INDEX 2520,182025
#define I40E_GLPRT_PRC9522L_PRC1522L_SHIFT 2521,182070
#define I40E_GLPRT_PRC9522L_PRC1522L_MASK 2522,182115
#define I40E_GLPRT_PTC1023H(2523,182216
#define I40E_GLPRT_PTC1023H_MAX_INDEX 2524,182319
#define I40E_GLPRT_PTC1023H_PTC1023H_SHIFT 2525,182364
#define I40E_GLPRT_PTC1023H_PTC1023H_MASK 2526,182409
#define I40E_GLPRT_PTC1023L(2527,182506
#define I40E_GLPRT_PTC1023L_MAX_INDEX 2528,182609
#define I40E_GLPRT_PTC1023L_PTC1023L_SHIFT 2529,182654
#define I40E_GLPRT_PTC1023L_PTC1023L_MASK 2530,182699
#define I40E_GLPRT_PTC127H(2531,182800
#define I40E_GLPRT_PTC127H_MAX_INDEX 2532,182901
#define I40E_GLPRT_PTC127H_PTC127H_SHIFT 2533,182944
#define I40E_GLPRT_PTC127H_PTC127H_MASK 2534,182987
#define I40E_GLPRT_PTC127L(2535,183080
#define I40E_GLPRT_PTC127L_MAX_INDEX 2536,183181
#define I40E_GLPRT_PTC127L_PTC127L_SHIFT 2537,183224
#define I40E_GLPRT_PTC127L_PTC127L_MASK 2538,183267
#define I40E_GLPRT_PTC1522H(2539,183364
#define I40E_GLPRT_PTC1522H_MAX_INDEX 2540,183467
#define I40E_GLPRT_PTC1522H_PTC1522H_SHIFT 2541,183512
#define I40E_GLPRT_PTC1522H_PTC1522H_MASK 2542,183557
#define I40E_GLPRT_PTC1522L(2543,183654
#define I40E_GLPRT_PTC1522L_MAX_INDEX 2544,183757
#define I40E_GLPRT_PTC1522L_PTC1522L_SHIFT 2545,183802
#define I40E_GLPRT_PTC1522L_PTC1522L_MASK 2546,183847
#define I40E_GLPRT_PTC255H(2547,183948
#define I40E_GLPRT_PTC255H_MAX_INDEX 2548,184049
#define I40E_GLPRT_PTC255H_PTC255H_SHIFT 2549,184092
#define I40E_GLPRT_PTC255H_PTC255H_MASK 2550,184135
#define I40E_GLPRT_PTC255L(2551,184228
#define I40E_GLPRT_PTC255L_MAX_INDEX 2552,184329
#define I40E_GLPRT_PTC255L_PTC255L_SHIFT 2553,184372
#define I40E_GLPRT_PTC255L_PTC255L_MASK 2554,184415
#define I40E_GLPRT_PTC511H(2555,184512
#define I40E_GLPRT_PTC511H_MAX_INDEX 2556,184613
#define I40E_GLPRT_PTC511H_PTC511H_SHIFT 2557,184656
#define I40E_GLPRT_PTC511H_PTC511H_MASK 2558,184699
#define I40E_GLPRT_PTC511L(2559,184792
#define I40E_GLPRT_PTC511L_MAX_INDEX 2560,184893
#define I40E_GLPRT_PTC511L_PTC511L_SHIFT 2561,184936
#define I40E_GLPRT_PTC511L_PTC511L_MASK 2562,184979
#define I40E_GLPRT_PTC64H(2563,185076
#define I40E_GLPRT_PTC64H_MAX_INDEX 2564,185175
#define I40E_GLPRT_PTC64H_PTC64H_SHIFT 2565,185216
#define I40E_GLPRT_PTC64H_PTC64H_MASK 2566,185257
#define I40E_GLPRT_PTC64L(2567,185346
#define I40E_GLPRT_PTC64L_MAX_INDEX 2568,185445
#define I40E_GLPRT_PTC64L_PTC64L_SHIFT 2569,185486
#define I40E_GLPRT_PTC64L_PTC64L_MASK 2570,185527
#define I40E_GLPRT_PTC9522H(2571,185620
#define I40E_GLPRT_PTC9522H_MAX_INDEX 2572,185723
#define I40E_GLPRT_PTC9522H_PTC9522H_SHIFT 2573,185768
#define I40E_GLPRT_PTC9522H_PTC9522H_MASK 2574,185813
#define I40E_GLPRT_PTC9522L(2575,185910
#define I40E_GLPRT_PTC9522L_MAX_INDEX 2576,186013
#define I40E_GLPRT_PTC9522L_PTC9522L_SHIFT 2577,186058
#define I40E_GLPRT_PTC9522L_PTC9522L_MASK 2578,186103
#define I40E_GLPRT_PXOFFRXC(2579,186204
#define I40E_GLPRT_PXOFFRXC_MAX_INDEX 2580,186334
#define I40E_GLPRT_PXOFFRXC_PRPXOFFRXCNT_SHIFT 2581,186383
#define I40E_GLPRT_PXOFFRXC_PRPXOFFRXCNT_MASK 2582,186432
#define I40E_GLPRT_PXOFFTXC(2583,186541
#define I40E_GLPRT_PXOFFTXC_MAX_INDEX 2584,186671
#define I40E_GLPRT_PXOFFTXC_PRPXOFFTXCNT_SHIFT 2585,186720
#define I40E_GLPRT_PXOFFTXC_PRPXOFFTXCNT_MASK 2586,186769
#define I40E_GLPRT_PXONRXC(2587,186878
#define I40E_GLPRT_PXONRXC_MAX_INDEX 2588,187006
#define I40E_GLPRT_PXONRXC_PRPXONRXCNT_SHIFT 2589,187053
#define I40E_GLPRT_PXONRXC_PRPXONRXCNT_MASK 2590,187100
#define I40E_GLPRT_PXONTXC(2591,187205
#define I40E_GLPRT_PXONTXC_MAX_INDEX 2592,187331
#define I40E_GLPRT_PXONTXC_PRPXONTXC_SHIFT 2593,187376
#define I40E_GLPRT_PXONTXC_PRPXONTXC_MASK 2594,187421
#define I40E_GLPRT_RDPC(2595,187522
#define I40E_GLPRT_RDPC_MAX_INDEX 2596,187617
#define I40E_GLPRT_RDPC_RDPC_SHIFT 2597,187654
#define I40E_GLPRT_RDPC_RDPC_MASK 2598,187691
#define I40E_GLPRT_RFC(2599,187776
#define I40E_GLPRT_RFC_MAX_INDEX 2600,187869
#define I40E_GLPRT_RFC_RFC_SHIFT 2601,187904
#define I40E_GLPRT_RFC_RFC_MASK 2602,187939
#define I40E_GLPRT_RJC(2603,188020
#define I40E_GLPRT_RJC_MAX_INDEX 2604,188113
#define I40E_GLPRT_RJC_RJC_SHIFT 2605,188148
#define I40E_GLPRT_RJC_RJC_MASK 2606,188183
#define I40E_GLPRT_RLEC(2607,188264
#define I40E_GLPRT_RLEC_MAX_INDEX 2608,188359
#define I40E_GLPRT_RLEC_RLEC_SHIFT 2609,188396
#define I40E_GLPRT_RLEC_RLEC_MASK 2610,188433
#define I40E_GLPRT_ROC(2611,188518
#define I40E_GLPRT_ROC_MAX_INDEX 2612,188611
#define I40E_GLPRT_ROC_ROC_SHIFT 2613,188646
#define I40E_GLPRT_ROC_ROC_MASK 2614,188681
#define I40E_GLPRT_RUC(2615,188762
#define I40E_GLPRT_RUC_MAX_INDEX 2616,188855
#define I40E_GLPRT_RUC_RUC_SHIFT 2617,188890
#define I40E_GLPRT_RUC_RUC_MASK 2618,188925
#define I40E_GLPRT_RUPP(2619,189006
#define I40E_GLPRT_RUPP_MAX_INDEX 2620,189101
#define I40E_GLPRT_RUPP_RUPP_SHIFT 2621,189138
#define I40E_GLPRT_RUPP_RUPP_MASK 2622,189175
#define I40E_GLPRT_RXON2OFFCNT(2623,189260
#define I40E_GLPRT_RXON2OFFCNT_MAX_INDEX 2624,189394
#define I40E_GLPRT_RXON2OFFCNT_PRRXON2OFFCNT_SHIFT 2625,189447
#define I40E_GLPRT_RXON2OFFCNT_PRRXON2OFFCNT_MASK 2626,189500
#define I40E_GLPRT_TDOLD(2627,189617
#define I40E_GLPRT_TDOLD_MAX_INDEX 2628,189720
#define I40E_GLPRT_TDOLD_GLPRT_TDOLD_SHIFT 2629,189765
#define I40E_GLPRT_TDOLD_GLPRT_TDOLD_MASK 2630,189810
#define I40E_GLPRT_TDPC(2631,189911
#define I40E_GLPRT_TDPC_MAX_INDEX 2632,190006
#define I40E_GLPRT_TDPC_TDPC_SHIFT 2633,190043
#define I40E_GLPRT_TDPC_TDPC_MASK 2634,190080
#define I40E_GLPRT_UPRCH(2635,190165
#define I40E_GLPRT_UPRCH_MAX_INDEX 2636,190262
#define I40E_GLPRT_UPRCH_UPRCH_SHIFT 2637,190301
#define I40E_GLPRT_UPRCH_UPRCH_MASK 2638,190340
#define I40E_GLPRT_UPRCL(2639,190425
#define I40E_GLPRT_UPRCL_MAX_INDEX 2640,190522
#define I40E_GLPRT_UPRCL_UPRCL_SHIFT 2641,190561
#define I40E_GLPRT_UPRCL_UPRCL_MASK 2642,190600
#define I40E_GLPRT_UPTCH(2643,190689
#define I40E_GLPRT_UPTCH_MAX_INDEX 2644,190786
#define I40E_GLPRT_UPTCH_UPTCH_SHIFT 2645,190825
#define I40E_GLPRT_UPTCH_UPTCH_MASK 2646,190864
#define I40E_GLPRT_UPTCL(2647,190949
#define I40E_GLPRT_UPTCL_MAX_INDEX 2648,191047
#define I40E_GLPRT_UPTCL_VUPTCH_SHIFT 2649,191087
#define I40E_GLPRT_UPTCL_VUPTCH_MASK 2650,191127
#define I40E_GLSW_BPRCH(2651,191218
#define I40E_GLSW_BPRCH_MAX_INDEX 2652,191315
#define I40E_GLSW_BPRCH_BPRCH_SHIFT 2653,191354
#define I40E_GLSW_BPRCH_BPRCH_MASK 2654,191392
#define I40E_GLSW_BPRCL(2655,191475
#define I40E_GLSW_BPRCL_MAX_INDEX 2656,191572
#define I40E_GLSW_BPRCL_BPRCL_SHIFT 2657,191611
#define I40E_GLSW_BPRCL_BPRCL_MASK 2658,191649
#define I40E_GLSW_BPTCH(2659,191736
#define I40E_GLSW_BPTCH_MAX_INDEX 2660,191833
#define I40E_GLSW_BPTCH_BPTCH_SHIFT 2661,191872
#define I40E_GLSW_BPTCH_BPTCH_MASK 2662,191910
#define I40E_GLSW_BPTCL(2663,191993
#define I40E_GLSW_BPTCL_MAX_INDEX 2664,192090
#define I40E_GLSW_BPTCL_BPTCL_SHIFT 2665,192129
#define I40E_GLSW_BPTCL_BPTCL_MASK 2666,192167
#define I40E_GLSW_GORCH(2667,192254
#define I40E_GLSW_GORCH_MAX_INDEX 2668,192351
#define I40E_GLSW_GORCH_GORCH_SHIFT 2669,192390
#define I40E_GLSW_GORCH_GORCH_MASK 2670,192428
#define I40E_GLSW_GORCL(2671,192511
#define I40E_GLSW_GORCL_MAX_INDEX 2672,192608
#define I40E_GLSW_GORCL_GORCL_SHIFT 2673,192647
#define I40E_GLSW_GORCL_GORCL_MASK 2674,192685
#define I40E_GLSW_GOTCH(2675,192772
#define I40E_GLSW_GOTCH_MAX_INDEX 2676,192869
#define I40E_GLSW_GOTCH_GOTCH_SHIFT 2677,192908
#define I40E_GLSW_GOTCH_GOTCH_MASK 2678,192946
#define I40E_GLSW_GOTCL(2679,193029
#define I40E_GLSW_GOTCL_MAX_INDEX 2680,193126
#define I40E_GLSW_GOTCL_GOTCL_SHIFT 2681,193165
#define I40E_GLSW_GOTCL_GOTCL_MASK 2682,193203
#define I40E_GLSW_MPRCH(2683,193290
#define I40E_GLSW_MPRCH_MAX_INDEX 2684,193387
#define I40E_GLSW_MPRCH_MPRCH_SHIFT 2685,193426
#define I40E_GLSW_MPRCH_MPRCH_MASK 2686,193464
#define I40E_GLSW_MPRCL(2687,193547
#define I40E_GLSW_MPRCL_MAX_INDEX 2688,193644
#define I40E_GLSW_MPRCL_MPRCL_SHIFT 2689,193683
#define I40E_GLSW_MPRCL_MPRCL_MASK 2690,193721
#define I40E_GLSW_MPTCH(2691,193808
#define I40E_GLSW_MPTCH_MAX_INDEX 2692,193905
#define I40E_GLSW_MPTCH_MPTCH_SHIFT 2693,193944
#define I40E_GLSW_MPTCH_MPTCH_MASK 2694,193982
#define I40E_GLSW_MPTCL(2695,194065
#define I40E_GLSW_MPTCL_MAX_INDEX 2696,194162
#define I40E_GLSW_MPTCL_MPTCL_SHIFT 2697,194201
#define I40E_GLSW_MPTCL_MPTCL_MASK 2698,194239
#define I40E_GLSW_RUPP(2699,194326
#define I40E_GLSW_RUPP_MAX_INDEX 2700,194421
#define I40E_GLSW_RUPP_RUPP_SHIFT 2701,194458
#define I40E_GLSW_RUPP_RUPP_MASK 2702,194494
#define I40E_GLSW_TDPC(2703,194577
#define I40E_GLSW_TDPC_MAX_INDEX 2704,194672
#define I40E_GLSW_TDPC_TDPC_SHIFT 2705,194709
#define I40E_GLSW_TDPC_TDPC_MASK 2706,194745
#define I40E_GLSW_UPRCH(2707,194828
#define I40E_GLSW_UPRCH_MAX_INDEX 2708,194925
#define I40E_GLSW_UPRCH_UPRCH_SHIFT 2709,194964
#define I40E_GLSW_UPRCH_UPRCH_MASK 2710,195002
#define I40E_GLSW_UPRCL(2711,195085
#define I40E_GLSW_UPRCL_MAX_INDEX 2712,195182
#define I40E_GLSW_UPRCL_UPRCL_SHIFT 2713,195221
#define I40E_GLSW_UPRCL_UPRCL_MASK 2714,195259
#define I40E_GLSW_UPTCH(2715,195346
#define I40E_GLSW_UPTCH_MAX_INDEX 2716,195443
#define I40E_GLSW_UPTCH_UPTCH_SHIFT 2717,195482
#define I40E_GLSW_UPTCH_UPTCH_MASK 2718,195520
#define I40E_GLSW_UPTCL(2719,195603
#define I40E_GLSW_UPTCL_MAX_INDEX 2720,195700
#define I40E_GLSW_UPTCL_UPTCL_SHIFT 2721,195739
#define I40E_GLSW_UPTCL_UPTCL_MASK 2722,195777
#define I40E_GLV_BPRCH(2723,195864
#define I40E_GLV_BPRCH_MAX_INDEX 2724,195961
#define I40E_GLV_BPRCH_BPRCH_SHIFT 2725,196000
#define I40E_GLV_BPRCH_BPRCH_MASK 2726,196037
#define I40E_GLV_BPRCL(2727,196118
#define I40E_GLV_BPRCL_MAX_INDEX 2728,196215
#define I40E_GLV_BPRCL_BPRCL_SHIFT 2729,196254
#define I40E_GLV_BPRCL_BPRCL_MASK 2730,196291
#define I40E_GLV_BPTCH(2731,196376
#define I40E_GLV_BPTCH_MAX_INDEX 2732,196473
#define I40E_GLV_BPTCH_BPTCH_SHIFT 2733,196512
#define I40E_GLV_BPTCH_BPTCH_MASK 2734,196549
#define I40E_GLV_BPTCL(2735,196630
#define I40E_GLV_BPTCL_MAX_INDEX 2736,196727
#define I40E_GLV_BPTCL_BPTCL_SHIFT 2737,196766
#define I40E_GLV_BPTCL_BPTCL_MASK 2738,196803
#define I40E_GLV_GORCH(2739,196888
#define I40E_GLV_GORCH_MAX_INDEX 2740,196985
#define I40E_GLV_GORCH_GORCH_SHIFT 2741,197024
#define I40E_GLV_GORCH_GORCH_MASK 2742,197061
#define I40E_GLV_GORCL(2743,197142
#define I40E_GLV_GORCL_MAX_INDEX 2744,197239
#define I40E_GLV_GORCL_GORCL_SHIFT 2745,197278
#define I40E_GLV_GORCL_GORCL_MASK 2746,197315
#define I40E_GLV_GOTCH(2747,197400
#define I40E_GLV_GOTCH_MAX_INDEX 2748,197497
#define I40E_GLV_GOTCH_GOTCH_SHIFT 2749,197536
#define I40E_GLV_GOTCH_GOTCH_MASK 2750,197573
#define I40E_GLV_GOTCL(2751,197654
#define I40E_GLV_GOTCL_MAX_INDEX 2752,197751
#define I40E_GLV_GOTCL_GOTCL_SHIFT 2753,197790
#define I40E_GLV_GOTCL_GOTCL_MASK 2754,197827
#define I40E_GLV_MPRCH(2755,197912
#define I40E_GLV_MPRCH_MAX_INDEX 2756,198009
#define I40E_GLV_MPRCH_MPRCH_SHIFT 2757,198048
#define I40E_GLV_MPRCH_MPRCH_MASK 2758,198085
#define I40E_GLV_MPRCL(2759,198166
#define I40E_GLV_MPRCL_MAX_INDEX 2760,198263
#define I40E_GLV_MPRCL_MPRCL_SHIFT 2761,198302
#define I40E_GLV_MPRCL_MPRCL_MASK 2762,198339
#define I40E_GLV_MPTCH(2763,198424
#define I40E_GLV_MPTCH_MAX_INDEX 2764,198521
#define I40E_GLV_MPTCH_MPTCH_SHIFT 2765,198560
#define I40E_GLV_MPTCH_MPTCH_MASK 2766,198597
#define I40E_GLV_MPTCL(2767,198678
#define I40E_GLV_MPTCL_MAX_INDEX 2768,198775
#define I40E_GLV_MPTCL_MPTCL_SHIFT 2769,198814
#define I40E_GLV_MPTCL_MPTCL_MASK 2770,198851
#define I40E_GLV_RDPC(2771,198936
#define I40E_GLV_RDPC_MAX_INDEX 2772,199031
#define I40E_GLV_RDPC_RDPC_SHIFT 2773,199068
#define I40E_GLV_RDPC_RDPC_MASK 2774,199103
#define I40E_GLV_RUPP(2775,199184
#define I40E_GLV_RUPP_MAX_INDEX 2776,199279
#define I40E_GLV_RUPP_RUPP_SHIFT 2777,199316
#define I40E_GLV_RUPP_RUPP_MASK 2778,199351
#define I40E_GLV_TEPC(2779,199432
#define I40E_GLV_TEPC_MAX_INDEX 2780,199529
#define I40E_GLV_TEPC_TEPC_SHIFT 2781,199566
#define I40E_GLV_TEPC_TEPC_MASK 2782,199601
#define I40E_GLV_UPRCH(2783,199682
#define I40E_GLV_UPRCH_MAX_INDEX 2784,199779
#define I40E_GLV_UPRCH_UPRCH_SHIFT 2785,199818
#define I40E_GLV_UPRCH_UPRCH_MASK 2786,199855
#define I40E_GLV_UPRCL(2787,199936
#define I40E_GLV_UPRCL_MAX_INDEX 2788,200033
#define I40E_GLV_UPRCL_UPRCL_SHIFT 2789,200072
#define I40E_GLV_UPRCL_UPRCL_MASK 2790,200109
#define I40E_GLV_UPTCH(2791,200194
#define I40E_GLV_UPTCH_MAX_INDEX 2792,200294
#define I40E_GLV_UPTCH_GLVUPTCH_SHIFT 2793,200336
#define I40E_GLV_UPTCH_GLVUPTCH_MASK 2794,200376
#define I40E_GLV_UPTCL(2795,200463
#define I40E_GLV_UPTCL_MAX_INDEX 2796,200560
#define I40E_GLV_UPTCL_UPTCL_SHIFT 2797,200599
#define I40E_GLV_UPTCL_UPTCL_MASK 2798,200636
#define I40E_GLVEBTC_RBCH(2799,200721
#define I40E_GLVEBTC_RBCH_MAX_INDEX 2800,200843
#define I40E_GLVEBTC_RBCH_TCBCH_SHIFT 2801,200883
#define I40E_GLVEBTC_RBCH_TCBCH_MASK 2802,200923
#define I40E_GLVEBTC_RBCL(2803,201010
#define I40E_GLVEBTC_RBCL_MAX_INDEX 2804,201132
#define I40E_GLVEBTC_RBCL_TCBCL_SHIFT 2805,201172
#define I40E_GLVEBTC_RBCL_TCBCL_MASK 2806,201212
#define I40E_GLVEBTC_RPCH(2807,201303
#define I40E_GLVEBTC_RPCH_MAX_INDEX 2808,201425
#define I40E_GLVEBTC_RPCH_TCPCH_SHIFT 2809,201465
#define I40E_GLVEBTC_RPCH_TCPCH_MASK 2810,201505
#define I40E_GLVEBTC_RPCL(2811,201592
#define I40E_GLVEBTC_RPCL_MAX_INDEX 2812,201714
#define I40E_GLVEBTC_RPCL_TCPCL_SHIFT 2813,201754
#define I40E_GLVEBTC_RPCL_TCPCL_MASK 2814,201794
#define I40E_GLVEBTC_TBCH(2815,201885
#define I40E_GLVEBTC_TBCH_MAX_INDEX 2816,202007
#define I40E_GLVEBTC_TBCH_TCBCH_SHIFT 2817,202047
#define I40E_GLVEBTC_TBCH_TCBCH_MASK 2818,202087
#define I40E_GLVEBTC_TBCL(2819,202174
#define I40E_GLVEBTC_TBCL_MAX_INDEX 2820,202296
#define I40E_GLVEBTC_TBCL_TCBCL_SHIFT 2821,202336
#define I40E_GLVEBTC_TBCL_TCBCL_MASK 2822,202376
#define I40E_GLVEBTC_TPCH(2823,202467
#define I40E_GLVEBTC_TPCH_MAX_INDEX 2824,202589
#define I40E_GLVEBTC_TPCH_TCPCH_SHIFT 2825,202629
#define I40E_GLVEBTC_TPCH_TCPCH_MASK 2826,202669
#define I40E_GLVEBTC_TPCL(2827,202756
#define I40E_GLVEBTC_TPCL_MAX_INDEX 2828,202878
#define I40E_GLVEBTC_TPCL_TCPCL_SHIFT 2829,202918
#define I40E_GLVEBTC_TPCL_TCPCL_MASK 2830,202958
#define I40E_GLVEBVL_BPCH(2831,203049
#define I40E_GLVEBVL_BPCH_MAX_INDEX 2832,203150
#define I40E_GLVEBVL_BPCH_VLBPCH_SHIFT 2833,203193
#define I40E_GLVEBVL_BPCH_VLBPCH_MASK 2834,203234
#define I40E_GLVEBVL_BPCL(2835,203323
#define I40E_GLVEBVL_BPCL_MAX_INDEX 2836,203424
#define I40E_GLVEBVL_BPCL_VLBPCL_SHIFT 2837,203467
#define I40E_GLVEBVL_BPCL_VLBPCL_MASK 2838,203508
#define I40E_GLVEBVL_GORCH(2839,203601
#define I40E_GLVEBVL_GORCH_MAX_INDEX 2840,203702
#define I40E_GLVEBVL_GORCH_VLBCH_SHIFT 2841,203745
#define I40E_GLVEBVL_GORCH_VLBCH_MASK 2842,203786
#define I40E_GLVEBVL_GORCL(2843,203875
#define I40E_GLVEBVL_GORCL_MAX_INDEX 2844,203976
#define I40E_GLVEBVL_GORCL_VLBCL_SHIFT 2845,204019
#define I40E_GLVEBVL_GORCL_VLBCL_MASK 2846,204060
#define I40E_GLVEBVL_GOTCH(2847,204153
#define I40E_GLVEBVL_GOTCH_MAX_INDEX 2848,204254
#define I40E_GLVEBVL_GOTCH_VLBCH_SHIFT 2849,204297
#define I40E_GLVEBVL_GOTCH_VLBCH_MASK 2850,204338
#define I40E_GLVEBVL_GOTCL(2851,204427
#define I40E_GLVEBVL_GOTCL_MAX_INDEX 2852,204528
#define I40E_GLVEBVL_GOTCL_VLBCL_SHIFT 2853,204571
#define I40E_GLVEBVL_GOTCL_VLBCL_MASK 2854,204612
#define I40E_GLVEBVL_MPCH(2855,204705
#define I40E_GLVEBVL_MPCH_MAX_INDEX 2856,204806
#define I40E_GLVEBVL_MPCH_VLMPCH_SHIFT 2857,204849
#define I40E_GLVEBVL_MPCH_VLMPCH_MASK 2858,204890
#define I40E_GLVEBVL_MPCL(2859,204979
#define I40E_GLVEBVL_MPCL_MAX_INDEX 2860,205080
#define I40E_GLVEBVL_MPCL_VLMPCL_SHIFT 2861,205123
#define I40E_GLVEBVL_MPCL_VLMPCL_MASK 2862,205164
#define I40E_GLVEBVL_UPCH(2863,205257
#define I40E_GLVEBVL_UPCH_MAX_INDEX 2864,205358
#define I40E_GLVEBVL_UPCH_VLUPCH_SHIFT 2865,205401
#define I40E_GLVEBVL_UPCH_VLUPCH_MASK 2866,205442
#define I40E_GLVEBVL_UPCL(2867,205531
#define I40E_GLVEBVL_UPCL_MAX_INDEX 2868,205632
#define I40E_GLVEBVL_UPCL_VLUPCL_SHIFT 2869,205675
#define I40E_GLVEBVL_UPCL_VLUPCL_MASK 2870,205716
#define I40E_GL_MTG_FLU_MSK_H 2871,205809
#define I40E_GL_MTG_FLU_MSK_H_MASK_HIGH_SHIFT 2872,205885
#define I40E_GL_MTG_FLU_MSK_H_MASK_HIGH_MASK 2873,205933
#define I40E_GL_SWR_DEF_ACT(2874,206036
#define I40E_GL_SWR_DEF_ACT_MAX_INDEX 2875,206142
#define I40E_GL_SWR_DEF_ACT_DEF_ACTION_SHIFT 2876,206190
#define I40E_GL_SWR_DEF_ACT_DEF_ACTION_MASK 2877,206237
#define I40E_GL_SWR_DEF_ACT_EN(2878,206342
#define I40E_GL_SWR_DEF_ACT_EN_MAX_INDEX 2879,206457
#define I40E_GL_SWR_DEF_ACT_EN_DEF_ACT_EN_BITMAP_SHIFT 2880,206514
#define I40E_GL_SWR_DEF_ACT_EN_DEF_ACT_EN_BITMAP_MASK 2881,206571
#define I40E_PRTTSYN_ADJ 2882,206696
#define I40E_PRTTSYN_ADJ_TSYNADJ_SHIFT 2883,206765
#define I40E_PRTTSYN_ADJ_TSYNADJ_MASK 2884,206806
#define I40E_PRTTSYN_ADJ_SIGN_SHIFT 2885,206899
#define I40E_PRTTSYN_ADJ_SIGN_MASK 2886,206941
#define I40E_PRTTSYN_AUX_0(2887,207024
#define I40E_PRTTSYN_AUX_0_MAX_INDEX 2888,207126
#define I40E_PRTTSYN_AUX_0_OUT_ENA_SHIFT 2889,207169
#define I40E_PRTTSYN_AUX_0_OUT_ENA_MASK 2890,207212
#define I40E_PRTTSYN_AUX_0_OUTMOD_SHIFT 2891,207302
#define I40E_PRTTSYN_AUX_0_OUTMOD_MASK 2892,207345
#define I40E_PRTTSYN_AUX_0_OUTLVL_SHIFT 2893,207434
#define I40E_PRTTSYN_AUX_0_OUTLVL_MASK 2894,207477
#define I40E_PRTTSYN_AUX_0_PULSEW_SHIFT 2895,207566
#define I40E_PRTTSYN_AUX_0_PULSEW_MASK 2896,207609
#define I40E_PRTTSYN_AUX_0_EVNTLVL_SHIFT 2897,207698
#define I40E_PRTTSYN_AUX_0_EVNTLVL_MASK 2898,207742
#define I40E_PRTTSYN_AUX_1(2899,207832
#define I40E_PRTTSYN_AUX_1_MAX_INDEX 2900,207938
#define I40E_PRTTSYN_AUX_1_INSTNT_SHIFT 2901,207985
#define I40E_PRTTSYN_AUX_1_INSTNT_MASK 2902,208032
#define I40E_PRTTSYN_AUX_1_SAMPLE_TIME_SHIFT 2903,208125
#define I40E_PRTTSYN_AUX_1_SAMPLE_TIME_MASK 2904,208172
#define I40E_PRTTSYN_CLKO(2905,208270
#define I40E_PRTTSYN_CLKO_MAX_INDEX 2906,208372
#define I40E_PRTTSYN_CLKO_TSYNCLKO_SHIFT 2907,208415
#define I40E_PRTTSYN_CLKO_TSYNCLKO_MASK 2908,208458
#define I40E_PRTTSYN_CTL0 2909,208555
#define I40E_PRTTSYN_CTL0_CLEAR_TSYNTIMER_SHIFT 2910,208633
#define I40E_PRTTSYN_CTL0_CLEAR_TSYNTIMER_MASK 2911,208683
#define I40E_PRTTSYN_CTL0_TXTIME_INT_ENA_SHIFT 2912,208787
#define I40E_PRTTSYN_CTL0_TXTIME_INT_ENA_MASK 2913,208837
#define I40E_PRTTSYN_CTL0_EVENT_INT_ENA_SHIFT 2914,208940
#define I40E_PRTTSYN_CTL0_EVENT_INT_ENA_MASK 2915,208990
#define I40E_PRTTSYN_CTL0_TGT_INT_ENA_SHIFT 2916,209092
#define I40E_PRTTSYN_CTL0_TGT_INT_ENA_MASK 2917,209142
#define I40E_PRTTSYN_CTL0_PF_ID_SHIFT 2918,209242
#define I40E_PRTTSYN_CTL0_PF_ID_MASK 2919,209292
#define I40E_PRTTSYN_CTL0_TSYNACT_SHIFT 2920,209386
#define I40E_PRTTSYN_CTL0_TSYNACT_MASK 2921,209437
#define I40E_PRTTSYN_CTL0_TSYNENA_SHIFT 2922,209533
#define I40E_PRTTSYN_CTL0_TSYNENA_MASK 2923,209584
#define I40E_PRTTSYN_CTL1 2924,209680
#define I40E_PRTTSYN_CTL1_V1MESSTYPE0_SHIFT 2925,209754
#define I40E_PRTTSYN_CTL1_V1MESSTYPE0_MASK 2926,209800
#define I40E_PRTTSYN_CTL1_V1MESSTYPE1_SHIFT 2927,209897
#define I40E_PRTTSYN_CTL1_V1MESSTYPE1_MASK 2928,209943
#define I40E_PRTTSYN_CTL1_V2MESSTYPE0_SHIFT 2929,210040
#define I40E_PRTTSYN_CTL1_V2MESSTYPE0_MASK 2930,210087
#define I40E_PRTTSYN_CTL1_V2MESSTYPE1_SHIFT 2931,210183
#define I40E_PRTTSYN_CTL1_V2MESSTYPE1_MASK 2932,210230
#define I40E_PRTTSYN_CTL1_TSYNTYPE_SHIFT 2933,210326
#define I40E_PRTTSYN_CTL1_TSYNTYPE_MASK 2934,210373
#define I40E_PRTTSYN_CTL1_UDP_ENA_SHIFT 2935,210466
#define I40E_PRTTSYN_CTL1_UDP_ENA_MASK 2936,210513
#define I40E_PRTTSYN_CTL1_TSYNENA_SHIFT 2937,210605
#define I40E_PRTTSYN_CTL1_TSYNENA_MASK 2938,210652
#define I40E_PRTTSYN_EVNT_H(2939,210744
#define I40E_PRTTSYN_EVNT_H_MAX_INDEX 2940,210850
#define I40E_PRTTSYN_EVNT_H_TSYNEVNT_H_SHIFT 2941,210897
#define I40E_PRTTSYN_EVNT_H_TSYNEVNT_H_MASK 2942,210944
#define I40E_PRTTSYN_EVNT_L(2943,211049
#define I40E_PRTTSYN_EVNT_L_MAX_INDEX 2944,211155
#define I40E_PRTTSYN_EVNT_L_TSYNEVNT_L_SHIFT 2945,211202
#define I40E_PRTTSYN_EVNT_L_TSYNEVNT_L_MASK 2946,211249
#define I40E_PRTTSYN_INC_H 2947,211354
#define I40E_PRTTSYN_INC_H_TSYNINC_H_SHIFT 2948,211427
#define I40E_PRTTSYN_INC_H_TSYNINC_H_MASK 2949,211472
#define I40E_PRTTSYN_INC_L 2950,211567
#define I40E_PRTTSYN_INC_L_TSYNINC_L_SHIFT 2951,211640
#define I40E_PRTTSYN_INC_L_TSYNINC_L_MASK 2952,211685
#define I40E_PRTTSYN_RXTIME_H(2953,211786
#define I40E_PRTTSYN_RXTIME_H_MAX_INDEX 2954,211892
#define I40E_PRTTSYN_RXTIME_H_RXTIEM_H_SHIFT 2955,211939
#define I40E_PRTTSYN_RXTIME_H_RXTIEM_H_MASK 2956,211986
#define I40E_PRTTSYN_RXTIME_L(2957,212091
#define I40E_PRTTSYN_RXTIME_L_MAX_INDEX 2958,212197
#define I40E_PRTTSYN_RXTIME_L_RXTIEM_L_SHIFT 2959,212244
#define I40E_PRTTSYN_RXTIME_L_RXTIEM_L_MASK 2960,212291
#define I40E_PRTTSYN_STAT_0 2961,212396
#define I40E_PRTTSYN_STAT_0_EVENT0_SHIFT 2962,212467
#define I40E_PRTTSYN_STAT_0_EVENT0_MASK 2963,212510
#define I40E_PRTTSYN_STAT_0_EVENT1_SHIFT 2964,212600
#define I40E_PRTTSYN_STAT_0_EVENT1_MASK 2965,212643
#define I40E_PRTTSYN_STAT_0_TGT0_SHIFT 2966,212733
#define I40E_PRTTSYN_STAT_0_TGT0_MASK 2967,212776
#define I40E_PRTTSYN_STAT_0_TGT1_SHIFT 2968,212864
#define I40E_PRTTSYN_STAT_0_TGT1_MASK 2969,212907
#define I40E_PRTTSYN_STAT_0_TXTIME_SHIFT 2970,212995
#define I40E_PRTTSYN_STAT_0_TXTIME_MASK 2971,213038
#define I40E_PRTTSYN_STAT_1 2972,213128
#define I40E_PRTTSYN_STAT_1_RXT0_SHIFT 2973,213197
#define I40E_PRTTSYN_STAT_1_RXT0_MASK 2974,213238
#define I40E_PRTTSYN_STAT_1_RXT1_SHIFT 2975,213324
#define I40E_PRTTSYN_STAT_1_RXT1_MASK 2976,213365
#define I40E_PRTTSYN_STAT_1_RXT2_SHIFT 2977,213451
#define I40E_PRTTSYN_STAT_1_RXT2_MASK 2978,213492
#define I40E_PRTTSYN_STAT_1_RXT3_SHIFT 2979,213578
#define I40E_PRTTSYN_STAT_1_RXT3_MASK 2980,213619
#define I40E_PRTTSYN_TGT_H(2981,213705
#define I40E_PRTTSYN_TGT_H_MAX_INDEX 2982,213810
#define I40E_PRTTSYN_TGT_H_TSYNTGTT_H_SHIFT 2983,213856
#define I40E_PRTTSYN_TGT_H_TSYNTGTT_H_MASK 2984,213902
#define I40E_PRTTSYN_TGT_L(2985,214005
#define I40E_PRTTSYN_TGT_L_MAX_INDEX 2986,214110
#define I40E_PRTTSYN_TGT_L_TSYNTGTT_L_SHIFT 2987,214156
#define I40E_PRTTSYN_TGT_L_TSYNTGTT_L_MASK 2988,214202
#define I40E_PRTTSYN_TIME_H 2989,214305
#define I40E_PRTTSYN_TIME_H_TSYNTIME_H_SHIFT 2990,214380
#define I40E_PRTTSYN_TIME_H_TSYNTIME_H_MASK 2991,214427
#define I40E_PRTTSYN_TIME_L 2992,214532
#define I40E_PRTTSYN_TIME_L_TSYNTIME_L_SHIFT 2993,214607
#define I40E_PRTTSYN_TIME_L_TSYNTIME_L_MASK 2994,214654
#define I40E_PRTTSYN_TXTIME_H 2995,214759
#define I40E_PRTTSYN_TXTIME_H_TXTIEM_H_SHIFT 2996,214834
#define I40E_PRTTSYN_TXTIME_H_TXTIEM_H_MASK 2997,214881
#define I40E_PRTTSYN_TXTIME_L 2998,214986
#define I40E_PRTTSYN_TXTIME_L_TXTIEM_L_SHIFT 2999,215061
#define I40E_PRTTSYN_TXTIME_L_TXTIEM_L_MASK 3000,215108
#define I40E_GLSCD_QUANTA 3001,215213
#define I40E_GLSCD_QUANTA_TSCDQUANTA_SHIFT 3002,215286
#define I40E_GLSCD_QUANTA_TSCDQUANTA_MASK 3003,215331
#define I40E_GL_MDET_RX 3004,215425
#define I40E_GL_MDET_RX_FUNCTION_SHIFT 3005,215494
#define I40E_GL_MDET_RX_FUNCTION_MASK 3006,215535
#define I40E_GL_MDET_RX_EVENT_SHIFT 3007,215622
#define I40E_GL_MDET_RX_EVENT_MASK 3008,215663
#define I40E_GL_MDET_RX_QUEUE_SHIFT 3009,215748
#define I40E_GL_MDET_RX_QUEUE_MASK 3010,215790
#define I40E_GL_MDET_RX_VALID_SHIFT 3011,215876
#define I40E_GL_MDET_RX_VALID_MASK 3012,215918
#define I40E_GL_MDET_TX 3013,216001
#define I40E_GL_MDET_TX_QUEUE_SHIFT 3014,216068
#define I40E_GL_MDET_TX_QUEUE_MASK 3015,216107
#define I40E_GL_MDET_TX_VF_NUM_SHIFT 3016,216190
#define I40E_GL_MDET_TX_VF_NUM_MASK 3017,216230
#define I40E_GL_MDET_TX_PF_NUM_SHIFT 3018,216314
#define I40E_GL_MDET_TX_PF_NUM_MASK 3019,216354
#define I40E_GL_MDET_TX_EVENT_SHIFT 3020,216436
#define I40E_GL_MDET_TX_EVENT_MASK 3021,216476
#define I40E_GL_MDET_TX_VALID_SHIFT 3022,216558
#define I40E_GL_MDET_TX_VALID_MASK 3023,216598
#define I40E_PF_MDET_RX 3024,216679
#define I40E_PF_MDET_RX_VALID_SHIFT 3025,216745
#define I40E_PF_MDET_RX_VALID_MASK 3026,216783
#define I40E_PF_MDET_TX 3027,216863
#define I40E_PF_MDET_TX_VALID_SHIFT 3028,216929
#define I40E_PF_MDET_TX_VALID_MASK 3029,216967
#define I40E_PF_VT_PFALLOC 3030,217047
#define I40E_PF_VT_PFALLOC_FIRSTVF_SHIFT 3031,217118
#define I40E_PF_VT_PFALLOC_FIRSTVF_MASK 3032,217161
#define I40E_PF_VT_PFALLOC_LASTVF_SHIFT 3033,217252
#define I40E_PF_VT_PFALLOC_LASTVF_MASK 3034,217295
#define I40E_PF_VT_PFALLOC_VALID_SHIFT 3035,217385
#define I40E_PF_VT_PFALLOC_VALID_MASK 3036,217429
#define I40E_VP_MDET_RX(3037,217517
#define I40E_VP_MDET_RX_MAX_INDEX 3038,217616
#define I40E_VP_MDET_RX_VALID_SHIFT 3039,217656
#define I40E_VP_MDET_RX_VALID_MASK 3040,217694
#define I40E_VP_MDET_TX(3041,217774
#define I40E_VP_MDET_TX_MAX_INDEX 3042,217873
#define I40E_VP_MDET_TX_VALID_SHIFT 3043,217913
#define I40E_VP_MDET_TX_VALID_MASK 3044,217951
#define I40E_GLPM_WUMC 3045,218031
#define I40E_GLPM_WUMC_NOTCO_SHIFT 3046,218101
#define I40E_GLPM_WUMC_NOTCO_MASK 3047,218145
#define I40E_GLPM_WUMC_SRST_PIN_VAL_SHIFT 3048,218230
#define I40E_GLPM_WUMC_SRST_PIN_VAL_MASK 3049,218274
#define I40E_GLPM_WUMC_ROL_MODE_SHIFT 3050,218366
#define I40E_GLPM_WUMC_ROL_MODE_MASK 3051,218410
#define I40E_GLPM_WUMC_RESERVED_4_SHIFT 3052,218498
#define I40E_GLPM_WUMC_RESERVED_4_MASK 3053,218542
#define I40E_GLPM_WUMC_MNG_WU_PF_SHIFT 3054,218635
#define I40E_GLPM_WUMC_MNG_WU_PF_MASK 3055,218680
#define I40E_PFPM_APM 3056,218772
#define I40E_PFPM_APM_APME_SHIFT 3057,218833
#define I40E_PFPM_APM_APME_MASK 3058,218868
#define I40E_PFPM_FHFT_LENGTH(3059,218942
#define I40E_PFPM_FHFT_LENGTH_MAX_INDEX 3060,219045
#define I40E_PFPM_FHFT_LENGTH_LENGTH_SHIFT 3061,219090
#define I40E_PFPM_FHFT_LENGTH_LENGTH_MASK 3062,219135
#define I40E_PFPM_WUC 3063,219230
#define I40E_PFPM_WUC_EN_APM_D0_SHIFT 3064,219296
#define I40E_PFPM_WUC_EN_APM_D0_MASK 3065,219336
#define I40E_PFPM_WUFC 3066,219420
#define I40E_PFPM_WUFC_LNKC_SHIFT 3067,219487
#define I40E_PFPM_WUFC_LNKC_MASK 3068,219528
#define I40E_PFPM_WUFC_MAG_SHIFT 3069,219609
#define I40E_PFPM_WUFC_MAG_MASK 3070,219650
#define I40E_PFPM_WUFC_MNG_SHIFT 3071,219730
#define I40E_PFPM_WUFC_MNG_MASK 3072,219771
#define I40E_PFPM_WUFC_FLX0_ACT_SHIFT 3073,219851
#define I40E_PFPM_WUFC_FLX0_ACT_MASK 3074,219892
#define I40E_PFPM_WUFC_FLX1_ACT_SHIFT 3075,219977
#define I40E_PFPM_WUFC_FLX1_ACT_MASK 3076,220018
#define I40E_PFPM_WUFC_FLX2_ACT_SHIFT 3077,220103
#define I40E_PFPM_WUFC_FLX2_ACT_MASK 3078,220144
#define I40E_PFPM_WUFC_FLX3_ACT_SHIFT 3079,220229
#define I40E_PFPM_WUFC_FLX3_ACT_MASK 3080,220270
#define I40E_PFPM_WUFC_FLX4_ACT_SHIFT 3081,220355
#define I40E_PFPM_WUFC_FLX4_ACT_MASK 3082,220396
#define I40E_PFPM_WUFC_FLX5_ACT_SHIFT 3083,220481
#define I40E_PFPM_WUFC_FLX5_ACT_MASK 3084,220522
#define I40E_PFPM_WUFC_FLX6_ACT_SHIFT 3085,220607
#define I40E_PFPM_WUFC_FLX6_ACT_MASK 3086,220649
#define I40E_PFPM_WUFC_FLX7_ACT_SHIFT 3087,220734
#define I40E_PFPM_WUFC_FLX7_ACT_MASK 3088,220776
#define I40E_PFPM_WUFC_FLX0_SHIFT 3089,220861
#define I40E_PFPM_WUFC_FLX0_MASK 3090,220903
#define I40E_PFPM_WUFC_FLX1_SHIFT 3091,220984
#define I40E_PFPM_WUFC_FLX1_MASK 3092,221026
#define I40E_PFPM_WUFC_FLX2_SHIFT 3093,221107
#define I40E_PFPM_WUFC_FLX2_MASK 3094,221149
#define I40E_PFPM_WUFC_FLX3_SHIFT 3095,221230
#define I40E_PFPM_WUFC_FLX3_MASK 3096,221272
#define I40E_PFPM_WUFC_FLX4_SHIFT 3097,221353
#define I40E_PFPM_WUFC_FLX4_MASK 3098,221395
#define I40E_PFPM_WUFC_FLX5_SHIFT 3099,221476
#define I40E_PFPM_WUFC_FLX5_MASK 3100,221518
#define I40E_PFPM_WUFC_FLX6_SHIFT 3101,221599
#define I40E_PFPM_WUFC_FLX6_MASK 3102,221641
#define I40E_PFPM_WUFC_FLX7_SHIFT 3103,221722
#define I40E_PFPM_WUFC_FLX7_MASK 3104,221764
#define I40E_PFPM_WUFC_FW_RST_WK_SHIFT 3105,221845
#define I40E_PFPM_WUFC_FW_RST_WK_MASK 3106,221887
#define I40E_PFPM_WUS 3107,221973
#define I40E_PFPM_WUS_LNKC_SHIFT 3108,222040
#define I40E_PFPM_WUS_LNKC_MASK 3109,222081
#define I40E_PFPM_WUS_MAG_SHIFT 3110,222161
#define I40E_PFPM_WUS_MAG_MASK 3111,222202
#define I40E_PFPM_WUS_PME_STATUS_SHIFT 3112,222281
#define I40E_PFPM_WUS_PME_STATUS_MASK 3113,222322
#define I40E_PFPM_WUS_MNG_SHIFT 3114,222408
#define I40E_PFPM_WUS_MNG_MASK 3115,222449
#define I40E_PFPM_WUS_FLX0_SHIFT 3116,222528
#define I40E_PFPM_WUS_FLX0_MASK 3117,222570
#define I40E_PFPM_WUS_FLX1_SHIFT 3118,222650
#define I40E_PFPM_WUS_FLX1_MASK 3119,222692
#define I40E_PFPM_WUS_FLX2_SHIFT 3120,222772
#define I40E_PFPM_WUS_FLX2_MASK 3121,222814
#define I40E_PFPM_WUS_FLX3_SHIFT 3122,222894
#define I40E_PFPM_WUS_FLX3_MASK 3123,222936
#define I40E_PFPM_WUS_FLX4_SHIFT 3124,223016
#define I40E_PFPM_WUS_FLX4_MASK 3125,223058
#define I40E_PFPM_WUS_FLX5_SHIFT 3126,223138
#define I40E_PFPM_WUS_FLX5_MASK 3127,223180
#define I40E_PFPM_WUS_FLX6_SHIFT 3128,223260
#define I40E_PFPM_WUS_FLX6_MASK 3129,223302
#define I40E_PFPM_WUS_FLX7_SHIFT 3130,223382
#define I40E_PFPM_WUS_FLX7_MASK 3131,223424
#define I40E_PFPM_WUS_FW_RST_WK_SHIFT 3132,223504
#define I40E_PFPM_WUS_FW_RST_WK_MASK 3133,223546
#define I40E_PRTPM_FHFHR 3134,223631
#define I40E_PRTPM_FHFHR_UNICAST_SHIFT 3135,223700
#define I40E_PRTPM_FHFHR_UNICAST_MASK 3136,223743
#define I40E_PRTPM_FHFHR_MULTICAST_SHIFT 3137,223831
#define I40E_PRTPM_FHFHR_MULTICAST_MASK 3138,223874
#define I40E_PRTPM_SAH(3139,223964
#define I40E_PRTPM_SAH_MAX_INDEX 3140,224062
#define I40E_PRTPM_SAH_PFPM_SAH_SHIFT 3141,224103
#define I40E_PRTPM_SAH_PFPM_SAH_MASK 3142,224144
#define I40E_PRTPM_SAH_PF_NUM_SHIFT 3143,224232
#define I40E_PRTPM_SAH_PF_NUM_MASK 3144,224274
#define I40E_PRTPM_SAH_MC_MAG_EN_SHIFT 3145,224357
#define I40E_PRTPM_SAH_MC_MAG_EN_MASK 3146,224399
#define I40E_PRTPM_SAH_AV_SHIFT 3147,224485
#define I40E_PRTPM_SAH_AV_MASK 3148,224527
#define I40E_PRTPM_SAL(3149,224606
#define I40E_PRTPM_SAL_MAX_INDEX 3150,224703
#define I40E_PRTPM_SAL_PFPM_SAL_SHIFT 3151,224743
#define I40E_PRTPM_SAL_PFPM_SAL_MASK 3152,224783
#define I40E_VF_ARQBAH1 3153,224874
#define I40E_VF_ARQBAH1_ARQBAH_SHIFT 3154,224940
#define I40E_VF_ARQBAH1_ARQBAH_MASK 3155,224979
#define I40E_VF_ARQBAL1 3156,225068
#define I40E_VF_ARQBAL1_ARQBAL_SHIFT 3157,225134
#define I40E_VF_ARQBAL1_ARQBAL_MASK 3158,225173
#define I40E_VF_ARQH1 3159,225262
#define I40E_VF_ARQH1_ARQH_SHIFT 3160,225324
#define I40E_VF_ARQH1_ARQH_MASK 3161,225359
#define I40E_VF_ARQLEN1 3162,225435
#define I40E_VF_ARQLEN1_ARQLEN_SHIFT 3163,225504
#define I40E_VF_ARQLEN1_ARQLEN_MASK 3164,225546
#define I40E_VF_ARQLEN1_ARQVFE_SHIFT 3165,225633
#define I40E_VF_ARQLEN1_ARQVFE_MASK 3166,225676
#define I40E_VF_ARQLEN1_ARQOVFL_SHIFT 3167,225761
#define I40E_VF_ARQLEN1_ARQOVFL_MASK 3168,225804
#define I40E_VF_ARQLEN1_ARQCRIT_SHIFT 3169,225890
#define I40E_VF_ARQLEN1_ARQCRIT_MASK 3170,225933
#define I40E_VF_ARQLEN1_ARQENABLE_SHIFT 3171,226019
#define I40E_VF_ARQLEN1_ARQENABLE_MASK 3172,226062
#define I40E_VF_ARQT1 3173,226150
#define I40E_VF_ARQT1_ARQT_SHIFT 3174,226212
#define I40E_VF_ARQT1_ARQT_MASK 3175,226247
#define I40E_VF_ATQBAH1 3176,226323
#define I40E_VF_ATQBAH1_ATQBAH_SHIFT 3177,226389
#define I40E_VF_ATQBAH1_ATQBAH_MASK 3178,226428
#define I40E_VF_ATQBAL1 3179,226517
#define I40E_VF_ATQBAL1_ATQBAL_SHIFT 3180,226583
#define I40E_VF_ATQBAL1_ATQBAL_MASK 3181,226622
#define I40E_VF_ATQH1 3182,226711
#define I40E_VF_ATQH1_ATQH_SHIFT 3183,226773
#define I40E_VF_ATQH1_ATQH_MASK 3184,226808
#define I40E_VF_ATQLEN1 3185,226884
#define I40E_VF_ATQLEN1_ATQLEN_SHIFT 3186,226953
#define I40E_VF_ATQLEN1_ATQLEN_MASK 3187,226995
#define I40E_VF_ATQLEN1_ATQVFE_SHIFT 3188,227082
#define I40E_VF_ATQLEN1_ATQVFE_MASK 3189,227125
#define I40E_VF_ATQLEN1_ATQOVFL_SHIFT 3190,227210
#define I40E_VF_ATQLEN1_ATQOVFL_MASK 3191,227253
#define I40E_VF_ATQLEN1_ATQCRIT_SHIFT 3192,227339
#define I40E_VF_ATQLEN1_ATQCRIT_MASK 3193,227382
#define I40E_VF_ATQLEN1_ATQENABLE_SHIFT 3194,227468
#define I40E_VF_ATQLEN1_ATQENABLE_MASK 3195,227511
#define I40E_VF_ATQT1 3196,227599
#define I40E_VF_ATQT1_ATQT_SHIFT 3197,227661
#define I40E_VF_ATQT1_ATQT_MASK 3198,227696
#define I40E_VFGEN_RSTAT 3199,227772
#define I40E_VFGEN_RSTAT_VFR_STATE_SHIFT 3200,227841
#define I40E_VFGEN_RSTAT_VFR_STATE_MASK 3201,227884
#define I40E_VFINT_DYN_CTL01 3202,227974
#define I40E_VFINT_DYN_CTL01_INTENA_SHIFT 3203,228053
#define I40E_VFINT_DYN_CTL01_INTENA_MASK 3204,228106
#define I40E_VFINT_DYN_CTL01_CLEARPBA_SHIFT 3205,228207
#define I40E_VFINT_DYN_CTL01_CLEARPBA_MASK 3206,228260
#define I40E_VFINT_DYN_CTL01_SWINT_TRIG_SHIFT 3207,228363
#define I40E_VFINT_DYN_CTL01_SWINT_TRIG_MASK 3208,228416
#define I40E_VFINT_DYN_CTL01_ITR_INDX_SHIFT 3209,228521
#define I40E_VFINT_DYN_CTL01_ITR_INDX_MASK 3210,228574
#define I40E_VFINT_DYN_CTL01_INTERVAL_SHIFT 3211,228677
#define I40E_VFINT_DYN_CTL01_INTERVAL_MASK 3212,228730
#define I40E_VFINT_DYN_CTL01_SW_ITR_INDX_ENA_SHIFT 3213,228835
#define I40E_VFINT_DYN_CTL01_SW_ITR_INDX_ENA_MASK 3214,228889
#define I40E_VFINT_DYN_CTL01_SW_ITR_INDX_SHIFT 3215,228999
#define I40E_VFINT_DYN_CTL01_SW_ITR_INDX_MASK 3216,229053
#define I40E_VFINT_DYN_CTL01_INTENA_MSK_SHIFT 3217,229159
#define I40E_VFINT_DYN_CTL01_INTENA_MSK_MASK 3218,229213
#define I40E_VFINT_DYN_CTLN1(3219,229318
#define I40E_VFINT_DYN_CTLN1_MAX_INDEX 3220,229432
#define I40E_VFINT_DYN_CTLN1_INTENA_SHIFT 3221,229486
#define I40E_VFINT_DYN_CTLN1_INTENA_MASK 3222,229539
#define I40E_VFINT_DYN_CTLN1_CLEARPBA_SHIFT 3223,229640
#define I40E_VFINT_DYN_CTLN1_CLEARPBA_MASK 3224,229693
#define I40E_VFINT_DYN_CTLN1_SWINT_TRIG_SHIFT 3225,229796
#define I40E_VFINT_DYN_CTLN1_SWINT_TRIG_MASK 3226,229849
#define I40E_VFINT_DYN_CTLN1_ITR_INDX_SHIFT 3227,229954
#define I40E_VFINT_DYN_CTLN1_ITR_INDX_MASK 3228,230007
#define I40E_VFINT_DYN_CTLN1_INTERVAL_SHIFT 3229,230110
#define I40E_VFINT_DYN_CTLN1_INTERVAL_MASK 3230,230163
#define I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_ENA_SHIFT 3231,230268
#define I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_ENA_MASK 3232,230322
#define I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_SHIFT 3233,230432
#define I40E_VFINT_DYN_CTLN1_SW_ITR_INDX_MASK 3234,230486
#define I40E_VFINT_DYN_CTLN1_INTENA_MSK_SHIFT 3235,230592
#define I40E_VFINT_DYN_CTLN1_INTENA_MSK_MASK 3236,230646
#define I40E_VFINT_ICR0_ENA1 3237,230751
#define I40E_VFINT_ICR0_ENA1_LINK_STAT_CHANGE_SHIFT 3238,230833
#define I40E_VFINT_ICR0_ENA1_LINK_STAT_CHANGE_MASK 3239,230888
#define I40E_VFINT_ICR0_ENA1_ADMINQ_SHIFT 3240,231000
#define I40E_VFINT_ICR0_ENA1_ADMINQ_MASK 3241,231055
#define I40E_VFINT_ICR0_ENA1_RSVD_SHIFT 3242,231157
#define I40E_VFINT_ICR0_ENA1_RSVD_MASK 3243,231212
#define I40E_VFINT_ICR01 3244,231312
#define I40E_VFINT_ICR01_INTEVENT_SHIFT 3245,231390
#define I40E_VFINT_ICR01_INTEVENT_MASK 3246,231440
#define I40E_VFINT_ICR01_QUEUE_0_SHIFT 3247,231536
#define I40E_VFINT_ICR01_QUEUE_0_MASK 3248,231586
#define I40E_VFINT_ICR01_QUEUE_1_SHIFT 3249,231681
#define I40E_VFINT_ICR01_QUEUE_1_MASK 3250,231731
#define I40E_VFINT_ICR01_QUEUE_2_SHIFT 3251,231826
#define I40E_VFINT_ICR01_QUEUE_2_MASK 3252,231876
#define I40E_VFINT_ICR01_QUEUE_3_SHIFT 3253,231971
#define I40E_VFINT_ICR01_QUEUE_3_MASK 3254,232021
#define I40E_VFINT_ICR01_LINK_STAT_CHANGE_SHIFT 3255,232116
#define I40E_VFINT_ICR01_LINK_STAT_CHANGE_MASK 3256,232167
#define I40E_VFINT_ICR01_ADMINQ_SHIFT 3257,232271
#define I40E_VFINT_ICR01_ADMINQ_MASK 3258,232322
#define I40E_VFINT_ICR01_SWINT_SHIFT 3259,232416
#define I40E_VFINT_ICR01_SWINT_MASK 3260,232467
#define I40E_VFINT_ITR01(3261,232560
#define I40E_VFINT_ITR01_MAX_INDEX 3262,232658
#define I40E_VFINT_ITR01_INTERVAL_SHIFT 3263,232700
#define I40E_VFINT_ITR01_INTERVAL_MASK 3264,232742
#define I40E_VFINT_ITRN1(3265,232832
#define I40E_VFINT_ITRN1_MAX_INDEX 3266,232962
#define I40E_VFINT_ITRN1_INTERVAL_SHIFT 3267,233004
#define I40E_VFINT_ITRN1_INTERVAL_MASK 3268,233046
#define I40E_VFINT_STAT_CTL01 3269,233136
#define I40E_VFINT_STAT_CTL01_OTHER_ITR_INDX_SHIFT 3270,233215
#define I40E_VFINT_STAT_CTL01_OTHER_ITR_INDX_MASK 3271,233268
#define I40E_QRX_TAIL1(3272,233378
#define I40E_QRX_TAIL1_MAX_INDEX 3273,233473
#define I40E_QRX_TAIL1_TAIL_SHIFT 3274,233510
#define I40E_QRX_TAIL1_TAIL_MASK 3275,233546
#define I40E_QTX_TAIL1(3276,233625
#define I40E_QTX_TAIL1_MAX_INDEX 3277,233718
#define I40E_QTX_TAIL1_TAIL_SHIFT 3278,233755
#define I40E_QTX_TAIL1_TAIL_MASK 3279,233791
#define I40E_VFMSIX_PBA 3280,233870
#define I40E_VFMSIX_PBA_PENBIT_SHIFT 3281,233936
#define I40E_VFMSIX_PBA_PENBIT_MASK 3282,233975
#define I40E_VFMSIX_TADD(3283,234064
#define I40E_VFMSIX_TADD_MAX_INDEX 3284,234167
#define I40E_VFMSIX_TADD_MSIXTADD10_SHIFT 3285,234212
#define I40E_VFMSIX_TADD_MSIXTADD10_MASK 3286,234256
#define I40E_VFMSIX_TADD_MSIXTADD_SHIFT 3287,234348
#define I40E_VFMSIX_TADD_MSIXTADD_MASK 3288,234392
#define I40E_VFMSIX_TMSG(3289,234489
#define I40E_VFMSIX_TMSG_MAX_INDEX 3290,234590
#define I40E_VFMSIX_TMSG_MSIXTMSG_SHIFT 3291,234633
#define I40E_VFMSIX_TMSG_MSIXTMSG_MASK 3292,234675
#define I40E_VFMSIX_TUADD(3293,234770
#define I40E_VFMSIX_TUADD_MAX_INDEX 3294,234873
#define I40E_VFMSIX_TUADD_MSIXTUADD_SHIFT 3295,234918
#define I40E_VFMSIX_TUADD_MSIXTUADD_MASK 3296,234962
#define I40E_VFMSIX_TVCTRL(3297,235061
#define I40E_VFMSIX_TVCTRL_MAX_INDEX 3298,235160
#define I40E_VFMSIX_TVCTRL_MASK_SHIFT 3299,235201
#define I40E_VFMSIX_TVCTRL_MASK_MASK 3300,235241
#define I40E_VFCM_PE_ERRDATA 3301,235325
#define I40E_VFCM_PE_ERRDATA_ERROR_CODE_SHIFT 3302,235399
#define I40E_VFCM_PE_ERRDATA_ERROR_CODE_MASK 3303,235447
#define I40E_VFCM_PE_ERRDATA_Q_TYPE_SHIFT 3304,235547
#define I40E_VFCM_PE_ERRDATA_Q_TYPE_MASK 3305,235595
#define I40E_VFCM_PE_ERRDATA_Q_NUM_SHIFT 3306,235691
#define I40E_VFCM_PE_ERRDATA_Q_NUM_MASK 3307,235739
#define I40E_VFCM_PE_ERRINFO 3308,235838
#define I40E_VFCM_PE_ERRINFO_ERROR_VALID_SHIFT 3309,235915
#define I40E_VFCM_PE_ERRINFO_ERROR_VALID_MASK 3310,235966
#define I40E_VFCM_PE_ERRINFO_ERROR_INST_SHIFT 3311,236070
#define I40E_VFCM_PE_ERRINFO_ERROR_INST_MASK 3312,236121
#define I40E_VFCM_PE_ERRINFO_DBL_ERROR_CNT_SHIFT 3313,236224
#define I40E_VFCM_PE_ERRINFO_DBL_ERROR_CNT_MASK 3314,236275
#define I40E_VFCM_PE_ERRINFO_RLU_ERROR_CNT_SHIFT 3315,236382
#define I40E_VFCM_PE_ERRINFO_RLU_ERROR_CNT_MASK 3316,236434
#define I40E_VFCM_PE_ERRINFO_RLS_ERROR_CNT_SHIFT 3317,236541
#define I40E_VFCM_PE_ERRINFO_RLS_ERROR_CNT_MASK 3318,236593
#define I40E_VFQF_HENA(3319,236700
#define I40E_VFQF_HENA_MAX_INDEX 3320,236799
#define I40E_VFQF_HENA_PTYPE_ENA_SHIFT 3321,236840
#define I40E_VFQF_HENA_PTYPE_ENA_MASK 3322,236881
#define I40E_VFQF_HKEY(3323,236974
#define I40E_VFQF_HKEY_MAX_INDEX 3324,237070
#define I40E_VFQF_HKEY_KEY_0_SHIFT 3325,237108
#define I40E_VFQF_HKEY_KEY_0_MASK 3326,237145
#define I40E_VFQF_HKEY_KEY_1_SHIFT 3327,237224
#define I40E_VFQF_HKEY_KEY_1_MASK 3328,237261
#define I40E_VFQF_HKEY_KEY_2_SHIFT 3329,237340
#define I40E_VFQF_HKEY_KEY_2_MASK 3330,237378
#define I40E_VFQF_HKEY_KEY_3_SHIFT 3331,237457
#define I40E_VFQF_HKEY_KEY_3_MASK 3332,237495
#define I40E_VFQF_HLUT(3333,237574
#define I40E_VFQF_HLUT_MAX_INDEX 3334,237669
#define I40E_VFQF_HLUT_LUT0_SHIFT 3335,237706
#define I40E_VFQF_HLUT_LUT0_MASK 3336,237742
#define I40E_VFQF_HLUT_LUT1_SHIFT 3337,237818
#define I40E_VFQF_HLUT_LUT1_MASK 3338,237854
#define I40E_VFQF_HLUT_LUT2_SHIFT 3339,237930
#define I40E_VFQF_HLUT_LUT2_MASK 3340,237967
#define I40E_VFQF_HLUT_LUT3_SHIFT 3341,238043
#define I40E_VFQF_HLUT_LUT3_MASK 3342,238080
#define I40E_VFQF_HREGION(3343,238156
#define I40E_VFQF_HREGION_MAX_INDEX 3344,238263
#define I40E_VFQF_HREGION_OVERRIDE_ENA_0_SHIFT 3345,238312
#define I40E_VFQF_HREGION_OVERRIDE_ENA_0_MASK 3346,238361
#define I40E_VFQF_HREGION_REGION_0_SHIFT 3347,238463
#define I40E_VFQF_HREGION_REGION_0_MASK 3348,238512
#define I40E_VFQF_HREGION_OVERRIDE_ENA_1_SHIFT 3349,238608
#define I40E_VFQF_HREGION_OVERRIDE_ENA_1_MASK 3350,238657
#define I40E_VFQF_HREGION_REGION_1_SHIFT 3351,238759
#define I40E_VFQF_HREGION_REGION_1_MASK 3352,238808
#define I40E_VFQF_HREGION_OVERRIDE_ENA_2_SHIFT 3353,238904
#define I40E_VFQF_HREGION_OVERRIDE_ENA_2_MASK 3354,238953
#define I40E_VFQF_HREGION_REGION_2_SHIFT 3355,239055
#define I40E_VFQF_HREGION_REGION_2_MASK 3356,239104
#define I40E_VFQF_HREGION_OVERRIDE_ENA_3_SHIFT 3357,239200
#define I40E_VFQF_HREGION_OVERRIDE_ENA_3_MASK 3358,239250
#define I40E_VFQF_HREGION_REGION_3_SHIFT 3359,239352
#define I40E_VFQF_HREGION_REGION_3_MASK 3360,239402
#define I40E_VFQF_HREGION_OVERRIDE_ENA_4_SHIFT 3361,239498
#define I40E_VFQF_HREGION_OVERRIDE_ENA_4_MASK 3362,239548
#define I40E_VFQF_HREGION_REGION_4_SHIFT 3363,239650
#define I40E_VFQF_HREGION_REGION_4_MASK 3364,239700
#define I40E_VFQF_HREGION_OVERRIDE_ENA_5_SHIFT 3365,239796
#define I40E_VFQF_HREGION_OVERRIDE_ENA_5_MASK 3366,239846
#define I40E_VFQF_HREGION_REGION_5_SHIFT 3367,239948
#define I40E_VFQF_HREGION_REGION_5_MASK 3368,239998
#define I40E_VFQF_HREGION_OVERRIDE_ENA_6_SHIFT 3369,240094
#define I40E_VFQF_HREGION_OVERRIDE_ENA_6_MASK 3370,240144
#define I40E_VFQF_HREGION_REGION_6_SHIFT 3371,240246
#define I40E_VFQF_HREGION_REGION_6_MASK 3372,240296
#define I40E_VFQF_HREGION_OVERRIDE_ENA_7_SHIFT 3373,240392
#define I40E_VFQF_HREGION_OVERRIDE_ENA_7_MASK 3374,240442
#define I40E_VFQF_HREGION_REGION_7_SHIFT 3375,240544
#define I40E_VFQF_HREGION_REGION_7_MASK 3376,240594

lib/librte_pmd_i40e/i40e/i40e_dcb.c,1071
enum i40e_status_code i40e_get_dcbx_status(45,1905
static void i40e_parse_ieee_etscfg_tlv(66,2357
static void i40e_parse_ieee_etsrec_tlv(137,4626
static void i40e_parse_ieee_pfccfg_tlv(192,6345
static void i40e_parse_ieee_app_tlv(219,7211
static void i40e_parse_ieee_tlv(274,8744
static void i40e_parse_org_tlv(309,9599
enum i40e_status_code i40e_lldp_to_dcb_config(334,10127
enum i40e_status_code i40e_aq_get_dcb_config(388,11430
enum i40e_status_code i40e_get_dcb_config(422,12208
enum i40e_status_code i40e_init_dcb(446,12764
enum i40e_status_code i40e_process_lldp_event(489,13680
void i40e_dcb_hw_rx_fifo_config(508,14206
void i40e_dcb_hw_rx_cmd_monitor_config(544,15277
void i40e_dcb_hw_pfc_config(593,16311
void i40e_dcb_hw_set_num_tc(720,20570
u8 i40e_dcb_hw_get_num_tc(736,20958
void i40e_dcb_hw_rx_ets_bw_config(754,21463
void i40e_dcb_hw_rx_up2tc_config(782,22377
#define I40E_UP2TC_REG(786,22460
void i40e_dcb_hw_calculate_pool_sizes(813,23359
void i40e_dcb_hw_rx_pb_config(888,25594
enum i40e_status_code i40e_read_lldp_cfg(1067,31401

lib/librte_pmd_i40e/i40e/i40e_lan_hmc.h,3079
#define _I40E_LAN_HMC_H_35,1704
struct i40e_hmc_obj_rxq 50,2202
	u16 head;51,2228
	u16 cpuid;52,2239
	u64 base;53,2298
	u16 qlen;54,2309
#define I40E_RXQ_CTX_DBUFF_SHIFT 55,2320
	u16 dbuff;56,2355
#define I40E_RXQ_CTX_HBUFF_SHIFT 57,2414
	u16 hbuff;58,2449
	u8  dtype;59,2508
	u8  dsize;60,2520
	u8  crcstrip;61,2532
	u8  fc_ena;62,2547
	u8  l2tsel;63,2560
	u8  hsplit_0;64,2573
	u8  hsplit_1;65,2588
	u8  showiv;66,2603
	u32 rxmax;67,2616
	u8  tphrdesc_ena;68,2675
	u8  tphwdesc_ena;69,2694
	u8  tphdata_ena;70,2713
	u8  tphhead_ena;71,2731
	u16 lrxqthresh;72,2749
	u8  prefena;73,2813
struct i40e_hmc_obj_txq 83,3211
	u16 head;84,3237
	u8  new_context;85,3248
	u64 base;86,3266
	u8  fc_ena;87,3277
	u8  timesync_ena;88,3290
	u8  fd_ena;89,3309
	u8  alt_vlan_ena;90,3322
	u16 thead_wb;91,3341
	u8  cpuid;92,3356
	u8  head_wb_ena;93,3368
	u16 qlen;94,3386
	u8  tphrdesc_ena;95,3397
	u8  tphrpacket_ena;96,3416
	u8  tphwdesc_ena;97,3437
	u64 head_wb_addr;98,3456
	u32 crc;99,3475
	u16 rdylist;100,3485
	u8  rdylist_act;101,3499
enum i40e_hmc_obj_rx_hsplit_0 105,3564
	I40E_HMC_OBJ_RX_HSPLIT_0_NO_SPLIT 106,3596
	I40E_HMC_OBJ_RX_HSPLIT_0_SPLIT_L2 107,3641
	I40E_HMC_OBJ_RX_HSPLIT_0_SPLIT_IP 108,3686
	I40E_HMC_OBJ_RX_HSPLIT_0_SPLIT_TCP_UDP 109,3731
	I40E_HMC_OBJ_RX_HSPLIT_0_SPLIT_SCTP 110,3776
struct i40e_hmc_obj_fcoe_cntx 114,3886
	u32 rsv[rsv115,3918
struct i40e_hmc_obj_fcoe_filt 118,3936
	u32 rsv[rsv119,3968
enum i40e_hmc_lan_object_size 123,4021
	I40E_HMC_LAN_OBJ_SZ_8 124,4053
	I40E_HMC_LAN_OBJ_SZ_8   = 0x3,x3124,4053
	I40E_HMC_LAN_OBJ_SZ_16 125,4085
	I40E_HMC_LAN_OBJ_SZ_16  = 0x4,x4125,4085
	I40E_HMC_LAN_OBJ_SZ_32 126,4117
	I40E_HMC_LAN_OBJ_SZ_32  = 0x5,x5126,4117
	I40E_HMC_LAN_OBJ_SZ_64 127,4149
	I40E_HMC_LAN_OBJ_SZ_64  = 0x6,x6127,4149
	I40E_HMC_LAN_OBJ_SZ_128 128,4181
	I40E_HMC_LAN_OBJ_SZ_128 = 0x7,x7128,4181
	I40E_HMC_LAN_OBJ_SZ_256 129,4213
	I40E_HMC_LAN_OBJ_SZ_256 = 0x8,x8129,4213
	I40E_HMC_LAN_OBJ_SZ_512 130,4245
	I40E_HMC_LAN_OBJ_SZ_512 = 0x9,x9130,4245
#define I40E_HMC_L2OBJ_BASE_ALIGNMENT 133,4281
#define I40E_HMC_OBJ_SIZE_TXQ 134,4323
#define I40E_HMC_OBJ_SIZE_RXQ 135,4365
#define I40E_HMC_OBJ_SIZE_FCOE_CNTX 136,4406
#define I40E_HMC_OBJ_SIZE_FCOE_FILT 137,4447
enum i40e_hmc_lan_rsrc_type 139,4489
	I40E_HMC_LAN_FULL 140,4519
	I40E_HMC_LAN_TX 141,4544
	I40E_HMC_LAN_RX 142,4569
	I40E_HMC_FCOE_CTX 143,4594
	I40E_HMC_FCOE_FILT 144,4619
	I40E_HMC_LAN_MAX 145,4644
enum i40e_hmc_model 148,4672
	I40E_HMC_MODEL_DIRECT_PREFERRED 149,4694
	I40E_HMC_MODEL_DIRECT_ONLY 150,4732
	I40E_HMC_MODEL_PAGED_ONLY 151,4770
	I40E_HMC_MODEL_UNKNOWN,152,4808
struct i40e_hmc_lan_create_obj_info 155,4837
	struct i40e_hmc_info *hmc_info;hmc_info156,4875
	u32 rsrc_type;157,4908
	u32 start_idx;158,4924
	u32 count;159,4940
	enum i40e_sd_entry_type entry_type;160,4952
	u64 direct_mode_sz;161,4989
struct i40e_hmc_lan_delete_obj_info 164,5014
	struct i40e_hmc_info *hmc_info;hmc_info165,5052
	u32 rsrc_type;166,5085
	u32 start_idx;167,5101
	u32 count;168,5117

lib/librte_pmd_i40e/i40e/i40e_common.c,8065
enum i40e_status_code i40e_set_mac_type(47,2003
void i40e_debug_aq(94,3110
bool i40e_check_asq_alive(146,4718
enum i40e_status_code i40e_aq_queue_shutdown(162,5112
#define I40E_PTT(204,6432
#define I40E_PTT_UNUSED_ENTRY(216,6801
#define I40E_RX_PTYPE_NOF	220,6935
#define I40E_RX_PTYPE_FRG	221,6985
#define I40E_RX_PTYPE_INNER_PROT_TS	222,7031
struct i40e_rx_ptype_decoded i40e_ptype_lookup[i40e_ptype_lookup225,7172
bool i40e_tph_present(553,20367
bool i40e_enable_tph(567,20687
enum i40e_status_code i40e_init_shared_code(614,22240
STATIC enum i40e_status_code i40e_aq_mac_address_read(657,23315
enum i40e_status_code i40e_aq_mac_address_write(684,24189
enum i40e_status_code i40e_get_mac_addr(714,25107
enum i40e_status_code i40e_get_port_mac_addr(735,25642
void i40e_pre_tx_queue_cfg(762,26324
enum i40e_status_code i40e_validate_mac_addr(791,27099
STATIC enum i40e_media_type i40e_get_media_type(813,27689
#define I40E_PF_RESET_WAIT_COUNT	855,28736
enum i40e_status_code i40e_pf_reset(863,28975
void i40e_clear_hw(941,31277
void i40e_clear_pxe_mode(1033,33933
static u32 i40e_led_is_mine(1046,34251
#define I40E_LED0 1068,34748
#define I40E_LINK_ACTIVITY 1069,34769
u32 i40e_led_get(1080,35097
void i40e_led_set(1111,35847
enum i40e_status_code i40e_aq_get_phy_capabilities(1155,37032
enum i40e_status_code i40e_aq_set_phy_config(1203,38533
enum i40e_status_code i40e_set_fc(1231,39184
enum i40e_status_code i40e_aq_set_mac_config(1326,42185
enum i40e_status_code i40e_aq_clear_pxe_mode(1359,43068
enum i40e_status_code i40e_aq_set_link_restart_an(1387,43814
enum i40e_status_code i40e_aq_get_link_info(1418,44719
enum i40e_status_code i40e_update_link_info(1499,47244
enum i40e_status_code i40e_aq_set_phy_int_mask(1530,47983
enum i40e_status_code i40e_aq_get_local_advt_reg(1557,48714
enum i40e_status_code i40e_aq_set_local_advt_reg(1589,49608
enum i40e_status_code i40e_aq_get_partner_advt(1617,50426
enum i40e_status_code i40e_aq_set_lb_modes(1649,51266
enum i40e_status_code i40e_aq_set_phy_debug(1676,51939
enum i40e_status_code i40e_aq_add_vsi(1702,52622
enum i40e_status_code i40e_aq_set_default_vsi(1745,53940
enum i40e_status_code i40e_aq_set_vsi_unicast_promiscuous(1774,54789
enum i40e_status_code i40e_aq_set_vsi_multicast_promiscuous(1807,55723
enum i40e_status_code i40e_aq_set_vsi_broadcast(1841,56731
enum i40e_status_code i40e_aq_get_vsi_params(1873,57722
enum i40e_status_code i40e_aq_update_vsi_params(1916,59003
enum i40e_status_code i40e_aq_get_switch_config(1947,60000
enum i40e_status_code i40e_aq_get_firmware_version(1981,61112
enum i40e_status_code i40e_aq_send_driver_version(2017,62232
bool i40e_get_link_status(2057,63361
enum i40e_aq_link_speed i40e_get_link_speed(2081,63863
enum i40e_status_code i40e_aq_add_veb(2113,64922
enum i40e_status_code i40e_aq_get_veb_parameters(2170,66779
enum i40e_status_code i40e_aq_add_macvlan(2223,68223
enum i40e_status_code i40e_aq_remove_macvlan(2265,69502
enum i40e_status_code i40e_aq_add_vlan(2305,70773
enum i40e_status_code i40e_aq_remove_vlan(2345,72033
enum i40e_status_code i40e_aq_send_msg_to_vf(2389,73333
enum i40e_status_code i40e_aq_get_hmc_resource_profile(2424,74511
enum i40e_status_code i40e_aq_set_hmc_resource_profile(2455,75566
enum i40e_status_code i40e_aq_request_resource(2487,76533
enum i40e_status_code i40e_aq_release_resource(2528,77969
enum i40e_status_code i40e_aq_read_nvm(2562,79080
enum i40e_status_code i40e_aq_erase_nvm(2610,80615
#define I40E_DEV_FUNC_CAP_SWITCH_MODE	2642,81531
#define I40E_DEV_FUNC_CAP_MGMT_MODE	2643,81574
#define I40E_DEV_FUNC_CAP_NPAR	2644,81615
#define I40E_DEV_FUNC_CAP_OS2BMC	2645,81652
#define I40E_DEV_FUNC_CAP_VALID_FUNC	2646,81690
#define I40E_DEV_FUNC_CAP_SRIOV_1_1	2647,81732
#define I40E_DEV_FUNC_CAP_VF	2648,81773
#define I40E_DEV_FUNC_CAP_VMDQ	2649,81808
#define I40E_DEV_FUNC_CAP_802_1_QBG	2650,81845
#define I40E_DEV_FUNC_CAP_802_1_QBH	2651,81886
#define I40E_DEV_FUNC_CAP_VSI	2652,81927
#define I40E_DEV_FUNC_CAP_DCB	2653,81963
#define I40E_DEV_FUNC_CAP_FCOE	2654,81999
#define I40E_DEV_FUNC_CAP_RSS	2655,82036
#define I40E_DEV_FUNC_CAP_RX_QUEUES	2656,82072
#define I40E_DEV_FUNC_CAP_TX_QUEUES	2657,82113
#define I40E_DEV_FUNC_CAP_MSIX	2658,82154
#define I40E_DEV_FUNC_CAP_MSIX_VF	2659,82191
#define I40E_DEV_FUNC_CAP_FLOW_DIRECTOR	2660,82230
#define I40E_DEV_FUNC_CAP_IEEE_1588	2661,82275
#define I40E_DEV_FUNC_CAP_MFP_MODE_1	2662,82316
#define I40E_DEV_FUNC_CAP_CEM	2663,82358
#define I40E_DEV_FUNC_CAP_IWARP	2664,82394
#define I40E_DEV_FUNC_CAP_LED	2665,82432
#define I40E_DEV_FUNC_CAP_SDP	2666,82468
#define I40E_DEV_FUNC_CAP_MDIO	2667,82504
STATIC void i40e_parse_discover_capabilities(2678,82857
enum i40e_status_code i40e_aq_discover_capabilities(2835,86924
enum i40e_status_code i40e_aq_update_nvm(2883,88424
enum i40e_status_code i40e_aq_get_lldp_mib(2933,90025
enum i40e_status_code i40e_aq_cfg_lldp_mib_change_event(2982,91568
enum i40e_status_code i40e_aq_add_lldp_tlv(3017,92717
enum i40e_status_code i40e_aq_update_lldp_tlv(3067,94346
enum i40e_status_code i40e_aq_delete_lldp_tlv(3118,96019
enum i40e_status_code i40e_aq_stop_lldp(3159,97259
enum i40e_status_code i40e_aq_start_lldp(3184,97929
enum i40e_status_code i40e_aq_add_udp_tunnel(3210,98690
enum i40e_status_code i40e_aq_del_udp_tunnel(3241,99568
enum i40e_status_code i40e_aq_get_switch_resource_alloc(3270,100589
enum i40e_status_code i40e_aq_delete_element(3306,101694
enum i40e_status_code i40e_aq_add_pvirt(3338,102633
enum i40e_status_code i40e_aq_add_tag(3379,104053
enum i40e_status_code i40e_aq_remove_tag(3428,105602
enum i40e_status_code i40e_aq_add_mcast_etag(3477,107206
enum i40e_status_code i40e_aq_remove_mcast_etag(3529,109015
enum i40e_status_code i40e_aq_update_tag(3576,110514
enum i40e_status_code i40e_aq_dcb_ignore_pfc(3620,111898
enum i40e_status_code i40e_aq_dcb_updated(3663,113268
enum i40e_status_code i40e_aq_add_statistics(3688,114147
enum i40e_status_code i40e_aq_remove_statistics(3725,115408
enum i40e_status_code i40e_aq_set_port_parameters(3758,116497
static enum i40e_status_code i40e_aq_tx_sched_cmd(3798,117825
enum i40e_status_code i40e_aq_config_vsi_bw_limit(3856,119620
enum i40e_status_code i40e_aq_config_switch_comp_bw_limit(3885,120521
enum i40e_status_code i40e_aq_config_vsi_ets_sla_bw_limit(3913,121405
enum i40e_status_code i40e_aq_config_vsi_tc_bw(3930,122009
enum i40e_status_code i40e_aq_config_switch_comp_ets_bw_limit(3947,122622
enum i40e_status_code i40e_aq_query_vsi_bw_config(3964,123227
enum i40e_status_code i40e_aq_query_vsi_ets_sla_config(3981,123810
enum i40e_status_code i40e_aq_query_switch_comp_ets_config(3998,124440
enum i40e_status_code i40e_aq_query_port_ets_config(4015,125122
enum i40e_status_code i40e_aq_query_switch_comp_bw_config(4032,125742
STATIC enum i40e_status_code i40e_validate_filter_settings(4054,126469
enum i40e_status_code i40e_set_filter_control(4147,129054
enum i40e_status_code i40e_aq_add_rem_control_packet_filter(4221,131600
enum i40e_status_code i40e_aq_add_cloud_filters(4280,133462
enum i40e_status_code i40e_aq_remove_cloud_filters(4318,134678
enum i40e_status_code i40e_aq_alternate_write(4356,135889
enum i40e_status_code i40e_aq_alternate_write_indirect(4387,136846
enum i40e_status_code i40e_aq_alternate_read(4431,138295
enum i40e_status_code i40e_aq_alternate_read_indirect(4470,139418
enum i40e_status_code i40e_aq_alternate_clear(4509,140534
enum i40e_status_code i40e_aq_alternate_write_done(4531,141126
enum i40e_status_code i40e_aq_set_oem_mode(4564,142037
enum i40e_status_code i40e_aq_suspend_port_tx(4591,142697
enum i40e_status_code i40e_aq_resume_port_tx(4616,143361
void i40e_set_pci_config_data(4636,143928
enum i40e_status_code i40e_read_bw_from_alt_ram(4684,145175
enum i40e_status_code i40e_aq_configure_partition_bw(4724,146241
enum i40e_status_code i40e_aq_send_msg_to_pf(4762,147419
void i40e_vf_parse_hw_config(4801,148657
enum i40e_status_code i40e_vf_reset(4841,149955

lib/librte_pmd_i40e/i40e/i40e_status.h,2352
#define _I40E_STATUS_H_35,1703
enum i40e_status_code 38,1746
	I40E_SUCCESS	39,1770
	I40E_ERR_NVM	40,1792
	I40E_ERR_NVM_CHECKSUM	41,1815
	I40E_ERR_PHY	42,1846
	I40E_ERR_CONFIG	43,1869
	I40E_ERR_PARAM	44,1895
	I40E_ERR_MAC_TYPE	45,1920
	I40E_ERR_UNKNOWN_PHY	46,1947
	I40E_ERR_LINK_SETUP	47,1977
	I40E_ERR_ADAPTER_STOPPED	48,2006
	I40E_ERR_INVALID_MAC_ADDR	49,2039
	I40E_ERR_DEVICE_NOT_SUPPORTED	50,2074
	I40E_ERR_MASTER_REQUESTS_PENDING	51,2113
	I40E_ERR_INVALID_LINK_SETTINGS	52,2154
	I40E_ERR_AUTONEG_NOT_COMPLETE	53,2194
	I40E_ERR_RESET_FAILED	54,2233
	I40E_ERR_SWFW_SYNC	55,2265
	I40E_ERR_NO_AVAILABLE_VSI	56,2294
	I40E_ERR_NO_MEMORY	57,2329
	I40E_ERR_BAD_PTR	58,2358
	I40E_ERR_RING_FULL	59,2385
	I40E_ERR_INVALID_PD_ID	60,2414
	I40E_ERR_INVALID_QP_ID	61,2447
	I40E_ERR_INVALID_CQ_ID	62,2480
	I40E_ERR_INVALID_CEQ_ID	63,2513
	I40E_ERR_INVALID_AEQ_ID	64,2547
	I40E_ERR_INVALID_SIZE	65,2581
	I40E_ERR_INVALID_ARP_INDEX	66,2613
	I40E_ERR_INVALID_FPM_FUNC_ID	67,2649
	I40E_ERR_QP_INVALID_MSG_SIZE	68,2687
	I40E_ERR_QP_TOOMANY_WRS_POSTED	69,2725
	I40E_ERR_INVALID_FRAG_COUNT	70,2765
	I40E_ERR_QUEUE_EMPTY	71,2802
	I40E_ERR_INVALID_ALIGNMENT	72,2833
	I40E_ERR_FLUSHED_QUEUE	73,2869
	I40E_ERR_INVALID_PUSH_PAGE_INDEX	74,2902
	I40E_ERR_INVALID_IMM_DATA_SIZE	75,2943
	I40E_ERR_TIMEOUT	76,2983
	I40E_ERR_OPCODE_MISMATCH	77,3010
	I40E_ERR_CQP_COMPL_ERROR	78,3044
	I40E_ERR_INVALID_VF_ID	79,3078
	I40E_ERR_INVALID_HMCFN_ID	80,3111
	I40E_ERR_BACKING_PAGE_ERROR	81,3146
	I40E_ERR_NO_PBLCHUNKS_AVAILABLE	82,3183
	I40E_ERR_INVALID_PBLE_INDEX	83,3224
	I40E_ERR_INVALID_SD_INDEX	84,3261
	I40E_ERR_INVALID_PAGE_DESC_INDEX	85,3296
	I40E_ERR_INVALID_SD_TYPE	86,3337
	I40E_ERR_MEMCPY_FAILED	87,3371
	I40E_ERR_INVALID_HMC_OBJ_INDEX	88,3404
	I40E_ERR_INVALID_HMC_OBJ_COUNT	89,3444
	I40E_ERR_INVALID_SRQ_ARM_LIMIT	90,3484
	I40E_ERR_SRQ_ENABLED	91,3524
	I40E_ERR_ADMIN_QUEUE_ERROR	92,3555
	I40E_ERR_ADMIN_QUEUE_TIMEOUT	93,3591
	I40E_ERR_BUF_TOO_SHORT	94,3629
	I40E_ERR_ADMIN_QUEUE_FULL	95,3662
	I40E_ERR_ADMIN_QUEUE_NO_WORK	96,3697
	I40E_ERR_BAD_IWARP_CQE	97,3735
	I40E_ERR_NVM_BLANK_MODE	98,3768
	I40E_ERR_NOT_IMPLEMENTED	99,3802
	I40E_ERR_PE_DOORBELL_NOT_ENABLED	100,3836
	I40E_ERR_DIAG_TEST_FAILED	101,3877
	I40E_ERR_NOT_READY	102,3912
	I40E_NOT_SUPPORTED	103,3941
	I40E_ERR_FIRMWARE_API_VERSION	104,3970

lib/librte_pmd_i40e/i40e/i40e_adminq.h,1642
#define _I40E_ADMINQ_H_35,1703
#define I40E_ADMINQ_DESC(40,1782
#define I40E_ADMINQ_DESC_ALIGNMENT 43,1870
struct i40e_adminq_ring 45,1911
	struct i40e_virt_mem dma_head;46,1937
	struct i40e_dma_mem desc_buf;47,2000
	struct i40e_virt_mem cmd_buf;48,2060
		struct i40e_dma_mem *asq_bi;asq_bi51,2129
		struct i40e_dma_mem *arq_bi;arq_bi52,2160
	} r;53,2191
	u16 count;55,2198
	u16 rx_buf_len;56,2239
	u16 next_to_use;59,2335
	u16 next_to_clean;60,2353
	u32 head;63,2405
	u32 tail;64,2416
	u32 len;65,2427
	u32 bah;66,2437
	u32 bal;67,2447
struct i40e_asq_cmd_details 71,2491
	void *callback;callback72,2521
	u64 cookie;73,2580
	u16 flags_ena;74,2593
	u16 flags_dis;75,2609
	bool async;76,2625
	bool postpone;77,2638
#define I40E_ADMINQ_DETAILS(80,2658
struct i40e_arq_event_info 84,2784
	struct i40e_aq_desc desc;85,2813
	u16 msg_size;86,2840
	u8 *msg_buf;msg_buf87,2855
struct i40e_adminq_info 91,2903
	struct i40e_adminq_ring arq;92,2929
	struct i40e_adminq_ring asq;93,2982
	u32 asq_cmd_timeout;94,3032
	u16 num_arq_entries;95,3104
	u16 num_asq_entries;96,3163
	u16 arq_buf_size;97,3219
	u16 asq_buf_size;98,3284
	u16 fw_maj_ver;99,3346
	u16 fw_min_ver;100,3408
	u16 api_maj_ver;101,3470
	u16 api_min_ver;102,3527
	bool nvm_busy;103,3584
	bool nvm_release_on_done;104,3600
	struct i40e_spinlock asq_spinlock;106,3628
	struct i40e_spinlock arq_spinlock;107,3690
	enum i40e_admin_queue_err asq_last_status;110,3809
	enum i40e_admin_queue_err arq_last_status;111,3853
STATIC inline int i40e_aq_rc_to_posix(119,4035
#define I40E_AQ_LARGE_BUF	152,5064
#define I40E_ASQ_CMD_TIMEOUT	153,5095

lib/librte_pmd_i40e/i40e/i40e_hmc.h,2088
#define _I40E_HMC_H_35,1700
#define I40E_HMC_MAX_BP_COUNT 37,1722
#define I40E_HMC_INFO_SIGNATURE	43,1850
#define I40E_HMC_PD_CNT_IN_SD	44,1905
#define I40E_HMC_DIRECT_BP_SIZE	45,1940
#define I40E_HMC_PAGED_BP_SIZE	46,1991
#define I40E_HMC_PD_BP_BUF_ALIGNMENT	47,2028
#define I40E_FIRST_VF_FPM_ID	48,2070
struct i40e_hmc_obj_info 50,2104
	u64 base;51,2131
	u32 max_cnt;52,2165
	u32 cnt;53,2223
	u64 size;54,2288
enum i40e_sd_entry_type 57,2337
	I40E_SD_TYPE_INVALID 58,2363
	I40E_SD_TYPE_PAGED 59,2390
	I40E_SD_TYPE_DIRECT 60,2417
struct i40e_hmc_bp 63,2447
	enum i40e_sd_entry_type entry_type;64,2468
	struct i40e_dma_mem addr;65,2505
	u32 sd_pd_index;66,2564
	u32 ref_cnt;67,2582
struct i40e_hmc_pd_entry 70,2600
	struct i40e_hmc_bp bp;71,2627
	u32 sd_index;72,2651
	bool valid;73,2666
struct i40e_hmc_pd_table 76,2683
	struct i40e_dma_mem pd_page_addr;77,2710
	struct i40e_hmc_pd_entry  *pd_entry;pd_entry78,2777
	struct i40e_virt_mem pd_entry_virt_mem;79,2847
	u32 ref_cnt;81,2917
	u32 sd_index;82,2931
struct i40e_hmc_sd_entry 85,2950
	enum i40e_sd_entry_type entry_type;86,2977
	bool valid;87,3014
		struct i40e_hmc_pd_table pd_table;90,3037
		struct i40e_hmc_bp bp;91,3074
	} u;92,3099
struct i40e_hmc_sd_table 95,3109
	struct i40e_virt_mem addr;96,3136
	u32 sd_cnt;97,3205
	u32 ref_cnt;98,3218
	struct i40e_hmc_sd_entry *sd_entry;sd_entry99,3232
struct i40e_hmc_info 102,3304
	u32 signature;103,3327
	u8 hmc_fn_id;105,3414
	u16 first_sd_index;106,3429
	struct i40e_hmc_obj_info *hmc_obj;hmc_obj109,3508
	struct i40e_virt_mem hmc_obj_virt_mem;110,3544
	struct i40e_hmc_sd_table sd_table;111,3584
#define I40E_INC_SD_REFCNT(114,3624
#define I40E_INC_PD_REFCNT(115,3685
#define I40E_INC_BP_REFCNT(116,3746
#define I40E_DEC_SD_REFCNT(118,3797
#define I40E_DEC_PD_REFCNT(119,3858
#define I40E_DEC_BP_REFCNT(120,3919
#define I40E_SET_PF_SD_ENTRY(129,4198
#define I40E_CLEAR_PF_SD_ENTRY(150,4973
#define I40E_INVALIDATE_PF_HMC_PD(169,5626
#define I40E_FIND_SD_INDEX_LIMIT(186,6389
#define I40E_FIND_PD_INDEX_LIMIT(210,7391

lib/librte_pmd_i40e/i40e/i40e_adminq.c,1156
STATIC INLINE bool i40e_is_nvm_update_op(45,1942
STATIC void i40e_adminq_init_regs(58,2350
enum i40e_status_code i40e_alloc_adminq_asq_ring(90,3344
enum i40e_status_code i40e_alloc_adminq_arq_ring(117,4039
void i40e_free_adminq_asq(137,4552
void i40e_free_adminq_arq(149,4853
STATIC enum i40e_status_code i40e_alloc_arq_bufs(158,5078
STATIC enum i40e_status_code i40e_alloc_asq_bufs(225,7034
STATIC void i40e_free_arq_bufs(265,8136
STATIC void i40e_free_asq_bufs(284,8591
STATIC enum i40e_status_code i40e_config_asq_regs(309,9244
STATIC enum i40e_status_code i40e_config_arq_regs(338,10112
enum i40e_status_code i40e_init_asq(377,11389
enum i40e_status_code i40e_init_arq(436,12900
enum i40e_status_code i40e_shutdown_asq(488,14100
enum i40e_status_code i40e_shutdown_arq(521,14878
enum i40e_status_code i40e_init_adminq(559,15855
enum i40e_status_code i40e_shutdown_adminq(660,18501
u16 i40e_clean_asq(683,19011
bool i40e_asq_done(729,20385
enum i40e_status_code i40e_asq_send_command(749,21032
void i40e_fill_default_direct_cmd_desc(966,27518
enum i40e_status_code i40e_clean_arq_element(986,28180
void i40e_resume_aq(1088,31298

lib/librte_pmd_i40e/i40e/i40e_dcb.h,4770
#define _I40E_DCB_H_35,1700
#define I40E_DCBX_OFFLOAD_DISABLED	39,1746
#define I40E_DCBX_OFFLOAD_ENABLED	40,1783
#define I40E_DCBX_STATUS_NOT_STARTED	42,1820
#define I40E_DCBX_STATUS_IN_PROGRESS	43,1859
#define I40E_DCBX_STATUS_DONE	44,1898
#define I40E_DCBX_STATUS_MULTIPLE_PEERS	45,1931
#define I40E_DCBX_STATUS_DISABLED	46,1973
#define I40E_TLV_TYPE_END	48,2010
#define I40E_TLV_TYPE_ORG	49,2039
#define I40E_IEEE_8021QAZ_OUI	51,2071
#define I40E_IEEE_SUBTYPE_ETS_CFG	52,2111
#define I40E_IEEE_SUBTYPE_ETS_REC	53,2147
#define I40E_IEEE_SUBTYPE_PFC_CFG	54,2184
#define I40E_IEEE_SUBTYPE_APP_PRI	55,2221
#define I40E_LLDP_ADMINSTATUS_DISABLED	57,2259
#define I40E_LLDP_ADMINSTATUS_ENABLED_RX	58,2301
#define I40E_LLDP_ADMINSTATUS_ENABLED_TX	59,2344
#define I40E_LLDP_ADMINSTATUS_ENABLED_RXTX	60,2387
#define I40E_LLDP_MIB_HLEN	63,2467
#define I40E_LLDP_TLV_LEN_SHIFT	64,2498
#define I40E_LLDP_TLV_LEN_MASK	65,2533
#define I40E_LLDP_TLV_TYPE_SHIFT	66,2601
#define I40E_LLDP_TLV_TYPE_MASK	67,2636
#define I40E_LLDP_TLV_SUBTYPE_SHIFT	68,2704
#define I40E_LLDP_TLV_SUBTYPE_MASK	69,2742
#define I40E_LLDP_TLV_OUI_SHIFT	70,2815
#define I40E_LLDP_TLV_OUI_MASK	71,2850
#define I40E_IEEE_ETS_MAXTC_SHIFT	74,2952
#define I40E_IEEE_ETS_MAXTC_MASK	75,2988
#define I40E_IEEE_ETS_CBS_SHIFT	76,3056
#define I40E_IEEE_ETS_CBS_MASK	77,3091
#define I40E_IEEE_ETS_WILLING_SHIFT	78,3156
#define I40E_IEEE_ETS_WILLING_MASK	79,3194
#define I40E_IEEE_ETS_PRIO_0_SHIFT	80,3266
#define I40E_IEEE_ETS_PRIO_0_MASK	81,3303
#define I40E_IEEE_ETS_PRIO_1_SHIFT	82,3373
#define I40E_IEEE_ETS_PRIO_1_MASK	83,3410
#define I40E_IEEE_TSA_STRICT	86,3514
#define I40E_IEEE_TSA_CBS	87,3546
#define I40E_IEEE_TSA_ETS	88,3575
#define I40E_IEEE_TSA_VENDOR	89,3604
#define I40E_IEEE_PFC_CAP_SHIFT	92,3670
#define I40E_IEEE_PFC_CAP_MASK	93,3705
#define I40E_IEEE_PFC_MBC_SHIFT	94,3770
#define I40E_IEEE_PFC_MBC_MASK	95,3805
#define I40E_IEEE_PFC_WILLING_SHIFT	96,3870
#define I40E_IEEE_PFC_WILLING_MASK	97,3908
#define I40E_IEEE_APP_SEL_SHIFT	100,4012
#define I40E_IEEE_APP_SEL_MASK	101,4047
#define I40E_IEEE_APP_PRIO_SHIFT	102,4112
#define I40E_IEEE_APP_PRIO_MASK	103,4147
struct i40e_lldp_generic_tlv 109,4271
	__be16 typelength;110,4302
	u8 tlvinfo[tlvinfo111,4322
struct i40e_lldp_org_tlv 115,4392
	__be16 typelength;116,4419
	__be32 ouisubtype;117,4439
	u8 tlvinfo[tlvinfo118,4459
struct i40e_lldp_stats 129,4717
	u64 remtablelastchangetime;130,4742
	u64 remtableinserts;131,4771
	u64 remtabledeletes;132,4793
	u64 remtabledrops;133,4815
	u64 remtableageouts;134,4835
	u64 txframestotal;135,4857
	u64 rxframesdiscarded;136,4877
	u64 rxportframeerrors;137,4901
	u64 rxportframestotal;138,4925
	u64 rxporttlvsdiscardedtotal;139,4949
	u64 rxporttlvsunrecognizedtotal;140,4980
	u64 remtoomanyneighbors;141,5014
struct i40e_dcbx_variables 145,5079
	u32 defmaxtrafficclasses;146,5108
	u32 defprioritytcmapping;147,5135
	u32 deftcbandwidth;148,5162
	u32 deftsaassignment;149,5183
struct i40e_rx_pb_config 154,5271
	u32	shared_pool_size;155,5298
	u32	shared_pool_high_wm;156,5321
	u32	shared_pool_low_wm;157,5347
	u32	shared_pool_high_thresh[shared_pool_high_thresh158,5372
	u32	shared_pool_low_thresh[shared_pool_low_thresh159,5426
	u32	tc_pool_size[tc_pool_size160,5479
	u32	tc_pool_high_wm[tc_pool_high_wm161,5522
	u32	tc_pool_low_wm[tc_pool_low_wm162,5568
enum i40e_dcb_arbiter_mode 165,5617
	I40E_DCB_ARB_MODE_STRICT_PRIORITY 166,5646
	I40E_DCB_ARB_MODE_ROUND_ROBIN 167,5686
#define I40E_DEFAULT_PAUSE_TIME	170,5725
#define I40E_MAX_FRAME_SIZE	171,5766
#define I40E_DEVICE_RPB_SIZE	173,5815
#define I40E_BT2KB(176,5898
#define I40E_B2BT(177,5958
#define I40E_BT2B(178,5989
#define I40E_MAX_FRAME_TC(181,6076
#define I40E_EEE_TX_LPI_EXIT_TIME	184,6188
#define I40E_PCIRTT_LINK_SPEED_10G	187,6270
#define I40E_PCIRTT_BYTE_LINK_SPEED_20G	188,6312
#define I40E_PCIRTT_BYTE_LINK_SPEED_40G	189,6359
#define I40E_PFC_FRAME_DELAY	192,6439
#define I40E_CABLE_DELAY	195,6526
#define I40E_HIGHER_LAYER_DELAY_10G	198,6599
#define I40E_INTERFACE_DELAY_10G_MAC_CONTROL	202,6729
#define I40E_INTERFACE_DELAY_10G_MAC	203,6779
#define I40E_INTERFACE_DELAY_10G_RS	204,6822
#define I40E_INTERFACE_DELAY_XGXS	206,6865
#define I40E_INTERFACE_DELAY_XAUI	207,6905
#define I40E_INTERFACE_DELAY_10G_BASEX_PCS	209,6946
#define I40E_INTERFACE_DELAY_10G_BASER_PCS	210,6994
#define I40E_INTERFACE_DELAY_LX4_PMD	211,7042
#define I40E_INTERFACE_DELAY_CX4_PMD	212,7084
#define I40E_INTERFACE_DELAY_SERIAL_PMA	213,7126
#define I40E_INTERFACE_DELAY_PMD	214,7171
#define I40E_INTERFACE_DELAY_10G_BASET	216,7210
#define I40E_INTERFACE_DELAY_10G_COPPER	219,7308
#define I40E_DV_TC(222,7453
#define I40E_STD_DV_TC(228,7678

lib/librte_pmd_i40e/i40e_rxtx.h,2754
#define _I40E_RXTX_H_35,1716
#define I40E_TX_FLAG_L2TAG1_SHIFT 41,1827
#define I40E_TX_FLAG_L2TAG1_MASK 42,1864
#define I40E_TX_FLAG_CSUM 43,1909
#define I40E_TX_FLAG_INSERT_VLAN 44,1964
#define I40E_TX_FLAG_TSYN 45,2019
#define RTE_PMD_I40E_RX_MAX_BURST 48,2118
#define I40E_RXBUF_SZ_1024 51,2163
#define I40E_RXBUF_SZ_2048 52,2195
enum i40e_header_split_mode 54,2228
	i40e_header_split_none 55,2258
	i40e_header_split_enabled 56,2287
	i40e_header_split_always 57,2319
	i40e_header_split_reserved58,2350
#define I40E_HEADER_SPLIT_NONE 61,2382
#define I40E_HEADER_SPLIT_L2 62,2429
#define I40E_HEADER_SPLIT_IP 63,2483
#define I40E_HEADER_SPLIT_UDP_TCP 64,2537
#define I40E_HEADER_SPLIT_SCTP 65,2591
#define I40E_HEADER_SPLIT_ALL 66,2645
#define i40e_rx_desc 73,2919
#define i40e_rx_desc 75,2966
struct i40e_rx_entry 78,3015
	struct rte_mbuf *mbuf;mbuf79,3038
struct i40e_rx_queue 85,3117
	struct rte_mempool *mp;mp86,3140
	volatile union i40e_rx_desc *rx_ring;rx_ring87,3203
	uint64_t rx_ring_phys_addr;88,3273
	struct i40e_rx_entry *sw_ring;sw_ring89,3330
	uint16_t nb_rx_desc;90,3394
	uint16_t rx_free_thresh;91,3449
	uint16_t rx_tail;92,3508
	uint16_t nb_rx_hold;93,3557
	struct rte_mbuf *pkt_first_seg;pkt_first_seg94,3615
	struct rte_mbuf *pkt_last_seg;pkt_last_seg95,3688
	uint16_t rx_nb_avail;97,3802
	uint16_t rx_next_avail;98,3864
	uint16_t rx_free_trigger;99,3926
	struct rte_mbuf fake_mbuf;100,3991
	struct rte_mbuf *rx_stage[rx_stage101,4038
	uint8_t port_id;103,4104
	uint8_t crc_len;104,4145
	uint16_t queue_id;105,4202
	uint16_t reg_idx;106,4245
	uint8_t drop_en;107,4296
	volatile uint8_t *qrx_tail;qrx_tail108,4349
	struct i40e_vsi *vsi;vsi109,4411
	uint16_t rx_buf_len;110,4472
	uint16_t rx_hdr_len;111,4523
	uint16_t max_pkt_len;112,4574
	uint8_t hs_mode;113,4625
	bool q_set;114,4667
struct i40e_tx_entry 117,4733
	struct rte_mbuf *mbuf;mbuf118,4756
	uint16_t next_id;119,4780
	uint16_t last_id;120,4799
struct i40e_tx_queue 126,4873
	uint16_t nb_tx_desc;127,4896
	uint64_t tx_ring_phys_addr;128,4951
	volatile struct i40e_tx_desc *tx_ring;tx_ring129,5008
	struct i40e_tx_entry *sw_ring;sw_ring130,5080
	uint16_t tx_tail;131,5147
	volatile uint8_t *qtx_tail;qtx_tail132,5205
	uint16_t nb_tx_used;133,5267
	uint16_t last_desc_cleaned;135,5395
	uint16_t nb_tx_free;137,5487
	uint16_t tx_free_thresh;139,5572
	uint16_t tx_rs_thresh;141,5695
	uint8_t pthresh;142,5719
	uint8_t hthresh;143,5774
	uint8_t wthresh;144,5825
	uint8_t port_id;145,5877
	uint16_t queue_id;146,5927
	uint16_t reg_idx;147,5971
	uint32_t txq_flags;148,5990
	struct i40e_vsi *vsi;vsi149,6011
	uint16_t tx_next_dd;150,6072
	uint16_t tx_next_rs;151,6094
	bool q_set;152,6116

lib/librte_pmd_i40e/i40e_logs.h,400
#define _I40E_LOGS_H_35,1716
#define PMD_INIT_LOG(38,1773
#define PMD_INIT_FUNC_TRACE(40,1876
#define PMD_INIT_LOG(42,1939
#define PMD_INIT_FUNC_TRACE(43,1997
#define PMD_RX_LOG(47,2083
#define PMD_RX_LOG(50,2190
#define PMD_TX_LOG(54,2286
#define PMD_TX_LOG(57,2393
#define PMD_TX_FREE_LOG(61,2494
#define PMD_TX_FREE_LOG(64,2606
#define PMD_DRV_LOG(68,2711
#define PMD_DRV_LOG(71,2819

lib/librte_pmd_i40e/i40e_ethdev.c,4703
#define I40E_NUM_MACADDR_MAX 62,2316
#define I40E_CLEAR_PXE_WAIT_MS 63,2354
#define I40E_MAX_CAP_ELE_NUM 66,2438
#define I40E_CHK_Q_ENA_COUNT 69,2507
#define I40E_CHK_Q_ENA_INTERVAL_US 70,2547
#define I40E_MAX_NUM_VSIS 73,2616
#define I40E_16_BIT_SHIFT 76,2685
#define I40E_16_BIT_MASK 77,2714
#define I40E_32_BIT_SHIFT 78,2747
#define I40E_32_BIT_MASK 79,2776
#define I40E_48_BIT_SHIFT 80,2813
#define I40E_48_BIT_MASK 81,2842
#define I40E_ITR_INDEX_DEFAULT 84,2948
#define I40E_QUEUE_ITR_INTERVAL_DEFAULT 85,2990
#define I40E_QUEUE_ITR_INTERVAL_MAX 86,3045
#define I40E_PRE_TX_Q_CFG_WAIT_US 88,3105
#define I40E_RSS_OFFLOAD_ALL 90,3161
#define I40E_RSS_HENA_ALL 104,3518
static uint32_t rss_key_default[rss_key_default208,8310
static struct rte_pci_id pci_id_i40e_map[pci_id_i40e_map210,8374
#define RTE_PCI_DEV_ID_DECL_I40E(211,8421
static struct eth_dev_ops i40e_eth_dev_ops 216,8563
static struct eth_driver rte_i40e_pmd 253,10538
i40e_prev_power_of_2(264,10793
rte_i40e_dev_atomic_read_link_status(282,11062
rte_i40e_dev_atomic_write_link_status(296,11384
rte_i40e_pmd_init(315,11843
static struct rte_driver rte_i40e_driver 324,12011
eth_i40e_dev_init(332,12157
i40e_dev_configure(535,17866
i40e_vsi_queues_unbind_intr(541,17953
i40e_calc_itr_interval(568,18678
i40e_vsi_queues_bind_intr(578,18927
i40e_vsi_enable_queues_intr(631,20627
i40e_vsi_disable_queues_intr(645,21061
i40e_dev_start(653,21237
i40e_dev_stop(695,22286
i40e_dev_close(712,22705
i40e_dev_promiscuous_enable(747,23575
i40e_dev_promiscuous_disable(761,24009
i40e_dev_allmulticast_enable(775,24446
i40e_dev_allmulticast_disable(788,24869
i40e_dev_link_update(802,25291
i40e_update_vsi_stats(864,26848
i40e_dev_stats_get(929,29678
i40e_dev_stats_reset(1192,40738
i40e_dev_queue_stats_mapping_set(1201,40962
i40e_dev_info_get(1212,41198
i40e_vlan_filter_set(1237,41989
i40e_vlan_tpid_set(1250,42313
i40e_vlan_offload_set(1257,42444
i40e_vlan_strip_queue_set(1279,43037
i40e_vlan_pvid_set(1287,43201
i40e_dev_led_on(1309,43798
i40e_dev_led_off(1321,44052
i40e_flow_ctrl_set(1333,44274
i40e_priority_flow_ctrl_set(1342,44440
i40e_macaddr_add(1352,44664
i40e_macaddr_remove(1397,45917
i40e_dev_rss_reta_update(1433,46910
i40e_dev_rss_reta_query(1468,47695
i40e_allocate_dma_mem_d(1504,48626
i40e_free_dma_mem_d(1536,49353
i40e_allocate_virt_mem_d(1555,49792
i40e_free_virt_mem_d(1577,50267
i40e_init_spinlock_d(1590,50473
i40e_acquire_spinlock_d(1596,50565
i40e_release_spinlock_d(1602,50660
i40e_destroy_spinlock_d(1608,50757
i40e_get_cap(1618,50953
i40e_pf_parameter_init(1646,51712
i40e_pf_get_switch_config(1734,54563
i40e_res_pool_init 1777,55836
i40e_res_pool_destroy(1808,56469
i40e_res_pool_free(1833,56916
i40e_res_pool_alloc(1920,58894
bitmap_is_subset(1993,60673
validate_tcmap_parameter(1999,60767
i40e_vsi_vlan_pvid_set(2020,61362
i40e_vsi_update_tc_bandwidth(2067,62617
i40e_vsi_config_tc_queue_mapping(2100,63482
i40e_veb_release(2159,65204
i40e_veb_setup(2184,65719
i40e_vsi_release(2236,66939
i40e_update_default_filter_setting(2289,68282
i40e_vsi_dump_bw_config(2327,69421
i40e_vsi_setup(2370,70788
i40e_vsi_config_vlan_stripping(2607,77849
i40e_dev_init_vlan(2648,79001
i40e_vsi_config_double_vlan(2668,79467
i40e_update_flow_control(2676,79653
#define I40E_LINK_PAUSE_RXTX 2678,79700
i40e_pf_setup(2733,81147
i40e_switch_tx_queue(2780,82438
i40e_vsi_switch_tx_queues(2841,84082
i40e_switch_rx_queue(2863,84598
i40e_vsi_switch_rx_queues(2915,86014
i40e_vsi_switch_queues(2938,86574
i40e_vsi_tx_init(2965,87167
i40e_vsi_rx_init(2983,87530
i40e_vsi_init(3005,87985
i40e_stat_update_32(3024,88301
i40e_stat_update_48(3044,88715
i40e_pf_disable_irq0(3071,89280
i40e_pf_enable_irq0(3080,89452
i40e_pf_config_irq0(3090,89685
i40e_dev_handle_vfr_event(3119,90569
i40e_dev_handle_aq_msg(3158,91666
i40e_dev_interrupt_handler(3217,93115
i40e_add_macvlan_filters(3276,94874
i40e_remove_macvlan_filters(3327,96190
i40e_find_mac_filter(3378,97527
i40e_find_vlan_filter(3392,97771
i40e_set_vlan_filter(3407,98043
#define UINT32_BIT_MASK 3412,98148
#define VALID_VLAN_BIT_MASK 3413,98182
i40e_find_all_vlan_for_mac(3432,98685
i40e_find_all_mac_for_vlan(3469,99478
i40e_vsi_remove_all_macvlan_filter(3494,99978
i40e_vsi_add_vlan(3542,100985
i40e_vsi_delete_vlan(3589,101907
i40e_vsi_add_mac(3651,103237
i40e_vsi_delete_mac(3707,104487
i40e_config_hena(3751,105508
i40e_parse_hena(3786,106619
i40e_pf_disable_rss(3821,107759
i40e_hw_rss_hash_set(3835,108166
i40e_dev_rss_hash_update(3865,109036
i40e_dev_rss_hash_conf_get(3887,109672
i40e_pf_config_rss(3909,110313
i40e_pf_config_mq_rx(3944,111366

lib/librte_pmd_i40e/i40e_ethdev_vf.c,2566
#define I40EVF_VSI_DEFAULT_MSIX_INTR 71,2506
#define I40EVF_BUSY_WAIT_DELAY 74,2576
#define I40EVF_BUSY_WAIT_COUNT 75,2610
#define MAX_RESET_WAIT_CNT 76,2644
struct i40evf_arq_msg_info 78,2679
	enum i40e_virtchnl_ops ops;79,2708
	enum i40e_status_code result;80,2737
	uint16_t msg_len;81,2768
	uint8_t *msg;msg82,2787
struct vf_cmd_info 85,2806
	enum i40e_virtchnl_ops ops;86,2827
	uint8_t *in_args;in_args87,2856
	uint32_t in_args_size;88,2875
	uint8_t *out_buffer;out_buffer89,2899
	uint32_t out_size;93,3009
enum i40evf_aq_result 96,3033
	I40EVF_MSG_ERR 97,3057
	I40EVF_MSG_NON,98,3123
	I40EVF_MSG_SYS,99,3181
	I40EVF_MSG_CMD,100,3242
static uint8_t cmd_result_buffer[cmd_result_buffer104,3364
static struct eth_dev_ops i40evf_eth_dev_ops 128,4598
i40evf_set_mac_type(150,5557
i40evf_parse_pfmsg(178,6028
i40evf_read_pfmsg(235,7664
i40evf_wait_cmd_done(265,8449
#define MAX_TRY_TIMES 271,8579
#define ASQ_DELAY_MS 272,8604
_clear_cmd(294,9038
_atomic_set_cmd(304,9223
i40evf_execute_vf_cmd(316,9477
i40evf_check_api_version(355,10581
i40evf_get_vf_resource(396,11725
i40evf_config_promisc(429,12546
i40evf_config_vlan_offload(463,13465
i40evf_config_vlan_pvid(488,14157
i40evf_configure_queues(519,15015
i40evf_config_irq_map(597,17482
i40evf_enable_queues(631,18707
i40evf_disable_queues(663,19598
i40evf_add_mac_addr(693,20383
i40evf_del_mac_addr(730,21551
i40evf_get_statics(767,22717
i40evf_add_vlan(802,23798
i40evf_del_vlan(829,24611
i40evf_get_link_status(856,25424
static struct rte_pci_id pci_id_i40evf_map[pci_id_i40evf_map879,26010
#define RTE_PCI_DEV_ID_DECL_I40EVF(880,26059
i40evf_dev_atomic_write_link_status(886,26221
i40evf_reset_vf(900,26534
i40evf_init_vf(938,27594
i40evf_dev_init(1026,29857
static struct eth_driver rte_i40evf_pmd 1079,31392
rte_i40evf_pmd_init(1095,31795
static struct rte_driver rte_i40evf_driver 1105,31981
i40evf_dev_configure(1113,32133
i40evf_init_vlan(1119,32226
i40evf_vlan_offload_set(1134,32575
i40evf_vlan_pvid_set(1156,33159
i40evf_vlan_filter_set(1182,33807
i40evf_rx_init(1195,34014
i40evf_tx_init(1225,34719
i40evf_enable_queues_intr(1237,35047
i40evf_disable_queues_intr(1245,35270
i40evf_dev_start(1252,35416
i40evf_dev_stop(1325,37330
i40evf_dev_link_update(1337,37574
i40evf_dev_promiscuous_enable(1360,38209
i40evf_dev_promiscuous_disable(1375,38562
i40evf_dev_allmulticast_enable(1390,38919
i40evf_dev_allmulticast_disable(1405,39275
i40evf_dev_info_get(1420,39634
i40evf_dev_stats_get(1432,40054
i40evf_dev_close(1440,40262

lib/librte_pmd_i40e/i40e_rxtx.c,1914
#define I40E_MIN_RING_DESC 60,2222
#define I40E_MAX_RING_DESC 61,2256
#define I40E_ALIGN 62,2292
#define DEFAULT_TX_RS_THRESH 63,2327
#define DEFAULT_TX_FREE_THRESH 64,2361
#define I40E_MAX_PKT_TYPE 65,2395
#define I40E_VLAN_TAG_SIZE 67,2431
#define I40E_TX_MAX_BURST 68,2460
#define I40E_DMA_MEM_ALIGN 70,2491
#define I40E_SIMPLE_FLAGS 72,2524
#define I40E_TXD_CMD 75,2622
#define RTE_MBUF_DATA_DMA_ADDR_DEFAULT(77,2689
#define RTE_MBUF_DATA_DMA_ADDR(80,2791
i40e_rxd_status_to_pkt_flags(100,3507
i40e_rxd_error_to_pkt_flags(117,3935
#define I40E_RX_ERR_BITS 122,4063
i40e_rxd_ptype_to_pkt_flags(152,5096
i40e_txd_enable_checksum(419,12623
rte_rxmbuf_alloc(471,14081
i40e_build_ctob(483,14294
i40e_xmit_cleanup(496,14679
check_rx_burst_bulk_alloc_preconditions(535,15906
#define I40E_LOOK_AHEAD 560,16535
i40e_rx_scan_hw_ring(565,16660
i40e_rx_fill_from_stage(647,19162
i40e_rx_alloc_bufs(666,19621
rx_recv_pkts(714,20918
i40e_recv_pkts_bulk_alloc(756,21924
i40e_recv_pkts(782,22509
i40e_recv_scattered_pkts(891,25456
i40e_calc_context_desc(1054,30616
i40e_xmit_pkts(1068,30798
i40e_tx_free_bufs(1253,35666
#define I40E_TD_CMD 1287,36609
tx4(1292,36756
tx1(1308,37175
i40e_tx_fill_hw_ring(1321,37531
tx_xmit_pkts(1349,38352
i40e_xmit_pkts_simple(1406,40084
i40e_dev_rx_queue_setup(1432,40638
i40e_dev_rx_queue_release(1555,44234
i40e_dev_rx_queue_count(1570,44487
#define I40E_RXQ_SCAN_INTERVAL 1572,44560
i40e_dev_rx_descriptor_done(1604,45455
i40e_dev_tx_queue_setup(1630,46045
i40e_dev_tx_queue_release(1808,51967
i40e_ring_dma_zone_reserve(1823,52250
i40e_rx_queue_release_mbufs(1849,52888
i40e_reset_rx_queue(1878,53538
i40e_tx_queue_release_mbufs(1909,54437
i40e_reset_tx_queue(1927,54785
i40e_tx_queue_init(1966,55724
i40e_alloc_rx_queue_mbufs(2007,56888
i40e_rx_queue_config(2051,57912
i40e_rx_queue_init(2109,59748
i40e_dev_clear_queues(2188,62002

lib/librte_sched/rte_sched_common.h,211
#define __INCLUDE_RTE_SCHED_COMMON_H__35,1733
#define __rte_aligned_16 43,1837
rte_sched_min_val_2_u32(46,1919
rte_min_pos_4_u16(53,2025
rte_min_pos_4_u16(67,2286
rte_get_gcd(89,2678
rte_get_lcd(120,3070

lib/librte_sched/rte_sched.h,1891
#define __INCLUDE_RTE_SCHED_H__35,1726
#define RTE_SCHED_TRAFFIC_CLASSES_PER_PIPE 89,4020
#define RTE_SCHED_QUEUES_PER_TRAFFIC_CLASS 92,4136
#define RTE_SCHED_QUEUES_PER_PIPE 95,4219
#define RTE_SCHED_PIPE_PROFILES_PER_PORT 101,4486
#define RTE_SCHED_FRAME_OVERHEAD_DEFAULT 112,4979
struct rte_sched_subport_params 120,5439
	uint32_t tb_rate;122,5501
	uint32_t tb_size;123,5600
	uint32_t tc_rate[tc_rate126,5722
	uint32_t tc_period;127,5844
struct rte_sched_subport_stats 131,5986
	uint32_t n_pkts_tc[n_pkts_tc133,6034
	uint32_t n_pkts_tc_dropped[n_pkts_tc_dropped135,6219
	uint32_t n_bytes_tc[n_bytes_tc139,6462
	uint32_t n_bytes_tc_dropped[n_bytes_tc_dropped141,6645
struct rte_sched_pipe_params 150,7281
	uint32_t tb_rate;152,7337
	uint32_t tb_size;153,7433
	uint32_t tc_rate[tc_rate156,7549
	uint32_t tc_period;157,7668
	uint8_t tc_ov_weight;159,7816
	uint8_t  wrr_weights[wrr_weights163,7970
struct rte_sched_queue_stats 167,8103
	uint32_t n_pkts;169,8149
	uint32_t n_pkts_dropped;170,8247
	uint32_t n_bytes;173,8374
	uint32_t n_bytes_dropped;174,8470
struct rte_sched_port_params 178,8623
	const char *name;name179,8654
	int socket;180,8767
	uint32_t rate;181,8879
	uint32_t mtu;182,8969
	uint32_t frame_overhead;183,9101
	uint32_t n_subports_per_port;184,9191
	uint32_t n_pipes_per_subport;185,9291
	uint16_t qsize[qsize186,9381
	struct rte_sched_pipe_params *pipe_profiles;pipe_profiles189,9680
	uint32_t n_pipe_profiles;192,9950
	struct rte_red_params red_params[red_params194,10058
struct rte_sched_port_hierarchy 202,10471
	uint32_t queue:queue203,10505
	uint32_t traffic_class:traffic_class204,10565
	uint32_t pipe:pipe205,10632
	uint32_t subport:subport206,10682
	uint32_t color:color207,10735
rte_sched_port_pkt_write(352,14058
rte_sched_port_pkt_read_tree_path(382,14992
rte_sched_port_pkt_read_color(393,15380

lib/librte_sched/rte_red.h,1085
#define __RTE_RED_H_INCLUDED__35,1725
#define RTE_RED_SCALING 55,2006
#define RTE_RED_S 56,2099
#define RTE_RED_MAX_TH_MAX 57,2210
#define RTE_RED_WQ_LOG2_MIN 58,2315
#define RTE_RED_WQ_LOG2_MAX 59,2410
#define RTE_RED_MAXP_INV_MIN 60,2505
#define RTE_RED_MAXP_INV_MAX 61,2603
#define RTE_RED_2POW16 62,2701
#define RTE_RED_INT16_NBITS 63,2775
#define RTE_RED_WQ_LOG2_NUM 64,2849
#define RTE_RED_ASSERT(68,2964
#define RTE_RED_ASSERT(75,3172
struct rte_red_params 92,3516
	uint16_t min_th;93,3540
	uint16_t max_th;94,3605
	uint16_t maxp_inv;95,3670
	uint16_t wq_log2;96,3772
struct rte_red_config 102,3898
	uint32_t min_th;103,3922
	uint32_t max_th;104,3986
	uint32_t pa_const;105,4050
	uint8_t maxp_inv;106,4160
	uint8_t wq_log2;107,4197
struct rte_red 113,4266
	uint32_t avg;114,4283
	uint32_t count;115,4366
	uint64_t q_time;116,4445
rte_fast_rand(163,5779
__rte_red_calc_qempty_factor(180,6239
rte_red_enqueue_empty(243,7877
__rte_red_drop(321,10131
rte_red_enqueue_nonempty(360,11254
rte_red_enqueue(422,12982
rte_red_mark_queue_empty(444,13481

lib/librte_sched/rte_approx.c,191
less(51,2175
less_or_equal(57,2277
matches(64,2438
find_exact_solution_left(77,2679
find_exact_solution_right(89,3063
find_best_rational_approximation(101,3444
int rte_approx(171,5433

lib/librte_sched/rte_bitmap.h,1419
#define __INCLUDE_RTE_BITMAP_H__35,1727
#define RTE_BITMAP_OPTIMIZATIONS	74,3238
#define RTE_BITMAP_SLAB_BIT_SIZE 81,3361
#define RTE_BITMAP_SLAB_BIT_SIZE_LOG2 82,3413
#define RTE_BITMAP_SLAB_BIT_MASK 83,3464
#define RTE_BITMAP_CL_BIT_SIZE 86,3567
#define RTE_BITMAP_CL_BIT_SIZE_LOG2 87,3638
#define RTE_BITMAP_CL_BIT_MASK 88,3689
#define RTE_BITMAP_CL_SLAB_SIZE 90,3768
#define RTE_BITMAP_CL_SLAB_SIZE_LOG2 91,3869
#define RTE_BITMAP_CL_SLAB_MASK 92,3920
struct rte_bitmap 95,4029
	uint64_t *array1;array197,4086
	uint64_t *array2;array298,4150
	uint32_t array1_size;99,4214
	uint32_t array2_size;100,4320
	uint32_t index1;103,4449
	uint32_t offset1;104,4518
	uint32_t index2;105,4607
	uint32_t go2;106,4676
	uint8_t memory[memory109,4808
__rte_bitmap_index1_inc(113,4851
__rte_bitmap_mask1_get(119,4986
__rte_bitmap_index2_set(125,5091
rte_bsf64(133,5306
rte_bsf64(146,5460
__rte_bitmap_get_memory_footprint(168,5757
__rte_bitmap_scan_init(200,7039
rte_bitmap_get_memory_footprint(219,7467
rte_bitmap_init(241,7988
rte_bitmap_free(286,8940
rte_bitmap_reset(303,9153
rte_bitmap_prefetch0(321,9559
rte_bitmap_get(342,9964
rte_bitmap_set(362,10354
rte_bitmap_set_slab(390,11128
__rte_bitmap_line_not_empty(407,11660
rte_bitmap_clear(430,12014
__rte_bitmap_scan_search(463,12905
__rte_bitmap_scan_read_init(492,13449
__rte_bitmap_scan_read(500,13627
rte_bitmap_scan(541,14962

lib/librte_sched/rte_red.c,329
static int rte_red_init_done 43,1887
uint32_t rte_red_rand_val 44,1985
uint32_t rte_red_rand_seed 45,2050
uint16_t rte_red_log2_1_minus_Wq[rte_red_log2_1_minus_Wq51,2199
uint16_t rte_red_pow2_frac_inv[rte_red_pow2_frac_inv56,2294
__rte_red_init_tables(63,2445
rte_red_rt_data_init(101,3448
rte_red_config_init(113,3592

lib/librte_sched/rte_sched.c,7397
#define RTE_SCHED_DEBUG 56,2166
#define RTE_SCHED_OPTIMIZATIONS	60,2254
#define RTE_SCHED_ENQUEUE 67,2366
#define RTE_SCHED_TS 69,2415
#define RTE_SCHED_TS_CREDITS_UPDATE 72,2536
#define RTE_SCHED_TS_CREDITS_CHECK 73,2584
#define RTE_SCHED_TS_CREDITS_UPDATE 75,2708
#define RTE_SCHED_TS_CREDITS_CHECK 76,2756
#define RTE_SCHED_TB_RATE_CONFIG_ERR 80,2849
#define RTE_SCHED_WRR 83,2910
#define RTE_SCHED_WRR_SHIFT 86,2987
#define RTE_SCHED_PORT_N_GRINDERS 90,3077
#define RTE_SCHED_GRINDER_PCACHE_SIZE 99,3447
#define RTE_SCHED_PIPE_INVALID 101,3527
#define RTE_SCHED_BMP_POS_INVALID 103,3585
struct rte_sched_subport 105,3643
	uint64_t tb_time;107,3695
	uint32_t tb_period;108,3740
	uint32_t tb_credits_per_period;109,3761
	uint32_t tb_size;110,3794
	uint32_t tb_credits;111,3813
	uint64_t tc_time;114,3865
	uint32_t tc_credits_per_period[tc_credits_per_period115,3910
	uint32_t tc_credits[tc_credits116,3979
	uint32_t tc_period;117,4037
	uint32_t tc_ov_wm;120,4086
	uint32_t tc_ov_wm_min;121,4106
	uint32_t tc_ov_wm_max;122,4130
	uint8_t tc_ov_period_id;123,4154
	uint8_t tc_ov;124,4180
	uint32_t tc_ov_n;125,4196
	double tc_ov_rate;126,4215
	struct rte_sched_subport_stats stats;129,4254
struct rte_sched_pipe_profile 132,4297
	uint32_t tb_period;134,4354
	uint32_t tb_credits_per_period;135,4375
	uint32_t tb_size;136,4408
	uint32_t tc_period;139,4456
	uint32_t tc_credits_per_period[tc_credits_per_period140,4477
	uint8_t tc_ov_weight;141,4546
	uint8_t  wrr_cost[wrr_cost144,4589
struct rte_sched_pipe 147,4640
	uint64_t tb_time;149,4689
	uint32_t tb_credits;150,4734
	uint32_t profile;153,4787
	uint64_t tc_time;156,4836
	uint32_t tc_credits[tc_credits157,4881
	uint8_t wrr_tokens[wrr_tokens160,4974
	uint32_t tc_ov_credits;163,5050
	uint8_t tc_ov_period_id;164,5075
	uint8_t reserved[reserved165,5101
} __rte_cache_aligned;166,5123
struct rte_sched_queue 168,5147
	uint16_t qw;169,5172
	uint16_t qr;170,5186
struct rte_sched_queue_extra 173,5204
	struct rte_sched_queue_stats stats;174,5235
	struct rte_red red;176,5293
enum grinder_state 180,5325
	e_GRINDER_PREFETCH_PIPE 181,5346
	e_GRINDER_PREFETCH_TC_QUEUE_ARRAYS,182,5376
	e_GRINDER_PREFETCH_MBUF,183,5413
	e_GRINDER_READ_MBUF184,5439
struct rte_sched_grinder 187,5464
	uint16_t pcache_qmask[pcache_qmask189,5509
	uint32_t pcache_qindex[pcache_qindex190,5564
	uint32_t pcache_w;191,5620
	uint32_t pcache_r;192,5640
	enum grinder_state state;195,5681
	uint32_t productive;196,5708
	uint32_t pindex;197,5730
	struct rte_sched_subport *subport;subport198,5748
	struct rte_sched_pipe *pipe;pipe199,5784
	struct rte_sched_pipe_profile *pipe_params;pipe_params200,5814
	uint8_t tccache_qmask[tccache_qmask203,5876
	uint32_t tccache_qindex[tccache_qindex204,5903
	uint32_t tccache_w;205,5932
	uint32_t tccache_r;206,5953
	uint32_t tc_index;209,5993
	struct rte_sched_queue *queue[queue210,6013
	struct rte_mbuf **qbase[qbase211,6081
	uint32_t qindex[qindex212,6143
	uint16_t qsize;213,6197
	uint32_t qmask;214,6214
	uint32_t qpos;215,6231
	struct rte_mbuf *pkt;pkt216,6247
	uint16_t wrr_tokens[wrr_tokens219,6282
	uint16_t wrr_mask[wrr_mask220,6340
	uint8_t wrr_cost[wrr_cost221,6396
struct rte_sched_port 224,6455
	uint32_t n_subports_per_port;226,6502
	uint32_t n_pipes_per_subport;227,6533
	uint32_t rate;228,6564
	uint32_t mtu;229,6580
	uint32_t frame_overhead;230,6595
	uint16_t qsize[qsize231,6621
	uint32_t n_pipe_profiles;232,6674
	uint32_t pipe_tc3_rate_max;233,6701
	struct rte_red_config red_config[red_config235,6751
	uint64_t time_cpu_cycles;239,6864
	uint64_t time_cpu_bytes;240,6940
	uint64_t time;241,7012
	double cycles_per_byte;242,7087
	uint32_t pipe_loop;245,7178
	uint32_t pipe_exhaustion;246,7199
	struct rte_bitmap *bmp;bmp249,7241
	uint32_t grinder_base_bmp_pos[RTE_SCHED_PORT_N_GRINDERS] __rte_aligned_16;250,7266
	struct rte_sched_grinder grinder[grinder253,7359
	uint32_t busy_grinders;254,7421
	struct rte_mbuf **pkts_out;pkts_out255,7446
	uint32_t n_pkts_out;256,7475
	uint32_t qsize_add[qsize_add259,7528
	uint32_t qsize_sum;260,7576
	struct rte_sched_subport *subport;subport263,7627
	struct rte_sched_pipe *pipe;pipe264,7663
	struct rte_sched_queue *queue;queue265,7693
	struct rte_sched_queue_extra *queue_extra;queue_extra266,7725
	struct rte_sched_pipe_profile *pipe_profiles;pipe_profiles267,7769
	uint8_t *bmp_array;bmp_array268,7816
	struct rte_mbuf **queue_array;queue_array269,7837
	uint8_t memory[0] __rte_cache_aligned;270,7869
} __rte_cache_aligned;271,7909
enum rte_sched_port_array 273,7933
	e_RTE_SCHED_PORT_ARRAY_SUBPORT 274,7961
	e_RTE_SCHED_PORT_ARRAY_PIPE,275,7998
	e_RTE_SCHED_PORT_ARRAY_QUEUE,276,8028
	e_RTE_SCHED_PORT_ARRAY_QUEUE_EXTRA,277,8059
	e_RTE_SCHED_PORT_ARRAY_PIPE_PROFILES,278,8096
	e_RTE_SCHED_PORT_ARRAY_BMP_ARRAY,279,8135
	e_RTE_SCHED_PORT_ARRAY_QUEUE_ARRAY,280,8170
	e_RTE_SCHED_PORT_ARRAY_TOTAL,281,8207
rte_sched_port_queues_per_subport(287,8297
rte_sched_port_queues_per_port(295,8459
rte_sched_port_check_params(301,8626
rte_sched_port_get_array_base(394,10661
rte_sched_port_get_memory_footprint(444,12693
rte_sched_port_config_qsize(463,13127
rte_sched_port_log_pipe_profile(493,14231
rte_sched_time_ms_to_bytes(527,15387
rte_sched_port_config_pipe_profile_table(536,15535
rte_sched_port_config(608,17836
rte_sched_port_free(696,21019
rte_sched_port_log_subport_config(708,21194
rte_sched_subport_config(736,21933
rte_sched_pipe_config(811,23835
rte_sched_subport_read_stats(905,26483
rte_sched_queue_read_stats(932,27095
rte_sched_port_qindex(961,27771
rte_sched_port_qbase(973,28157
rte_sched_port_qsize(982,28396
rte_sched_port_queue_is_empty(992,28569
rte_sched_port_queue_is_full(1000,28758
rte_sched_port_update_subport_stats(1014,29094
rte_sched_port_update_subport_stats_on_drop(1025,29481
rte_sched_port_update_queue_stats(1036,29892
rte_sched_port_update_queue_stats_on_drop(1046,30176
rte_sched_port_red_drop(1060,30543
rte_sched_port_set_queue_empty_timestamp(1079,31052
#define rte_sched_port_red_drop(1092,31308
#define rte_sched_port_set_queue_empty_timestamp(1094,31380
debug_pipe_is_empty(1101,31511
debug_check_queue_slab(1124,31994
rte_sched_port_enqueue_qptrs_prefetch0(1152,32612
rte_sched_port_enqueue_qwa_prefetch0(1174,33197
rte_sched_port_enqueue_qwa(1189,33575
rte_sched_port_enqueue(1228,34578
rte_sched_port_enqueue(1268,35774
#define grinder_credits_update(1419,40471
grinder_credits_update(1424,40574
grinder_tc_ov_credits_update(1466,42206
grinder_credits_update(1502,43424
grinder_credits_check(1559,45498
grinder_credits_check(1595,46538
grinder_schedule(1638,47975
grinder_pipe_exists(1677,48998
grinder_pipe_exists(1695,49460
grinder_pcache_populate(1711,49741
grinder_tccache_populate(1742,50708
grinder_next_tc(1773,51700
grinder_next_pipe(1812,52741
#define grinder_wrr_load(1871,54440
#define grinder_wrr_store(1873,54471
grinder_wrr(1876,54522
grinder_wrr_load(1889,54797
grinder_wrr_store(1917,55982
grinder_wrr(1933,56715
#define grinder_evict(1958,57420
grinder_prefetch_pipe(1961,57473
grinder_prefetch_tc_queue_arrays(1970,57687
grinder_prefetch_mbuf(1992,58309
grinder_handle(2011,58828
rte_sched_port_time_resync(2098,60690
rte_sched_port_exceptions(2116,61201
rte_sched_port_dequeue(2131,61512

lib/librte_sched/rte_approx.h,41
#define __INCLUDE_RTE_APPROX_H__35,1727

lib/librte_ring/rte_ring.h,2395
#define _RTE_RING_H_67,3270
enum rte_ring_queue_behavior 104,4156
	RTE_RING_QUEUE_FIXED 105,4187
	RTE_RING_QUEUE_VARIABLE 106,4264
struct rte_ring_debug_stats 113,4441
	uint64_t enq_success_bulk;114,4471
	uint64_t enq_success_objs;115,4535
	uint64_t enq_quota_bulk;116,4602
	uint64_t enq_quota_objs;117,4675
	uint64_t enq_fail_bulk;118,4745
	uint64_t enq_fail_objs;119,4805
	uint64_t deq_success_bulk;120,4877
	uint64_t deq_success_objs;121,4941
	uint64_t deq_fail_bulk;122,5008
	uint64_t deq_fail_objs;123,5068
} __rte_cache_aligned;124,5140
#define RTE_RING_NAMESIZE 127,5171
#define RTE_RING_MZ_PREFIX 128,5243
struct rte_ring 140,5721
	TAILQ_ENTRY(141,5739
	struct prod 147,5957
		uint32_t watermark;148,5972
		uint32_t sp_enqueue;149,6036
		uint32_t size;150,6097
		uint32_t mask;151,6146
		volatile uint32_t head;152,6204
		volatile uint32_t tail;153,6254
	} prod __rte_cache_aligned;154,6304
	struct cons 157,6364
		uint32_t sc_dequeue;158,6379
		uint32_t size;159,6440
		uint32_t mask;160,6493
		volatile uint32_t head;161,6551
		volatile uint32_t tail;162,6601
	} cons __rte_cache_aligned;164,6683
	} cons;166,6718
	struct rte_ring_debug_stats stats[stats170,6764
	void * ring[0] __rte_cache_aligned;173,6823
#define RING_F_SP_ENQ 178,7048
#define RING_F_SC_DEQ 179,7127
#define RTE_RING_QUOT_EXCEED 180,7206
#define RTE_RING_SZ_MASK 181,7281
#define __RING_STAT_ADD(193,7639
#define __RING_STAT_ADD(199,7829
#define ENQUEUE_PTRS(331,12795
#define DEQUEUE_PTRS(357,13647
__rte_ring_mp_do_enqueue(406,15339
__rte_ring_sp_do_enqueue(501,18078
__rte_ring_mc_do_dequeue(585,20530
__rte_ring_sc_do_dequeue(670,22935
rte_ring_mp_enqueue_bulk(732,24596
rte_ring_sp_enqueue_bulk(754,25325
rte_ring_enqueue_bulk(780,26197
rte_ring_mp_enqueue(806,26981
rte_ring_sp_enqueue(825,27545
rte_ring_enqueue(848,28254
rte_ring_mc_dequeue_bulk(874,29001
rte_ring_sc_dequeue_bulk(895,29678
rte_ring_dequeue_bulk(919,30469
rte_ring_mc_dequeue(943,31166
rte_ring_sc_dequeue(961,31662
rte_ring_dequeue(983,32303
rte_ring_full(1001,32647
rte_ring_empty(1018,33005
rte_ring_count(1034,33337
rte_ring_free_count(1050,33693
rte_ring_mp_enqueue_burst(1093,34842
rte_ring_sp_enqueue_burst(1112,35395
rte_ring_enqueue_burst(1135,36091
rte_ring_mc_dequeue_burst(1162,36956
rte_ring_sc_dequeue_burst(1182,37652
rte_ring_dequeue_burst(1204,38414

lib/librte_ring/rte_ring.c,219
#define POWEROF2(95,3866
rte_ring_get_memsize(99,3969
rte_ring_init(117,4386
rte_ring_create(153,5440
rte_ring_set_water_mark(204,6827
rte_ring_dump(219,7121
rte_ring_list_dump(273,9396
rte_ring_lookup(296,9890

lib/librte_mempool/rte_dom0_mempool.c,55
get_phys_map(64,2321
rte_dom0_mempool_create(84,2957

lib/librte_mempool/rte_mempool.c,1157
#define CACHE_FLUSHTHRESH_MULTIPLIER 65,2353
static unsigned get_gcd(71,2476
static unsigned optimize_object_size(101,2923
mempool_add_elem(123,3410
rte_mempool_obj_iter(147,3959
struct mempool_populate_arg 205,5075
	struct rte_mempool     *mp;mp206,5105
	rte_mempool_obj_ctor_t *obj_init;obj_init207,5134
	void                   *obj_init_arg;obj_init_arg208,5169
mempool_obj_populate(212,5224
mempool_populate(221,5461
rte_mempool_calc_obj_size(239,5938
rte_mempool_xmem_size(315,8182
mempool_lelem_iter(336,8643
rte_mempool_xmem_usage(343,8802
rte_mempool_create(367,9318
rte_mempool_xmem_create(397,10351
rte_mempool_count(600,16182
rte_mempool_dump_cache(628,16733
struct mempool_audit_arg 657,17489
	const struct rte_mempool *mp;mp658,17516
	uintptr_t obj_end;659,17547
	uint32_t obj_num;660,17567
mempool_obj_audit(664,17602
mempool_audit_cookies(676,17881
#define mempool_audit_cookies(710,18793
mempool_audit_cache(716,18942
#define mempool_audit_cache(729,19301
rte_mempool_audit(735,19422
rte_mempool_dump(746,19674
rte_mempool_list_dump(812,22203
rte_mempool_lookup(834,22689
void rte_mempool_walk(860,23216

lib/librte_mempool/rte_mempool.h,2577
#define _RTE_MEMPOOL_H_35,1718
#define RTE_MEMPOOL_HEADER_COOKIE1 80,3181
#define RTE_MEMPOOL_HEADER_COOKIE2 81,3262
#define RTE_MEMPOOL_TRAILER_COOKIE 82,3343
struct rte_mempool_debug_stats 88,3528
	uint64_t put_bulk;89,3561
	uint64_t put_objs;90,3613
	uint64_t get_success_bulk;91,3685
	uint64_t get_success_objs;92,3751
	uint64_t get_fail_bulk;93,3819
	uint64_t get_fail_objs;94,3881
} __rte_cache_aligned;95,3954
struct rte_mempool_cache 102,4080
	unsigned len;103,4107
	void *objs[objs108,4267
} __rte_cache_aligned;109,4334
struct rte_mempool_objsz 112,4402
	uint32_t elt_size;113,4429
	uint32_t header_size;114,4481
	uint32_t trailer_size;115,4542
	uint32_t total_size;116,4603
#define RTE_MEMPOOL_NAMESIZE 120,4688
#define RTE_MEMPOOL_MZ_PREFIX 121,4761
#define	RTE_MEMPOOL_MZ_FORMAT	124,4816
#define	RTE_MEMPOOL_OBJ_NAME	129,4924
#define	RTE_MEMPOOL_OBJ_NAME	133,4995
#define	MEMPOOL_PG_SHIFT_MAX	137,5081
#define	MEMPOOL_PG_NUM_DEFAULT	140,5208
struct rte_mempool 145,5280
	TAILQ_ENTRY(146,5301
#define MEMPOOL_F_NO_SPREAD 188,6949
#define MEMPOOL_F_NO_CACHE_ALIGN 189,7022
#define MEMPOOL_F_SP_PUT 190,7103
#define MEMPOOL_F_SC_GET 191,7184
#define __MEMPOOL_STAT_ADD(203,7559
#define __MEMPOOL_STAT_ADD(209,7759
#define	MEMPOOL_HEADER_SIZE(219,7983
#define	MEMPOOL_IS_CONTIG(226,8226
static inline const struct rte_mempool *rte_mempool_from_obj(rte_mempool_from_obj259,9067
static inline uint64_t __mempool_read_header_cookie(268,9286
static inline uint64_t __mempool_read_trailer_cookie(274,9458
static inline void __mempool_write_header_cookie(281,9667
static inline void __mempool_write_trailer_cookie(293,9961
static inline void __mempool_check_cookies(321,10808
#define __mempool_check_cookies(388,12595
typedef void (*rte_mempool_obj_iter_t)rte_mempool_obj_iter_t394,12770
typedef void (rte_mempool_obj_ctor_t)441,14361
typedef void (rte_mempool_ctor_t)450,14612
__mempool_put_bulk(757,29978
rte_mempool_mp_put_bulk(838,32197
rte_mempool_sp_put_bulk(856,32687
rte_mempool_put_bulk(878,33354
rte_mempool_mp_put(894,33795
rte_mempool_sp_put(908,34130
rte_mempool_put(926,34611
__mempool_get_bulk(946,35204
rte_mempool_mc_get_bulk(1033,37650
rte_mempool_sc_get_bulk(1062,38586
rte_mempool_get_bulk(1094,39663
rte_mempool_mc_get(1121,40523
rte_mempool_sc_get(1143,41247
rte_mempool_get(1169,42114
rte_mempool_free_count(1206,43253
rte_mempool_full(1225,43704
rte_mempool_empty(1244,44157
rte_mempool_virt2phy(1260,44548
static inline void *rte_mempool_get_priv(rte_mempool_get_priv1297,45538

lib/librte_acl/tb_mem.h,403
#define _TB_MEM_H_35,1713
struct tb_mem_block 52,2065
	struct tb_mem_block *next;next53,2087
	struct tb_mem_pool  *pool;pool54,2115
	size_t               size;55,2143
	uint8_t             *mem;mem56,2171
struct tb_mem_pool 59,2202
	struct tb_mem_block *block;block60,2223
	size_t               alignment;61,2252
	size_t               min_alloc;62,2285
	size_t               alloc;63,2318

lib/librte_acl/rte_acl.h,2650
#define _RTE_ACL_H_35,1714
#define	RTE_ACL_MAX_CATEGORIES	49,1843
#define	RTE_ACL_RESULTS_MULTIPLIER	51,1878
#define RTE_ACL_MAX_LEVELS 53,1944
#define RTE_ACL_MAX_FIELDS 54,1974
union rte_acl_field_types 56,2005
	uint8_t  u8;57,2033
	uint16_t u16;58,2047
	uint32_t u32;59,2062
	uint64_t u64;60,2077
	RTE_ACL_FIELD_TYPE_MASK 64,2103
	RTE_ACL_FIELD_TYPE_RANGE,65,2133
	RTE_ACL_FIELD_TYPE_BITMASK66,2160
struct rte_acl_field_def 80,2729
	uint8_t  type;81,2756
	uint8_t	 size;82,2816
	uint8_t	 field_index;83,2874
	uint8_t  input_index;84,2937
	uint32_t offset;85,2985
struct rte_acl_config 92,3159
	uint32_t num_categories;93,3183
	uint32_t num_fields;94,3253
	struct rte_acl_field_def defs[defs95,3316
struct rte_acl_field 102,3461
	union rte_acl_field_types value;103,3484
	union rte_acl_field_types mask_range;105,3566
	RTE_ACL_TYPE_SHIFT 115,3812
	RTE_ACL_MAX_INDEX 116,3838
	RTE_ACL_MAX_INDEX = LEN2MASK(116,3838
	RTE_ACL_MAX_INDEX = LEN2MASK(RTE_ACL_TYPE_SHIFT)116,3838
	RTE_ACL_MAX_PRIORITY 117,3889
	RTE_ACL_MAX_PRIORITY = RTE_ACL_MAX_INDEX,117,3889
	RTE_ACL_MIN_PRIORITY 118,3932
#define	RTE_ACL_INVALID_USERDATA	121,3963
struct rte_acl_rule_data 126,4043
	uint32_t category_mask;127,4070
	int32_t  priority;128,4137
	uint32_t userdata;129,4194
#define	RTE_ACL_RULE_DEF(137,4399
#define	RTE_ACL_RULE_SZ(144,4589
#define	RTE_ACL_NAMESIZE	149,4740
struct rte_acl_param 154,4828
	const char *name;name155,4851
	int         socket_id;156,4911
	uint32_t    rule_size;157,4980
	uint32_t    max_rule_num;158,5034
struct rte_acl_ipv4vlan_rule 349,11268
	struct rte_acl_rule_data data;350,11299
	uint8_t proto;351,11372
	uint8_t proto_mask;352,11430
	uint16_t vlan;353,11493
	uint16_t vlan_mask;354,11542
	uint16_t domain;355,11596
	uint16_t domain_mask;356,11649
	uint32_t src_addr;357,11707
	uint32_t src_mask_len;358,11768
	uint32_t dst_addr;359,11834
	uint32_t dst_mask_len;360,11900
	uint16_t src_port_low;361,11971
	uint16_t src_port_high;362,12031
	uint16_t dst_port_low;363,12092
	uint16_t dst_port_high;364,12157
	RTE_ACL_IPV4VLAN_PROTO_FIELD,371,12316
	RTE_ACL_IPV4VLAN_VLAN1_FIELD,372,12347
	RTE_ACL_IPV4VLAN_VLAN2_FIELD,373,12378
	RTE_ACL_IPV4VLAN_SRC_FIELD,374,12409
	RTE_ACL_IPV4VLAN_DST_FIELD,375,12438
	RTE_ACL_IPV4VLAN_SRCP_FIELD,376,12467
	RTE_ACL_IPV4VLAN_DSTP_FIELD,377,12497
	RTE_ACL_IPV4VLAN_NUM_FIELDS378,12527
#define	RTE_ACL_IPV4VLAN_RULE_SZ	384,12624
	RTE_ACL_IPV4VLAN_PROTO,396,12891
	RTE_ACL_IPV4VLAN_VLAN,397,12916
	RTE_ACL_IPV4VLAN_SRC,398,12940
	RTE_ACL_IPV4VLAN_DST,399,12963
	RTE_ACL_IPV4VLAN_PORTS,400,12986
	RTE_ACL_IPV4VLAN_NUM401,13011

lib/librte_acl/acl_vect.h,1269
#define _RTE_ACL_VECT_H_35,1719
#define	MM_ADD16(47,1841
#define	MM_ADD32(48,1885
#define	MM_ALIGNR8(49,1929
#define	MM_AND(50,1982
#define MM_ANDNOT(51,2024
#define MM_BLENDV8(52,2072
#define MM_CMPEQ16(53,2125
#define MM_CMPEQ32(54,2172
#define	MM_CMPEQ8(55,2219
#define MM_CMPGT32(56,2265
#define MM_CMPGT8(57,2312
#define MM_CVT(58,2358
#define	MM_CVT32(59,2398
#define MM_CVTU32(60,2440
#define	MM_INSERT16(61,2483
#define	MM_INSERT32(62,2538
#define	MM_LOAD(63,2593
#define	MM_LOADH_PI(64,2631
#define	MM_LOADU(65,2676
#define	MM_MADD16(66,2716
#define	MM_MADD8(67,2762
#define	MM_MOVEMASK8(68,2810
#define MM_OR(69,2856
#define	MM_SET1_16(70,2896
#define	MM_SET1_32(71,2937
#define	MM_SET1_64(72,2978
#define	MM_SET1_8(73,3019
#define	MM_SET32(74,3058
#define	MM_SHUFFLE32(75,3113
#define	MM_SHUFFLE8(76,3164
#define	MM_SHUFFLEPS(77,3213
#define	MM_SIGN8(78,3267
#define	MM_SLL64(79,3311
#define	MM_SRL128(80,3355
#define MM_SRL16(81,3401
#define	MM_SRL32(82,3446
#define	MM_STORE(83,3491
#define	MM_STOREU(84,3537
#define	MM_TESTZ(85,3585
#define	MM_XOR(86,3631
#define	MM_SET16(88,3674
#define	MM_SET8(91,3757
#define	MM_CVT64(98,3950
#define	MM_CVT64(102,4000
#define	MM_SET64(115,4230
#define	MM_SET64(124,4357

lib/librte_acl/rte_acl.c,458
#define	BIT_SIZEOF(37,1733
rte_acl_find_existing(42,1840
rte_acl_free(67,2394
rte_acl_create(79,2582
acl_add_rules(137,4139
acl_check_rule(153,4441
rte_acl_add_rules(164,4727
rte_acl_reset_rules(193,5344
rte_acl_reset(203,5493
rte_acl_dump(215,5671
rte_acl_list_dump(231,6111
acl_ipv4vlan_check_rule(257,6664
acl_ipv4vlan_convert_rule(269,7005
rte_acl_ipv4vlan_add_rules(296,8125
acl_ipv4vlan_config(330,8900
rte_acl_ipv4vlan_build(404,11068

lib/librte_acl/tb_mem.c,57
tb_pool(43,1897
tb_alloc(72,2497
tb_free_pool(94,2937

lib/librte_acl/rte_acl_osdep_alone.h,1654
#define _RTE_ACL_OSDEP_ALONE_H_35,1726
#define	DUMMY_MACRO	70,2268
#define	__rte_unused	75,2335
#define RTE_PTR_ADD(77,2385
#define	RTE_PTR_ALIGN_FLOOR(79,2454
#define	RTE_PTR_ALIGN_CEIL(82,2558
#define	RTE_PTR_ALIGN(85,2659
#define	RTE_ALIGN_FLOOR(87,2725
#define	RTE_ALIGN_CEIL(90,2820
#define	RTE_ALIGN(93,2920
#define	RTE_MIN(95,2978
#define	RTE_DIM(101,3083
rte_bsf32(115,3550
typedef __m128i xmm_t;126,3668
#define	XMM_SIZE	128,3692
#define	XMM_MASK	129,3725
typedef union rte_mmsse 131,3758
	xmm_t    m;132,3784
	uint8_t  u8[u8133,3797
	uint16_t u16[u16134,3839
	uint32_t u32[u32135,3883
	uint64_t u64[u64136,3927
	double   pd[pd137,3971
} rte_xmm_t;138,4012
rte_rdtsc(144,4079
		uint64_t tsc_64;147,4106
			uint32_t lo_32;149,4136
			uint32_t hi_32;150,4155
#define rte_lcore_id(163,4305
#define	rte_errno	168,4362
#define	E_RTE_NO_TAILQ	169,4386
#define	rte_rwlock_read_lock(174,4445
#define	rte_rwlock_read_unlock(175,4490
#define	rte_rwlock_write_lock(176,4536
#define	rte_rwlock_write_unlock(177,4581
#define	SOCKET_ID_ANY	182,4659
#define	CACHE_LINE_SIZE	183,4726
#define	CACHE_LINE_MASK	184,4795
#define	__rte_cache_aligned	189,4907
#define	rte_le_to_cpu_16(195,5016
#define	rte_le_to_cpu_32(196,5048
#define rte_cpu_to_be_16(198,5081
#define rte_cpu_to_be_32(200,5176
#define	likely(206,5282
#define	unlikely(210,5363
rte_dummy_tailq(218,5482
#define	RTE_TAILQ_LOOKUP_BY_IDX(225,5623
#define RTE_EAL_TAILQ_REMOVE(227,5692
#define	snprintf(232,5779
#define RTE_LOG(237,5881
#define	rte_free(242,5967
rte_zmalloc_socket(245,6017
#define	rte_panic(264,6307
#define	rte_exit(269,6447

lib/librte_acl/acl_gen.c,779
#define	QRANGE_MIN	38,1755
#define	RTE_ACL_VERIFY(40,1795
struct acl_node_counters 45,2023
	int                match;46,2050
	int                match_used;47,2077
	int                single;48,2109
	int                quad;49,2137
	int                quad_vectors;50,2163
	int                dfa;51,2197
	int                smallest_match;52,2222
struct rte_acl_indices 55,2262
	int                dfa_index;56,2287
	int                quad_index;57,2318
	int                single_index;58,2350
	int                match_index;59,2384
acl_gen_log_stats(63,2433
acl_count_sequential_groups(89,3325
acl_count_fanout(128,4132
acl_count_trie_types(152,4579
acl_add_ptrs(204,5820
acl_gen_node(286,7720
acl_calc_counts_indicies(368,10034
rte_acl_gen(401,10995

lib/librte_acl/acl_bld.c,2945
#define	ACL_POOL_ALIGN	38,1753
#define	ACL_POOL_ALLOC_MIN	39,1779
#define ACL_PTR_ALLOC	42,1851
#define NODE_MAX	45,1915
#define NODE_PERCENTAGE	46,1937
#define RULE_PERCENTAGE	47,1968
	TALLY_0 51,2044
	TALLY_25,52,2113
	TALLY_50,53,2177
	TALLY_75,54,2188
	TALLY_100,55,2199
	TALLY_DEACTIVATED,56,2211
	TALLY_DEPTH,57,2282
	TALLY_NUM59,2365
static const uint32_t wild_limits[wild_limits62,2380
	ACL_INTERSECT_NONE 65,2465
	ACL_INTERSECT_A 66,2490
	ACL_INTERSECT_B 67,2562
	ACL_INTERSECT 68,2634
	ACL_PRIORITY_EQUAL 72,2694
	ACL_PRIORITY_NODE_A 73,2719
	ACL_PRIORITY_NODE_B 74,2745
	ACL_PRIORITY_MIXED 75,2771
struct acl_mem_block 79,2800
	uint32_t block_size;80,2823
	void     *mem_ptr;mem_ptr81,2845
#define	MEM_BLOCK_NUM	84,2869
struct rte_acl_build_rule 87,2939
	struct rte_acl_build_rule   *next;next88,2967
	struct rte_acl_config       *config;config89,3003
	const struct rte_acl_rule   *f;f91,3092
	uint32_t                    *wildness;wildness92,3125
struct acl_build_context 96,3199
	const struct rte_acl_ctx *acx;acx97,3226
	struct rte_acl_build_rule *build_rules;build_rules98,3258
	struct rte_acl_config     cfg;99,3299
	uint32_t                  node;100,3331
	uint32_t                  num_nodes;101,3364
	uint32_t                  category_mask;102,3402
	uint32_t                  num_rules;103,3444
	uint32_t                  node_id;104,3482
	uint32_t                  src_mask;105,3518
	uint32_t                  num_build_rules;106,3555
	uint32_t                  num_tries;107,3599
	struct tb_mem_pool        pool;108,3637
	struct rte_acl_trie       tries[tries109,3670
	struct rte_acl_bld_trie   bld_tries[bld_tries110,3723
	uint32_t            data_indexes[data_indexes111,3780
	struct acl_mem_block      blocks[blocks114,3920
	struct rte_acl_node       *node_free_list;node_free_list115,3970
acl_build_alloc(131,4477
acl_build_free(161,5098
acl_alloc_node(186,5665
acl_free_node(213,6302
acl_include(249,7060
acl_exclude(261,7325
acl_add_ptr(279,7667
acl_add_ptr_range(340,9188
acl_gen_mask(366,9785
acl_intersect_type(391,10344
acl_full(422,11157
acl_empty(436,11400
acl_intersect(456,11722
acl_dup_node(474,12095
acl_deref_ptr(527,13258
acl_exclude_ptr(547,13742
acl_move_ptr(575,14359
acl_copy_ptr(602,14948
acl_compact_node_ptrs(625,15417
acl_merge_intersect(662,16270
acl_merge(711,17554
acl_resolve_leaf(858,21011
mark_subtree(921,22683
build_subset_mask(981,23995
acl_merge_trie(1023,25182
acl_build_reset(1211,29555
acl_gen_range(1219,29731
acl_gen_range_trie(1236,30196
acl_gen_mask_trie(1290,31590
build_trie(1316,32235
acl_calc_wildness(1464,35548
acl_rule_stats(1543,37381
order(1675,40595
ordered_insert_rule(1694,41062
sort_rules(1716,41447
acl_build_index(1733,41888
acl_build_tries(1752,42252
acl_build_log(1874,45333
acl_build_rules(1892,45704
acl_set_data_indexes(1941,46737
rte_acl_build(1957,47068

lib/librte_acl/acl_run.c,2489
#define MAX_SEARCHES_SSE8	38,1755
#define MAX_SEARCHES_SSE4	39,1783
#define MAX_SEARCHES_SSE2	40,1811
#define MAX_SEARCHES_SCALAR	41,1839
#define GET_NEXT_4BYTES(43,1870
#define RTE_ACL_NODE_INDEX	47,1978
#define	SCALAR_QRANGE_MULT	49,2037
#define	SCALAR_QRANGE_MASK	50,2075
#define	SCALAR_QRANGE_MIN	51,2113
	SHUFFLE32_SLOT1 54,2158
	SHUFFLE32_SLOT1 = 0xe5,xe554,2158
	SHUFFLE32_SLOT2 55,2183
	SHUFFLE32_SLOT2 = 0xe6,xe655,2183
	SHUFFLE32_SLOT3 56,2208
	SHUFFLE32_SLOT3 = 0xe7,xe756,2208
	SHUFFLE32_SWAP64 57,2233
	SHUFFLE32_SWAP64 = 0x4e,x4e57,2233
struct acl_flow_data 67,2596
	uint32_t            num_packets;68,2619
	uint32_t            started;70,2688
	uint32_t            trie;72,2763
	uint32_t            cmplt_size;74,2827
	uint32_t            total_packets;75,2860
	uint32_t            categories;76,2896
	const uint64_t     *trans;trans79,3020
	const uint8_t     **data;data80,3048
	uint32_t           *results;results81,3075
	struct completion  *last_cmplt;last_cmplt82,3105
	struct completion  *cmplt_array;cmplt_array83,3138
struct completion 90,3264
	uint32_t *results;results91,3284
	int32_t   priority[priority92,3352
	uint32_t  count;93,3423
struct parms 100,3635
	const uint8_t              *data;data101,3650
	const uint32_t             *data_index;data_index103,3719
	struct completion          *cmplt;cmplt105,3798
static const uint32_t idle[idle112,3938
static const rte_xmm_t mm_type_quad_range 114,3982
static const rte_xmm_t mm_type_quad_range64 123,4138
static const rte_xmm_t mm_shuffle_input 132,4260
static const rte_xmm_t mm_shuffle_input64 136,4366
static const rte_xmm_t mm_ones_16 140,4474
static const rte_xmm_t mm_bytes 144,4550
static const rte_xmm_t mm_bytes64 148,4644
static const rte_xmm_t mm_match_mask 152,4724
static const rte_xmm_t mm_match_mask64 161,4871
static const rte_xmm_t mm_index_mask 170,4986
static const rte_xmm_t mm_index_mask64 179,5133
alloc_completion(192,5358
resolve_single_priority(216,5768
resolve_priority(238,6468
acl_start_next_trie(283,7919
acl_match_check_transition(335,9371
acl_process_matches(373,10391
acl_match_check_x2(398,11138
acl_match_check_x4(414,11573
acl_calc_addr(444,12447
transition4(517,14445
acl_set_flow(555,15482
search_sse_8(576,16055
search_sse_4(685,19513
transition2(746,21485
search_sse_2(773,22170
scan_forward(840,24355
scalar_transition(846,24473
rte_acl_classify_scalar(872,25167
rte_acl_classify(929,26656

lib/librte_acl/acl.h,2550
#define	_ACL_H_35,1710
#define RTE_ACL_QUAD_MAX	41,1784
#define RTE_ACL_QUAD_SIZE	42,1811
#define RTE_ACL_QUAD_SINGLE	43,1839
#define RTE_ACL_SINGLE_TRIE_SIZE	45,1897
#define RTE_ACL_DFA_MAX	47,1936
#define RTE_ACL_DFA_SIZE	48,1971
typedef int bits_t;50,2013
#define	RTE_ACL_BIT_SET_SIZE	52,2034
struct rte_acl_bitset 54,2112
	bits_t             bits[bits55,2136
#define	RTE_ACL_NODE_DFA	58,2188
#define	RTE_ACL_NODE_SINGLE	59,2239
#define	RTE_ACL_NODE_QEXACT	60,2294
#define	RTE_ACL_NODE_QRANGE	61,2349
#define	RTE_ACL_NODE_MATCH	62,2404
#define	RTE_ACL_NODE_TYPE	63,2458
#define	RTE_ACL_NODE_UNDEFINED	64,2511
struct rte_acl_ptr_set 70,2674
	struct rte_acl_bitset values;71,2699
	struct rte_acl_node  *ptr;ptr72,2769
struct rte_acl_classifier_results 75,2831
	int results[results76,2867
struct rte_acl_match_results 79,2909
	uint32_t results[results80,2940
	int32_t priority[priority81,2983
struct rte_acl_node 84,3030
	uint64_t node_index;85,3052
	uint32_t level;86,3101
	uint32_t ref_count;87,3152
	struct rte_acl_bitset  values;88,3205
	uint32_t                num_ptrs;92,3328
	uint32_t                max_ptrs;93,3394
	uint32_t                min_add;94,3463
	struct rte_acl_ptr_set *ptrs;ptrs95,3537
	int32_t                 match_flag;96,3610
	int32_t                 match_index;97,3647
	uint32_t                node_type;98,3711
	int32_t                 fanout;99,3747
	int32_t                 id;101,3838
	struct rte_acl_match_results *mrt;mrt102,3867
	char                         transitions[transitions103,3941
	struct rte_acl_node     *next;next105,4037
	struct rte_acl_node     *prev;prev107,4133
	uint32_t                subtree_id;110,4224
	uint32_t                subtree_ref_count;111,4261
	RTE_ACL_SUBTREE_NODE 115,4316
	RTE_ACL_SUBTREE_NODE = 0x80000000x80000000115,4316
	RTE_ACL_FULL_TRIE 122,4425
	RTE_ACL_NOSRC_TRIE 123,4449
	RTE_ACL_NODST_TRIE 124,4474
	RTE_ACL_NOPORTS_TRIE 125,4499
	RTE_ACL_NOVLAN_TRIE 126,4526
	RTE_ACL_UNUSED_TRIE 127,4552
	RTE_ACL_UNUSED_TRIE = 0x80000000x80000000127,4552
#define RTE_ACL_MAX_TRIES	132,4638
#define RTE_ACL_NAMESIZE	135,4710
struct rte_acl_trie 138,4740
	uint32_t        type;139,4762
	uint32_t        count;140,4785
	int32_t         smallest;141,4809
	uint32_t        root_index;142,4870
	const uint32_t *data_index;data_index143,4899
	uint32_t        num_data_indexes;144,4928
struct rte_acl_bld_trie 147,4967
	struct rte_acl_node *trie;trie148,4993
struct rte_acl_ctx 151,5025
	TAILQ_ENTRY(152,5046

lib/librte_acl/rte_acl_osdep.h,81
#define _RTE_ACL_OSDEP_H_35,1720
#define	LEN2MASK(59,2053
#define DIM(61,2115

lib/librte_ether/rte_ethdev.c,4906
#define PMD_DEBUG_TRACE(74,2568
#define PMD_DEBUG_TRACE(78,2709
#define PROC_PRIMARY_OR_ERR_RET(82,2832
#define PROC_PRIMARY_OR_RET(88,3029
#define FUNC_PTR_OR_ERR_RET(96,3281
#define FUNC_PTR_OR_RET(102,3441
static const char *MZ_RTE_ETH_DEV_DATA MZ_RTE_ETH_DEV_DATA109,3581
struct rte_eth_dev rte_eth_devices[rte_eth_devices110,3642
static struct rte_eth_dev_data *rte_eth_dev_data rte_eth_dev_data111,3696
static uint8_t nb_ports 112,3753
static rte_spinlock_t rte_eth_dev_cb_lock 115,3823
struct rte_eth_dev_callback 123,4088
	TAILQ_ENTRY(124,4118
	STAT_QMAP_TX 132,4472
	STAT_QMAP_RX133,4491
rte_eth_dev_data_alloc(137,4528
rte_eth_dev_allocated(158,5125
rte_eth_dev_allocate(170,5343
rte_eth_dev_init(195,5964
rte_eth_driver_register(263,8080
rte_eth_dev_socket_id(270,8229
rte_eth_dev_count(278,8373
rte_eth_dev_rx_queue_config(284,8433
rte_eth_dev_rx_queue_start(322,9424
rte_eth_dev_rx_queue_stop(348,10056
rte_eth_dev_tx_queue_start(374,10685
rte_eth_dev_tx_queue_stop(400,11317
rte_eth_dev_tx_queue_config(426,11953
rte_eth_dev_check_mq_mode(464,12951
rte_eth_dev_configure(612,17786
rte_eth_dev_config_restore(750,21677
rte_eth_dev_start(798,22919
rte_eth_dev_stop(834,23650
rte_eth_dev_set_link_up(862,24222
rte_eth_dev_set_link_down(881,24690
rte_eth_dev_close(900,25165
rte_eth_rx_queue_setup(921,25596
rte_eth_tx_queue_setup(995,27837
rte_eth_promiscuous_enable(1027,28785
rte_eth_promiscuous_disable(1043,29119
rte_eth_promiscuous_get(1059,29455
rte_eth_allmulticast_enable(1073,29696
rte_eth_allmulticast_disable(1089,30035
rte_eth_allmulticast_get(1105,30376
rte_eth_dev_atomic_read_link_status(1119,30633
rte_eth_link_get(1133,30936
rte_eth_link_get_nowait(1153,31398
rte_eth_stats_get(1173,31867
rte_eth_stats_reset(1190,32269
set_queue_stats_mapping(1206,32560
rte_eth_dev_set_tx_queue_stats_mapping(1224,32986
rte_eth_dev_set_rx_queue_stats_mapping(1233,33176
rte_eth_dev_info_get(1242,33367
rte_eth_macaddr_get(1264,33947
rte_eth_dev_get_mtu(1278,34231
rte_eth_dev_set_mtu(1293,34492
rte_eth_dev_vlan_filter(1314,34876
rte_eth_dev_set_vlan_strip_on_queue(1339,35532
rte_eth_dev_set_vlan_ether_type(1361,36061
rte_eth_dev_set_vlan_offload(1378,36419
rte_eth_dev_get_vlan_offload(1425,37577
rte_eth_dev_set_vlan_pvid(1450,38075
rte_eth_dev_fdir_add_signature_filter(1466,38436
rte_eth_dev_fdir_update_signature_filter(1500,39416
rte_eth_dev_fdir_remove_signature_filter(1535,40398
rte_eth_dev_fdir_get_infos(1567,41342
rte_eth_dev_fdir_add_perfect_filter(1589,41842
rte_eth_dev_fdir_update_perfect_filter(1629,43002
rte_eth_dev_fdir_remove_perfect_filter(1668,44171
rte_eth_dev_fdir_set_masks(1706,45288
rte_eth_dev_flow_ctrl_get(1726,45793
rte_eth_dev_flow_ctrl_set(1742,46198
rte_eth_dev_priority_flow_ctrl_set(1762,46708
rte_eth_dev_rss_reta_update(1784,47305
rte_eth_dev_rss_reta_query(1838,48778
rte_eth_dev_rss_hash_update(1858,49303
rte_eth_dev_rss_hash_conf_get(1880,49923
rte_eth_led_on(1895,50312
rte_eth_led_off(1910,50621
get_mac_addr_index(1929,51051
static struct ether_addr null_mac_addr 1944,51403
rte_eth_dev_mac_addr_add(1947,51471
rte_eth_dev_mac_addr_remove(2000,52767
rte_eth_dev_set_vf_rxmode(2029,53514
get_hash_mac_addr_index(2065,54383
rte_eth_dev_uc_hash_table_set(2084,54803
rte_eth_dev_uc_all_hash_table_set(2140,56063
rte_eth_dev_set_vf_rx(2157,56452
rte_eth_dev_set_vf_tx(2183,57024
rte_eth_dev_set_vf_vlan_filter(2209,57611
int rte_eth_set_queue_rate_limit(2238,58291
int rte_eth_set_vf_rate_limit(2272,59203
rte_eth_mirror_rule_set(2310,60117
rte_eth_mirror_rule_reset(2353,61212
rte_eth_rx_burst(2377,61796
rte_eth_tx_burst(2397,62321
rte_eth_rx_queue_count(2418,62847
rte_eth_rx_descriptor_done(2432,63190
rte_eth_dev_callback_register(2448,63607
rte_eth_dev_callback_unregister(2487,64563
_rte_eth_dev_callback_process(2532,65489
int rte_eth_dev_bypass_init(2553,66108
rte_eth_dev_bypass_state_show(2573,66517
rte_eth_dev_bypass_state_set(2592,66963
rte_eth_dev_bypass_event_show(2612,67415
rte_eth_dev_bypass_event_store(2632,67885
rte_eth_dev_wd_timeout_store(2652,68353
rte_eth_dev_bypass_ver_show(2672,68810
rte_eth_dev_bypass_wd_timeout_show(2692,69247
rte_eth_dev_bypass_wd_reset(2712,69719
rte_eth_dev_add_syn_filter(2733,70143
rte_eth_dev_remove_syn_filter(2749,70539
rte_eth_dev_get_syn_filter(2764,70873
rte_eth_dev_add_ethertype_filter(2783,71330
rte_eth_dev_remove_ethertype_filter(2805,71964
rte_eth_dev_get_ethertype_filter(2820,72340
rte_eth_dev_add_2tuple_filter(2840,72850
rte_eth_dev_remove_2tuple_filter(2863,73474
rte_eth_dev_get_2tuple_filter(2878,73840
rte_eth_dev_add_5tuple_filter(2897,74332
rte_eth_dev_remove_5tuple_filter(2921,74957
rte_eth_dev_get_5tuple_filter(2936,75323
rte_eth_dev_add_flex_filter(2956,75821
rte_eth_dev_remove_flex_filter(2972,76244
rte_eth_dev_get_flex_filter(2987,76604

lib/librte_ether/rte_ether.h,1456
#define _RTE_ETHER_H_35,1716
#define ETHER_ADDR_LEN 52,1897
#define ETHER_TYPE_LEN 53,1959
#define ETHER_CRC_LEN 54,2024
#define ETHER_HDR_LEN 55,2082
#define ETHER_MIN_LEN 57,2182
#define ETHER_MAX_LEN 58,2254
#define ETHER_MTU 59,2326
#define ETHER_MAX_VLAN_FRAME_LEN 62,2424
#define ETHER_MAX_JUMBO_FRAME_LEN 65,2531
#define ETHER_MAX_VLAN_ID 68,2627
#define ETHER_MIN_MTU 70,2685
struct ether_addr 83,3296
	uint8_t addr_bytes[addr_bytes84,3316
#define ETHER_LOCAL_ADMIN_ADDR 87,3429
#define ETHER_GROUP_ADDR 88,3504
static inline int is_same_ether_addr(104,3946
static inline int is_zero_ether_addr(124,4445
static inline int is_unicast_ether_addr(143,4889
static inline int is_multicast_ether_addr(158,5292
static inline int is_broadcast_ether_addr(173,5690
static inline int is_universal_ether_addr(191,6198
static inline int is_local_admin_ether_addr(206,6623
static inline int is_valid_assigned_ether_addr(222,7096
static inline void eth_random_addr(233,7392
static inline void ether_addr_copy(251,7912
struct ether_hdr 273,8446
	struct ether_addr d_addr;274,8465
	struct ether_addr s_addr;275,8521
	uint16_t ether_type;276,8572
struct vlan_hdr 284,8787
	uint16_t vlan_tci;285,8805
	uint16_t eth_proto;286,8879
#define ETHER_TYPE_IPv4 290,9003
#define ETHER_TYPE_IPv6 291,9057
#define ETHER_TYPE_ARP 292,9111
#define ETHER_TYPE_RARP 293,9164
#define ETHER_TYPE_VLAN 294,9225
#define ETHER_TYPE_1588 295,9290

lib/librte_ether/rte_ethdev.h,27550
#define _RTE_ETHDEV_H_35,1717
struct rte_eth_stats 184,8542
	uint64_t ipackets;185,8565
	uint64_t opackets;186,8641
	uint64_t ibytes;187,8719
	uint64_t obytes;188,8793
	uint64_t imissed;189,8870
	uint64_t ibadcrc;190,8943
	uint64_t ibadlen;191,9008
	uint64_t ierrors;192,9074
	uint64_t oerrors;193,9147
	uint64_t imcasts;194,9220
	uint64_t rx_nombuf;195,9293
	uint64_t fdirmatch;196,9367
	uint64_t fdirmiss;197,9442
	uint64_t tx_pause_xon;198,9523
	uint64_t rx_pause_xon;199,9591
	uint64_t tx_pause_xoff;200,9663
	uint64_t rx_pause_xoff;201,9732
	uint64_t q_ipackets[q_ipackets202,9805
	uint64_t q_opackets[q_opackets204,9899
	uint64_t q_ibytes[q_ibytes206,9993
	uint64_t q_obytes[q_obytes208,10102
	uint64_t q_errors[q_errors210,10214
	uint64_t ilbpackets;212,10329
	uint64_t olbpackets;214,10420
	uint64_t ilbbytes;216,10512
	uint64_t olbbytes;218,10599
struct rte_eth_link 225,10775
	uint16_t link_speed;226,10797
	uint16_t link_duplex;227,10870
	uint8_t  link_status 228,10941
#define ETH_LINK_SPEED_AUTONEG 231,11080
#define ETH_LINK_SPEED_10 232,11155
#define ETH_LINK_SPEED_100 233,11223
#define ETH_LINK_SPEED_1000 234,11292
#define ETH_LINK_SPEED_10000 235,11359
#define ETH_LINK_SPEED_10G 236,11427
#define ETH_LINK_SPEED_20G 237,11504
#define ETH_LINK_SPEED_40G 238,11572
#define ETH_LINK_AUTONEG_DUPLEX 240,11641
#define ETH_LINK_HALF_DUPLEX 241,11712
#define ETH_LINK_FULL_DUPLEX 242,11784
struct rte_eth_thresh 248,11970
	uint8_t pthresh;249,11994
	uint8_t hthresh;250,12045
	uint8_t wthresh;251,12092
enum rte_eth_rx_mq_mode 258,12255
	ETH_MQ_RX_NONE 259,12281
	ETH_MQ_RX_RSS,261,12341
	ETH_MQ_RX_DCB,262,12399
	ETH_MQ_RX_DCB_RSS,263,12457
	ETH_MQ_RX_VMDQ_ONLY,265,12512
	ETH_MQ_RX_VMDQ_RSS,266,12568
	ETH_MQ_RX_VMDQ_DCB,267,12617
	ETH_MQ_RX_VMDQ_DCB_RSS,268,12687
#define ETH_RSS 274,12803
#define VMDQ_DCB 275,12855
#define ETH_DCB_RX 276,12912
enum rte_eth_tx_mq_mode 282,13070
	ETH_MQ_TX_NONE 283,13096
	ETH_MQ_TX_DCB,284,13163
	ETH_MQ_TX_VMDQ_DCB,285,13224
	ETH_MQ_TX_VMDQ_ONLY,286,13288
#define ETH_DCB_NONE 292,13390
#define ETH_VMDQ_DCB_TX 293,13441
#define ETH_DCB_TX 294,13496
struct rte_eth_rxmode 299,13625
	enum rte_eth_rx_mq_mode mq_mode;301,13720
	uint32_t max_rx_pkt_len;302,13754
	uint16_t split_hdr_size;303,13823
	uint8_t header_split 304,13894
		hw_ip_checksum 305,13950
		hw_vlan_filter 306,14018
		hw_vlan_strip 307,14070
		hw_vlan_extend 308,14121
		jumbo_frame 309,14175
		hw_strip_crc 310,14235
		enable_scatter 311,14301
struct rte_eth_rss_conf 331,15239
	uint8_t *rss_key;rss_key332,15265
	uint8_t rss_key_len;333,15326
	uint64_t rss_hf;334,15382
#define ETH_RSS_IPV4_SHIFT 339,15501
#define ETH_RSS_IPV4_TCP_SHIFT 340,15549
#define ETH_RSS_IPV6_SHIFT 341,15597
#define ETH_RSS_IPV6_EX_SHIFT 342,15645
#define ETH_RSS_IPV6_TCP_SHIFT 343,15693
#define ETH_RSS_IPV6_TCP_EX_SHIFT 344,15741
#define ETH_RSS_IPV4_UDP_SHIFT 345,15789
#define ETH_RSS_IPV6_UDP_SHIFT 346,15837
#define ETH_RSS_IPV6_UDP_EX_SHIFT 347,15885
#define ETH_RSS_NONF_IPV4_UDP_SHIFT 349,15952
#define ETH_RSS_NONF_IPV4_TCP_SHIFT 350,16001
#define ETH_RSS_NONF_IPV4_SCTP_SHIFT 351,16050
#define ETH_RSS_NONF_IPV4_OTHER_SHIFT 352,16099
#define ETH_RSS_FRAG_IPV4_SHIFT 353,16148
#define ETH_RSS_NONF_IPV6_UDP_SHIFT 354,16197
#define ETH_RSS_NONF_IPV6_TCP_SHIFT 355,16246
#define ETH_RSS_NONF_IPV6_SCTP_SHIFT 356,16295
#define ETH_RSS_NONF_IPV6_OTHER_SHIFT 357,16344
#define ETH_RSS_FRAG_IPV6_SHIFT 358,16393
#define ETH_RSS_FCOE_OX_SHIFT 359,16442
#define ETH_RSS_FCOE_RX_SHIFT 360,16491
#define ETH_RSS_FCOE_OTHER_SHIFT 361,16540
#define ETH_RSS_L2_PAYLOAD_SHIFT 362,16589
#define ETH_RSS_IPV4 365,16658
#define ETH_RSS_IPV4_TCP 366,16734
#define ETH_RSS_IPV6 367,16814
#define ETH_RSS_IPV6_EX 368,16890
#define ETH_RSS_IPV6_TCP 369,16969
#define ETH_RSS_IPV6_TCP_EX 370,17049
#define ETH_RSS_IPV4_UDP 371,17132
#define ETH_RSS_IPV6_UDP 372,17212
#define ETH_RSS_IPV6_UDP_EX 373,17292
#define ETH_RSS_NONF_IPV4_UDP 375,17394
#define ETH_RSS_NONF_IPV4_TCP 376,17479
#define ETH_RSS_NONF_IPV4_SCTP 377,17564
#define ETH_RSS_NONF_IPV4_OTHER 378,17650
#define ETH_RSS_FRAG_IPV4 379,17737
#define ETH_RSS_NONF_IPV6_UDP 380,17818
#define ETH_RSS_NONF_IPV6_TCP 381,17903
#define ETH_RSS_NONF_IPV6_SCTP 382,17988
#define ETH_RSS_NONF_IPV6_OTHER 383,18074
#define ETH_RSS_FRAG_IPV6 384,18161
#define ETH_RSS_FCOE_OX 385,18242
#define ETH_RSS_FCOE_RX 386,18336
#define ETH_RSS_FCOE_OTHER 387,18430
#define ETH_RSS_L2_PAYLOAD 388,18527
#define ETH_RSS_IP 390,18610
#define ETH_RSS_UDP 397,18776
#define ETH_RSS_PROTO_MASK 406,19004
#define ETH_RSS_RETA_NUM_ENTRIES 429,19596
#define ETH_RSS_RETA_MAX_QUEUE 430,19633
#define ETH_VMDQ_MAX_VLAN_FILTERS 433,19724
#define ETH_DCB_NUM_USER_PRIORITIES 434,19805
#define ETH_VMDQ_DCB_NUM_QUEUES 435,19883
#define ETH_DCB_NUM_QUEUES 436,19963
#define ETH_DCB_PG_SUPPORT 439,20068
#define ETH_DCB_PFC_SUPPORT 440,20148
#define ETH_VLAN_STRIP_OFFLOAD 443,20285
#define ETH_VLAN_FILTER_OFFLOAD 444,20352
#define ETH_VLAN_EXTEND_OFFLOAD 445,20419
#define ETH_VLAN_STRIP_MASK 448,20532
#define ETH_VLAN_FILTER_MASK 449,20602
#define ETH_VLAN_EXTEND_MASK 450,20672
#define ETH_VLAN_ID_MAX 451,20742
#define ETH_NUM_RECEIVE_MAC_ADDR 454,20864
#define ETH_VMDQ_NUM_UC_HASH_ARRAY 457,20985
#define ETH_VMDQ_ACCEPT_UNTAG 460,21117
#define ETH_VMDQ_ACCEPT_HASH_MC 461,21189
#define ETH_VMDQ_ACCEPT_HASH_UC 462,21272
#define ETH_VMDQ_ACCEPT_BROADCAST 463,21352
#define ETH_VMDQ_ACCEPT_MULTICAST 464,21429
#define ETH_VMDQ_NUM_MIRROR_RULE 467,21557
#define ETH_VMDQ_POOL_MIRROR 469,21636
#define ETH_VMDQ_UPLINK_MIRROR 470,21707
#define ETH_VMDQ_DOWNLIN_MIRROR 471,21777
#define ETH_VMDQ_VLAN_MIRROR 472,21849
struct rte_eth_vlan_mirror 477,21995
	uint64_t vlan_mask;478,22024
	uint16_t vlan_id[vlan_id479,22077
struct rte_eth_vmdq_mirror_conf 486,22242
	uint8_t rule_type_mask;487,22276
	uint8_t dst_pool;488,22349
	uint64_t pool_mask;489,22415
	struct rte_eth_vlan_mirror vlan;490,22478
struct rte_eth_rss_reta 497,22685
	uint64_t mask_lo;499,22787
	uint64_t mask_hi;501,22883
	uint8_t reta[reta502,22902
enum rte_eth_nb_tcs 509,23067
	ETH_4_TCS 510,23089
	ETH_8_TCS 511,23129
enum rte_eth_nb_pools 518,23266
	ETH_8_POOLS 519,23290
	ETH_16_POOLS 520,23333
	ETH_32_POOLS 521,23377
	ETH_64_POOLS 522,23421
struct rte_eth_dcb_rx_conf 526,23517
	enum rte_eth_nb_tcs nb_tcs;527,23546
	uint8_t dcb_queue[dcb_queue528,23612
struct rte_eth_vmdq_dcb_tx_conf 532,23701
	enum rte_eth_nb_pools nb_queue_pools;533,23735
	uint8_t dcb_queue[dcb_queue534,23808
struct rte_eth_dcb_tx_conf 538,23897
	enum rte_eth_nb_tcs nb_tcs;539,23926
	uint8_t dcb_queue[dcb_queue540,23993
struct rte_eth_vmdq_tx_conf 544,24082
	enum rte_eth_nb_pools nb_queue_pools;545,24112
struct rte_eth_vmdq_dcb_conf 559,24581
	enum rte_eth_nb_pools nb_queue_pools;560,24612
	uint8_t enable_default_pool;561,24684
	uint8_t default_pool;562,24754
	uint8_t nb_pool_maps;563,24817
		uint16_t vlan_id;565,24896
		uint64_t pools;566,24958
	} pool_map[pool_map567,25017
	uint8_t dcb_queue[dcb_queue568,25086
struct rte_eth_vmdq_rx_conf 572,25174
	enum rte_eth_nb_pools nb_queue_pools;573,25204
	uint8_t enable_default_pool;574,25281
	uint8_t default_pool;575,25351
	uint8_t enable_loop_back;576,25414
	uint8_t nb_pool_maps;577,25469
		uint16_t vlan_id;579,25548
		uint64_t pools;580,25610
	} pool_map[pool_map581,25669
struct rte_eth_txmode 587,25820
	enum rte_eth_tx_mq_mode mq_mode;588,25844
	uint16_t pvid;591,25938
	uint8_t hw_vlan_reject_tagged 592,25954
		hw_vlan_reject_untagged 594,26039
		hw_vlan_insert_pvid 596,26121
struct rte_eth_rxconf 603,26276
	struct rte_eth_thresh rx_thresh;604,26300
	uint16_t rx_free_thresh;605,26371
	uint8_t rx_drop_en;606,26443
	uint8_t start_rx_per_q;607,26518
#define ETH_TXQ_FLAGS_NOMULTSEGS 610,26575
#define ETH_TXQ_FLAGS_NOREFCOUNT 611,26647
#define ETH_TXQ_FLAGS_NOMULTMEMP 612,26717
#define ETH_TXQ_FLAGS_NOVLANOFFL 613,26797
#define ETH_TXQ_FLAGS_NOXSUMSCTP 614,26866
#define ETH_TXQ_FLAGS_NOXSUMUDP 615,26944
#define ETH_TXQ_FLAGS_NOXSUMTCP 616,27021
#define ETH_TXQ_FLAGS_NOOFFLOADS 617,27098
struct rte_eth_txconf 623,27319
	struct rte_eth_thresh tx_thresh;624,27343
	uint16_t tx_rs_thresh;625,27414
	uint16_t tx_free_thresh;626,27484
	uint32_t txq_flags;627,27552
	uint8_t start_tx_per_q;628,27608
enum rte_eth_fc_mode 634,27718
	RTE_FC_NONE 635,27741
	RTE_FC_RX_PAUSE,636,27789
	RTE_FC_TX_PAUSE,637,27859
	RTE_FC_FULL 638,27929
struct rte_eth_fc_conf 646,28202
	uint32_t high_water;647,28227
	uint32_t low_water;648,28295
	uint16_t pause_time;649,28361
	uint16_t send_xon;650,28423
	enum rte_eth_fc_mode mode;651,28480
	uint8_t mac_ctrl_frame_fwd;652,28540
	uint8_t autoneg;653,28604
struct rte_eth_pfc_conf 661,28875
	struct rte_eth_fc_conf fc;662,28901
	uint8_t priority;663,28969
enum rte_fdir_mode 669,29108
	RTE_FDIR_MODE_NONE 670,29129
	RTE_FDIR_MODE_SIGNATURE,671,29189
	RTE_FDIR_MODE_PERFECT,672,29262
enum rte_fdir_pballoc_type 679,29441
	RTE_FDIR_PBALLOC_64K 680,29470
	RTE_FDIR_PBALLOC_128K,681,29511
	RTE_FDIR_PBALLOC_256K,682,29553
enum rte_fdir_status_mode 688,29674
	RTE_FDIR_NO_REPORT_STATUS 689,29702
	RTE_FDIR_REPORT_STATUS,690,29766
	RTE_FDIR_REPORT_STATUS_ALWAYS,691,29840
struct rte_fdir_conf 700,30072
	enum rte_fdir_mode mode;701,30095
	enum rte_fdir_pballoc_type pballoc;702,30149
	enum rte_fdir_status_mode status;703,30218
	uint8_t flexbytes_offset;705,30359
	uint8_t drop_queue;707,30456
enum rte_l4type 713,30526
	RTE_FDIR_L4TYPE_NONE 714,30544
	RTE_FDIR_L4TYPE_UDP,715,30591
	RTE_FDIR_L4TYPE_TCP,716,30637
	RTE_FDIR_L4TYPE_SCTP,717,30683
enum rte_iptype 723,30780
	RTE_FDIR_IPTYPE_IPV4 724,30798
	RTE_FDIR_IPTYPE_IPV6 725,30843
struct rte_fdir_filter 731,30953
	uint16_t flex_bytes;732,30978
	uint16_t vlan_id;733,31035
	uint16_t port_src;734,31099
	uint16_t port_dst;735,31162
		uint32_t ipv4_addr;737,31239
		uint32_t ipv6_addr[ipv6_addr738,31299
	} ip_src;739,31362
		uint32_t ipv4_addr;741,31442
		uint32_t ipv6_addr[ipv6_addr742,31507
	} ip_dst;743,31574
	enum rte_l4type l4type;744,31650
	enum rte_iptype iptype;745,31719
struct rte_fdir_masks 754,32017
	uint8_t only_ip_flow;757,32172
	uint8_t vlan_id;759,32248
	uint8_t vlan_prio;761,32321
	uint8_t flexbytes;763,32396
	uint8_t set_ipv6_mask;765,32487
	uint8_t comp_ipv6_dst;768,32614
	uint32_t dst_ipv4_mask;772,32824
	uint32_t src_ipv4_mask;776,33025
	uint16_t dst_ipv6_mask;780,33227
	uint16_t src_ipv6_mask;784,33439
	uint16_t src_port_mask;788,33628
	uint16_t dst_port_mask;792,33826
struct rte_eth_fdir 798,33942
	uint16_t collision;800,34017
	uint16_t free;802,34087
	uint16_t maxhash;805,34200
	uint8_t maxlen;807,34272
	uint64_t add;809,34322
	uint64_t remove;811,34372
	uint64_t f_add;813,34456
	uint64_t f_remove;815,34515
struct rte_intr_conf 821,34613
	uint16_t lsc;823,34706
struct rte_eth_conf 831,34883
	uint16_t link_speed;832,34905
	uint16_t link_duplex;834,34989
	struct rte_eth_rxmode rxmode;836,35081
	struct rte_eth_txmode txmode;837,35143
	uint32_t lpbk_mode;838,35205
		struct rte_eth_rss_conf rss_conf;844,35502
		struct rte_eth_vmdq_dcb_conf vmdq_dcb_conf;845,35569
		struct rte_eth_dcb_rx_conf dcb_rx_conf;847,35654
		struct rte_eth_vmdq_rx_conf vmdq_rx_conf;849,35733
	} rx_adv_conf;851,35815
		struct rte_eth_vmdq_dcb_tx_conf vmdq_dcb_tx_conf;853,35889
		struct rte_eth_dcb_tx_conf dcb_tx_conf;855,35983
		struct rte_eth_vmdq_tx_conf vmdq_tx_conf;857,36062
	} tx_adv_conf;859,36144
	uint32_t dcb_capability_en;862,36343
	struct rte_fdir_conf fdir_conf;863,36372
	struct rte_intr_conf intr_conf;864,36433
#define DEV_RX_OFFLOAD_VLAN_STRIP 876,36723
#define DEV_RX_OFFLOAD_IPV4_CKSUM 877,36769
#define DEV_RX_OFFLOAD_UDP_CKSUM 878,36815
#define DEV_RX_OFFLOAD_TCP_CKSUM 879,36861
#define DEV_RX_OFFLOAD_TCP_LRO 880,36907
#define DEV_TX_OFFLOAD_VLAN_INSERT 885,37002
#define DEV_TX_OFFLOAD_IPV4_CKSUM 886,37048
#define DEV_TX_OFFLOAD_UDP_CKSUM 887,37094
#define DEV_TX_OFFLOAD_TCP_CKSUM 888,37140
#define DEV_TX_OFFLOAD_SCTP_CKSUM 889,37186
#define DEV_TX_OFFLOAD_TCP_TSO 890,37232
#define DEV_TX_OFFLOAD_UDP_TSO 891,37278
struct rte_eth_dev_info 893,37325
	struct rte_pci_device *pci_dev;pci_dev894,37351
	const char *driver_name;driver_name895,37416
	unsigned int if_index;896,37470
	uint32_t min_rx_bufsize;898,37607
	uint32_t max_rx_pktlen;899,37668
	uint16_t max_rx_queues;900,37740
	uint16_t max_tx_queues;901,37802
	uint32_t max_mac_addrs;902,37864
	uint32_t max_hash_mac_addrs;903,37930
	uint16_t max_vfs;905,38022
	uint16_t max_vmdq_pools;906,38072
	uint32_t rx_offload_capa;907,38136
	uint32_t tx_offload_capa;908,38203
#define TCP_UGR_FLAG 917,38445
#define TCP_ACK_FLAG 918,38471
#define TCP_PSH_FLAG 919,38497
#define TCP_RST_FLAG 920,38523
#define TCP_SYN_FLAG 921,38549
#define TCP_FIN_FLAG 922,38575
#define TCP_FLAG_ALL 923,38601
struct rte_ethertype_filter 928,38688
	uint16_t ethertype;929,38718
	uint8_t priority_en;930,38763
	uint8_t priority;931,38818
struct rte_syn_filter 937,38895
	uint8_t hig_pri;938,38919
struct rte_2tuple_filter 945,39089
	uint16_t dst_port;946,39116
	uint8_t protocol;947,39163
	uint8_t tcp_flags;948,39182
	uint16_t priority;949,39202
	uint8_t dst_port_mask:dst_port_mask950,39277
		protocol_mask:protocol_mask951,39346
struct rte_flex_filter 957,39423
	uint16_t len;958,39448
	uint32_t dwords[dwords959,39463
	uint8_t mask[mask960,39520
	uint8_t priority;962,39622
struct rte_5tuple_filter 968,39701
	uint32_t dst_ip;969,39728
	uint32_t src_ip;970,39800
	uint16_t dst_port;971,39867
	uint16_t src_port;972,39933
	uint8_t protocol;973,39991
	uint8_t tcp_flags;974,40038
	uint16_t priority;975,40083
	uint8_t dst_ip_mask:dst_ip_mask977,40209
		src_ip_mask:src_ip_mask978,40281
		dst_port_mask:dst_port_mask979,40346
		src_port_mask:src_port_mask980,40413
		protocol_mask:protocol_mask981,40480
typedef int  (*eth_dev_configure_t)eth_dev_configure_t990,40760
typedef int  (*eth_dev_start_t)eth_dev_start_t993,40872
typedef void (*eth_dev_stop_t)eth_dev_stop_t996,41002
typedef int  (*eth_dev_set_link_up_t)eth_dev_set_link_up_t999,41130
typedef int  (*eth_dev_set_link_down_t)eth_dev_set_link_down_t1002,41268
typedef void (*eth_dev_close_t)eth_dev_close_t1005,41410
typedef void (*eth_promiscuous_enable_t)eth_promiscuous_enable_t1008,41540
typedef void (*eth_promiscuous_disable_t)eth_promiscuous_disable_t1011,41697
typedef void (*eth_allmulticast_enable_t)eth_allmulticast_enable_t1014,41856
typedef void (*eth_allmulticast_disable_t)eth_allmulticast_disable_t1017,42010
typedef int (*eth_link_update_t)eth_link_update_t1020,42166
typedef void (*eth_stats_get_t)eth_stats_get_t1024,42341
typedef void (*eth_stats_reset_t)eth_stats_reset_t1028,42504
typedef int (*eth_queue_stats_mapping_set_t)eth_queue_stats_mapping_set_t1031,42639
typedef void (*eth_dev_infos_get_t)eth_dev_infos_get_t1037,42883
typedef int (*eth_queue_start_t)eth_queue_start_t1041,43056
typedef int (*eth_queue_stop_t)eth_queue_stop_t1045,43211
typedef int (*eth_rx_queue_setup_t)eth_rx_queue_setup_t1049,43364
typedef int (*eth_tx_queue_setup_t)eth_tx_queue_setup_t1057,43665
typedef void (*eth_queue_release_t)eth_queue_release_t1064,43929
typedef uint32_t (*eth_rx_queue_count_t)eth_rx_queue_count_t1067,44055
typedef int (*eth_rx_descriptor_done_t)eth_rx_descriptor_done_t1071,44238
typedef int (*mtu_set_t)mtu_set_t1074,44356
typedef int (*vlan_filter_set_t)vlan_filter_set_t1077,44449
typedef void (*vlan_tpid_set_t)vlan_tpid_set_t1082,44623
typedef void (*vlan_offload_set_t)vlan_offload_set_t1086,44768
typedef int (*vlan_pvid_set_t)vlan_pvid_set_t1089,44907
typedef void (*vlan_strip_queue_set_t)vlan_strip_queue_set_t1094,45085
typedef uint16_t (*eth_rx_burst_t)eth_rx_burst_t1099,45273
typedef uint16_t (*eth_tx_burst_t)eth_tx_burst_t1104,45465
typedef int (*fdir_add_signature_filter_t)fdir_add_signature_filter_t1109,45653
typedef int (*fdir_update_signature_filter_t)fdir_update_signature_filter_t1114,45865
typedef int (*fdir_remove_signature_filter_t)fdir_remove_signature_filter_t1119,46083
typedef void (*fdir_infos_get_t)fdir_infos_get_t1123,46273
typedef int (*fdir_add_perfect_filter_t)fdir_add_perfect_filter_t1127,46417
typedef int (*fdir_update_perfect_filter_t)fdir_update_perfect_filter_t1133,46659
typedef int (*fdir_remove_perfect_filter_t)fdir_remove_perfect_filter_t1139,46910
typedef int (*fdir_set_masks_t)fdir_set_masks_t1144,47120
typedef int (*flow_ctrl_get_t)flow_ctrl_get_t1148,47284
typedef int (*flow_ctrl_set_t)flow_ctrl_set_t1152,47460
typedef int (*priority_flow_ctrl_set_t)priority_flow_ctrl_set_t1156,47630
typedef int (*reta_update_t)reta_update_t1160,47814
typedef int (*reta_query_t)reta_query_t1164,47979
typedef int (*rss_hash_update_t)rss_hash_update_t1168,48142
typedef int (*rss_hash_conf_get_t)rss_hash_conf_get_t1172,48312
typedef int (*eth_dev_led_on_t)eth_dev_led_on_t1176,48491
typedef int (*eth_dev_led_off_t)eth_dev_led_off_t1179,48618
typedef void (*eth_mac_addr_remove_t)eth_mac_addr_remove_t1182,48747
typedef void (*eth_mac_addr_add_t)eth_mac_addr_add_t1185,48895
typedef int (*eth_uc_hash_table_set_t)eth_uc_hash_table_set_t1191,49109
typedef int (*eth_uc_all_hash_table_set_t)eth_uc_all_hash_table_set_t1196,49272
typedef int (*eth_set_vf_rx_mode_t)eth_set_vf_rx_mode_t1200,49406
typedef int (*eth_set_vf_rx_t)eth_set_vf_rx_t1206,49570
typedef int (*eth_set_vf_tx_t)eth_set_vf_tx_t1211,49702
typedef int (*eth_set_vf_vlan_filter_t)eth_set_vf_vlan_filter_t1216,49845
typedef int (*eth_set_queue_rate_limit_t)eth_set_queue_rate_limit_t1222,50022
typedef int (*eth_set_vf_rate_limit_t)eth_set_vf_rate_limit_t1227,50173
typedef int (*eth_mirror_rule_set_t)eth_mirror_rule_set_t1233,50331
typedef int (*eth_mirror_rule_reset_t)eth_mirror_rule_reset_t1239,50557
	RTE_BYPASS_MODE_NONE,1246,50748
	RTE_BYPASS_MODE_NORMAL,1247,50771
	RTE_BYPASS_MODE_BYPASS,1248,50796
	RTE_BYPASS_MODE_ISOLATE,1249,50821
	RTE_BYPASS_MODE_NUM,1250,50847
#define	RTE_BYPASS_MODE_VALID(1253,50873
	RTE_BYPASS_EVENT_NONE,1257,50975
	RTE_BYPASS_EVENT_START,1258,50999
	RTE_BYPASS_EVENT_OS_ON 1259,51024
	RTE_BYPASS_EVENT_OS_ON = RTE_BYPASS_EVENT_START,1259,51024
	RTE_BYPASS_EVENT_POWER_ON,1260,51074
	RTE_BYPASS_EVENT_OS_OFF,1261,51102
	RTE_BYPASS_EVENT_POWER_OFF,1262,51128
	RTE_BYPASS_EVENT_TIMEOUT,1263,51157
	RTE_BYPASS_EVENT_NUM1264,51184
#define	RTE_BYPASS_EVENT_VALID(1267,51210
	RTE_BYPASS_TMT_OFF,1271,51314
	RTE_BYPASS_TMT_1_5_SEC,1272,51363
	RTE_BYPASS_TMT_2_SEC,1273,51418
	RTE_BYPASS_TMT_3_SEC,1274,51471
	RTE_BYPASS_TMT_4_SEC,1275,51524
	RTE_BYPASS_TMT_8_SEC,1276,51577
	RTE_BYPASS_TMT_16_SEC,1277,51630
	RTE_BYPASS_TMT_32_SEC,1278,51684
	RTE_BYPASS_TMT_NUM1279,51738
#define	RTE_BYPASS_TMT_VALID(1282,51762
typedef void (*bypass_init_t)bypass_init_t1286,51887
typedef int32_t (*bypass_state_set_t)bypass_state_set_t1287,51943
typedef int32_t (*bypass_state_show_t)bypass_state_show_t1288,52028
typedef int32_t (*bypass_event_set_t)bypass_event_set_t1289,52110
typedef int32_t (*bypass_event_show_t)bypass_event_show_t1290,52206
typedef int32_t (*bypass_wd_timeout_set_t)bypass_wd_timeout_set_t1291,52310
typedef int32_t (*bypass_wd_timeout_show_t)bypass_wd_timeout_show_t1292,52397
typedef int32_t (*bypass_ver_show_t)bypass_ver_show_t1293,52489
typedef int32_t (*bypass_wd_reset_t)bypass_wd_reset_t1294,52567
typedef int (*eth_add_syn_filter_t)eth_add_syn_filter_t1297,52638
typedef int (*eth_remove_syn_filter_t)eth_remove_syn_filter_t1301,52814
typedef int (*eth_get_syn_filter_t)eth_get_syn_filter_t1304,52943
typedef int (*eth_add_ethertype_filter_t)eth_add_ethertype_filter_t1308,53120
typedef int (*eth_remove_ethertype_filter_t)eth_remove_ethertype_filter_t1313,53341
typedef int (*eth_get_ethertype_filter_t)eth_get_ethertype_filter_t1317,53504
typedef int (*eth_add_2tuple_filter_t)eth_add_2tuple_filter_t1322,53721
typedef int (*eth_remove_2tuple_filter_t)eth_remove_2tuple_filter_t1327,53933
typedef int (*eth_get_2tuple_filter_t)eth_get_2tuple_filter_t1331,54089
typedef int (*eth_add_5tuple_filter_t)eth_add_5tuple_filter_t1336,54296
typedef int (*eth_remove_5tuple_filter_t)eth_remove_5tuple_filter_t1341,54508
typedef int (*eth_get_5tuple_filter_t)eth_get_5tuple_filter_t1345,54664
typedef int (*eth_add_flex_filter_t)eth_add_flex_filter_t1350,54871
typedef int (*eth_remove_flex_filter_t)eth_remove_flex_filter_t1355,55077
typedef int (*eth_get_flex_filter_t)eth_get_flex_filter_t1359,55229
struct eth_dev_ops 1367,55520
	eth_dev_configure_t        dev_configure;1368,55541
	eth_dev_start_t            dev_start;1369,55610
	eth_dev_stop_t             dev_stop;1370,55675
	eth_dev_set_link_up_t      dev_set_link_up;1371,55739
	eth_dev_set_link_down_t    dev_set_link_down;1372,55810
	eth_dev_close_t            dev_close;1373,55883
	eth_promiscuous_enable_t   promiscuous_enable;1374,55948
	eth_promiscuous_disable_t  promiscuous_disable;1375,56020
	eth_allmulticast_enable_t  allmulticast_enable;1376,56093
	eth_allmulticast_disable_t allmulticast_disable;1377,56166
	eth_link_update_t          link_update;1378,56240
	eth_stats_get_t            stats_get;1379,56314
	eth_stats_reset_t          stats_reset;1380,56388
	eth_queue_stats_mapping_set_t queue_stats_mapping_set;1381,56464
	eth_dev_infos_get_t        dev_infos_get;1383,56571
	mtu_set_t                  mtu_set;1384,56639
	vlan_filter_set_t          vlan_filter_set;1385,56693
	vlan_tpid_set_t            vlan_tpid_set;1386,56766
	vlan_strip_queue_set_t     vlan_strip_queue_set;1387,56845
	vlan_offload_set_t         vlan_offload_set;1388,56928
	vlan_pvid_set_t            vlan_pvid_set;1389,57000
	eth_queue_start_t          rx_queue_start;1390,57084
	eth_queue_stop_t           rx_queue_stop;1391,57156
	eth_queue_start_t          tx_queue_start;1392,57226
	eth_queue_stop_t           tx_queue_stop;1393,57298
	eth_rx_queue_setup_t       rx_queue_setup;1394,57368
	eth_queue_release_t        rx_queue_release;1395,57442
	eth_rx_queue_count_t       rx_queue_count;1396,57512
	eth_rx_descriptor_done_t   rx_descriptor_done;1397,57584
	eth_tx_queue_setup_t       tx_queue_setup;1398,57658
	eth_queue_release_t        tx_queue_release;1399,57732
	eth_dev_led_on_t           dev_led_on;1400,57802
	eth_dev_led_off_t          dev_led_off;1401,57866
	flow_ctrl_get_t            flow_ctrl_get;1402,57931
	flow_ctrl_set_t            flow_ctrl_set;1403,58000
	priority_flow_ctrl_set_t   priority_flow_ctrl_set;1404,58071
	eth_mac_addr_remove_t      mac_addr_remove;1405,58159
	eth_mac_addr_add_t         mac_addr_add;1406,58231
	eth_uc_hash_table_set_t    uc_hash_table_set;1407,58300
	eth_uc_all_hash_table_set_t uc_all_hash_table_set;1408,58380
	eth_mirror_rule_set_t	   mirror_rule_set;1409,58465
	eth_mirror_rule_reset_t	   mirror_rule_reset;1410,58543
	eth_set_vf_rx_mode_t       set_vf_rx_mode;1411,58627
	eth_set_vf_rx_t            set_vf_rx;1412,58696
	eth_set_vf_tx_t            set_vf_tx;1413,58772
	eth_set_vf_vlan_filter_t   set_vf_vlan_filter;1414,58849
	eth_set_queue_rate_limit_t set_queue_rate_limit;1415,58925
	eth_set_vf_rate_limit_t    set_vf_rate_limit;1416,59006
	fdir_add_signature_filter_t fdir_add_signature_filter;1419,59114
	fdir_update_signature_filter_t fdir_update_signature_filter;1421,59205
	fdir_remove_signature_filter_t fdir_remove_signature_filter;1423,59302
	fdir_infos_get_t fdir_infos_get;1425,59407
	fdir_add_perfect_filter_t fdir_add_perfect_filter;1427,59471
	fdir_update_perfect_filter_t fdir_update_perfect_filter;1429,59556
	fdir_remove_perfect_filter_t fdir_remove_perfect_filter;1431,59647
	fdir_set_masks_t fdir_set_masks;1433,59745
	reta_update_t reta_update;1435,59813
	reta_query_t reta_query;1437,59874
  bypass_init_t bypass_init;1440,59945
  bypass_state_set_t bypass_state_set;1441,59974
  bypass_state_show_t bypass_state_show;1442,60013
  bypass_event_set_t bypass_event_set;1443,60054
  bypass_event_show_t bypass_event_show;1444,60093
  bypass_wd_timeout_set_t bypass_wd_timeout_set;1445,60134
  bypass_wd_timeout_show_t bypass_wd_timeout_show;1446,60183
  bypass_ver_show_t bypass_ver_show;1447,60234
  bypass_wd_reset_t bypass_wd_reset;1448,60271
	rss_hash_update_t rss_hash_update;1452,60354
	rss_hash_conf_get_t rss_hash_conf_get;1454,60434
	eth_add_syn_filter_t           add_syn_filter;1455,60474
	eth_remove_syn_filter_t        remove_syn_filter;1456,60552
	eth_get_syn_filter_t           get_syn_filter;1457,60633
	eth_add_ethertype_filter_t     add_ethertype_filter;1458,60711
	eth_remove_ethertype_filter_t  remove_ethertype_filter;1459,60798
	eth_get_ethertype_filter_t     get_ethertype_filter;1460,60888
	eth_add_2tuple_filter_t        add_2tuple_filter;1461,60975
	eth_remove_2tuple_filter_t     remove_2tuple_filter;1462,61056
	eth_get_2tuple_filter_t        get_2tuple_filter;1463,61140
	eth_add_5tuple_filter_t        add_5tuple_filter;1464,61221
	eth_remove_5tuple_filter_t     remove_5tuple_filter;1465,61302
	eth_get_5tuple_filter_t        get_5tuple_filter;1466,61386
	eth_add_flex_filter_t          add_flex_filter;1467,61467
	eth_remove_flex_filter_t       remove_flex_filter;1468,61546
	eth_get_flex_filter_t          get_flex_filter;1469,61628
struct rte_eth_dev 1482,62176
	eth_rx_burst_t rx_pkt_burst;1483,62197
	eth_tx_burst_t tx_pkt_burst;1484,62268
	struct rte_eth_dev_data *data;data1485,62340
	const struct eth_driver *driver;driver1486,62404
	struct eth_dev_ops *dev_ops;dev_ops1487,62468
	struct rte_pci_device *pci_dev;pci_dev1488,62535
	struct rte_eth_dev_cb_list callbacks;1489,62606
struct rte_eth_dev_sriov 1492,62684
	uint8_t active;1493,62711
	uint8_t nb_q_per_pool;1494,62790
	uint16_t def_vmdq_idx;1495,62854
	uint16_t def_pool_q_idx;1496,62922
#define RTE_ETH_DEV_SRIOV(1498,62999
#define RTE_ETH_NAME_MAX_LEN 1500,63060
struct rte_eth_dev_data 1509,63330
	char name[name1510,63356
	void **rx_queues;rx_queues1512,63422
	void **tx_queues;tx_queues1513,63481
	uint16_t nb_rx_queues;1514,63540
	uint16_t nb_tx_queues;1515,63593
	struct rte_eth_dev_sriov sriov;1517,63647
	void *dev_private;dev_private1519,63703
	struct rte_eth_link dev_link;1521,63771
	struct rte_eth_conf dev_conf;1524,63844
	uint16_t mtu;1525,63918
	uint32_t min_rx_buf_size;1527,63987
	uint64_t rx_mbuf_alloc_failed;1530,64068
	struct ether_addr* mac_addrs;1531,64142
	uint64_t mac_pool_sel[mac_pool_sel1532,64210
	struct ether_addr* hash_mac_addrs;1534,64328
	uint8_t port_id;1536,64421
	uint8_t promiscuous 1537,64492
		scattered_rx 1538,64564
		all_multicast 1539,64635
		dev_started 1540,64702
typedef int (*eth_dev_init_t)eth_dev_init_t1606,67146
struct eth_driver 1622,67660
	struct rte_pci_driver pci_drv;1623,67680
	eth_dev_init_t eth_dev_init;1624,67753
	unsigned int dev_private_size;1625,67818
rte_eth_rx_burst(2297,92621
rte_eth_rx_queue_count(2321,93273
rte_eth_rx_descriptor_done(2350,94056
rte_eth_tx_burst(2424,97285
enum rte_eth_event_type 2653,106301
	RTE_ETH_EVENT_UNKNOWN,2654,106327
	RTE_ETH_EVENT_INTR_LSC,2655,106379
	RTE_ETH_EVENT_MAX 2656,106432
typedef void (*rte_eth_dev_cb_fn)rte_eth_dev_cb_fn2659,106492

lib/librte_cmdline/cmdline.c,262
cmdline_valid_buffer(79,3639
cmdline_complete_buffer(94,4088
cmdline_write_char(103,4306
cmdline_set_prompt(121,4514
cmdline_new(129,4683
cmdline_free(154,5201
cmdline_printf(169,5402
cmdline_in(205,5926
cmdline_quit(242,6755
cmdline_interact(250,6842

lib/librte_cmdline/cmdline_cirbuf.h,468
#define _CIRBUF_H_62,3335
struct cirbuf 71,3453
	unsigned int maxlen;72,3469
	unsigned int start;73,3545
	unsigned int end;74,3602
	unsigned int len;75,3658
	char *buf;buf76,3711
#define dprintf_(80,3759
#define dprintf(81,3844
#define dprintf(83,3902
#define CIRBUF_IS_FULL(96,4119
#define CIRBUF_IS_EMPTY(101,4239
#define CIRBUF_GET_LEN(106,4373
#define CIRBUF_GET_MAXLEN(111,4490
#define CIRBUF_GET_FREELEN(116,4586
#define CIRBUF_FOREACH(124,4835

lib/librte_cmdline/cmdline_vt100.c,135
const char *cmdline_vt100_commands[cmdline_vt100_commands71,3484
vt100_init(101,3827
match_command(110,3934
vt100_parser(130,4300

lib/librte_cmdline/cmdline_parse_portlist.h,404
#define _PARSE_PORTLIST_H_62,3347
#define PORTLIST_TOKEN_SIZE	69,3445
#define PORTLIST_MAX_TOKENS	70,3477
typedef struct cmdline_portlist 72,3509
	uint32_t		map;73,3543
} cmdline_portlist_t;74,3559
struct cmdline_token_portlist 76,3582
	struct cmdline_token_hdr hdr;77,3614
typedef struct cmdline_token_portlist cmdline_parse_token_portlist_t;79,3648
#define TOKEN_PORTLIST_INITIALIZER(88,3978

lib/librte_cmdline/cmdline_socket.c,82
cmdline_file_new(76,3600
cmdline_stdin_new(93,3930
cmdline_stdin_exit(116,4398

lib/librte_cmdline/cmdline_parse.h,1048
#define _CMDLINE_PARSE_H_62,3342
#define offsetof(69,3426
#define CMDLINE_PARSE_SUCCESS 73,3532
#define CMDLINE_PARSE_AMBIGUOUS 74,3571
#define CMDLINE_PARSE_NOMATCH 75,3610
#define CMDLINE_PARSE_BAD_ARGS 76,3649
#define CMDLINE_PARSE_COMPLETE_FINISHED 79,3724
#define CMDLINE_PARSE_COMPLETE_AGAIN 80,3766
#define CMDLINE_PARSE_COMPLETED_BUFFER 81,3808
struct cmdline_token_hdr 87,3984
	struct cmdline_token_ops *ops;ops88,4011
	unsigned int offset;89,4043
typedef struct cmdline_token_hdr cmdline_parse_token_hdr_t;91,4068
struct cmdline_token_ops 112,4914
	int (*parse)parse114,4980
	int (*complete_get_nb)complete_get_nb116,5104
	int (*complete_get_elt)complete_get_elt118,5225
	int (*get_help)get_help120,5361
struct cmdline_inst 129,5658
	void (*f)f131,5710
	void *data;data132,5756
	const char *help_str;help_str133,5769
	cmdline_parse_token_hdr_t *tokens[tokens134,5792
typedef struct cmdline_inst cmdline_parse_inst_t;136,5833
typedef cmdline_parse_inst_t *cmdline_parse_ctx_t;cmdline_parse_ctx_t143,5973

lib/librte_cmdline/cmdline_vt100.h,1972
#define _CMDLINE_VT100_H_62,3342
#define vt100_bell 68,3409
#define vt100_bs 69,3443
#define vt100_bs_clear 70,3477
#define vt100_tab 71,3516
#define vt100_crnl 72,3550
#define vt100_clear_right 73,3588
#define vt100_clear_left 74,3625
#define vt100_clear_down 75,3662
#define vt100_clear_up 76,3699
#define vt100_clear_line 77,3736
#define vt100_clear_screen 78,3773
#define vt100_up_arr 79,3810
#define vt100_down_arr 80,3852
#define vt100_right_arr 81,3894
#define vt100_left_arr 82,3936
#define vt100_multi_right 83,3978
#define vt100_multi_left 84,4019
#define vt100_suppr 85,4060
#define vt100_home 86,4106
#define vt100_word_left 87,4146
#define vt100_word_right 88,4184
#define CMDLINE_KEY_UP_ARR 92,4317
#define CMDLINE_KEY_DOWN_ARR 93,4346
#define CMDLINE_KEY_RIGHT_ARR 94,4377
#define CMDLINE_KEY_LEFT_ARR 95,4409
#define CMDLINE_KEY_BKSPACE 96,4440
#define CMDLINE_KEY_RETURN 97,4470
#define CMDLINE_KEY_CTRL_A 98,4499
#define CMDLINE_KEY_CTRL_E 99,4528
#define CMDLINE_KEY_CTRL_K 100,4557
#define CMDLINE_KEY_CTRL_Y 101,4586
#define CMDLINE_KEY_CTRL_C 102,4615
#define CMDLINE_KEY_CTRL_F 103,4645
#define CMDLINE_KEY_CTRL_B 104,4675
#define CMDLINE_KEY_SUPPR 105,4705
#define CMDLINE_KEY_TAB 106,4734
#define CMDLINE_KEY_CTRL_D 107,4761
#define CMDLINE_KEY_CTRL_L 108,4791
#define CMDLINE_KEY_RETURN2 109,4821
#define CMDLINE_KEY_META_BKSPACE 110,4852
#define CMDLINE_KEY_WLEFT 111,4888
#define CMDLINE_KEY_WRIGHT 112,4917
#define CMDLINE_KEY_HELP 113,4947
#define CMDLINE_KEY_CTRL_W 114,4975
#define CMDLINE_KEY_CTRL_P 115,5005
#define CMDLINE_KEY_CTRL_N 116,5035
#define CMDLINE_KEY_META_D 117,5065
enum cmdline_vt100_parser_state 121,5142
	CMDLINE_VT100_INIT,122,5176
	CMDLINE_VT100_ESCAPE,123,5197
	CMDLINE_VT100_ESCAPE_CSI124,5220
#define CMDLINE_VT100_BUF_SIZE 127,5250
struct cmdline_vt100 128,5283
	uint8_t bufpos;129,5306
	char buf[buf130,5323
	enum cmdline_vt100_parser_state state;131,5358

lib/librte_cmdline/cmdline_cirbuf.c,713
cirbuf_init(69,3409
cirbuf_add_buf_head(84,3672
cirbuf_add_buf_tail(115,4504
__cirbuf_add_head(147,5383
cirbuf_add_head_safe(158,5586
cirbuf_add_head(168,5747
__cirbuf_add_tail(176,5865
cirbuf_add_tail_safe(187,6043
cirbuf_add_tail(197,6204
__cirbuf_shift_left(204,6304
__cirbuf_shift_right(221,6738
cirbuf_align_left(239,7178
cirbuf_align_right(260,7497
cirbuf_del_buf_head(282,7811
cirbuf_del_buf_tail(302,8156
__cirbuf_del_head(322,8545
cirbuf_del_head_safe(332,8692
cirbuf_del_head(342,8843
__cirbuf_del_tail(350,8950
cirbuf_del_tail_safe(360,9113
cirbuf_del_tail(370,9264
cirbuf_get_buf_head(378,9362
cirbuf_get_buf_tail(416,10328
cirbuf_get_head(455,11307
cirbuf_get_tail(463,11415

lib/librte_cmdline/cmdline_parse_string.c,366
struct cmdline_token_ops cmdline_token_string_ops 72,3526
#define MULTISTRING_HELP 79,3760
#define ANYSTRING_HELP 80,3805
#define FIXEDSTRING_HELP 81,3843
get_token_len(84,3904
get_next_token(98,4060
cmdline_parse_string(108,4187
int cmdline_complete_get_nb_string(170,5339
int cmdline_complete_get_elt_string(193,5726
int cmdline_get_help_string(225,6274

lib/librte_cmdline/cmdline_socket.h,35
#define _CMDLINE_SOCKET_H_62,3343

lib/librte_cmdline/cmdline_parse_ipaddr.h,893
#define _PARSE_IPADDR_H_62,3341
#define CMDLINE_IPADDR_V4 68,3407
#define CMDLINE_IPADDR_V6 69,3443
#define CMDLINE_IPADDR_NETWORK 70,3479
struct cmdline_ipaddr 72,3516
	uint8_t family;73,3540
		struct in_addr ipv4;75,3566
		struct in6_addr ipv6;76,3589
	} addr;77,3613
	unsigned int prefixlen;78,3622
typedef struct cmdline_ipaddr cmdline_ipaddr_t;80,3680
struct cmdline_token_ipaddr_data 82,3729
	uint8_t flags;83,3764
struct cmdline_token_ipaddr 86,3784
	struct cmdline_token_hdr hdr;87,3814
	struct cmdline_token_ipaddr_data ipaddr_data;88,3845
typedef struct cmdline_token_ipaddr cmdline_parse_token_ipaddr_t;90,3895
#define TOKEN_IPADDR_INITIALIZER(99,4214
#define TOKEN_IPV4_INITIALIZER(113,4871
#define TOKEN_IPV6_INITIALIZER(126,5476
#define TOKEN_IPNET_INITIALIZER(139,6081
#define TOKEN_IPV4NET_INITIALIZER(154,6790
#define TOKEN_IPV6NET_INITIALIZER(168,7447

lib/librte_cmdline/cmdline_parse_num.c,488
#define debug_printf(74,3575
#define debug_printf(76,3624
struct cmdline_token_ops cmdline_token_num_ops 79,3677
enum num_parse_state_t 87,3850
	START,88,3875
	DEC_NEG,89,3883
	BIN,90,3893
	HEX,91,3899
	ERROR,93,3906
	FIRST_OK,95,3915
	ZERO_OK,96,3941
	HEX_OK,97,3951
	OCTAL_OK,98,3960
	BIN_OK,99,3971
	DEC_NEG_OK,100,3980
	DEC_POS_OK,101,3993
static const char * num_help[num_help105,4045
add_to_res(111,4178
cmdline_parse_num(125,4391
cmdline_get_help_num(347,8679

lib/librte_cmdline/cmdline_parse_etheraddr.h,240
#define _PARSE_ETHERADDR_H_62,3344
struct cmdline_token_etheraddr 68,3413
	struct cmdline_token_hdr hdr;69,3446
typedef struct cmdline_token_etheraddr cmdline_parse_token_etheraddr_t;71,3480
#define TOKEN_ETHERADDR_INITIALIZER(80,3820

lib/librte_cmdline/cmdline_parse.c,285
#define debug_printf 78,3620
#define debug_printf(80,3654
#define CMDLINE_BUFFER_SIZE 83,3707
isblank2(88,3831
isendofline(97,3921
iscomment(106,4015
cmdline_isendoftoken(114,4080
nb_common_chars(122,4215
match_inst(140,4555
cmdline_parse(217,6002
cmdline_complete(330,8255

lib/librte_cmdline/cmdline_rdline.c,537
isblank2(84,3958
rdline_init(93,4041
rdline_newline(109,4479
rdline_stop(133,5065
rdline_quit(141,5156
rdline_restart(149,5249
rdline_reset(157,5346
rdline_get_buffer(171,5630
display_right_buffer(189,6037
rdline_redisplay(207,6408
rdline_char_in(225,6715
rdline_remove_old_history_item(549,15378
rdline_remove_first_history_item(562,15603
rdline_get_history_size(582,15938
rdline_get_history_item(595,16110
rdline_add_history(621,16497
rdline_clear_history(650,16989
rdline_puts(661,17172
rdline_miniprintf(671,17378

lib/librte_cmdline/cmdline_parse_etheraddr.c,281
struct cmdline_token_ops cmdline_token_etheraddr_ops 77,3618
#define ETHER_ADDRSTRLENLONG 85,3875
#define ETHER_ADDRSTRLENSHORT 86,3907
#define ea_oct 89,3958
#define ea_oct 91,3996
my_ether_aton(96,4053
cmdline_parse_etheraddr(139,5000
cmdline_get_help_etheraddr(168,5664

lib/librte_cmdline/cmdline.h,249
#define _CMDLINE_H_62,3336
struct cmdline 68,3397
	int s_in;69,3414
	int s_out;70,3425
	cmdline_parse_ctx_t *ctx;ctx71,3437
	struct rdline rdl;72,3464
	char prompt[prompt73,3484
	struct termios oldterm;75,3547
void cmdline_printf(82,3783

lib/librte_cmdline/cmdline_parse_portlist.c,175
struct cmdline_token_ops cmdline_token_portlist_ops 73,3552
parse_set_list(81,3751
parse_ports(89,3883
cmdline_parse_portlist(129,4639
cmdline_get_help_portlist(162,5290

lib/librte_cmdline/cmdline_parse_ipaddr.c,308
struct cmdline_token_ops cmdline_token_ipaddr_ops 102,4542
#define INADDRSZ 109,4723
#define IN6ADDRSZ 110,4742
#define PREFIXMAX 111,4763
#define V4PREFIXMAX 112,4785
my_inet_pton(134,5552
inet_pton4(159,6077
inet_pton6(211,7184
cmdline_parse_ipaddr(309,9381
int cmdline_get_help_ipaddr(370,10877

lib/librte_cmdline/cmdline_parse_string.h,452
#define _PARSE_STRING_H_62,3341
#define STR_TOKEN_SIZE 69,3437
typedef char cmdline_fixed_string_t[cmdline_fixed_string_t71,3465
struct cmdline_token_string_data 73,3519
	const char *str;str74,3554
struct cmdline_token_string 77,3576
	struct cmdline_token_hdr hdr;78,3606
	struct cmdline_token_string_data string_data;79,3637
typedef struct cmdline_token_string cmdline_parse_token_string_t;81,3687
#define TOKEN_STRING_INITIALIZER(93,4191

lib/librte_cmdline/cmdline_rdline.h,1319
#define _RDLINE_H_62,3335
#define RDLINE_BUF_SIZE 95,4502
#define RDLINE_PROMPT_SIZE 96,4530
#define RDLINE_VT100_BUF_SIZE 97,4561
#define RDLINE_HISTORY_BUF_SIZE 98,4594
#define RDLINE_HISTORY_MAX_LINE 99,4633
enum rdline_status 101,4669
	RDLINE_INIT,102,4690
	RDLINE_RUNNING,103,4704
	RDLINE_EXITED104,4721
typedef int (rdline_write_char_t)109,4756
typedef void (rdline_validate_t)110,4817
typedef int (rdline_complete_t)112,4912
struct rdline 116,5039
	enum rdline_status status;117,5055
	struct cirbuf left;119,5102
	struct cirbuf right;120,5123
	char left_buf[left_buf121,5145
	char right_buf[right_buf122,5215
	char prompt[prompt124,5250
	unsigned int prompt_size;125,5284
	char kill_buf[kill_buf127,5312
	unsigned int kill_size;128,5345
	struct cirbuf history;131,5386
	char history_buf[history_buf132,5410
	int history_cur_line;133,5454
	rdline_write_char_t *write_char;write_char136,5513
	rdline_validate_t *validate;validate137,5547
	rdline_complete_t *complete;complete138,5577
	struct cmdline_vt100 vt100;141,5628
	void *opaque;opaque144,5680
#define RDLINE_RES_SUCCESS 203,7307
#define RDLINE_RES_VALIDATED 204,7342
#define RDLINE_RES_COMPLETE 205,7377
#define RDLINE_RES_NOT_RUNNING 206,7412
#define RDLINE_RES_EOF 207,7447
#define RDLINE_RES_EXITED 208,7482

lib/librte_cmdline/cmdline_parse_num.h,493
#define _PARSE_NUM_H_62,3338
enum cmdline_numtype 68,3401
	UINT8 69,3424
	UINT16,70,3436
	UINT32,71,3445
	UINT64,72,3454
	INT8,73,3463
	INT16,74,3470
	INT32,75,3478
	INT6476,3486
struct cmdline_token_num_data 79,3497
	enum cmdline_numtype type;80,3529
struct cmdline_token_num 83,3561
	struct cmdline_token_hdr hdr;84,3588
	struct cmdline_token_num_data num_data;85,3619
typedef struct cmdline_token_num cmdline_parse_token_num_t;87,3663
#define TOKEN_NUM_INITIALIZER(96,3968

lib/librte_meter/rte_meter.h,1149
#define __INCLUDE_RTE_METER_H__35,1726
enum rte_meter_color 59,2128
	e_RTE_METER_GREEN 60,2151
	e_RTE_METER_YELLOW,61,2189
	e_RTE_METER_RED,62,2228
	e_RTE_METER_COLORS 63,2264
struct rte_meter_srtcm_params 69,2553
	uint64_t cir;70,2585
	uint64_t cbs;71,2672
	uint64_t ebs;72,2743
struct rte_meter_trtcm_params 78,3065
	uint64_t cir;79,3097
	uint64_t pir;80,3184
	uint64_t cbs;81,3266
	uint64_t pbs;82,3335
struct rte_meter_srtcm 199,6385
	uint64_t time;200,6410
	uint64_t tc;201,6479
	uint64_t te;202,6571
	uint64_t cbs;203,6660
	uint64_t ebs;204,6713
	uint64_t cir_period;205,6766
	uint64_t cir_bytes_per_period;206,6855
struct rte_meter_trtcm 210,7051
	uint64_t time_tc;211,7076
	uint64_t time_tp;212,7141
	uint64_t tc;213,7206
	uint64_t tp;214,7301
	uint64_t cbs;215,7391
	uint64_t pbs;216,7447
	uint64_t cir_period;217,7503
	uint64_t cir_bytes_per_period;218,7585
	uint64_t pir_period;219,7679
	uint64_t pir_bytes_per_period;220,7761
rte_meter_srtcm_color_blind_check(224,7894
rte_meter_srtcm_color_aware_check(262,8626
rte_meter_trtcm_color_blind_check(301,9465
rte_meter_trtcm_color_aware_check(342,10389

lib/librte_meter/rte_meter.c,138
#define RTE_METER_TB_PERIOD_MIN 45,1880
rte_meter_get_tb_params(49,1941
rte_meter_srtcm_config(63,2351
rte_meter_trtcm_config(91,3065

lib/librte_pmd_pcap/rte_eth_pcap.c,2242
#define RTE_ETH_PCAP_SNAPSHOT_LEN 49,1978
#define RTE_ETH_PCAP_SNAPLEN 50,2018
#define RTE_ETH_PCAP_PROMISC 51,2052
#define RTE_ETH_PCAP_TIMEOUT 52,2083
#define ETH_PCAP_RX_PCAP_ARG 53,2115
#define ETH_PCAP_TX_PCAP_ARG 54,2155
#define ETH_PCAP_RX_IFACE_ARG 55,2195
#define ETH_PCAP_TX_IFACE_ARG 56,2236
#define ETH_PCAP_IFACE_ARG 57,2277
static char errbuf[errbuf59,2316
static struct timeval start_time;60,2354
static uint64_t start_cycles;61,2388
static uint64_t hz;62,2418
struct pcap_rx_queue 64,2439
	pcap_t *pcap;pcap65,2462
	struct rte_mempool *mb_pool;mb_pool66,2477
	volatile unsigned long rx_pkts;67,2507
	volatile unsigned long err_pkts;68,2540
struct pcap_tx_queue 71,2578
	pcap_dumper_t *dumper;dumper72,2601
	pcap_t *pcap;pcap73,2625
	volatile unsigned long tx_pkts;74,2640
	volatile unsigned long err_pkts;75,2673
struct rx_pcaps 78,2711
	unsigned num_of_rx;79,2729
	pcap_t *pcaps[pcaps80,2750
struct tx_pcaps 83,2797
	unsigned num_of_tx;84,2815
	pcap_dumper_t *dumpers[dumpers85,2836
	pcap_t *pcaps[pcaps86,2888
struct pmd_internals 89,2935
	unsigned nb_rx_queues;90,2958
	unsigned nb_tx_queues;91,2982
	int if_index;93,3007
	struct pcap_rx_queue rx_queue[rx_queue95,3023
	struct pcap_tx_queue tx_queue[tx_queue96,3082
const char *valid_arguments[valid_arguments99,3145
static struct ether_addr eth_addr 108,3304
static const char *drivername drivername109,3386
static struct rte_eth_link pmd_link 110,3430
eth_pcap_rx(118,3572
calculate_timestamp(172,5060
eth_pcap_tx_dumper(186,5394
eth_pcap_tx(225,6398
eth_dev_start(254,6971
eth_dev_stop(266,7280
eth_dev_configure(286,7706
eth_dev_info(292,7790
eth_stats_get(307,8275
eth_stats_reset(335,9131
eth_dev_close(348,9469
eth_queue_release(353,9538
eth_link_update(358,9594
eth_rx_queue_setup(365,9712
eth_tx_queue_setup(380,10165
static struct eth_dev_ops ops 392,10509
open_rx_pcap(412,11092
open_tx_pcap(435,11632
open_iface_live(470,12526
open_rx_tx_iface(485,12873
open_rx_iface(499,13150
open_tx_iface(519,13541
rte_pmd_init_internals(537,13871
rte_eth_from_pcaps_n_dumpers(620,16054
rte_eth_from_pcaps(655,16935
rte_pmd_pcap_devinit(691,17791
static struct rte_driver pmd_pcap_drv 771,19858

lib/librte_net/rte_icmp.h,277
#define _RTE_ICMP_H_68,3618
struct icmp_hdr 85,3769
	uint8_t  icmp_type;86,3787
	uint8_t  icmp_code;87,3834
	uint16_t icmp_cksum;88,3881
	uint16_t icmp_ident;89,3932
	uint16_t icmp_seq_nb;90,3985
#define IP_ICMP_ECHO_REPLY 94,4099
#define IP_ICMP_ECHO_REQUEST 95,4130

lib/librte_net/rte_sctp.h,158
#define _RTE_SCTP_H_77,3739
struct sctp_hdr 88,3845
	uint16_t src_port;89,3863
	uint16_t dst_port;90,3904
	uint32_t tag;91,3945
	uint32_t cksum;92,3989

lib/librte_net/rte_udp.h,168
#define _RTE_UDP_H_71,3693
struct udp_hdr 88,3841
	uint16_t src_port;89,3858
	uint16_t dst_port;90,3906
	uint16_t dgram_len;91,3959
	uint16_t dgram_cksum;92,4010

lib/librte_net/rte_arp.h,635
#define _RTE_ARP_H_33,1639
struct arp_ipv4 50,1801
	uint8_t  arp_sha[arp_sha51,1819
	uint8_t  arp_sip[arp_sip52,1871
	uint8_t  arp_tha[arp_tha53,1917
	uint8_t  arp_tip[arp_tip54,1969
struct arp_hdr 60,2070
	uint16_t arp_hrd;61,2087
#define ARP_HRD_ETHER 62,2142
	uint16_t arp_pro;64,2206
	uint8_t  arp_hln;65,2261
	uint8_t  arp_pln;66,2316
	uint16_t arp_op;67,2371
#define	ARP_OP_REQUEST 68,2420
#define	ARP_OP_REPLY 69,2481
#define	ARP_OP_REVREQUEST 70,2544
#define	ARP_OP_REVREPLY 71,2612
#define	ARP_OP_INVREQUEST 72,2679
#define	ARP_OP_INVREPLY 73,2738
		struct arp_ipv4 arp_ip;76,2808
	} arp_data;77,2834

lib/librte_net/rte_tcp.h,299
#define _RTE_TCP_H_71,3693
struct tcp_hdr 88,3841
	uint16_t src_port;89,3858
	uint16_t dst_port;90,3904
	uint32_t sent_seq;91,3955
	uint32_t recv_ack;92,4009
	uint8_t  data_off;93,4079
	uint8_t  tcp_flags;94,4121
	uint16_t rx_win;95,4160
	uint16_t cksum;96,4213
	uint16_t tcp_urp;97,4256

lib/librte_net/rte_ip.h,4473
#define _RTE_IP_H_71,3692
struct ipv4_hdr 88,3839
	uint8_t  version_ihl;89,3857
	uint8_t  type_of_service;90,3915
	uint16_t total_length;91,3966
	uint16_t packet_id;92,4016
	uint16_t fragment_offset;93,4056
	uint8_t  time_to_live;94,4112
	uint8_t  next_proto_id;95,4158
	uint16_t hdr_checksum;96,4204
	uint32_t src_addr;97,4253
	uint32_t dst_addr;98,4297
#define IPv4(102,4405
#define	IPV4_HDR_DF_SHIFT	108,4583
#define	IPV4_HDR_MF_SHIFT	109,4612
#define	IPV4_HDR_FO_SHIFT	110,4641
#define	IPV4_HDR_DF_FLAG	112,4670
#define	IPV4_HDR_MF_FLAG	113,4720
#define	IPV4_HDR_OFFSET_MASK	115,4771
#define	IPV4_HDR_OFFSET_UNITS	117,4832
#define IPPROTO_IP 120,4886
#define IPPROTO_HOPOPTS 121,4937
#define IPPROTO_ICMP 122,4998
#define IPPROTO_IGMP 123,5061
#define IPPROTO_GGP 124,5119
#define IPPROTO_IPV4 125,5180
#define IPPROTO_TCP 126,5237
#define IPPROTO_ST 127,5279
#define IPPROTO_EGP 128,5336
#define IPPROTO_PIGP 129,5400
#define IPPROTO_RCCMON 130,5463
#define IPPROTO_NVPII 131,5520
#define IPPROTO_PUP 132,5580
#define IPPROTO_ARGUS 133,5622
#define IPPROTO_EMCON 134,5666
#define IPPROTO_XNET 135,5710
#define IPPROTO_CHAOS 136,5767
#define IPPROTO_UDP 137,5810
#define IPPROTO_MUX 138,5871
#define IPPROTO_MEAS 139,5922
#define IPPROTO_HMP 140,5987
#define IPPROTO_PRM 141,6041
#define IPPROTO_IDP 142,6104
#define IPPROTO_TRUNK1 143,6150
#define IPPROTO_TRUNK2 144,6196
#define IPPROTO_LEAF1 145,6242
#define IPPROTO_LEAF2 146,6287
#define IPPROTO_RDP 147,6332
#define IPPROTO_IRTP 148,6384
#define IPPROTO_TP 149,6443
#define IPPROTO_BLT 150,6507
#define IPPROTO_NSP 151,6564
#define IPPROTO_INP 152,6619
#define IPPROTO_SEP 153,6674
#define IPPROTO_3PC 154,6732
#define IPPROTO_IDPR 155,6790
#define IPPROTO_XTP 156,6855
#define IPPROTO_DDP 157,6897
#define IPPROTO_CMTP 158,6953
#define IPPROTO_TPXX 159,7017
#define IPPROTO_IL 160,7070
#define IPPROTO_IPV6 161,7130
#define IPPROTO_SDRP 162,7179
#define IPPROTO_ROUTING 163,7239
#define IPPROTO_FRAGMENT 164,7296
#define IPPROTO_IDRP 165,7359
#define IPPROTO_RSVP 166,7416
#define IPPROTO_GRE 167,7475
#define IPPROTO_MHRP 168,7536
#define IPPROTO_BHA 169,7594
#define IPPROTO_ESP 170,7636
#define IPPROTO_AH 171,7697
#define IPPROTO_INLSP 172,7751
#define IPPROTO_SWIPE 173,7815
#define IPPROTO_NHRP 174,7872
#define IPPROTO_ICMPV6 176,7954
#define IPPROTO_NONE 177,7998
#define IPPROTO_DSTOPTS 178,8055
#define IPPROTO_AHIP 179,8116
#define IPPROTO_CFTP 180,8181
#define IPPROTO_HELLO 181,8224
#define IPPROTO_SATEXPAK 182,8287
#define IPPROTO_KRYPTOLAN 183,8347
#define IPPROTO_RVD 184,8395
#define IPPROTO_IPPC 185,8453
#define IPPROTO_ADFS 186,8512
#define IPPROTO_SATMON 187,8569
#define IPPROTO_VISA 188,8625
#define IPPROTO_IPCV 189,8677
#define IPPROTO_CPNX 190,8735
#define IPPROTO_CPHB 191,8800
#define IPPROTO_WSN 192,8860
#define IPPROTO_PVP 193,8916
#define IPPROTO_BRSATMON 194,8976
#define IPPROTO_ND 195,9041
#define IPPROTO_WBMON 196,9106
#define IPPROTO_WBEXPAK 197,9164
#define IPPROTO_EON 198,9217
#define IPPROTO_VMTP 199,9264
#define IPPROTO_SVMTP 200,9307
#define IPPROTO_VINES 201,9357
#define IPPROTO_TTP 202,9408
#define IPPROTO_IGP 203,9450
#define IPPROTO_DGP 204,9499
#define IPPROTO_TCF 205,9562
#define IPPROTO_IGRP 206,9604
#define IPPROTO_OSPFIGP 207,9657
#define IPPROTO_SRPC 208,9703
#define IPPROTO_LARP 209,9761
#define IPPROTO_MTP 210,9825
#define IPPROTO_AX25 211,9883
#define IPPROTO_IPEIP 212,9934
#define IPPROTO_MICP 213,9994
#define IPPROTO_SCCSP 214,10055
#define IPPROTO_ETHERIP 215,10118
#define IPPROTO_ENCAP 216,10182
#define IPPROTO_APES 217,10241
#define IPPROTO_GMTP 218,10304
#define IPPROTO_IPCOMP 219,10347
#define IPPROTO_PIM 221,10447
#define IPPROTO_PGM 222,10512
#define IPPROTO_SCTP 223,10554
#define IPPROTO_DIVERT 226,10696
#define IPPROTO_RAW 227,10757
#define IPPROTO_MAX 228,10809
#define IPV4_ANY 233,10901
#define IPV4_LOOPBACK 234,10970
#define IPV4_BROADCAST 235,11041
#define IPV4_ALLHOSTS_GROUP 236,11112
#define IPV4_ALLRTRS_GROUP 237,11183
#define IPV4_MAX_LOCAL_GROUP 238,11254
#define IPV4_MIN_MCAST 243,11368
#define IPV4_MAX_MCAST 244,11459
#define IS_IPV4_MCAST(246,11551
struct ipv6_hdr 252,11695
	uint32_t vtc_flow;253,11713
	uint16_t payload_len;254,11785
	uint8_t  proto;255,11864
	uint8_t  hop_limits;256,11919
	uint8_t  src_addr[src_addr257,11963
	uint8_t  dst_addr[dst_addr258,12022

lib/librte_timer/rte_timer.h,906
#define _RTE_TIMER_H_35,1716
#define RTE_TIMER_STOP 74,3062
#define RTE_TIMER_PENDING 75,3123
#define RTE_TIMER_RUNNING 76,3186
#define RTE_TIMER_CONFIG 77,3256
#define RTE_TIMER_NO_OWNER 79,3327
enum rte_timer_type 84,3440
	SINGLE,85,3462
	PERIODICAL86,3471
union rte_timer_status 93,3628
		uint16_t state;95,3663
		int16_t owner;96,3722
	uint32_t u32;98,3784
struct rte_timer_debug_stats 105,3951
	uint64_t reset;106,3982
	uint64_t stop;107,4055
	uint64_t manage;108,4127
	uint64_t pending;109,4193
typedef void (rte_timer_cb_t)118,4336
#define MAX_SKIPLIST_DEPTH 120,4396
struct rte_timer125,4477
	uint64_t expire;127,4496
	struct rte_timer *sl_next[sl_next128,4552
	volatile union rte_timer_status status;129,4600
	uint64_t period;130,4666
	rte_timer_cb_t *f;f131,4735
	void *arg;arg132,4786
#define RTE_TIMER_INITIALIZER 140,4932
#define RTE_TIMER_INITIALIZER 152,5300

lib/librte_timer/rte_timer.c,913
struct priv_timer 58,2191
	struct rte_timer pending_head;59,2211
	rte_spinlock_t list_lock;60,2289
	int updated;64,2469
	unsigned curr_skiplist_depth;67,2532
	unsigned prev_lcore;69,2564
	struct rte_timer_debug_stats stats;73,2694
} __rte_cache_aligned;75,2738
static struct priv_timer priv_timer[priv_timer78,2803
#define __TIMER_STAT_ADD(82,2937
#define __TIMER_STAT_ADD(87,3088
rte_timer_subsystem_init(92,3180
rte_timer_init(107,3543
timer_set_config_state(122,3897
timer_set_running_state(162,4932
timer_get_skiplist_level(195,5802
timer_get_prev_entries(231,6876
timer_get_prev_entries_for_node(250,7380
timer_add(272,8050
timer_del(318,9548
__rte_timer_reset(358,11080
rte_timer_reset(411,12476
rte_timer_reset_sync(435,12993
rte_timer_stop(445,13291
rte_timer_stop_sync(479,14063
rte_timer_pending(487,14218
void rte_timer_manage(493,14374
void rte_timer_dump_stats(589,17348

lib/librte_lpm/rte_lpm.h,1194
#define _RTE_LPM_H_35,1714
#define RTE_LPM_NAMESIZE 56,2067
#define RTE_LPM_HEAP 61,2331
#define RTE_LPM_MEMZONE 66,2594
#define RTE_LPM_MAX_DEPTH 69,2687
#define RTE_LPM_TBL24_NUM_ENTRIES 72,2779
#define RTE_LPM_TBL8_GROUP_NUM_ENTRIES 75,2882
#define RTE_LPM_TBL8_NUM_GROUPS 78,2985
#define RTE_LPM_TBL8_NUM_ENTRIES 81,3077
#define RTE_LPM_RETURN_IF_TRUE(86,3276
#define RTE_LPM_RETURN_IF_TRUE(90,3391
#define RTE_LPM_VALID_EXT_ENTRY_BITMASK 94,3517
#define RTE_LPM_LOOKUP_SUCCESS 97,3615
struct rte_lpm_tbl24_entry 100,3703
		uint8_t next_hop;103,3803
		uint8_t tbl8_gindex;104,3823
	uint8_t valid 107,3897
	uint8_t ext_entry 108,3945
	uint8_t depth 109,3992
struct rte_lpm_tbl8_entry 113,4078
	uint8_t next_hop;114,4106
	uint8_t valid 116,4190
	uint8_t valid_group 117,4240
	uint8_t depth 118,4296
struct rte_lpm_rule 122,4378
	uint32_t ip;123,4400
	uint8_t  next_hop;124,4439
struct rte_lpm_rule_info 128,4544
	uint32_t used_rules;129,4571
	uint32_t first_rule;130,4620
struct rte_lpm 134,4727
	TAILQ_ENTRY(135,4744
#define rte_lpm_lookup_bulk(319,10240
rte_lpm_lookup_bulk_func(323,10364
#define	 RTE_LPM_MASKX4_RES	356,11242
rte_lpm_lookupx4(378,12063

lib/librte_lpm/rte_lpm6.c,1250
#define RTE_LPM6_TBL24_NUM_ENTRIES 59,2238
#define RTE_LPM6_TBL8_GROUP_NUM_ENTRIES 60,2290
#define RTE_LPM6_TBL8_MAX_NUM_GROUPS 61,2342
#define RTE_LPM6_VALID_EXT_ENTRY_BITMASK 63,2395
#define RTE_LPM6_LOOKUP_SUCCESS 64,2447
#define RTE_LPM6_TBL8_BITMASK 65,2499
#define ADD_FIRST_BYTE 67,2552
#define LOOKUP_FIRST_BYTE 68,2604
#define BYTE_SIZE 69,2656
#define BYTES2_SIZE 70,2708
#define lpm6_tbl8_gindex 72,2761
enum valid_flag 75,2848
	INVALID 76,2866
	VALID77,2880
struct rte_lpm6_tbl_entry 83,2996
	uint32_t next_hop:next_hop84,3024
	uint32_t depth	85,3094
	uint32_t valid 88,3154
	uint32_t valid_group 89,3205
	uint32_t ext_entry 90,3262
struct rte_lpm6_rule 94,3350
	uint8_t ip[ip95,3373
	uint8_t next_hop;96,3436
	uint8_t depth;97,3478
struct rte_lpm6 101,3541
	TAILQ_ENTRY(102,3559
rte_lpm6_create(147,4861
rte_lpm6_find_existing(224,6930
rte_lpm6_free(253,7520
rule_add(269,7897
expand_rule(311,9149
add_step(347,10121
rte_lpm6_add(479,13573
lookup_step(539,15175
rte_lpm6_lookup(570,16003
rte_lpm6_lookup_bulk_func(602,16802
rule_find(647,17894
rte_lpm6_is_rule_present(670,18439
rule_delete(702,19263
rte_lpm6_delete(716,19530
rte_lpm6_delete_bulk_func(774,20944
rte_lpm6_delete_all(835,22455

lib/librte_lpm/rte_lpm.c,666
#define MAX_DEPTH_TBL24 61,2297
enum valid_flag 63,2325
	INVALID 64,2343
	VALID65,2357
#define VERIFY_DEPTH(71,2472
#define VERIFY_DEPTH(77,2705
depth_to_mask(87,2917
depth_to_range(101,3261
rte_lpm_find_existing(119,3623
rte_lpm_create(147,4208
rte_lpm_free(210,5778
rule_add(231,6437
rule_delete(301,8494
rule_find(326,9166
tbl8_alloc(350,9818
tbl8_free(378,10606
add_depth_small(385,10779
add_depth_big(447,12239
rte_lpm_add(582,15633
rte_lpm_is_rule_present(626,16614
find_previous_rule(652,17187
delete_depth_small(673,17646
tbl8_recycle_check(776,20288
delete_depth_big(822,21563
rte_lpm_delete(904,23931
rte_lpm_delete_all(960,25490

lib/librte_lpm/rte_lpm6.h,254
#define _RTE_LPM6_H_34,1714
#define RTE_LPM6_MAX_DEPTH 46,1839
#define RTE_LPM6_IPV6_ADDR_SIZE 47,1884
#define RTE_LPM6_NAMESIZE 49,1974
struct rte_lpm6_config 55,2096
	uint32_t max_rules;56,2121
	uint32_t number_tbl8s;57,2176
	int flags;58,2239

x86_64-pktgen-linuxapp-gcc/build/lib/librte_eal/linuxapp/kni/rte_kni.mod.c,64
struct module __this_module7,124
__used18,399
__used175,5741

x86_64-pktgen-linuxapp-gcc/build/lib/librte_eal/linuxapp/igb_uio/igb_uio.mod.c,63
struct module __this_module7,124
__used18,399
__used65,2033

x86_64-pktgen-linuxapp-gcc/include/rte_config.h,5864
#define __RTE_CONFIG_H2,23
#define RTE_EXEC_ENV 3,46
#define RTE_EXEC_ENV_LINUXAPP 4,78
#undef RTE_FORCE_INTRINSICS5,110
#undef RTE_BUILD_SHARED_LIB6,138
#undef RTE_BUILD_COMBINE_LIBS7,166
#define RTE_LIBNAME 8,196
#undef RTE_LIBC9,229
#undef RTE_LIBC_NEWLIB_SRC10,245
#undef RTE_LIBC_NEWLIB_BIN11,272
#undef RTE_LIBC_NETINCS12,299
#undef RTE_LIBGLOSS13,323
#define RTE_LIBRTE_EAL 14,343
#define RTE_MAX_LCORE 15,368
#define RTE_MAX_NUMA_NODES 16,393
#define RTE_MAX_MEMSEG 17,422
#define RTE_MAX_MEMZONE 18,449
#define RTE_MAX_TAILQ 19,478
#define RTE_LOG_LEVEL 20,503
#define RTE_LOG_HISTORY 21,527
#undef RTE_LIBEAL_USE_HPET22,555
#undef RTE_EAL_ALLOW_INV_SOCKET_ID23,582
#undef RTE_EAL_ALWAYS_PANIC_ON_ERROR24,617
#define RTE_EAL_IGB_UIO 25,654
#define RTE_EAL_VFIO 26,680
#undef RTE_PCI_CONFIG27,703
#define RTE_PCI_EXTENDED_TAG 28,725
#define RTE_PCI_MAX_READ_REQUEST_SIZE 29,757
#define RTE_LIBRTE_EAL_LINUXAPP 30,797
#undef RTE_LIBRTE_EAL_BAREMETAL31,831
#define RTE_LIBRTE_EAL_VMWARE_TSC_MAP_SUPPORT 32,863
#define RTE_LIBRTE_KVARGS 33,911
#define RTE_LIBRTE_ETHER 34,939
#undef RTE_LIBRTE_ETHDEV_DEBUG35,966
#define RTE_MAX_ETHPORTS 36,997
#undef RTE_LIBRTE_IEEE158837,1025
#define RTE_ETHDEV_QUEUE_STAT_CNTRS 38,1052
#undef RTE_NIC_BYPASS39,1091
#define RTE_LIBRTE_EM_PMD 40,1113
#define RTE_LIBRTE_IGB_PMD 41,1141
#undef RTE_LIBRTE_E1000_DEBUG_INIT42,1170
#undef RTE_LIBRTE_E1000_DEBUG_RX43,1205
#undef RTE_LIBRTE_E1000_DEBUG_TX44,1238
#undef RTE_LIBRTE_E1000_DEBUG_TX_FREE45,1271
#undef RTE_LIBRTE_E1000_DEBUG_DRIVER46,1309
#undef RTE_LIBRTE_E1000_PF_DISABLE_STRIP_CRC47,1346
#define RTE_LIBRTE_IXGBE_PMD 48,1391
#undef RTE_LIBRTE_IXGBE_DEBUG_INIT49,1422
#undef RTE_LIBRTE_IXGBE_DEBUG_RX50,1457
#undef RTE_LIBRTE_IXGBE_DEBUG_TX51,1490
#undef RTE_LIBRTE_IXGBE_DEBUG_TX_FREE52,1523
#undef RTE_LIBRTE_IXGBE_DEBUG_DRIVER53,1561
#undef RTE_LIBRTE_IXGBE_PF_DISABLE_STRIP_CRC54,1598
#define RTE_LIBRTE_IXGBE_RX_ALLOW_BULK_ALLOC 55,1643
#undef RTE_LIBRTE_IXGBE_ALLOW_UNSUPPORTED_SFP56,1690
#define RTE_IXGBE_INC_VECTOR 57,1736
#define RTE_IXGBE_RX_OLFLAGS_ENABLE 58,1767
#define RTE_LIBRTE_I40E_PMD 59,1805
#undef RTE_LIBRTE_I40E_DEBUG_INIT60,1835
#undef RTE_LIBRTE_I40E_DEBUG_RX61,1869
#undef RTE_LIBRTE_I40E_DEBUG_TX62,1901
#undef RTE_LIBRTE_I40E_DEBUG_TX_FREE63,1933
#undef RTE_LIBRTE_I40E_DEBUG_DRIVER64,1970
#undef RTE_LIBRTE_I40E_PF_DISABLE_STRIP_CRC65,2006
#define RTE_LIBRTE_I40E_RX_ALLOW_BULK_ALLOC 66,2050
#undef RTE_LIBRTE_I40E_ALLOW_UNSUPPORTED_SFP67,2096
#undef RTE_LIBRTE_I40E_16BYTE_RX_DESC68,2141
#define RTE_LIBRTE_I40E_QUEUE_NUM_PER_VF 69,2179
#define RTE_LIBRTE_I40E_ITR_INTERVAL 70,2222
#define RTE_LIBRTE_VIRTIO_PMD 71,2262
#undef RTE_LIBRTE_VIRTIO_DEBUG_INIT72,2294
#undef RTE_LIBRTE_VIRTIO_DEBUG_RX73,2330
#undef RTE_LIBRTE_VIRTIO_DEBUG_TX74,2364
#undef RTE_LIBRTE_VIRTIO_DEBUG_DRIVER75,2398
#undef RTE_LIBRTE_VIRTIO_DEBUG_DUMP76,2436
#define RTE_LIBRTE_VMXNET3_PMD 77,2472
#undef RTE_LIBRTE_VMXNET3_DEBUG_INIT78,2505
#undef RTE_LIBRTE_VMXNET3_DEBUG_RX79,2542
#undef RTE_LIBRTE_VMXNET3_DEBUG_TX80,2577
#undef RTE_LIBRTE_VMXNET3_DEBUG_TX_FREE81,2612
#undef RTE_LIBRTE_VMXNET3_DEBUG_DRIVER82,2652
#define RTE_LIBRTE_PMD_RING 83,2691
#define RTE_PMD_RING_MAX_RX_RINGS 84,2721
#define RTE_PMD_RING_MAX_TX_RINGS 85,2758
#undef RTE_LIBRTE_PMD_PCAP86,2795
#define RTE_LIBRTE_PMD_BOND 87,2822
#undef RTE_LIBRTE_PMD_XENVIRT88,2852
#define RTE_PMD_PACKET_PREFETCH 89,2882
#define RTE_LIBRTE_RING 90,2916
#undef RTE_LIBRTE_RING_DEBUG91,2942
#undef RTE_RING_SPLIT_PROD_CONS92,2971
#define RTE_LIBRTE_MEMPOOL 93,3003
#define RTE_MEMPOOL_CACHE_MAX_SIZE 94,3032
#undef RTE_LIBRTE_MEMPOOL_DEBUG95,3071
#define RTE_LIBRTE_MBUF 96,3103
#undef RTE_LIBRTE_MBUF_DEBUG97,3129
#define RTE_MBUF_SCATTER_GATHER 98,3158
#define RTE_MBUF_REFCNT_ATOMIC 99,3192
#define RTE_PKTMBUF_HEADROOM 100,3225
#define RTE_LIBRTE_TIMER 101,3258
#undef RTE_LIBRTE_TIMER_DEBUG102,3285
#define RTE_LIBRTE_MALLOC 103,3315
#undef RTE_LIBRTE_MALLOC_DEBUG104,3343
#define RTE_MALLOC_MEMZONE_SIZE 105,3374
#define RTE_LIBRTE_CFGFILE 106,3410
#define RTE_LIBRTE_CMDLINE 107,3439
#undef RTE_LIBRTE_CMDLINE_DEBUG108,3468
#define RTE_LIBRTE_HASH 109,3500
#undef RTE_LIBRTE_HASH_DEBUG110,3526
#define RTE_LIBRTE_LPM 111,3555
#undef RTE_LIBRTE_LPM_DEBUG112,3580
#define RTE_LIBRTE_ACL 113,3608
#undef RTE_LIBRTE_ACL_DEBUG114,3633
#undef RTE_LIBRTE_ACL_STANDALONE115,3661
#define RTE_LIBRTE_POWER 116,3694
#undef RTE_LIBRTE_POWER_DEBUG117,3721
#define RTE_MAX_LCORE_FREQS 118,3751
#define RTE_LIBRTE_NET 119,3782
#define RTE_LIBRTE_IP_FRAG 120,3807
#undef RTE_LIBRTE_IP_FRAG_DEBUG121,3836
#define RTE_LIBRTE_IP_FRAG_MAX_FRAG 122,3868
#undef RTE_LIBRTE_IP_FRAG_TBL_STAT123,3906
#define RTE_LIBRTE_METER 124,3941
#define RTE_LIBRTE_SCHED 125,3968
#undef RTE_SCHED_RED126,3995
#undef RTE_SCHED_COLLECT_STATS127,4016
#undef RTE_SCHED_SUBPORT_TC_OV128,4047
#define RTE_SCHED_PORT_N_GRINDERS 129,4078
#define RTE_LIBRTE_DISTRIBUTOR 130,4114
#define RTE_LIBRTE_PORT 131,4147
#define RTE_LIBRTE_TABLE 132,4173
#define RTE_LIBRTE_PIPELINE 133,4200
#define RTE_LIBRTE_KNI 134,4230
#undef RTE_KNI_KO_DEBUG135,4255
#undef RTE_KNI_VHOST136,4279
#define RTE_KNI_VHOST_MAX_CACHE_SIZE 137,4300
#undef RTE_KNI_VHOST_VNET_HDR_EN138,4342
#undef RTE_KNI_VHOST_DEBUG_RX139,4375
#undef RTE_KNI_VHOST_DEBUG_TX140,4405
#undef RTE_LIBRTE_XEN_DOM0141,4435
#undef RTE_INSECURE_FUNCTION_WARNING142,4462
#define RTE_APP_TEST 143,4499
#define RTE_TEST_PMD 144,4522
#undef RTE_TEST_PMD_RECORD_CORE_CYCLES145,4545
#undef RTE_TEST_PMD_RECORD_BURST_STATS146,4584
#define RTE_MACHINE 147,4623
#define RTE_ARCH 148,4652
#define RTE_ARCH_X86_64 149,4678
#define RTE_TOOLCHAIN 150,4704
#define RTE_TOOLCHAIN_GCC 151,4732
#define WR_PKTGEN 152,4760
#undef INCLUDE_PING6153,4780

examples/ip_reassembly/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/ip_reassembly/main.c,3741
#define MAX_PKT_BURST 84,2758
#define RTE_LOGTYPE_IP_RSMBL 87,2785
#define MAX_JUMBO_PKT_LEN 89,2833
#define	BUF_SIZE	91,2866
#define MBUF_SIZE	92,2888
#define NB_MBUF 95,2970
#define JUMBO_FRAME_MAX_SIZE	98,3027
#define	MAX_FLOW_NUM	100,3064
#define	MIN_FLOW_NUM	101,3096
#define	DEF_FLOW_NUM	102,3119
#define	MAX_FLOW_TTL	105,3177
#define	MIN_FLOW_TTL	106,3216
#define	DEF_FLOW_TTL	107,3239
#define MAX_FRAG_NUM 109,3270
#define	IP_FRAG_TBL_BUCKET_ENTRIES	112,3350
static uint32_t max_flow_num 114,3389
static uint32_t max_flow_ttl 115,3434
#define RX_PTHRESH 123,3735
#define RX_HTHRESH 124,3809
#define RX_WTHRESH 125,3879
#define TX_PTHRESH 132,4163
#define TX_HTHRESH 133,4238
#define TX_WTHRESH 134,4309
#define BURST_TX_DRAIN_US 136,4387
#define NB_SOCKETS 138,4446
#define PREFETCH_OFFSET	141,4541
#define RTE_TEST_RX_DESC_DEFAULT 146,4624
#define RTE_TEST_TX_DESC_DEFAULT 147,4661
static uint16_t nb_rxd 149,4699
static uint16_t nb_txd 150,4750
static struct ether_addr ports_eth_addr[ports_eth_addr153,4836
#define IPv4_BYTES_FMT 156,4915
#define IPv4_BYTES(157,4981
#define IPv6_BYTES_FMT 165,5176
#define IPv6_BYTES(167,5300
#define IPV6_ADDR_LEN 174,5497
static uint32_t enabled_port_mask 177,5551
static int rx_queue_per_lcore 179,5591
struct mbuf_table 181,5627
	uint32_t len;182,5647
	uint32_t head;183,5662
	uint32_t tail;184,5678
	struct rte_mbuf *m_table[m_table185,5694
struct rx_queue 188,5728
	struct rte_ip_frag_tbl *frag_tbl;frag_tbl189,5746
	struct rte_mempool *pool;pool190,5781
	struct rte_lpm *lpm;lpm191,5808
	struct rte_lpm6 *lpm6;lpm6192,5830
	uint8_t portid;193,5854
struct tx_lcore_stat 196,5875
	uint64_t call;197,5898
	uint64_t drop;198,5914
	uint64_t queue;199,5930
	uint64_t send;200,5947
#define MAX_RX_QUEUE_PER_LCORE 203,5967
#define MAX_TX_QUEUE_PER_PORT 204,6001
#define MAX_RX_QUEUE_PER_PORT 205,6034
struct lcore_queue_conf 207,6069
	uint16_t n_rx_queue;208,6095
	struct rx_queue rx_queue_list[rx_queue_list209,6117
	uint16_t tx_queue_id[tx_queue_id210,6173
	struct rte_ip_frag_death_row death_row;211,6214
	struct mbuf_table *tx_mbufs[tx_mbufs212,6255
	struct tx_lcore_stat tx_stat;213,6303
} __rte_cache_aligned;214,6334
static struct lcore_queue_conf lcore_queue_conf[lcore_queue_conf215,6357
static struct rte_eth_conf port_conf 217,6422
static const struct rte_eth_rxconf rx_conf 239,7004
static const struct rte_eth_txconf tx_conf 248,7173
struct l3fwd_ipv4_route 262,7470
	uint32_t ip;263,7496
	uint8_t  depth;264,7510
	uint8_t  if_out;265,7527
struct l3fwd_ipv4_route l3fwd_ipv4_route_array[l3fwd_ipv4_route_array268,7549
struct l3fwd_ipv6_route 283,7871
	uint8_t ip[ip284,7897
	uint8_t depth;285,7925
	uint8_t if_out;286,7941
static struct l3fwd_ipv6_route l3fwd_ipv6_route_array[l3fwd_ipv6_route_array289,7962
#define LPM_MAX_RULES 300,8386
#define LPM6_MAX_RULES 301,8421
#define LPM6_NUMBER_TBL8S 302,8457
struct rte_lpm6_config lpm6_config 304,8494
static struct rte_lpm *socket_lpm[socket_lpm310,8618
static struct rte_lpm6 *socket_lpm6[socket_lpm6311,8673
#define TX_LCORE_STAT_UPDATE(314,8766
#define TX_LCORE_STAT_UPDATE(316,8828
send_burst(324,9066
send_single_packet(354,9749
reassemble(384,10393
main_loop(494,13313
print_usage(583,15398
parse_flow_num(598,15859
parse_flow_ttl(617,16179
parse_portmask(646,16738
parse_nqueue(663,17014
parse_args(684,17416
print_ethaddr(769,19089
check_all_ports_link_status(782,19463
#define CHECK_INTERVAL 784,19531
#define MAX_CHECK_TIME 785,19570
init_routing_table(836,20891
setup_port_tbl(896,22421
setup_queue_tbl(921,22966
init_mem(971,24444
queue_dump_stat(1020,25604
signal_handler(1050,26369
MAIN(1058,26506

examples/l3fwd-acl/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/l3fwd-acl/main.c,6132
#define DO_RFC_1812_CHECKS78,2643
#define RTE_LOGTYPE_L3FWD 80,2671
#define MAX_JUMBO_PKT_LEN 82,2716
#define MEMPOOL_CACHE_SIZE 84,2749
#define MBUF_SIZE 86,2781
#define NB_MBUF	96,3152
#define RX_PTHRESH 109,3641
#define RX_HTHRESH 110,3715
#define RX_WTHRESH 111,3785
#define TX_PTHRESH 118,4069
#define TX_HTHRESH 119,4144
#define TX_WTHRESH 120,4215
#define MAX_PKT_BURST 122,4293
#define BURST_TX_DRAIN_US 123,4318
#define NB_SOCKETS 125,4377
#define PREFETCH_OFFSET	128,4472
#define RTE_TEST_RX_DESC_DEFAULT 133,4555
#define RTE_TEST_TX_DESC_DEFAULT 134,4592
static uint16_t nb_rxd 135,4629
static uint16_t nb_txd 136,4680
static struct ether_addr ports_eth_addr[ports_eth_addr139,4766
static uint32_t enabled_port_mask;142,4854
static int promiscuous_on;143,4889
static int numa_on 144,4970
struct mbuf_table 146,5031
	uint16_t len;147,5051
	struct rte_mbuf *m_table[m_table148,5066
struct lcore_rx_queue 151,5112
	uint8_t port_id;152,5136
	uint8_t queue_id;153,5154
} __rte_cache_aligned;154,5173
#define MAX_RX_QUEUE_PER_LCORE 156,5197
#define MAX_TX_QUEUE_PER_PORT 157,5231
#define MAX_RX_QUEUE_PER_PORT 158,5278
#define MAX_LCORE_PARAMS 160,5313
struct lcore_params 161,5343
	uint8_t port_id;162,5365
	uint8_t queue_id;163,5383
	uint8_t lcore_id;164,5402
} __rte_cache_aligned;165,5421
static struct lcore_params lcore_params_array[lcore_params_array167,5445
static struct lcore_params lcore_params_array_default[lcore_params_array_default168,5510
static struct lcore_params *lcore_params lcore_params180,5682
static uint16_t nb_lcore_params 181,5753
static struct rte_eth_conf port_conf 184,5868
static const struct rte_eth_rxconf rx_conf 210,6604
static const struct rte_eth_txconf tx_conf 219,6773
static struct rte_mempool *pktmbuf_pool[pktmbuf_pool230,7038
#define MAX_ACL_RULE_NUM	240,7349
#define DEFAULT_MAX_CATEGORIES	241,7381
#define L3FWD_ACL_IPV4_NAME	242,7414
#define L3FWD_ACL_IPV6_NAME	243,7459
#define ACL_LEAD_CHAR	244,7504
#define ROUTE_LEAD_CHAR	245,7533
#define COMMENT_LEAD_CHAR	246,7564
#define OPTION_CONFIG	247,7596
#define OPTION_NONUMA	248,7628
#define OPTION_ENBJMO	249,7661
#define OPTION_RULE_IPV4	250,7699
#define OPTION_RULE_IPV6	251,7736
#define OPTION_SCALAR	252,7773
#define ACL_DENY_SIGNATURE	253,7805
#define RTE_LOGTYPE_L3FWDACL	254,7843
#define acl_log(255,7890
#define uint32_t_to_char(256,7965
#define OFF_ETHHEAD	262,8186
#define OFF_IPV42PROTO 263,8233
#define OFF_IPV62PROTO 264,8299
#define MBUF_IPV4_2PROTO(265,8357
#define MBUF_IPV6_2PROTO(267,8454
#define GET_CB_FIELD(270,8552
#define CLASSIFY(281,9091
#define ACL_RULE_PRIORITY_MAX 298,9774
#define FWD_PORT_SHIFT 305,9979
	PROTO_FIELD_IPV4,312,10059
	SRC_FIELD_IPV4,313,10078
	DST_FIELD_IPV4,314,10095
	SRCP_FIELD_IPV4,315,10112
	DSTP_FIELD_IPV4,316,10130
	NUM_FIELDS_IPV4317,10148
struct rte_acl_field_def ipv4_defs[ipv4_defs320,10169
#define	IPV6_ADDR_LEN	363,11346
#define	IPV6_ADDR_U16	364,11371
#define	IPV6_ADDR_U32	365,11428
	PROTO_FIELD_IPV6,368,11493
	SRC1_FIELD_IPV6,369,11512
	SRC2_FIELD_IPV6,370,11530
	SRC3_FIELD_IPV6,371,11548
	SRC4_FIELD_IPV6,372,11566
	DST1_FIELD_IPV6,373,11584
	DST2_FIELD_IPV6,374,11602
	DST3_FIELD_IPV6,375,11620
	DST4_FIELD_IPV6,376,11638
	SRCP_FIELD_IPV6,377,11656
	DSTP_FIELD_IPV6,378,11674
	NUM_FIELDS_IPV6379,11692
struct rte_acl_field_def ipv6_defs[ipv6_defs382,11713
	CB_FLD_SRC_ADDR,473,14315
	CB_FLD_DST_ADDR,474,14333
	CB_FLD_SRC_PORT_LOW,475,14351
	CB_FLD_SRC_PORT_DLM,476,14373
	CB_FLD_SRC_PORT_HIGH,477,14395
	CB_FLD_DST_PORT_LOW,478,14418
	CB_FLD_DST_PORT_DLM,479,14440
	CB_FLD_DST_PORT_HIGH,480,14462
	CB_FLD_PROTO,481,14485
	CB_FLD_USERDATA,482,14500
	CB_FLD_NUM,483,14518
struct acl_search_t 489,14634
	const uint8_t *data_ipv4[data_ipv4490,14656
	struct rte_mbuf *m_ipv4[m_ipv4491,14698
	uint32_t res_ipv4[res_ipv4492,14739
	int num_ipv4;493,14774
	const uint8_t *data_ipv6[data_ipv6495,14790
	struct rte_mbuf *m_ipv6[m_ipv6496,14832
	uint32_t res_ipv6[res_ipv6497,14873
	int num_ipv6;498,14908
	char mapped[mapped502,14943
	struct rte_acl_ctx *acx_ipv4[acx_ipv4503,14969
	struct rte_acl_ctx *acx_ipv6[acx_ipv6504,15012
	struct acl4_rule *rule_ipv4;rule_ipv4506,15077
	struct acl6_rule *rule_ipv6;rule_ipv6507,15107
} acl_config;509,15144
	const char *rule_ipv4_name;rule_ipv4_name512,15174
	const char *rule_ipv6_name;rule_ipv6_name513,15203
	int scalar;514,15232
} parm_config;515,15245
const char cb_port_delim[cb_port_delim517,15261
print_one_ipv4_rule(520,15315
print_one_ipv6_rule(547,16198
is_bypass_line(601,18131
dump_acl4_rule(619,18388
dump_acl6_rule(643,19147
dump_ipv4_rules(673,20013
dump_ipv6_rules(685,20224
prepare_one_packet(698,20461
prepare_one_packet(741,21522
prepare_acl_parameter(768,22168
send_one_packet(794,22740
send_packets(817,23205
parse_ipv6_addr(843,23809
parse_ipv6_net(868,24503
parse_cb_ipv6_rule(898,25090
parse_ipv4_net(978,27239
parse_cb_ipv4vlan_rule(995,27628
add_rules(1068,29575
dump_acl_config(1173,32108
check_acl_config(1182,32354
setup_acl(1196,32641
app_acl_init(1241,33978
struct lcore_conf 1330,36491
	uint16_t n_rx_queue;1331,36511
	struct lcore_rx_queue rx_queue_list[rx_queue_list1332,36533
	uint16_t tx_queue_id[tx_queue_id1333,36595
	struct mbuf_table tx_mbufs[tx_mbufs1334,36636
} __rte_cache_aligned;1335,36683
static struct lcore_conf lcore_conf[lcore_conf1337,36707
send_burst(1341,36829
send_single_packet(1362,37296
is_valid_ipv4_pkt(1387,37777
main_loop(1428,38870
check_lcore_params(1534,41305
check_port_config(1563,41947
get_port_n_rx_queues(1584,42368
init_lcore_rx_queues(1598,42644
print_usage(1623,43281
parse_max_pkt_len(1651,44355
parse_portmask(1668,44628
parse_config(1685,44904
	enum fieldnames 1690,44993
		FLD_PORT 1691,45012
		FLD_QUEUE,1692,45028
		FLD_LCORE,1693,45041
		_NUM_FLD1694,45054
parse_args(1741,46176
print_ethaddr(1864,48757
init_mem(1876,49052
check_all_ports_link_status(1919,50114
#define CHECK_INTERVAL 1921,50182
#define MAX_CHECK_TIME 1922,50221
MAIN(1973,51533

examples/l2fwd/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/l2fwd/main.c,2063
#define RTE_LOGTYPE_L2FWD 75,2568
#define MBUF_SIZE 77,2613
#define NB_MBUF 78,2687
#define RX_PTHRESH 86,2966
#define RX_HTHRESH 87,3040
#define RX_WTHRESH 88,3110
#define TX_PTHRESH 95,3394
#define TX_HTHRESH 96,3469
#define TX_WTHRESH 97,3540
#define MAX_PKT_BURST 99,3618
#define BURST_TX_DRAIN_US 100,3643
#define RTE_TEST_RX_DESC_DEFAULT 105,3758
#define RTE_TEST_TX_DESC_DEFAULT 106,3795
static uint16_t nb_rxd 107,3832
static uint16_t nb_txd 108,3883
static struct ether_addr l2fwd_ports_eth_addr[l2fwd_ports_eth_addr111,3969
static uint32_t l2fwd_enabled_port_mask 114,4063
static uint32_t l2fwd_dst_ports[l2fwd_dst_ports117,4137
static unsigned int l2fwd_rx_queue_per_lcore 119,4189
struct mbuf_table 121,4240
	unsigned len;122,4260
	struct rte_mbuf *m_table[m_table123,4275
#define MAX_RX_QUEUE_PER_LCORE 126,4321
#define MAX_TX_QUEUE_PER_PORT 127,4355
struct lcore_queue_conf 128,4388
	unsigned n_rx_port;129,4414
	unsigned rx_port_list[rx_port_list130,4435
	struct mbuf_table tx_mbufs[tx_mbufs131,4483
} __rte_cache_aligned;133,4531
struct lcore_queue_conf lcore_queue_conf[lcore_queue_conf134,4554
static const struct rte_eth_conf port_conf 136,4612
static const struct rte_eth_rxconf rx_conf 150,5033
static const struct rte_eth_txconf tx_conf 158,5179
struct rte_mempool * l2fwd_pktmbuf_pool 173,5592
struct l2fwd_port_statistics 176,5674
	uint64_t tx;177,5705
	uint64_t rx;178,5719
	uint64_t dropped;179,5733
} __rte_cache_aligned;180,5752
struct l2fwd_port_statistics port_statistics[port_statistics181,5775
#define TIMER_MILLISECOND 184,5911
#define MAX_TIMER_PERIOD 185,5974
static int64_t timer_period 186,6021
print_stats(190,6176
l2fwd_send_burst(236,7631
l2fwd_main_loop(302,9326
l2fwd_launch_one_lcore(393,11339
l2fwd_usage(401,11467
l2fwd_parse_portmask(411,11840
l2fwd_parse_nqueue(428,12131
l2fwd_parse_timer_period(446,12441
l2fwd_parse_args(463,12782
check_all_ports_link_status(530,14093
#define CHECK_INTERVAL 532,14161
#define MAX_CHECK_TIME 533,14200
MAIN(584,15512

examples/l3fwd-vf/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/l3fwd-vf/main.c,3979
#define APP_LOOKUP_EXACT_MATCH 78,2642
#define APP_LOOKUP_LPM 79,2684
#define DO_RFC_1812_CHECKS80,2726
#define APP_LOOKUP_METHOD 84,2843
#define RTE_LOGTYPE_L3FWD 95,3105
#define MEMPOOL_CACHE_SIZE 97,3150
#define MBUF_SIZE 99,3182
#define NB_MBUF 107,3549
#define RX_PTHRESH 120,4089
#define RX_HTHRESH 121,4163
#define RX_WTHRESH 122,4233
#define TX_PTHRESH 129,4517
#define TX_HTHRESH 130,4592
#define TX_WTHRESH 131,4663
#define MAX_PKT_BURST 133,4741
#define BURST_TX_DRAIN_US 134,4766
#define NB_SOCKETS 136,4825
#define SOCKET0 138,4847
#define PREFETCH_OFFSET	141,4939
#define RTE_TEST_RX_DESC_DEFAULT 146,5022
#define RTE_TEST_TX_DESC_DEFAULT 147,5059
static uint16_t nb_rxd 148,5096
static uint16_t nb_txd 149,5147
static struct ether_addr ports_eth_addr[ports_eth_addr152,5233
static uint32_t enabled_port_mask 155,5321
static int numa_on 156,5360
struct mbuf_table 158,5421
	uint16_t len;159,5441
	struct rte_mbuf *m_table[m_table160,5456
struct lcore_rx_queue 163,5502
	uint8_t port_id;164,5526
	uint8_t queue_id;165,5544
} __rte_cache_aligned;166,5563
#define MAX_RX_QUEUE_PER_LCORE 168,5587
#define MAX_TX_QUEUE_PER_PORT 169,5621
#define MAX_RX_QUEUE_PER_PORT 170,5653
#define MAX_LCORE_PARAMS 172,5686
struct lcore_params 173,5716
	uint8_t port_id;174,5738
	uint8_t queue_id;175,5756
	uint8_t lcore_id;176,5775
} __rte_cache_aligned;177,5794
static struct lcore_params lcore_params_array[lcore_params_array179,5818
static struct lcore_params lcore_params_array_default[lcore_params_array_default180,5883
static struct lcore_params * lcore_params 192,6055
static uint16_t nb_lcore_params 193,6127
static struct rte_eth_conf port_conf 196,6242
static const struct rte_eth_rxconf rx_conf 218,6807
static const struct rte_eth_txconf tx_conf 227,6976
static struct rte_mempool * pktmbuf_pool[pktmbuf_pool242,7401
#define DEFAULT_HASH_FUNC 249,7568
#define DEFAULT_HASH_FUNC 252,7642
struct ipv4_5tuple 255,7692
	uint32_t ip_dst;256,7713
	uint32_t ip_src;257,7731
	uint16_t port_dst;258,7749
	uint16_t port_src;259,7769
	uint8_t proto;260,7789
struct l3fwd_route 263,7837
	struct ipv4_5tuple key;264,7858
	uint8_t if_out;265,7883
static struct l3fwd_route l3fwd_route_array[l3fwd_route_array268,7904
typedef struct rte_hash lookup_struct_t;275,8222
static lookup_struct_t *l3fwd_lookup_struct[l3fwd_lookup_struct276,8263
#define L3FWD_HASH_ENTRIES	278,8321
struct rte_hash_parameters l3fwd_hash_params 279,8353
#define L3FWD_NUM_ROUTES 289,8607
static uint8_t l3fwd_out_if[L3FWD_HASH_ENTRIES] __rte_cache_aligned;292,8695
struct l3fwd_route 296,8814
	uint32_t ip;297,8835
	uint8_t  depth;298,8849
	uint8_t  if_out;299,8866
static struct l3fwd_route l3fwd_route_array[l3fwd_route_array302,8888
#define L3FWD_NUM_ROUTES 313,9142
#define L3FWD_LPM_MAX_RULES 316,9230
typedef struct rte_lpm lookup_struct_t;318,9268
static lookup_struct_t *l3fwd_lookup_struct[l3fwd_lookup_struct319,9308
struct lcore_conf 322,9373
	uint16_t n_rx_queue;323,9393
	struct lcore_rx_queue rx_queue_list[rx_queue_list324,9415
	uint16_t tx_queue_id;325,9477
	struct mbuf_table tx_mbufs[tx_mbufs326,9500
	lookup_struct_t * lookup_struct;327,9547
} __rte_cache_aligned;328,9581
static struct lcore_conf lcore_conf[lcore_conf330,9605
send_burst(334,9727
send_single_packet(355,10188
is_valid_ipv4_pkt(380,10669
print_key(421,11786
get_dst_port(428,12023
get_dst_port(467,13096
l3fwd_simple_forward(478,13381
main_loop(521,14498
check_lcore_params(608,16710
check_port_config(635,17334
get_port_n_rx_queues(655,17754
init_lcore_rx_queues(668,18026
print_usage(693,18663
signal_handler(705,19063
parse_portmask(722,19469
parse_config(739,19745
	enum fieldnames 744,19834
		FLD_PORT 745,19853
		FLD_QUEUE,746,19869
		FLD_LCORE,747,19882
		_NUM_FLD748,19895
parse_args(791,20999
print_ethaddr(851,22070
setup_hash(864,22417
setup_lpm(896,23313
init_mem(932,24216
MAIN(979,25399

examples/link_status_interrupt/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/link_status_interrupt/main.c,2177
#define RTE_LOGTYPE_LSI 76,2588
#define MBUF_SIZE 78,2631
#define NB_MBUF 79,2705
#define RX_PTHRESH 87,2984
#define RX_HTHRESH 88,3058
#define RX_WTHRESH 89,3128
#define TX_PTHRESH 96,3412
#define TX_HTHRESH 97,3487
#define TX_WTHRESH 98,3558
#define MAX_PKT_BURST 100,3636
#define BURST_TX_DRAIN_US 101,3661
#define RTE_TEST_RX_DESC_DEFAULT 106,3776
#define RTE_TEST_TX_DESC_DEFAULT 107,3813
static uint16_t nb_rxd 108,3850
static uint16_t nb_txd 109,3901
static struct ether_addr lsi_ports_eth_addr[lsi_ports_eth_addr112,3987
static uint32_t lsi_enabled_port_mask 115,4079
static unsigned int lsi_rx_queue_per_lcore 117,4123
static unsigned lsi_dst_ports[lsi_dst_ports120,4213
#define MAX_PKT_BURST 122,4269
struct mbuf_table 123,4294
	unsigned len;124,4314
	struct rte_mbuf *m_table[m_table125,4329
#define MAX_RX_QUEUE_PER_LCORE 128,4375
#define MAX_TX_QUEUE_PER_PORT 129,4409
struct lcore_queue_conf 130,4442
	unsigned n_rx_port;131,4468
	unsigned rx_port_list[rx_port_list132,4489
	unsigned tx_queue_id;133,4537
	struct mbuf_table tx_mbufs[tx_mbufs134,4560
} __rte_cache_aligned;136,4608
struct lcore_queue_conf lcore_queue_conf[lcore_queue_conf137,4631
static const struct rte_eth_conf port_conf 139,4689
static const struct rte_eth_rxconf rx_conf 156,5180
static const struct rte_eth_txconf tx_conf 164,5326
struct rte_mempool * lsi_pktmbuf_pool 174,5572
struct lsi_port_statistics 177,5652
	uint64_t tx;178,5681
	uint64_t rx;179,5695
	uint64_t dropped;180,5709
} __rte_cache_aligned;181,5728
struct lsi_port_statistics port_statistics[port_statistics182,5751
#define TIMER_MILLISECOND 185,5885
#define MAX_TIMER_PERIOD 186,5948
static int64_t timer_period 187,5995
print_stats(191,6150
lsi_send_burst(248,7975
lsi_send_packet(271,8537
lsi_simple_forward(294,8989
lsi_main_loop(314,9468
lsi_launch_one_lcore(407,11569
lsi_usage(415,11693
lsi_parse_portmask(425,12044
lsi_parse_nqueue(442,12333
lsi_parse_timer_period(460,12641
lsi_parse_args(477,12980
lsi_event_callback(559,14606
check_all_ports_link_status(579,15271
#define CHECK_INTERVAL 581,15339
#define MAX_CHECK_TIME 582,15378
MAIN(633,16691

examples/l3fwd-power/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/l3fwd-power/main.c,6370
#define RTE_LOGTYPE_L3FWD_POWER 81,2708
#define MAX_PKT_BURST 83,2759
#define MIN_ZERO_POLL_COUNT 85,2785
#define TIMER_RESOLUTION_CYCLES 88,2844
#define TIMER_NUMBER_PER_SECOND 90,2921
#define SCALING_PERIOD 92,2982
#define SCALING_DOWN_TIME_RATIO_THRESHOLD 93,3058
#define APP_LOOKUP_EXACT_MATCH 95,3106
#define APP_LOOKUP_LPM 96,3148
#define DO_RFC_1812_CHECKS97,3190
#define APP_LOOKUP_METHOD 100,3244
#define IPv6_BYTES_FMT 112,3525
#define IPv6_BYTES(114,3649
#define MAX_JUMBO_PKT_LEN 121,3846
#define IPV6_ADDR_LEN 123,3879
#define MEMPOOL_CACHE_SIZE 125,3905
#define MBUF_SIZE 127,3937
#define NB_MBUF 136,4306
#define RX_PTHRESH 149,4781
#define RX_HTHRESH 150,4855
#define RX_WTHRESH 151,4925
#define TX_PTHRESH 158,5209
#define TX_HTHRESH 159,5284
#define TX_WTHRESH 160,5355
#define BURST_TX_DRAIN_US 162,5433
#define NB_SOCKETS 164,5492
#define PREFETCH_OFFSET	167,5587
#define RTE_TEST_RX_DESC_DEFAULT 172,5670
#define RTE_TEST_TX_DESC_DEFAULT 173,5707
static uint16_t nb_rxd 174,5744
static uint16_t nb_txd 175,5795
static struct ether_addr ports_eth_addr[ports_eth_addr178,5881
static uint32_t enabled_port_mask 181,5969
static int promiscuous_on 183,6060
static int numa_on 185,6125
enum freq_scale_hint_t187,6150
	FREQ_LOWER 189,6175
	FREQ_CURRENT 190,6201
	FREQ_HIGHER 191,6227
	FREQ_HIGHEST 192,6253
struct mbuf_table 195,6282
	uint16_t len;196,6302
	struct rte_mbuf *m_table[m_table197,6317
struct lcore_rx_queue 200,6363
	uint8_t port_id;201,6387
	uint8_t queue_id;202,6405
	enum freq_scale_hint_t freq_up_hint;203,6424
	uint32_t zero_rx_packet_count;204,6462
	uint32_t idle_hint;205,6494
} __rte_cache_aligned;206,6515
#define MAX_RX_QUEUE_PER_LCORE 208,6539
#define MAX_TX_QUEUE_PER_PORT 209,6573
#define MAX_RX_QUEUE_PER_PORT 210,6620
#define MAX_LCORE_PARAMS 212,6655
struct lcore_params 213,6685
	uint8_t port_id;214,6707
	uint8_t queue_id;215,6725
	uint8_t lcore_id;216,6744
} __rte_cache_aligned;217,6763
static struct lcore_params lcore_params_array[lcore_params_array219,6787
static struct lcore_params lcore_params_array_default[lcore_params_array_default220,6852
static struct lcore_params * lcore_params 232,7024
static uint16_t nb_lcore_params 233,7096
static struct rte_eth_conf port_conf 236,7211
static const struct rte_eth_rxconf rx_conf 258,7774
static const struct rte_eth_txconf tx_conf 267,7943
static struct rte_mempool * pktmbuf_pool[pktmbuf_pool278,8208
#define DEFAULT_HASH_FUNC 285,8375
#define DEFAULT_HASH_FUNC 288,8449
struct ipv4_5tuple 291,8499
	uint32_t ip_dst;292,8520
	uint32_t ip_src;293,8538
	uint16_t port_dst;294,8556
	uint16_t port_src;295,8576
	uint8_t  proto;296,8596
struct ipv6_5tuple 299,8645
	uint8_t  ip_dst[ip_dst300,8666
	uint8_t  ip_src[ip_src301,8699
	uint16_t port_dst;302,8732
	uint16_t port_src;303,8752
	uint8_t  proto;304,8772
struct ipv4_l3fwd_route 307,8821
	struct ipv4_5tuple key;308,8847
	uint8_t if_out;309,8872
struct ipv6_l3fwd_route 312,8893
	struct ipv6_5tuple key;313,8919
	uint8_t if_out;314,8944
static struct ipv4_l3fwd_route ipv4_l3fwd_route_array[ipv4_l3fwd_route_array317,8965
static struct ipv6_l3fwd_route ipv6_l3fwd_route_array[ipv6_l3fwd_route_array324,9293
typedef struct rte_hash lookup_struct_t;336,9608
static lookup_struct_t *ipv4_l3fwd_lookup_struct[ipv4_l3fwd_lookup_struct337,9649
static lookup_struct_t *ipv6_l3fwd_lookup_struct[ipv6_l3fwd_lookup_struct338,9711
#define L3FWD_HASH_ENTRIES	340,9774
#define IPV4_L3FWD_NUM_ROUTES 342,9807
#define IPV6_L3FWD_NUM_ROUTES 345,9910
static uint8_t ipv4_l3fwd_out_if[L3FWD_HASH_ENTRIES] __rte_cache_aligned;348,10013
static uint8_t ipv6_l3fwd_out_if[L3FWD_HASH_ENTRIES] __rte_cache_aligned;349,10087
struct ipv4_l3fwd_route 353,10211
	uint32_t ip;354,10237
	uint8_t  depth;355,10251
	uint8_t  if_out;356,10268
static struct ipv4_l3fwd_route ipv4_l3fwd_route_array[ipv4_l3fwd_route_array359,10290
#define IPV4_L3FWD_NUM_ROUTES 370,10554
#define IPV4_L3FWD_LPM_MAX_RULES 373,10657
typedef struct rte_lpm lookup_struct_t;375,10700
static lookup_struct_t *ipv4_l3fwd_lookup_struct[ipv4_l3fwd_lookup_struct376,10740
struct lcore_conf 379,10810
	uint16_t n_rx_queue;380,10830
	struct lcore_rx_queue rx_queue_list[rx_queue_list381,10852
	uint16_t tx_queue_id[tx_queue_id382,10914
	struct mbuf_table tx_mbufs[tx_mbufs383,10955
	lookup_struct_t * ipv4_lookup_struct;384,11002
	lookup_struct_t * ipv6_lookup_struct;385,11041
} __rte_cache_aligned;386,11080
struct lcore_stats 388,11104
	uint32_t sleep_time;390,11189
	uint32_t nb_long_sleep;392,11248
	uint32_t trend;394,11303
	uint64_t nb_rx_processed;396,11359
	uint64_t nb_iteration_looped;398,11426
	uint32_t padding[padding399,11457
} __rte_cache_aligned;400,11479
static struct lcore_conf lcore_conf[RTE_MAX_LCORE] __rte_cache_aligned;402,11503
static struct lcore_stats stats[RTE_MAX_LCORE] __rte_cache_aligned;403,11575
static struct rte_timer power_timers[power_timers404,11643
signal_exit_now(412,11940
power_timer_cb(436,12467
send_burst(476,13670
send_single_packet(497,14137
is_valid_ipv4_pkt(522,14618
print_ipv4_key(563,15735
print_ipv6_key(570,15967
get_ipv4_dst_port(579,16264
get_ipv6_dst_port(618,17316
get_ipv4_dst_port(660,18413
l3fwd_simple_forward(672,18713
#define SLEEP_GEAR1_THRESHOLD 751,20710
#define SLEEP_GEAR2_THRESHOLD 752,20755
power_idle_heuristic(755,20825
power_freq_scaleup_heuristic(772,21456
#define FREQ_GEAR1_RX_PACKET_THRESHOLD 780,21658
#define FREQ_GEAR2_RX_PACKET_THRESHOLD 781,21723
#define FREQ_GEAR3_RX_PACKET_THRESHOLD 782,21792
#define FREQ_UP_TREND1_ACC 783,21861
#define FREQ_UP_TREND2_ACC 784,21892
#define FREQ_UP_THRESHOLD 785,21925
main_loop(808,22595
check_lcore_params(988,27381
check_port_config(1016,28023
get_port_n_rx_queues(1038,28459
init_lcore_rx_queues(1052,28735
print_usage(1077,29372
static int parse_max_pkt_len(1091,29886
parse_portmask(1108,30170
parse_config(1125,30446
	enum fieldnames 1130,30535
		FLD_PORT 1131,30554
		FLD_QUEUE,1132,30570
		FLD_LCORE,1133,30583
		_NUM_FLD1134,30596
parse_args(1183,31730
print_ethaddr(1280,33709
setup_hash(1293,34056
setup_lpm(1368,36338
init_mem(1404,37301
check_all_ports_link_status(1459,38729
#define CHECK_INTERVAL 1461,38797
#define MAX_CHECK_TIME 1462,38836
MAIN(1513,40148

examples/kni/main.c,2183
#define RTE_LOGTYPE_APP 79,2675
#define MAX_PACKET_SZ 82,2752
#define MBUF_SZ 85,2833
#define NB_MBUF 89,2967
#define PKT_BURST_SZ 92,3073
#define MEMPOOL_CACHE_SZ 95,3175
#define NB_RXD 98,3257
#define NB_TXD 101,3330
#define KNI_ENET_HEADER_SIZE 104,3405
#define KNI_ENET_FCS_SIZE 107,3471
#define KNI_US_PER_SECOND 109,3506
#define KNI_SECOND_PER_DAY 110,3546
#define KNI_MAX_KTHREAD 112,3585
struct kni_port_params 116,3651
	uint8_t port_id;117,3676
	unsigned lcore_rx;118,3707
	unsigned lcore_tx;119,3749
	uint32_t nb_lcore_k;120,3791
	uint32_t nb_kni;121,3865
	unsigned lcore_k[lcore_k122,3925
	struct rte_kni *kni[kni123,3994
} __rte_cache_aligned;124,4060
static struct kni_port_params *kni_port_params_array[kni_port_params_array126,4084
static const struct rte_eth_rxconf rx_conf 134,4437
static const struct rte_eth_txconf tx_conf 149,4947
static struct rte_eth_conf port_conf 160,5311
static struct rte_mempool * pktmbuf_pool 174,5732
static uint32_t ports_mask 177,5810
static int promiscuous_on 179,5894
struct kni_interface_stats 182,5990
	uint64_t rx_packets;184,6076
	uint64_t rx_dropped;187,6166
	uint64_t tx_packets;190,6246
	uint64_t tx_dropped;193,6336
static struct kni_interface_stats kni_stats[kni_stats197,6396
static rte_atomic32_t kni_stop 202,6596
print_stats(206,6710
signal_handler(232,7633
kni_burst_free_mbufs(256,8209
kni_ingress(273,8469
kni_egress(309,9339
main_loop(340,10108
	enum lcore_rxtx 345,10248
		LCORE_NONE,346,10267
		LCORE_RX,347,10281
		LCORE_TX,348,10293
		LCORE_MAX349,10305
print_usage(396,11459
parse_unsigned(410,11987
print_config(423,12216
parse_config(441,12667
	enum fieldnames 446,12762
		FLD_PORT 447,12781
		FLD_LCORE_RX,448,12797
		FLD_LCORE_TX,449,12813
		_NUM_FLD 450,12829
		_NUM_FLD = KNI_MAX_KTHREAD 450,12829
validate_parameters(532,15129
#define CMDLINE_OPT_CONFIG 566,16105
parse_args(570,16225
init_port(621,17346
check_all_ports_link_status(656,18386
#define CHECK_INTERVAL 658,18454
#define MAX_CHECK_TIME 659,18493
kni_change_mtu(711,19857
kni_config_network_interface(754,20901
kni_alloc(779,21525
kni_free_kni(838,23063
main(857,23436

examples/load_balancer/main.h,4640
#define _MAIN_H_35,1711
#define APP_MAX_SOCKETS 39,1773
#define APP_MAX_LCORES 43,1830
#define APP_MAX_NIC_PORTS 47,1907
#define APP_MAX_RX_QUEUES_PER_NIC_PORT 51,2000
#define APP_MAX_TX_QUEUES_PER_NIC_PORT 55,2090
#define APP_MAX_IO_LCORES 59,2167
#define APP_MAX_NIC_RX_QUEUES_PER_IO_LCORE 66,2333
#define APP_MAX_NIC_TX_PORTS_PER_IO_LCORE 70,2429
#define APP_MAX_WORKER_LCORES 77,2630
#define APP_DEFAULT_MBUF_SIZE 86,2811
#define APP_DEFAULT_MEMPOOL_BUFFERS 90,2941
#define APP_DEFAULT_MEMPOOL_CACHE_SIZE 94,3035
#define APP_MAX_LPM_RULES 99,3130
#define APP_DEFAULT_NIC_RX_RING_SIZE 104,3219
#define APP_DEFAULT_NIC_RX_PTHRESH 114,3559
#define APP_DEFAULT_NIC_RX_HTHRESH 118,3640
#define APP_DEFAULT_NIC_RX_WTHRESH 122,3721
#define APP_DEFAULT_NIC_RX_FREE_THRESH 126,3806
#define APP_DEFAULT_NIC_RX_DROP_EN 130,3892
#define APP_DEFAULT_NIC_TX_RING_SIZE 135,3987
#define APP_DEFAULT_NIC_TX_PTHRESH 144,4279
#define APP_DEFAULT_NIC_TX_HTHRESH 148,4361
#define APP_DEFAULT_NIC_TX_WTHRESH 152,4442
#define APP_DEFAULT_NIC_TX_FREE_THRESH 156,4527
#define APP_DEFAULT_NIC_TX_RS_THRESH 160,4614
#define APP_DEFAULT_RING_RX_SIZE 165,4716
#define APP_DEFAULT_RING_TX_SIZE 169,4795
#define APP_MBUF_ARRAY_SIZE 174,4882
#define APP_DEFAULT_BURST_SIZE_IO_RX_READ 178,4966
#define APP_DEFAULT_BURST_SIZE_IO_RX_WRITE 185,5187
#define APP_DEFAULT_BURST_SIZE_IO_TX_READ 192,5410
#define APP_DEFAULT_BURST_SIZE_IO_TX_WRITE 199,5631
#define APP_DEFAULT_BURST_SIZE_WORKER_READ 206,5855
#define APP_DEFAULT_BURST_SIZE_WORKER_WRITE 213,6086
#define APP_DEFAULT_IO_RX_LB_POS 221,6330
struct app_mbuf_array 227,6463
	struct rte_mbuf *array[array228,6487
	uint32_t n_mbufs;229,6533
enum app_lcore_type 232,6556
	e_APP_LCORE_DISABLED 233,6578
	e_APP_LCORE_IO,234,6605
	e_APP_LCORE_WORKER235,6622
struct app_lcore_params_io 238,6646
			uint8_t port;243,6722
			uint8_t queue;244,6739
		} nic_queues[nic_queues245,6757
		uint32_t n_nic_queues;246,6809
		struct rte_ring *rings[rings249,6849
		uint32_t n_rings;250,6898
		struct app_mbuf_array mbuf_in;253,6944
		struct app_mbuf_array mbuf_out[mbuf_out254,6977
		uint8_t mbuf_out_flush[mbuf_out_flush255,7034
		uint32_t nic_queues_count[nic_queues_count258,7098
		uint32_t nic_queues_iters[nic_queues_iters259,7163
		uint32_t rings_count[rings_count260,7228
		uint32_t rings_iters[rings_iters261,7275
	} rx;262,7322
		struct rte_ring *rings[rings267,7368
		uint8_t nic_ports[nic_ports270,7449
		uint32_t n_nic_ports;271,7505
		struct app_mbuf_array mbuf_out[mbuf_out274,7555
		uint8_t mbuf_out_flush[mbuf_out_flush275,7624
		uint32_t rings_count[rings_count278,7700
		uint32_t rings_iters[rings_iters279,7766
		uint32_t nic_ports_count[nic_ports_count280,7832
		uint32_t nic_ports_iters[nic_ports_iters281,7895
	} tx;282,7958
struct app_lcore_params_worker 285,7969
	struct rte_ring *rings_in[rings_in287,8015
	uint32_t n_rings_in;288,8062
	struct rte_ring *rings_out[rings_out289,8084
	struct rte_lpm *lpm_table;lpm_table292,8150
	uint32_t worker_id;293,8178
	struct app_mbuf_array mbuf_in;296,8224
	struct app_mbuf_array mbuf_out[mbuf_out297,8256
	uint8_t mbuf_out_flush[mbuf_out_flush298,8308
	uint32_t rings_in_count[rings_in_count301,8366
	uint32_t rings_in_iters[rings_in_iters302,8411
	uint32_t rings_out_count[rings_out_count303,8456
	uint32_t rings_out_iters[rings_out_iters304,8502
struct app_lcore_params 307,8552
		struct app_lcore_params_io io;309,8587
		struct app_lcore_params_worker worker;310,8620
	enum app_lcore_type type;312,8665
	struct rte_mempool *pool;pool313,8692
} __rte_cache_aligned;314,8719
struct app_lpm_rule 316,8743
	uint32_t ip;317,8765
	uint8_t depth;318,8779
	uint8_t if_out;319,8795
struct app_params 322,8816
	struct app_lcore_params lcore_params[lcore_params324,8849
	uint8_t nic_rx_queue_mask[nic_rx_queue_mask327,8916
	uint8_t nic_tx_port_mask[nic_tx_port_mask328,8995
	struct rte_mempool *pools[pools331,9060
	struct rte_lpm *lpm_tables[lpm_tables334,9124
	struct app_lpm_rule lpm_rules[lpm_rules335,9170
	uint32_t n_lpm_rules;336,9221
	uint32_t nic_rx_ring_size;339,9258
	uint32_t nic_tx_ring_size;340,9286
	uint32_t ring_rx_size;341,9314
	uint32_t ring_tx_size;342,9338
	uint32_t burst_size_io_rx_read;345,9381
	uint32_t burst_size_io_rx_write;346,9414
	uint32_t burst_size_io_tx_read;347,9448
	uint32_t burst_size_io_tx_write;348,9481
	uint32_t burst_size_worker_read;349,9515
	uint32_t burst_size_worker_write;350,9549
	uint8_t pos_lb;353,9607
} __rte_cache_aligned;354,9624
#define MAIN 372,10179
#define MAIN 374,10204

examples/load_balancer/init.c,439
static struct rte_eth_conf port_conf 77,2622
static struct rte_eth_rxconf rx_conf 98,3152
static struct rte_eth_txconf tx_conf 108,3434
app_assign_worker_ids(119,3732
app_init_mbuf_pools(138,4121
app_init_lpm_tables(177,5074
app_init_rings_rx(233,6389
app_init_rings_tx(312,8450
check_all_ports_link_status(386,10468
#define CHECK_INTERVAL 388,10536
#define MAX_CHECK_TIME 389,10575
app_init_nics(445,12099
app_init(538,14232

examples/load_balancer/config.c,1074
struct app_params app;77,2622
static const char usage[usage79,2646
app_print_usage(120,5873
#define APP_ARG_RX_MAX_CHARS 138,6322
#define APP_ARG_RX_MAX_TUPLES 142,6398
str_to_unsigned_array(146,6454
str_to_unsigned_vals(172,7003
parse_arg_rx(193,7383
#define APP_ARG_TX_MAX_CHARS 262,8974
#define APP_ARG_TX_MAX_TUPLES 266,9050
parse_arg_tx(270,9106
#define APP_ARG_W_MAX_CHARS 337,10476
#define APP_ARG_W_MAX_TUPLES 341,10550
parse_arg_w(345,10623
#define APP_ARG_LPM_MAX_CHARS 403,11510
parse_arg_lpm(407,11568
app_check_lpm_table(470,12867
app_check_every_rx_port_is_tx_enabled(488,13158
#define APP_ARG_RSZ_CHARS 502,13424
parse_arg_rsz(506,13472
#define APP_ARG_BSZ_CHARS 531,13951
parse_arg_bsz(535,13999
#define APP_ARG_NUMERICAL_SIZE_CHARS 592,15451
parse_arg_pos_lb(596,15510
app_parse_args(622,15943
app_get_nic_rx_queues_per_port(764,19539
app_get_lcore_for_nic_rx(783,19815
app_get_lcore_for_nic_tx(808,20327
app_is_socket_used(832,20767
app_get_lcores_io_rx(850,21049
app_get_lcores_worker(870,21394
app_print_params(892,21746

examples/load_balancer/main.c,14
MAIN(78,2618

examples/load_balancer/runtime.c,1150
#define APP_LCORE_IO_FLUSH 77,2621
#define APP_LCORE_WORKER_FLUSH 81,2705
#define APP_STATS 85,2776
#define APP_IO_RX_DROP_ALL_PACKETS 88,2829
#define APP_WORKER_DROP_ALL_PACKETS 89,2868
#define APP_IO_TX_DROP_ALL_PACKETS 90,2907
#define APP_IO_RX_PREFETCH_ENABLE 93,2981
#define APP_WORKER_PREFETCH_ENABLE 97,3063
#define APP_IO_TX_PREFETCH_ENABLE 101,3144
#define APP_IO_RX_PREFETCH0(105,3221
#define APP_IO_RX_PREFETCH1(106,3275
#define APP_IO_RX_PREFETCH0(108,3335
#define APP_IO_RX_PREFETCH1(109,3366
#define APP_WORKER_PREFETCH0(113,3436
#define APP_WORKER_PREFETCH1(114,3490
#define APP_WORKER_PREFETCH0(116,3550
#define APP_WORKER_PREFETCH1(117,3582
#define APP_IO_TX_PREFETCH0(121,3652
#define APP_IO_TX_PREFETCH1(122,3706
#define APP_IO_TX_PREFETCH0(124,3766
#define APP_IO_TX_PREFETCH1(125,3797
app_lcore_io_rx_buffer_to_send 129,3855
app_lcore_io_rx(180,5009
app_lcore_io_rx_flush(298,8045
app_lcore_io_tx(330,8826
app_lcore_io_tx_flush(419,10871
app_lcore_main_loop_io(452,11637
app_lcore_worker(492,12571
app_lcore_worker_flush(589,14895
app_lcore_main_loop_worker(625,15673
app_lcore_main_loop(646,16122

examples/ip_fragmentation/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/ip_fragmentation/main.c,3150
#define RTE_LOGTYPE_IP_FRAG 80,2672
#define MBUF_SIZE 82,2719
#define JUMBO_FRAME_MAX_SIZE	85,2829
#define	ROUNDUP_DIV(87,2866
#define	IPV4_MTU_DEFAULT	93,3035
#define	IPV6_MTU_DEFAULT	94,3070
#define	IPV4_DEFAULT_PAYLOAD	99,3162
#define	IPV6_DEFAULT_PAYLOAD	100,3236
#define	MAX_PACKET_FRAG 105,3391
#define NB_MBUF 107,3444
#define RX_PTHRESH 115,3723
#define RX_HTHRESH 116,3797
#define RX_WTHRESH 117,3867
#define TX_PTHRESH 124,4151
#define TX_HTHRESH 125,4226
#define TX_WTHRESH 126,4297
#define MAX_PKT_BURST	128,4375
#define BURST_TX_DRAIN_US 129,4400
#define PREFETCH_OFFSET	132,4532
#define RTE_TEST_RX_DESC_DEFAULT 137,4615
#define RTE_TEST_TX_DESC_DEFAULT 138,4652
static uint16_t nb_rxd 139,4689
static uint16_t nb_txd 140,4740
static struct ether_addr ports_eth_addr[ports_eth_addr143,4826
#define IPv4_BYTES_FMT 146,4905
#define IPv4_BYTES(147,4971
#define IPv6_BYTES_FMT 155,5166
#define IPv6_BYTES(157,5290
#define IPV6_ADDR_LEN 164,5487
static int enabled_port_mask 167,5541
static int rx_queue_per_lcore 169,5576
#define MBUF_TABLE_SIZE 171,5612
struct mbuf_table 173,5680
	uint16_t len;174,5700
	struct rte_mbuf *m_table[m_table175,5715
struct rx_queue 178,5763
	struct rte_mempool *direct_pool;direct_pool179,5781
	struct rte_mempool *indirect_pool;indirect_pool180,5815
	struct rte_lpm *lpm;lpm181,5851
	struct rte_lpm6 *lpm6;lpm6182,5873
	uint8_t portid;183,5897
#define MAX_RX_QUEUE_PER_LCORE 186,5918
#define MAX_TX_QUEUE_PER_PORT 187,5952
struct lcore_queue_conf 188,5985
	uint16_t n_rx_queue;189,6011
	uint16_t tx_queue_id[tx_queue_id190,6033
	struct rx_queue rx_queue_list[rx_queue_list191,6074
	struct mbuf_table tx_mbufs[tx_mbufs192,6130
} __rte_cache_aligned;193,6177
struct lcore_queue_conf lcore_queue_conf[lcore_queue_conf194,6200
static const struct rte_eth_conf port_conf 196,6258
static const struct rte_eth_rxconf rx_conf 211,6719
static const struct rte_eth_txconf tx_conf 219,6865
struct l3fwd_ipv4_route 232,7143
	uint32_t ip;233,7169
	uint8_t  depth;234,7183
	uint8_t  if_out;235,7200
struct l3fwd_ipv4_route l3fwd_ipv4_route_array[l3fwd_ipv4_route_array238,7222
struct l3fwd_ipv6_route 253,7544
	uint8_t ip[ip254,7570
	uint8_t depth;255,7598
	uint8_t if_out;256,7614
static struct l3fwd_ipv6_route l3fwd_ipv6_route_array[l3fwd_ipv6_route_array259,7635
#define LPM_MAX_RULES 270,8059
#define LPM6_MAX_RULES 271,8094
#define LPM6_NUMBER_TBL8S 272,8130
struct rte_lpm6_config lpm6_config 274,8167
static struct rte_mempool *socket_direct_pool[socket_direct_pool280,8291
static struct rte_mempool *socket_indirect_pool[socket_indirect_pool281,8358
static struct rte_lpm *socket_lpm[socket_lpm282,8427
static struct rte_lpm6 *socket_lpm6[socket_lpm6283,8482
send_burst(287,8609
l3fwd_simple_forward(307,9018
main_loop(444,12679
print_usage(531,14796
parse_portmask(540,15056
parse_nqueue(557,15332
parse_args(576,15709
print_ethaddr(638,16773
check_all_ports_link_status(651,17176
#define CHECK_INTERVAL 653,17244
#define MAX_CHECK_TIME 654,17283
init_routing_table(705,18605
init_mem(765,20131
MAIN(851,22343

examples/jitter/recv_send/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/jitter/recv_send/pkt_buff.h,680
#define _PKT_BUFF_H2,20
typedef struct pf_hdr 7,104
	u_int32_t	 magic;8,128
	u_int16_t	 version_major;9,147
	u_int16_t	 tversion_minor;10,174
	int32_t	 thiszone;11,202
	u_int32_t	 sigfigs;12,253
	u_int32_t	 snaplen;13,303
	u_int32_t	 linktype;14,367
} pf_hdr_t;15,425
typedef struct pcaprec_hdr_s 17,438
	 u_int32_t	 ts_sec;18,469
	 u_int32_t	 ts_usec;19,522
	 u_int32_t	 ncl_len;20,580
	 u_int32_t	 rig_len;21,655
} p_hdr_t;22,713
struct file_cache{file_cache24,725
	char *fcache;fcache25,744
	unsigned long offset;26,759
	unsigned long size;27,782
	struct file_cache *next;next28,803
	pf_hdr_t hdr;30,846
typedef struct file_cache 	file_cache_t;33,865

examples/jitter/recv_send/pkt_buff.c,387
#define QUEUE_NUM	6,82
#define FILE_CACHE_SIZE	7,102
char fname[fname10,153
file_cache_t 					*file_cache_head=file_cache_head39,870
#define FOFFSET(48,1129
#define TCPDUMP_MAGIC 49,1163
u_char *prep_next_skb(prep_next_skb53,1280
int check_pcap(79,1882
file_cache_t *preload_pcap_file(preload_pcap_file103,2405
void release_pkt_buff_part(164,3667
void hex_printf(181,3973

examples/jitter/recv_send/main.c,2208
#define RTE_LOGTYPE_L2FWD 79,2650
#define MBUF_SIZE 81,2695
#define NB_MBUF 82,2769
#define RX_PTHRESH 90,3047
#define RX_HTHRESH 91,3121
#define RX_WTHRESH 92,3191
#define TX_PTHRESH 99,3475
#define TX_HTHRESH 100,3550
#define TX_WTHRESH 101,3621
#define MAX_PKT_BURST 103,3699
#define BURST_TX_DRAIN_US 104,3723
#define RTE_TEST_RX_DESC_DEFAULT 109,3838
#define RTE_TEST_TX_DESC_DEFAULT 110,3875
static uint16_t nb_rxd 111,3912
static uint16_t nb_txd 112,3963
static struct ether_addr l2fwd_ports_eth_addr[l2fwd_ports_eth_addr115,4049
static uint32_t l2fwd_enabled_port_mask 118,4143
static uint32_t l2fwd_dst_ports[l2fwd_dst_ports121,4217
static unsigned int l2fwd_rx_queue_per_lcore 123,4269
struct mbuf_table 125,4320
	unsigned len;126,4340
	struct rte_mbuf *m_table[m_table127,4355
#define MAX_RX_QUEUE_PER_LCORE 130,4401
#define MAX_TX_QUEUE_PER_PORT 131,4435
struct lcore_queue_conf 132,4468
	unsigned n_rx_port;133,4494
	unsigned rx_port_list[rx_port_list134,4515
	struct mbuf_table tx_mbufs[tx_mbufs135,4563
} __rte_cache_aligned;137,4611
struct lcore_queue_conf lcore_queue_conf[lcore_queue_conf138,4634
static const struct rte_eth_conf port_conf 140,4692
static const struct rte_eth_rxconf rx_conf 154,5113
static const struct rte_eth_txconf tx_conf 162,5259
struct rte_mempool * l2fwd_pktmbuf_pool 177,5672
struct l2fwd_port_statistics 180,5754
	uint64_t tx;181,5785
	uint64_t rx;182,5799
	uint64_t dropped;183,5813
} __rte_cache_aligned;184,5832
struct l2fwd_port_statistics port_statistics[port_statistics185,5855
#define TIMER_MILLISECOND 188,5991
#define MAX_TIMER_PERIOD 189,6054
static int64_t timer_period 190,6101
struct timeval startime;192,6198
struct timeval endtime;193,6223
int pktlen;194,6247
uint64_t ts_count 195,6259
print_stats(199,6355
l2fwd_send_burst(254,8386
rx_process_pkt(300,9637
l2fwd_main_loop(317,10064
l2fwd_launch_one_lcore(442,12913
l2fwd_usage(450,13041
l2fwd_parse_portmask(460,13414
l2fwd_parse_nqueue(477,13705
l2fwd_parse_timer_period(495,14015
l2fwd_parse_args(512,14356
check_all_ports_link_status(579,15667
#define CHECK_INTERVAL 581,15735
#define MAX_CHECK_TIME 582,15774
MAIN(633,17086

examples/qos_meter/rte_policer.h,449
#define __INCLUDE_RTE_POLICER_H__35,1728
enum rte_phb_action 40,1807
	e_RTE_PHB_ACTION_GREEN 41,1829
	e_RTE_PHB_ACTION_GREEN = e_RTE_METER_GREEN,41,1829
	e_RTE_PHB_ACTION_YELLOW 42,1874
	e_RTE_PHB_ACTION_YELLOW = e_RTE_METER_YELLOW,42,1874
	e_RTE_PHB_ACTION_RED 43,1921
	e_RTE_PHB_ACTION_RED = e_RTE_METER_RED,43,1921
	e_RTE_PHB_ACTION_DROP 44,1962
struct rte_phb 47,1994
	enum rte_phb_action actions[actions48,2011
policer_run(56,2287

examples/qos_meter/rte_policer.c,24
rte_phb_config(38,1744

examples/qos_meter/main.h,917
#define _MAIN_H_35,1711
enum policer_action 37,1729
        GREEN 38,1751
        GREEN = e_RTE_METER_GREEN,38,1751
        YELLOW 39,1786
        YELLOW = e_RTE_METER_YELLOW,39,1786
        RED 40,1823
        RED = e_RTE_METER_RED,40,1823
        DROP 41,1854
enum policer_action policer_table[policer_table44,1876
#define MAIN 52,2052
#define MAIN 54,2077
#define FUNC_METER(62,2168
#define FUNC_CONFIG(63,2247
#define PARAMS	64,2272
#define FLOW_METER 65,2304
#define FUNC_METER(69,2374
#define FUNC_CONFIG 70,2443
#define PARAMS 71,2488
#define FLOW_METER 72,2527
#define FUNC_METER 76,2621
#define FUNC_CONFIG 77,2677
#define PARAMS 78,2722
#define FLOW_METER 79,2761
#define FUNC_METER(83,2855
#define FUNC_CONFIG 84,2924
#define PARAMS 85,2968
#define FLOW_METER 86,3006
#define FUNC_METER 90,3099
#define FUNC_CONFIG 91,3154
#define PARAMS 92,3198
#define FLOW_METER 93,3236

examples/qos_meter/main.c,1439
#define APP_MODE_FWD 49,1942
#define APP_MODE_SRTCM_COLOR_BLIND 50,1984
#define APP_MODE_SRTCM_COLOR_AWARE 51,2026
#define APP_MODE_TRTCM_COLOR_BLIND 52,2068
#define APP_MODE_TRTCM_COLOR_AWARE 53,2110
#define APP_MODE	55,2153
#define APP_PKT_FLOW_POS 61,2219
#define APP_PKT_COLOR_POS 62,2262
#define MBUF_SIZE 73,2451
#define NB_MBUF 74,2535
#define MEMPOOL_CACHE_SIZE 75,2568
static struct rte_mempool *pool pool77,2601
static struct rte_eth_conf port_conf 83,2675
static const struct rte_eth_rxconf rx_conf 105,3070
static const struct rte_eth_txconf tx_conf 114,3306
#define NIC_RX_QUEUE_DESC 125,3583
#define NIC_TX_QUEUE_DESC 126,3627
#define NIC_RX_QUEUE 128,3672
#define NIC_TX_QUEUE 129,3714
#define PKT_RX_BURST_MAX 135,3785
#define PKT_TX_BURST_MAX 136,3828
#define TIME_TX_DRAIN 137,3871
static uint8_t port_rx;139,3922
static uint8_t port_tx;140,3946
static struct rte_mbuf *pkts_rx[pkts_rx141,3970
static struct rte_mbuf *pkts_tx[pkts_tx142,4021
static uint16_t pkts_tx_len 143,4072
struct rte_meter_srtcm_params app_srtcm_params[app_srtcm_params146,4107
struct rte_meter_trtcm_params app_trtcm_params[app_trtcm_params150,4215
#define APP_FLOWS_MAX 154,4345
FLOW_METER app_flows[app_flows156,4373
app_configure_flow_table(159,4423
app_set_pkt_color(169,4617
app_pkt_handle(175,4751
main_loop(197,5478
print_usage(271,7335
parse_portmask(279,7505
parse_args(297,7851
MAIN(361,8971

examples/l3fwd/main.h,47
#define _MAIN_H_35,1711
#define MAIN 37,1729

examples/l3fwd/main.c,8082
#define APP_LOOKUP_EXACT_MATCH 78,2651
#define APP_LOOKUP_LPM 79,2693
#define DO_RFC_1812_CHECKS80,2735
#define APP_LOOKUP_METHOD 83,2789
#define ENABLE_MULTI_BUFFER_OPTIMIZE	92,3110
#define ENABLE_MULTI_BUFFER_OPTIMIZE	94,3155
#define IPv6_BYTES_FMT 107,3444
#define IPv6_BYTES(109,3568
#define RTE_LOGTYPE_L3FWD 117,3766
#define MAX_JUMBO_PKT_LEN 119,3811
#define IPV6_ADDR_LEN 121,3844
#define MEMPOOL_CACHE_SIZE 123,3870
#define MBUF_SIZE 125,3902
#define NB_MBUF 133,4269
#define RX_PTHRESH 146,4809
#define RX_HTHRESH 147,4883
#define RX_WTHRESH 148,4953
#define TX_PTHRESH 155,5237
#define TX_HTHRESH 156,5312
#define TX_WTHRESH 157,5383
#define MAX_PKT_BURST 159,5461
#define BURST_TX_DRAIN_US 160,5490
#define	MAX_TX_BURST	165,5635
#define NB_SOCKETS 167,5677
#define PREFETCH_OFFSET	170,5772
#define	BAD_PORT	173,5849
#define FWDSTEP	175,5882
#define RTE_TEST_RX_DESC_DEFAULT 180,5957
#define RTE_TEST_TX_DESC_DEFAULT 181,5994
static uint16_t nb_rxd 182,6031
static uint16_t nb_txd 183,6082
static struct ether_addr ports_eth_addr[ports_eth_addr186,6168
static __m128i val_eth[val_eth188,6228
#define	MASK_ETH	191,6319
static uint32_t enabled_port_mask 194,6370
static int promiscuous_on 195,6409
static int numa_on 196,6494
static int ipv6 199,6605
struct mbuf_table 202,6668
	uint16_t len;203,6688
	struct rte_mbuf *m_table[m_table204,6703
struct lcore_rx_queue 207,6749
	uint8_t port_id;208,6773
	uint8_t queue_id;209,6791
} __rte_cache_aligned;210,6810
#define MAX_RX_QUEUE_PER_LCORE 212,6834
#define MAX_TX_QUEUE_PER_PORT 213,6868
#define MAX_RX_QUEUE_PER_PORT 214,6915
#define MAX_LCORE_PARAMS 216,6950
struct lcore_params 217,6980
	uint8_t port_id;218,7002
	uint8_t queue_id;219,7020
	uint8_t lcore_id;220,7039
} __rte_cache_aligned;221,7058
static struct lcore_params lcore_params_array[lcore_params_array223,7082
static struct lcore_params lcore_params_array_default[lcore_params_array_default224,7147
static struct lcore_params * lcore_params 236,7319
static uint16_t nb_lcore_params 237,7391
static struct rte_eth_conf port_conf 240,7506
static const struct rte_eth_rxconf rx_conf 262,8071
static struct rte_eth_txconf tx_conf 271,8240
static struct rte_mempool * pktmbuf_pool[pktmbuf_pool287,8640
#define DEFAULT_HASH_FUNC 293,8806
#define DEFAULT_HASH_FUNC 296,8880
struct ipv4_5tuple 299,8930
        uint32_t ip_dst;300,8951
        uint32_t ip_src;301,8976
        uint16_t port_dst;302,9001
        uint16_t port_src;303,9028
        uint8_t  proto;304,9055
union ipv4_5tuple_host 307,9111
		uint8_t  pad0;309,9146
		uint8_t  proto;310,9163
		uint16_t pad1;311,9181
		uint32_t ip_src;312,9198
		uint32_t ip_dst;313,9217
		uint16_t port_src;314,9236
		uint16_t port_dst;315,9257
	__m128i xmm;317,9282
#define XMM_NUM_IN_IPV6_5TUPLE 320,9300
struct ipv6_5tuple 322,9334
        uint8_t  ip_dst[ip_dst323,9355
        uint8_t  ip_src[ip_src324,9395
        uint16_t port_dst;325,9435
        uint16_t port_src;326,9462
        uint8_t  proto;327,9489
union ipv6_5tuple_host 330,9545
		uint16_t pad0;332,9580
		uint8_t  proto;333,9597
		uint8_t  pad1;334,9615
		uint8_t  ip_src[ip_src335,9632
		uint8_t  ip_dst[ip_dst336,9666
		uint16_t port_src;337,9700
		uint16_t port_dst;338,9721
		uint64_t reserve;339,9742
	__m128i xmm[xmm341,9766
struct ipv4_l3fwd_route 344,9808
	struct ipv4_5tuple key;345,9834
	uint8_t if_out;346,9859
struct ipv6_l3fwd_route 349,9880
	struct ipv6_5tuple key;350,9906
	uint8_t if_out;351,9931
static struct ipv4_l3fwd_route ipv4_l3fwd_route_array[ipv4_l3fwd_route_array354,9952
static struct ipv6_l3fwd_route ipv6_l3fwd_route_array[ipv6_l3fwd_route_array361,10280
typedef struct rte_hash lookup_struct_t;383,11087
static lookup_struct_t *ipv4_l3fwd_lookup_struct[ipv4_l3fwd_lookup_struct384,11128
static lookup_struct_t *ipv6_l3fwd_lookup_struct[ipv6_l3fwd_lookup_struct385,11190
#define L3FWD_HASH_ENTRIES	389,11325
#define L3FWD_HASH_ENTRIES	392,11448
#define HASH_ENTRY_NUMBER_DEFAULT	394,11495
static uint32_t hash_entry_number 396,11532
ipv4_hash_crc(399,11619
ipv6_hash_crc(425,12378
#define IPV4_L3FWD_NUM_ROUTES 467,14013
#define IPV6_L3FWD_NUM_ROUTES 470,14116
static uint8_t ipv4_l3fwd_out_if[L3FWD_HASH_ENTRIES] __rte_cache_aligned;473,14219
static uint8_t ipv6_l3fwd_out_if[L3FWD_HASH_ENTRIES] __rte_cache_aligned;474,14293
struct ipv4_l3fwd_route 479,14418
	uint32_t ip;480,14444
	uint8_t  depth;481,14458
	uint8_t  if_out;482,14475
struct ipv6_l3fwd_route 485,14497
	uint8_t ip[ip486,14523
	uint8_t  depth;487,14540
	uint8_t  if_out;488,14557
static struct ipv4_l3fwd_route ipv4_l3fwd_route_array[ipv4_l3fwd_route_array491,14579
static struct ipv6_l3fwd_route ipv6_l3fwd_route_array[ipv6_l3fwd_route_array502,14843
#define IPV4_L3FWD_NUM_ROUTES 513,15267
#define IPV6_L3FWD_NUM_ROUTES 515,15369
#define IPV4_L3FWD_LPM_MAX_RULES 518,15472
#define IPV6_L3FWD_LPM_MAX_RULES 519,15518
#define IPV6_L3FWD_LPM_NUMBER_TBL8S 520,15564
typedef struct rte_lpm lookup_struct_t;522,15611
typedef struct rte_lpm6 lookup6_struct_t;523,15651
static lookup_struct_t *ipv4_l3fwd_lookup_struct[ipv4_l3fwd_lookup_struct524,15693
static lookup6_struct_t *ipv6_l3fwd_lookup_struct[ipv6_l3fwd_lookup_struct525,15755
struct lcore_conf 528,15826
	uint16_t n_rx_queue;529,15846
	struct lcore_rx_queue rx_queue_list[rx_queue_list530,15868
	uint16_t tx_queue_id[tx_queue_id531,15930
	struct mbuf_table tx_mbufs[tx_mbufs532,15971
	lookup_struct_t * ipv4_lookup_struct;533,16018
	lookup6_struct_t * ipv6_lookup_struct;535,16099
	lookup_struct_t * ipv6_lookup_struct;537,16145
} __rte_cache_aligned;539,16191
static struct lcore_conf lcore_conf[lcore_conf541,16215
send_burst(545,16337
send_single_packet(566,16804
send_packetsx4(590,17291
is_valid_ipv4_pkt(669,18814
static __m128i mask0;710,19920
static __m128i mask1;711,19942
static __m128i mask2;712,19964
get_ipv4_dst_port(714,20008
get_ipv6_dst_port(729,20588
get_ipv4_dst_port(754,21633
get_ipv6_dst_port(764,21938
#define MASK_ALL_PKTS 777,22409
#define EXECLUDE_1ST_PKT 778,22438
#define EXECLUDE_2ND_PKT 779,22467
#define EXECLUDE_3RD_PKT 780,22496
#define EXECLUDE_4TH_PKT 781,22525
simple_ipv4_fwd_4pkts(784,22574
static inline void get_ipv6_5tuple(908,27521
simple_ipv6_fwd_4pkts(926,28374
l3fwd_simple_forward(996,31544
#define	IPV4_MIN_VER_IHL	1067,33416
#define	IPV4_MAX_VER_IHL	1068,33446
#define	IPV4_MAX_VER_IHL_DIFF	1069,33476
#define	IPV4_MIN_LEN_BE	1072,33615
rfc1812_process(1086,34203
#define	rfc1812_process(1106,34609
get_dst_port(1114,34833
process_packet(1139,35491
processx4_step1(1169,36235
processx4_step2(1203,37233
processx4_step3(1230,38135
main_loop(1278,39589
check_lcore_params(1480,44634
check_port_config(1507,45258
get_port_n_rx_queues(1527,45678
init_lcore_rx_queues(1540,45950
print_usage(1565,46587
static int parse_max_pkt_len(1581,47245
parse_portmask(1598,47529
parse_hash_entry_number(1616,47855
parse_config(1633,48184
	enum fieldnames 1638,48273
		FLD_PORT 1639,48292
		FLD_QUEUE,1640,48308
		FLD_LCORE,1641,48321
		_NUM_FLD1642,48334
#define CMD_LINE_OPT_CONFIG 1683,49357
#define CMD_LINE_OPT_NO_NUMA 1684,49394
#define CMD_LINE_OPT_IPV6 1685,49433
#define CMD_LINE_OPT_ENABLE_JUMBO 1686,49466
#define CMD_LINE_OPT_HASH_ENTRY_NUM 1687,49515
parse_args(1691,49650
print_ethaddr(1803,52461
static void convert_ipv4_5tuple(1816,52797
static void convert_ipv6_5tuple(1829,53163
#define BYTE_VALUE_MAX 1847,53586
#define ALL_32_BITS 1848,53613
#define BIT_8_TO_15 1849,53644
populate_ipv4_few_flow_into_table(1851,53694
#define BIT_16_TO_23 1873,54393
populate_ipv6_few_flow_into_table(1875,54444
#define NUMBER_PORT_USED 1898,55199
populate_ipv4_many_flow_into_table(1900,55245
populate_ipv6_many_flow_into_table(1943,56566
setup_hash(1978,57842
setup_lpm(2046,60138
init_mem(2126,62312
check_all_ports_link_status(2175,63653
#define CHECK_INTERVAL 2177,63721
#define MAX_CHECK_TIME 2178,63760
MAIN(2229,65072

examples/quota_watermark/qw/args.c,149
unsigned int portmask 44,1822
usage(48,1863
parse_portmask(56,2084
check_core_count(62,2183
check_portmask_value(69,2342
parse_qw_args(83,2697

examples/quota_watermark/qw/main.h,167
#define _MAIN_H_35,1711
#define MAIN 40,1789
#define MAIN 42,1814
enum ring_state 45,1840
    RING_READY,46,1858
    RING_OVERLOADED,47,1874
is_bit_set(60,2123

examples/quota_watermark/qw/init.c,335
static const struct rte_eth_conf port_conf 53,2010
static const struct rte_eth_rxconf rx_conf 67,2429
static const struct rte_eth_txconf tx_conf 75,2572
static struct rte_eth_fc_conf fc_conf 85,2764
void configure_eth_port(94,2959
init_dpdk(137,4553
void init_ring(150,4859
pair_ports(169,5377
setup_shared_variables(186,5835

examples/quota_watermark/qw/args.h,25
#define _ARGS_H_35,1711

examples/quota_watermark/qw/init.h,25
#define _INIT_H_35,1711

examples/quota_watermark/qw/main.c,583
#define SEND_PAUSE_FRAME(55,2058
#define SEND_PAUSE_FRAME(57,2144
#define ETHER_TYPE_FLOW_CONTROL 60,2212
struct ether_fc_frame 62,2252
    uint16_t opcode;63,2276
    uint16_t param;64,2297
int *quota;quota68,2350
unsigned int *low_watermark;low_watermark69,2362
uint8_t port_pairs[port_pairs71,2392
struct rte_ring *rings[rings73,2431
struct rte_mempool *mbuf_pool;mbuf_pool74,2488
static void send_pause_frame(77,2521
get_previous_lcore_id(122,3729
get_last_lcore_id(140,4013
receive_stage(152,4181
pipeline_stage(206,5695
send_stage(264,7346
MAIN(307,8497

examples/quota_watermark/include/conf.h,257
#define _CONF_H_35,1711
#define RING_SIZE 37,1729
#define MAX_PKT_QUOTA 38,1752
#define RX_DESC_PER_QUEUE 40,1778
#define TX_DESC_PER_QUEUE 41,1810
#define MBUF_SIZE 43,1843
#define MBUF_PER_POOL 44,1921
#define QUOTA_WATERMARK_MEMZONE_NAME 46,1949

examples/quota_watermark/qwctl/qwctl.c,127
int *quota;quota57,2065
unsigned int *low_watermark;low_watermark58,2077
setup_shared_variables(62,2120
int MAIN(74,2451

examples/quota_watermark/qwctl/commands.c,905
struct cmd_help_tokens 55,2015
    cmdline_fixed_string_t verb;56,2040
cmdline_parse_token_string_t cmd_help_verb 59,2077
cmd_help_handler(63,2203
cmdline_parse_inst_t cmd_help 78,2787
struct cmd_set_tokens 93,2994
    cmdline_fixed_string_t verb;94,3018
    cmdline_fixed_string_t variable;95,3051
    uint32_t value;96,3088
cmdline_parse_token_string_t cmd_set_verb 99,3112
cmdline_parse_token_string_t cmd_set_variable 102,3223
cmdline_parse_token_num_t cmd_set_value 105,3341
cmd_set_handler(109,3461
cmdline_parse_inst_t cmd_set 147,4750
struct cmd_show_tokens 164,5035
    cmdline_fixed_string_t verb;165,5060
    cmdline_fixed_string_t variable;166,5093
cmdline_parse_token_string_t cmd_show_verb 169,5134
cmdline_parse_token_string_t cmd_show_variable 172,5248
cmd_show_handler(177,5381
cmdline_parse_inst_t cmd_show 200,6076
cmdline_parse_ctx_t qwctl_ctx[qwctl_ctx212,6308

examples/quota_watermark/qwctl/qwctl.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/quota_watermark/qwctl/commands.h,29
#define _COMMANDS_H_35,1715

examples/helloworld/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/helloworld/main.c,35
lcore_hello(52,2017
MAIN(61,2175

examples/cmdline/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/cmdline/commands.c,1099
struct object_list global_obj_list;88,3826
#define NIPQUAD_FMT 92,3909
#define NIPQUAD(93,3943
#define NIP6_FMT 101,4156
#define NIP6(102,4247
struct cmd_obj_del_show_result 124,4920
	cmdline_fixed_string_t action;125,4953
	struct object *obj;obj126,4985
static void cmd_obj_del_show_parsed(129,5010
cmdline_parse_token_string_t cmd_obj_action 155,5773
parse_token_obj_list_t cmd_obj_obj 158,5903
cmdline_parse_inst_t cmd_obj_del_show 162,6032
struct cmd_obj_add_result 175,6389
	cmdline_fixed_string_t action;176,6417
	cmdline_fixed_string_t name;177,6449
	cmdline_ipaddr_t ip;178,6479
static void cmd_obj_add_parsed(181,6505
cmdline_parse_token_string_t cmd_obj_action_add 217,7381
cmdline_parse_token_string_t cmd_obj_name 219,7500
cmdline_parse_token_ipaddr_t cmd_obj_ip 221,7610
cmdline_parse_inst_t cmd_obj_add 224,7711
struct cmd_help_result 238,8093
	cmdline_fixed_string_t help;239,8118
static void cmd_help_parsed(242,8152
cmdline_parse_token_string_t cmd_help_help 260,8858
cmdline_parse_inst_t cmd_help 263,8969
cmdline_parse_ctx_t main_ctx[main_ctx278,9379

examples/cmdline/parse_obj_list.h,418
#define _PARSE_OBJ_LIST_H_62,3343
#define OBJ_NAME_LEN_MAX 70,3536
struct object 72,3565
	SLIST_ENTRY(73,3581
struct token_obj_list_data 82,3764
	struct object_list *list;list83,3793
struct token_obj_list 86,3824
	struct cmdline_token_hdr hdr;87,3848
	struct token_obj_list_data obj_list_data;88,3879
typedef struct token_obj_list parse_token_obj_list_t;90,3925
#define TOKEN_OBJ_LIST_INITIALIZER(100,4377

examples/cmdline/parse_obj_list.c,188
struct cmdline_token_ops token_obj_list_ops 79,3694
parse_obj_list(87,3902
int complete_get_nb_obj_list(117,4554
int complete_get_elt_obj_list(130,4831
int get_help_obj_list(157,5348

examples/cmdline/main.c,18
int MAIN(82,3702

examples/cmdline/commands.h,29
#define _COMMANDS_H_35,1715

examples/vmdq/main.h,69
#define _MAIN_H_35,1711
#define MAIN 39,1760
#define MAIN 41,1785

examples/vmdq/main.c,1571
#define MAX_QUEUES 75,2567
#define NUM_MBUFS_PER_PORT 80,2705
#define MBUF_CACHE_SIZE 81,2742
#define MBUF_SIZE 82,2769
#define RX_PTHRESH 90,3099
#define RX_HTHRESH 91,3173
#define RX_WTHRESH 92,3243
#define TX_PTHRESH 99,3527
#define TX_HTHRESH 100,3602
#define TX_WTHRESH 101,3673
#define MAX_PKT_BURST 103,3751
#define RTE_TEST_RX_DESC_DEFAULT 108,3833
#define RTE_TEST_TX_DESC_DEFAULT 109,3870
#define INVALID_PORT_ID 111,3908
static uint32_t enabled_port_mask 114,3966
static uint32_t num_queues 117,4072
static uint32_t num_pools 118,4104
static const struct rte_eth_rxconf rx_conf_default 127,4449
static const struct rte_eth_txconf tx_conf_default 141,4832
static const struct rte_eth_conf vmdq_conf_default 152,5154
static unsigned lcore_ids[lcore_ids180,5834
static uint8_t ports[ports181,5876
static unsigned num_ports 182,5916
volatile unsigned long rxPackets[rxPackets185,6047
const uint16_t vlan_tags[vlan_tags187,6102
static struct ether_addr vmdq_ports_eth_addr[vmdq_ports_eth_addr199,6433
#define MAX_QUEUE_NUM_10G 201,6498
#define MAX_QUEUE_NUM_1G 202,6528
#define MAX_POOL_MAP_NUM_10G 203,6555
#define MAX_POOL_MAP_NUM_1G 204,6587
#define MAX_POOL_NUM_10G 205,6618
#define MAX_POOL_NUM_1G 206,6646
get_eth_conf(210,6868
validate_num_pools(249,8062
port_init(283,8799
vmdq_parse_num_pools(346,10631
parse_portmask(363,10875
vmdq_usage(381,11172
vmdq_parse_args(390,11405
update_mac_address(442,12459
sighup_handler(460,12915
lcore_main(477,13291
static unsigned check_ports_num(552,15324
MAIN(576,15961

examples/l3fwd-cuckoo/parallel.c,209
using namespace std;6,95
void matrix_multiply(20,596
void parallel_matrix_multiply(37,962
int main(52,1307
double** create_matrix(85,2381
void destroy_matrix(96,2616
double** initialize_matrix(108,2882

examples/l3fwd-cuckoo/main.h,47
#define _MAIN_H_35,1715
#define MAIN 37,1733

examples/l3fwd-cuckoo/main.c,9825
#define APP_LOOKUP_EXACT_MATCH 78,2649
#define APP_LOOKUP_LPM 79,2691
#define APP_LOOKUP_CUCKOO 81,2741
#define APP_LOOKUP_METHOD 83,2802
#define DO_RFC_1812_CHECKS89,3011
#define APP_LOOKUP_METHOD 92,3065
#define ENABLE_MULTI_BUFFER_OPTIMIZE	95,3136
#define IPv6_BYTES_FMT 111,3528
#define IPv6_BYTES(113,3652
#define RTE_LOGTYPE_L3FWD 121,3850
#define MAX_JUMBO_PKT_LEN 123,3895
#define IPV6_ADDR_LEN 125,3928
#define MEMPOOL_CACHE_SIZE 127,3954
#define MBUF_SIZE 129,3986
#define NB_MBUF 137,4353
#define RX_PTHRESH 150,4893
#define RX_HTHRESH 151,4967
#define RX_WTHRESH 152,5037
#define TX_PTHRESH 159,5321
#define TX_HTHRESH 160,5396
#define TX_WTHRESH 161,5467
#define MAX_PKT_BURST 163,5545
#define BURST_TX_DRAIN_US 164,5574
#define NB_SOCKETS 166,5633
#define PREFETCH_OFFSET	169,5728
#define RTE_TEST_RX_DESC_DEFAULT 174,5811
#define RTE_TEST_TX_DESC_DEFAULT 175,5848
static uint16_t nb_rxd 176,5885
static uint16_t nb_txd 177,5936
static struct ether_addr ports_eth_addr[ports_eth_addr180,6022
static uint32_t enabled_port_mask 183,6110
static int promiscuous_on 184,6149
static int numa_on 185,6234
static int ipv6 188,6345
struct mbuf_table 191,6408
	uint16_t len;192,6428
	struct rte_mbuf *m_table[m_table193,6443
struct lcore_rx_queue 196,6489
	uint8_t port_id;197,6513
	uint8_t queue_id;198,6531
} __rte_cache_aligned;199,6550
#define MAX_RX_QUEUE_PER_LCORE 201,6574
#define MAX_TX_QUEUE_PER_PORT 202,6608
#define MAX_RX_QUEUE_PER_PORT 203,6655
#define MAX_LCORE_PARAMS 205,6690
struct lcore_params 206,6720
	uint8_t port_id;207,6742
	uint8_t queue_id;208,6760
	uint8_t lcore_id;209,6779
} __rte_cache_aligned;210,6798
static struct lcore_params lcore_params_array[lcore_params_array212,6822
static struct lcore_params lcore_params_array_default[lcore_params_array_default213,6887
static struct lcore_params * lcore_params 225,7059
static uint16_t nb_lcore_params 226,7131
static struct rte_eth_conf port_conf;230,7282
static const struct rte_eth_rxconf rx_conf 232,7321
static struct rte_eth_txconf tx_conf 242,7471
static struct rte_mempool * pktmbuf_pool[pktmbuf_pool257,7789
struct ipv4_5tuple 261,7939
        uint32_t ip_dst;262,7960
        uint32_t ip_src;263,7985
        uint16_t port_dst;264,8010
        uint16_t port_src;265,8037
        uint8_t  proto;266,8064
union ipv4_5tuple_host 269,8120
		uint8_t  pad0;271,8155
		uint8_t  proto;272,8172
		uint16_t pad1;273,8190
		uint32_t ip_src;274,8207
		uint32_t ip_dst;275,8226
		uint16_t port_src;276,8245
		uint16_t port_dst;277,8266
	__m128i xmm;279,8291
#define XMM_NUM_IN_IPV6_5TUPLE 282,8309
struct ipv6_5tuple 284,8343
        uint8_t  ip_dst[ip_dst285,8364
        uint8_t  ip_src[ip_src286,8404
        uint16_t port_dst;287,8444
        uint16_t port_src;288,8471
        uint8_t  proto;289,8498
union ipv6_5tuple_host 292,8554
		uint16_t pad0;294,8589
		uint8_t  proto;295,8606
		uint8_t  pad1;296,8624
		uint8_t  ip_src[ip_src297,8641
		uint8_t  ip_dst[ip_dst298,8675
		uint16_t port_src;299,8709
		uint16_t port_dst;300,8730
		uint64_t reserve;301,8751
	__m128i xmm[xmm303,8775
#define DEFAULT_HASH_FUNC 312,8936
#define DEFAULT_HASH_FUNC 315,9010
struct ipv4_l3fwd_route 318,9060
	struct ipv4_5tuple key;319,9086
	uint8_t if_out;320,9111
struct ipv6_l3fwd_route 323,9132
	struct ipv6_5tuple key;324,9158
	uint8_t if_out;325,9183
static struct ipv4_l3fwd_route ipv4_l3fwd_route_array[ipv4_l3fwd_route_array328,9204
static struct ipv6_l3fwd_route ipv6_l3fwd_route_array[ipv6_l3fwd_route_array335,9532
typedef struct rte_hash lookup_struct_t;357,10340
static lookup_struct_t *ipv4_l3fwd_lookup_struct[ipv4_l3fwd_lookup_struct358,10381
static lookup_struct_t *ipv6_l3fwd_lookup_struct[ipv6_l3fwd_lookup_struct359,10443
#define L3FWD_HASH_ENTRIES	363,10578
#define L3FWD_HASH_ENTRIES	366,10720
#define HASH_ENTRY_NUMBER_DEFAULT	368,10767
static uint32_t hash_entry_number 370,10822
ipv4_hash_crc(373,10909
ipv6_hash_crc(399,11694
#define IPV4_L3FWD_NUM_ROUTES 441,13357
#define IPV6_L3FWD_NUM_ROUTES 444,13460
static uint8_t ipv4_l3fwd_out_if[L3FWD_HASH_ENTRIES] __rte_cache_aligned;447,13563
static uint8_t ipv6_l3fwd_out_if[L3FWD_HASH_ENTRIES] __rte_cache_aligned;448,13637
#define CUCKOO_KEY_TYPE 456,13862
#define CUCKOO_VAL_TYPE 457,13902
#define MAX_FIB_ENTRIES 458,13939
#define NANO_PER_SEC 460,13981
#define BURST_SIZE_DEFAULT 461,14020
#define MAX_UPDATE_FREQ 462,14050
#define CUCKOO_HASH 464,14098
class ip_metadata466,14200
  bool operator==(ip_metadata::operator==470,14252
  uint32_t ip;ip_metadata::ip475,14390
  uint16_t mask;ip_metadata::mask476,14405
  uint16_t port;ip_metadata::port477,14422
class port_mac480,14443
  bool operator==(port_mac::operator==483,14468
  uint32_t port;port_mac::port487,14573
  uint64_t mac;port_mac::mac488,14590
static CUCKOO_HASH ipv4_port_mac_lookup[ipv4_port_mac_lookup491,14610
static uint32_t update_freq 492,14663
static uint32_t burst_size 493,14696
static uint32_t update_lcore_count 494,14745
#define NUM_FIB_ENTRIES 498,14815
#define NUM_PORT_ENTRIES 499,14843
#define IFLIP(500,14870
#define MFLIP(506,15043
struct ipv4_l3fwd_route_mac 514,15286
  uint32_t ip;ipv4_l3fwd_route_mac::ip515,15316
  uint32_t mask;ipv4_l3fwd_route_mac::mask516,15331
  uint64_t mac;ipv4_l3fwd_route_mac::mac517,15348
static struct ipv4_l3fwd_route_mac ipv4_l3fwd_route_mac_array[ipv4_l3fwd_route_mac_array520,15368
struct ipv4_l3fwd_route 577,17851
	uint32_t ip;ipv4_l3fwd_route::ip578,17877
	uint8_t  depth;ipv4_l3fwd_route::depth579,17891
	uint8_t  if_out;ipv4_l3fwd_route::if_out580,17908
struct ipv6_l3fwd_route 583,17930
	uint8_t ip[ipv6_l3fwd_route::ip584,17956
	uint8_t  depth;ipv6_l3fwd_route::depth585,17973
	uint8_t  if_out;ipv6_l3fwd_route::if_out586,17990
static struct ipv4_l3fwd_route ipv4_l3fwd_route_array[ipv4_l3fwd_route_array589,18012
static struct ipv6_l3fwd_route ipv6_l3fwd_route_array[ipv6_l3fwd_route_array600,18276
#define IPV4_L3FWD_NUM_ROUTES 611,18700
#define IPV6_L3FWD_NUM_ROUTES 613,18802
#define IPV4_L3FWD_LPM_MAX_RULES 616,18905
#define IPV6_L3FWD_LPM_MAX_RULES 617,18951
#define IPV6_L3FWD_LPM_NUMBER_TBL8S 618,18997
typedef struct rte_lpm lookup_struct_t;620,19044
typedef struct rte_lpm6 lookup6_struct_t;621,19084
static lookup_struct_t *ipv4_l3fwd_lookup_struct[ipv4_l3fwd_lookup_struct622,19126
static lookup6_struct_t *ipv6_l3fwd_lookup_struct[ipv6_l3fwd_lookup_struct623,19188
struct lcore_conf 626,19259
	uint16_t n_rx_queue;lcore_conf::n_rx_queue627,19279
	struct lcore_rx_queue rx_queue_list[lcore_conf::rx_queue_list628,19301
	uint16_t tx_queue_id[lcore_conf::tx_queue_id629,19363
	struct mbuf_table tx_mbufs[lcore_conf::tx_mbufs630,19404
  CUCKOO_HASH *cuckoo_lookup;lcore_conf::cuckoo_lookup633,19506
  lookup_struct_t * ipv4_lookup_struct;lcore_conf::ipv4_lookup_struct635,19542
  lookup6_struct_t * ipv6_lookup_struct;lcore_conf::ipv6_lookup_struct637,19624
  lookup_struct_t * ipv6_lookup_struct;lcore_conf::ipv6_lookup_struct639,19671
} __rte_cache_aligned;642,19725
static struct lcore_conf lcore_conf[lcore_conf644,19749
send_burst(648,19871
send_single_packet(669,20338
is_valid_ipv4_pkt(694,20819
static __m128i mask0;734,21924
static __m128i mask1;735,21946
static __m128i mask2;736,21968
get_ipv4_dst_port(738,22012
get_ipv6_dst_port(753,22593
static __m128i mask0;778,23627
get_next_hop(780,23672
get_ipv4_dst_port(828,24972
get_ipv6_dst_port(838,25277
#define MASK_ALL_PKTS 850,25742
#define EXECLUDE_1ST_PKT 851,25771
#define EXECLUDE_2ND_PKT 852,25800
#define EXECLUDE_3RD_PKT 853,25829
#define EXECLUDE_4TH_PKT 854,25858
simple_ipv4_fwd_4pkts(857,25908
static inline void get_ipv6_5tuple(1006,32096
simple_ipv6_fwd_4pkts(1024,32955
#define MASK_ALL_PKTS 1096,36334
#define EXECLUDE_1ST_PKT 1097,36363
#define EXECLUDE_2ND_PKT 1098,36392
#define EXECLUDE_3RD_PKT 1099,36421
#define EXECLUDE_4TH_PKT 1100,36450
simple_ipv4_fwd_4pkts(1103,36500
l3fwd_simple_forward(1255,41773
static timespec difftime(1342,44231
update_loop(1359,44603
main_loop(1444,46975
check_lcore_params(1568,50460
check_port_config(1595,51084
get_port_n_rx_queues(1615,51504
init_lcore_rx_queues(1628,51776
print_usage(1653,52413
static int parse_max_pkt_len(1672,53208
parse_portmask(1689,53492
parse_hash_entry_number(1707,53818
parse_update_freq(1725,54185
parse_burst_size(1741,54489
parse_config(1756,54752
	enum fieldnames 1761,54841
		FLD_PORT fieldnames::FLD_PORT1762,54860
		FLD_QUEUE,fieldnames::FLD_QUEUE1763,54876
		FLD_LCORE,fieldnames::FLD_LCORE1764,54889
		_NUM_FLDfieldnames::_NUM_FLD1765,54902
#define CMD_LINE_OPT_CONFIG 1806,55929
#define CMD_LINE_OPT_NO_NUMA 1807,55974
#define CMD_LINE_OPT_IPV6 1808,56020
#define CMD_LINE_OPT_ENABLE_JUMBO 1809,56063
#define CMD_LINE_OPT_HASH_ENTRY_NUM 1810,56114
#define CMD_LINE_OPT_UPDATE_FREQ 1812,56199
#define CMD_LINE_OPT_BURST_SIZE 1813,56249
parse_args(1817,56380
print_ethaddr(1957,60072
static void convert_ipv4_5tuple(1970,60408
static void convert_ipv6_5tuple(1983,60774
#define BYTE_VALUE_MAX 2001,61197
#define ALL_32_BITS 2002,61224
#define BIT_8_TO_15 2003,61255
populate_ipv4_few_flow_into_table(2005,61305
#define BIT_16_TO_23 2027,62017
populate_ipv6_few_flow_into_table(2029,62068
#define NUMBER_PORT_USED 2052,62836
populate_ipv4_many_flow_into_table(2054,62882
populate_ipv6_many_flow_into_table(2097,64201
setup_hash(2132,65477
#define ALL_32_BITS 2200,67981
#define BIT_8_TO_15 2201,68012
static void setup_cuckoo(2203,68044
setup_lpm(2339,71911
init_mem(2407,73861
check_all_ports_link_status(2463,75452
#define CHECK_INTERVAL 2465,75520
#define MAX_CHECK_TIME 2466,75559
MAIN(2517,76871

examples/pktgen/app/pktgen-stats.c,128
pktgen_print_static_data(89,3797
pktgen_get_link_status(213,9511
pktgen_page_stats(244,10225
pktgen_process_stats(359,15148

examples/pktgen/app/pktgen-pcap.h,32
#define _PKTGEN_PCAP_H_69,3391

examples/pktgen/app/pktgen.h,6494
#define _PKTGEN_H_69,3393
#define PKTGEN_VERSION	156,5234
#define PKTGEN_APP_NAME	157,5267
#define PKTGEN_CREATED_BY	158,5302
#define MAX_MATRIX_ENTRIES 160,5344
#define MAX_STRING 161,5380
#define Million	162,5416
#define Mega	163,5466
#define JITTER_CHECK 166,5538
#define iBitsTotal(168,5562
#define oBitsTotal(170,5666
#define _do(173,5771
#define foreach_port(175,5815
typedef enum { PACKET_CONSUMED 187,6141
typedef enum { PACKET_CONSUMED = 0, UNKNOWN_PACKET 187,6141
typedef enum { PACKET_CONSUMED = 0, UNKNOWN_PACKET = 0xEEEE,xEEEE187,6141
typedef enum { PACKET_CONSUMED = 0, UNKNOWN_PACKET = 0xEEEE, DROP_PACKET 187,6141
typedef enum { PACKET_CONSUMED = 0, UNKNOWN_PACKET = 0xEEEE, DROP_PACKET = 0xFFFE,xFFFE187,6141
typedef enum { PACKET_CONSUMED = 0, UNKNOWN_PACKET = 0xEEEE, DROP_PACKET = 0xFFFE, FREE_PACKET 187,6141
typedef enum { PACKET_CONSUMED = 0, UNKNOWN_PACKET = 0xEEEE, DROP_PACKET = 0xFFFE, FREE_PACKET = 0xFFFF xFFFF187,6141
typedef enum { PACKET_CONSUMED = 0, UNKNOWN_PACKET = 0xEEEE, DROP_PACKET = 0xFFFE, FREE_PACKET = 0xFFFF } pktType_e;187,6141
	MAX_SCRN_ROWS	190,6266
	MAX_SCRN_COLS	191,6289
	COLUMN_WIDTH_0	193,6314
	COLUMN_WIDTH_1	194,6338
	PORT_STATE_ROWS	197,6399
	LINK_STATE_ROWS	198,6423
	PKT_SIZE_ROWS	199,6447
	PKT_TOTALS_ROWS	200,6469
	IP_ADDR_ROWS	201,6493
	PORT_STATE_ROW	203,6516
	LINK_STATE_ROW	204,6539
	LINK_STATE_ROW			= (PORT_STATE_ROW 204,6539
	LINK_STATE_ROW			= (PORT_STATE_ROW + PORT_STATE_ROWS)204,6539
	PKT_SIZE_ROW	205,6595
	PKT_SIZE_ROW			= (LINK_STATE_ROW 205,6595
	PKT_SIZE_ROW			= (LINK_STATE_ROW + LINK_STATE_ROWS)205,6595
	PKT_TOTALS_ROW	206,6649
	PKT_TOTALS_ROW			= (PKT_SIZE_ROW 206,6649
	PKT_TOTALS_ROW			= (PKT_SIZE_ROW + PKT_SIZE_ROWS)206,6649
	IP_ADDR_ROW	207,6701
	IP_ADDR_ROW				= (PKT_TOTALS_ROW 207,6701
	IP_ADDR_ROW				= (PKT_TOTALS_ROW + PKT_TOTALS_ROWS)207,6701
	DEFAULT_NETMASK	209,6756
	DEFAULT_NETMASK			= 0xFFFFFF00,xFFFFFF00209,6756
	DEFAULT_IP_ADDR	210,6789
	DEFAULT_TX_COUNT	211,6837
	DEFAULT_TX_RATE	212,6874
	DEFAULT_PRIME_COUNT	213,6900
	DEFAULT_SRC_PORT	214,6927
	DEFAULT_DST_PORT	215,6954
	DEFAULT_PKT_NUMBER	216,6981
	DEFAULT_PKT_NUMBER		= 0x012345678,x012345678216,6981
	DEFAULT_ACK_NUMBER	217,7017
	DEFAULT_ACK_NUMBER		= 0x012345690,x012345690217,7017
	DEFAULT_WND_SIZE	218,7053
	MIN_VLAN_ID	219,7080
	MAX_VLAN_ID	220,7101
	DEFAULT_VLAN_ID	221,7125
	DEFAULT_VLAN_ID			= MIN_VLAN_ID,221,7125
	MAX_ETHER_TYPE_SIZE	222,7159
	MAX_ETHER_TYPE_SIZE		= 0x600,x600222,7159
	OVERHEAD_FUDGE_VALUE	223,7190
	DEFAULT_PORTS_PER_PAGE	225,7219
	VLAN_TAG_SIZE	226,7248
	MAX_PRIME_COUNT	227,7270
	NUM_SEQ_PKTS	229,7295
	NUM_EXTRA_TX_PKTS	230,7362
	FIRST_SEQ_PKT	232,7419
	SINGLE_PKT	233,7441
	SINGLE_PKT				= (FIRST_SEQ_PKT 233,7441
	SINGLE_PKT				= (FIRST_SEQ_PKT + NUM_SEQ_PKTS)233,7441
	PING_PKT	234,7497
	PING_PKT				= (SINGLE_PKT 234,7497
	RANGE_PKT	235,7541
	RANGE_PKT				= (PING_PKT 235,7541
	EXTRA_TX_PKT	236,7584
	EXTRA_TX_PKT			= (RANGE_PKT 236,7584
	NUM_TOTAL_PKTS	237,7630
	NUM_TOTAL_PKTS			= (EXTRA_TX_PKT 237,7630
	NUM_TOTAL_PKTS			= (EXTRA_TX_PKT + NUM_EXTRA_TX_PKTS)237,7630
	ALL_PORTS	239,7687
	ALL_PORTS				= ((1LL LL239,7687
	ALL_PORTS				= ((1LL << RTE_MAX_ETHPORTS)239,7687
	INTER_FRAME_GAP	240,7736
	PKT_PREAMBLE_SIZE	241,7761
	FCS_SIZE	242,7786
	MIN_PKT_SIZE	243,7804
	MIN_PKT_SIZE			= (ETHER_MIN_LEN 243,7804
	MIN_PKT_SIZE			= (ETHER_MIN_LEN - FCS_SIZE)243,7804
	MAX_PKT_SIZE	244,7850
	MAX_PKT_SIZE			= (ETHER_MAX_LEN 244,7850
	MAX_PKT_SIZE			= (ETHER_MAX_LEN - FCS_SIZE)244,7850
	MAX_RX_QUEUES	246,7897
	MAX_TX_QUEUES	247,7947
	PCAP_PAGE_SIZE	249,7998
	SOCKET0	251,8061
typedef struct rte_mbuf	rte_mbuf_t;254,8122
	struct ether_addr	addr;257,8175
	uint64_t			u64;258,8200
} ethaddr_t;259,8217
#define MAX_PORT_DESC_SIZE	261,8231
typedef struct pktgen_s 264,8297
	struct cmdline		  * cl;265,8323
	char				  * cmd_filename;266,8393
	void				  * L;267,8456
	char				  * hostname;268,8502
	uint64_t				coremask;269,8548
	int32_t					socket_port;271,8601
	uint32_t				enabled_port_mask;272,8652
	uint32_t				blinklist;273,8714
	uint32_t				flags;274,8779
	uint16_t				ident;275,8822
	uint16_t				last_row;276,8870
	uint16_t				nb_ports;277,8933
	uint8_t					starting_port;278,8996
	uint8_t					ending_port;279,9058
	uint8_t					nb_ports_per_page;280,9116
	uint16_t				nb_rxd;282,9193
	uint16_t				nb_txd;283,9255
	uint16_t				portNum;284,9318
	uint16_t				port_cnt;285,9370
	uint64_t				hz;286,9433
	int						(*callout)callout288,9492
	void				  * callout_arg;289,9534
	struct rte_pci_addr		blacklist[blacklist291,9561
	struct rte_pci_addr		portlist[portlist292,9612
	uint8_t				  * portdesc[portdesc293,9662
	uint32_t				portdesc_cnt;294,9706
	uint32_t				blacklist_cnt;295,9733
	l2p_t				  * l2p;298,9788
	port_info_t				info[info300,9808
	lc_info_t				core_info[core_info301,9873
	uint16_t				core_cnt;302,9913
	uint16_t				pad0;303,9936
	lscpu_t				  * lscpu;304,9955
	char				  * uname;305,9978
	eth_stats_t				cumm_rate_totals;306,9998
	pthread_t				thread;308,10065
	uint64_t				counter;310,10131
	uint64_t				mem_used;311,10179
	uint64_t				total_mem_used;312,10251
	int32_t					argc;313,10323
	char				  * argv[argv314,10373
	capture_t				capture[capture316,10421
} pktgen_t;317,10508
	DO_TX_CLEANUP	320,10543
	DO_TX_CLEANUP			= 0x00000001,x00000001320,10543
	CLEAR_FAST_ALLOC_FLAG	321,10599
	CLEAR_FAST_ALLOC_FLAG	= 0x00000002,x00000002321,10599
	DO_TX_FLUSH	322,10674
	DO_TX_FLUSH				= 0x00000004	x00000004322,10674
	PRINT_LABELS_FLAG	326,10799
	MAC_FROM_ARP_FLAG	327,10880
	PROMISCUOUS_ON_FLAG	328,10963
	NUMA_SUPPORT_FLAG	329,11031
	IS_SERVER_FLAG	330,11093
	ENABLE_GUI_FLAG	331,11152
	LUA_SHELL_FLAG	332,11216
	TX_DEBUG_FLAG	333,11273
	FAKE_PORTS_FLAG	334,11328
	BLINK_PORTS_FLAG	335,11388
	ENABLE_THEME_FLAG	336,11449
	CONFIG_PAGE_FLAG	338,11522
	SEQUENCE_PAGE_FLAG	339,11590
	RANGE_PAGE_FLAG	340,11666
	PCAP_PAGE_FLAG	341,11730
	CPU_PAGE_FLAG	342,11792
	RND_BITFIELD_PAGE_FLAG	343,11853
	LOG_PAGE_FLAG	344,11932
#define	PAGE_MASK_BITS	347,12004
struct cmdline_etheraddr 351,12181
	uint8_t	mac[mac352,12208
typedef struct cmdline_etheraddr cmdline_etheraddr_t;354,12228
pktgen_set_port_flags(373,12940
pktgen_clr_port_flags(382,13196
pktgen_set_q_flags(391,13453
pktgen_clr_q_flags(400,13717
pktgen_version(414,14098
strdupf(422,14280
do_command(440,14723
#define MEMPOOL_F_DMA 463,15123

examples/pktgen/app/pktgen-main.h,32
#define _PKTGEN_MAIN_H_69,3398

examples/pktgen/app/xorshift128plus.h,108
#define _XORSHIFT128PLUS_H_4,86
uint64_t xor_seed[xor_seed25,885
static inline uint64_t xor_next(27,910

examples/pktgen/app/pktgen-ipv6.c,57
pktgen_ipv6_ctor(87,3728
pktgen_process_ping6(121,4650

examples/pktgen/app/pktgen-constants.h,643
#define _PKTGEN_CONSTANTS_H_69,3396
	DEFAULT_PKT_BURST	75,3457
	DEFAULT_RX_DESC	76,3536
	DEFAULT_RX_DESC			= (DEFAULT_PKT_BURST 76,3536
	DEFAULT_TX_DESC	77,3583
	DEFAULT_TX_DESC			= DEFAULT_RX_DESC,77,3583
	MAX_MBUFS_PER_PORT	79,3622
	MAX_MBUFS_PER_PORT		= (DEFAULT_TX_DESC 79,3622
	MAX_SPECIAL_MBUFS	80,3709
	MBUF_CACHE_SIZE	81,3735
	MBUF_CACHE_SIZE			= (MAX_MBUFS_PER_PORT/MAX_MBUFS_PER_PORT81,3735
	DEFAULT_BUFF_SIZE	84,3782
	MBUF_SIZE	85,3810
	MBUF_SIZE				= (DEFAULT_BUFF_SIZE 85,3810
	MBUF_SIZE				= (DEFAULT_BUFF_SIZE - sizeof(85,3810
	MBUF_SIZE				= (DEFAULT_BUFF_SIZE - sizeof(struct rte_mbuf)85,3810
	NUM_Q	87,3874

examples/pktgen/app/pktgen-gre.c,305
pktgen_gre_hdr_ctor(87,3792
#define GRE_SRC_ADDR	104,4295
#define GRE_DST_ADDR	105,4355
#undef GRE_SRC_ADDR108,4491
#undef GRE_DST_ADDR109,4511
pktgen_gre_ether_hdr_ctor(166,6165
#define GRE_SRC_ADDR	183,6680
#define GRE_DST_ADDR	184,6740
#undef GRE_SRC_ADDR187,6876
#undef GRE_DST_ADDR188,6896

examples/pktgen/app/pktgen-dump.h,66
#define _PKTGEN_DUMP_H_69,3391
#define MAX_DUMP_PACKETS	74,3440

examples/pktgen/app/pktgen-ipv4.h,32
#define _PKTGEN_IPV4_H_69,3398

examples/pktgen/app/pktgen-arp.h,31
#define _PKTGEN_ARP_H_69,3397

examples/pktgen/app/pktgen-gre.h,31
#define _PKTGEN_GRE_H_69,3397

examples/pktgen/app/pktgen-udp.h,31
#define _PKTGEN_UDP_H_69,3397

examples/pktgen/app/pktgen-random.h,185
#define _PKTGEN_RANDOM_H_69,3400
#define MAX_RND_BITFIELDS	79,3534
#define BITFIELD_T	81,3565
#define MAX_BITFIELD_SIZE	82,3596
typedef BITFIELD_T (*rnd_func_t)rnd_func_t103,4296

examples/pktgen/app/commands.c,29705
cmdline_parse_ctx_t main_ctx[main_ctx119,5449
cmd_port_display(135,5804
cmdline_pause(173,6658
const char * help_info[help_info187,6918
struct cmd_help_result 349,18526
	cmdline_fixed_string_t help;350,18551
static void cmd_help_parsed(365,18849
cmdline_parse_token_string_t cmd_help_help 402,19673
cmdline_parse_inst_t cmd_help 405,19784
struct cmd_theme_state_result 417,20091
	cmdline_fixed_string_t theme;418,20123
	cmdline_fixed_string_t onOff;419,20154
static void cmd_theme_state_parsed(434,20401
cmdline_parse_token_string_t cmd_theme_theme 444,20656
cmdline_parse_token_string_t cmd_theme_onOff 446,20777
cmdline_parse_inst_t cmd_theme_state 449,20926
struct cmd_theme_result 462,21189
	cmdline_fixed_string_t theme;463,21215
	cmdline_fixed_string_t item;464,21246
	cmdline_fixed_string_t fg;465,21276
	cmdline_fixed_string_t bg;466,21304
	cmdline_fixed_string_t attr;467,21332
static void cmd_theme_parsed(482,21586
cmdline_parse_token_string_t cmd_theme_data 491,21845
cmdline_parse_token_string_t cmd_theme_item 493,21959
cmdline_parse_token_string_t cmd_theme_fg 495,22069
cmdline_parse_token_string_t cmd_theme_bg 497,22175
cmdline_parse_token_string_t cmd_theme_attr 499,22281
cmdline_parse_inst_t cmd_theme 502,22392
struct cmd_theme_show_result 518,22734
	cmdline_fixed_string_t theme_show;519,22765
static void cmd_theme_show_parsed(534,23029
cmdline_parse_token_string_t cmd_theme_show_data 541,23203
cmdline_parse_inst_t cmd_theme_show 544,23338
struct cmd_theme_save_result 556,23572
	cmdline_fixed_string_t theme_save;557,23603
	cmdline_fixed_string_t filename;558,23639
static void cmd_theme_save_parsed(573,23888
cmdline_parse_token_string_t cmd_theme_save_data 582,24128
cmdline_parse_token_string_t cmd_theme_save_filename 584,24262
cmdline_parse_inst_t cmd_theme_save 587,24391
struct cmd_save_result 600,24670
	cmdline_fixed_string_t save;601,24695
	cmdline_fixed_string_t filename;602,24725
static void cmd_save_parsed(617,24975
cmdline_parse_token_string_t cmd_save_data 626,25197
cmdline_parse_token_string_t cmd_save_filename 628,25307
cmdline_parse_inst_t cmd_save 631,25424
struct cmd_scripting_result 644,25673
	cmdline_fixed_string_t script;645,25703
	cmdline_fixed_string_t filename;646,25735
static void cmd_script_parsed(661,26006
cmdline_parse_token_string_t cmd_script_cmds 677,26402
cmdline_parse_token_string_t cmd_script_filename 679,26523
cmdline_parse_inst_t cmd_script 682,26648
struct cmd_ping4_result 695,26909
	cmdline_fixed_string_t ping4;696,26935
	cmdline_portlist_t portlist;697,26966
static void cmd_ping4_parsed(712,27229
cmdline_parse_token_string_t cmd_set_ping4 723,27508
cmdline_parse_token_portlist_t cmd_ping4_portlist 725,27621
cmdline_parse_inst_t cmd_ping4 728,27738
struct cmd_ping6_result 742,28014
	cmdline_fixed_string_t ping6;743,28040
	cmdline_portlist_t portlist;744,28071
static void cmd_ping6_parsed(759,28317
cmdline_parse_token_string_t cmd_set_ping6 770,28596
cmdline_parse_token_portlist_t cmd_ping6_portlist 772,28709
cmdline_parse_inst_t cmd_ping6 775,28826
struct cmd_set_range_result 789,29088
	cmdline_fixed_string_t range;790,29118
	cmdline_portlist_t portlist;791,29149
	cmdline_fixed_string_t what;792,29179
static void cmd_set_range_parsed(807,29432
cmdline_parse_token_string_t cmd_set_range 820,29747
cmdline_parse_token_portlist_t cmd_set_range_portlist 822,29864
cmdline_parse_token_string_t cmd_set_range_what 824,29988
cmdline_parse_inst_t cmd_range 827,30126
struct cmd_rnd_result 842,30429
	cmdline_fixed_string_t rnd;843,30453
	cmdline_portlist_t portlist;844,30482
	uint8_t idx;845,30512
	uint8_t off;846,30526
	cmdline_fixed_string_t mask;847,30540
static void cmd_rnd_parsed(862,30772
cmdline_parse_token_string_t cmd_rnd_rnd 891,31647
cmdline_parse_token_portlist_t cmd_rnd_portlist 893,31752
cmdline_parse_token_num_t cmd_rnd_idx 895,31864
cmdline_parse_token_num_t cmd_rnd_off 897,31963
cmdline_parse_token_string_t cmd_rnd_mask 899,32062
cmdline_parse_inst_t cmd_rnd 902,32169
struct cmd_set_geometry_result 918,32506
	cmdline_fixed_string_t geometry;919,32539
	cmdline_fixed_string_t what;920,32573
static void cmd_set_geometry_parsed(935,32855
cmdline_parse_token_string_t cmd_set_geometry 962,33618
cmdline_parse_token_string_t cmd_set_geometry_what 964,33747
cmdline_parse_inst_t cmd_geometry 967,33872
struct cmd_dev_result 980,34149
	cmdline_fixed_string_t dev;981,34173
static void cmd_dev_parsed(996,34425
cmdline_parse_token_string_t cmd_dev_cmds 1003,34625
cmdline_parse_inst_t cmd_dev 1006,34737
struct cmd_pci_result 1018,34948
	cmdline_fixed_string_t pci;1019,34972
static void cmd_pci_parsed(1034,35224
cmdline_parse_token_string_t cmd_pci_cmds 1041,35420
cmdline_parse_inst_t cmd_pci 1044,35532
struct cmd_dest_mac_result 1056,35743
	cmdline_fixed_string_t dst_mac;1057,35772
	cmdline_fixed_string_t what;1058,35805
	cmdline_portlist_t portlist;1059,35835
	cmdline_etheraddr_t addr;1060,35865
static void cmd_dest_mac_parsed(1075,36138
cmdline_parse_token_string_t cmd_set_dest_mac 1087,36454
cmdline_parse_token_string_t cmd_dest_mac_what 1089,36577
cmdline_parse_token_portlist_t cmd_dest_mac_portlist 1091,36708
cmdline_parse_token_etheraddr_t cmd_dest_mac_addr 1093,36830
cmdline_parse_inst_t cmd_dest_mac 1096,36947
struct cmd_src_mac_result 1111,37302
	cmdline_fixed_string_t src_mac;1112,37330
	cmdline_fixed_string_t what;1113,37363
	cmdline_portlist_t portlist;1114,37393
	cmdline_etheraddr_t addr;1115,37423
static void cmd_src_mac_parsed(1130,37674
cmdline_parse_token_string_t cmd_set_src_mac 1142,37987
cmdline_parse_token_string_t cmd_src_mac_what 1144,38108
cmdline_parse_token_portlist_t cmd_src_mac_portlist 1146,38237
cmdline_parse_token_etheraddr_t cmd_src_mac_addr 1148,38357
cmdline_parse_inst_t cmd_src_mac 1151,38472
struct cmd_src_ip_result 1166,38821
	cmdline_fixed_string_t src_ip;1167,38848
	cmdline_fixed_string_t what;1168,38880
	cmdline_portlist_t portlist;1169,38910
	cmdline_ipaddr_t ipaddr;1170,38940
static void cmd_src_ip_parsed(1185,39181
cmdline_parse_token_string_t cmd_set_src_ip 1197,39493
cmdline_parse_token_string_t cmd_src_ip_what 1199,39610
cmdline_parse_token_portlist_t cmd_src_ip_portlist 1201,39737
cmdline_parse_token_ipaddr_t cmd_src_ip_addr 1203,39855
cmdline_parse_inst_t cmd_src_ip 1206,39962
struct cmd_dst_ip_result 1221,40303
	cmdline_fixed_string_t dst_ip;1222,40330
	cmdline_fixed_string_t what;1223,40362
	cmdline_portlist_t portlist;1224,40392
	cmdline_ipaddr_t ipaddr;1225,40422
static void cmd_dst_ip_parsed(1240,40673
cmdline_parse_token_string_t cmd_set_dst_ip 1252,40985
cmdline_parse_token_string_t cmd_dst_ip_what 1254,41102
cmdline_parse_token_portlist_t cmd_dst_ip_portlist 1256,41229
cmdline_parse_token_ipaddr_t cmd_dst_ip_addr 1258,41347
cmdline_parse_inst_t cmd_dst_ip 1261,41454
struct cmd_src_port_result 1276,41795
	cmdline_fixed_string_t src_port;1277,41824
	cmdline_fixed_string_t what;1278,41858
	cmdline_portlist_t portlist;1279,41888
	uint16_t port;1280,41918
static void cmd_src_port_parsed(1295,42151
cmdline_parse_token_string_t cmd_set_src_port 1307,42466
cmdline_parse_token_string_t cmd_src_port_what 1309,42591
cmdline_parse_token_portlist_t cmd_src_port_portlist 1311,42722
cmdline_parse_token_num_t cmd_src_port_addr 1313,42844
cmdline_parse_inst_t cmd_src_port 1316,42957
struct cmd_dst_port_result 1331,43310
	cmdline_fixed_string_t dst_port;1332,43339
	cmdline_fixed_string_t what;1333,43373
	cmdline_portlist_t portlist;1334,43403
	uint16_t port;1335,43433
static void cmd_dst_port_parsed(1350,43678
cmdline_parse_token_string_t cmd_set_dst_port 1362,43993
cmdline_parse_token_string_t cmd_dst_port_what 1364,44118
cmdline_parse_token_portlist_t cmd_dst_port_portlist 1366,44249
cmdline_parse_token_num_t cmd_dst_port_addr 1368,44371
cmdline_parse_inst_t cmd_dst_port 1371,44484
struct cmd_vlan_id_result 1386,44837
	cmdline_fixed_string_t vlan_id;1387,44865
	cmdline_fixed_string_t what;1388,44898
	cmdline_portlist_t portlist;1389,44928
	uint16_t id;1390,44958
static void cmd_vlan_id_parsed(1405,45178
cmdline_parse_token_string_t cmd_set_vlan_id 1417,45489
cmdline_parse_token_string_t cmd_vlan_id_what 1419,45610
cmdline_parse_token_portlist_t cmd_vlan_id_portlist 1421,45739
cmdline_parse_token_num_t cmd_vlan_id_addr 1423,45859
cmdline_parse_inst_t cmd_vlan_id 1426,45968
struct cmd_pkt_size_result 1443,46374
	cmdline_fixed_string_t pkt_size;1444,46403
	cmdline_fixed_string_t what;1445,46437
	cmdline_portlist_t portlist;1446,46467
	uint16_t size;1447,46497
static void cmd_pkt_size_parsed(1462,46722
cmdline_parse_token_string_t cmd_set_range_pkt_size 1474,47043
cmdline_parse_token_string_t cmd_pkt_size_what 1476,47174
cmdline_parse_token_portlist_t cmd_pkt_size_portlist 1478,47305
cmdline_parse_token_num_t cmd_pkt_size_addr 1480,47427
cmdline_parse_inst_t cmd_pkt_size 1483,47540
struct cmd_set_result 1498,47889
	cmdline_fixed_string_t set;1499,47913
	cmdline_portlist_t portlist;1500,47942
	cmdline_fixed_string_t what;1501,47972
	uint32_t value;1502,48002
static void cmd_set_parsed(1517,48253
cmdline_parse_token_string_t cmd_set_set 1549,49371
cmdline_parse_token_portlist_t cmd_set_portlist 1551,49476
cmdline_parse_token_string_t cmd_set_what 1553,49588
cmdline_parse_token_num_t cmd_set_value 1556,49758
cmdline_parse_inst_t cmd_set 1559,49863
struct cmd_pcap_onoff_result 1574,50227
	cmdline_fixed_string_t pcap;1575,50258
	cmdline_portlist_t portlist;1576,50288
	cmdline_fixed_string_t what;1577,50318
static void cmd_pcap_onoff_parsed(1592,50615
cmdline_parse_token_string_t cmd_set_pcap_onoff 1604,50930
cmdline_parse_token_portlist_t cmd_pcap_onoff_portlist 1606,51051
cmdline_parse_token_string_t cmd_pcap_onoff_what 1608,51177
cmdline_parse_inst_t cmd_pcap_onoff 1611,51317
struct cmd_pcap_filter_result 1625,51631
	cmdline_fixed_string_t pcap_filter;1626,51663
	cmdline_portlist_t portlist;1627,51700
	cmdline_fixed_string_t filter_string;1628,51730
static void cmd_pcap_filter_parsed(1643,52008
cmdline_parse_token_string_t cmd_set_pcap_filter 1655,52326
cmdline_parse_token_portlist_t cmd_pcap_filter_portlist 1657,52463
cmdline_parse_token_string_t cmd_pcap_filter_string 1659,52591
cmdline_parse_inst_t cmd_pcap_filter 1662,52725
struct cmd_pcap_show_result 1676,53061
	cmdline_fixed_string_t pcap_show;1677,53091
static void cmd_pcap_show_parsed(1692,53329
cmdline_parse_token_string_t cmd_set_pcap_show 1702,53674
cmdline_parse_inst_t cmd_pcap_show 1705,53804
struct cmd_pcap_index_result 1717,54061
	cmdline_fixed_string_t pcap_index;1718,54092
	uint32_t value;1719,54128
static void cmd_pcap_index_parsed(1734,54346
cmdline_parse_token_string_t cmd_set_pcap_index 1752,54917
cmdline_parse_token_num_t cmd_set_pcap_value 1754,55050
cmdline_parse_inst_t cmd_pcap_index 1757,55167
struct cmd_blink_onoff_result 1770,55465
	cmdline_fixed_string_t blink;1771,55497
	cmdline_portlist_t portlist;1772,55528
	cmdline_fixed_string_t what;1773,55558
static void cmd_blink_onoff_parsed(1788,55826
cmdline_parse_token_string_t cmd_set_blink_onoff 1804,56248
cmdline_parse_token_portlist_t cmd_blink_onoff_portlist 1806,56373
cmdline_parse_token_string_t cmd_blink_onoff_what 1808,56501
cmdline_parse_inst_t cmd_blink_onoff 1811,56643
struct cmd_garp_onoff_result 1825,56963
	cmdline_fixed_string_t garp;1826,56994
	cmdline_portlist_t portlist;1827,57024
	cmdline_fixed_string_t what;1828,57054
static void cmd_garp_onoff_parsed(1844,57398
cmdline_parse_token_string_t cmd_set_garp_onoff 1856,57713
cmdline_parse_token_portlist_t cmd_garp_onoff_portlist 1858,57834
cmdline_parse_token_string_t cmd_garp_onoff_what 1860,57960
cmdline_parse_inst_t cmd_garp_onoff 1863,58100
struct cmd_process_onoff_result 1877,58414
	cmdline_fixed_string_t process;1878,58448
	cmdline_portlist_t portlist;1879,58481
	cmdline_fixed_string_t what;1880,58511
static void cmd_process_onoff_parsed(1896,58879
cmdline_parse_token_string_t cmd_set_process_onoff 1908,59203
cmdline_parse_token_portlist_t cmd_process_onoff_portlist 1910,59336
cmdline_parse_token_string_t cmd_process_onoff_what 1912,59468
cmdline_parse_inst_t cmd_process_onoff 1915,59614
struct cmd_set_ppp_result 1929,59946
	cmdline_fixed_string_t ppp;1930,59974
	uint32_t value;1931,60003
static void cmd_set_ppp_parsed(1946,60270
cmdline_parse_token_string_t cmd_set_ppp 1955,60504
cmdline_parse_token_num_t cmd_set_ppp_value 1957,60613
cmdline_parse_inst_t cmd_set_pppp 1960,60726
struct cmd_set_port_result 1973,60977
	cmdline_fixed_string_t port;1974,61006
	uint32_t value;1975,61036
static void cmd_set_port_parsed(1990,61316
cmdline_parse_token_string_t cmd_set_port_num 1999,61554
cmdline_parse_token_num_t cmd_set_port_value 2001,61671
cmdline_parse_inst_t cmd_set_port_number 2004,61786
struct cmd_set_seq_result 2017,62054
	cmdline_fixed_string_t seq;2018,62082
	uint32_t			seqnum;2019,62111
	cmdline_portlist_t portlist;2020,62131
	cmdline_etheraddr_t daddr;2021,62161
	cmdline_etheraddr_t saddr;2022,62189
	cmdline_ipaddr_t ip_daddr;2023,62217
	cmdline_ipaddr_t ip_saddr;2024,62245
	uint32_t			sport;2025,62273
	uint32_t			dport;2026,62292
	cmdline_fixed_string_t eth;2027,62311
	cmdline_fixed_string_t proto;2028,62340
	uint16_t			vlanid;2029,62371
	uint32_t			pktsize;2030,62391
static void cmd_set_seq_parsed(2045,62676
cmdline_parse_token_string_t cmd_set_set_seq 2068,63306
cmdline_parse_token_num_t cmd_set_seqnum 2070,63419
cmdline_parse_token_portlist_t cmd_set_seq_portlist 2072,63529
cmdline_parse_token_etheraddr_t cmd_set_seq_daddr 2074,63649
cmdline_parse_token_etheraddr_t cmd_set_seq_saddr 2076,63765
cmdline_parse_token_ipaddr_t cmd_set_seq_ip_daddr 2078,63881
cmdline_parse_token_ipaddr_t cmd_set_seq_ip_saddr 2080,63995
cmdline_parse_token_num_t cmd_set_seq_sport 2082,64112
cmdline_parse_token_num_t cmd_set_seq_dport 2084,64224
cmdline_parse_token_string_t cmd_set_seq_eth 2086,64336
cmdline_parse_token_string_t cmd_set_seq_proto 2088,64455
cmdline_parse_token_num_t cmd_set_seq_vlanid 2090,64581
cmdline_parse_token_num_t cmd_set_seq_pktsize 2092,64695
cmdline_parse_inst_t cmd_seq 2095,64812
struct cmd_setip_dst_result 2119,65475
	cmdline_fixed_string_t set;2120,65505
	cmdline_fixed_string_t ip;2121,65534
	cmdline_fixed_string_t iptype;2122,65562
	cmdline_portlist_t portlist;2123,65594
	cmdline_ipaddr_t ipaddr;2124,65624
static void cmd_setip_dst_parsed(2139,65939
cmdline_parse_token_string_t cmd_set_setip_dst 2151,66262
cmdline_parse_token_string_t cmd_set_ip_dst 2153,66379
cmdline_parse_token_string_t cmd_set_iptype_dst 2155,66491
cmdline_parse_token_portlist_t cmd_set_ip_dst_portlist 2157,66612
cmdline_parse_token_ipaddr_t cmd_set_dst_ipaddr 2159,66737
cmdline_parse_inst_t cmd_setip_dst 2162,66850
struct cmd_setip_src_result 2178,67223
	cmdline_fixed_string_t set;2179,67253
	cmdline_fixed_string_t ip;2180,67282
	cmdline_fixed_string_t iptype;2181,67310
	cmdline_portlist_t portlist;2182,67342
	cmdline_ipaddr_t ipaddr;2183,67372
static void cmd_setip_src_parsed(2198,67687
cmdline_parse_token_string_t cmd_set_setip_src 2210,68010
cmdline_parse_token_string_t cmd_set_ip_src 2212,68127
cmdline_parse_token_string_t cmd_set_iptype_src 2214,68239
cmdline_parse_token_portlist_t cmd_set_ip_src_portlist 2216,68360
cmdline_parse_token_ipaddr_t cmd_set_src_ipaddr 2218,68485
cmdline_parse_inst_t cmd_setip_src 2221,68601
struct cmd_send_arp_result 2237,68974
	cmdline_fixed_string_t send;2238,69003
	cmdline_fixed_string_t arp;2239,69033
	cmdline_fixed_string_t what;2240,69062
	cmdline_portlist_t portlist;2241,69092
static void cmd_send_arp_parsed(2256,69394
cmdline_parse_token_string_t cmd_set_send_arp 2271,69802
cmdline_parse_token_string_t cmd_set_arp 2273,69919
cmdline_parse_token_string_t cmd_set_arp_what 2275,70029
cmdline_parse_token_portlist_t cmd_set_arp_portlist 2277,70150
cmdline_parse_inst_t cmd_send_arp 2280,70272
struct cmd_set_proto_result 2295,70603
	cmdline_fixed_string_t set;2296,70633
	cmdline_fixed_string_t type;2297,70662
	cmdline_portlist_t portlist;2298,70692
static void cmd_set_proto_parsed(2313,70970
cmdline_parse_token_string_t cmd_set_set_proto 2325,71279
cmdline_parse_token_string_t cmd_set_type 2327,71398
cmdline_parse_token_portlist_t cmd_set_proto_portlist 2329,71520
cmdline_parse_inst_t cmd_proto 2332,71645
struct cmd_load_result 2346,71950
	cmdline_fixed_string_t load;2347,71975
	cmdline_fixed_string_t path;2348,72005
static void cmd_set_load_parsed(2363,72297
cmdline_parse_token_string_t cmd_set_load 2375,72621
cmdline_parse_token_string_t cmd_set_path 2377,72730
cmdline_parse_inst_t cmd_load 2380,72838
struct cmd_page_result 2393,73083
	cmdline_fixed_string_t page;2394,73108
	cmdline_fixed_string_t pageType;2395,73138
static void cmd_set_page_parsed(2410,73415
cmdline_parse_token_string_t cmd_set_page 2419,73641
cmdline_parse_token_string_t cmd_set_pageType 2421,73750
cmdline_parse_inst_t cmd_page 2424,73932
struct cmd_screen_result 2437,74233
	cmdline_fixed_string_t screen;2438,74260
	cmdline_fixed_string_t onOff;2439,74292
static void cmd_screen_parsed(2454,74556
cmdline_parse_token_string_t cmd_set_screen 2463,74777
cmdline_parse_token_string_t cmd_screen_onOff 2465,74894
cmdline_parse_inst_t cmd_screen 2468,75039
struct cmd_off_result 2481,75318
	cmdline_fixed_string_t off;2482,75342
static void cmd_off_parsed(2497,75601
cmdline_parse_token_string_t cmd_set_off 2505,75790
cmdline_parse_inst_t cmd_off 2508,75896
struct cmd_on_result 2520,76122
	cmdline_fixed_string_t on;2521,76145
static void cmd_on_parsed(2536,76402
cmdline_parse_token_string_t cmd_set_on 2544,76589
cmdline_parse_inst_t cmd_on 2547,76691
struct cmd_tx_debug_result 2559,76912
	cmdline_fixed_string_t tx_debug;2560,76941
static void cmd_tx_debug_parsed(2575,77180
cmdline_parse_token_string_t cmd_set_tx_debug 2587,77483
cmdline_parse_inst_t cmd_tx_debug 2590,77609
struct cmd_l2p_result 2602,77841
	cmdline_fixed_string_t l2p;2603,77865
static void cmd_l2p_parsed(2618,78121
cmdline_parse_token_string_t cmd_set_l2p 2626,78307
cmdline_parse_inst_t cmd_l2p 2629,78413
struct cmd_mempool_result 2641,78639
	cmdline_fixed_string_t mempool;2642,78667
	cmdline_fixed_string_t dump;2643,78700
	cmdline_portlist_t portlist;2644,78730
	cmdline_fixed_string_t name;2645,78760
static void cmd_mempool_parsed(2660,79025
cmdline_parse_token_string_t cmd_set_mempool 2671,79335
cmdline_parse_token_string_t cmd_mempool_dump 2673,79456
cmdline_parse_token_portlist_t cmd_mempool_portlist 2675,79572
cmdline_parse_token_string_t cmd_mempool_name 2677,79692
cmdline_parse_inst_t cmd_mempool 2680,79834
struct cmd_set_pkt_type_result 2695,80151
	cmdline_fixed_string_t set;2696,80184
	cmdline_fixed_string_t type;2697,80213
	cmdline_portlist_t portlist;2698,80243
static void cmd_set_pkt_type_parsed(2713,80530
cmdline_parse_token_string_t cmd_set_set_pkt_type 2725,80840
cmdline_parse_token_string_t cmd_set_pkt_type 2727,80964
cmdline_parse_token_portlist_t cmd_set_pkt_type_portlist 2729,81094
cmdline_parse_inst_t cmd_pkt_type 2732,81225
struct cmd_icmp_echo_result 2746,81546
	cmdline_fixed_string_t icmp_echo;2747,81576
	cmdline_portlist_t portlist;2748,81611
	cmdline_fixed_string_t onOff;2749,81641
static void cmd_icmp_echo_parsed(2764,81941
cmdline_parse_token_string_t cmd_set_icmp 2774,82234
cmdline_parse_token_portlist_t cmd_set_icmp_echo_portlist 2776,82358
cmdline_parse_token_string_t cmd_set_onoff 2778,82486
cmdline_parse_inst_t cmd_icmp_echo 2781,82620
struct cmd_capture_result 2795,82928
	cmdline_fixed_string_t capture;2796,82956
	cmdline_portlist_t portlist;2797,82989
	cmdline_fixed_string_t onOff;2798,83019
static void cmd_capture_parsed(2813,83282
cmdline_parse_token_string_t cmd_set_capture 2823,83569
cmdline_parse_token_portlist_t cmd_set_capture_portlist 2825,83690
cmdline_parse_token_string_t cmd_set_capture_onoff 2827,83814
cmdline_parse_inst_t cmd_capture 2830,83954
struct cmd_rx_tap_result 2844,84265
	cmdline_fixed_string_t rxtap;2845,84292
	cmdline_portlist_t portlist;2846,84323
	cmdline_fixed_string_t onOff;2847,84353
static void cmd_rx_tap_parsed(2862,84637
cmdline_parse_token_string_t cmd_set_rx_tap 2872,84921
cmdline_parse_token_portlist_t cmd_set_rx_tap_portlist 2874,85036
cmdline_parse_token_string_t cmd_set_rx_tap_onoff 2876,85158
cmdline_parse_inst_t cmd_rx_tap 2879,85296
struct cmd_tx_tap_result 2893,85600
	cmdline_fixed_string_t txtap;2894,85627
	cmdline_portlist_t portlist;2895,85658
	cmdline_fixed_string_t onOff;2896,85688
static void cmd_tx_tap_parsed(2911,85972
cmdline_parse_token_string_t cmd_set_tx_tap 2921,86256
cmdline_parse_token_portlist_t cmd_set_tx_tap_portlist 2923,86371
cmdline_parse_token_string_t cmd_set_tx_tap_onoff 2925,86493
cmdline_parse_inst_t cmd_tx_tap 2928,86631
struct cmd_vlan_result 2942,86935
	cmdline_fixed_string_t vlan;2943,86960
	cmdline_portlist_t portlist;2944,86990
	cmdline_fixed_string_t onOff;2945,87020
static void cmd_vlan_parsed(2960,87312
cmdline_parse_token_string_t cmd_set_vlan 2972,87617
cmdline_parse_token_portlist_t cmd_set_vlan_portlist 2974,87726
cmdline_parse_token_string_t cmd_set_vlan_onoff 2976,87844
cmdline_parse_inst_t cmd_vlan 2979,87978
struct cmd_vlanid_result 2993,88271
	cmdline_fixed_string_t vlanid;2994,88298
	cmdline_portlist_t portlist;2995,88330
	uint16_t id;2996,88360
static void cmd_vlanid_parsed(3011,88611
cmdline_parse_token_string_t cmd_set_vlanid 3023,88907
cmdline_parse_token_portlist_t cmd_set_vlanid_portlist 3025,89024
cmdline_parse_token_num_t cmd_set_vlanid_id 3027,89146
cmdline_parse_inst_t cmd_vlanid 3030,89255
struct cmd_mpls_result 3044,89552
	cmdline_fixed_string_t mpls;3045,89577
	cmdline_portlist_t portlist;3046,89607
	cmdline_fixed_string_t onOff;3047,89637
static void cmd_mpls_parsed(3062,89929
cmdline_parse_token_string_t cmd_set_mpls 3074,90234
cmdline_parse_token_portlist_t cmd_set_mpls_portlist 3076,90343
cmdline_parse_token_string_t cmd_set_mpls_onoff 3078,90461
cmdline_parse_inst_t cmd_mpls 3081,90595
struct cmd_mpls_entry_result 3095,90888
	cmdline_fixed_string_t mpls_entry;3096,90919
	cmdline_portlist_t portlist;3097,90955
	cmdline_fixed_string_t entry;3098,90985
static void cmd_mpls_entry_parsed(3113,91260
cmdline_parse_token_string_t cmd_set_mpls_entry 3127,91616
cmdline_parse_token_portlist_t cmd_set_mpls_entry_portlist 3129,91749
cmdline_parse_token_string_t cmd_set_mpls_entry_entry 3131,91879
cmdline_parse_inst_t cmd_mpls_entry 3134,92006
struct cmd_qinq_result 3148,92342
	cmdline_fixed_string_t qinq;3149,92367
	cmdline_portlist_t portlist;3150,92397
	cmdline_fixed_string_t onOff;3151,92427
static void cmd_qinq_parsed(3166,92725
cmdline_parse_token_string_t cmd_set_qinq 3178,93030
cmdline_parse_token_portlist_t cmd_set_qinq_portlist 3180,93139
cmdline_parse_token_string_t cmd_set_qinq_onoff 3182,93257
cmdline_parse_inst_t cmd_qinq 3185,93391
struct cmd_qinqids_result 3199,93684
	cmdline_fixed_string_t qinqids;3200,93712
	cmdline_portlist_t portlist;3201,93745
	uint16_t outerid;3202,93775
	uint16_t innerid;3203,93794
static void cmd_qinqids_parsed(3218,94058
cmdline_parse_token_string_t cmd_set_qinqids 3230,94376
cmdline_parse_token_portlist_t cmd_set_qinqids_portlist 3232,94497
cmdline_parse_token_num_t cmd_set_qinqids_outerid 3234,94621
cmdline_parse_token_num_t cmd_set_qinqids_innerid 3236,94741
cmdline_parse_inst_t cmd_qinqids 3239,94862
struct cmd_gre_result 3254,95225
	cmdline_fixed_string_t gre;3255,95249
	cmdline_portlist_t portlist;3256,95278
	cmdline_fixed_string_t onOff;3257,95308
static void cmd_gre_parsed(3272,95577
cmdline_parse_token_string_t cmd_set_gre 3284,95879
cmdline_parse_token_portlist_t cmd_set_gre_portlist 3286,95984
cmdline_parse_token_string_t cmd_set_gre_onoff 3288,96100
cmdline_parse_inst_t cmd_gre 3291,96232
struct cmd_gre_eth_result 3305,96519
	cmdline_fixed_string_t gre_eth;3306,96547
	cmdline_portlist_t portlist;3307,96580
	cmdline_fixed_string_t onOff;3308,96610
static void cmd_gre_eth_parsed(3323,96891
cmdline_parse_token_string_t cmd_set_gre_eth 3335,97205
cmdline_parse_token_portlist_t cmd_set_gre_eth_portlist 3337,97326
cmdline_parse_token_string_t cmd_set_gre_eth_onoff 3339,97450
cmdline_parse_inst_t cmd_gre_eth 3342,97590
struct cmd_gre_key_result 3356,97901
	cmdline_fixed_string_t gre_key_str;3357,97929
	cmdline_portlist_t portlist;3358,97966
	uint32_t gre_key;3359,97996
static void cmd_gre_key_parsed(3374,98247
cmdline_parse_token_string_t cmd_set_gre_key_str 3386,98551
cmdline_parse_token_portlist_t cmd_set_gre_key_portlist 3388,98680
cmdline_parse_token_num_t cmd_set_gre_key_gre_key 3390,98804
cmdline_parse_inst_t cmd_gre_key 3393,98925
struct cmd_mac_from_arp_result 3407,99244
	cmdline_fixed_string_t mac_from_arp;3408,99277
	cmdline_fixed_string_t onOff;3409,99315
static void cmd_mac_from_arp_parsed(3424,99629
cmdline_parse_token_string_t cmd_set_mac_from_arp 3435,99968
cmdline_parse_token_string_t cmd_set_mac_from_arp_onoff 3437,100109
cmdline_parse_inst_t cmd_mac_from_arp 3440,100259
struct cmd_delay_result 3453,100547
	cmdline_fixed_string_t delay;3454,100573
	uint32_t value;3455,100604
static void cmd_delay_parsed(3470,100899
cmdline_parse_token_string_t cmd_set_delay 3479,101122
cmdline_parse_token_num_t cmd_set_msec 3481,101235
cmdline_parse_inst_t cmd_delay 3484,101341
struct cmd_sleep_result 3497,101584
	cmdline_fixed_string_t sleep;3498,101610
	uint32_t value;3499,101641
static void cmd_sleep_parsed(3514,101924
cmdline_parse_token_string_t cmd_set_sleep 3523,102142
cmdline_parse_token_num_t cmd_set_seconds 3525,102255
cmdline_parse_inst_t cmd_sleep 3528,102364
struct cmd_setmac_result 3541,102613
	cmdline_fixed_string_t set;3542,102640
	cmdline_fixed_string_t mac;3543,102669
	cmdline_portlist_t portlist;3544,102698
	cmdline_etheraddr_t addr;3545,102728
static void cmd_setmac_parsed(3560,102985
cmdline_parse_token_string_t cmd_set_setmac 3572,103285
cmdline_parse_token_string_t cmd_set_mac 3574,103396
cmdline_parse_token_portlist_t cmd_set_mac_portlist 3576,103504
cmdline_parse_token_etheraddr_t cmd_set_addr 3578,103623
cmdline_parse_inst_t cmd_setmac 3581,103733
struct cmd_start_result 3596,104054
	cmdline_fixed_string_t start;3597,104080
	cmdline_portlist_t portlist;3598,104111
static void cmd_start_parsed(3613,104389
cmdline_parse_token_string_t cmd_help_start 3623,104658
cmdline_parse_token_portlist_t cmd_start_portlist 3625,104772
cmdline_parse_inst_t cmd_start 3628,104889
struct cmd_stop_result 3641,105248
	cmdline_fixed_string_t stop;3642,105273
	cmdline_portlist_t portlist;3643,105303
static void cmd_stop_parsed(3658,105600
cmdline_parse_token_string_t cmd_help_stop 3668,105865
cmdline_parse_token_portlist_t cmd_stop_portlist 3670,105975
cmdline_parse_inst_t cmd_stop 3673,106090
struct cmd_str_result 3686,106444
	cmdline_fixed_string_t str;3687,106468
static void cmd_str_parsed(3702,106743
cmdline_parse_token_string_t cmd_help_str 3711,106979
cmdline_parse_inst_t cmd_str 3714,107086
struct cmd_stp_result 3726,107413
	cmdline_fixed_string_t stp;3727,107437
static void cmd_stp_parsed(3742,107732
cmdline_parse_token_string_t cmd_help_stp 3751,107966
cmdline_parse_inst_t cmd_stp 3754,108073
struct cmd_prime_result 3766,108399
	cmdline_fixed_string_t prime;3767,108425
	cmdline_portlist_t portlist;3768,108456
static void cmd_prime_parsed(3783,108792
cmdline_parse_token_string_t cmd_help_prime 3793,109051
cmdline_parse_token_portlist_t cmd_prime_portlist 3795,109165
cmdline_parse_inst_t cmd_prime 3798,109280
struct cmd_clear_result 3811,109637
	cmdline_fixed_string_t clear;3812,109663
	cmdline_portlist_t portlist;3813,109694
static void cmd_clear_parsed(3828,109954
cmdline_parse_token_string_t cmd_help_clear 3838,110236
cmdline_parse_token_portlist_t cmd_clear_portlist 3840,110350
cmdline_parse_inst_t cmd_clear 3843,110467
struct cmd_clr_result 3856,110824
	cmdline_fixed_string_t clr;3857,110848
static void cmd_clr_parsed(3872,111105
cmdline_parse_token_string_t cmd_help_clr 3881,111330
cmdline_parse_inst_t cmd_clr 3884,111437
struct cmd_quit_result 3896,111757
	cmdline_fixed_string_t quit;3897,111782
static void cmd_quit_parsed(3912,112012
cmdline_parse_token_string_t cmd_help_quit 3919,112197
cmdline_parse_inst_t cmd_quit 3922,112308
struct cmd_cls_result 3934,112629
	cmdline_fixed_string_t cls;3935,112653
static void cmd_cls_parsed(3950,112942
cmdline_parse_token_string_t cmd_help_cls 3957,113125
cmdline_parse_inst_t cmd_cls 3960,113232
struct cmd_reset_result 3972,113539
	cmdline_fixed_string_t reset;3973,113565
	cmdline_portlist_t portlist;3974,113596
static void cmd_reset_parsed(3989,113884
cmdline_parse_token_string_t cmd_help_reset 3999,114160
cmdline_parse_token_portlist_t cmd_reset_portlist 4001,114274
cmdline_parse_inst_t cmd_reset 4004,114391
struct cmd_rst_result 4017,114753
	cmdline_fixed_string_t rst;4018,114777
static void cmd_rst_parsed(4033,115062
cmdline_parse_token_string_t cmd_help_rst 4042,115281
cmdline_parse_inst_t cmd_rst 4045,115388
struct cmd_dump_onoff_result 4057,115723
	cmdline_fixed_string_t dump;4058,115754
	cmdline_portlist_t portlist;4059,115784
	cmdline_fixed_string_t what;4060,115814
cmdline_parse_ctx_t main_ctx[main_ctx4068,116013
pktgen_cmdline_start(4149,119202
pktgen_load_cmds(4186,120112

examples/pktgen/app/pktgen-port-cfg.c,442
	RX_PTHRESH 78,3508
	RX_HTHRESH 79,3582
	RX_WTHRESH 80,3652
	TX_PTHRESH 82,3729
	TX_HTHRESH 83,3804
	TX_WTHRESH 84,3874
	TX_WTHRESH_1GB	85,3950
const struct rte_eth_conf port_conf 89,4015
const struct rte_eth_rxconf rx_conf 101,4386
#define IXGBE_SIMPLE_FLAGS 110,4575
const struct rte_eth_txconf tx_conf 113,4676
static struct rte_eth_fc_conf fc_conf 124,4958
pktgen_mbuf_pool_create(146,5448
void pktgen_config_ports(185,7015

examples/pktgen/app/pktgen-cmds.c,2392
pktgen_save(86,3686
pktgen_port_transmitting(304,13876
pktgen_link_state(322,14285
pktgen_transmit_count_rate(349,14970
pktgen_port_sizes(374,15535
pktgen_pkt_stats(395,15901
pktgen_port_stats(416,16288
pktgen_flags_string(442,16809
pktgen_redisplay(482,18130
pktgen_update_display(511,18622
pktgen_set_page_size(529,18914
pktgen_screen(553,19527
pktgen_set_port_number(587,20174
pktgen_set_icmp_echo(608,20598
pktgen_set_rx_tap(629,21044
pktgen_set_tx_tap(691,22593
pktgen_mac_from_arp(753,24188
pktgen_set_random(774,24574
pktgen_mempool_dump(795,24996
pktgen_start_transmitting(833,25952
pktgen_stop_transmitting(858,26546
pktgen_prime_ports(883,27161
pktgen_set_proto(906,27689
pktgen_pcap_enable_disable(933,28368
pktgen_pcap_filter(959,29007
pktgen_blink_enable_disable(981,29483
pktgen_process_enable_disable(1004,29990
pktgen_garp_enable_disable(1025,30477
pktgen_set_pkt_type(1046,30971
pktgen_set_vlan(1069,31554
pktgen_set_vlanid(1094,32118
pktgen_set_mpls(1114,32535
pktgen_set_mpls_entry(1139,33112
pktgen_set_qinq(1159,33561
pktgen_set_qinqids(1184,34136
pktgen_set_gre(1206,34701
pktgen_set_gre_eth(1230,35269
pktgen_set_gre_key(1254,35806
void pktgen_clear_stats(1273,36226
void pktgen_cls(1306,37008
void pktgen_update(1327,37371
void pktgen_port_defaults(1344,37675
void pktgen_ping4(1403,39167
void pktgen_ping6(1425,39717
void pktgen_reset(1447,40220
void pktgen_set_tx_count(1485,40986
void pktgen_set_port_seqCnt(1502,41334
void pktgen_set_port_prime(1529,41997
void pktgen_set_port_dump(1551,42462
void pktgen_set_tx_burst(1584,43153
void pktgen_set_tx_cycles(1606,43632
void pktgen_set_pkt_size(1623,43973
void pktgen_set_port_value(1646,44603
void pktgen_set_tx_rate(1667,45132
void pktgen_set_ipaddr(1689,45563
void pktgen_set_dst_mac(1711,46172
pktgen_range_enable_disable(1730,46606
pktgen_set_dest_mac(1754,47186
pktgen_set_src_mac(1779,47933
void pktgen_set_src_ip(1803,48659
void pktgen_set_dst_ip(1827,49330
void pktgen_set_src_port(1851,50022
void pktgen_set_dst_port(1879,50641
void pktgen_set_vlan_id(1907,51241
void pktgen_set_range_pkt_size(1940,51937
void pktgen_send_arp_requests(1976,52756
void pktgen_set_page(1996,53177
void pktgen_set_seq(2072,55311
void pktgen_compile_pkt(2111,56532
void pktgen_send_pkt(2157,58002
void pktgen_recv_pkt(2174,58369
void pktgen_quit(2191,58643

examples/pktgen/app/pktgen-log.c,843
#define LOG_HISTORY	82,3604
#define LOG_MAX_LINE	83,3664
typedef struct log_msg_s 87,3755
	struct timeval	tv;88,3782
	int				level;89,3824
	char		   *file;file90,3860
	long			line;91,3914
	char		   *func;func92,3965
	char			msg[msg93,4021
} log_msg_t;94,4068
typedef struct log_s 97,4100
	log_msg_t	msg[msg98,4123
	uint16_t	head;99,4179
	uint16_t	tail;100,4235
	uint8_t		need_refresh;101,4286
} log_t;102,4364
log_t log_history;104,4374
FILE *log_file log_file106,4394
int log_level_screen 107,4417
pktgen_init_log(118,4778
extern void pktgen_log_set_screen_level(128,4985
pktgen_log(135,5145
pktgen_log_set_file(185,6505
pktgen_page_log(214,7037
#define MAX_PAGE_LINES 217,7124
#undef MAX_PAGE_LINES275,8826
pktgen_format_msg_page(298,9596
pktgen_format_msg_file(352,11381
pktgen_format_msg_stdout(405,13125

examples/pktgen/app/pktgen-display.h,35
#define _PKTGEN_DISPLAY_H_69,3401

examples/pktgen/app/pktgen-port-cfg.h,4402
#define _PKTGEN_PORT_CFG_H_69,3395
#undef BPF_MAJOR_VERSION73,3449
#define MAX_PORT_DESC_SIZE	85,3679
typedef struct port_sizes_s 88,3712
	uint64_t			_64;89,3742
	uint64_t			_65_127;90,3796
	uint64_t			_128_255;91,3857
	uint64_t			_256_511;92,3920
	uint64_t			_512_1023;93,3983
	uint64_t			_1024_1518;94,4048
	uint64_t			broadcast;95,4115
	uint64_t			multicast;96,4176
	uint64_t			jumbo;97,4237
	uint64_t			runt;98,4290
} port_sizes_t;99,4341
struct mbuf_table 102,4359
	unsigned len;103,4379
	struct rte_mbuf *m_table[m_table104,4394
	SEND_ARP_REQUEST	109,4477
	SEND_ARP_REQUEST		= 0x00000001,x00000001109,4477
	SEND_GRATUITOUS_ARP	110,4538
	SEND_GRATUITOUS_ARP		= 0x00000002,x00000002110,4538
	ICMP_ECHO_ENABLE_FLAG	111,4605
	ICMP_ECHO_ENABLE_FLAG	= 0x00000004,x00000004111,4605
	SEND_PCAP_PKTS	112,4676
	SEND_PCAP_PKTS			= 0x00000008,x00000008112,4676
	SEND_RANGE_PKTS	113,4745
	SEND_RANGE_PKTS			= 0x00000010,x00000010113,4745
	SEND_SEQ_PKTS	114,4811
	SEND_SEQ_PKTS			= 0x00000020,x00000020114,4811
	PROCESS_INPUT_PKTS	115,4878
	PROCESS_INPUT_PKTS		= 0x00000040,x00000040115,4878
	SEND_PING4_REQUEST	116,4944
	SEND_PING4_REQUEST		= 0x00000080,x00000080116,4944
	SEND_PING6_REQUEST	117,5013
	SEND_PING6_REQUEST		= 0x00000100,x00000100117,5013
	SEND_SPECIAL_REQUEST	118,5082
	SEND_SPECIAL_REQUEST	= (SEND_ARP_REQUEST 118,5082
	SEND_SPECIAL_REQUEST	= (SEND_ARP_REQUEST | SEND_GRATUITOUS_ARP 118,5082
	SEND_SPECIAL_REQUEST	= (SEND_ARP_REQUEST | SEND_GRATUITOUS_ARP | SEND_PING4_REQUEST 118,5082
	SEND_SPECIAL_REQUEST	= (SEND_ARP_REQUEST | SEND_GRATUITOUS_ARP | SEND_PING4_REQUEST | SEND_PING6_REQUEST)118,5082
	PROCESS_RX_TAP_PKTS	119,5190
	PROCESS_RX_TAP_PKTS		= 0x00000200,x00000200119,5190
	PROCESS_TX_TAP_PKTS	120,5267
	PROCESS_TX_TAP_PKTS		= 0x00000400,x00000400120,5267
	SEND_VLAN_ID	121,5344
	SEND_VLAN_ID			= 0x00000800,x00000800121,5344
	PROCESS_GARP_PKTS	122,5409
	PROCESS_GARP_PKTS		= 0x00001000,x00001000122,5409
	CAPTURE_PKTS	123,5504
	CAPTURE_PKTS			= 0x00002000,x00002000123,5504
	SEND_MPLS_LABEL	124,5568
	SEND_MPLS_LABEL			= 0x00004000,x00004000124,5568
	SEND_Q_IN_Q_IDS	125,5626
	SEND_Q_IN_Q_IDS			= 0x00008000,x00008000125,5626
	SEND_GRE_IPv4_HEADER	126,5693
	SEND_GRE_IPv4_HEADER	= 0x00010000,x00010000126,5693
	SEND_RANDOM_PKTS	127,5762
	SEND_RANDOM_PKTS		= 0x00020000,x00020000127,5762
	SEND_GRE_ETHER_HEADER	128,5837
	SEND_GRE_ETHER_HEADER	= 0x00040000,x00040000128,5837
	SENDING_PACKETS	129,5917
	SENDING_PACKETS			= 0x80000000	x80000000129,5917
typedef struct port_info_s 132,5991
	uint16_t				pid;133,6020
	uint16_t				tx_burst;134,6063
	uint8_t					pad0;135,6123
	uint8_t					tx_rate;136,6142
	rte_atomic32_t			port_flags;137,6205
	uint64_t				transmit_count;139,6283
	uint64_t				current_tx_count;140,6370
	uint64_t				tx_cycles;141,6443
	uint64_t				tx_pps;142,6509
	uint64_t				delta;143,6570
	uint64_t				tx_count;144,6633
	uint16_t				seqIdx;147,6773
	uint16_t				seqCnt;148,6853
	uint16_t				prime_cnt;149,6919
	uint16_t				vlanid;150,7006
	pkt_seq_t			  * seq_pkt;151,7065
	range_info_t			range;152,7158
	uint32_t				mpls_entry;154,7211
	uint16_t				qinq_outerid;155,7270
	uint16_t				qinq_innerid;156,7350
	uint32_t				gre_key;157,7430
	uint16_t				nb_mbufs;159,7479
	uint16_t				pad1;160,7542
	pkt_stats_t				stats;162,7562
	port_sizes_t			sizes;163,7629
	eth_stats_t				init_stats;165,7702
	eth_stats_t				port_stats;166,7766
	eth_stats_t				rate_stats;167,7828
	struct rte_eth_link		link;169,7898
	struct q_info 171,7977
		rte_atomic32_t		 flags;172,7994
		struct mbuf_table	 tx_mbufs;173,8068
		struct rte_mempool * rx_mp;174,8142
		struct rte_mempool * tx_mp;175,8214
		struct rte_mempool * range_mp;176,8289
		struct rte_mempool * seq_mp;177,8369
		struct rte_mempool * pcap_mp;178,8450
		struct rte_mempool * special_mp;179,8528
	} q[q180,8606
	int32_t					rx_tapfd;182,8620
	int32_t					tx_tapfd;183,8676
	pcap_info_t			  * pcap;184,8732
	uint64_t				pcap_cycles;185,8792
	int32_t					pcap_result;187,8862
	struct bpf_program		pcap_program;188,8927
	struct packet 191,9026
		void *		data;192,9043
		uint32_t	len;193,9084
	} dump_list[dump_list194,9128
	uint8_t					dump_head;195,9160
	uint8_t					dump_tail;196,9233
	uint8_t					dump_count;197,9307
	struct rnd_bits_s	  * rnd_bitfields;199,9380
} port_info_t;200,9452

examples/pktgen/app/pktgen-pcap.c,115
pktgen_print_pcap(89,3771
pktgen_page_pcap(221,8029
pktgen_pcap_mbuf_ctor(238,8416
pktgen_pcap_parse(306,10188

examples/pktgen/app/pktgen-ether.h,83
#define _PKTGEN_ETHER_H_69,3399
typedef struct rte_eth_stats	eth_stats_t;75,3475

examples/pktgen/app/pktgen-dump.c,97
pktgen_packet_dump(88,3728
pktgen_packet_dump_bulk(124,4722
pktgen_print_packet_dump(160,5524

examples/pktgen/app/pktgen.c,1010
pktgen_t        pktgen;86,3741
pktgen_wire_size(101,4087
pktgen_packet_rate(130,4932
pktgen_fill_pattern(157,5827
pktgen_find_matching_ipsrc(182,6444
pktgen_find_matching_ipdst(219,7230
pktgen_send_burst(262,8130
pktgen_tx_flush(314,9454
pktgen_tx_cleanup(335,9922
pktgen_cleanup(367,10566
static __inline__ int pktgen_has_work(394,11266
pktgen_packet_ctor(416,11795
pktgen_send_mbuf(610,18516
pktgen_packet_type(637,19172
pktgen_packet_classify(663,19685
#define PREFETCH_OFFSET	737,22280
pktgen_packet_classify_bulk(739,22330
pktgen_send_special(771,23139
pktgen_setup_packets(821,24519
pktgen_send_pkts(904,26580
pktgen_main_transmit(944,27688
pktgen_main_receive(997,29062
pktgen_main_rxtx_loop(1067,31175
pktgen_main_tx_loop(1138,33097
pktgen_main_rx_loop(1200,34679
pktgen_launch_one_lcore(1247,35928
pktgen_page_config(1277,36578
pktgen_page_display(1298,37023
static struct rte_timer timer0;1337,38239
static struct rte_timer timer1;1338,38271
rte_timer_setup(1353,38575

examples/pktgen/app/pktgen-cpu.h,31
#define _PKTGEN_CPU_H_69,3397

examples/pktgen/app/lpktgenlib.c,3127
#define lpktgenlib_c67,3373
#define LUA_LIB68,3394
setf_integer(108,4191
setf_string(126,4568
setf_stringLen(144,4941
setf_udata(162,5328
getf_etheraddr(168,5477
getf_ipaddr(175,5671
getf_integer(186,5978
getf_string(197,6164
static int pktgen_set 219,6565
 static int set_seq(273,8085
static int pktgen_seq 327,9714
static int set_seqTable(354,10252
static int pktgen_seqTable 404,11640
static int pktgen_ports_per_page(431,12167
static int pktgen_icmp 453,12652
static int pktgen_sendARP 479,13274
static int pktgen_set_mac 507,13925
static int pktgen_macFromArp 538,14636
static int pktgen_prototype 568,15171
static int pktgen_set_ip_addr 598,15791
static int pktgen_set_type 635,16709
static int pktgen_send_ping4 666,17331
static int pktgen_send_ping6 695,17884
static int pktgen_pcap 725,18429
static int pktgen_start 755,19021
static int pktgen_stop 783,19559
static int pktgen_scrn 810,20101
static int pktgen_prime 832,20593
static __inline__ void __delay(847,20908
static int pktgen_delay 870,21310
static int pktgen_pause 894,21805
static int pktgen_continue 922,22420
static int pktgen_input 957,23115
static int pktgen_sleep 997,23887
static int pktgen_load 1019,24309
static int pktgen_config_save 1046,24847
static int pktgen_clear 1073,25396
static int pktgen_clear_all 1102,25945
static int pktgen_cls_screen 1124,26300
static int pktgen_update_screen 1143,26590
static int pktgen_reset_config 1162,26897
static int pktgen_dst_mac 1190,27428
static int pktgen_src_mac 1221,28149
static int pktgen_dst_ip 1252,28827
static int pktgen_src_ip 1287,29676
static int pktgen_dst_port 1322,30511
static int pktgen_src_port 1351,31162
static int pktgen_vlan_id 1380,31791
static int pktgen_vlan 1412,32488
static int pktgen_mpls_entry 1440,33092
static int pktgen_mpls 1470,33752
static int pktgen_qinqids 1498,34355
static int pktgen_qinq 1534,35198
static int pktgen_gre_key 1562,35793
static int pktgen_gre 1592,36423
static int pktgen_gre_eth 1620,37033
static int pktgen_pkt_size 1648,37618
static int pktgen_range 1680,38315
static int pktgen_page 1709,38918
static int pktgen_port 1732,39346
static int pktgen_process 1754,39805
static int pktgen_garp 1783,40429
static int pktgen_blink 1812,41038
static void isSending(1846,41780
static int pktgen_isSending 1869,42332
static void link_state(1902,42945
static int pktgen_linkState 1926,43509
static void port_sizes(1960,44146
static int pktgen_portSizes 1996,45157
static void pkt_stats(2030,45801
static int pktgen_pktStats 2064,46760
static void port_stats(2098,47406
static int pktgen_portStats 2131,48314
static int pktgen_help 2167,48992
static int pktgen_compile 2194,49524
static void decompile_pkt(2221,50049
static int pktgen_decompile 2265,51549
static int pktgen_sendPkt 2300,52274
static int pktgen_recvPkt 2332,52948
static int pktgen_run 2362,53576
static char * lua_help_info[lua_help_info2381,54192
static int pktgen_lua_help 2508,59814
static const luaL_Reg pktgenlib[pktgenlib2520,60008
LUALIB_API int luaopen_pktgen 2623,65132
_lua_openlib(2683,67158

examples/pktgen/app/pktgen-display.c,1234
rte_scrn_t *scrn;scrn73,3457
#define MAX_COLOR_NAME_SIZE	75,3476
#define MAX_PROMPT_STRING_SIZE	76,3508
static char prompt_str[prompt_str78,3543
typedef struct string_color_map_s 81,3636
	char	  * name;82,3672
	color_e		color;83,3707
} string_color_map_t;84,3768
string_color_map_t string_color_map[string_color_map86,3791
typedef struct string_attr_map_s 106,4235
	char	  * name;107,4270
	attr_e		attr;108,4309
} string_attr_map_t;109,4377
string_attr_map_t string_attr_map[string_attr_map111,4399
typedef struct theme_color_map_s 125,4742
	char		  * name;126,4777
	color_e			fg_color;127,4824
	color_e			bg_color;128,4845
	attr_e			attr;129,4866
} theme_color_map_t;130,4882
theme_color_map_t theme_color_map[theme_color_map132,4904
pktgen_init_screen(183,6275
display_topline(191,6415
display_dashline(204,6742
pktgen_display_set_geometry(221,7123
pktgen_display_get_geometry(229,7264
lookup_item(241,7488
pktgen_display_set_color(265,7964
pktgen_get_prompt(283,8366
get_name_by_color(309,9059
get_name_by_attr(321,9259
get_color_by_name(333,9452
get_attr_by_name(345,9669
pktgen_theme_show(357,9871
pktgen_theme_state(379,10510
pktgen_set_theme_item(389,10714
pktgen_theme_save(417,11333

examples/pktgen/app/pktgen-arp.c,54
pktgen_send_arp(88,3697
pktgen_process_arp(156,5546

examples/pktgen/app/pktgen-cmds.h,130
#define _PKTGEN_CMDS_H_69,3398
enum { DISABLE_STATE 76,3486
enum { DISABLE_STATE = 0, ENABLE_STATE 76,3486
parseState(79,3560

examples/pktgen/app/t/pktgen-pcap.t.c,117
void scrn_printf(11,222
void scrn_fprintf(12,296
void scrn_center(13,381
pktgen_t pktgen;16,446
int main(20,480

examples/pktgen/app/t/pktgen-capture.t.c,451
pktgen_t pktgen;16,213
void scrn_fprintf(20,263
capture_t _c;24,377
char _mz_pool[_mz_pool26,392
struct rte_memzone _mz;27,413
struct rte_mbuf _mb;29,438
struct rte_mbuf *_mb_p;_mb_p30,459
port_info_t _info;32,484
const struct rte_memzone* rte_memzone_reserve 36,549
void test_setup(55,992
void test_pktgen_packet_capture_init(71,1133
void test_pktgen_set_capture(92,2151
void test_pktgen_packet_capture_bulk(99,2440
int main(110,2664

examples/pktgen/app/t/pktgen-arp.t.c,86
pktgen_t pktgen;9,118
__thread unsigned per_lcore__lcore_id;13,155
int main(17,211

examples/pktgen/app/t/pktgen-main.t.c,542
rte_scrn_t *scrn scrn11,323
void scrn_printf(13,379
pktgen_t pktgen;18,476
int rte_cycles_vmware_tsc_map;19,493
enum timer_source eal_timer_source;20,524
__thread unsigned per_lcore__lcore_id;21,560
struct rte_logs rte_logs;22,599
int rte_igb_pmd_init(28,742
int rte_igbvf_pmd_init(29,783
int rte_em_pmd_init(30,826
int rte_ixgbe_pmd_init(31,866
int rte_ixgbevf_pmd_init(32,909
int rte_virtio_pmd_init(33,954
int rte_vmxnet3_pmd_init(34,998
int rte_log 39,1154
const char *rte_strerror(rte_strerror44,1355
int main(48,1426

examples/pktgen/app/t/pktgen-random.t.c,320
void scrn_printf(14,196
void scrn_center(15,270
BITFIELD_T all_bits_0(19,355
BITFIELD_T all_bits_1(23,399
struct rte_mbuf * _alloc_mbuf(39,719
void _free_mbuf(58,1070
int main(75,1334
void test_pktgen_rnd_bits_init(89,1523
void test_pktgen_set_random_bitfield(107,2154
void test_pktgen_rnd_bits_apply(141,3654

examples/pktgen/app/t/pktgen-ipv6.t.c,15
int main(8,58

examples/pktgen/app/t/pktgen-ipv4.t.c,87
pktgen_t pktgen;10,121
__thread unsigned per_lcore__lcore_id;12,139
int main(16,195

examples/pktgen/app/t/helpers/fake_impl.c,491
#define _FAKE_IMPL_H2,21
void * rte_zmalloc 17,493
void __rte_panic(31,682
struct cmdline_token_ops cmdline_token_string_ops;46,935
struct cmdline_token_ops cmdline_token_portlist_ops;47,986
struct cmdline_token_ops cmdline_token_num_ops;48,1039
struct cmdline_token_ops cmdline_token_etheraddr_ops;49,1087
struct cmdline_token_ops cmdline_token_ipaddr_ops;50,1141
void execute_lua_close(58,1245
struct lcore_config lcore_config[lcore_config68,1354
rte_scrn_t *scrn;scrn76,1459

examples/pktgen/app/t/helpers/test_helpers.h,217
#define _TEST_HELPERS_H2,24
#define STUB_FUNC(18,659
#define STUB_VOID(21,799
#define STUB_NULL(24,927
#define ZERO(31,1095
#define _UNWRAP(37,1193
#define cmp_mem_lit(38,1247
#define cmp_mem_lit_incr(49,1636

examples/pktgen/app/t/pktgen.t.c,402
void scrn_center(13,505
void scrn_printf(14,568
rte_scrn_t *scrn scrn15,642
void rte_eth_dev_stop(21,707
int rte_eth_dev_start(22,758
int rte_cycles_vmware_tsc_map;25,813
__thread unsigned per_lcore__lcore_id;26,844
struct rte_eth_dev rte_eth_devices[rte_eth_devices27,883
int main(42,1150
void test_pktgen_packet_ctor_IPv4_UDP(54,1315
void test_pktgen_packet_ctor_IPv4_GRE_Ether(109,3484

examples/pktgen/app/t/pktgen-seq.t.c,65
void scrn_printf(7,109
pktgen_t pktgen;12,206
int main(16,240

examples/pktgen/app/t/pktgen-cmds.t.c,129
rte_scrn_t *scrn;scrn12,248
pktgen_t pktgen;14,267
int rte_eth_led_on(18,426
void rte_eth_stats_get(19,476
int main(23,574

examples/pktgen/app/t/lpktgenlib.t.c,82
pktgen_t pktgen;14,272
const char * help_info[help_info16,290
int main(20,365

examples/pktgen/app/t/pktgen-cpu.t.c,66
void scrn_printf(15,332
pktgen_t pktgen;18,408
int main(22,442

examples/pktgen/app/t/pktgen-gre.t.c,39
pktgen_t pktgen;8,75
int main(12,109

examples/pktgen/app/t/pktgen-udp.t.c,15
int main(9,73

examples/pktgen/app/t/libtap/tap.h,659
#define __TAP_H__8,158
#define va_copy 16,250
#define va_copy(18,282
#define NO_PLAN 47,1578
#define SKIP_ALL 48,1606
#define ok(49,1634
#define is(50,1708
#define isnt(51,1782
#define cmp_ok(52,1858
#define cmp_mem(53,1936
#define plan(54,2016
#define done_testing(55,2069
#define BAIL_OUT(56,2115
#define pass(57,2174
#define fail(58,2221
#define skip(60,2269
#define end_skip 61,2346
#define todo(63,2384
#define end_todo 64,2443
#define dies_ok(66,2484
#define lives_ok(67,2540
#define like(70,2611
#define unlike 71,2686
#define dies_ok_common(72,2763
#define like(75,2883
#define unlike(76,2962
#define dies_ok_common(84,3318

examples/pktgen/app/t/libtap/tap.c,646
#define _BSD_SOURCE 7,140
static int expected_tests 15,260
static int failed_tests;16,297
static int current_test;17,322
static char *todo_mesg;todo_mesg18,347
vstrdupf 21,386
tap_plan 40,750
vok_at_loc 58,1134
ok_at_loc 89,1900
mystrcmp 98,2110
#define eq(102,2212
#define ne(103,2247
is_at_loc 106,2286
isnt_at_loc 122,2673
cmp_ok_at_loc 138,3063
find_mem_diff 173,4142
cmp_mem_at_loc 189,4441
vdiag_to_fh 211,5181
diag 234,5658
note 243,5806
exit_status 252,5954
bail_out 274,6624
tap_skip 286,6837
tap_todo 300,7110
tap_end_todo 308,7262
#define MAP_ANONYMOUS 319,7443
tap_test_died 325,7623
like_at_loc 339,7951

examples/pktgen/app/t/pktgen-vlan.t.c,41
pktgen_t pktgen;10,116
int main(14,150

examples/pktgen/app/t/pktgen-range.t.c,65
void scrn_printf(9,128
pktgen_t pktgen;14,225
int main(18,259

examples/pktgen/app/t/pktgen-dump.t.c,39
pktgen_t pktgen;8,89
int main(12,123

examples/pktgen/app/t/pktgen-port-cfg.t.c,332
const char *rte_strerror(rte_strerror14,385
uint8_t rte_eth_dev_count(18,480
int rte_eth_dev_configure(19,526
void rte_eth_macaddr_get(20,664
int rte_eth_rx_queue_setup(21,747
int rte_eth_tx_queue_setup(22,939
int rte_eth_dev_start(23,1102
void rte_eth_promiscuous_enable(24,1155
pktgen_t pktgen;27,1218
int main(31,1252

examples/pktgen/app/t/pktgen-ether.t.c,15
int main(8,59

examples/pktgen/app/t/pktgen-stats.t.c,214
void scrn_printf(8,147
void scrn_snprintf(9,221
void rte_eth_link_get_nowait(18,386
int rte_eth_led_on(21,479
int rte_eth_led_off(22,529
void rte_eth_stats_get(23,580
pktgen_t pktgen;29,685
int main(33,719

examples/pktgen/app/t/commands.t.c,152
rte_scrn_t *scrn scrn17,403
pktgen_t pktgen;20,430
int rte_cycles_vmware_tsc_map 21,447
enum timer_source eal_timer_source 22,482
int main(26,552

examples/pktgen/app/t/pktgen-tcp.t.c,15
int main(9,73

examples/pktgen/app/pktgen-tcp.c,29
pktgen_tcp_hdr_ctor(86,3729

examples/pktgen/app/pktgen-udp.c,29
pktgen_udp_hdr_ctor(86,3720

examples/pktgen/app/pktgen-capture.c,108
void pktgen_packet_capture_init(96,4032
pktgen_set_capture(131,4835
pktgen_packet_capture_bulk(311,10360

examples/pktgen/app/pktgen-tcp.h,31
#define _PKTGEN_TCP_H_69,3397

examples/pktgen/app/pktgen-capture.h,433
#define _PKTGEN_CAPTURE_H_69,3401
typedef struct cap_hdr_s 80,3551
    uint16_t    pkt_len;81,3578
    uint16_t    data_len;82,3603
    uint8_t     pkt[pkt83,3629
} cap_hdr_t;84,3653
typedef struct capture_s 87,3693
	const struct rte_memzone  * mz;88,3720
	cap_hdr_t				  * tail;89,3794
	cap_hdr_t				  * end;90,3867
	size_t						used;91,3947
	uint8_t						lcore;92,4007
	uint8_t						port;93,4073
} capture_t;94,4124

examples/pktgen/app/pktgen-ether.c,31
pktgen_ether_hdr_ctor(86,3758

examples/pktgen/app/pktgen-ipv6.h,32
#define _PKTGEN_IPV6_H_69,3398

examples/pktgen/app/pktgen-main.c,186
pktgen_l2p_dump(96,3876
pktgen_interact(116,4236
void * pktgen_get_lua(163,5110
pktgen_usage(181,5407
pktgen_parse_args(243,9296
main(374,13041
void pktgen_stop_running(501,16656

examples/pktgen/app/pktgen-seq.h,682
#define _PKTGEN_SEQ_H_69,3390
typedef struct pkt_seq_s 78,3492
	struct ether_addr	eth_dst_addr;80,3551
	struct ether_addr	eth_src_addr;81,3623
	uint32_t			ip_src_addr;83,3691
	uint32_t			ip_dst_addr;84,3765
	uint32_t			ip_mask;85,3825
	uint16_t			sport;87,3877
	uint16_t			dport;88,3926
	uint16_t			ethType;89,3980
	uint16_t			ipProto;90,4025
	uint16_t			vlanid;91,4076
	uint16_t			ether_hdr_size;92,4130
	uint32_t			mpls_entry;94,4215
	uint16_t			qinq_outerid;95,4269
	uint16_t			qinq_innerid;96,4329
	uint32_t			gre_key;97,4389
	uint16_t			pktSize;99,4438
	uint16_t			tlen;100,4511
	pkt_hdr_t			hdr;102,4619
	uint8_t				pad[pad103,4668
} pkt_seq_t;104,4763

examples/pktgen/app/pktgen-cpu.c,111
save_uname(78,3567
pktgen_get_uname(84,3698
sct(90,3789
pktgen_page_cpu(115,4270
pktgen_cpu_init(194,6436

examples/pktgen/app/pktgen-vlan.h,32
#define _PKTGEN_VLAN_H_69,3398

examples/pktgen/app/lpktgenlib.h,121
#define LPKTGENLIB_H_68,3395
#define lua_c70,3418
#define LUA_PKTGENLIBNAME	75,3472
#define PKTGEN_SHORTCUTS	76,3507

examples/pktgen/app/pktgen-random.c,610
typedef struct bf_spec_s 84,3656
	uint8_t		offset;85,3683
	BITFIELD_T	andMask;87,3760
	BITFIELD_T	orMask;88,3821
	BITFIELD_T	rndMask;89,3881
} bf_spec_t;90,3944
typedef struct rnd_bits_s 92,3958
	uint32_t active_specs;93,3986
	bf_spec_t specs[specs95,4062
} rnd_bits_t;96,4130
static rnd_func_t _rnd_func 102,4250
static __inline__ uint32_t pktgen_default_rnd_func(126,4855
pktgen_rnd_bits_init(145,5210
pktgen_set_random_bitfield(175,5954
pktgen_rnd_bits_apply(269,8744
void pktgen_page_random_bitfields(326,10203
static void pktgen_init_default_rnd(382,11751
pktgen_set_rnd_func(416,12543

examples/pktgen/app/pktgen-vlan.c,29
pktgen_process_vlan(87,3685

examples/pktgen/app/pktgen-ipv4.c,85
pktgen_ipv4_ctor(89,3722
pktgen_send_ping4(127,4750
pktgen_process_ping4(165,5823

examples/pktgen/app/pktgen-log.h,768
#define _PKTGEN_LOG_H_69,3397
#define LOG_LEVEL_ALL	76,3528
#define LOG_LEVEL_TRACE	77,3553
#define LOG_LEVEL_DEBUG	78,3580
#define LOG_LEVEL_INFO	79,3607
#define LOG_LEVEL_WARNING	80,3633
#define LOG_LEVEL_ERROR	81,3661
#define LOG_LEVEL_PANIC	82,3688
#define LOG_LEVEL_NONE	83,3715
#define LOG_LEVEL	92,4065
#define pktgen_log_trace(99,4259
#define pktgen_log_trace(101,4382
#define pktgen_log_debug(105,4470
#define pktgen_log_debug(107,4593
#define pktgen_log_info(111,4680
#define pktgen_log_info(113,4801
#define pktgen_log_warning(117,4890
#define pktgen_log_warning(119,5017
#define pktgen_log_error(123,5107
#define pktgen_log_error(125,5230
#define pktgen_log_panic(129,5318
#define pktgen_log_panic(135,5637
#define strncatf(144,5950

examples/pktgen/app/pktgen-range.h,1174
#define _PKTGEN_RANGE_H_69,3399
typedef struct range_info_s 76,3472
	uint32_t				src_ip_inc;77,3502
	uint32_t				dst_ip_inc;78,3557
	uint16_t				src_port_inc;79,3625
	uint16_t				dst_port_inc;80,3683
	uint16_t				vlan_id_inc;81,3746
	uint16_t				pkt_size_inc;82,3799
    uint64_t				src_mac_inc;83,3854
    uint64_t				dst_mac_inc;84,3913
	uint32_t				src_ip;86,3978
	uint32_t				src_ip_min;87,4037
	uint32_t				src_ip_max;88,4090
	uint32_t				dst_ip;90,4144
	uint32_t				dst_ip_min;91,4208
	uint32_t				dst_ip_max;92,4274
	uint16_t				src_port;94,4341
	uint16_t				src_port_min;95,4395
	uint16_t				src_port_max;96,4451
	uint16_t				dst_port;98,4508
	uint16_t				dst_port_min;99,4567
	uint16_t				dst_port_max;100,4628
	uint16_t				vlan_id;102,4690
	uint16_t				vlan_id_min;103,4739
	uint16_t				vlan_id_max;104,4790
	uint16_t				pkt_size;106,4842
	uint16_t				pkt_size_min;107,4893
	uint16_t				pkt_size_max;108,4946
	uint64_t				dst_mac;110,5000
	uint64_t				dst_mac_min;111,5065
	uint64_t				dst_mac_max;112,5132
	uint64_t				src_mac;114,5200
	uint64_t				src_mac_min;115,5260
	uint64_t				src_mac_max;116,5322
} range_info_t;117,5384

examples/pktgen/app/commands.h,29
#define _COMMANDS_H_69,3395

examples/pktgen/app/pktgen-stats.h,343
#define _PKTGEN_STATS_H_69,3392
typedef struct pkt_stats_s 74,3443
	uint64_t			arp_pkts;75,3472
	uint64_t			echo_pkts;76,3535
	uint64_t			ip_pkts;77,3606
	uint64_t			ipv6_pkts;78,3669
	uint64_t			vlan_pkts;79,3734
	uint64_t			dropped_pkts;80,3799
	uint64_t			unknown_pkts;81,3860
	uint64_t			tx_failed;82,3921
} pkt_stats_t;83,3984

examples/pktgen/app/pktgen-range.c,115
pktgen_range_ctor(88,3793
pktgen_print_range(235,7296
pktgen_page_range(376,13385
pktgen_range_setup(394,13731

examples/pktgen/app/pktgen-seq.c,54
pktgen_send_seq_pkt(75,3512
pktgen_page_seq(93,3866

examples/pktgen/lib/scrn/rte_scrn.c,170
	rte_scrn_t * scrn;82,3597
void scrn_center(84,3618
void scrn_printf(96,3865
void scrn_snprintf(107,4079
void scrn_fprintf(116,4265
rte_scrn_t * scrn_init(127,4488

examples/pktgen/lib/scrn/rte_scrn.h,2965
#define __INC_RTE_SCRN_H69,3399
#define SCRN_VERSION	76,3490
typedef struct rte_scrn_s 78,3520
	rte_atomic32_t	pause;79,3548
	rte_atomic32_t	state;80,3609
	uint16_t		nrows;81,3661
	uint16_t		ncols;82,3705
	uint16_t		theme;83,3752
	uint16_t		pad0;84,3806
} rte_scrn_t;85,3823
enum { SCRN_ON 87,3838
enum { SCRN_ON = 0, SCRN_OFF 87,3838
enum { THEME_OFF 88,3874
enum { THEME_OFF = 0, THEME_ON 88,3874
typedef enum { BLACK 90,3913
typedef enum { BLACK = 0, RED 90,3913
typedef enum { BLACK = 0, RED = 1, GREEN 90,3913
typedef enum { BLACK = 0, RED = 1, GREEN = 2, YELLOW 90,3913
typedef enum { BLACK = 0, RED = 1, GREEN = 2, YELLOW = 3, BLUE 90,3913
typedef enum { BLACK = 0, RED = 1, GREEN = 2, YELLOW = 3, BLUE = 4, MAGENTA 90,3913
typedef enum { BLACK = 0, RED = 1, GREEN = 2, YELLOW = 3, BLUE = 4, MAGENTA = 5, CYAN 90,3913
typedef enum { BLACK = 0, RED = 1, GREEN = 2, YELLOW = 3, BLUE = 4, MAGENTA = 5, CYAN = 6, WHITE 90,3913
			   RGB 91,4015
			   RGB = 8, DEFAULT_FG 91,4015
			   RGB = 8, DEFAULT_FG = 9, DEFAULT_BG 91,4015
			   RGB = 8, DEFAULT_FG = 9, DEFAULT_BG = 9, NO_CHANGE 91,4015
			   RGB = 8, DEFAULT_FG = 9, DEFAULT_BG = 9, NO_CHANGE = 98, UNKNOWN_COLOR=91,4015
			   RGB = 8, DEFAULT_FG = 9, DEFAULT_BG = 9, NO_CHANGE = 98, UNKNOWN_COLOR=99 } color_e;91,4015
typedef enum { OFF 92,4106
typedef enum { OFF = 0, BOLD 92,4106
typedef enum { OFF = 0, BOLD = 1, UNDERSCORE 92,4106
typedef enum { OFF = 0, BOLD = 1, UNDERSCORE = 4, BLINK 92,4106
typedef enum { OFF = 0, BOLD = 1, UNDERSCORE = 4, BLINK = 5, REVERSE 92,4106
typedef enum { OFF = 0, BOLD = 1, UNDERSCORE = 4, BLINK = 5, REVERSE = 7, CONCEALED 92,4106
typedef enum { OFF = 0, BOLD = 1, UNDERSCORE = 4, BLINK = 5, REVERSE = 7, CONCEALED = 8, NO_ATTR 92,4106
typedef enum { OFF = 0, BOLD = 1, UNDERSCORE = 4, BLINK = 5, REVERSE = 7, CONCEALED = 8, NO_ATTR = 98, UNKNOWN_ATTR 92,4106
typedef enum { OFF = 0, BOLD = 1, UNDERSCORE = 4, BLINK = 5, REVERSE = 7, CONCEALED = 8, NO_ATTR = 98, UNKNOWN_ATTR = 99 } attr_e;92,4106
typedef uint8_t		rgb_t;94,4238
#define	scrn_puts(98,4290
static __inline__ void scrn_pos(100,4355
static __inline__ void scrn_clr_line(126,5784
static __inline__ void scrn_eol_pos(131,5863
static __inline__ void scrn_off(136,5948
static __inline__ void scrn_on(141,6063
static __inline__ int scrn_is_off(146,6176
static __inline__ void scrn_pause(151,6307
static __inline__ void scrn_resume(156,6417
static __inline__ int scrn_is_paused(161,6528
static __inline__ int scrn_center_col(166,6655
static __inline__ void scrn_erase(174,6828
static __inline__ void scrn_repeat(186,7152
static __inline__ void scrn_col_repeat(196,7329
static __inline__ void scrn_fgcolor(205,7500
static __inline__ void scrn_bgcolor(209,7619
static __inline__ void scrn_fgbgcolor(213,7738
static __inline__ void scrn_color(217,7875
static __inline__ void scrn_rgb(228,8176
#define printf_status(238,8665
#define printf_info(239,8732

examples/pktgen/lib/common/wr_mbuf.h,178
#define _WR_MBUF_H_37,1779
static inline struct rte_mbuf *rte_pktmbuf_alloc_noreset(rte_pktmbuf_alloc_noreset43,1840
static inline int rte_pktmbuf_alloc_bulk_noreset(53,2054

examples/pktgen/lib/common/wr_cksum.h,29
#define __WR_CKSUM_H35,1803

examples/pktgen/lib/common/wr_copyright_info.h,37
#define _WR_COPYRIGHT_INFO_H69,3403

examples/pktgen/lib/common/wr_port_config.h,34
#define _WR_PORT_CONFIG_H69,3400

examples/pktgen/lib/common/wr_mempool.h,173
#define _WR_MEMPOOL_H_36,1743
typedef uint32_t (rte_mempool_special_obj_ctor_t)76,3192
typedef void (rte_mempool_special_ctor_t)85,3455
wr_mempool_element_size(153,6757

examples/pktgen/lib/common/wr_pcap.c,169
wr_pcap_open(136,4794
wr_pcap_info(210,6885
wr_pcap_rewind(239,7728
wr_pcap_skip(264,8181
wr_pcap_close(302,8903
wr_payloadOffset(327,9324
wr_pcap_read(375,10554

examples/pktgen/lib/common/wr_cksum.c,157
uint16_t cksum(124,3918
uint32_t cksumUpdate(149,4847
uint16_t cksumDone(189,6148
uint32_t pseudoChecksum(218,6980
uint32_t pseudoIPv6Checksum(246,7944

examples/pktgen/lib/common/wr_l2p.c,388
#define countof(92,3843
enum { RX_IDX 94,3889
enum { RX_IDX = 0, TX_IDX 94,3889
enum { RX_IDX = 0, TX_IDX = 1, RXTX_CNT 94,3889
typedef struct lcore_port_s 96,3937
	uint64_t	lcores[lcores97,3967
	uint64_t	ports[ports98,3995
} lp_t;99,4022
wr_parse_portmask(114,4288
wr_parse_rt_list(132,4624
wr_parse_lp_list(179,5643
wr_parse_matrix(249,8355
wr_port_matrix_dump(364,11503

examples/pktgen/lib/common/wr_utils.h,69
#define _UTILS_H_69,3392
wr_strdupf(77,3627
wr_strtrimset(90,4148

examples/pktgen/lib/common/wr_lscpu.h,589
#define __INC_LSCPU_H69,3396
typedef struct action_s 71,3419
	const char	* str;72,3445
	void	(*func)func73,3464
	int		arg;74,3518
	int		flags;75,3529
} action_t;76,3542
#define ONLY_ONCE_FLAG	78,3555
#define MAX_LINE_SIZE	80,3586
	int			num_cpus;83,3631
	int			threads_per_core;84,3648
	int			cores_per_socket;85,3673
	int			numa_nodes;86,3698
	char	  * cpu_mhz;87,3717
	char	  * model_name;88,3736
	char	  * cpu_flags;89,3758
	char	  * cache_size;90,3779
	short		numa_cpus[numa_cpus92,3820
} lscpu_t;93,3874
#define LSCPU_PATH	95,3886
#define CPU_PROC_PATH	96,3923

examples/pktgen/lib/common/wr_coremap.c,1200
static char *model_name;model_name59,2347
typedef struct lcore 61,2373
    struct lcore *next;next62,2396
    lc_info_t	u;63,2420
} lcore_t;64,2437
typedef lcore_t *(*do_line_fn)do_line_fn66,2449
typedef unsigned (*getter_fn)getter_fn67,2510
typedef void (*setter_fn)setter_fn68,2558
typedef struct action 70,2615
    const char *desc;desc71,2639
    do_line_fn  fn;72,2661
} action_t;73,2681
get_socket_id(76,2710
set_socket_id(82,2790
get_core_id(88,2877
set_core_id(94,2953
get_thread_id(100,3036
as_str(106,3124
as_int(114,3246
new_lcore(120,3324
set_raw_socket_id(129,3499
set_raw_core_id(136,3623
set_model_name(143,3743
get_next_thread_id(151,3889
set_thread_id_str(161,4194
ignore_line(169,4387
get_matching_action(176,4485
remap(199,5112
closest_gte(217,5474
zero_base(232,5957
cnt(248,6314
print_and_free_lcores(261,6512
get_and_free_lcores(271,6751
print_matching_lcores(283,6979
free_lcores(293,7273
print_core_map(302,7384
count_cores(354,8940
wr_coremap(366,9064
typedef unsigned (*_getter_fn)_getter_fn430,10989
_get_socket_id(433,11057
_get_core_id(439,11142
_get_thread_id(445,11223
_get_lcore_id(451,11308
wr_coremap_cnt(462,11486

examples/pktgen/lib/common/wr_inet.h,10623
#define __WR_INET_H69,3394
#define IPv4_VERSION 71,3415
#define IPv6_VERSION	72,3441
typedef struct ipHdr_s 106,4808
    uint8_t        vl;107,4833
    uint8_t        tos;108,4890
    uint16_t       tlen;109,4944
    uint16_t       ident;110,4995
    uint16_t       ffrag;111,5048
    uint8_t        ttl;112,5112
    uint8_t        proto;113,5163
    uint16_t       cksum;114,5210
    uint32_t       src;115,5264
    uint32_t       dst;116,5320
} __attribute__((__packed__)) ipHdr_t;117,5381
#define PG_ISFRAG(119,5421
#define PG_OFF_MASK 120,5481
#define PG_OFF_MF 121,5512
#define PG_OFF_DF 122,5543
typedef struct ipv6Hdr_s 148,7003
	uint32_t		ver_tc_fl;149,7030
	uint16_t		payload_length;150,7052
	uint8_t			next_header;151,7079
	uint8_t			hop_limit;152,7103
	uint8_t			saddr[saddr153,7125
	uint8_t			daddr[daddr154,7147
} __attribute__ ((__packed__)) ipv6Hdr_t;155,7169
#define PG_IPPROTO_NONE 172,8142
#define PG_IPPROTO_IP 173,8176
#define PG_IPPROTO_ICMP 174,8219
#define PG_IPPROTO_IGMP 175,8264
#define PG_IPPROTO_IPV4 176,8309
#define PG_IPPROTO_TCP 177,8354
#define PG_IPPROTO_UDP 178,8398
#define PG_IPPROTO_IPV6 179,8442
#define PG_IPPROTO_IPV6_ROUTE 180,8487
#define PG_IPPROTO_IPV6_FRAG 181,8522
#define PG_IPPROTO_GRE 182,8557
#define PG_IPPROTO_ICMPV6 183,8601
#define PG_IPPROTO_IPV6_ICMP 184,8648
#define PG_IPPROTO_IPV6_NONXT 185,8695
#define PG_IPPROTO_IPV6_OPTS 186,8730
#define PG_IPPROTO_RAW 187,8765
#define PG_IPPROTO_MAX 188,8809
#define IPv4(190,8846
typedef struct ipOverlay_s 196,9029
    uint32_t    node[node197,9058
    uint8_t     pad0;198,9083
    uint8_t     proto;199,9126
    uint16_t    len;200,9178
    uint32_t    src;201,9248
    uint32_t    dst;202,9301
} __attribute__((__packed__)) ipOverlay_t;203,9359
typedef struct ipv6Overlay_s 205,9403
	uint8_t		saddr[saddr206,9434
	uint8_t		daddr[daddr207,9455
	uint32_t	tcp_length;208,9476
	uint16_t	zero;209,9498
	uint8_t		pad;210,9514
	uint8_t		next_header;211,9529
} __attribute__((__packed__)) ipv6Overlay_t;212,9552
typedef unsigned int	seq_t;214,9598
typedef struct udpHdr_s 217,9669
    uint16_t       sport;218,9695
    uint16_t       dport;219,9746
    uint16_t       len;220,9807
    uint16_t       cksum;221,9873
} __attribute__((__packed__)) udpHdr_t;222,9939
typedef struct udpip_s 225,10011
    ipOverlay_t		ip;226,10036
    udpHdr_t		udp;227,10091
} __attribute__((__packed__)) udpip_t;228,10147
typedef struct udpipv6_s 231,10220
    ipv6Overlay_t	ip;232,10247
    udpHdr_t		udp;233,10303
} __attribute__((__packed__)) udpipv6_t;234,10359
typedef struct tcpHdr_s 260,11827
    uint16_t       sport;261,11853
    uint16_t       dport;262,11906
    seq_t      	   seq;263,11969
    seq_t      	   ack;264,12023
    uint8_t        offset;265,12072
    uint8_t        flags;266,12117
    uint16_t       window;267,12169
    uint16_t       cksum;268,12220
    uint16_t       urgent;269,12267
    uint8_t        opts[opts270,12330
} __attribute__((__packed__)) tcpHdr_t;271,12393
enum { URG_FLAG 273,12434
enum { URG_FLAG = 0x20,x20273,12434
enum { URG_FLAG = 0x20, ACK_FLAG 273,12434
enum { URG_FLAG = 0x20, ACK_FLAG = 0x10,x10273,12434
enum { URG_FLAG = 0x20, ACK_FLAG = 0x10, PSH_FLAG 273,12434
enum { URG_FLAG = 0x20, ACK_FLAG = 0x10, PSH_FLAG = 0x08,x08273,12434
enum { URG_FLAG = 0x20, ACK_FLAG = 0x10, PSH_FLAG = 0x08, RST_FLAG 273,12434
enum { URG_FLAG = 0x20, ACK_FLAG = 0x10, PSH_FLAG = 0x08, RST_FLAG = 0x04,x04273,12434
enum { URG_FLAG = 0x20, ACK_FLAG = 0x10, PSH_FLAG = 0x08, RST_FLAG = 0x04, SYN_FLAG 273,12434
enum { URG_FLAG = 0x20, ACK_FLAG = 0x10, PSH_FLAG = 0x08, RST_FLAG = 0x04, SYN_FLAG = 0x02,x02273,12434
enum { URG_FLAG = 0x20, ACK_FLAG = 0x10, PSH_FLAG = 0x08, RST_FLAG = 0x04, SYN_FLAG = 0x02, FIN_FLAG 273,12434
enum { URG_FLAG = 0x20, ACK_FLAG = 0x10, PSH_FLAG = 0x08, RST_FLAG = 0x04, SYN_FLAG = 0x02, FIN_FLAG = 0x01 x01273,12434
typedef struct tcpip_s 276,12579
    ipOverlay_t		ip;277,12604
    tcpHdr_t    	tcp;278,12659
} __attribute__((__packed__)) tcpip_t;279,12718
typedef struct tcpipv6_s 282,12791
    ipv6Overlay_t	ip;283,12818
    tcpHdr_t    	tcp;284,12874
} __attribute__((__packed__)) tcpipv6_t;285,12933
typedef struct icmpv4Hdr_s 288,13005
    uint8_t        type;289,13034
    uint8_t        code;290,13094
    uint16_t       cksum;291,13152
            uint16_t    ident;295,13238
            uint16_t    seq;296,13296
            uint32_t    data;297,13359
        } echo;298,13431
            uint32_t    gateway;301,13465
            uint16_t    ip[ip302,13528
            uint16_t    transport[transport303,13590
        } redirect;304,13659
            uint32_t    nextHopMtu;307,13697
            uint16_t    ip[ip308,13777
            uint16_t    transport[transport309,13839
        } failing_pkt;310,13906
            uint16_t    ident;313,13947
            uint16_t    seq;314,14008
            uint32_t    originate;315,14074
            uint32_t    receive;316,14139
            uint32_t    transmit;317,14202
        } timestamp;318,14266
            uint32_t    multicast;321,14305
            uint8_t     s_qrv;322,14377
            uint8_t     qqic;323,14439
            uint16_t    numberOfSources;324,14500
            uint16_t    source_addr[source_addr325,14574
        } igmp;326,14639
            uint8_t     pointer;329,14673
            uint8_t     unused[unused330,14741
        } param;331,14800
            uint8_t     numAddrs;334,14886
            uint8_t     addrEntrySize;335,14954
            uint16_t    lifetime;336,15023
            uint32_t    advert[advert337,15088
        } advertise;338,15156
            uint16_t    ident;342,15222
            uint16_t    seq;343,15283
            uint32_t    dmask;344,15349
        } mask;345,15409
    } data;346,15425
} __attribute__((__packed__)) icmpv4Hdr_t;347,15437
#define ICMP4_TIMESTAMP_SIZE	349,15481
#define ICMP4_ECHO_REPLY 352,15542
#define ICMP4_DEST_UNREACHABLE 353,15580
#define ICMP4_SOURCE_QUENCH 354,15618
#define ICMP4_REDIRECT 355,15656
#define ICMP4_ECHO 356,15694
#define ICMP4_ROUTER_ADVERT 357,15732
#define ICMP4_ROUTER_SOLICIT 358,15770
#define ICMP4_TIME_EXCEEDED 359,15809
#define ICMP4_PARAMETER_PROBLEM 360,15848
#define ICMP4_TIMESTAMP 361,15887
#define ICMP4_TIMESTAMP_REPLY 362,15926
#define ICMP4_INFO_REQUEST 363,15965
#define ICMP4_INFO_REPLY 364,16004
#define ICMP4_MASK_REQUEST 365,16043
#define ICMP4_MASK_REPLY 366,16082
#define MPLS_SET_BOS(387,16832
#define MPLS_CLR_BOS(388,16908
typedef struct mplsHdr_s 390,16985
	uint32_t label;391,17012
} __attribute__ ((__packed__)) mplsHdr_t;392,17051
typedef struct qinqHdr_s 412,17897
	uint16_t qinq_tci;413,17924
	uint16_t vlan_tpid;414,17977
	uint16_t vlan_tci;415,18040
	uint16_t eth_proto;416,18093
} __attribute__ ((__packed__)) qinqHdr_t;417,18155
typedef struct greHdr_s 452,19714
	uint8_t		reserved0_0 453,19740
	uint8_t		seq_present 454,19785
	uint8_t		key_present 455,19844
	uint8_t		unused 456,19891
	uint8_t		chk_present 457,19918
	uint8_t		version 458,19984
	uint8_t		reserved0_1 459,20034
	uint16_t	eth_type;460,20079
	uint32_t	extra_fields[extra_fields461,20142
} __attribute__ ((__packed__)) greHdr_t;462,20248
typedef struct greIp_s 465,20316
	ipHdr_t		ip;466,20341
	greHdr_t	gre;467,20380
} __attribute__ ((__packed__)) greIp_t;468,20425
typedef struct greEther_s 471,20496
	ipHdr_t				ip;472,20524
	greHdr_t			gre;473,20567
	struct ether_hdr	ether;474,20603
} __attribute__ ((__packed__)) greEther_t;475,20658
#define ETH_HW_TYPE	479,20737
#define ETH_HDR_SIZE	480,20793
#define ETH_ADDR_SIZE	481,20858
#define ETH_MTU	482,20925
#define ETH_MAX_PKT	483,20981
#define ETH_MIN_PKT	484,21043
#define IPV6_ADDR_LEN	485,21106
#define ETH_VLAN_ENCAP_LEN 487,21162
#define ETHER_TYPE_MPLS_UNICAST	491,21260
#define ETHER_TYPE_MPLS_MULTICAST	492,21300
#define ETHER_TYPE_Q_IN_Q	494,21342
#define ETHER_TYPE_TRANSP_ETH_BR	495,21377
enum {	ARP_REQUEST 499,21480
enum {	ARP_REQUEST = 1, ARP_REPLY 499,21480
enum {	ARP_REQUEST = 1, ARP_REPLY = 2, RARP_REQUEST 499,21480
enum {	ARP_REQUEST = 1, ARP_REPLY = 2, RARP_REQUEST = 3, RARP_REPLY 499,21480
enum {	ARP_REQUEST = 1, ARP_REPLY = 2, RARP_REQUEST = 3, RARP_REPLY = 4, GRATUITOUS_ARP 499,21480
	uint16_t	_16[_16502,21592
	uint8_t		_8[_8503,21610
} mac_e;504,21627
	uint16_t	_16[_16507,21653
	uint32_t	_32;508,21671
} ip4_e;509,21686
typedef struct arpPkt_s 512,21720
    uint16_t       hrd;513,21746
    uint16_t       pro;514,21808
    uint8_t        hln;515,21870
    uint8_t        pln;516,21930
    uint16_t       op;517,21990
    mac_e	       sha;518,22041
    ip4_e     	   spa;519,22107
    mac_e          tha;520,22168
    ip4_e          tpa;521,22236
} __attribute__((__packed__)) arpPkt_t;522,22303
typedef struct pkt_hdr_s 524,22344
	struct ether_hdr    eth;525,22371
		ipHdr_t			ipv4;527,22431
		ipv6Hdr_t		ipv6;528,22470
		tcpip_t			tip;529,22510
		udpip_t			uip;530,22555
		icmpv4Hdr_t		icmp;531,22600
		tcpipv6_t		tip6;532,22650
		udpipv6_t		uip6;533,22697
		uint64_t		pad[pad534,22744
	} u;535,22794
} __attribute__((__packed__)) pkt_hdr_t;536,22800
typedef struct ipv4_5tuple 538,22842
	uint32_t		ip_dst;539,22871
	uint32_t		ip_src;540,22890
	uint16_t		port_dst;541,22909
	uint16_t		port_src;542,22930
	uint8_t			proto;543,22951
} __attribute__((__packed__)) ipv4_5tuple_t;544,22969
typedef struct l3_4route_s 546,23015
	ipv4_5tuple_t	key;547,23044
	uint8_t			ifid;548,23064
} __attribute__ ((packed)) l3_4route_t;549,23081
typedef struct ipv6_5tuple_s 551,23122
	uint8_t			dst[dst552,23153
	uint8_t			src[src553,23184
	uint16_t		sport;554,23215
	uint16_t		dport;555,23233
	uint8_t			proto;556,23251
} __attribute__ ((packed)) ipv6_5tuple_t;557,23269
typedef struct l3_6route_s 559,23312
	ipv6_5tuple_t	key;560,23341
	uint8_t			ifid;561,23361
} __attribute__ ((packed)) l3_6route_t;562,23378
rte_hash6_crc(578,23820
static __inline__ void ethAddrCopy(591,24246
static __inline__ void uint16Swap(598,24471
static __inline__ void ethAddrSwap(606,24717
static __inline__ void inetAddrCopy(615,24982
static __inline__ void inetAddrSwap(622,25184
static __inline__ int mask_size(630,25418
static __inline__ uint32_t size_to_mask(652,25861
static __inline__ char * inet_ntop4(674,26358
static __inline__ char * inet_mtoa(688,26942
static __inline__ uint64_t inet_mtoh64(697,27314
static __inline__ struct ether_addr * inet_h64tom(708,27804

examples/pktgen/lib/common/wr_coremap.h,248
#define __INC_COREMAP_H69,3398
#define PROC_CPUINFO 74,3445
		uint8_t      id;78,3509
		uint8_t      socket_id;79,3555
		uint8_t      core_id;80,3601
		uint8_t      thread_id;81,3654
	} s;82,3702
	uint32_t	word;83,3708
} lc_info_t;84,3724

examples/pktgen/lib/common/wr_port_config.c,117
#define PORT_STRING_SIZE	91,3829
wr_get_portdesc(106,4147
wr_free_portdesc(167,5652
wr_create_blacklist(191,6107

examples/pktgen/lib/common/wr_core_info.h,80
#define _WR_CORE_INFO_H69,3398
wr_lcore_mask(78,3650
wr_get_coremask(98,4052

examples/pktgen/lib/common/wr_lscpu.c,555
static lscpu_t	* lscpu;46,1954
static __inline__ void num_cpus(48,1979
static __inline__ void threads_per_core(52,2099
static __inline__ void cores_per_socket(56,2235
static __inline__ void numa_nodes(60,2371
static __inline__ void cpu_mhz(64,2495
static void numa_nodeX_cpus(72,2693
static __inline__ void cache_size(97,3362
static __inline__ void model_name(105,3569
static __inline__ void cpu_flags(113,3776
lscpu_match_action(122,3997
cpu_proc_match_action(147,4716
lscpu_info_get(166,5121
cpu_proc_info(194,5611
wr_lscpu_info(222,6102

examples/pktgen/lib/common/wr_l2p.h,1911
#define __WR_L2P_H35,1796
#define MAX_MATRIX_ENTRIES 43,1887
#define MAX_STRING 44,1923
#define	MAX_MAP_PORTS	45,1959
#define MAX_MAP_LCORES	46,2006
enum { NO_TYPE 48,2052
enum { NO_TYPE = 0, RX_TYPE 48,2052
enum { NO_TYPE = 0, RX_TYPE = 0x01,x0148,2052
enum { NO_TYPE = 0, RX_TYPE = 0x01, TX_TYPE 48,2052
enum { NO_TYPE = 0, RX_TYPE = 0x01, TX_TYPE = 0x02 x0248,2052
typedef struct pq_s 50,2107
	uint8_t		rx_cnt;51,2129
	uint8_t		tx_cnt;52,2147
	uint8_t		pad0[pad053,2165
	uint8_t		rx[rx54,2184
	uint8_t		tx[tx55,2216
} pq_t;56,2248
	uint8_t		lid;59,2274
    uint8_t		type;60,2289
    uint8_t		pad0[pad061,2308
    pq_t		pids;62,2330
    pq_t		qids;63,2346
    void	  * private;64,2362
} __rte_cache_aligned lobj_t;65,2384
	uint8_t		pid;68,2432
    uint8_t		rx_qid;69,2447
    uint8_t		tx_qid;70,2468
    uint8_t		nb_lids;71,2489
	uint8_t		lids[lids72,2511
	void	  * private;73,2542
} __rte_cache_aligned pobj_t;74,2561
		uint8_t	rx;78,2618
		uint8_t	tx;79,2632
	uint16_t	rxtx;81,2650
} rxtx_t;82,2666
	volatile uint8_t	stop[stop85,2694
	lobj_t				lcores[lcores86,2733
	pobj_t				ports[ports87,2767
	rxtx_t				map[map88,2803
} __rte_cache_aligned l2p_t;89,2850
wr_raw_dump_l2p(96,3030
wr_l2p_create(156,4751
wr_new_rxque(186,5337
wr_new_txque(198,5581
wr_inc_rx(210,5833
wr_inc_tx(219,6058
wr_get_map(228,6305
wr_l2p_connect(238,6529
wr_get_type(266,7321
wr_get_lcore_rxcnt(278,7580
wr_get_lcore_txcnt(290,7853
wr_get_port_rxcnt(302,8126
wr_get_port_txcnt(314,8392
wr_get_port_nb_lids(326,8657
wr_set_port_private(338,8904
wr_get_port_private(350,9165
wr_set_lcore_private(362,9412
wr_get_lcore_private(374,9675
wr_get_rx_pid(386,9913
wr_get_tx_pid(398,10162
wr_get_port_lid(410,10432
wr_get_rxque(422,10697
wr_get_txque(434,10965
wr_stop_lcore(446,11225
wr_start_lcore(457,11438
wr_lcore_is_running(468,11651
wr_dump_l2p(481,11967

examples/pktgen/lib/common/wr_mempool.c,85
get_gcd(74,2583
optimize_object_size(105,3043
rte_mempool_special_create(129,3616

examples/pktgen/lib/common/wr_utils.c,114
#define MAX_PARSE_SIZE	56,2148
wr_strtrim(77,2575
wr_strparse(103,3115
skip_lst(126,3666
wr_strccpy(136,3791

examples/pktgen/lib/common/wr_core_info.c,170
#define COREMASK_STRING_SIZE	92,3845
static lc_info_t	core_map[core_map94,3879
static uint32_t		num_cores;95,3921
wr_sct_convert(98,3959
wr_parse_coremask(122,4453

examples/pktgen/lib/common/wr_copyright_info.c,308
#define COPYRIGHT_MSG	86,3715
#define POWERED_BY_DPDK	87,3793
static const char * intel_copyright[intel_copyright89,3846
static const char * wr_copyright[wr_copyright124,5654
wr_print_copyright(170,7740
wr_logo(190,8321
wr_splash_screen(239,9763
wr_copyright_msg(266,10423
wr_powered_by(276,10573

examples/pktgen/lib/common/wr_pcap.h,1219
#define _WR_PCAP_H_70,3395
#define PCAP_MAGIC_NUMBER	77,3467
#define PCAP_MAJOR_VERSION	78,3504
#define PCAP_MINOR_VERSION	79,3533
typedef struct pcap_hdr_s 81,3563
        uint32_t magic_number;82,3591
        uint16_t version_major;83,3645
        uint16_t version_minor;84,3707
        int32_t  thiszone;85,3769
        uint32_t sigfigs;86,3834
        uint32_t snaplen;87,3898
        uint32_t network;88,3981
} pcap_hdr_t;89,4037
typedef struct pcaprec_hdr_s 91,4052
        uint32_t ts_sec;92,4083
        uint32_t ts_usec;93,4142
        uint32_t incl_len;94,4206
        uint32_t orig_len;95,4288
} pcaprec_hdr_t;96,4353
typedef struct pcap_info_s 98,4371
	FILE	  * fd;99,4400
	char 	  * filename;100,4441
	uint32_t	endian;101,4509
	uint32_t	pkt_size;102,4555
	uint32_t	pkt_count;103,4604
	uint32_t	pkt_idx;104,4656
	pcap_hdr_t	info;105,4717
} pcap_info_t;106,4774
#define BIG_ENDIAN	109,4809
#define LITTLE_ENDIAN	112,4865
typedef struct pcap_pkt_data_s 115,4902
	uint8_t			  * buffAddr;116,5014
	uint8_t			  * virtualAddr;117,5080
	phys_addr_t			physAddr;118,5156
	uint32_t			size;119,5214
	pcaprec_hdr_t		hdr;120,5274
} pcap_pkt_data_t;121,5355
wr_pcap_convert(124,5398

examples/pktgen/lib/common/wr_cycles.h,159
#define _WR_CYCLES_H_37,1781
static __inline__ void wr_delay_us(43,1844
static __inline__ void wr_delay_ms(61,2258
static __inline__ void wr_sleep(65,2339

examples/pktgen/lib/lua/lapi.c,3809
#define lapi_c11,150
#define LUA_CORE12,165
const char lua_ident[lua_ident32,450
#define NONVALIDVALUE	38,583
#define isvalid(41,663
#define api_checkvalidindex(43,707
static TValue *index2addr index2addr46,786
static void growstack 77,1745
LUA_API int lua_checkstack 83,1850
LUA_API void lua_xmove 103,2482
LUA_API lua_CFunction lua_atpanic 118,2892
LUA_API const lua_Number *lua_version lua_version128,3081
LUA_API int lua_absindex 144,3359
LUA_API int lua_gettop 151,3525
LUA_API void lua_settop 156,3616
LUA_API void lua_remove 173,4074
LUA_API void lua_insert 184,4283
static void moveto 196,4524
LUA_API void lua_replace 207,4883
LUA_API void lua_copy 216,5037
LUA_API void lua_pushvalue 226,5235
LUA_API int lua_type 240,5428
LUA_API const char *lua_typename lua_typename246,5559
LUA_API int lua_iscfunction 252,5656
LUA_API int lua_isnumber 258,5790
LUA_API int lua_isstring 265,5923
LUA_API int lua_isuserdata 271,6055
LUA_API int lua_rawequal 277,6204
LUA_API void  lua_arith 284,6416
LUA_API int lua_compare 307,7029
LUA_API lua_Number lua_tonumberx 326,7550
LUA_API lua_Integer lua_tointegerx 340,7809
LUA_API lua_Unsigned lua_tounsignedx 357,8151
LUA_API int lua_toboolean 374,8497
LUA_API const char *lua_tolstring lua_tolstring380,8617
LUA_API size_t lua_rawlen 398,9132
LUA_API lua_CFunction lua_tocfunction 409,9414
LUA_API void *lua_touserdata lua_touserdata418,9649
LUA_API lua_State *lua_tothread lua_tothread428,9892
LUA_API const void *lua_topointer lua_topointer434,10033
LUA_API void lua_pushnil 456,10534
LUA_API void lua_pushnumber 464,10654
LUA_API void lua_pushinteger 474,10885
LUA_API void lua_pushunsigned 482,11035
LUA_API const char *lua_pushlstring lua_pushlstring492,11223
LUA_API const char *lua_pushstring lua_pushstring504,11475
LUA_API const char *lua_pushvfstring lua_pushvfstring522,11794
LUA_API const char *lua_pushfstring lua_pushfstring533,12046
LUA_API void lua_pushcclosure 546,12305
LUA_API void lua_pushboolean 568,12783
LUA_API void lua_pushlightuserdata 576,12951
LUA_API int lua_pushthread 584,13091
LUA_API void lua_getglobal 599,13293
LUA_API void lua_gettable 610,13609
LUA_API void lua_getfield 620,13810
LUA_API void lua_rawget 632,14087
LUA_API void lua_rawgeti 642,14318
LUA_API void lua_rawgetp 653,14566
LUA_API void lua_createtable 666,14866
LUA_API int lua_getmetatable 679,15133
LUA_API void lua_getuservalue 708,15668
LUA_API void lua_setglobal 728,16039
LUA_API void lua_settable 741,16420
LUA_API void lua_setfield 753,16688
LUA_API void lua_rawset 766,17013
LUA_API void lua_rawseti 780,17360
LUA_API void lua_rawsetp 793,17665
LUA_API int lua_setmetatable 808,18037
LUA_API void lua_setuservalue 848,18909
#define checkresults(872,19435
LUA_API int lua_getctx 877,19604
LUA_API void lua_callk 886,19792
struct CallS 912,20616
  StkId func;913,20655
  int nresults;914,20669
static void f_call 918,20690
LUA_API int lua_pcallk 925,20828
LUA_API int lua_load 970,22403
LUA_API int lua_dump 994,23224
LUA_API int  lua_status 1009,23518
LUA_API int lua_gc 1018,23621
LUA_API int lua_error 1102,25514
LUA_API int lua_next 1111,25671
LUA_API void lua_concat 1128,26017
LUA_API void lua_len 1144,26348
LUA_API lua_Alloc lua_getallocf 1154,26516
LUA_API void lua_setallocf 1164,26687
LUA_API void *lua_newuserdata lua_newuserdata1172,26829
static const char *aux_upvalue aux_upvalue1185,27055
LUA_API const char *lua_getupvalue lua_getupvalue1210,27819
LUA_API const char *lua_setupvalue lua_setupvalue1224,28143
static UpVal **getupvalref getupvalref1243,28595
LUA_API void *lua_upvalueid lua_upvalueid1254,28959
LUA_API void lua_upvaluejoin 1273,29445
LUA_API void lua_setprivate(1282,29736
LUA_API void * lua_getprivate(1286,29815

examples/pktgen/lib/lua/lstrlib.c,2443
#define lstrlib_c14,263
#define LUA_LIB15,281
#define LUA_MAXCAPTURES	28,500
#define uchar(33,573
static int str_len 37,614
static size_t posrelat 46,820
static int str_sub 53,998
static int str_reverse 67,1378
static int str_lower 79,1635
static int str_upper 92,1903
#define MAXSIZE	106,2223
static int str_rep 108,2261
static int str_byte 133,3133
static int str_char 152,3746
static int writer 167,4097
static int str_dump 174,4256
#define CAP_UNFINISHED	194,4673
#define CAP_POSITION	195,4701
typedef struct MatchState 197,4728
  const char *src_init;src_init198,4756
  const char *src_end;src_end199,4809
  const char *p_end;p_end200,4867
  lua_State *L;L201,4917
  int level;202,4933
    const char *init;init204,5014
    ptrdiff_t len;205,5036
  } capture[capture206,5055
} MatchState;207,5085
#define L_ESC	210,5101
#define SPECIALS	211,5120
static int check_capture 214,5152
static int capture_to_close 222,5369
static const char *classend classend230,5599
static int match_class 254,6192
static int matchbracketclass 274,6809
static int singlematch 297,7277
static const char *matchbalance matchbalance310,7633
static const char *max_expand max_expand331,8170
static const char *min_expand min_expand346,8667
static const char *start_capture start_capture359,9027
static const char *end_capture end_capture373,9471
static const char *match_capture match_capture384,9844
static const char *match match395,10118
static const char *lmemfind lmemfind473,12981
static void push_onecapture 495,13743
static int push_captures 514,14357
static int nospecials 525,14725
static int str_find_aux 536,15026
static int str_find 586,16417
static int str_match 591,16487
static int gmatch_aux 596,16558
static int gmatch 623,17308
static void add_s 633,17494
static void add_value 659,18270
static int str_gsub 690,19094
#define LUA_INTFRMLEN	750,20663
#define LUA_INTFRM_T	751,20691
#define LUA_INTFRMLEN	755,20731
#define LUA_INTFRM_T	756,20758
#define LUA_FLTFRMLEN	769,21004
#define LUA_FLTFRM_T	770,21030
#define MAX_ITEM	776,21146
#define FLAGS	778,21211
#define MAX_FORMAT	783,21357
static void addquoted 786,21423
static const char *scanformat scanformat810,22024
static void addlenmod 835,22841
static int str_format 845,23068
static const luaL_Reg strlib[strlib933,25984
static void createmetatable 952,26357
LUAMOD_API int luaopen_string 967,26858

examples/pktgen/lib/lua/lauxlib.c,3205
#define lauxlib_c19,378
#define LUA_LIB20,396
#define LEVELS1	35,617
#define LEVELS2	36,678
static int findfield 44,843
static int pushglobalfuncname 68,1665
static void pushfuncname 84,2085
static int countlevels 102,2647
LUALIB_API void luaL_traceback 117,2969
LUALIB_API int luaL_argerror 154,4162
static int typeerror 171,4839
static void tag_error 178,5078
LUALIB_API void luaL_where 183,5184
LUALIB_API int luaL_error 196,5593
LUALIB_API int luaL_fileresult 207,5814
#define inspectstat(234,6374
#define inspectstat(240,6547
LUALIB_API int luaL_execresult 247,6620
LUALIB_API int luaL_newmetatable 272,7333
LUALIB_API void luaL_setmetatable 284,7755
LUALIB_API void *luaL_testudata luaL_testudata290,7887
LUALIB_API void *luaL_checkudata luaL_checkudata305,8444
LUALIB_API int luaL_checkoption 320,8837
LUALIB_API void luaL_checkstack 333,9284
LUALIB_API void luaL_checktype 345,9619
LUALIB_API void luaL_checkany 351,9745
LUALIB_API const char *luaL_checklstring luaL_checklstring357,9890
LUALIB_API const char *luaL_optlstring luaL_optlstring364,10077
LUALIB_API lua_Number luaL_checknumber 375,10369
LUALIB_API lua_Number luaL_optnumber 384,10564
LUALIB_API lua_Integer luaL_checkinteger 389,10699
LUALIB_API lua_Unsigned luaL_checkunsigned 398,10898
LUALIB_API lua_Integer luaL_optinteger 407,11101
LUALIB_API lua_Unsigned luaL_optunsigned 413,11294
#define buffonstack(431,11800
LUALIB_API char *luaL_prepbuffsize luaL_prepbuffsize437,11915
LUALIB_API void luaL_addlstring 459,12632
LUALIB_API void luaL_addstring 466,12805
LUALIB_API void luaL_pushresult 471,12910
LUALIB_API void luaL_pushresultsize 479,13092
LUALIB_API void luaL_addvalue 485,13207
LUALIB_API void luaL_buffinit 496,13507
LUALIB_API char *luaL_buffinitsize luaL_buffinitsize504,13646
#define freelist	519,14027
LUALIB_API int luaL_ref 522,14048
LUALIB_API void luaL_unref 543,14742
typedef struct LoadF 562,15238
  int n;563,15261
  FILE *f;f564,15307
  char buff[buff565,15341
} LoadF;566,15400
static const char *getF getF569,15411
static int errfile 587,16073
static int skipBOM 596,16358
static int skipcomment 617,17047
LUALIB_API int luaL_loadfilex 630,17426
typedef struct LoadS 666,18732
  const char *s;s667,18755
  size_t size;668,18772
} LoadS;669,18787
static const char *getS getS672,18798
LUALIB_API int luaL_loadbufferx 682,19007
LUALIB_API int luaL_loadstring 691,19250
LUALIB_API int luaL_getmetafield 699,19427
LUALIB_API int luaL_callmeta 715,19806
LUALIB_API int luaL_len 725,20048
LUALIB_API const char *luaL_tolstring luaL_tolstring737,20301
static const char *luaL_findtable luaL_findtable767,21160
static int libsize 797,22154
LUALIB_API void luaL_pushmodule 810,22488
LUALIB_API void luaL_openlib 827,23212
LUALIB_API void luaL_setfuncs 848,23872
LUALIB_API int luaL_getsubtable 866,24453
LUALIB_API void luaL_requiref 886,25154
LUALIB_API const char *luaL_gsub luaL_gsub902,25772
static void *l_alloc l_alloc919,26339
static int panic 930,26552
LUALIB_API lua_State *luaL_newstate luaL_newstate937,26754
LUALIB_API void luaL_checkversion_ 944,26894
luaL_getprivate(961,27541
luaL_setprivate(967,27640

examples/pktgen/lib/lua/lstate.c,933
#define lstate_c11,156
#define LUA_CORE12,173
#define LUAI_GCPAUSE	30,443
#define LUAI_GCMAJOR	34,515
#define LUAI_GCMUL	38,585
#define MEMERRMSG	42,670
#define luai_makeseed(51,884
typedef struct LX 59,980
  char buff[buff61,1029
  lua_State l;63,1066
} LX;64,1081
typedef struct LG 70,1155
  LX l;71,1175
  global_State g;72,1183
} LG;73,1201
#define fromstate(77,1210
#define addbuff(85,1438
static unsigned int makeseed 89,1553
void luaE_setdebt 106,2045
CallInfo *luaE_extendCI luaE_extendCI112,2158
void luaE_freeCI 122,2354
static void stack_init 133,2543
static void freestack 153,3172
static void init_registry 165,3489
static void f_luaopen 183,4044
static void preinit_state 202,4590
static void close_state 221,4940
LUA_API lua_State *lua_newthread lua_newthread233,5359
void luaE_freethread 252,5829
LUA_API lua_State *lua_newstate lua_newstate262,6084
LUA_API void lua_close 315,7469

examples/pktgen/lib/lua/lcode.c,1919
#define lcode_c10,145
#define LUA_CORE11,161
#define hasjumps(29,430
static int isnumeral(32,471
void luaK_nil 37,574
int luaK_jump 59,1394
void luaK_ret 69,1625
static int condjump 74,1731
static void fixjump 80,1862
int luaK_getlabel 94,2293
static int getjump 100,2377
static Instruction *getjumpcontrol getjumpcontrol109,2655
static int need_value 122,2949
static int patchtestreg 131,3184
static void removevalues 144,3597
static void patchlistaux 150,3744
static void dischargejpc 163,4089
void luaK_patchlist 169,4210
LUAI_FUNC void luaK_patchclose 179,4428
void luaK_patchtohere 192,4849
void luaK_concat 198,4959
static int luaK_code 212,5253
int luaK_codeABC 227,5767
int luaK_codeABx 236,6078
static int codeextraarg 244,6343
int luaK_codek 250,6477
void luaK_checkstack 261,6700
void luaK_reserveregs 271,6975
static void freereg 277,7072
static void freeexp 285,7223
static int addk 291,7330
int luaK_stringK 319,8216
int luaK_numberK 326,8337
static int boolK 344,8795
static int nilK 351,8900
void luaK_setreturns 360,9107
void luaK_setoneret 372,9437
void luaK_dischargevars 384,9754
static int code_label 416,10541
static void discharge2reg 422,10728
static void discharge2anyreg 461,11567
static void exp2reg 469,11731
void luaK_exp2nextreg 493,12537
int luaK_exp2anyreg 501,12702
void luaK_exp2anyregup 515,13104
void luaK_exp2val 521,13226
int luaK_exp2RK 529,13363
void luaK_storevar 559,14103
void luaK_self 586,14742
static void invertjump 599,15160
static int jumponcond 607,15451
void luaK_goiftrue 622,15865
void luaK_goiffalse 646,16375
static void codenot 669,16853
void luaK_indexed 704,17586
static int constfolding 714,17873
static void codearith 725,18212
static void codecomp 747,18724
void luaK_prefix 763,19203
void luaK_infix 787,19829
void luaK_posfix 814,20373
void luaK_fixline 863,21835
void luaK_setlist 868,21923

examples/pktgen/lib/lua/lcorolib.c,406
#define lcorolib_c11,143
#define LUA_LIB12,162
static int auxresume 20,240
static int luaB_coresume 49,1105
static int luaB_auxwrap 67,1534
static int luaB_cocreate 82,1915
static int luaB_cowrap 92,2162
static int luaB_yield 99,2278
static int luaB_costatus 104,2359
static int luaB_corunning 132,3122
static const luaL_Reg co_funcs[co_funcs139,3245
LUAMOD_API int luaopen_coroutine 151,3471

examples/pktgen/lib/lua/lapi.h,112
#define lapi_h8,146
#define api_incr_top(14,205
#define adjustresults(17,304
#define api_checknelems(20,416

examples/pktgen/lib/lua/ldump.c,622
#define ldump_c9,149
#define LUA_CORE10,165
 lua_State* L;19,281
 lua_Writer writer;20,296
 void* data;21,316
 int strip;22,329
 int status;23,341
} DumpState;24,354
#define DumpMem(26,368
#define DumpVar(27,422
static void DumpBlock(29,471
static void DumpChar(39,650
static void DumpInt(45,729
static void DumpNumber(50,790
static void DumpVector(55,861
static void DumpString(61,975
#define DumpCode(76,1223
static void DumpConstants(80,1358
static void DumpUpvalues(109,1860
static void DumpDebug(120,2060
static void DumpFunction(139,2550
static void DumpHeader(152,2828
int luaU_dump 162,2997

examples/pktgen/lib/lua/loadlib.c,2198
#define loadlib_c24,451
#define LUA_LIB25,469
#define LUA_PATH	38,681
#define LUA_CPATH	42,741
#define LUA_PATHSUFFIX	45,779
#define LUA_PATHVERSION	47,848
#define LUA_CPATHVERSION	48,897
#define LUA_PATH_SEP	60,1308
#define LUA_PATH_MARK	63,1370
#define LUA_EXEC_DIR	66,1432
#define LUA_IGMARK	69,1491
#define LUA_CSUBSEP	80,1766
#define LUA_LSUBSEP	84,1832
#define LUA_POF	89,1920
#define LUA_OFSEP	92,1999
#define CLIBS	96,2099
#define LIB_FAIL	98,2124
#define ERRLIB	102,2184
#define ERRFUNC	103,2202
#define setprogdir(105,2222
static void ll_unloadlib 129,2959
static void *ll_load ll_load134,3018
static lua_CFunction ll_sym 141,3229
#undef setprogdir158,3740
#define LUA_LLE_FLAGS	164,3829
static void setprogdir 168,3862
static void pusherror 183,4297
static void ll_unloadlib 193,4626
static void *ll_load ll_load198,4698
static lua_CFunction ll_sym 206,4943
#undef LIB_FAIL222,5357
#define LIB_FAIL	223,5373
#define DLMSG	226,5401
static void ll_unloadlib 229,5478
static void *ll_load ll_load234,5552
static lua_CFunction ll_sym 241,5716
static void *ll_checkclib ll_checkclib251,5951
static void ll_addtoclib 261,6228
static int gctm 275,6677
static int ll_loadfunc 286,6952
static int ll_loadlib 307,7657
static int readable 330,8283
static const char *pushnexttemplate pushnexttemplate338,8461
static const char *searchpath searchpath349,8846
static int ll_searchpath 372,9902
static const char *findfile findfile386,10361
static int checkload 398,10787
static int searcher_Lua 410,11239
static int loadfunc 419,11550
static int searcher_C 437,12171
static int searcher_Croot 445,12465
static int searcher_preload 468,13229
static void findloader 478,13524
static int ll_require 508,14649
static void set_env 546,15985
static void dooptions 558,16381
static void modinit 570,16671
static int ll_module 585,17165
static int ll_seeall 604,17699
#define AUXMARK	622,18131
static int noenv 628,18203
static void setpath 637,18378
static const luaL_Reg pk_funcs[pk_funcs656,19116
static const luaL_Reg ll_funcs[ll_funcs666,19296
static void createsearcherstable 675,19443
LUAMOD_API int luaopen_package 690,19958

examples/pktgen/lib/lua/lualib.h,328
#define lualib_h9,142
#define LUA_COLIBNAME	17,227
#define LUA_TABLIBNAME	20,313
#define LUA_IOLIBNAME	23,392
#define LUA_OSLIBNAME	26,464
#define LUA_STRLIBNAME	29,536
#define LUA_BITLIBNAME	32,617
#define LUA_MATHLIBNAME	35,696
#define LUA_DBLIBNAME	38,774
#define LUA_LOADLIBNAME	41,852
#define lua_assert(51,1047

examples/pktgen/lib/lua/lundump.h,82
#define lundump_h8,148
#define LUAC_TAIL	23,576
#define LUAC_HEADERSIZE	26,663

examples/pktgen/lib/lua/lopcodes.h,2679
#define lopcodes_h8,155
enum OpMode 32,954
enum OpMode {iABC,iABC32,954
enum OpMode {iABC, iABx,32,954
enum OpMode {iABC, iABx, iAsBx,32,954
enum OpMode {iABC, iABx, iAsBx, iAx}iAx32,954
#define SIZE_C	38,1074
#define SIZE_B	39,1092
#define SIZE_Bx	40,1110
#define SIZE_A	41,1145
#define SIZE_Ax	42,1163
#define SIZE_OP	44,1208
#define POS_OP	46,1228
#define POS_A	47,1246
#define POS_C	48,1280
#define POS_B	49,1312
#define POS_Bx	50,1344
#define POS_Ax	51,1366
#define MAXARG_Bx 60,1567
#define MAXARG_sBx 61,1609
#define MAXARG_Bx 63,1686
#define MAXARG_sBx 64,1719
#define MAXARG_Ax	68,1790
#define MAXARG_Ax	70,1831
#define MAXARG_A 74,1866
#define MAXARG_B 75,1906
#define MAXARG_C 76,1946
#define MASK1(80,2041
#define MASK0(83,2149
#define GET_OPCODE(89,2246
#define SET_OPCODE(90,2317
#define getarg(93,2441
#define setarg(94,2508
#define GETARG_A(97,2636
#define SETARG_A(98,2681
#define GETARG_B(100,2732
#define SETARG_B(101,2777
#define GETARG_C(103,2828
#define SETARG_C(104,2873
#define GETARG_Bx(106,2924
#define SETARG_Bx(107,2972
#define GETARG_Ax(109,3026
#define SETARG_Ax(110,3074
#define GETARG_sBx(112,3128
#define SETARG_sBx(113,3176
#define CREATE_ABC(116,3252
#define CREATE_ABx(121,3425
#define CREATE_Ax(125,3562
#define BITRK	134,3749
#define ISK(137,3824
#define INDEXK(140,3892
#define MAXINDEXRK	142,3931
#define RKASK(145,4005
#define NO_REG	151,4084
OP_MOVE,169,4469
OP_LOADK,170,4504
OP_LOADKX,171,4544
OP_LOADBOOL,172,4589
OP_LOADNIL,173,4644
OP_GETUPVAL,174,4699
OP_GETTABUP,176,4744
OP_GETTABLE,177,4796
OP_SETTABUP,179,4844
OP_SETUPVAL,180,4897
OP_SETTABLE,181,4941
OP_NEWTABLE,183,4990
OP_SELF,185,5042
OP_ADD,187,5100
OP_SUB,188,5144
OP_MUL,189,5188
OP_DIV,190,5232
OP_MOD,191,5276
OP_POW,192,5320
OP_UNM,193,5364
OP_NOT,194,5399
OP_LEN,195,5436
OP_CONCAT,197,5480
OP_JMP,199,5531
OP_EQ,200,5597
OP_LT,201,5653
OP_LE,202,5709
OP_TEST,204,5766
OP_TESTSET,205,5816
OP_CALL,207,5884
OP_TAILCALL,208,5955
OP_RETURN,209,6015
OP_FORLOOP,211,6074
OP_FORPREP,213,6162
OP_TFORCALL,215,6211
OP_TFORLOOP,216,6280
OP_SETLIST,218,6353
OP_CLOSURE,220,6418
OP_VARARG,222,6471
OP_EXTRAARG/OP_EXTRAARG224,6530
} OpCode;225,6594
#define NUM_OPCODES	228,6606
enum OpArgMask 265,7726
  OpArgN,266,7743
  OpArgU,267,7781
  OpArgR,268,7815
  OpArgK 269,7872
LUAI_DDEC const lu_byte luaP_opmodes[luaP_opmodes272,7937
#define getOpMode(274,7989
#define getBMode(275,8051
#define getCMode(276,8122
#define testAMode(277,8193
#define testTMode(278,8243
LUAI_DDEC const char *const luaP_opnames[luaP_opnames281,8295
#define LFIELDS_PER_FLUSH	285,8444

examples/pktgen/lib/lua/lvm.h,128
#define lvm_h8,132
#define tostring(16,205
#define tonumber(18,269
#define equalobj(20,348
#define luaV_rawequalobj(22,425

examples/pktgen/lib/lua/lgc.h,1290
#define lgc_h8,130
#define GCSTEPSIZE	32,950
#define GCSpropagate	39,1062
#define GCSatomic	40,1085
#define GCSsweepstring	41,1105
#define GCSsweepudata	42,1130
#define GCSsweep	43,1154
#define GCSpause	44,1173
#define issweepphase(47,1194
#define isgenerational(50,1284
#define keepinvariant(60,1735
#define resetbits(66,1842
#define setbits(67,1895
#define testbits(68,1930
#define bitmask(69,1965
#define bit2mask(70,1994
#define l_setbit(71,2047
#define resetbit(72,2093
#define testbit(73,2141
#define WHITE0BIT	77,2233
#define WHITE1BIT	78,2285
#define BLACKBIT	79,2337
#define FINALIZEDBIT	80,2379
#define SEPARATED	81,2452
#define FIXEDBIT	82,2522
#define OLDBIT	83,2590
#define WHITEBITS	86,2716
#define iswhite(89,2767
#define isblack(90,2828
#define isgray(91,2887
#define isold(94,3001
#define resetoldbit(98,3163
#define otherwhite(100,3221
#define isdeadm(101,3273
#define isdead(102,3325
#define changewhite(104,3386
#define gray2black(105,3440
#define valiswhite(107,3499
#define luaC_white(109,3564
#define luaC_condGC(112,3633
#define luaC_checkGC(114,3709
#define luaC_barrier(117,3766
#define luaC_barrierback(120,3885
#define luaC_objbarrier(123,3992
#define luaC_objbarrierback(127,4124
#define luaC_barrierproto(130,4242

examples/pktgen/lib/lua/lmem.c,189
#define lmem_c10,149
#define LUA_CORE11,164
#define MINSIZEARRAY	43,908
void *luaM_growaux_ luaM_growaux_46,933
l_noret luaM_toobig 66,1612
void *luaM_realloc_ luaM_realloc_75,1753

examples/pktgen/lib/lua/lzio.h,582
#define lzio_h9,132
#define EOZ	16,186
typedef struct Zio ZIO;18,226
#define zgetc(20,251
typedef struct Mbuffer 23,326
  char *buffer;buffer24,351
  size_t n;25,367
  size_t buffsize;26,379
} Mbuffer;27,398
#define luaZ_initbuffer(29,410
#define luaZ_buffer(31,490
#define luaZ_sizebuffer(32,533
#define luaZ_bufflen(33,582
#define luaZ_resetbuffer(35,622
#define luaZ_resizebuffer(38,671
#define luaZ_freebuffer(42,814
struct Zio 54,1203
  size_t n;55,1216
  const char *p;p56,1255
  lua_Reader reader;57,1306
  void* data;58,1350
  lua_State *L;L59,1388

examples/pktgen/lib/lua/lobject.h,6883
#define lobject_h9,154
#define LUA_TPROTO	22,271
#define LUA_TUPVAL	23,302
#define LUA_TDEADKEY	24,337
#define LUA_TOTALTAGS	29,456
#define VARBITS	39,666
#define LUA_TLCL	50,841
#define LUA_TLCF	51,904
#define LUA_TCCL	52,972
#define LUA_TSHRSTR	57,1065
#define LUA_TLNGSTR	58,1131
#define BIT_ISCOLLECTABLE	62,1235
#define ctb(65,1303
typedef union GCObject GCObject;71,1390
#define CommonHeader	78,1528
typedef struct GCheader 84,1632
  CommonHeader;85,1658
} GCheader;86,1674
typedef union Value Value;93,1722
#define numfield	96,1751
#define TValuefields	105,1923
typedef struct lua_TValue TValue;107,1967
#define NILCONSTANT	111,2036
#define val_(114,2075
#define num_(115,2106
#define rttype(119,2168
#define novariant(122,2236
#define ttype(125,2337
#define ttypenv(128,2429
#define checktag(132,2499
#define checktype(133,2541
#define ttisnumber(134,2585
#define ttisnil(135,2635
#define ttisboolean(136,2679
#define ttislightuserdata(137,2731
#define ttisstring(138,2794
#define ttisshrstring(139,2845
#define ttislngstring(140,2902
#define ttistable(141,2959
#define ttisfunction(142,3012
#define ttisclosure(143,3065
#define ttisCclosure(144,3127
#define ttisLclosure(145,3181
#define ttislcf(146,3235
#define ttisuserdata(147,3279
#define ttisthread(148,3338
#define ttisdeadkey(149,3393
#define ttisequal(151,3446
#define nvalue(154,3529
#define gcvalue(155,3581
#define pvalue(156,3640
#define rawtsvalue(157,3701
#define tsvalue(158,3765
#define rawuvalue(159,3806
#define uvalue(160,3870
#define clvalue(161,3908
#define clLvalue(162,3970
#define clCvalue(163,4036
#define fvalue(164,4102
#define hvalue(165,4153
#define bvalue(166,4211
#define thvalue(167,4266
#define deadvalue(169,4401
#define l_isfalse(171,4475
#define iscollectable(174,4549
#define righttt(178,4640
#define checkliveness(180,4700
#define settt_(186,4847
#define setnvalue(188,4883
#define changenvalue(191,4974
#define setnilvalue(193,5039
#define setfvalue(195,5087
#define setpvalue(198,5177
#define setbvalue(201,5277
#define setgcovalue(204,5371
#define setsvalue(208,5500
#define setuvalue(214,5678
#define setthvalue(219,5835
#define setclLvalue(224,5991
#define setclCvalue(229,6145
#define sethvalue(234,6299
#define setdeadvalue(239,6453
#define setobj(243,6508
#define setobjs2s	254,6774
#define setobj2s	256,6836
#define setsvalue2s	257,6860
#define sethvalue2s	258,6890
#define setptvalue2s	259,6920
#define setobjt2t	261,6983
#define setobj2t	263,7023
#define setobj2n	265,7067
#define setsvalue2n	266,7091
#define luai_checknum(270,7189
#define NNMARK	296,7834
#define NNMASK	297,7861
#undef TValuefields299,7889
#undef NILCONSTANT300,7909
#define TValuefields 305,7984
#define NILCONSTANT	307,8068
#define v_(309,8143
#define d_(310,8173
#define tt_(311,8201
#define TValuefields 316,8270
#define NILCONSTANT	318,8354
#define v_(320,8429
#define d_(321,8459
#define tt_(322,8487
#undef val_330,8608
#define val_(331,8620
#undef num_332,8643
#define num_(333,8655
#undef numfield336,8680
#define numfield	337,8696
#undef ttisnumber340,8823
#define ttisnumber(341,8841
#define tag2tt(343,8894
#undef rttype345,8928
#define rttype(346,8942
#undef settt_348,9007
#define settt_(349,9021
#undef setnvalue351,9063
#define setnvalue(352,9080
#undef setobj355,9176
#define setobj(356,9190
#undef checktag366,9409
#undef checktype367,9425
#define checktag(368,9442
#define checktype(369,9486
#undef ttisequal371,9562
#define ttisequal(372,9579
#undef luai_checknum376,9667
#define luai_checknum(377,9688
union Value 391,9967
  GCObject *gc;gc392,9981
  void *p;p393,10026
  int b;394,10066
  lua_CFunction f;395,10100
  numfield 396,10143
struct lua_TValue 400,10181
  TValuefields;401,10201
typedef TValue *StkId;StkId405,10222
typedef union TString 413,10360
  L_Umaxalign dummy;414,10384
    CommonHeader;416,10461
    lu_byte extra;417,10479
    unsigned int hash;418,10560
    size_t len;419,10583
  } tsv;420,10637
} TString;421,10646
#define getstr(425,10719
#define svalue(428,10830
typedef union Udata 434,10954
  L_Umaxalign dummy;435,10976
    CommonHeader;437,11059
    struct Table *metatable;metatable438,11077
    struct Table *env;env439,11106
    size_t len;440,11129
  } uv;441,11168
} Udata;442,11176
typedef struct Upvaldesc 449,11247
  TString *name;name450,11274
  lu_byte instack;451,11335
  lu_byte idx;452,11384
} Upvaldesc;453,11462
typedef struct LocVar 460,11574
  TString *varname;varname461,11598
  int startpc;462,11618
  int endpc;463,11677
} LocVar;464,11734
typedef struct Proto 470,11775
  CommonHeader;471,11798
  TValue *k;k472,11814
  Instruction *code;code473,11865
  struct Proto **p;p474,11886
  int *lineinfo;lineinfo475,11951
  LocVar *locvars;locvars476,12028
  Upvaldesc *upvalues;upvalues477,12108
  union Closure *cache;cache478,12158
  TString  *source;source479,12230
  int sizeupvalues;480,12284
  int sizek;481,12330
  int sizecode;482,12362
  int sizelineinfo;483,12378
  int sizep;484,12398
  int sizelocvars;485,12430
  int linedefined;486,12449
  int lastlinedefined;487,12468
  GCObject *gclist;gclist488,12491
  lu_byte numparams;489,12511
  lu_byte is_vararg;490,12566
  lu_byte maxstacksize;491,12587
} Proto;492,12654
typedef struct UpVal 499,12688
  CommonHeader;500,12711
  TValue *v;v501,12727
    TValue value;503,12793
      struct UpVal *prev;prev505,12893
      struct UpVal *next;next506,12919
    } l;507,12945
  } u;508,12954
} UpVal;509,12961
#define ClosureHeader 516,12991
typedef struct CClosure 519,13067
  ClosureHeader;520,13093
  lua_CFunction f;521,13110
  TValue upvalue[upvalue522,13129
} CClosure;523,13174
typedef struct LClosure 526,13188
  ClosureHeader;527,13214
  struct Proto *p;p528,13231
  UpVal *upvals[upvals529,13250
} LClosure;530,13294
typedef union Closure 533,13308
  CClosure c;534,13332
  LClosure l;535,13346
} Closure;536,13360
#define isLfunction(539,13373
#define getproto(541,13413
typedef union TKey 548,13469
    TValuefields;550,13501
    struct Node *next;next551,13519
  } nk;552,13562
  TValue tvk;553,13570
} TKey;554,13584
typedef struct Node 557,13594
  TValue i_val;558,13616
  TKey i_key;559,13632
} Node;560,13646
typedef struct Table 563,13656
  CommonHeader;564,13679
  lu_byte flags;565,13695
  lu_byte lsizenode;566,13758
  struct Table *metatable;metatable567,13815
  TValue *array;array568,13842
  Node *node;node569,13877
  Node *lastfree;lastfree570,13891
  GCObject *gclist;gclist571,13958
  int sizearray;572,13978
} Table;573,14024
#define lmod(580,14106
#define twoto(584,14195
#define sizenode(585,14221
#define luaO_nilobject	591,14307
LUAI_DDEC const TValue luaO_nilobject_;594,14352

examples/pktgen/lib/lua/llex.c,979
#define llex_c11,158
#define LUA_CORE12,173
#define next(28,388
#define currIsNewline(32,437
static const char *const luaX_tokens 36,531
#define save_and_next(46,867
static void save 52,999
void luaX_init 65,1365
const char *luaX_token2str luaX_token2str75,1613
static const char *txtToken txtToken91,2081
static l_noret lexerror 104,2366
l_noret luaX_syntaxerror 114,2709
TString *luaX_newstring luaX_newstring124,3015
static void inclinenumber 145,3721
void luaX_setinput 156,4042
static int check_next 182,4709
static void buffreplace 193,4928
#define getlocaledecpoint(202,5144
#define buff2d(206,5214
static void trydecpoint 212,5418
static void read_numeral 229,5985
static int skip_sep 254,6799
static void read_long_string 267,7060
static void escerror 302,8113
static int readhexaesc 312,8366
static int readdecesc 326,8759
static void read_string 340,9090
static int llex 398,11203
void luaX_next 511,14600
int luaX_lookahead 522,14927

examples/pktgen/lib/lua/lstring.c,463
#define lstring_c10,172
#define LUA_CORE11,190
#define LUAI_HASHLIMIT	26,430
int luaS_eqlngstr 33,500
int luaS_eqstr 45,848
unsigned int luaS_hash 51,1007
void luaS_resize 64,1309
static TString *createstrobj createstrobj98,2366
static TString *newshrstr newshrstr116,2921
static TString *internshrstr internshrstr133,3484
TString *luaS_newlstr luaS_newlstr156,4155
TString *luaS_new luaS_new170,4509
Udata *luaS_newudata luaS_newudata175,4609

examples/pktgen/lib/lua/ltm.c,290
#define ltm_c10,132
#define LUA_CORE11,146
static const char udatatypename[udatatypename22,283
LUAI_DDEF const char *const luaT_typenames_[luaT_typenames_24,332
void luaT_init 32,588
const TValue *luaT_gettm luaT_gettm52,1121
const TValue *luaT_gettmbyobj luaT_gettmbyobj63,1422

examples/pktgen/lib/lua/luaconf.h,3818
#define lconfig_h9,149
#define LUA_USE_LINUX21,415
#define LUA_ANSI29,643
#define LUA_WIN	34,735
#define LUA_DL_DLL38,832
#define LUA_USE_AFORMAT	39,851
#define LUA_USE_POSIX45,959
#define LUA_USE_DLOPEN	46,981
#undef LUA_USE_READLINE	47,1040
#define LUA_USE_STRTODHEX	48,1097
#define LUA_USE_AFORMAT	49,1166
#define LUA_USE_LONGLONG	50,1237
#define LUA_USE_POSIX54,1333
#define LUA_USE_DLOPEN	55,1355
#define LUA_USE_READLINE	56,1404
#define LUA_USE_STRTODHEX	57,1470
#define LUA_USE_AFORMAT	58,1539
#define LUA_USE_LONGLONG	59,1610
#define LUA_USE_MKSTEMP70,1871
#define LUA_USE_ISATTY71,1895
#define LUA_USE_POPEN72,1918
#define LUA_USE_ULONGJMP73,1940
#define LUA_USE_GMTIME_R74,1965
#define LUA_LDIR	93,2506
#define LUA_CDIR	94,2534
#define LUA_PATH_DEFAULT 95,2557
#define LUA_CPATH_DEFAULT 98,2684
#define LUA_VDIR	103,2784
#define LUA_ROOT	104,2845
#define LUA_LDIR	105,2876
#define LUA_CDIR	106,2924
#define LUA_PATH_DEFAULT 107,2970
#define LUA_CPATH_DEFAULT 110,3094
#define LUA_DIRSEP	121,3412
#define LUA_DIRSEP	123,3442
#define LUA_ENV	132,3630
#define LUA_API 147,4179
#define LUA_API 149,4237
#define LUA_API	154,4315
#define LUALIB_API	160,4421
#define LUAMOD_API	161,4448
#define LUAI_FUNC	180,5307
#define LUAI_DDEC	181,5370
#define LUAI_DDEF	182,5398
#define LUAI_FUNC	185,5447
#define LUAI_DDEC	186,5472
#define LUAI_DDEF	187,5497
#define LUA_QL(196,5666
#define LUA_QS	197,5694
#define LUA_IDSIZE	205,5884
#define luai_putstring(215,6198
#define luai_writestring(216,6307
#define luai_writeline(217,6415
#define luai_writestringerror(225,6672
#define LUAI_MAXSHORTLEN 235,7040
#define LUA_COMPAT_UNPACK256,7575
#define LUA_COMPAT_LOADERS262,7728
#define lua_cpcall(268,7892
#define LUA_COMPAT_LOG10278,8133
#define LUA_COMPAT_LOADSTRING284,8294
#define LUA_COMPAT_MAXN289,8400
#define lua_strlen(296,8595
#define lua_objlen(298,8640
#define lua_equal(300,8685
#define lua_lessthan(301,8755
#define LUA_COMPAT_MODULE307,8952
#define LUAI_BITSINT	322,9333
#define LUAI_BITSINT	325,9425
#define LUA_INT32	342,9975
#define LUAI_UMEM	343,9997
#define LUAI_MEM	344,10022
#define LUA_INT32	347,10085
#define LUAI_UMEM	348,10108
#define LUAI_MEM	349,10140
#define LUAI_MAXSTACK	360,10452
#define LUAI_MAXSTACK	362,10489
#define LUAI_FIRSTPSEUDOIDX	366,10570
#define LUAL_BUFFERSIZE	375,10753
#define USE_64_BIT388,11161
#define LUA_NUMBER_DOUBLE390,11199
#define LUA_NUMBER	391,11225
#define LUA_NUMBER	393,11257
#define LUA_USE_LONGLONG394,11288
#define LUAI_UACNUMBER	400,11410
#define LUA_NUMBER_SCAN	410,11685
#define LUA_NUMBER_FMT	411,11716
#define LUA_NUMBER_SCAN	413,11754
#define LUA_NUMBER_FMT	414,11785
#define lua_number2str(416,11825
#define LUAI_MAXNUMBER2STR	417,11887
#define lua_str2number(429,12355
#define lua_strx2number(432,12432
#define lua_str2number(435,12491
#define lua_strx2number(437,12568
#define luai_nummod(449,12820
#define luai_numpow(450,12874
#define luai_numadd(455,12984
#define luai_numsub(456,13021
#define luai_nummul(457,13058
#define luai_numdiv(458,13095
#define luai_numunm(459,13132
#define luai_numeq(460,13164
#define luai_numlt(461,13200
#define luai_numle(462,13236
#define luai_numisnan(463,13273
#define LUA_INTEGER	475,13570
#define LUA_INTEGER	477,13606
#define LUA_UNSIGNED	484,13780
#define LUA_UNSIGNED	486,13826
#define LUA_NBITS	488,13867
#define MS_ASMTRICK525,15213
#define LUA_IEEEENDIAN	526,15233
#define LUA_NANTRICK527,15259
#define LUA_IEEE754TRICK533,15378
#define LUA_IEEELL534,15403
#define LUA_IEEEENDIAN	535,15422
#define LUA_NANTRICK536,15448
#define LUA_IEEE754TRICK541,15532
#define LUA_IEEEENDIAN	542,15557
#define LUA_IEEE754TRICK546,15643
#define LUA_IEEEENDIAN	547,15668
#define LUA_IEEE754TRICK552,15765

examples/pktgen/lib/lua/lparser.h,1577
#define lparser_h8,131
  VVOID,20,259
  VNIL,21,283
  VTRUE,22,291
  VFALSE,23,300
  VK,24,310
  VKNUM,25,355
  VNONRELOC,26,393
  VLOCAL,27,435
  VUPVAL,28,473
  VINDEXED,29,533
  VJMP,30,595
  VRELOCABLE,31,632
  VCALL,32,674
  VVARARG	33,711
} expkind;34,749
#define vkisvar(37,762
#define vkisinreg(38,816
typedef struct expdesc 40,874
  expkind k;41,899
      short idx;44,975
      lu_byte t;45,1011
      lu_byte vt;46,1063
    } ind;47,1141
    int info;48,1152
    lua_Number nval;49,1189
  } u;50,1227
  int t;51,1234
  int f;52,1281
} expdesc;53,1329
typedef struct Vardesc 57,1385
  short idx;58,1410
} Vardesc;59,1454
typedef struct Labeldesc 63,1533
  TString *name;name64,1560
  int pc;65,1601
  int line;66,1635
  lu_byte nactvar;67,1677
} Labeldesc;68,1749
typedef struct Labellist 72,1794
  Labeldesc *arr;arr73,1821
  int n;74,1852
  int size;75,1893
} Labellist;76,1923
typedef struct Dyndata 80,1982
    Vardesc *arr;arr82,2056
    int n;83,2074
    int size;84,2085
  } actvar;85,2099
  Labellist gt;86,2111
  Labellist label;87,2156
} Dyndata;88,2205
typedef struct FuncState 96,2346
  Proto *f;f97,2373
  Table *h;h98,2416
  struct FuncState *prev;prev99,2477
  struct LexState *ls;ls100,2529
  struct BlockCnt *bl;bl101,2573
  int pc;102,2627
  int lasttarget;103,2690
  int jpc;104,2745
  int nk;105,2793
  int np;106,2836
  int firstlocal;107,2879
  short nlocvars;108,2948
  lu_byte nactvar;109,3008
  lu_byte nups;110,3067
  lu_byte freereg;111,3109
} FuncState;112,3155

examples/pktgen/lib/lua/loslib.c,956
#define loslib_c14,234
#define LUA_LIB15,251
#define LUA_STRFTIMEOPTIONS	29,465
#define LUA_STRFTIMEOPTIONS 31,532
#define LUA_TMPNAMBUFSIZE	47,824
#define lua_tmpnam(48,853
#define LUA_TMPNAMBUFSIZE	56,1034
#define lua_tmpnam(57,1069
#define l_gmtime(68,1282
#define l_localtime(69,1319
#define l_gmtime(73,1388
#define l_localtime(74,1432
static int os_execute 80,1494
static int os_remove 92,1756
static int os_rename 98,1909
static int os_tmpname 105,2117
static int os_getenv 116,2344
static int os_clock 122,2475
static void setfield 136,2840
static void setboolfield 141,2966
static int getboolfield 148,3169
static int getfield 157,3355
static const char *checkoption checkoption171,3664
static int os_date 195,4514
static int os_time 241,5836
static int os_difftime 266,6540
static int os_setlocale 275,6788
static int os_exit 287,7213
static const luaL_Reg syslib[syslib300,7548
LUAMOD_API int luaopen_os 319,7975

examples/pktgen/lib/lua/ldebug.h,128
#define ldebug_h8,165
#define pcRel(14,206
#define getfuncline(16,262
#define resethookcount(18,331
#define ci_func(21,436

examples/pktgen/lib/lua/lmathlib.c,1078
#define lmathlib_c11,173
#define LUA_LIB12,192
#define l_tg(22,368
#undef PI26,398
#define PI 27,408
#define RADIANS_PER_DEGREE 28,461
static int math_abs 32,502
static int math_sin 37,611
static int math_sinh 42,719
static int math_cos 47,829
static int math_cosh 52,937
static int math_tan 57,1047
static int math_tanh 62,1155
static int math_asin 67,1265
static int math_acos 72,1375
static int math_atan 77,1485
static int math_atan2 82,1595
static int math_ceil 88,1763
static int math_floor 93,1873
static int math_fmod 98,1985
static int math_modf 104,2150
static int math_sqrt 116,2430
static int math_pow 121,2540
static int math_log 127,2702
static int math_log10 142,3070
static int math_exp 148,3189
static int math_deg 153,3297
static int math_rad 158,3413
static int math_frexp 163,3529
static int math_ldexp 170,3679
static int math_min 178,3846
static int math_max 192,4137
static int math_random 206,4428
static int math_randomseed 234,5461
static const luaL_Reg mathlib[mathlib241,5632
LUAMOD_API int luaopen_math 279,6441

examples/pktgen/lib/lua/ltm.h,515
#define ltm_h8,124
  TM_INDEX,19,258
  TM_NEWINDEX,20,270
  TM_GC,21,285
  TM_MODE,22,294
  TM_LEN,23,305
  TM_EQ,24,315
  TM_ADD,25,366
  TM_SUB,26,376
  TM_MUL,27,386
  TM_DIV,28,396
  TM_MOD,29,406
  TM_POW,30,416
  TM_UNM,31,426
  TM_LT,32,436
  TM_LE,33,445
  TM_CONCAT,34,454
  TM_CALL,35,467
  TM_N	36,478
} TMS;37,523
#define gfasttm(41,533
#define fasttm(44,655
#define ttypename(46,700
#define objtypename(47,746
LUAI_DDEC const char *const luaT_typenames_[luaT_typenames_49,792

examples/pktgen/lib/lua/lcode.h,1004
#define lcode_h8,139
#define NO_JUMP 20,389
typedef enum BinOpr 26,476
  OPR_ADD,27,498
  OPR_ADD, OPR_SUB,27,498
  OPR_ADD, OPR_SUB, OPR_MUL,27,498
  OPR_ADD, OPR_SUB, OPR_MUL, OPR_DIV,27,498
  OPR_ADD, OPR_SUB, OPR_MUL, OPR_DIV, OPR_MOD,27,498
  OPR_ADD, OPR_SUB, OPR_MUL, OPR_DIV, OPR_MOD, OPR_POW,27,498
  OPR_CONCAT,28,554
  OPR_EQ,29,568
  OPR_EQ, OPR_LT,29,568
  OPR_EQ, OPR_LT, OPR_LE,29,568
  OPR_NE,30,594
  OPR_NE, OPR_GT,30,594
  OPR_NE, OPR_GT, OPR_GE,30,594
  OPR_AND,31,620
  OPR_AND, OPR_OR,31,620
  OPR_NOBINOPR32,639
} BinOpr;33,654
typedef enum UnOpr 36,666
typedef enum UnOpr { OPR_MINUS,36,666
typedef enum UnOpr { OPR_MINUS, OPR_NOT,36,666
typedef enum UnOpr { OPR_MINUS, OPR_NOT, OPR_LEN,36,666
typedef enum UnOpr { OPR_MINUS, OPR_NOT, OPR_LEN, OPR_NOUNOPR 36,666
typedef enum UnOpr { OPR_MINUS, OPR_NOT, OPR_LEN, OPR_NOUNOPR } UnOpr;36,666
#define getcode(39,739
#define luaK_codeAsBx(41,791
#define luaK_setmultret(43,864
#define luaK_jumpto(45,931

examples/pktgen/lib/lua/lctype.c,102
#define lctype_c7,127
#define LUA_CORE8,144
LUAI_DDEF const lu_byte luai_ctype_[luai_ctype_16,232

examples/pktgen/lib/lua/lbaselib.c,1191
#define lbaselib_c14,199
#define LUA_LIB15,218
static int luaB_print 23,296
#define SPACECHARS	46,936
static int luaB_tonumber 48,970
static int luaB_error 89,2350
static int luaB_getmetatable 101,2620
static int luaB_setmetatable 112,2904
static int luaB_rawequal 125,3287
static int luaB_rawlen 133,3436
static int luaB_rawget 142,3665
static int luaB_rawset 150,3819
static int luaB_collectgarbage 160,3997
static int luaB_type 189,4911
static int pairsmeta 196,5030
static int luaB_next 213,5620
static int luaB_pairs 225,5849
static int ipairsaux 230,5940
static int luaB_ipairs 240,6160
static int load_aux 245,6253
static int luaB_loadfile 256,6483
#define RESERVEDSLOT	281,7283
static const char *generic_reader generic_reader290,7527
static int luaB_load 307,8075
static int dofilecont 333,8991
static int luaB_dofile 338,9062
static int luaB_assert 347,9302
static int luaB_select 354,9473
static int finishpcall 370,9830
static int pcallcont 383,10265
static int luaB_pcall 389,10391
static int luaB_xpcall 399,10667
static int luaB_tostring 411,11028
static const luaL_Reg base_funcs[base_funcs418,11139
LUAMOD_API int luaopen_base 448,11899

examples/pktgen/lib/lua/lauxlib.h,1227
#define lauxlib_h9,169
#define LUA_ERRFILE 20,288
typedef struct luaL_Reg 23,329
  const char *name;name24,355
  lua_CFunction func;25,375
} luaL_Reg;26,397
#define luaL_checkversion(30,480
#define LUA_NOREF 69,2614
#define LUA_REFNIL 70,2643
#define luaL_loadfile(78,2920
#define luaL_newlibtable(108,4014
#define luaL_newlib(111,4101
#define luaL_argcheck(113,4173
#define luaL_checkstring(115,4283
#define luaL_optstring(116,4347
#define luaL_checkint(117,4414
#define luaL_optint(118,4474
#define luaL_checklong(119,4537
#define luaL_optlong(120,4599
#define luaL_typename(122,4665
#define luaL_dofile(124,4726
#define luaL_dostring(127,4815
#define luaL_getmetatable(130,4906
#define luaL_opt(132,4980
#define luaL_loadbuffer(134,5049
typedef struct luaL_Buffer 143,5273
  char *b;b144,5302
  size_t size;145,5335
  size_t n;146,5369
  lua_State *L;L147,5419
  char initb[initb148,5435
} luaL_Buffer;149,5488
#define luaL_addchar(152,5505
#define luaL_addsize(156,5625
#define luaL_prepbuffer(167,6191
#define LUA_FILEHANDLE 185,6650
typedef struct luaL_Stream 188,6692
  FILE *f;f189,6721
  lua_CFunction closef;190,6786
} luaL_Stream;191,6859
#define luaL_register(205,7264

examples/pktgen/lib/lua/lctype.h,681
#define lctype_h8,144
#define LUA_USE_CTYPE	23,479
#define LUA_USE_CTYPE	26,541
#define ALPHABIT	39,654
#define DIGITBIT	40,673
#define PRINTBIT	41,692
#define SPACEBIT	42,711
#define XDIGITBIT	43,730
#define MASK(46,752
#define testprop(52,829
#define lislalpha(57,963
#define lislalnum(58,1012
#define lisdigit(59,1080
#define lisspace(60,1128
#define lisprint(61,1176
#define lisxdigit(62,1224
#define ltolower(67,1337
LUAI_DDEC const lu_byte luai_ctype_[luai_ctype_71,1421
#define lislalpha(83,1546
#define lislalnum(84,1594
#define lisdigit(85,1642
#define lisspace(86,1675
#define lisprint(87,1708
#define lisxdigit(88,1741
#define ltolower(90,1777

examples/pktgen/lib/lua/lfunc.h,80
#define lfunc_h8,173
#define sizeCclosure(14,214
#define sizeLclosure(17,332

examples/pktgen/lib/lua/lua.h,3605
#define lua_h10,205
#define LUA_VERSION_MAJOR	19,285
#define LUA_VERSION_MINOR	20,315
#define LUA_VERSION_NUM	21,345
#define LUA_VERSION_RELEASE	22,374
#define LUA_VERSION	24,407
#define LUA_RELEASE	25,474
#define LUA_COPYRIGHT	26,530
#define LUA_AUTHORS	27,609
#define LUA_SIGNATURE	31,726
#define LUA_MULTRET	34,823
#define LUA_REGISTRYINDEX	40,874
#define lua_upvalueindex(41,920
#define LUA_OK	45,996
#define LUA_YIELD	46,1014
#define LUA_ERRRUN	47,1034
#define LUA_ERRSYNTAX	48,1055
#define LUA_ERRMEM	49,1079
#define LUA_ERRGCMM	50,1100
#define LUA_ERRERR	51,1122
typedef struct lua_State lua_State;54,1145
typedef int (*lua_CFunction)lua_CFunction56,1182
typedef const char * (*lua_Reader)lua_Reader62,1303
typedef int (*lua_Writer)lua_Writer64,1377
typedef void * (*lua_Alloc)lua_Alloc70,1508
#define LUA_TNONE	76,1610
#define LUA_TNIL	78,1635
#define LUA_TBOOLEAN	79,1655
#define LUA_TLIGHTUSERDATA	80,1679
#define LUA_TNUMBER	81,1708
#define LUA_TSTRING	82,1731
#define LUA_TTABLE	83,1754
#define LUA_TFUNCTION	84,1776
#define LUA_TUSERDATA	85,1801
#define LUA_TTHREAD	86,1826
#define LUA_NUMTAGS	88,1850
#define LUA_MINSTACK	93,1926
#define LUA_RIDX_MAINTHREAD	97,1992
#define LUA_RIDX_GLOBALS	98,2022
#define LUA_RIDX_LAST	99,2049
typedef LUA_NUMBER lua_Number;103,2120
typedef LUA_INTEGER lua_Integer;107,2186
typedef LUA_UNSIGNED lua_Unsigned;110,2248
#define LUA_OPADD	179,4452
#define LUA_OPSUB	180,4487
#define LUA_OPMUL	181,4507
#define LUA_OPDIV	182,4527
#define LUA_OPMOD	183,4547
#define LUA_OPPOW	184,4567
#define LUA_OPUNM	185,4587
#define LUA_OPEQ	189,4659
#define LUA_OPLT	190,4678
#define LUA_OPLE	191,4697
#define lua_call(248,7116
#define lua_pcall(254,7363
#define lua_yield(268,7831
#define LUA_GCSTOP	276,8045
#define LUA_GCRESTART	277,8067
#define LUA_GCCOLLECT	278,8092
#define LUA_GCCOUNT	279,8117
#define LUA_GCCOUNTB	280,8140
#define LUA_GCSTEP	281,8164
#define LUA_GCSETPAUSE	282,8186
#define LUA_GCSETSTEPMUL	283,8212
#define LUA_GCSETMAJORINC	284,8239
#define LUA_GCISRUNNING	285,8267
#define LUA_GCGEN	286,8294
#define LUA_GCINC	287,8316
#define lua_tonumber(314,8929
#define lua_tointeger(315,8979
#define lua_tounsigned(316,9031
#define lua_pop(318,9086
#define lua_newtable(320,9131
#define lua_register(322,9182
#define lua_pushcfunction(324,9262
#define lua_isfunction(326,9322
#define lua_istable(327,9386
#define lua_islightuserdata(328,9444
#define lua_isnil(329,9518
#define lua_isboolean(330,9573
#define lua_isthread(331,9635
#define lua_isnone(332,9695
#define lua_isnoneornil(333,9752
#define lua_pushliteral(335,9807
#define lua_pushglobaltable(338,9894
#define lua_tostring(341,9982
#define LUA_HOOKCALL	355,10231
#define LUA_HOOKRET	356,10254
#define LUA_HOOKLINE	357,10276
#define LUA_HOOKCOUNT	358,10299
#define LUA_HOOKTAILCALL 359,10323
#define LUA_MASKCALL	365,10373
#define LUA_MASKRET	366,10414
#define LUA_MASKLINE	367,10453
#define LUA_MASKCOUNT	368,10494
typedef struct lua_Debug lua_Debug;370,10538
typedef void (*lua_Hook)lua_Hook374,10665
struct lua_Debug 397,11703
  int event;398,11722
  const char *name;name399,11735
  const char *namewhat;namewhat400,11765
  const char *what;what401,11836
  const char *source;source402,11893
  int currentline;403,11925
  int linedefined;404,11954
  int lastlinedefined;405,11983
  unsigned char nups;406,12016
  unsigned char nparams;407,12067
  char isvararg;408,12122
  char istailcall;409,12156
  char short_src[short_src410,12185
  struct CallInfo *i_ci;i_ci412,12246

examples/pktgen/lib/lua/ltablib.c,469
#define ltablib_c10,155
#define LUA_LIB11,173
#define aux_getn(19,251
static int maxn 24,359
static int tinsert 41,722
static int tremove 68,1497
static void addfield 84,1935
static int tconcat 93,2199
static int pack 119,2840
static int unpack 136,3387
static void set2 164,4216
static int sort_comp 169,4315
static void auxsort 184,4737
static int sort 247,6766
static const luaL_Reg tab_funcs[tab_funcs260,7158
LUAMOD_API int luaopen_table 274,7397

examples/pktgen/lib/lua/ldo.h,167
#define ldo_h8,144
#define luaD_checkstack(16,221
#define incr_top(20,342
#define savestack(22,397
#define restorestack(23,454
typedef void (*Pfunc)Pfunc27,582

examples/pktgen/lib/lua/lundump.c,890
#define lundump_c9,151
#define LUA_CORE10,169
 lua_State* L;24,378
 ZIO* Z;25,393
 Mbuffer* b;26,402
 const char* name;27,415
} LoadState;28,434
static l_noret error(30,448
#define LoadMem(36,602
#define LoadByte(37,656
#define LoadVar(38,698
#define LoadVector(39,746
#define luai_verifycode(42,828
static void LoadBlock(45,879
static int LoadChar(50,996
static int LoadInt(57,1070
static lua_Number LoadNumber(65,1174
static TString* LoadString(72,1263
static void LoadCode(86,1526
static void LoadConstants(96,1753
static void LoadUpvalues(135,2454
static void LoadDebug(149,2746
static void LoadFunction(171,3284
#define N0	185,3625
#define N1	186,3652
#define N2	187,3700
#define N3	188,3716
static void LoadHeader(190,3733
Closure* luaU_undump 206,4206
#define MYINT(235,4807
#define VERSION	236,4835
#define FORMAT	237,4905
void luaU_header 244,5114

examples/pktgen/lib/lua/ltable.c,1311
#define ltable_c23,832
#define LUA_CORE24,849
#define MAXBITS	43,1126
#define MAXBITS	45,1152
#define MAXASIZE	48,1194
#define hashpow2(51,1228
#define hashstr(53,1287
#define hashboolean(54,1340
#define hashmod(61,1492
#define hashpointer(64,1555
#define dummynode	67,1606
#define isdummy(69,1640
static const Node dummynode_ 71,1680
static Node *hashnum hashnum80,1813
static Node *mainposition mainposition97,2209
static int arrayindex 127,3092
static int findindex 144,3534
int luaH_next 169,4458
static int computesizes 196,5236
static int countint 218,5948
static int numusearray 229,6198
static int numusehash 254,6854
static void setarrayvector 270,7220
static void setnodevector 279,7451
void luaH_resize 304,8105
void luaH_resizearray 337,9235
static void rehash 343,9386
Table *luaH_new luaH_new368,10150
void luaH_free 379,10384
static Node *getfreepos getfreepos387,10578
TValue *luaH_newkey luaH_newkey405,11143
const TValue *luaH_getint luaH_getint446,12692
const TValue *luaH_getstr luaH_getstr466,13242
const TValue *luaH_get luaH_get481,13632
TValue *luaH_set luaH_set510,14488
void luaH_setint 518,14688
static int unbound_search 532,14997
int luaH_getn 560,15787
Node *luaH_mainposition luaH_mainposition582,16334
int luaH_isdummy 586,16430

examples/pktgen/lib/lua/ltable.h,143
#define ltable_h8,136
#define gnode(13,177
#define gkey(14,212
#define gval(15,247
#define gnext(16,278
#define invalidateTMcache(18,317

examples/pktgen/lib/lua/lvm.c,1119
#define lvm_c12,180
#define LUA_CORE13,194
#define MAXTAGLOOP	32,501
const TValue *luaV_tonumber luaV_tonumber35,526
int luaV_tostring 47,786
static void traceexec 60,1047
static void callTM 93,2382
void luaV_gettable 111,3087
void luaV_settable 137,3892
static int call_binTM 176,5400
static const TValue *get_equalTM get_equalTM187,5760
static int call_orderTM 201,6249
static int l_strcmp 210,6485
int luaV_lessthan 232,7210
int luaV_lessequal 244,7575
int luaV_equalobj_ 261,8135
void luaV_concat 294,9389
void luaV_objlen 336,10942
void luaV_arith 361,11625
static Closure *getcached getcached380,12239
static void pushclosure 402,13031
void luaV_finishOp 424,13768
#define luai_runtimecheck(486,15989
#define RA(490,16042
#define RB(492,16126
#define RC(493,16203
#define RKB(494,16280
#define RKC(496,16404
#define KBx(498,16528
#define dojump(503,16660
#define donextjump(509,16885
#define Protect(512,16954
#define checkGC(514,17005
#define arith_op(521,17244
#define vmdispatch(531,17556
#define vmcase(532,17588
#define vmcasenb(533,17628
void luaV_execute 535,17684

examples/pktgen/lib/lua/linit.c,196
#define linit_c16,392
#define LUA_LIB17,408
static const luaL_Reg loadedlibs[loadedlibs29,574
static const luaL_Reg preloadedlibs[preloadedlibs47,1037
LUALIB_API void luaL_openlibs 52,1099

examples/pktgen/lib/lua/lua-socket.c,320
#define lua_c122,4529
_socket_open(138,4966
_socket_close(148,5210
_get_stdout(158,5359
_get_stdin(171,5551
_get_stderr(184,5738
_set_stdfiles(197,5928
_reset_stdfiles(204,6080
process_server_requests(223,6436
server_create(266,7321
lua_server(327,8725
lua_init_socket(349,9119
lua_create_instance(379,9747

examples/pktgen/lib/lua/ldblib.c,1068
#define ldblib_c12,199
#define LUA_LIB13,216
#define HOOKKEY	21,294
static int db_getregistry 25,322
static int db_getmetatable 31,420
static int db_setmetatable 40,580
static int db_getuservalue 50,841
static int db_setuservalue 59,995
static void settabss 71,1323
static void settabsi 77,1445
static void settabsb 83,1560
static lua_State *getthread getthread89,1675
static void treatstackoption 101,1852
static int db_getinfo 112,2068
static int db_getlocal 162,3604
static int db_setlocal 191,4488
static int auxupvalue 205,4886
static int db_getupvalue 217,5196
static int db_setupvalue 222,5269
static int checkupval 228,5365
static int db_upvalueid 239,5676
static int db_upvaluejoin 246,5816
#define gethooktable(256,6119
static void hookf 259,6193
static int makemask 276,6651
static char *unmakemask unmakemask286,6922
static int db_sethook 296,7158
static int db_gethook 324,8034
static int db_debug 344,8579
static int db_traceback 359,9037
static const luaL_Reg dblib[dblib373,9435
LUAMOD_API int luaopen_debug 394,9997

examples/pktgen/lib/lua/lfunc.c,457
#define lfunc_c10,180
#define LUA_CORE11,196
Closure *luaF_newCclosure luaF_newCclosure23,330
Closure *luaF_newLclosure luaF_newLclosure30,501
UpVal *luaF_newupval luaF_newupval39,726
UpVal *luaF_findupval luaF_findupval47,898
static void unlinkupval 75,1831
void luaF_freeupval 82,2064
void luaF_close 89,2254
Proto *luaF_newproto luaF_newproto110,2980
void luaF_freeproto 135,3485
const char *luaF_getlocalname luaF_getlocalname150,3926

examples/pktgen/lib/lua/lua_shell.h,123
#define LUA_SHELL_H_68,3394
#define lua_c70,3416
#define MAX_NEW_LIBS	74,3469
typedef void (*newlib_t)newlib_t75,3493

examples/pktgen/lib/lua/lua_shell.c,1144
#define lua_c12,211
#define LUA_PROGNAME	23,380
#define LUA_MAXINPUT	27,449
#define LUA_INIT	31,507
#define LUA_INITVERSION 34,544
#define lua_readline(48,973
#define lua_saveline(49,1039
#define lua_freeline(52,1199
#define lua_readline(56,1275
#define lua_saveline(58,1384
#define lua_freeline(59,1436
static lua_State *globalL globalL63,1493
static const char *progname progname65,1528
static void lstop(67,1573
static void laction(73,1716
static void l_message(79,1930
static int report(85,2103
static void finalreport(99,2533
static int traceback(110,2814
static int docall(121,3140
static int dofile(138,3619
static int dostring(145,3790
int dolibrary(152,3994
#define EOFMARK	163,4335
#define marklen	164,4360
static int incomplete(166,4413
static int pushline(178,4696
static int loadline(198,5201
static void dotty(225,5847
static int handle_luainit(251,6545
static newlib_t	newlibs[newlibs266,6904
static int newlibs_idx 267,6943
int lua_newlib_add(269,6972
void lua_newlibs_init(276,7097
static int pmain(284,7201
int lua_shell(305,7525
execute_lua_string(339,8312
execute_lua_close(365,8801

examples/pktgen/lib/lua/ldebug.c,1204
#define ldebug_c13,180
#define LUA_CORE14,197
#define noLuaClosure(33,467
static int currentpc 39,615
static int currentline 45,731
LUA_API int lua_sethook 53,901
LUA_API lua_Hook lua_gethook 68,1242
LUA_API int lua_gethookmask 73,1310
LUA_API int lua_gethookcount 78,1381
LUA_API int lua_getstack 83,1458
static const char *upvalname upvalname100,1891
static const char *findvararg findvararg107,2069
static const char *findlocal findlocal118,2381
LUA_API const char *lua_getlocal lua_getlocal144,3117
LUA_API const char *lua_setlocal lua_setlocal166,3781
static void funcinfo 178,4082
static void collectvalidlines 196,4556
static int auxgetinfo 215,5124
LUA_API int lua_getinfo 266,6447
static void kname 310,7449
static int findsetreg 333,8165
static const char *getobjname getobjname378,9399
static const char *getfuncname getfuncname432,11106
static int isinstack 478,12626
static const char *getupvalname getupvalname486,12777
l_noret luaG_typeerror 500,13091
l_noret luaG_concaterror 519,13734
l_noret luaG_aritherror 526,13939
l_noret luaG_ordererror 534,14168
static void addinfo 544,14469
l_noret luaG_errormsg 560,14946
l_noret luaG_runerror 573,15386

examples/pktgen/lib/lua/lstate.h,3659
#define lstate_h8,131
#define EXTRA_STACK 47,1270
#define BASIC_STACK_SIZE 50,1296
#define KGC_NORMAL	54,1381
#define KGC_EMERGENCY	55,1402
#define KGC_GEN	56,1471
typedef struct stringtable 59,1522
  GCObject **hash;hash60,1551
  lu_int32 nuse;61,1570
  int size;62,1613
} stringtable;63,1625
typedef struct CallInfo 69,1676
  StkId func;70,1702
  StkId	top;71,1751
  struct CallInfo *previous,previous72,1793
  struct CallInfo *previous, *next;next72,1793
  short nresults;73,1854
  lu_byte callstatus;74,1925
  ptrdiff_t extra;75,1947
      StkId base;78,2019
      const Instruction *savedpc;savedpc79,2067
    } l;80,2101
      int ctx;82,2151
      lua_CFunction k;83,2205
      ptrdiff_t old_errfunc;84,2266
      lu_byte old_allowhook;85,2295
      lu_byte status;86,2324
    } c;87,2346
  } u;88,2355
} CallInfo;89,2362
#define CIST_LUA	95,2409
#define CIST_HOOKED	96,2470
#define CIST_REENTRY	97,2532
#define CIST_YIELDED	99,2669
#define CIST_YPCALL	100,2735
#define CIST_STAT	101,2803
#define CIST_TAIL	102,2867
#define CIST_HOOKYIELD	103,2919
#define isLua(106,2982
typedef struct global_State 112,3093
  lua_Alloc frealloc;113,3123
  void *ud;ud114,3182
  lu_mem totalbytes;115,3237
  l_mem GCdebt;116,3310
  lu_mem GCmemtrav;117,3386
  lu_mem GCestimate;118,3440
  stringtable strt;119,3513
  TValue l_registry;120,3563
  unsigned int seed;121,3584
  lu_byte currentwhite;122,3639
  lu_byte gcstate;123,3663
  lu_byte gckind;124,3716
  lu_byte gcrunning;125,3760
  int sweepstrgc;126,3810
  GCObject *allgc;allgc127,3863
  GCObject *finobj;finobj128,3921
  GCObject **sweepgc;sweepgc129,3992
  GCObject **sweepfin;sweepfin130,4063
  GCObject *gray;gray131,4136
  GCObject *grayagain;grayagain132,4182
  GCObject *weak;weak133,4255
  GCObject *ephemeron;ephemeron134,4312
  GCObject *allweak;allweak135,4379
  GCObject *tobefnz;tobefnz136,4431
  UpVal uvhead;137,4485
  Mbuffer buff;138,4556
  int gcpause;139,4621
  int gcmajorinc;140,4680
  int gcstepmul;141,4757
  lua_CFunction panic;142,4798
  struct lua_State *mainthread;mainthread143,4863
  const lua_Number *version;version144,4895
  TString *memerrmsg;memerrmsg145,4957
  TString *tmname[tmname146,5007
  struct Table *mt[mt147,5067
} global_State;148,5134
struct lua_State 154,5180
  CommonHeader;155,5199
  lu_byte status;156,5215
  StkId top;157,5233
  global_State *l_G;l_G158,5282
  CallInfo *ci;ci159,5303
  const Instruction *oldpc;oldpc160,5357
  StkId stack_last;161,5407
  StkId stack;162,5462
  int stacksize;163,5495
  unsigned short nny;164,5512
  unsigned short nCcalls;165,5580
  lu_byte hookmask;166,5638
  lu_byte allowhook;167,5658
  int basehookcount;168,5679
  int hookcount;169,5700
  lua_Hook hook;170,5717
  GCObject *openupval;openupval171,5734
  GCObject *gclist;gclist172,5800
  struct lua_longjmp *errorJmp;errorJmp173,5820
  ptrdiff_t errfunc;174,5887
  CallInfo base_ci;175,5961
  void * private;177,6030
#define G(181,6053
union GCObject 187,6119
  GCheader gch;188,6136
  union TString ts;189,6173
  union Udata u;190,6193
  union Closure cl;191,6210
  struct Table h;192,6230
  struct Proto p;193,6248
  struct UpVal uv;194,6266
  struct lua_State th;195,6285
#define gch(199,6327
#define rawgco2ts(202,6413
#define gco2ts(204,6499
#define rawgco2u(205,6538
#define gco2u(206,6609
#define gco2lcl(207,6645
#define gco2ccl(208,6713
#define gco2cl(209,6781
#define gco2t(211,6866
#define gco2p(212,6931
#define gco2uv(213,6996
#define gco2th(214,7063
#define obj2gco(217,7186
#define gettotalbytes(221,7276

examples/pktgen/lib/lua/lgc.c,2429
#define lgc_c9,138
#define LUA_CORE10,152
#define GCSWEEPCOST	31,494
#define GCSWEEPMAX	34,605
#define GCFINALIZENUM	37,727
#define STEPMULADJ	44,871
#define PAUSEADJ	50,1006
#define stddebtest(59,1131
#define stddebt(60,1197
#define maskcolors	67,1354
#define makewhite(68,1417
#define white2gray(71,1520
#define black2gray(72,1579
#define isfinalized(75,1638
#define checkdeadkey(77,1701
#define checkconsistency(80,1781
#define markvalue(84,1870
#define markobject(87,1974
#define gnodelast(103,2330
#define linktable(109,2438
static void removeentry 116,2599
static int iscleared 130,3089
void luaC_barrier_ 144,3462
void luaC_barrierback_ 164,4209
LUAI_FUNC void luaC_barrierproto_ 181,4837
void luaC_checkupvalcolor 199,5328
GCObject *luaC_newobj luaC_newobj221,5928
static void reallymarkobject 252,6831
static void markmt 310,8086
static void markbeingfnz 320,8254
static void remarkupvals 333,8514
static void markroot 346,8807
static void traverseweakvalue 364,9296
static int traverseephemeron 387,10091
static void traversestrongtable 425,11477
static lu_mem traversetable 443,12009
static int traverseproto 466,12864
static lu_mem traverseCclosure 488,13797
static lu_mem traverseLclosure 495,14010
static lu_mem traversestack 504,14273
static void propagatemark 523,14856
static void propagateall 568,16022
static void propagatelist 573,16107
static void retraversegrays 584,16506
static void convergeephemerons 596,16875
static void clearkeys 627,17727
static void clearvalues 645,18231
static void freeobj 665,18827
#define sweepwholelist(692,19604
static void sweepthread 700,19836
static GCObject **sweeplist sweeplist721,20741
static GCObject **sweeptolive sweeptolive760,22132
static void checkSizes 780,22541
static GCObject *udata2finalize udata2finalize791,22955
static void dothecall 805,23475
static void GCTM 811,23576
static void separatetobefnz 847,25006
void luaC_checkfinalizer 875,26037
#define sweepphases 911,27335
static int entersweep 923,27783
void luaC_changemode 939,28179
static void callallpendingfinalizers 961,28828
void luaC_freeallobjects 970,29019
static l_mem atomic 986,29592
static lu_mem singlestep 1027,31482
void luaC_runtilstate 1099,33705
static void generationalcollection 1106,33852
static void incstep 1123,34453
void luaC_forcestep 1146,35248
void luaC_step 1160,35656
void luaC_fullgc 1172,35949

examples/pktgen/lib/lua/liolib.c,2142
#define _FILE_OFFSET_BITS 14,304
#define liolib_c23,421
#define LUA_LIB24,438
#define lua_popen(44,803
#define lua_pclose(45,864
#define lua_popen(49,950
#define lua_pclose(50,999
#define lua_popen(55,1073
#define lua_pclose(57,1184
#define l_fseek(77,1586
#define l_ftell(78,1624
#define l_seeknum	79,1654
#define l_fseek(85,1840
#define l_ftell(86,1881
#define l_seeknum	87,1914
#define l_fseek(91,1949
#define l_ftell(92,1986
#define l_seeknum	93,2015
#define IO_PREFIX	102,2130
#define IO_INPUT	103,2155
#define IO_OUTPUT	104,2192
typedef luaL_Stream LStream;107,2233
#define tolstream(110,2264
#define isclosed(112,2337
static int io_type 115,2381
static int f_tostring 129,2682
static FILE *tofile tofile139,2876
static LStream *newprefile newprefile153,3225
static int aux_close 161,3444
static int io_close 169,3631
static int f_gc 177,3874
static int io_fclose 188,4096
static LStream *newfile newfile195,4240
static void opencheck 203,4368
static int io_open 211,4603
static int io_pclose 231,5303
static int io_popen 237,5424
static int io_tmpfile 247,5720
static FILE *getiofile getiofile254,5869
static int g_iofile 264,6144
static int io_input 281,6584
static int io_output 286,6662
static void aux_lines 294,6783
static int f_lines 307,7358
static int io_lines 314,7485
static int read_number 341,8287
static int test_eof 354,8538
static int read_line 362,8675
#define MAX_SIZE_T	384,9282
static void read_all 386,9315
static int read_chars 402,9825
static int g_read 415,10246
static int io_read 465,11755
static int f_read 470,11842
static int io_readline 475,11915
static int g_write 505,13003
static int io_write 525,13607
static int f_write 530,13697
static int f_seek 537,13861
static int f_setvbuf 556,14460
static int io_flush 568,14851
static int f_flush 573,14965
static const luaL_Reg iolib[iolib581,15100
static const luaL_Reg flib[flib600,15441
static void createmeta 614,15697
static int io_noclose 626,16129
static void createstdfile 635,16334
lua_set_stdfiles(648,16700
lua_reset_stdfiles(663,17070
LUAMOD_API int luaopen_io 675,17357

examples/pktgen/lib/lua/lopcodes.c,191
#define lopcodes_c8,136
#define LUA_CORE9,155
LUAI_DDEF const char *const luaP_opnames[luaP_opnames17,214
#define opmode(62,745
LUAI_DDEF const lu_byte luaP_opmodes[luaP_opmodes64,822

examples/pktgen/lib/lua/ldo.c,1529
#define ldo_c12,193
#define LUA_CORE13,207
#define LUAI_THROW(53,1042
#define LUAI_TRY(54,1076
#define luai_jmpbuf	56,1168
#define LUAI_THROW(60,1301
#define LUAI_TRY(61,1346
#define luai_jmpbuf	62,1403
#define LUAI_THROW(66,1478
#define LUAI_TRY(67,1522
#define luai_jmpbuf	68,1578
struct lua_longjmp 77,1664
  struct lua_longjmp *previous;previous78,1685
  luai_jmpbuf b;79,1717
  volatile int status;80,1734
static void seterrorobj 84,1780
l_noret luaD_throw 103,2270
int luaD_rawrunprotected 125,3036
static void correctstack 142,3484
#define ERRORSTACKSIZE	158,4005
void luaD_reallocstack 161,4052
void luaD_growstack 175,4566
static int stackinuse 194,5134
void luaD_shrinkstack 205,5418
void luaD_hook 217,5870
static void callhook 244,6653
static StkId adjust_varargs 257,7036
static StkId tryfuncTM 273,7479
#define next_ci(289,7985
int luaD_precall 295,8128
int luaD_poscall 353,10119
void luaD_call 384,11193
static void finishCcall 400,11731
static void unroll 421,12375
static CallInfo *findpcall findpcall439,12848
static int recover 449,13088
static l_noret resume_error 473,13892
static void resume 484,14224
LUA_API int lua_resume 523,15685
LUA_API int lua_yieldk 554,16741
int luaD_pcall 582,17704
struct SParser 609,18418
  ZIO *z;z610,18461
  Mbuffer buff;611,18471
  Dyndata dyd;612,18532
  const char *mode;mode613,18592
  const char *name;name614,18612
static void checkmode 618,18637
static void f_parser 627,18887
int luaD_protectedparser 649,19517

examples/pktgen/lib/lua/lparser.c,3759
#define lparser_c10,136
#define LUA_CORE11,154
#define MAXVARS	32,540
#define hasmultret(35,563
typedef struct BlockCnt 42,676
  struct BlockCnt *previous;previous43,702
  short firstlabel;44,744
  short firstgoto;45,806
  lu_byte nactvar;46,874
  lu_byte upval;47,934
  lu_byte isloop;48,1007
} BlockCnt;49,1058
static void anchor_token 60,1215
static l_noret semerror 71,1537
static l_noret error_expected 77,1690
static l_noret errorlimit 83,1849
static void checklimit 96,2300
static int testnext 101,2415
static void check 110,2543
static void checknext 116,2640
#define check_condition(122,2723
static void check_match 126,2801
static TString *str_checkname str_checkname139,3169
static void init_exp 148,3312
static void codestring 155,3424
static void checkname 160,3536
static int registerlocalvar 165,3631
static void new_localvar 178,4081
static void new_localvarliteral_ 190,4528
#define new_localvarliteral(194,4660
static LocVar *getlocvar getlocvar198,4758
static void adjustlocalvars 205,4938
static void removevars 214,5161
static int searchupvalue 221,5353
static int newupvalue 231,5576
static int searchvar 246,6148
static void markupval 260,6450
static int singlevaraux 271,6712
static void singlevar 297,7639
static void adjust_assign 310,8097
static void enterlevel 330,8673
#define leavelevel(337,8819
static void closegoto 340,8865
static int findlabel 364,9602
static int newlabelentry 384,10229
static void findgotos 402,10703
static void movegotosout 420,11189
static void enterblock 438,11675
static void breaklabel 453,12045
static l_noret undefgoto 463,12380
static void leaveblock 472,12702
static Proto *addprototype addprototype498,13571
static void codeclosure 517,14091
static void open_func 524,14315
static void close_func 552,14978
static int block_follow 590,16234
static void statlist 601,16463
static void fieldsel 613,16712
static void yindex 624,16970
struct ConsControl 640,17337
  expdesc v;641,17358
  expdesc *t;t642,17398
  int nh;643,17436
  int na;644,17487
  int tostore;645,17535
static void recfield 649,17608
static void closelistfield 670,18194
static void lastlistfield 681,18546
static void listfield 696,18986
static void field 705,19192
static void constructor 727,19638
static void parlist 756,20609
static void body 785,21431
static int explist 807,22002
static void funcargs 820,22255
static void primaryexp 874,23762
static void suffixedexp 896,24208
static void simpleexp 934,25121
static UnOpr getunopr 984,26260
static BinOpr getbinopr 994,26445
  lu_byte left;1017,27025
  lu_byte right;1018,27087
} priority[priority1019,27125
#define UNARY_PRIORITY	1027,27455
static BinOpr subexpr 1034,27659
static void expr 1064,28492
static void block 1079,28823
struct LHS_assign 1093,29073
  struct LHS_assign *prev;prev1094,29093
  expdesc v;1095,29120
static void check_conflict 1105,29457
static void assignment 1133,30534
static int cond 1166,31576
static void gotostat 1176,31795
static void checkrepeated 1192,32216
static void skipnoopstat 1206,32650
static void labelstat 1212,32773
static void whilestat 1230,33458
static void repeatstat 1249,33949
static int exp1 1269,34630
static void forbody 1280,34803
static void fornum 1306,35689
static void forlist 1328,36328
static void forstat 1353,37109
static void test_then_block 1371,37749
static void ifstat 1406,39061
static void localfunc 1420,39621
static void localstat 1431,40009
static int funcname 1451,40407
static void funcstat 1465,40687
static void exprstat 1477,41024
static void retstat 1493,41465
static void statement 1526,42518
static void mainfunc 1601,44503
Closure *luaY_parser luaY_parser1615,44909

examples/pktgen/lib/lua/lobject.c,646
#define lobject_c12,222
#define LUA_CORE13,240
LUAI_DDEF const TValue luaO_nilobject_ 28,433
int luaO_int2fb 36,663
int luaO_fb2int 48,872
int luaO_ceillog2 55,993
lua_Number luaO_arith 73,1711
int luaO_hexavalue 87,2210
static int isneg 98,2367
static lua_Number readhexa 105,2490
static lua_Number lua_strx2number 118,2838
int luaO_str2d 158,4144
static void pushstr 173,4603
const char *luaO_pushvfstring luaO_pushvfstring180,4807
const char *luaO_pushfstring luaO_pushfstring235,6178
#define LL(246,6443
#define RETS	248,6487
#define PRE	249,6506
#define POS	250,6531
#define addstr(252,6550
void luaO_chunkid 254,6618

examples/pktgen/lib/lua/luac.c,1006
#define luac_c12,235
#define LUA_CORE13,250
#define luaU_print	23,423
#define PROGNAME	25,457
#define OUTPUT	26,509
static int listing=28,568
static int dumping=29,614
static int stripping=30,660
static char Output[Output31,717
static const char* output=32,781
static const char* progname=33,845
static void fatal(35,910
static void cannot(41,1021
static void usage(47,1164
#define IS(67,1811
static int doargs(69,1849
#define FUNCTION 117,2909
static const char* reader(119,2948
#define toproto(134,3140
static const Proto* combine(136,3183
static int writer(156,3569
static int pmain(162,3708
int main(189,4369
#define luac_c214,4931
#define LUA_CORE215,4946
#define VOID(221,5028
static void PrintString(223,5065
static void PrintConstant(251,5691
#define UPVALNAME(274,6099
#define MYK(275,6180
static void PrintCode(277,6206
#define SS(375,8519
#define S(376,8549
static void PrintHeader(378,8578
static void PrintDebug(398,9188
static void PrintFunction(425,9779

examples/pktgen/lib/lua/llex.h,2109
#define llex_h8,131
#define FIRST_RESERVED	14,188
enum RESERVED 22,304
  TK_AND 24,371
  TK_AND = FIRST_RESERVED,24,371
  TK_AND = FIRST_RESERVED, TK_BREAK,24,371
  TK_DO,25,408
  TK_DO, TK_ELSE,25,408
  TK_DO, TK_ELSE, TK_ELSEIF,25,408
  TK_DO, TK_ELSE, TK_ELSEIF, TK_END,25,408
  TK_DO, TK_ELSE, TK_ELSEIF, TK_END, TK_FALSE,25,408
  TK_DO, TK_ELSE, TK_ELSEIF, TK_END, TK_FALSE, TK_FOR,25,408
  TK_DO, TK_ELSE, TK_ELSEIF, TK_END, TK_FALSE, TK_FOR, TK_FUNCTION,25,408
  TK_GOTO,26,476
  TK_GOTO, TK_IF,26,476
  TK_GOTO, TK_IF, TK_IN,26,476
  TK_GOTO, TK_IF, TK_IN, TK_LOCAL,26,476
  TK_GOTO, TK_IF, TK_IN, TK_LOCAL, TK_NIL,26,476
  TK_GOTO, TK_IF, TK_IN, TK_LOCAL, TK_NIL, TK_NOT,26,476
  TK_GOTO, TK_IF, TK_IN, TK_LOCAL, TK_NIL, TK_NOT, TK_OR,26,476
  TK_GOTO, TK_IF, TK_IN, TK_LOCAL, TK_NIL, TK_NOT, TK_OR, TK_REPEAT,26,476
  TK_RETURN,27,545
  TK_RETURN, TK_THEN,27,545
  TK_RETURN, TK_THEN, TK_TRUE,27,545
  TK_RETURN, TK_THEN, TK_TRUE, TK_UNTIL,27,545
  TK_RETURN, TK_THEN, TK_TRUE, TK_UNTIL, TK_WHILE,27,545
  TK_CONCAT,29,627
  TK_CONCAT, TK_DOTS,29,627
  TK_CONCAT, TK_DOTS, TK_EQ,29,627
  TK_CONCAT, TK_DOTS, TK_EQ, TK_GE,29,627
  TK_CONCAT, TK_DOTS, TK_EQ, TK_GE, TK_LE,29,627
  TK_CONCAT, TK_DOTS, TK_EQ, TK_GE, TK_LE, TK_NE,29,627
  TK_CONCAT, TK_DOTS, TK_EQ, TK_GE, TK_LE, TK_NE, TK_DBCOLON,29,627
  TK_CONCAT, TK_DOTS, TK_EQ, TK_GE, TK_LE, TK_NE, TK_DBCOLON, TK_EOS,29,627
  TK_NUMBER,30,697
  TK_NUMBER, TK_NAME,30,697
  TK_NUMBER, TK_NAME, TK_STRING30,697
#define NUM_RESERVED	34,764
  lua_Number r;38,842
  TString *ts;ts39,858
} SemInfo;40,873
typedef struct Token 43,915
  int token;44,938
  SemInfo seminfo;45,951
} Token;46,970
typedef struct LexState 51,1063
  int current;52,1089
  int linenumber;53,1139
  int lastline;54,1183
  Token t;55,1236
  Token lookahead;56,1268
  struct FuncState *fs;fs57,1311
  struct lua_State *L;L58,1368
  ZIO *z;z59,1391
  Mbuffer *buff;buff60,1421
  struct Dyndata *dyd;dyd61,1463
  TString *source;source62,1531
  TString *envn;envn63,1577
  char decpoint;64,1627
} LexState;65,1672

examples/pktgen/lib/lua/lzio.c,161
#define lzio_c10,138
#define LUA_CORE11,153
int luaZ_fill 21,268
void luaZ_init 36,577
size_t luaZ_read 46,810
char *luaZ_openspace luaZ_openspace68,1418

examples/pktgen/lib/lua/lua.c,1516
#define lua_c12,207
#define LUA_PROMPT	21,308
#define LUA_PROMPT2	22,333
#define LUA_PROGNAME	26,395
#define LUA_MAXINPUT	30,458
#define LUA_INIT	34,515
#define LUA_INITVERSION 37,552
#define lua_stdin_is_tty(47,810
#define lua_stdin_is_tty(51,905
#define lua_stdin_is_tty(53,962
#define lua_readline(68,1371
#define lua_saveline(69,1436
#define lua_freeline(72,1596
#define lua_readline(76,1672
#define lua_saveline(79,1838
#define lua_freeline(80,1890
static lua_State *globalL globalL87,1950
static const char *progname progname89,1985
static void lstop 93,2032
static void laction 100,2180
static void print_usage 107,2425
static void l_message 128,3213
static int report 134,3388
static void finalreport 148,3828
static int traceback 159,4165
static int docall 171,4507
static void print_version 185,4982
static int getargs 191,5112
static int dofile 209,5614
static int dostring 216,5788
static int dolibrary 223,5995
static const char *get_prompt get_prompt234,6300
#define EOFMARK	244,6631
#define marklen	245,6656
static int incomplete 247,6709
static int pushline 260,7012
static int loadline 279,7564
static void dotty 301,8227
static int handle_script 324,8992
#define noextrachars(343,9541
#define has_i	347,9660
#define has_v	348,9686
#define has_e	349,9712
#define has_E	350,9738
#define num_has	352,9765
static int collectargs 355,9810
static int runargs 393,10879
static int handle_luainit 421,11608
static int pmain 436,11979
int main 478,13428

examples/pktgen/lib/lua/lbitlib.c,710
#define lbitlib_c7,142
#define LUA_LIB8,160
#define LUA_NBITS	18,307
#define ALLONES	22,337
#define trim(25,436
#define mask(29,529
typedef lua_Unsigned b_uint;32,581
static b_uint andaux 36,613
static int b_and 45,788
static int b_test 52,888
static int b_or 59,993
static int b_xor 69,1180
static int b_not 79,1368
static int b_shift 86,1490
static int b_lshift 103,1799
static int b_rshift 108,1908
static int b_arshift 113,2018
static int b_rot 128,2430
static int b_lrot 138,2659
static int b_rrot 143,2738
static int fieldargs 152,2926
static int b_extract 164,3296
static int b_replace 174,3481
static const luaL_Reg bitlib[bitlib187,3780
LUAMOD_API int luaopen_bit32 205,4103

examples/pktgen/lib/lua/llimits.h,2320
#define llimits_h8,193
typedef unsigned LUA_INT32 lu_int32;18,274
typedef LUAI_UMEM lu_mem;20,312
typedef LUAI_MEM l_mem;22,339
typedef unsigned char lu_byte;27,445
#define MAX_SIZET	30,478
#define MAX_LUMEM	32,522
#define MAX_LMEM	34,566
#define MAX_INT 37,618
#define IntPoint(44,839
#define LUAI_USER_ALIGNMENT_T	50,966
typedef LUAI_USER_ALIGNMENT_T L_Umaxalign;53,1041
typedef LUAI_UACNUMBER l_uacNumber;57,1148
#define check_exp(62,1259
#define lua_longassert(64,1353
#define lua_assert(66,1414
#define check_exp(67,1447
#define lua_longassert(68,1475
#define luai_apicheck(78,1640
#define luai_apicheck(80,1683
#define api_check(85,1740
#define UNUSED(89,1818
#define cast(93,1881
#define cast_byte(95,1914
#define cast_num(96,1954
#define cast_int(97,1996
#define cast_uchar(98,2031
#define l_noret	105,2127
#define l_noret	107,2199
#define l_noret	109,2248
#define LUAI_MAXCCALLS	119,2448
#define MAXUPVAL	126,2592
typedef lu_int32 Instruction;133,2743
#define MAXSTACK	138,2815
#define MINSTRTABSIZE	144,2928
#define LUA_MINBUFFER	150,3027
#define lua_lock(155,3084
#define lua_unlock(156,3119
#define luai_threadyield(160,3193
#define luai_userstateopen(170,3478
#define luai_userstateclose(174,3561
#define luai_userstatethread(178,3646
#define luai_userstatefree(182,3732
#define luai_userstateresume(186,3818
#define luai_userstateyield(190,3910
#define lua_number2int(206,4538
#define lua_number2integer(207,4603
#define lua_number2unsigned(208,4657
union luai_Cast 216,4898
union luai_Cast { double l_d;216,4898
union luai_Cast { double l_d; LUA_INT32 l_p[l_p216,4898
#define LUAI_EXTRAIEEE	219,4987
#define LUA_IEEEENDIANLOC	221,5088
#define LUA_IEEEENDIANLOC	223,5146
#define LUAI_EXTRAIEEE	224,5187
#define lua_number2int32(227,5242
#define luai_hashnum(232,5407
#define lua_number2int(236,5581
#define lua_number2unsigned(237,5638
#define lua_number2integer(241,5806
#define lua_number2int(250,5994
#define lua_number2integer(254,6078
#define SUPUNSIGNED	261,6294
#define lua_number2unsigned(262,6351
#define lua_number2unsigned(265,6457
#define lua_unsigned2number(273,6675
#define luai_hashnum(284,6884
#define condmovestack(296,7134
#define condmovestack(299,7212
#define condchangemem(303,7311
#define condchangemem(305,7359

examples/pktgen/lib/lua/lua-socket.h,366
#define _LUA_SOCKET_H_69,3393
#define MAX_LUA_BUFFER_SIZE	74,3436
typedef struct luaServer_s 76,3471
	int32_t		server_socket;77,3500
	int32_t		client_socket;78,3560
	int32_t		socket_port;79,3620
	void	  * out,80,3643
	void	  * out, * in,80,3643
	void	  * out, * in, * err;80,3643
	char	  * hostname;81,3671
	char		data[data82,3691
} luaServer_t;83,3725

examples/pktgen/lib/lua/lstring.h,186
#define lstring_h8,167
#define sizestring(15,246
#define sizeudata(17,319
#define luaS_newliteral(19,372
#define luaS_fix(22,490
#define isreserved(28,598
#define eqshrstr(34,740

examples/pktgen/lib/lua/lmem.h,320
#define lmem_h8,142
#define luaM_reallocv(17,220
#define luaM_freemem(22,407
#define luaM_free(23,467
#define luaM_freearray(24,531
#define luaM_malloc(26,610
#define luaM_new(27,666
#define luaM_newvector(28,726
#define luaM_newobject(31,812
#define luaM_growvector(33,878
#define luaM_reallocvector(37,1043

examples/l2fwd-ivshmem/host/host.c,1986
#define RTE_TEST_RX_DESC_DEFAULT 61,2237
#define RTE_TEST_TX_DESC_DEFAULT 62,2274
static uint16_t nb_rxd 63,2311
static uint16_t nb_txd 64,2362
#define RX_PTHRESH 72,2669
#define RX_HTHRESH 73,2743
#define RX_WTHRESH 74,2813
#define TX_PTHRESH 81,3097
#define TX_HTHRESH 82,3172
#define TX_WTHRESH 83,3243
#define BURST_TX_DRAIN_US 85,3321
static uint32_t l2fwd_ivshmem_enabled_port_mask 88,3408
static struct ether_addr l2fwd_ivshmem_ports_eth_addr[l2fwd_ivshmem_ports_eth_addr90,3462
#define NB_MBUF 92,3536
#define MBUF_SIZE 93,3559
#define MAX_RX_QUEUE_PER_LCORE 95,3634
#define MAX_TX_QUEUE_PER_PORT 96,3668
struct lcore_queue_conf 97,3701
	unsigned n_rx_port;98,3727
	unsigned rx_port_list[rx_port_list99,3748
	struct vm_port_param * port_param[port_param100,3796
	struct mbuf_table tx_mbufs[tx_mbufs101,3856
	struct mbuf_table rx_mbufs[rx_mbufs102,3903
} __rte_cache_aligned;103,3950
static struct lcore_queue_conf lcore_queue_conf[lcore_queue_conf104,3973
static const struct rte_eth_conf port_conf 106,4038
static const struct rte_eth_rxconf rx_conf 120,4459
static const struct rte_eth_txconf tx_conf 128,4605
#define METADATA_NAME 138,4851
#define CMDLINE_OPT_FWD_CONF 139,4889
#define QEMU_CMD_FMT 141,4930
struct port_statistics port_statistics[port_statistics143,4983
struct rte_mempool * l2fwd_ivshmem_pktmbuf_pool 145,5042
print_stats(149,5157
print_to_file(215,7389
generate_ivshmem_cmdline(236,7847
l2fwd_ivshmem_usage(252,8183
l2fwd_ivshmem_parse_nqueue(263,8589
l2fwd_ivshmem_parse_portmask(281,8907
l2fwd_ivshmem_parse_timer_period(298,9197
l2fwd_ivshmem_parse_args(315,9546
check_all_ports_link_status(383,10997
#define CHECK_INTERVAL 385,11065
#define MAX_CHECK_TIME 386,11104
l2fwd_ivshmem_send_burst(438,12478
l2fwd_ivshmem_send_packet(460,13038
l2fwd_ivshmem_receive_burst(483,13509
l2fwd_ivshmem_receive_packets(512,14259
fwd_loop(555,15464
l2fwd_ivshmem_launch_one_lcore(678,18230
int main(684,18327

examples/l2fwd-ivshmem/include/common.h,1300
#define _IVSHMEM_COMMON_H_35,1721
#define RTE_LOGTYPE_L2FWD_IVSHMEM 37,1749
#define CTRL_MZ_NAME 39,1802
#define MBUF_MP_NAME 40,1838
#define RX_RING_PREFIX 41,1874
#define TX_RING_PREFIX 42,1903
#define TIMER_MILLISECOND 45,2004
#define MAX_TIMER_PERIOD 46,2067
static int64_t timer_period 47,2114
#define DIM(49,2211
#define MAX_PKT_BURST 52,2254
const struct rte_memzone * ctrl_mz;54,2280
enum l2fwd_state 56,2317
	STATE_NONE 57,2336
	STATE_FWD,58,2353
	STATE_EXIT,59,2365
	STATE_FAIL60,2378
struct port_statistics 64,2427
	uint64_t tx;65,2452
	uint64_t rx;66,2466
	uint64_t dropped;67,2480
} __rte_cache_aligned;68,2499
struct mbuf_table 70,2523
	unsigned len;71,2543
	struct rte_mbuf *m_table[m_table72,2558
struct vm_port_param 75,2639
	struct rte_ring * rx_ring;76,2662
	struct rte_ring * tx_ring;77,2738
	struct vm_port_param * dst;78,2817
	volatile struct port_statistics stats;79,2893
	struct ether_addr ethaddr;80,2974
struct ivshmem_ctrl 84,3103
	rte_spinlock_t lock;85,3125
	uint8_t nb_ports;86,3147
	volatile enum l2fwd_state state;87,3207
	struct vm_port_param vm_ports[vm_ports88,3262
struct ivshmem_ctrl * ctrl;91,3316
static unsigned int l2fwd_ivshmem_rx_queue_per_lcore 93,3345
static void sighandler(95,3404
static void sigsetup(100,3479

examples/l2fwd-ivshmem/guest/guest.c,633
#define MAX_RX_QUEUE_PER_LCORE 81,2723
#define MAX_TX_QUEUE_PER_PORT 82,2757
struct lcore_queue_conf 83,2790
	unsigned n_rx_port;84,2816
	unsigned rx_port_list[rx_port_list85,2837
	struct mbuf_table rx_mbufs[rx_mbufs86,2885
	struct vm_port_param * port_param[port_param87,2932
} __rte_cache_aligned;88,2992
static struct lcore_queue_conf lcore_queue_conf[lcore_queue_conf89,3015
print_stats(93,3138
l2fwd_ivshmem_usage(137,4532
l2fwd_ivshmem_parse_nqueue(146,4848
l2fwd_ivshmem_parse_timer_period(164,5166
l2fwd_ivshmem_parse_args(181,5515
fwd_loop(242,6724
l2fwd_ivshmem_launch_one_lcore(371,9727
main(378,9828

examples/multi_process/l2fwd_fork/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/multi_process/l2fwd_fork/flib.h,177
#define __FLIB_H35,1711
typedef void (slave_exit_notify)38,1788
enum slave_stat{slave_stat40,1851
	ST_FREEZE 41,1868
	ST_IDLE,42,1884
	ST_RUN,43,1894
	ST_ZOMBIE,44,1903

examples/multi_process/l2fwd_fork/main.c,3640
#define _GNU_SOURCE33,1693
#define RTE_LOGTYPE_L2FWD 80,2694
#define MBUF_NAME	81,2738
#define MBUF_SIZE 82,2771
#define NB_MBUF 83,2845
#define RING_MASTER_NAME	84,2868
#define RING_SLAVE_NAME	85,2911
#define MAX_NAME_LEN	86,2954
#define SLAVE_RECREATE_FLAG 88,3061
#define SLAVE_RESTART_FLAG 90,3169
#define INVALID_MAPPING_ID	91,3200
#define NB_CORE_MSGBUF	93,3291
enum l2fwd_cmd{l2fwd_cmd94,3317
	CMD_START,95,3333
	CMD_STOP,96,3345
#define RX_PTHRESH 105,3615
#define RX_HTHRESH 106,3689
#define RX_WTHRESH 107,3759
#define TX_PTHRESH 114,4043
#define TX_HTHRESH 115,4118
#define TX_WTHRESH 116,4189
#define MAX_PKT_BURST 118,4267
#define BURST_TX_DRAIN_US 119,4292
#define RTE_TEST_RX_DESC_DEFAULT 124,4407
#define RTE_TEST_TX_DESC_DEFAULT 125,4444
static uint16_t nb_rxd 126,4481
static uint16_t nb_txd 127,4532
static struct ether_addr l2fwd_ports_eth_addr[l2fwd_ports_eth_addr130,4618
static uint32_t l2fwd_enabled_port_mask 133,4712
static uint32_t l2fwd_dst_ports[l2fwd_dst_ports136,4786
static unsigned int l2fwd_rx_queue_per_lcore 138,4838
struct mbuf_table 140,4889
	unsigned len;141,4909
	struct rte_mbuf *m_table[m_table142,4924
#define MAX_RX_QUEUE_PER_LCORE 145,4970
#define MAX_TX_QUEUE_PER_PORT 146,5004
struct lcore_queue_conf 147,5037
	unsigned n_rx_port;148,5063
	unsigned rx_port_list[rx_port_list149,5084
	struct mbuf_table tx_mbufs[tx_mbufs150,5132
} __rte_cache_aligned;152,5180
struct lcore_queue_conf lcore_queue_conf[lcore_queue_conf153,5203
struct lcore_resource_struct 155,5261
	int enabled;156,5292
	int flags;157,5372
	unsigned lcore_id;158,5438
	unsigned pair_id;159,5475
	char ring_name[ring_name160,5529
	struct rte_ring *ring[ring163,5657
	int port_num;164,5684
	uint8_t port[port165,5728
}__attribute__((packed)) __rte_cache_aligned;166,5809
static struct lcore_resource_struct lcore_resource[lcore_resource168,5856
static struct rte_mempool *message_pool;message_pool169,5923
static rte_spinlock_t res_lock 170,5964
static int float_proc 172,6052
struct cpu_aff_arg{cpu_aff_arg174,6112
	cpu_set_t set;175,6132
	size_t size;176,6148
}cpu_aff;cpu_aff177,6162
static const struct rte_eth_conf port_conf 179,6173
static const struct rte_eth_rxconf rx_conf 193,6594
static const struct rte_eth_txconf tx_conf 201,6740
static struct rte_mempool * l2fwd_pktmbuf_pool[l2fwd_pktmbuf_pool212,7053
struct l2fwd_port_statistics 215,7153
	uint64_t tx;216,7184
	uint64_t rx;217,7198
	uint64_t dropped;218,7212
} __rte_cache_aligned;219,7231
struct l2fwd_port_statistics *port_statistics;port_statistics220,7254
unsigned *mapping_id;mapping_id225,7459
#define TIMER_MILLISECOND 228,7553
#define MAX_TIMER_PERIOD 229,7616
static int64_t timer_period 230,7663
print_stats(236,7867
clear_cpu_affinity(281,9267
get_cpu_affinity(295,9475
create_ring(316,9891
l2fwd_malloc_shared_struct(334,10324
create_ms_ring(359,10883
sendcmd(388,11769
getcmd(419,12457
master_sendcmd_with_ack(443,13032
reset_slave_all_ports(469,13561
reset_shared_structures(497,14339
init_slave_res(511,14617
recreate_one_slave(535,15143
remapping_slave_resource(559,15723
reset_pair(572,16068
slave_exit_cb(608,16831
l2fwd_send_burst(627,17326
l2fwd_send_packet(649,17851
l2fwd_simple_forward(672,18307
l2fwd_main_loop(693,18805
l2fwd_launch_one_lcore(772,20580
l2fwd_usage(807,21437
l2fwd_parse_portmask(818,21899
l2fwd_parse_nqueue(835,22190
l2fwd_parse_timer_period(853,22500
l2fwd_parse_args(870,22841
check_all_ports_link_status(948,24321
#define CHECK_INTERVAL 950,24389
#define MAX_CHECK_TIME 951,24428
MAIN(1002,25740

examples/multi_process/l2fwd_fork/flib.c,624
#define SIG_PARENT_EXIT 81,2724
struct lcore_stat 83,2757
	pid_t pid;84,2777
	lcore_function_t *f;f85,2826
	void *arg;arg86,2873
	slave_exit_notify *cb_fn;cb_fn87,2924
} __rte_cache_aligned;88,2951
static struct lcore_stat *core_cfg;core_cfg91,2976
static uint16_t *lcore_cfg lcore_cfg92,3012
sighand_parent_exit(96,3116
slave_proc_func(110,3343
lcore_func(144,4349
lcore_id_init(177,4975
flib_assign_lcore_id(196,5319
flib_free_lcore_id(228,5988
flib_register_slave_exit_notify(239,6209
flib_query_slave_status(254,6442
flib_remote_launch(266,6677
flib_mp_remote_launch(285,7047
flib_init(299,7307

examples/multi_process/symmetric_mp/main.c,1117
#define RTE_LOGTYPE_APP 80,2955
#define MBUF_SIZE 82,2998
#define NB_MBUFS 83,3072
#define MBUF_CACHE_SIZE 84,3117
#define PKT_BURST 85,3145
#define RX_RING_SIZE 86,3166
#define TX_RING_SIZE 87,3191
#define PARAM_PROC_ID 89,3217
#define PARAM_NUM_PROCS 90,3249
static const struct rte_eth_rxconf rx_conf_default 99,3599
static const struct rte_eth_txconf tx_conf_default 112,3933
struct lcore_ports{lcore_ports123,4229
	unsigned start_port;124,4249
	unsigned num_ports;125,4271
struct port_stats{port_stats130,4394
	unsigned rx;131,4413
	unsigned tx;132,4427
	unsigned drop;133,4441
static int proc_id 136,4507
static unsigned num_procs 137,4532
static uint8_t ports[ports139,4564
static unsigned num_ports 140,4604
static struct lcore_ports lcore_ports[lcore_ports142,4636
static struct port_stats pstats[pstats143,4690
smp_usage(147,4819
print_stats(164,5340
smp_parse_args(178,5720
smp_port_init(239,7212
assign_ports_to_cores(306,8887
lcore_main(332,9594
check_all_ports_link_status(387,11216
#define CHECK_INTERVAL 389,11284
#define MAX_CHECK_TIME 390,11323
main(445,12765

examples/multi_process/simple_mp/mp_commands.c,762
struct cmd_send_result 68,2474
	cmdline_fixed_string_t action;69,2499
	cmdline_fixed_string_t message;70,2531
static void cmd_send_parsed(73,2568
cmdline_parse_token_string_t cmd_send_action 89,3066
cmdline_parse_token_string_t cmd_send_message 91,3180
cmdline_parse_inst_t cmd_send 94,3295
struct cmd_quit_result 107,3659
	cmdline_fixed_string_t quit;108,3684
static void cmd_quit_parsed(111,3718
cmdline_parse_token_string_t cmd_quit_quit 119,3896
cmdline_parse_inst_t cmd_quit 122,4007
struct cmd_help_result 134,4326
	cmdline_fixed_string_t help;135,4351
static void cmd_help_parsed(138,4385
cmdline_parse_token_string_t cmd_help_help 148,4779
cmdline_parse_inst_t cmd_help 151,4890
cmdline_parse_ctx_t simple_mp_ctx[simple_mp_ctx162,5176

examples/multi_process/simple_mp/mp_commands.h,39
#define _SIMPLE_MP_COMMANDS_H_35,1725

examples/multi_process/simple_mp/main.c,438
#define RTE_LOGTYPE_APP 75,2797
static const char *_MSG_POOL _MSG_POOL77,2840
static const char *_SEC_2_PRI _SEC_2_PRI78,2883
static const char *_PRI_2_SEC _PRI_2_SEC79,2928
const unsigned string_size 80,2973
struct rte_ring *send_ring,send_ring82,3007
struct rte_ring *send_ring, *recv_ring;recv_ring82,3007
struct rte_mempool *message_pool;message_pool83,3047
volatile int quit 84,3081
lcore_recv(87,3116
main(106,3470

examples/multi_process/client_server_mp/mp_server/args.c,167
uint8_t num_clients;49,1981
static const char *progname;progname51,2003
usage(57,2095
parse_portmask(73,2542
parse_num_clients(108,3346
parse_app_args(131,3839

examples/multi_process/client_server_mp/mp_server/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/multi_process/client_server_mp/mp_server/init.c,939
#define MBUFS_PER_CLIENT 74,2552
#define MBUFS_PER_PORT 75,2582
#define MBUF_CACHE_SIZE 76,2610
#define MBUF_OVERHEAD 77,2638
#define RX_MBUF_DATA_SIZE 78,2709
#define MBUF_SIZE 79,2740
#define RTE_MP_RX_DESC_DEFAULT 81,2795
#define RTE_MP_TX_DESC_DEFAULT 82,2830
#define CLIENT_QUEUE_RINGSIZE 83,2865
#define NO_FLAGS 85,2900
#define MP_DEFAULT_PTHRESH 99,3440
#define MP_DEFAULT_RX_HTHRESH 100,3470
#define MP_DEFAULT_TX_HTHRESH 101,3502
#define MP_DEFAULT_WTHRESH 102,3534
static const struct rte_eth_rxconf rx_conf_default 104,3564
static const struct rte_eth_txconf tx_conf_default 112,3753
struct rte_mempool *pktmbuf_pool;pktmbuf_pool123,4078
struct client *clients clients126,4152
struct port_info *ports;ports129,4207
init_mbuf_pools(136,4380
init_port(161,5223
init_shm_rings(213,6590
check_all_ports_link_status(240,7397
#define CHECK_INTERVAL 242,7465
#define MAX_CHECK_TIME 243,7504
init(298,8977

examples/multi_process/client_server_mp/mp_server/args.h,25
#define _ARGS_H_35,1711

examples/multi_process/client_server_mp/mp_server/init.h,201
#define _INIT_H_35,1711
struct client 46,1878
	struct rte_ring *rx_q;rx_q47,1894
	unsigned client_id;48,1918
		volatile uint64_t rx;55,2219
		volatile uint64_t rx_drop;56,2243
	} stats;57,2272

examples/multi_process/client_server_mp/mp_server/main.c,416
#define PACKET_READ_SIZE 81,2700
struct client_rx_buf 87,2821
	struct rte_mbuf *buffer[buffer88,2844
	uint16_t count;89,2888
static struct client_rx_buf *cl_rx_buf;cl_rx_buf93,2975
get_printable_mac_addr(96,3036
do_stats_display(122,3905
sleep_lcore(185,5960
clear_stats(210,6627
flush_rx_queue(223,6878
enqueue_rx_packet(248,7446
process_packets(259,7768
do_packet_forwarding(280,8160
MAIN(304,8676

examples/multi_process/client_server_mp/mp_client/client.c,549
#define PKT_READ_SIZE 71,2514
static uint8_t client_id 75,2648
struct mbuf_queue 77,2679
#define MBQ_CAPACITY 78,2699
	struct rte_mbuf *bufs[bufs79,2723
	uint16_t top;80,2761
static uint8_t output_ports[output_ports84,2831
static struct mbuf_queue output_bufs[output_bufs87,2935
static volatile struct tx_stats *tx_stats;tx_stats90,3049
usage(97,3138
parse_client_num(106,3311
parse_app_args(126,3642
static void configure_output_ports(158,4314
send_packets(174,4724
enqueue_packet(197,5261
handle_packet(212,5611
main(225,5884

examples/multi_process/client_server_mp/shared/common.h,607
#define _COMMON_H_35,1713
#define MAX_CLIENTS 37,1733
struct rx_stats{rx_stats50,2322
	uint64_t rx[rx51,2339
} __rte_cache_aligned;52,2371
struct tx_stats{tx_stats54,2395
	uint64_t tx[tx55,2412
	uint64_t tx_drop[tx_drop56,2444
} __rte_cache_aligned;57,2481
struct port_info 59,2505
	uint8_t num_ports;60,2524
	uint8_t id[id61,2544
	volatile struct rx_stats rx_stats;62,2575
	volatile struct tx_stats tx_stats[tx_stats63,2611
#define MP_CLIENT_RXQ_NAME 67,2738
#define PKTMBUF_POOL_NAME 68,2786
#define MZ_PORT_INFO 69,2833
get_rx_queue_name(75,2969
#define RTE_LOGTYPE_APP 85,3263

examples/multi_process/client_server_mp/shared/init_drivers.h,55
#define _INIT_DRIVERS_H_35,1719
init_drivers(41,1815

examples/ipv4_multicast/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/ipv4_multicast/main.c,2738
#define RTE_LOGTYPE_IPv4_MULTICAST 76,2602
#define MAX_PORTS 78,2656
#define	MCAST_CLONE_PORTS	80,2678
#define	MCAST_CLONE_SEGS	81,2706
#define	PKT_MBUF_SIZE	83,2734
#define	NB_PKT_MBUF	84,2812
#define	HDR_MBUF_SIZE	86,2838
#define	NB_HDR_MBUF	87,2913
#define	CLONE_MBUF_SIZE	89,2960
#define	NB_CLONE_MBUF	90,3010
#define	JUMBO_FRAME_MAX_SIZE	93,3125
#define RX_PTHRESH 101,3417
#define RX_HTHRESH 102,3491
#define RX_WTHRESH 103,3561
#define TX_PTHRESH 110,3845
#define TX_HTHRESH 111,3920
#define TX_WTHRESH 112,3991
#define MAX_PKT_BURST 114,4069
#define BURST_TX_DRAIN_US 115,4094
#define PREFETCH_OFFSET	118,4226
#define	ETHER_ADDR_FOR_IPV4_MCAST(127,4578
#define RTE_TEST_RX_DESC_DEFAULT 133,4738
#define RTE_TEST_TX_DESC_DEFAULT 134,4775
static uint16_t nb_rxd 135,4812
static uint16_t nb_txd 136,4863
static struct ether_addr ports_eth_addr[ports_eth_addr139,4949
static uint32_t enabled_port_mask 142,5030
static uint8_t nb_ports 144,5070
static int rx_queue_per_lcore 146,5100
struct mbuf_table 148,5136
	uint16_t len;149,5156
	struct rte_mbuf *m_table[m_table150,5171
#define MAX_RX_QUEUE_PER_LCORE 153,5217
#define MAX_TX_QUEUE_PER_PORT 154,5251
struct lcore_queue_conf 155,5284
	uint64_t tx_tsc;156,5310
	uint16_t n_rx_queue;157,5328
	uint8_t rx_queue_list[rx_queue_list158,5350
	uint16_t tx_queue_id[tx_queue_id159,5398
	struct mbuf_table tx_mbufs[tx_mbufs160,5432
} __rte_cache_aligned;161,5472
static struct lcore_queue_conf lcore_queue_conf[lcore_queue_conf162,5495
static const struct rte_eth_conf port_conf 164,5560
static const struct rte_eth_rxconf rx_conf 179,6022
static const struct rte_eth_txconf tx_conf 187,6168
static struct rte_mempool *packet_pool,packet_pool197,6414
static struct rte_mempool *packet_pool, *header_pool,header_pool197,6414
static struct rte_mempool *packet_pool, *header_pool, *clone_pool;clone_pool197,6414
static struct rte_fbk_hash_params mcast_hash_params 201,6499
struct rte_fbk_hash_table *mcast_hash mcast_hash210,6679
struct mcast_group_params 212,6726
	uint32_t ip;213,6754
	uint16_t port_mask;214,6768
static struct mcast_group_params mcast_group_table[mcast_group_table217,6793
#define N_MCAST_GROUPS 235,7274
send_burst(241,7426
bitcnt(262,7895
mcast_out_pkt(316,10273
mcast_send_pkt(355,11255
mcast_forward(381,12034
		uint64_t as_int;389,12241
		struct ether_addr as_addr;390,12260
send_timeout_burst(448,13927
main_loop(467,14387
print_usage(532,15865
parse_portmask(541,16121
parse_nqueue(555,16380
parse_args(572,16729
print_ethaddr(623,17613
init_mcast_hash(635,17938
check_all_ports_link_status(658,18396
#define CHECK_INTERVAL 660,18464
#define MAX_CHECK_TIME 661,18503
MAIN(712,19816

examples/timer/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/timer/main.c,198
#define TIMER_RESOLUTION_CYCLES 54,2077
static struct rte_timer timer0;56,2149
static struct rte_timer timer1;57,2181
timer0_cb(61,2248
timer1_cb(77,2651
lcore_mainloop(92,3064
MAIN(118,3702

examples/netmap_compat/netmap/netmap_user.h,301
#define _NET_NETMAP_USER_H_63,2652
#define NETMAP_IF(65,2681
#define NETMAP_TXRING(67,2746
#define NETMAP_RXRING(71,2860
#define NETMAP_BUF(75,3003
#define NETMAP_BUF_IDX(78,3109
#define	NETMAP_RING_NEXT(82,3233
#define	NETMAP_RING_FIRST_RESERVED(85,3312
#define NETMAP_TX_RING_EMPTY(93,3518

examples/netmap_compat/netmap/netmap.h,1412
#define _NET_NETMAP_H_45,1996
struct netmap_slot 125,5798
	uint32_t buf_idx;126,5819
	uint16_t len;127,5857
	uint16_t flags;128,5926
#define	NS_BUF_CHANGED	129,5967
#define	NS_REPORT	130,6039
struct netmap_ring 190,8566
	ssize_t	buf_ofs;196,8726
	uint32_t	num_slots;197,8744
	uint32_t	avail;198,8800
	uint32_t        cur;199,8847
	uint32_t	reserved;200,8899
	uint16_t	nr_buf_size;202,8954
	uint16_t	flags;203,8977
#define	NR_TIMESTAMP	204,8994
	struct timeval	ts;206,9055
	struct netmap_slot slot[slot209,9159
struct netmap_if 221,9563
	char		ni_name[ni_name222,9582
	u_int	ni_version;223,9637
	u_int	ni_rx_rings;224,9692
	u_int	ni_tx_rings;225,9737
	ssize_t	ring_ofs[ring_ofs234,10157
struct nmreq 257,10784
	char		nr_name[nr_name258,10799
	uint32_t	nr_version;259,10825
#define	NETMAP_API	260,10865
	uint32_t	nr_offset;261,10909
	uint32_t	nr_memsize;262,10969
	uint32_t	nr_tx_slots;263,11023
	uint32_t	nr_rx_slots;264,11070
	uint16_t	nr_tx_rings;265,11117
	uint16_t	nr_rx_rings;266,11165
	uint16_t	nr_ringid;267,11213
#define NETMAP_HW_RING	268,11262
#define NETMAP_SW_RING	269,11329
#define NETMAP_NO_TX_POLL	270,11386
#define NETMAP_RING_MASK 271,11453
	uint16_t	spare1;272,11507
	uint32_t	spare2[spare2273,11525
#define NIOCGINFO	282,11793
#define NIOCREGIF	283,11862
#define NIOCUNREGIF	284,11935
#define NIOCTXSYNC	285,11996
#define NIOCRXSYNC	286,12050

examples/netmap_compat/lib/compat_netmap.c,1962
struct netmap_port 56,2130
	struct rte_mempool   *pool;pool57,2151
	struct netmap_if     *nmif;nmif58,2180
	struct rte_eth_conf   eth_conf;59,2209
	struct rte_eth_txconf tx_conf;60,2242
	struct rte_eth_rxconf rx_conf;61,2274
	int32_t  socket_id;62,2306
	uint16_t nr_tx_rings;63,2327
	uint16_t nr_rx_rings;64,2350
	uint32_t nr_tx_slots;65,2373
	uint32_t nr_rx_slots;66,2396
	uint16_t tx_burst;67,2419
	uint16_t rx_burst;68,2439
	uint32_t fd;69,2459
struct fd_port 72,2477
	uint32_t port;73,2494
#define	FD_PORT_FREE	76,2514
#define	FD_PORT_RSRV	77,2546
struct netmap_state 79,2587
	struct rte_netmap_conf conf;80,2609
	uintptr_t buf_start;81,2639
	void     *mem;mem82,2661
	uint32_t  mem_sz;83,2677
	uint32_t  netif_memsz;84,2696
#define COMPAT_NETMAP_MAX_NOFILE	88,2725
#define COMPAT_NETMAP_MAX_BURST	89,2781
#define COMPAT_NETMAP_MAX_PKT_PER_SYNC	90,2817
static struct netmap_port ports[ports92,2887
static struct netmap_state netmap;93,2938
static struct fd_port fd_port[fd_port95,2974
static const int next_fd_start 96,3031
static rte_spinlock_t netmap_lock;97,3083
#define	IDX_TO_FD(99,3119
#define	FD_TO_IDX(100,3162
#define	FD_VALID(101,3205
#define	PORT_NUM_RINGS	104,3308
#define	PORT_NUM_SLOTS	105,3359
#define	BUF_IDX(107,3424
#define NETMAP_IF_RING_OFS(111,3546
ifname_to_portid(124,3947
mbuf_to_slot(145,4418
slot_to_mbuf(168,5040
fd_reserve(182,5355
fd_release(198,5596
check_nmreq(217,5967
ioctl_niocginfo(255,6959
netmap_ring_setup(278,7530
netmap_regif(300,8024
ioctl_niocregif(392,10142
netmap_unregif(413,10503
ioctl_niocunregif(426,10852
rx_sync_ring(455,11418
rx_sync_if(495,12488
ioctl_niocrxsync(519,12895
tx_sync_ring(537,13296
tx_sync_if(588,14591
ioctl_nioctxsync(614,15058
rte_netmap_init(632,15410
rte_netmap_init_port(681,16634
rte_netmap_close(755,18590
int rte_netmap_ioctl(770,18797
rte_netmap_mmap(816,19468
rte_netmap_open(837,20006
rte_netmap_poll(856,20328

examples/netmap_compat/lib/compat_netmap.h,585
struct rte_netmap_conf 50,1944
	int32_t  socket_id;51,1969
	uint32_t max_rings;52,1990
	uint32_t max_slots;53,2061
	uint16_t max_bufsz;54,2134
struct rte_netmap_port_conf 57,2193
	struct rte_eth_conf   *eth_conf;eth_conf58,2223
	struct rte_eth_txconf *tx_conf;tx_conf59,2257
	struct rte_eth_rxconf *rx_conf;rx_conf60,2290
	struct rte_mempool    *pool;pool61,2323
	int32_t socket_id;62,2353
	uint16_t nr_tx_rings;63,2373
	uint16_t nr_rx_rings;64,2396
	uint32_t nr_tx_slots;65,2419
	uint32_t nr_rx_slots;66,2442
	uint16_t tx_burst;67,2465
	uint16_t rx_burst;68,2485

examples/netmap_compat/bridge/bridge.c,1093
#define	BUF_SIZE	50,1986
#define MBUF_SIZE	51,2008
#define MBUF_PER_POOL	54,2090
struct rte_eth_conf eth_conf 56,2118
struct rte_eth_txconf tx_conf 70,2356
struct rte_eth_rxconf rx_conf 85,2673
#define	MAX_QUEUE_NUM	93,2788
#define	RX_QUEUE_NUM	94,2812
#define	TX_QUEUE_NUM	95,2835
#define	MAX_DESC_NUM	97,2859
#define	RX_DESC_NUM	98,2886
#define	TX_DESC_NUM	99,2912
#define	RX_SYNC_NUM	101,2939
#define	TX_SYNC_NUM	102,2964
struct rte_netmap_port_conf port_conf 104,2990
struct rte_netmap_conf netmap_conf 117,3305
static int stop 124,3458
#define	MAX_PORT_NUM	126,3480
struct netmap_port 128,3504
	int fd;129,3525
	struct netmap_if *nmif;nmif130,3534
	struct netmap_ring *rx_ring;rx_ring131,3559
	struct netmap_ring *tx_ring;tx_ring132,3589
	const char *str;str133,3619
	uint8_t id;134,3637
	uint32_t num;138,3670
	struct netmap_port p[p139,3685
	void *mem;mem140,3722
} ports;141,3734
usage(144,3756
parse_portid(154,4055
parse_args(168,4312
static void sigint_handler(200,4908
static void move(206,4999
netmap_port_open(227,5515
int main(276,6626

examples/ip_pipeline/cmdline.c,11660
#define IS_RULE_PRESENT(59,2246
TAILQ_HEAD(76,2617
struct app_arp_rule 84,2806
		uint8_t out_iface;86,2838
		uint32_t nh_ip;87,2859
	} key;88,2877
	struct ether_addr nh_arp;90,2886
struct app_routing_rule 93,2917
		uint32_t ip;95,2953
		uint8_t depth;96,2968
	} key;97,2985
	uint8_t port;99,2994
	uint32_t nh_ip;100,3009
struct app_firewall_rule 103,3030
		uint32_t src_ip;105,3067
		uint32_t src_ip_mask;106,3086
		uint32_t dst_ip;107,3110
		uint32_t dst_ip_mask;108,3129
		uint16_t src_port_from;109,3153
		uint16_t src_port_to;110,3179
		uint16_t dst_port_from;111,3203
		uint16_t dst_port_to;112,3229
		uint8_t proto;113,3253
		uint8_t proto_mask;114,3270
	} key;115,3292
	int32_t priority;117,3301
	uint8_t port;118,3320
struct app_flow_rule 121,3339
		uint32_t src_ip;123,3372
		uint32_t dst_ip;124,3391
		uint16_t src_port;125,3410
		uint16_t dst_port;126,3431
		uint8_t proto;127,3452
	} key;128,3469
	uint8_t port;130,3478
struct app_rule 133,3497
		struct app_arp_rule arp;135,3524
		struct app_routing_rule routing;136,3551
		struct app_firewall_rule firewall;137,3586
		struct app_flow_rule flow;138,3623
	TAILQ_ENTRY(141,3657
print_arp_rule(161,3978
print_routing_rule(180,4456
print_firewall_rule(201,4881
print_flow_rule(233,5592
struct cmd_run_file_result 256,6148
	cmdline_fixed_string_t run_string;257,6177
	char file_path[file_path258,6213
cmd_run_file_parsed(262,6251
cmdline_parse_token_string_t cmd_run_file_run_string 288,6798
cmdline_parse_token_string_t cmd_run_file_file_path 291,6928
cmdline_parse_inst_t cmd_run_file 294,7055
struct cmd_link_enable_result 306,7302
	cmdline_fixed_string_t link_string;307,7334
	uint8_t port;308,7371
	cmdline_fixed_string_t up_string;309,7386
cmd_link_enable_parsed(313,7437
cmdline_parse_token_string_t cmd_link_enable_link_string 370,8913
cmdline_parse_token_num_t cmd_link_enable_port 374,9053
cmdline_parse_token_string_t cmd_link_enable_up_string 377,9171
cmdline_parse_inst_t cmd_link_enable 381,9305
struct cmd_link_disable_result 394,9586
	cmdline_fixed_string_t link_string;395,9619
	uint8_t port;396,9656
	cmdline_fixed_string_t down_string;397,9671
cmd_link_disable_parsed(401,9724
cmdline_parse_token_string_t cmd_link_disable_link_string 459,11215
cmdline_parse_token_num_t cmd_link_disable_port 463,11357
cmdline_parse_token_string_t cmd_link_disable_down_string 466,11477
cmdline_parse_inst_t cmd_link_disable 470,11619
struct cmd_arp_add_result 484,11901
	cmdline_fixed_string_t arp_string;485,11929
	cmdline_fixed_string_t add_string;486,11965
	uint8_t out_iface;487,12001
	cmdline_ipaddr_t nh_ip;488,12021
	struct ether_addr nh_arp;489,12046
cmd_arp_add_parsed(494,12090
cmdline_parse_token_string_t cmd_arp_add_arp_string 588,14581
cmdline_parse_token_string_t cmd_arp_add_add_string 591,14709
cmdline_parse_token_num_t cmd_arp_add_out_iface 594,14837
cmdline_parse_token_ipaddr_t cmd_arp_add_nh_ip 597,14957
cmdline_parse_token_etheraddr_t cmd_arp_add_nh_arp 600,15068
cmdline_parse_inst_t cmd_arp_add 603,15187
struct cmd_arp_del_result 618,15508
	cmdline_fixed_string_t arp_string;619,15536
	cmdline_fixed_string_t del_string;620,15572
	uint8_t out_iface;621,15608
	cmdline_ipaddr_t nh_ip;622,15628
cmd_arp_del_parsed(626,15669
cmdline_parse_token_string_t cmd_arp_del_arp_string 704,17679
cmdline_parse_token_string_t cmd_arp_del_del_string 707,17807
cmdline_parse_token_num_t cmd_arp_del_out_iface 710,17935
cmdline_parse_token_ipaddr_t cmd_arp_del_nh_ip 713,18055
cmdline_parse_inst_t cmd_arp_del 716,18166
struct cmd_arp_print_result 730,18460
	cmdline_fixed_string_t arp_string;731,18490
	cmdline_fixed_string_t print_string;732,18526
cmd_arp_print_parsed(736,18580
cmdline_parse_token_string_t cmd_arp_print_arp_string 748,18830
cmdline_parse_token_string_t cmd_arp_print_print_string 752,18963
cmdline_parse_inst_t cmd_arp_print 756,19099
struct cmd_route_add_result 768,19339
	cmdline_fixed_string_t route_string;769,19369
	cmdline_fixed_string_t add_string;770,19407
	cmdline_ipaddr_t ip;771,19443
	uint8_t depth;772,19465
	uint8_t port;773,19481
	cmdline_ipaddr_t nh_ip;774,19496
cmd_route_add_parsed(778,19537
cmdline_parse_token_string_t cmd_route_add_route_string 882,22372
cmdline_parse_token_string_t cmd_route_add_add_string 886,22511
cmdline_parse_token_ipaddr_t cmd_route_add_ip 890,22644
cmdline_parse_token_num_t cmd_route_add_depth 893,22753
cmdline_parse_token_num_t cmd_route_add_port 896,22869
cmdline_parse_token_ipaddr_t cmd_route_add_nh_ip 899,22983
cmdline_parse_inst_t cmd_route_add 902,23098
struct cmd_route_del_result 918,23463
	cmdline_fixed_string_t route_string;919,23493
	cmdline_fixed_string_t del_string;920,23531
	cmdline_ipaddr_t ip;921,23567
	uint8_t depth;922,23589
cmd_route_del_parsed(926,23621
cmdline_parse_token_string_t cmd_route_del_route_string 1004,25656
cmdline_parse_token_string_t cmd_route_del_del_string 1008,25795
cmdline_parse_token_ipaddr_t cmd_route_del_ip 1012,25928
cmdline_parse_token_num_t cmd_route_del_depth 1015,26037
cmdline_parse_inst_t cmd_route_del 1018,26153
struct cmd_routing_print_result 1032,26460
	cmdline_fixed_string_t routing_string;1033,26494
	cmdline_fixed_string_t print_string;1034,26534
cmd_routing_print_parsed(1038,26588
cmdline_parse_token_string_t cmd_routing_print_routing_string 1050,26854
cmdline_parse_token_string_t cmd_routing_print_print_string 1054,27005
cmdline_parse_inst_t cmd_routing_print 1058,27149
struct cmd_firewall_add_result 1072,27435
	cmdline_fixed_string_t firewall_string;1073,27468
	cmdline_fixed_string_t add_string;1074,27509
	int32_t priority;1075,27545
	cmdline_ipaddr_t src_ip;1076,27564
	uint32_t src_ip_mask;1077,27590
	cmdline_ipaddr_t dst_ip;1078,27613
	uint32_t dst_ip_mask;1079,27639
	uint16_t src_port_from;1080,27662
	uint16_t src_port_to;1081,27687
	uint16_t dst_port_from;1082,27710
	uint16_t dst_port_to;1083,27735
	uint8_t proto;1084,27758
	uint8_t proto_mask;1085,27774
	uint8_t port;1086,27795
cmd_firewall_add_parsed(1090,27826
cmdline_parse_token_string_t cmd_firewall_add_firewall_string 1212,31729
cmdline_parse_token_string_t cmd_firewall_add_add_string 1216,31883
cmdline_parse_token_num_t cmd_firewall_add_priority 1220,32022
cmdline_parse_token_ipaddr_t cmd_firewall_add_src_ip 1223,32150
cmdline_parse_token_num_t cmd_firewall_add_src_ip_mask 1225,32272
cmdline_parse_token_ipaddr_t cmd_firewall_add_dst_ip 1229,32408
cmdline_parse_token_num_t cmd_firewall_add_dst_ip_mask 1231,32530
cmdline_parse_token_num_t cmd_firewall_add_src_port_from 1235,32666
cmdline_parse_token_num_t cmd_firewall_add_src_port_to 1238,32805
cmdline_parse_token_num_t cmd_firewall_add_dst_port_from 1242,32941
cmdline_parse_token_num_t cmd_firewall_add_dst_port_to 1245,33080
cmdline_parse_token_num_t cmd_firewall_add_proto 1249,33216
cmdline_parse_token_num_t cmd_firewall_add_proto_mask 1251,33337
cmdline_parse_token_num_t cmd_firewall_add_port 1254,33469
cmdline_parse_inst_t cmd_firewall_add 1257,33589
struct cmd_firewall_del_result 1281,34323
	cmdline_fixed_string_t firewall_string;1282,34356
	cmdline_fixed_string_t del_string;1283,34397
	cmdline_ipaddr_t src_ip;1284,34433
	uint32_t src_ip_mask;1285,34459
	cmdline_ipaddr_t dst_ip;1286,34482
	uint32_t dst_ip_mask;1287,34508
	uint16_t src_port_from;1288,34531
	uint16_t src_port_to;1289,34556
	uint16_t dst_port_from;1290,34579
	uint16_t dst_port_to;1291,34604
	uint8_t proto;1292,34627
	uint8_t proto_mask;1293,34643
cmd_firewall_del_parsed(1297,34680
cmdline_parse_token_string_t cmd_firewall_del_firewall_string 1398,37949
cmdline_parse_token_string_t cmd_firewall_del_del_string 1402,38103
cmdline_parse_token_ipaddr_t cmd_firewall_del_src_ip 1406,38242
cmdline_parse_token_num_t cmd_firewall_del_src_ip_mask 1408,38364
cmdline_parse_token_ipaddr_t cmd_firewall_del_dst_ip 1412,38500
cmdline_parse_token_num_t cmd_firewall_del_dst_ip_mask 1414,38622
cmdline_parse_token_num_t cmd_firewall_del_src_port_from 1418,38758
cmdline_parse_token_num_t cmd_firewall_del_src_port_to 1421,38897
cmdline_parse_token_num_t cmd_firewall_del_dst_port_from 1425,39033
cmdline_parse_token_num_t cmd_firewall_del_dst_port_to 1428,39172
cmdline_parse_token_num_t cmd_firewall_del_proto 1432,39308
cmdline_parse_token_num_t cmd_firewall_del_proto_mask 1434,39429
cmdline_parse_inst_t cmd_firewall_del 1438,39562
struct cmd_firewall_print_result 1460,40229
	cmdline_fixed_string_t firewall_string;1461,40264
	cmdline_fixed_string_t print_string;1462,40305
cmd_firewall_print_parsed(1466,40359
cmdline_parse_token_string_t cmd_firewall_print_firewall_string 1478,40629
cmdline_parse_token_string_t cmd_firewall_print_print_string 1482,40787
cmdline_parse_inst_t cmd_firewall_print 1486,40933
struct cmd_flow_add_all_result 1500,41233
	cmdline_fixed_string_t flow_string;1501,41266
	cmdline_fixed_string_t add_string;1502,41303
	cmdline_fixed_string_t all_string;1503,41339
cmd_flow_add_all_parsed(1507,41391
cmdline_parse_token_string_t cmd_flow_add_all_flow_string 1552,42588
cmdline_parse_token_string_t cmd_flow_add_all_add_string 1556,42730
cmdline_parse_token_string_t cmd_flow_add_all_all_string 1560,42869
cmdline_parse_inst_t cmd_flow_add_all 1564,43008
struct cmd_flow_add_result 1577,43353
	cmdline_fixed_string_t flow_string;1578,43382
	cmdline_fixed_string_t add_string;1579,43419
	cmdline_ipaddr_t src_ip;1580,43455
	cmdline_ipaddr_t dst_ip;1581,43481
	uint16_t src_port;1582,43507
	uint16_t dst_port;1583,43527
	uint8_t proto;1584,43547
	uint8_t port;1585,43563
cmd_flow_add_parsed(1589,43594
cmdline_parse_token_string_t cmd_flow_add_flow_string 1693,46554
cmdline_parse_token_string_t cmd_flow_add_add_string 1697,46688
cmdline_parse_token_ipaddr_t cmd_flow_add_src_ip 1700,46818
cmdline_parse_token_ipaddr_t cmd_flow_add_dst_ip 1703,46933
cmdline_parse_token_num_t cmd_flow_add_src_port 1706,47048
cmdline_parse_token_num_t cmd_flow_add_dst_port 1709,47169
cmdline_parse_token_num_t cmd_flow_add_proto 1712,47290
cmdline_parse_token_num_t cmd_flow_add_port 1715,47404
cmdline_parse_inst_t cmd_flow_add 1718,47516
struct cmd_flow_del_result 1736,47956
	cmdline_fixed_string_t flow_string;1737,47985
	cmdline_fixed_string_t del_string;1738,48022
	cmdline_ipaddr_t src_ip;1739,48058
	cmdline_ipaddr_t dst_ip;1740,48084
	uint16_t src_port;1741,48110
	uint16_t dst_port;1742,48130
	uint8_t proto;1743,48150
cmd_flow_del_parsed(1747,48182
cmdline_parse_token_string_t cmd_flow_del_flow_string 1829,50522
cmdline_parse_token_string_t cmd_flow_del_del_string 1833,50656
cmdline_parse_token_ipaddr_t cmd_flow_del_src_ip 1836,50786
cmdline_parse_token_ipaddr_t cmd_flow_del_dst_ip 1839,50901
cmdline_parse_token_num_t cmd_flow_del_src_port 1842,51016
cmdline_parse_token_num_t cmd_flow_del_dst_port 1845,51137
cmdline_parse_token_num_t cmd_flow_del_proto 1848,51258
cmdline_parse_inst_t cmd_flow_del 1851,51372
struct cmd_flow_print_result 1868,51787
	cmdline_fixed_string_t flow_string;1869,51818
	cmdline_fixed_string_t print_string;1870,51855
cmd_flow_print_parsed(1874,51909
cmdline_parse_token_string_t cmd_flow_print_flow_string 1886,52163
cmdline_parse_token_string_t cmd_flow_print_print_string 1890,52301
cmdline_parse_inst_t cmd_flow_print 1894,52439
struct cmd_quit_result 1906,52676
	cmdline_fixed_string_t quit;1907,52701
static void cmd_quit_parsed(1910,52735
cmdline_parse_token_string_t cmd_quit_quit 1917,52892
cmdline_parse_inst_t cmd_quit 1920,53004
cmdline_parse_ctx_t main_ctx[main_ctx1931,53187
app_main_loop_cmdline(1956,53992

examples/ip_pipeline/pipeline_ipv4_frag.c,42
app_main_loop_pipeline_ipv4_frag(56,2102

examples/ip_pipeline/pipeline_passthrough.c,80
app_main_loop_pipeline_passthrough(48,1906
app_main_loop_passthrough(177,5394

examples/ip_pipeline/main.h,4131
#define _MAIN_H_35,1711
struct app_flow_key 48,1901
			uint8_t ttl;51,1943
			uint8_t proto;52,1986
			uint16_t header_checksum;53,2004
			uint32_t ip_src;54,2060
		uint64_t slab0;56,2085
			uint32_t ip_dst;61,2128
			uint16_t port_src;62,2148
			uint16_t port_dst;63,2170
		uint64_t slab1;65,2197
struct app_arp_key 69,2251
	uint32_t nh_ip;70,2272
	uint32_t nh_iface;71,2289
struct app_pkt_metadata 74,2341
	uint32_t signature;75,2367
	uint8_t reserved1[reserved176,2388
	struct app_flow_key flow_key;78,2413
	struct app_arp_key arp_key;80,2445
	struct ether_addr nh_arp;81,2474
	uint8_t reserved3[reserved383,2502
#define APP_MBUF_ARRAY_SIZE 87,2585
struct app_mbuf_array 90,2636
	struct rte_mbuf *array[array91,2660
	uint32_t n_mbufs;92,2706
#define APP_MAX_PORTS 96,2751
#define APP_MAX_SWQ_PER_CORE 100,2829
#define APP_SWQ_INVALID 103,2878
#define APP_SWQ_IN_REQ 105,2935
#define APP_SWQ_OUT_RESP 107,3002
enum app_core_type 109,3069
	APP_CORE_NONE 110,3090
	APP_CORE_MASTER,111,3123
	APP_CORE_RX,112,3160
	APP_CORE_TX,113,3196
	APP_CORE_PT,114,3235
	APP_CORE_FC,115,3274
	APP_CORE_FW,116,3320
	APP_CORE_RT,117,3355
	APP_CORE_TM,118,3389
	APP_CORE_IPV4_FRAG,119,3434
	APP_CORE_IPV4_RAS,120,3479
struct app_core_params 123,3525
	uint32_t core_id;124,3550
	enum app_core_type core_type;125,3569
	uint32_t swq_in[swq_in128,3616
	uint32_t swq_out[swq_out129,3656
} __rte_cache_aligned;130,3697
struct app_params 132,3721
	struct app_core_params cores[cores134,3758
	uint32_t n_cores;135,3804
	uint32_t ports[ports138,3836
	uint32_t n_ports;139,3868
	uint32_t rsz_hwq_rx;140,3887
	uint32_t rsz_hwq_tx;141,3909
	uint32_t bsz_hwq_rd;142,3931
	uint32_t bsz_hwq_wr;143,3953
	struct rte_eth_conf port_conf;144,3975
	struct rte_eth_rxconf rx_conf;145,4007
	struct rte_eth_txconf tx_conf;146,4039
	struct rte_ring **rings;rings149,4096
	uint32_t rsz_swq;150,4122
	uint32_t bsz_swq_rd;151,4141
	uint32_t bsz_swq_wr;152,4163
	struct rte_mempool *pool;pool155,4205
	struct rte_mempool *indirect_pool;indirect_pool156,4232
	uint32_t pool_buffer_size;157,4268
	uint32_t pool_size;158,4296
	uint32_t pool_cache_size;159,4317
	struct rte_mempool *msg_pool;msg_pool162,4372
	uint32_t msg_pool_buffer_size;163,4403
	uint32_t msg_pool_size;164,4435
	uint32_t msg_pool_cache_size;165,4460
	uint32_t max_arp_rules;168,4511
	uint32_t max_routing_rules;169,4536
	uint32_t max_firewall_rules;170,4565
	uint32_t max_flow_rules;171,4595
	uint32_t ether_hdr_pop_push;174,4640
} __rte_cache_aligned;175,4670
enum app_msg_req_type 224,6269
	APP_MSG_REQ_PING,225,6293
	APP_MSG_REQ_FC_ADD,226,6312
	APP_MSG_REQ_FC_DEL,227,6333
	APP_MSG_REQ_FC_ADD_ALL,228,6354
	APP_MSG_REQ_FW_ADD,229,6379
	APP_MSG_REQ_FW_DEL,230,6400
	APP_MSG_REQ_RT_ADD,231,6421
	APP_MSG_REQ_RT_DEL,232,6442
	APP_MSG_REQ_ARP_ADD,233,6463
	APP_MSG_REQ_ARP_DEL,234,6485
	APP_MSG_REQ_RX_PORT_ENABLE,235,6507
	APP_MSG_REQ_RX_PORT_DISABLE,236,6536
struct app_msg_req 239,6570
	enum app_msg_req_type type;240,6591
			uint32_t ip;243,6640
			uint8_t depth;244,6656
			uint8_t port;245,6674
			uint32_t nh_ip;246,6691
		} routing_add;247,6710
			uint32_t ip;249,6738
			uint8_t depth;250,6754
		} routing_del;251,6772
			uint8_t out_iface;253,6800
			uint32_t nh_ip;254,6822
			struct ether_addr nh_arp;255,6841
		} arp_add;256,6870
			uint8_t out_iface;258,6894
			uint32_t nh_ip;259,6916
		} arp_del;260,6935
				uint8_t key_raw[key_raw263,6970
				struct app_flow_key key;264,6995
			uint8_t port;266,7030
		} flow_classif_add;267,7047
				uint8_t key_raw[key_raw270,7091
				struct app_flow_key key;271,7116
		} flow_classif_del;273,7151
			struct rte_table_acl_rule_add_params add_params;276,7206
			uint8_t port;277,7258
		} firewall_add;278,7275
			struct rte_table_acl_rule_delete_params delete_params;280,7304
		} firewall_del;281,7362
			uint8_t port;284,7398
		} rx_up;285,7415
			uint8_t port;287,7437
		} rx_down;288,7454
struct app_msg_resp 292,7475
	int result;293,7497
#define APP_FLUSH 296,7514
#define MAIN 299,7568
#define MAIN 301,7593

examples/ip_pipeline/pipeline_ipv4_ras.c,41
app_main_loop_pipeline_ipv4_ras(56,2101

examples/ip_pipeline/pipeline_tx.c,193
static struct ether_addr local_ether_addr 54,2070
app_pkt_metadata_flush(59,2174
app_pipeline_tx_port_in_action_handler(73,2684
app_main_loop_pipeline_tx(93,2973
app_main_loop_tx(223,6540

examples/ip_pipeline/init.c,535
#define NA 79,2668
struct app_params app 81,2724
app_get_core_params(171,4753
app_get_n_swq_in(188,4984
app_get_n_swq_out(211,5404
app_get_swq_in_count(234,5826
app_get_swq_out_count(254,6159
app_check_core_params(274,6483
app_get_first_core_id(332,7982
app_get_ring_req(347,8238
app_get_ring_resp(356,8439
app_init_mbuf_pools(365,8640
app_init_rings(414,9842
app_ports_check_link(446,10516
app_init_ports(473,11032
#define APP_PING_TIMEOUT_SEC 532,12234
app_ping(535,12301
app_init_etc(590,13616
app_init(601,13888

examples/ip_pipeline/config.c,352
struct app_params app;79,2669
static const char usage[usage81,2693
app_print_usage(85,2787
app_core_type_id_to_string(91,2861
app_core_type_string_to_id(110,3351
app_get_core_mask(161,4264
app_install_coremask(177,4481
app_install_cfgfile(206,5067
void app_cores_config_print(316,7724
app_install_port_mask(341,8264
app_parse_args(376,8788

examples/ip_pipeline/main.c,44
MAIN(79,2640
app_lcore_main_loop(107,3094

examples/ip_pipeline/pipeline_rx.c,444
struct app_core_rx_message_handle_params 55,2074
	struct rte_ring *ring_req;ring_req56,2117
	struct rte_ring *ring_resp;ring_resp57,2145
	struct rte_pipeline *p;p59,2175
	uint32_t *port_in_id;port_in_id60,2200
app_main_loop_pipeline_rx(71,2436
uint64_t test_hash(207,6274
rte_jhash2_16(220,6594
app_pkt_metadata_fill(241,6900
app_pipeline_rx_port_in_action_handler(264,7642
app_main_loop_rx(284,7930
app_message_handle(330,8944

examples/ip_pipeline/pipeline_firewall.c,552
struct app_core_firewall_message_handle_params 51,1994
	struct rte_ring *ring_req;ring_req52,2043
	struct rte_ring *ring_resp;ring_resp53,2071
	struct rte_pipeline *p;p55,2101
	uint32_t *port_out_id;port_out_id56,2126
	uint32_t table_id;57,2150
	PROTO_FIELD_IPV4,64,2270
	SRC_FIELD_IPV4,65,2289
	DST_FIELD_IPV4,66,2306
	SRCP_FIELD_IPV4,67,2323
	DSTP_FIELD_IPV4,68,2341
	NUM_FIELDS_IPV469,2359
struct rte_acl_field_def ipv4_field_formats[ipv4_field_formats72,2380
app_main_loop_pipeline_firewall(115,3538
app_message_handle(244,7081

examples/ip_pipeline/pipeline_flow_classification.c,385
struct app_core_fc_message_handle_params 51,1995
	struct rte_ring *ring_req;ring_req52,2038
	struct rte_ring *ring_resp;ring_resp53,2066
	struct rte_pipeline *p;p55,2096
	uint32_t *port_out_id;port_out_id56,2121
	uint32_t table_id;57,2145
static int app_flow_classification_table_init(63,2252
app_main_loop_pipeline_flow_classification(99,3113
app_message_handle(230,6735

examples/ip_pipeline/pipeline_routing.c,812
struct app_routing_table_entry 54,2043
	struct rte_pipeline_table_entry head;55,2076
	uint32_t nh_ip;56,2115
	uint32_t nh_iface;57,2132
struct app_arp_table_entry 60,2156
	struct rte_pipeline_table_entry head;61,2185
	struct ether_addr nh_arp;62,2224
app_routing_table_write_metadata(66,2274
app_routing_table_ah(78,2559
app_arp_table_write_metadata(118,3511
app_arp_table_ah(128,3759
static uint64_t app_arp_table_hash(168,4669
struct app_core_routing_message_handle_params 178,4854
	struct rte_ring *ring_req;ring_req179,4902
	struct rte_ring *ring_resp;ring_resp180,4930
	struct rte_pipeline *p;p181,4959
	uint32_t *port_out_id;port_out_id182,4984
	uint32_t routing_table_id;183,5008
	uint32_t arp_table_id;184,5036
app_main_loop_pipeline_routing(191,5157
app_message_handle(349,9612

examples/vhost_xen/xenstore_parse.c,703
static struct xs_handle *xs xs62,2262
static int d_fd 65,2347
struct grant_node_item 74,2658
	uint32_t gref;75,2683
	uint32_t pfn;76,2699
xen_grant_mmap(84,2871
xen_unmap_grant_ref(122,3796
get_xen_virtual(142,4222
free_xen_virtual(162,4741
xen_read_node(176,4998
cal_pagenum(185,5122
xen_free_gntnode(203,5484
parse_gntnode(225,6042
map_gntnode(318,8478
parse_mpool_va(394,10254
map_mempoolnode(425,10806
cleanup_mempool(443,11209
parse_mempoolnode(474,11901
xen_map_vringflag(536,13384
xen_map_rxvringnode(575,14142
xen_map_txvringnode(588,14506
cleanup_vring(601,14864
xen_parse_etheraddr(665,16594
parse_vringnode(690,17015
xen_grant_init(763,18789
xenhost_init(776,18999

examples/vhost_xen/main.h,772
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784
#define LOG_LEVEL 46,1840
#define LOG_DEBUG(47,1872
#define LOG_LEVEL 50,1961
#define LOG_DEBUG(51,1992
#define RTE_LOGTYPE_VHOST_CONFIG 55,2096
#define RTE_LOGTYPE_VHOST_DATA 56,2147
#define RTE_LOGTYPE_VHOST_PORT 57,2198
struct virtio_net_data_ll62,2304
	struct virtio_net          *dev;dev64,2332
	struct virtio_net_data_ll  *next;next65,2423
struct lcore_ll_info71,2571
	struct virtio_net_data_ll    *ll_root_free;ll_root_free73,2594
	struct virtio_net_data_ll    *ll_root_used;ll_root_used74,2683
	uint32_t                      device_num;75,2775
	volatile  uint8_t             dev_removal_flag;76,2858
struct lcore_info79,2953
	struct lcore_ll_info	*lcore_ll;lcore_ll81,2973

examples/vhost_xen/vhost_monitor.c,967
struct virtio_watch 59,2210
	struct xs_handle *xs;xs60,2232
	int watch_fd;61,2255
static struct virtio_net_device_ops const *notify_ops;notify_ops66,2332
static struct virtio_net_config_ll *ll_root ll_root69,2453
static struct xen_guestlist guest_root;72,2532
static struct virtio_watch watch;74,2573
vq_vring_init(77,2620
init_watch(90,2945
get_xen_guest(120,3535
add_xen_guest(134,3737
cleanup_device(152,4159
add_config_ll_entry(171,4573
rm_config_ll_entry(204,5515
get_config_ll_entry(222,5980
init_dev(240,6390
virtio_net_config_ll *new_device(new_device247,6463
destroy_guest(309,8848
destroy_device(327,9217
watch_unmap_event(362,10415
static void virtio_init(409,11613
virtio_monitor_loop(488,13587
	enum fieldnames 498,13793
		FLD_NULL 499,13812
		FLD_LOCAL,500,13828
		FLD_DOMAIN,501,13841
		FLD_ID,502,13855
		FLD_CONTROL,503,13865
		FLD_DPDK,504,13880
		FLD_NODE,505,13892
		_NUM_FLD506,13904
init_virtio_xen(587,16003

examples/vhost_xen/xen_vhost.h,1630
#define _XEN_VHOST_H_35,1716
#define RTE_LOGTYPE_XENHOST 44,1832
#define XEN_VM_ROOTNODE_FMT 46,1879
#define XEN_VM_NODE_FMT 47,1940
#define XEN_MEMPOOL_SUFFIX 48,2004
#define XEN_RXVRING_SUFFIX 49,2048
#define XEN_TXVRING_SUFFIX 50,2093
#define XEN_GVA_SUFFIX 51,2138
#define XEN_VRINGFLAG_SUFFIX 52,2180
#define XEN_ADDR_SUFFIX 53,2222
#define VIRTIO_START 54,2264
#define XEN_GREF_SPLITTOKEN 56,2314
#define MAX_XENVIRT_MEMPOOL 58,2348
#define MAX_VIRTIO 59,2379
#define MAX_GREF_PER_NODE 60,2402
#define PAGE_SIZE 62,2453
#define PAGE_PFNNUM 63,2478
#define XEN_GNTDEV_FNAME 65,2530
struct xen_gnt 68,2623
	uint32_t gref;69,2640
		int gref;71,2701
		uint32_t pfn_num;72,2736
	} gref_pfn[gref_pfn73,2798
struct xen_gntnode 78,2903
	uint32_t gnt_num;79,2924
	struct xen_gnt *gnt_info;gnt_info80,2982
struct xen_vring 84,3043
	uint32_t dom_id;85,3062
	uint32_t virtio_idx;86,3080
	void *rxvring_addr;rxvring_addr87,3134
	void *txvring_addr;txvring_addr88,3199
	uint32_t rxpfn_num;89,3264
	uint32_t txpfn_num;90,3322
	uint32_t *rxpfn_tbl;rxpfn_tbl91,3376
	uint32_t *txpfn_tbl;txpfn_tbl92,3429
	uint64_t *rx_pindex;rx_pindex93,3479
	uint64_t *tx_pindex;tx_pindex94,3541
	uint64_t  flag_index;95,3603
	uint8_t  *flag;flag96,3626
	struct ether_addr addr;97,3681
	uint8_t   removed;98,3746
struct xen_mempool 102,3771
	uint32_t dom_id;103,3792
	uint32_t pool_idx;104,3837
	void *gva;gva105,3887
	void *hva;hva106,3951
	uint32_t mempfn_num;107,4014
	uint32_t *mempfn_tbl;mempfn_tbl108,4072
	uint64_t *pindex;pindex109,4125
struct xen_guest 112,4186
	TAILQ_ENTRY(113,4205

examples/vhost_xen/main.c,3292
#define MAX_QUEUES 56,2150
#define MAX_SUP_PORTS 59,2227
#define NUM_MBUFS_PER_PORT 64,2310
#define MBUF_CACHE_SIZE 69,2538
#define MBUF_SIZE 70,2565
#define RX_PTHRESH 78,2895
#define RX_HTHRESH 79,2967
#define RX_WTHRESH 80,3035
#define TX_PTHRESH 87,3317
#define TX_HTHRESH 88,3390
#define TX_WTHRESH 89,3459
#define MAX_PKT_BURST 91,3535
#define MAX_MRG_PKT_BURST 92,3593
#define BURST_TX_DRAIN_US 93,3693
#define DEVICE_NOT_READY 96,3783
#define DEVICE_READY 97,3814
#define DEVICE_SAFE_REMOVE 98,3845
#define REQUEST_DEV_REMOVAL 101,3920
#define ACK_DEV_REMOVAL 102,3950
#define RTE_TEST_RX_DESC_DEFAULT 105,4029
#define RTE_TEST_TX_DESC_DEFAULT 106,4066
#define INVALID_PORT_ID 108,4104
#define MAX_DEVICES 111,4180
#define MAX_PRINT_BUFF 114,4246
#define MAX_LONG_OPT_SZ 118,4329
#define MAC_ADDR_CMP 121,4394
static uint32_t enabled_port_mask 124,4459
static uint32_t num_switching_cores 127,4537
static uint32_t num_queues 130,4620
uint32_t num_devices 131,4652
static uint32_t enable_vm2vm 134,4775
static uint32_t enable_stats 136,4829
static const struct rte_eth_rxconf rx_conf_default 139,4922
static const struct rte_eth_txconf tx_conf_default 153,5305
static const struct rte_eth_conf vmdq_conf_default 164,5627
static unsigned lcore_ids[lcore_ids199,6588
static uint8_t ports[ports200,6630
static unsigned num_ports 201,6670
const uint16_t vlan_tags[vlan_tags203,6756
static struct ether_addr vmdq_ports_eth_addr[vmdq_ports_eth_addr215,7217
static struct virtio_net_data_ll *ll_root_used ll_root_used218,7353
static struct virtio_net_data_ll *ll_root_free ll_root_free219,7408
static struct lcore_info lcore_info[lcore_info222,7556
struct mbuf_table 225,7655
	unsigned len;226,7675
	unsigned txq_id;227,7690
	struct rte_mbuf *m_table[m_table228,7708
struct mbuf_table lcore_tx_queue[lcore_tx_queue232,7789
struct vlan_ethhdr 235,7896
	unsigned char   h_dest[h_dest236,7917
	unsigned char   h_source[h_source237,7952
	__be16          h_vlan_proto;238,7989
	__be16          h_vlan_TCI;239,8020
	__be16          h_vlan_encapsulated_proto;240,8049
#define VLAN_HLEN 244,8119
#define VLAN_ETH_HLEN 245,8145
struct device_statistics 248,8208
	uint64_t tx_total;249,8235
	rte_atomic64_t rx_total;250,8255
	uint64_t tx;251,8281
	rte_atomic64_t rx;252,8295
} __rte_cache_aligned;253,8315
struct device_statistics dev_statistics[dev_statistics254,8338
get_eth_conf(261,8521
validate_num_devices(287,9316
port_init(301,9638
parse_portmask(373,11784
parse_num_opt(396,12131
us_vhost_usage(419,12496
us_vhost_parse_args(432,12949
static unsigned check_ports_num(508,14832
#define PRINT_PACKET(535,15575
#define PRINT_PACKET(553,16580
gpa_to_vva(561,16840
virtio_dev_rx(588,17730
ether_addr_cmp(710,21592
link_vmdq(720,21812
unlink_vmdq(770,23436
virtio_tx_local(805,24353
virtio_tx_route(857,25951
virtio_dev_tx(923,27903
switch_worker(1004,30457
add_data_ll_entry(1117,33339
rm_data_ll_entry(1142,33981
get_data_ll_free_entry(1156,34359
put_data_ll_free_entry(1174,34695
alloc_data_ll(1186,34988
init_data_ll 1212,35582
destroy_device 1243,36615
new_device 1323,39144
static const struct virtio_net_device_ops virtio_net_device_ops 1379,40829
print_stats(1390,41079
MAIN(1446,42610

examples/vhost_xen/virtio-net.h,1649
#define _VIRTIO_NET_H_35,1717
#define VQ_DESC_NUM 39,1762
#define VIRTIO_DEV_RUNNING 41,1851
struct vhost_virtqueue46,1950
	struct vring_desc  *desc;desc48,1975
	struct vring_avail *avail;avail49,2047
	struct vring_used  *used;used50,2118
	uint32_t           size;51,2184
	uint32_t           vhost_hlen;52,2254
	volatile uint16_t  last_used_idx;53,2358
	volatile uint16_t  last_used_idx_res;54,2441
} __rte_cache_aligned;55,2531
struct virtio_net60,2645
	struct vhost_virtqueue	*virtqueue_tx;virtqueue_tx62,2665
	struct vhost_virtqueue	*virtqueue_rx;virtqueue_rx63,2749
	struct virtio_memory    *mem;mem64,2833
	struct ether_addr       mac_address;65,2923
	uint32_t                flags;66,3020
	uint32_t                vlan_tag;67,3135
	uint32_t                vmdq_rx_q;68,3238
	uint64_t                device_fh;69,3274
	uint16_t                coreid;70,3340
	volatile uint8_t        ready;71,3373
	volatile uint8_t        remove;72,3478
	uint32_t                virtio_idx;73,3574
	uint32_t                dom_id;74,3644
} ___rte_cache_aligned;75,3714
struct virtio_net_config_ll80,3797
	struct virtio_net		dev;82,3827
	struct virtio_net_config_ll	*next;next83,3873
struct virtio_memory_regions 89,4048
	uint64_t	guest_phys_address;90,4079
	uint64_t	guest_phys_address_end;91,4158
	uint64_t	memory_size;92,4236
	uint64_t	userspace_address;93,4282
	uint64_t	address_offset;94,4356
struct virtio_memory 100,4510
	uint32_t			nregions;101,4533
	struct virtio_memory_regions 	regions[regions102,4587
struct virtio_net_device_ops 108,4717
	int (* new_device)109,4748
	void (* destroy_device)110,4808

examples/l3fwd-dc/main.h,47
#define _MAIN_H_35,1711
#define MAIN 37,1729

examples/l3fwd-dc/dc_separator.c,164
dc_setup 23,886
int separate 35,1255
checksum 257,8141
udp4_checksum 282,8591
allocate_strmem 353,10589
allocate_ustrmem 374,11098
allocate_intmem 395,11605

examples/l3fwd-dc/dc.h,920
#define ETH_HDRLEN 23,1005
#define IP4_HDRLEN 24,1054
#define UDP_HDRLEN 25,1099
int status,36,1420
int status, datalen,36,1420
int status, datalen, frame_length,36,1420
int status, datalen, frame_length, bytes,36,1420
int status, datalen, frame_length, bytes, *ip_flags;ip_flags36,1420
char *interface,interface37,1473
char *interface, *target,target37,1473
char *interface, *target, *src_ip,src_ip37,1473
char *interface, *target, *src_ip, *dst_ip;dst_ip37,1473
struct ip iphdr;38,1517
struct udphdr udphdr;39,1534
uint8_t *data,data40,1556
uint8_t *data, *src_mac,src_mac40,1556
uint8_t *data, *src_mac, *dst_mac,dst_mac40,1556
uint8_t *data, *src_mac, *dst_mac, *ether_frame;ether_frame40,1556
struct addrinfo hints,41,1605
struct addrinfo hints, *res;res41,1605
struct sockaddr_in *ipv4;ipv442,1634
struct sockaddr_ll device;43,1660
struct ifreq ifr;44,1687
void *tmp;tmp45,1705

examples/l3fwd-dc/main.c,8107
#define APP_LOOKUP_EXACT_MATCH 79,2669
#define APP_LOOKUP_LPM 80,2711
#define DO_RFC_1812_CHECKS81,2753
#define APP_LOOKUP_METHOD 84,2807
#define ENABLE_MULTI_BUFFER_OPTIMIZE	93,3128
#define ENABLE_MULTI_BUFFER_OPTIMIZE	95,3173
#define IPv6_BYTES_FMT 108,3462
#define IPv6_BYTES(110,3586
#define RTE_LOGTYPE_L3FWD 118,3784
#define MAX_JUMBO_PKT_LEN 120,3829
#define IPV6_ADDR_LEN 122,3862
#define MEMPOOL_CACHE_SIZE 124,3888
#define MBUF_SIZE 126,3920
#define NB_MBUF 134,4287
#define RX_PTHRESH 147,4827
#define RX_HTHRESH 148,4901
#define RX_WTHRESH 149,4971
#define TX_PTHRESH 156,5255
#define TX_HTHRESH 157,5330
#define TX_WTHRESH 158,5401
#define MAX_PKT_BURST 160,5479
#define BURST_TX_DRAIN_US 161,5508
#define	MAX_TX_BURST	166,5653
#define NB_SOCKETS 168,5695
#define PREFETCH_OFFSET	171,5790
#define	BAD_PORT	174,5867
#define FWDSTEP	176,5900
#define RTE_TEST_RX_DESC_DEFAULT 181,5975
#define RTE_TEST_TX_DESC_DEFAULT 182,6012
static uint16_t nb_rxd 183,6049
static uint16_t nb_txd 184,6100
static struct ether_addr ports_eth_addr[ports_eth_addr187,6186
static __m128i val_eth[val_eth189,6246
static int sd;191,6289
#define	MASK_ETH	193,6352
static uint32_t enabled_port_mask 196,6403
static int promiscuous_on 197,6442
static int numa_on 198,6527
static int ipv6 201,6638
struct mbuf_table 204,6701
	uint16_t len;205,6721
	struct rte_mbuf *m_table[m_table206,6736
struct lcore_rx_queue 209,6782
	uint8_t port_id;210,6806
	uint8_t queue_id;211,6824
} __rte_cache_aligned;212,6843
#define MAX_RX_QUEUE_PER_LCORE 214,6867
#define MAX_TX_QUEUE_PER_PORT 215,6901
#define MAX_RX_QUEUE_PER_PORT 216,6948
#define MAX_LCORE_PARAMS 218,6983
struct lcore_params 219,7013
	uint8_t port_id;220,7035
	uint8_t queue_id;221,7053
	uint8_t lcore_id;222,7072
} __rte_cache_aligned;223,7091
static struct lcore_params lcore_params_array[lcore_params_array225,7115
static struct lcore_params lcore_params_array_default[lcore_params_array_default226,7180
static struct lcore_params * lcore_params 238,7352
static uint16_t nb_lcore_params 239,7424
static struct rte_eth_conf port_conf 242,7539
static const struct rte_eth_rxconf rx_conf 264,8104
static struct rte_eth_txconf tx_conf 273,8273
static struct rte_mempool * pktmbuf_pool[pktmbuf_pool289,8673
#define DEFAULT_HASH_FUNC 295,8839
#define DEFAULT_HASH_FUNC 298,8913
struct ipv4_5tuple 301,8963
        uint32_t ip_dst;302,8984
        uint32_t ip_src;303,9009
        uint16_t port_dst;304,9034
        uint16_t port_src;305,9061
        uint8_t  proto;306,9088
union ipv4_5tuple_host 309,9144
		uint8_t  pad0;311,9179
		uint8_t  proto;312,9196
		uint16_t pad1;313,9214
		uint32_t ip_src;314,9231
		uint32_t ip_dst;315,9250
		uint16_t port_src;316,9269
		uint16_t port_dst;317,9290
	__m128i xmm;319,9315
#define XMM_NUM_IN_IPV6_5TUPLE 322,9333
struct ipv6_5tuple 324,9367
        uint8_t  ip_dst[ip_dst325,9388
        uint8_t  ip_src[ip_src326,9428
        uint16_t port_dst;327,9468
        uint16_t port_src;328,9495
        uint8_t  proto;329,9522
union ipv6_5tuple_host 332,9578
		uint16_t pad0;334,9613
		uint8_t  proto;335,9630
		uint8_t  pad1;336,9648
		uint8_t  ip_src[ip_src337,9665
		uint8_t  ip_dst[ip_dst338,9699
		uint16_t port_src;339,9733
		uint16_t port_dst;340,9754
		uint64_t reserve;341,9775
	__m128i xmm[xmm343,9799
struct ipv4_l3fwd_route 346,9841
	struct ipv4_5tuple key;347,9867
	uint8_t if_out;348,9892
struct ipv6_l3fwd_route 351,9913
	struct ipv6_5tuple key;352,9939
	uint8_t if_out;353,9964
static struct ipv4_l3fwd_route ipv4_l3fwd_route_array[ipv4_l3fwd_route_array356,9985
static struct ipv6_l3fwd_route ipv6_l3fwd_route_array[ipv6_l3fwd_route_array363,10313
typedef struct rte_hash lookup_struct_t;385,11120
static lookup_struct_t *ipv4_l3fwd_lookup_struct[ipv4_l3fwd_lookup_struct386,11161
static lookup_struct_t *ipv6_l3fwd_lookup_struct[ipv6_l3fwd_lookup_struct387,11223
#define L3FWD_HASH_ENTRIES	391,11358
#define L3FWD_HASH_ENTRIES	394,11481
#define HASH_ENTRY_NUMBER_DEFAULT	396,11528
static uint32_t hash_entry_number 398,11565
ipv4_hash_crc(403,11682
ipv6_hash_crc(429,12441
#define IPV4_L3FWD_NUM_ROUTES 471,14076
#define IPV6_L3FWD_NUM_ROUTES 474,14179
static uint8_t ipv4_l3fwd_out_if[L3FWD_HASH_ENTRIES] __rte_cache_aligned;477,14282
static uint8_t ipv6_l3fwd_out_if[L3FWD_HASH_ENTRIES] __rte_cache_aligned;478,14356
struct ipv4_l3fwd_route 483,14481
	uint32_t ip;484,14507
	uint8_t  depth;485,14521
	uint8_t  if_out;486,14538
struct ipv6_l3fwd_route 489,14560
	uint8_t ip[ip490,14586
	uint8_t  depth;491,14603
	uint8_t  if_out;492,14620
static struct ipv4_l3fwd_route ipv4_l3fwd_route_array[ipv4_l3fwd_route_array495,14642
static struct ipv6_l3fwd_route ipv6_l3fwd_route_array[ipv6_l3fwd_route_array506,14906
#define IPV4_L3FWD_NUM_ROUTES 517,15330
#define IPV6_L3FWD_NUM_ROUTES 519,15432
#define IPV4_L3FWD_LPM_MAX_RULES 522,15535
#define IPV6_L3FWD_LPM_MAX_RULES 523,15581
#define IPV6_L3FWD_LPM_NUMBER_TBL8S 524,15627
typedef struct rte_lpm lookup_struct_t;526,15674
typedef struct rte_lpm6 lookup6_struct_t;527,15714
static lookup_struct_t *ipv4_l3fwd_lookup_struct[ipv4_l3fwd_lookup_struct528,15756
static lookup6_struct_t *ipv6_l3fwd_lookup_struct[ipv6_l3fwd_lookup_struct529,15818
struct lcore_conf 532,15889
	uint16_t n_rx_queue;533,15909
	struct lcore_rx_queue rx_queue_list[rx_queue_list534,15931
	uint16_t tx_queue_id[tx_queue_id535,15993
	struct mbuf_table tx_mbufs[tx_mbufs536,16034
	lookup_struct_t * ipv4_lookup_struct;537,16081
	lookup6_struct_t * ipv6_lookup_struct;539,16162
	lookup_struct_t * ipv6_lookup_struct;541,16208
} __rte_cache_aligned;543,16254
static struct lcore_conf lcore_conf[lcore_conf545,16278
send_burst(549,16400
send_single_packet(570,16867
send_packetsx4(594,17354
is_valid_ipv4_pkt(673,18877
static __m128i mask0;714,19983
static __m128i mask1;715,20005
static __m128i mask2;716,20027
get_ipv4_dst_port(718,20071
get_ipv6_dst_port(733,20651
get_ipv4_dst_port(758,21696
get_ipv6_dst_port(768,22001
#define MASK_ALL_PKTS 781,22472
#define EXECLUDE_1ST_PKT 782,22501
#define EXECLUDE_2ND_PKT 783,22530
#define EXECLUDE_3RD_PKT 784,22559
#define EXECLUDE_4TH_PKT 785,22588
simple_ipv4_fwd_4pkts(788,22637
static inline void get_ipv6_5tuple(918,27708
simple_ipv6_fwd_4pkts(936,28561
l3fwd_simple_forward(1006,31731
#define	IPV4_MIN_VER_IHL	1077,33603
#define	IPV4_MAX_VER_IHL	1078,33633
#define	IPV4_MAX_VER_IHL_DIFF	1079,33663
#define	IPV4_MIN_LEN_BE	1082,33802
rfc1812_process(1096,34390
#define	rfc1812_process(1116,34796
get_dst_port(1124,35020
process_packet(1149,35678
processx4_step1(1179,36422
processx4_step2(1213,37420
processx4_step3(1240,38322
main_loop(1291,39835
check_lcore_params(1502,45320
check_port_config(1529,45944
get_port_n_rx_queues(1549,46364
init_lcore_rx_queues(1562,46636
print_usage(1587,47273
static int parse_max_pkt_len(1603,47931
parse_portmask(1620,48215
parse_hash_entry_number(1638,48541
parse_config(1655,48870
	enum fieldnames 1660,48959
		FLD_PORT 1661,48978
		FLD_QUEUE,1662,48994
		FLD_LCORE,1663,49007
		_NUM_FLD1664,49020
#define CMD_LINE_OPT_CONFIG 1705,50043
#define CMD_LINE_OPT_NO_NUMA 1706,50080
#define CMD_LINE_OPT_IPV6 1707,50119
#define CMD_LINE_OPT_ENABLE_JUMBO 1708,50152
#define CMD_LINE_OPT_HASH_ENTRY_NUM 1709,50201
parse_args(1713,50336
print_ethaddr(1825,53147
static void convert_ipv4_5tuple(1838,53483
static void convert_ipv6_5tuple(1851,53849
#define BYTE_VALUE_MAX 1869,54272
#define ALL_32_BITS 1870,54299
#define BIT_8_TO_15 1871,54330
populate_ipv4_few_flow_into_table(1873,54380
#define BIT_16_TO_23 1895,55079
populate_ipv6_few_flow_into_table(1897,55130
#define NUMBER_PORT_USED 1920,55885
populate_ipv4_many_flow_into_table(1922,55931
populate_ipv6_many_flow_into_table(1965,57252
setup_hash(2000,58528
setup_lpm(2068,60824
init_mem(2148,62998
check_all_ports_link_status(2197,64339
#define CHECK_INTERVAL 2199,64407
#define MAX_CHECK_TIME 2200,64446
MAIN(2251,65758

examples/dpdk_qat/main.h,69
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784

examples/dpdk_qat/crypto.c,3255
#define CPA_CY_SYM_DP_TMP_WORKAROUND 62,2298
#define KEY_SIZE_64_IN_BYTES	75,2554
#define KEY_SIZE_56_IN_BYTES	76,2592
#define KEY_SIZE_128_IN_BYTES	77,2630
#define KEY_SIZE_168_IN_BYTES	78,2670
#define KEY_SIZE_192_IN_BYTES	79,2710
#define KEY_SIZE_256_IN_BYTES	80,2750
#define AES_XCBC_AUTH_KEY_LENGTH_IN_BYTES	83,2819
#define SHA1_AUTH_KEY_LENGTH_IN_BYTES	84,2871
#define SHA224_AUTH_KEY_LENGTH_IN_BYTES	85,2920
#define SHA256_AUTH_KEY_LENGTH_IN_BYTES	86,2971
#define SHA384_AUTH_KEY_LENGTH_IN_BYTES	87,3022
#define SHA512_AUTH_KEY_LENGTH_IN_BYTES	88,3073
#define MD5_AUTH_KEY_LENGTH_IN_BYTES	89,3124
#define KASUMI_AUTH_KEY_LENGTH_IN_BYTES	90,3172
#define AES_XCBC_DIGEST_LENGTH_IN_BYTES	93,3250
#define AES_XCBC_96_DIGEST_LENGTH_IN_BYTES	94,3301
#define MD5_DIGEST_LENGTH_IN_BYTES	95,3353
#define SHA1_DIGEST_LENGTH_IN_BYTES	96,3399
#define SHA1_96_DIGEST_LENGTH_IN_BYTES	97,3446
#define SHA224_DIGEST_LENGTH_IN_BYTES	98,3495
#define SHA256_DIGEST_LENGTH_IN_BYTES	99,3544
#define SHA384_DIGEST_LENGTH_IN_BYTES	100,3593
#define SHA512_DIGEST_LENGTH_IN_BYTES	101,3642
#define KASUMI_DIGEST_LENGTH_IN_BYTES	102,3691
#define IV_LENGTH_16_BYTES	104,3740
#define IV_LENGTH_8_BYTES	105,3772
#define LCORE_MEMZONE_SIZE	115,4117
struct lcore_memzone117,4155
	const struct rte_memzone *memzone;memzone119,4178
	void *next_free_address;next_free_address120,4214
#define CRYPTO_SOFTWARE_QUEUE_SIZE 128,4374
struct qa_callbackQueue 130,4414
	uint8_t head;131,4440
	uint8_t tail;132,4455
	uint16_t numEntries;133,4470
	struct rte_mbuf *qaCallbackRing[qaCallbackRing134,4492
struct qa_core_conf 137,4558
	CpaCySymDpSessionCtx *encryptSessionHandleTbl[encryptSessionHandleTbl138,4580
	CpaCySymDpSessionCtx *decryptSessionHandleTbl[decryptSessionHandleTbl139,4650
	CpaInstanceHandle instanceHandle;140,4720
	struct qa_callbackQueue callbackQueue;141,4755
	uint64_t qaOutstandingRequests;142,4795
	uint64_t numResponseAttempts;143,4828
	uint8_t kickFreq;144,4859
	void *pPacketIV;pPacketIV145,4878
	CpaPhysicalAddr packetIVPhy;146,4896
	struct lcore_memzone lcoreMemzone;147,4926
} __rte_cache_aligned;148,4962
#define MAX_CORES 150,4986
static struct qa_core_conf qaCoreConf[qaCoreConf152,5023
struct glob_keys 158,5151
	uint8_t cipher_key[cipher_key159,5170
	uint8_t hash_key[hash_key160,5195
	uint8_t iv[iv161,5218
struct glob_keys g_crypto_hash_keys 164,5239
#define PACKET_DATA_START_PHYS(185,5970
#define CRYPTO_START_OFFSET	192,6223
#define HASH_START_OFFSET	193,6260
#define CIPHER_BLOCK_DEFAULT_SIZE	194,6295
#define HASH_BLOCK_DEFAULT_SIZE	195,6334
#define CRYPTO_OFFSET_TO_OPDATA	203,6545
#define CRYPTO_BURST_TX	209,6702
#define CRYPTO_QUEUED_RESP_POLL_THRESHOLD	215,6849
#define GET_NEXT_RESPONSE_FREQ	220,6964
#define CRYPTO_MAX_RESPONSE_QUOTA 225,7068
crypto_callback(235,7386
qa_crypto_callback(254,7908
alloc_memzone_region(265,8213
qa_v2p(287,8883
getCoreAffinity(305,9390
get_crypto_instance_on_core(328,9955
initCySymSession(372,11284
initSessionDataTables(604,19087
crypto_init(637,20177
per_core_crypto_init(651,20484
enqueueOp(743,23350
crypto_flush_tx_queue(766,23898
crypto_encrypt(773,24026
crypto_decrypt(848,26273
crypto_get_next_response(917,28387

examples/dpdk_qat/crypto.h,642
#define CRYPTO_H_35,1712
enum cipher_alg 38,1772
	NO_CIPHER,40,1831
	CIPHER_DES,41,1843
	CIPHER_DES_CBC,42,1856
	CIPHER_DES3,43,1873
	CIPHER_DES3_CBC,44,1887
	CIPHER_AES,45,1905
	CIPHER_AES_CBC_128,46,1918
	CIPHER_KASUMI_F8,47,1939
	NUM_CRYPTO,48,1958
enum hash_alg 51,1975
	NO_HASH,53,2024
	HASH_MD5,54,2034
	HASH_SHA1,55,2045
	HASH_SHA1_96,56,2057
	HASH_SHA224,57,2072
	HASH_SHA256,58,2086
	HASH_SHA384,59,2100
	HASH_SHA512,60,2114
	HASH_AES_XCBC,61,2128
	HASH_AES_XCBC_96,62,2144
	HASH_KASUMI_F9,63,2163
	NUM_HMAC,64,2180
enum crypto_result 68,2244
	CRYPTO_RESULT_IN_PROGRESS,70,2318
	CRYPTO_RESULT_FAIL,72,2389

examples/dpdk_qat/main.c,2710
#define MBUF_SIZE 75,2576
#define NB_MBUF 76,2650
#define RX_PTHRESH 84,2936
#define RX_HTHRESH 85,3010
#define RX_WTHRESH 86,3080
#define TX_PTHRESH 93,3364
#define TX_HTHRESH 94,3439
#define TX_WTHRESH 95,3510
#define MAX_PKT_BURST 97,3588
#define BURST_TX_DRAIN_US 98,3613
#define TX_QUEUE_FLUSH_MASK 100,3672
#define TSC_COUNT_LIMIT 101,3711
#define ACTION_ENCRYPT 103,3741
#define ACTION_DECRYPT 104,3766
#define RTE_TEST_RX_DESC_DEFAULT 109,3848
#define RTE_TEST_TX_DESC_DEFAULT 110,3885
static uint16_t nb_rxd 111,3922
static uint16_t nb_txd 112,3973
static struct ether_addr ports_eth_addr[ports_eth_addr115,4059
static unsigned enabled_port_mask 118,4147
static int promiscuous_on 119,4186
static uint32_t dst_ports[dst_ports122,4299
struct mbuf_table 124,4345
	uint16_t len;125,4365
	struct rte_mbuf *m_table[m_table126,4380
struct lcore_rx_queue 129,4426
	uint8_t port_id;130,4450
	uint8_t queue_id;131,4468
#define MAX_RX_QUEUE_PER_LCORE 134,4491
#define MAX_LCORE_PARAMS 136,4526
struct lcore_params 137,4556
	uint8_t port_id;138,4578
	uint8_t queue_id;139,4596
	uint8_t lcore_id;140,4615
static struct lcore_params lcore_params_array[lcore_params_array143,4638
static struct lcore_params lcore_params_array_default[lcore_params_array_default144,4703
static struct lcore_params * lcore_params 156,4875
static uint16_t nb_lcore_params 157,4947
static struct rte_eth_conf port_conf 160,5062
static const struct rte_eth_rxconf rx_conf 181,5592
static const struct rte_eth_txconf tx_conf 189,5738
static struct rte_mempool * pktmbuf_pool[pktmbuf_pool199,5984
struct lcore_conf 201,6047
	uint64_t tsc;202,6067
	uint64_t tsc_count;203,6082
	uint32_t tx_mask;204,6103
	uint16_t n_rx_queue;205,6122
	uint16_t rx_queue_list_pos;206,6144
	struct lcore_rx_queue rx_queue_list[rx_queue_list207,6173
	uint16_t tx_queue_id[tx_queue_id208,6235
	struct mbuf_table rx_mbuf;209,6276
	uint32_t rx_mbuf_pos;210,6304
	uint32_t rx_curr_queue;211,6327
	struct mbuf_table tx_mbufs[tx_mbufs212,6352
} __rte_cache_aligned;213,6399
static struct lcore_conf lcore_conf[lcore_conf215,6423
nic_rx_get_packet(218,6508
nic_tx_flush_queues(254,7462
nic_tx_send_packet(285,8114
main_loop(322,8901
get_port_max_rx_queues(395,10739
get_port_max_tx_queues(404,10918
check_lcore_params(413,11085
check_port_config(432,11535
get_port_n_rx_queues(452,11955
init_lcore_rx_queues(465,12227
print_usage(489,12848
parse_portmask(500,13222
parse_config(514,13464
	enum fieldnames 519,13556
		FLD_PORT 520,13575
		FLD_QUEUE,521,13591
		FLD_LCORE,522,13604
		_NUM_FLD523,13617
parse_args(566,14731
print_ethaddr(630,15939
init_mem(642,16235
MAIN(675,17071

examples/qos_sched/cmdline.c,7933
struct cmd_help_result 49,2012
	cmdline_fixed_string_t help;50,2037
static void cmd_help_parsed(53,2071
cmdline_parse_token_string_t cmd_help_help 78,3310
cmdline_parse_inst_t cmd_help 81,3421
struct cmd_quit_result 92,3593
	cmdline_fixed_string_t quit;93,3618
static void cmd_quit_parsed(96,3652
cmdline_parse_token_string_t cmd_quit_quit 103,3809
cmdline_parse_inst_t cmd_quit 106,3921
struct cmd_setqavg_result 117,4116
        cmdline_fixed_string_t qavg_string;118,4144
        cmdline_fixed_string_t param_string;119,4188
        uint32_t number;120,4233
static void cmd_setqavg_parsed(123,4262
cmdline_parse_token_string_t cmd_setqavg_qavg_string 137,4708
cmdline_parse_token_string_t cmd_setqavg_param_string 140,4877
cmdline_parse_token_num_t cmd_setqavg_number 143,5052
cmdline_parse_inst_t cmd_setqavg 147,5206
struct cmd_appstats_result 160,5573
	cmdline_fixed_string_t stats_string;161,5602
	cmdline_fixed_string_t app_string;162,5640
static void cmd_appstats_parsed(165,5680
cmdline_parse_token_string_t cmd_appstats_stats_string 172,5863
cmdline_parse_token_string_t cmd_appstats_app_string 175,6002
cmdline_parse_inst_t cmd_appstats 179,6136
struct cmd_subportstats_result 191,6384
        cmdline_fixed_string_t stats_string;192,6417
        cmdline_fixed_string_t port_string;193,6462
	uint8_t port_number;194,6506
        cmdline_fixed_string_t subport_string;195,6528
        uint32_t subport_number;196,6575
static void cmd_subportstats_parsed(199,6612
cmdline_parse_token_string_t cmd_subportstats_stats_string 209,7047
cmdline_parse_token_string_t cmd_subportstats_port_string 212,7229
cmdline_parse_token_string_t cmd_subportstats_subport_string 215,7408
cmdline_parse_token_num_t cmd_subportstats_subport_number 218,7596
cmdline_parse_token_num_t cmd_subportstats_port_number 221,7775
cmdline_parse_inst_t cmd_subportstats 225,7948
struct cmd_pipestats_result 240,8462
        cmdline_fixed_string_t stats_string;241,8492
        cmdline_fixed_string_t port_string;242,8537
        uint8_t port_number;243,8581
        cmdline_fixed_string_t subport_string;244,8610
        uint32_t subport_number;245,8657
        cmdline_fixed_string_t pipe_string;246,8690
        uint32_t pipe_number;247,8734
static void cmd_pipestats_parsed(250,8768
cmdline_parse_token_string_t cmd_pipestats_stats_string 260,9240
cmdline_parse_token_string_t cmd_pipestats_port_string 263,9416
cmdline_parse_token_num_t cmd_pipestats_port_number 266,9589
cmdline_parse_token_string_t cmd_pipestats_subport_string 269,9755
cmdline_parse_token_num_t cmd_pipestats_subport_number 272,9937
cmdline_parse_token_string_t cmd_pipestats_pipe_string 275,10110
cmdline_parse_token_num_t cmd_pipestats_pipe_number 278,10283
cmdline_parse_inst_t cmd_pipestats 282,10451
struct cmd_avg_q_result 299,11061
        cmdline_fixed_string_t qavg_string;300,11087
        cmdline_fixed_string_t port_string;301,11131
        uint8_t port_number;302,11175
        cmdline_fixed_string_t subport_string;303,11204
        uint32_t subport_number;304,11251
        cmdline_fixed_string_t pipe_string;305,11284
        uint32_t pipe_number;306,11328
        cmdline_fixed_string_t tc_string;307,11358
        uint8_t tc_number;308,11400
        cmdline_fixed_string_t q_string;309,11427
        uint8_t q_number;310,11468
static void cmd_avg_q_parsed(313,11498
cmdline_parse_token_string_t cmd_avg_q_qavg_string 323,11990
cmdline_parse_token_string_t cmd_avg_q_port_string 326,12155
cmdline_parse_token_num_t cmd_avg_q_port_number 329,12320
cmdline_parse_token_string_t cmd_avg_q_subport_string 332,12478
cmdline_parse_token_num_t cmd_avg_q_subport_number 335,12652
cmdline_parse_token_string_t cmd_avg_q_pipe_string 338,12817
cmdline_parse_token_num_t cmd_avg_q_pipe_number 341,12982
cmdline_parse_token_string_t cmd_avg_q_tc_string 344,13141
cmdline_parse_token_num_t cmd_avg_q_tc_number 347,13300
cmdline_parse_token_string_t cmd_avg_q_q_string 350,13454
cmdline_parse_token_num_t cmd_avg_q_q_number 353,13610
cmdline_parse_inst_t cmd_avg_q 357,13763
struct cmd_avg_tcpipe_result 378,14520
        cmdline_fixed_string_t qavg_string;379,14551
        cmdline_fixed_string_t port_string;380,14595
        uint8_t port_number;381,14639
        cmdline_fixed_string_t subport_string;382,14668
        uint32_t subport_number;383,14715
        cmdline_fixed_string_t pipe_string;384,14748
        uint32_t pipe_number;385,14792
        cmdline_fixed_string_t tc_string;386,14822
        uint8_t tc_number;387,14864
static void cmd_avg_tcpipe_parsed(390,14895
cmdline_parse_token_string_t cmd_avg_tcpipe_qavg_string 400,15387
cmdline_parse_token_string_t cmd_avg_tcpipe_port_string 403,15562
cmdline_parse_token_num_t cmd_avg_tcpipe_port_number 406,15737
cmdline_parse_token_string_t cmd_avg_tcpipe_subport_string 409,15905
cmdline_parse_token_num_t cmd_avg_tcpipe_subport_number 412,16089
cmdline_parse_token_string_t cmd_avg_tcpipe_pipe_string 415,16264
cmdline_parse_token_num_t cmd_avg_tcpipe_pipe_number 418,16439
cmdline_parse_token_string_t cmd_avg_tcpipe_tc_string 421,16608
cmdline_parse_token_num_t cmd_avg_tcpipe_tc_number 424,16777
cmdline_parse_inst_t cmd_avg_tcpipe 428,16942
struct cmd_avg_pipe_result 447,17661
        cmdline_fixed_string_t qavg_string;448,17690
        cmdline_fixed_string_t port_string;449,17734
        uint8_t port_number;450,17778
        cmdline_fixed_string_t subport_string;451,17807
        uint32_t subport_number;452,17854
        cmdline_fixed_string_t pipe_string;453,17887
        uint32_t pipe_number;454,17931
static void cmd_avg_pipe_parsed(457,17965
cmdline_parse_token_string_t cmd_avg_pipe_qavg_string 467,18435
cmdline_parse_token_string_t cmd_avg_pipe_port_string 470,18606
cmdline_parse_token_num_t cmd_avg_pipe_port_number 473,18777
cmdline_parse_token_string_t cmd_avg_pipe_subport_string 476,18941
cmdline_parse_token_num_t cmd_avg_pipe_subport_number 479,19121
cmdline_parse_token_string_t cmd_avg_pipe_pipe_string 482,19292
cmdline_parse_token_num_t cmd_avg_pipe_pipe_number 485,19463
cmdline_parse_inst_t cmd_avg_pipe 489,19629
struct cmd_avg_tcsubport_result 506,20234
        cmdline_fixed_string_t qavg_string;507,20268
        cmdline_fixed_string_t port_string;508,20312
        uint8_t port_number;509,20356
        cmdline_fixed_string_t subport_string;510,20385
        uint32_t subport_number;511,20432
        cmdline_fixed_string_t tc_string;512,20465
        uint8_t tc_number;513,20507
static void cmd_avg_tcsubport_parsed(516,20538
cmdline_parse_token_string_t cmd_avg_tcsubport_qavg_string 526,21021
cmdline_parse_token_string_t cmd_avg_tcsubport_port_string 529,21202
cmdline_parse_token_num_t cmd_avg_tcsubport_port_number 532,21383
cmdline_parse_token_string_t cmd_avg_tcsubport_subport_string 535,21557
cmdline_parse_token_num_t cmd_avg_tcsubport_subport_number 538,21747
cmdline_parse_token_string_t cmd_avg_tcsubport_tc_string 541,21928
cmdline_parse_token_num_t cmd_avg_tcsubport_tc_number 544,22103
cmdline_parse_inst_t cmd_avg_tcsubport 548,22274
struct cmd_avg_subport_result 565,22917
        cmdline_fixed_string_t qavg_string;566,22949
        cmdline_fixed_string_t port_string;567,22993
        uint8_t port_number;568,23037
        cmdline_fixed_string_t subport_string;569,23066
        uint32_t subport_number;570,23113
static void cmd_avg_subport_parsed(573,23150
cmdline_parse_token_string_t cmd_avg_subport_qavg_string 583,23611
cmdline_parse_token_string_t cmd_avg_subport_port_string 586,23788
cmdline_parse_token_num_t cmd_avg_subport_port_number 589,23965
cmdline_parse_token_string_t cmd_avg_subport_subport_string 592,24135
cmdline_parse_token_num_t cmd_avg_subport_subport_number 595,24321
cmdline_parse_inst_t cmd_avg_subport 599,24499
cmdline_parse_ctx_t main_ctx[main_ctx616,25087
prompt(633,25644

examples/qos_sched/stats.c,149
qavg_q(40,1852
qavg_tcpipe(77,3134
qavg_pipe(117,4578
qavg_tcsubport(156,5972
qavg_subport(198,7503
subport_stat(240,9006
pipe_stat(276,10443

examples/qos_sched/args.c,704
#define APP_NAME 50,1967
#define MAX_OPT_VALUES 51,1996
#define SYS_CPU_DIR 52,2021
static uint32_t app_master_core 54,2084
static uint32_t app_numa_mask;55,2121
static uint64_t app_used_core_mask 56,2152
static uint64_t app_used_port_mask 57,2192
static uint64_t app_used_rx_port_mask 58,2232
static uint64_t app_used_tx_port_mask 59,2275
static const char usage[usage62,2320
app_usage(102,5365
static inline int str_is(113,5681
app_eal_core_mask(120,5829
app_cpu_core_count(139,6172
app_parse_opt_vals(162,6552
app_parse_ring_conf(188,7159
app_parse_rth_conf(205,7432
app_parse_tth_conf(222,7729
app_parse_flow_conf(239,8026
app_parse_burst_conf(310,9655
app_parse_args(332,10166

examples/qos_sched/main.h,2309
#define _MAIN_H_35,1711
#define MAIN 46,1865
#define RTE_LOGTYPE_APP 49,1891
#define APP_INTERACTIVE_DEFAULT 54,1990
#define APP_RX_DESC_DEFAULT 56,2025
#define APP_TX_DESC_DEFAULT 57,2057
#define MBUF_SIZE 59,2090
#define APP_RING_SIZE 60,2164
#define NB_MBUF 61,2195
#define MAX_PKT_RX_BURST 63,2228
#define PKT_ENQUEUE 64,2256
#define PKT_DEQUEUE 65,2279
#define MAX_PKT_TX_BURST 66,2302
#define RX_PTHRESH 68,2331
#define RX_HTHRESH 69,2405
#define RX_WTHRESH 70,2475
#define TX_PTHRESH 72,2552
#define TX_HTHRESH 73,2627
#define TX_WTHRESH 74,2698
#define BURST_TX_DRAIN_US 76,2776
#define MAX_DATA_STREAMS 78,2807
#define MAX_SCHED_SUBPORTS	79,2850
#define MAX_SCHED_PIPES 80,2880
#define APP_COLLECT_STAT	83,2938
#define APP_STATS_ADD(87,2995
#define APP_STATS_ADD(89,3049
#define APP_QAVG_NTIMES 92,3118
#define APP_QAVG_PERIOD 93,3145
struct thread_stat95,3174
	uint64_t nb_rx;97,3195
	uint64_t nb_drop;98,3212
struct thread_conf102,3236
	uint32_t counter;104,3257
	uint32_t n_mbufs;105,3276
	struct rte_mbuf **m_table;m_table106,3295
	uint8_t rx_port;108,3324
	uint8_t tx_port;109,3342
	uint16_t rx_queue;110,3360
	uint16_t tx_queue;111,3380
	struct rte_ring *rx_ring;rx_ring112,3400
	struct rte_ring *tx_ring;tx_ring113,3427
	struct rte_sched_port *sched_port;sched_port114,3454
	struct thread_stat stat;117,3512
} __rte_cache_aligned;119,3545
struct flow_conf122,3570
	uint32_t rx_core;124,3589
	uint32_t wt_core;125,3608
	uint32_t tx_core;126,3627
	uint8_t rx_port;127,3646
	uint8_t tx_port;128,3664
	uint16_t rx_queue;129,3682
	uint16_t tx_queue;130,3702
	struct rte_ring *rx_ring;rx_ring131,3722
	struct rte_ring *tx_ring;tx_ring132,3749
	struct rte_sched_port *sched_port;sched_port133,3776
	struct rte_mempool *mbuf_pool;mbuf_pool134,3812
	struct thread_conf rx_thread;136,3845
	struct thread_conf wt_thread;137,3876
	struct thread_conf tx_thread;138,3907
struct ring_conf142,3943
	uint32_t rx_size;144,3962
	uint32_t ring_size;145,3981
	uint32_t tx_size;146,4002
struct burst_conf149,4025
	uint16_t rx_burst;151,4045
	uint16_t ring_burst;152,4065
	uint16_t qos_dequeue;153,4087
	uint16_t tx_burst;154,4110
struct ring_thresh157,4134
	uint8_t pthresh;159,4155
	uint8_t hthresh;160,4206
	uint8_t wthresh;161,4253

examples/qos_sched/app_thread.c,325
#define SUBPORT_OFFSET	56,2238
#define PIPE_OFFSET	57,2263
#define TC_OFFSET	58,2286
#define QUEUE_OFFSET	59,2308
#define COLOR_OFFSET	60,2332
get_pkt_sched(63,2375
app_rx_thread(82,3118
app_send_burst(132,4334
app_send_packets(152,4796
app_tx_thread(172,5179
app_worker_thread(210,6056
app_mixed_thread(244,6929

examples/qos_sched/init.c,810
uint32_t app_numa_mask 49,1967
static uint32_t app_inited_port_mask 50,1995
int app_pipe_to_profile[app_pipe_to_profile52,2038
#define MAX_NAME_LEN 54,2101
struct ring_conf ring_conf 56,2126
struct burst_conf burst_conf 62,2260
struct ring_thresh rx_thresh 69,2423
struct ring_thresh tx_thresh 75,2532
uint32_t nb_pfc;81,2641
const char *cfg_profile cfg_profile82,2658
int mp_size 83,2690
struct flow_conf qos_conf[qos_conf84,2713
static const struct rte_eth_conf port_conf 86,2759
app_init_port(102,3224
static struct rte_sched_subport_params subport_params[subport_params176,5392
static struct rte_sched_pipe_params pipe_profiles[pipe_profiles186,5611
struct rte_sched_port_params port_params 201,5967
app_init_sched_port(239,7556
app_load_cfg_profile(283,8845
int app_init(301,9240

examples/qos_sched/cfg_file.h,413
#define __CFG_FILE_H__35,1717
#define CFG_NAME_LEN 39,1765
#define CFG_VALUE_LEN 40,1789
struct cfg_entry 42,1815
	char name[name43,1834
	char value[value44,1860
struct cfg_section 47,1892
	char name[name48,1913
	int num_entries;49,1939
	struct cfg_entry *entries[entries50,1957
struct cfg_file 53,1992
	int flags;54,2010
	int num_sections;55,2022
	struct cfg_section *sections[sections56,2041

examples/qos_sched/main.c,264
#define APP_MODE_NONE 50,1980
#define APP_RX_MODE 51,2004
#define APP_WT_MODE 52,2028
#define APP_TX_MODE 53,2052
uint8_t interactive 55,2077
uint32_t qavg_period 56,2124
uint32_t qavg_ntimes 57,2164
app_main_loop(61,2243
app_stat(177,5251
MAIN(226,6870

examples/qos_sched/cfg_file.c,426
#define CFG_ALLOC_SECTION_BATCH 47,1962
#define CFG_ALLOC_ENTRY_BATCH 50,2094
_strip(53,2144
cfg_load(80,2655
int cfg_close(212,6389
cfg_num_sections(236,6809
cfg_sections(248,7080
_get_section(258,7345
cfg_has_section(270,7603
cfg_section_num_entries(276,7725
cfg_section_entries(286,7922
cfg_get_entry(299,8264
cfg_has_entry(313,8626
cfg_load_port(321,8784
cfg_load_pipe(428,11422
cfg_load_subport(524,14142

examples/vhost/main.h,731
#define _MAIN_H_35,1711
#define MAIN 38,1759
#define MAIN 40,1784
#define LOG_LEVEL 46,1840
#define LOG_DEBUG(47,1872
#define LOG_LEVEL 51,1982
#define LOG_DEBUG(52,2013
#define RTE_LOGTYPE_VHOST_CONFIG 56,2117
#define RTE_LOGTYPE_VHOST_DATA 57,2168
#define RTE_LOGTYPE_VHOST_PORT 58,2219
struct virtio_net_data_ll63,2325
	struct virtio_net			*dev;dev65,2353
	struct virtio_net_data_ll	*next;next66,2435
struct lcore_ll_info72,2582
	struct virtio_net_data_ll	*ll_root_free;ll_root_free74,2605
	struct virtio_net_data_ll	*ll_root_used;ll_root_used75,2692
	uint32_t 					device_num;76,2778
	volatile uint8_t			dev_removal_flag;77,2841
struct lcore_info80,2925
	struct lcore_ll_info	*lcore_ll;lcore_ll82,2945

examples/vhost/vhost-net-cdev.h,576
#define _VHOST_NET_CDEV_H_35,1721
struct vhost_device_ctx47,1926
	pid_t		pid;49,1952
	uint64_t 	fh;50,2005
struct vhost_net_device_ops 57,2239
	int (* new_device)58,2269
	void (* destroy_device)59,2318
	int (* get_features)61,2371
	int (* set_features)62,2433
	int (* set_mem_table)64,2496
	int (* set_vring_num)66,2572
	int (* set_vring_addr)67,2651
	int (* set_vring_base)68,2730
	int (* get_vring_base)69,2810
	int (* set_vring_kick)71,2901
	int (* set_vring_call)72,2980
	int (* set_backend)74,3060
	int (* set_owner)76,3137
	int (* reset_owner)77,3185

examples/vhost/eventfd_link/eventfd_link.c,253
get_files_struct 45,1435
put_files_struct 62,1694
eventfd_link_ioctl 72,1816
static const struct file_operations eventfd_link_fops 174,4062
static struct miscdevice eventfd_link_misc 180,4187
eventfd_link_init 186,4310
eventfd_link_exit 194,4437

examples/vhost/eventfd_link/eventfd_link.h,186
#define _EVENTFD_LINK_H_61,2973
#define EVENTFD_COPY 66,3083
struct eventfd_copy 71,3155
    unsigned target_fd;73,3202
    unsigned source_fd;75,3252
    pid_t target_pid;77,3302

examples/vhost/virtio-net.c,1414
const char eventfd_cdev[eventfd_cdev56,2160
static uint32_t num_cur_devices 59,2239
static struct virtio_net_device_ops const * notify_ops;62,2329
static struct virtio_net_config_ll			*ll_root ll_root64,2450
uint64_t VHOST_FEATURES 67,2593
const uint32_t BUFSIZE 70,2693
#define PROT_SZ 73,2771
#define PROCMAP_SZ 76,2834
struct procmap79,2920
	uint64_t	va_start;81,2937
	uint64_t	len;82,2996
	uint64_t	pgoff;83,3034
	uint32_t	maj;84,3070
	uint32_t	min;85,3104
	uint32_t	ino;86,3138
	char		prot[prot87,3172
	char		fname[fname88,3211
qva_to_vva(96,3415
host_memory_map 119,4052
get_config_ll_entry(277,8341
get_device(295,8763
add_config_ll_entry(314,9209
cleanup_device(345,10138
free_device(370,10883
rm_config_ll_entry(381,11173
init_device(408,11855
new_device(432,12699
destroy_device(487,14293
set_owner(519,15325
reset_owner(534,15525
get_features(551,15829
set_features(569,16190
static uint32_t check_hpa_regions(600,17321
static uint32_t fill_hpa_memory_regions(649,18943
set_mem_table(749,22639
set_vring_num(882,27578
set_vring_addr(902,28080
set_vring_base(945,29552
get_vring_base(965,30062
eventfd_copy(985,30568
set_vring_call(1015,31342
set_vring_kick(1049,32205
set_backend(1085,33336
static const struct vhost_net_device_ops vhost_device_ops 1114,34231
get_virtio_net_callbacks(1142,34861
init_virtio_net(1151,34998
deinit_virtio_net(1162,35165

examples/vhost/main.c,5576
#define MAX_QUEUES 57,2179
#define MAX_SUP_PORTS 60,2256
#define NUM_MBUFS_PER_PORT 65,2339
#define MBUF_CACHE_SIZE 70,2567
#define MBUF_SIZE 71,2595
#define VIRTIO_DESCRIPTOR_LEN_ZCP 78,2840
#define MBUF_SIZE_ZCP 79,2879
#define MBUF_CACHE_SIZE_ZCP 81,2981
#define RX_PTHRESH 89,3267
#define RX_HTHRESH 90,3339
#define RX_WTHRESH 91,3407
#define TX_PTHRESH 98,3689
#define TX_HTHRESH 99,3762
#define TX_WTHRESH 100,3831
#define MAX_PKT_BURST 102,3907
#define MAX_MRG_PKT_BURST 103,3965
#define BURST_TX_DRAIN_US 104,4065
#define BURST_RX_WAIT_US 106,4125
#define BURST_RX_RETRIES 107,4207
#define DEVICE_MAC_LEARNING 110,4297
#define DEVICE_RX	111,4327
#define DEVICE_SAFE_REMOVE	112,4349
#define REQUEST_DEV_REMOVAL 115,4422
#define ACK_DEV_REMOVAL 116,4452
#define RTE_TEST_RX_DESC_DEFAULT 119,4531
#define RTE_TEST_TX_DESC_DEFAULT 120,4569
#define RTE_TEST_RX_DESC_DEFAULT_ZCP 131,4873
#define RTE_TEST_TX_DESC_DEFAULT_ZCP 132,4952
#define MBUF_HEADROOM_UINT32(135,5074
#define POWEROF2(139,5207
#define INVALID_PORT_ID 141,5251
#define MAX_DEVICES 144,5327
#define MAX_PRINT_BUFF 147,5393
#define MAX_BASENAME_SZ 150,5468
#define MAX_LONG_OPT_SZ 153,5549
#define MAC_ADDR_CMP 156,5614
#define DESC_PER_CACHELINE 159,5697
static uint32_t enabled_port_mask 162,5799
static uint32_t num_switching_cores 165,5877
static uint32_t num_queues 168,5960
uint32_t num_devices 169,5992
static uint32_t zero_copy;175,6119
static uint32_t num_rx_descriptor 178,6183
static uint32_t num_tx_descriptor 179,6249
#define MAX_RING_DESC 182,6376
struct vpool 184,6404
	struct rte_mempool *pool;pool185,6419
	struct rte_ring *ring;ring186,6446
	uint32_t buf_size;187,6470
} vpool_array[vpool_array188,6490
	VM2VM_DISABLED 192,6640
	VM2VM_SOFTWARE 193,6661
	VM2VM_HARDWARE 194,6682
	VM2VM_LAST195,6703
} vm2vm_type;196,6715
static vm2vm_type vm2vm_mode 197,6729
	PHYS_ADDR_CONTINUOUS 201,6872
	PHYS_ADDR_CROSS_SUBREG 202,6899
	PHYS_ADDR_INVALID 203,6928
	PHYS_ADDR_LAST204,6952
} hpa_type;205,6968
static uint32_t enable_stats 208,7001
static uint32_t enable_retry 210,7063
static uint32_t burst_rx_delay_time 212,7156
static uint32_t burst_rx_retry_num 214,7255
static char dev_basename[dev_basename217,7364
static uint32_t dev_index 220,7471
static struct rte_eth_rxconf rx_conf_default 226,7658
static struct rte_eth_txconf tx_conf_default 240,8035
static struct rte_eth_conf vmdq_conf_default 251,8351
static unsigned lcore_ids[lcore_ids286,9306
static uint8_t ports[ports287,9348
static unsigned num_ports 288,9388
static const uint16_t external_pkt_default_vlan_tag 290,9474
const uint16_t vlan_tags[vlan_tags291,9534
static struct ether_addr vmdq_ports_eth_addr[vmdq_ports_eth_addr303,9995
static struct virtio_net_data_ll *ll_root_used ll_root_used306,10131
static struct virtio_net_data_ll *ll_root_free ll_root_free307,10186
static struct lcore_info lcore_info[lcore_info310,10334
struct mbuf_table 313,10433
	unsigned len;314,10453
	unsigned txq_id;315,10468
	struct rte_mbuf *m_table[m_table316,10486
struct mbuf_table lcore_tx_queue[lcore_tx_queue320,10567
struct mbuf_table tx_queue_zcp[tx_queue_zcp323,10671
struct vlan_ethhdr 326,10773
	unsigned char   h_dest[h_dest327,10794
	unsigned char   h_source[h_source328,10829
	__be16          h_vlan_proto;329,10866
	__be16          h_vlan_TCI;330,10897
	__be16          h_vlan_encapsulated_proto;331,10926
struct ipv4_hdr 335,10992
	uint8_t  version_ihl;336,11010
	uint8_t  type_of_service;337,11068
	uint16_t total_length;338,11119
	uint16_t packet_id;339,11169
	uint16_t fragment_offset;340,11209
	uint8_t  time_to_live;341,11265
	uint8_t  next_proto_id;342,11311
	uint16_t hdr_checksum;343,11357
	uint32_t src_addr;344,11406
	uint32_t dst_addr;345,11450
#define VLAN_HLEN 349,11553
#define VLAN_ETH_HLEN 350,11579
struct device_statistics 353,11642
	uint64_t tx_total;354,11669
	rte_atomic64_t rx_total_atomic;355,11689
	uint64_t rx_total;356,11722
	uint64_t tx;357,11742
	rte_atomic64_t rx_atomic;358,11756
	uint64_t rx;359,11783
} __rte_cache_aligned;360,11797
struct device_statistics dev_statistics[dev_statistics361,11820
get_eth_conf(368,12003
validate_num_devices(396,12887
port_init(410,13209
us_vhost_parse_basename(494,15569
parse_portmask(510,15858
parse_num_opt(533,16205
us_vhost_usage(556,16570
us_vhost_parse_args(585,17987
static unsigned check_ports_num(807,24362
#define PRINT_PACKET(834,25105
#define PRINT_PACKET(852,26110
gpa_to_vva(860,26370
gpa_to_hpa(885,27130
virtio_dev_rx(922,28285
ether_addr_cmp(1075,33624
link_vmdq(1085,33886
unlink_vmdq(1138,35638
virtio_tx_local(1173,36555
virtio_tx_route(1229,38180
virtio_dev_tx(1332,41199
switch_worker(1429,44379
get_available_ring_num_zcp(1547,47412
get_available_ring_index_zcp(1563,47979
put_desc_to_used_list_zcp(1617,49463
attach_rxmbuf_zcp(1638,50279
static inline void pktmbuf_detach_zcp(1740,53173
txmbuf_clean_zcp(1764,53917
static void mbuf_destroy_zcp(1829,55894
virtio_dev_rx_zcp(1866,56960
virtio_tx_route_zcp(1978,60280
virtio_dev_tx_zcp(2122,64370
switch_worker_zcp(2249,67988
add_data_ll_entry(2400,71691
rm_data_ll_entry(2426,72334
get_data_ll_free_entry(2448,72882
put_data_ll_free_entry(2466,73218
alloc_data_ll(2482,73544
init_data_ll 2508,74138
set_irq_status 2538,75043
destroy_device 2550,75529
new_device 2671,79079
static const struct virtio_net_device_ops virtio_net_device_ops 2800,82846
print_stats(2811,83096
setup_mempool_tbl(2867,84579
MAIN(2908,85911

examples/vhost/vhost-net-cdev.c,789
#define FUSE_OPT_DUMMY 49,1978
#define FUSE_OPT_FORE 50,2010
#define FUSE_OPT_NOMULTI 51,2043
const uint32_t	default_major 53,2079
const uint32_t	default_minor 54,2115
const char		cuse_device_name[cuse_device_name55,2149
const char		default_cdev[default_cdev56,2195
static struct fuse_session			*session;session58,2238
static struct vhost_net_device_ops	const *ops;ops59,2277
fuse_req_to_vhost_ctx(66,2498
vhost_net_open(81,2834
vhost_net_release(102,3273
#define VHOST_IOCTL(116,3625
#define VHOST_IOCTL_RETRY(125,3833
#define VHOST_IOCTL_R(135,4207
#define	VHOST_IOCTL_W(149,4614
#define VHOST_IOCTL_RW(162,5020
vhost_net_ioctl(178,5622
static const struct cuse_lowlevel_ops vhost_net_ops 294,9220
register_cuse_device(305,9521
start_cuse_session_loop(362,11412

examples/vhost/virtio-net.h,2110
#define _VIRTIO_NET_H_35,1717
#define VIRTIO_DEV_RUNNING 38,1806
#define VIRTIO_DEV_STOPPED 41,1870
#define PAGE_SIZE 43,1901
enum {VIRTIO_RXQ,VIRTIO_RXQ46,1964
enum {VIRTIO_RXQ, VIRTIO_TXQ,46,1964
enum {VIRTIO_RXQ, VIRTIO_TXQ, VIRTIO_QNUM}VIRTIO_QNUM46,1964
struct vhost_virtqueue51,2078
	struct vring_desc	*desc;desc53,2103
	struct vring_avail	*avail;avail54,2165
	struct vring_used	*used;used55,2228
	uint32_t			size;56,2284
	uint32_t			backend;57,2336
	uint16_t			vhost_hlen;58,2426
	volatile uint16_t	last_used_idx;59,2517
	volatile uint16_t	last_used_idx_res;60,2596
	eventfd_t			callfd;61,2685
	eventfd_t			kickfd;62,2760
} __rte_cache_aligned;63,2836
struct virtio_net68,2950
	struct vhost_virtqueue	*virtqueue[virtqueue70,2970
	struct virtio_memory 	*mem;mem71,3061
	struct ether_addr 		mac_address;72,3144
	uint64_t 				features;73,3237
	uint64_t 				device_fh;74,3295
	uint32_t 				vmdq_rx_q;75,3349
	uint32_t 				flags;76,3406
	uint32_t 				vlan_tag;77,3506
	uint16_t 				coreid;78,3596
	volatile uint8_t 		ready;79,3668
	volatile uint8_t		remove;80,3764
} __rte_cache_aligned;81,3851
struct virtio_net_config_ll86,3933
	struct virtio_net		dev;88,3963
	struct virtio_net_config_ll	*next;next89,4009
struct virtio_memory_regions 95,4184
	uint64_t	guest_phys_address;96,4215
	uint64_t	guest_phys_address_end;97,4291
	uint64_t	memory_size;98,4369
	uint64_t	userspace_address;99,4416
	uint64_t	address_offset;100,4486
struct virtio_memory_regions_hpa 107,4673
	uint64_t	guest_phys_address;109,4754
	uint64_t	guest_phys_address_end;111,4829
	uint64_t	memory_size;113,4886
	uint64_t	host_phys_addr_offset;115,4961
struct virtio_memory 121,5066
	uint64_t			base_address;122,5089
	uint64_t			mapped_address;123,5171
	uint64_t			mapped_size;124,5276
	uint32_t			nregions;125,5336
	uint32_t			nregions_hpa;127,5454
	struct virtio_memory_regions_hpa  *regions_hpa;regions_hpa129,5541
	struct virtio_memory_regions      regions[regions131,5624
struct virtio_net_device_ops 137,5725
	int (* new_device)138,5756
	void (* destroy_device)139,5819

examples/exception_path/main.c,1193
#define RTE_LOGTYPE_APP 77,2630
#define FATAL_ERROR(78,2672
#define PRINT_INFO(79,2753
#define MAX_PORTS 82,2906
#define MAX_PACKET_SZ 85,2993
#define MBUF_SZ 88,3074
#define NB_MBUF 92,3208
#define PKT_BURST_SZ 95,3307
#define MEMPOOL_CACHE_SZ 98,3409
#define NB_RXD 101,3491
#define NB_TXD 104,3564
static const struct rte_eth_rxconf rx_conf 113,3884
static const struct rte_eth_txconf tx_conf 128,4394
static const struct rte_eth_conf port_conf 139,4758
static struct rte_mempool * pktmbuf_pool 153,5185
static uint32_t ports_mask 156,5263
static uint64_t input_cores_mask 159,5352
static uint64_t output_cores_mask 162,5447
static uint8_t port_ids[port_ids165,5550
struct stats 168,5647
	uint64_t rx;169,5662
	uint64_t tx;170,5676
	uint64_t dropped;171,5690
static struct stats lcore_stats[lcore_stats175,5749
print_stats(179,5856
signal_handler(198,6514
static int tap_create(217,6985
main_loop(248,7507
print_usage(337,10125
parse_unsigned(348,10562
setup_port_lcore_affinities(362,10863
parse_args(405,11902
init_port(450,12891
check_all_ports_link_status(483,13917
#define CHECK_INTERVAL 485,13985
#define MAX_CHECK_TIME 486,14024
main(538,15404

examples/vmdq_dcb/main.h,69
#define _MAIN_H_35,1711
#define MAIN 39,1760
#define MAIN 41,1785

examples/vmdq_dcb/main.c,847
#define NUM_QUEUES 76,2609
#define NUM_MBUFS 78,2633
#define MBUF_CACHE_SIZE 79,2659
#define MBUF_SIZE 80,2686
#define INVALID_PORT_ID 82,2761
static uint32_t enabled_port_mask 85,2819
static enum rte_eth_nb_pools num_pools 88,2926
static const struct rte_eth_rxconf rx_conf_default 97,3295
static const struct rte_eth_txconf tx_conf_default 110,3629
static const struct rte_eth_conf vmdq_dcb_conf_default 121,3929
static uint8_t ports[ports149,4634
static unsigned num_ports 150,4674
volatile unsigned long rxPackets[rxPackets153,4751
const uint16_t vlan_tags[vlan_tags155,4806
get_eth_conf(165,5141
port_init(194,6149
vmdq_parse_num_pools(245,7472
parse_portmask(265,7812
vmdq_usage(283,8109
vmdq_parse_args(292,8366
sighup_handler(347,9508
lcore_main(364,9911
static unsigned check_ports_num(407,11144
MAIN(432,11782

lib/librte_eal/linuxapp/kni/ethtool/igb/igb_debugfs.c,0

lib/librte_pmd_vmxnet3/vmxnet3/vmware_pack_end.h,0

lib/librte_pmd_vmxnet3/vmxnet3/vmware_pack_begin.h,0

app/test/test_table_pipeline.h,0

app/test/test_table_acl.h,0
