$date
	Fri Nov 14 22:53:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
b0 $
0#
0"
0!
$end
#10
1!
1#
1&
b1 $
#20
1"
1%
0#
0&
b10 $
#30
0!
1#
1&
b11 $
#40
b100 $
#50
