E310B         62

#define GPIO_0 0x00000001
#define GPIO_1 0x00000002
#define GPIO_2 0x00000004
#define GPIO_3 0x00000008
#define GPIO_4 0x00000010
#define GPIO_5 0x00000020
#define GPIO_6 0x00000040
#define GPIO_7 0x00000080
#define GPIO_8 0x00000100
#define GPIO_9 0x00000200
#define GPIO_10 0x00000400
#define GPIO_11 0x00000800
#define GPIO_12 0x00001000
#define GPIO_13 0x00002000
#define GPIO_14 0x00004000
#define GPIO_15 0x00008000

/* Currently unsupported by the driver: PAL/H, NTSC/Kr, SECAM B/G/H/LC */
#define CX23885_NORMS (\
	V4L2_STD_NTSC_M |  V4L2_STD_NTSC_M_JP |  V4L2_STD_NTSC_443 | \
	V4L2_STD_PAL_BG |  V4L2_STD_PAL_DK    |  V4L2_STD_PAL_I    | \
	V4L2_STD_PAL_M  |  V4L2_STD_PAL_N     |  V4L2_STD_PAL_Nc   | \
	V4L2_STD_PAL_60 |  V4L2_STD_SECAM_L   |  V4L2_STD_SECAM_DK)

struct cx23885_fmt {
	u32   fourcc;          /* v4l2 format id */
	int   depth;
	int   flags;
	u32   cxformat;
};

struct cx23885_tvnorm {
	char		*name;
	v4l2_std_id	id;
	u32		cxiformat;
	u32		cxoformat;
};

enum cx23885_itype {
	CX23885_VMUX_COMPOSITE1 = 1,
	CX23885_VMUX_COMPOSITE2,
	CX23885_VMUX_COMPOSITE3,
	CX23885_VMUX_COMPOSITE4,
	CX23885_VMUX_SVIDEO,
	CX23885_VMUX_COMPONENT,
	CX23885_VMUX_TELEVISION,
	CX23885_VMUX_CABLE,
	CX23885_VMUX_DVB,
	CX23885_VMUX_DEBUG,
	CX23885_RADIO,
};

enum cx23885_src_sel_type {
	CX23885_SRC_SEL_EXT_656_VIDEO = 0,
	CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO
};

struct cx23885_riscmem {
	unsigned int   size;
	__le32         *cpu;
	__le32         *jmp;
	dma_addr_t     dma;
};

/* buffer for one video frame */
struct cx23885_buffer {
	/* common v4l buffer stuff -- must be first */
	struct vb2_v4l2_buffer vb;
	struct list_head queue;

	/* cx23885 specific */
	unsigned int           bpl;
	struct cx23885_riscmem risc;
	struct cx23885_fmt     *fmt;
	u32                    count;
};

struct cx23885_input {
	enum cx23885_itype type;
	unsigned int    vmux;
	unsigned int    amux;
	u32             gpio0, gpio1, gpio2, gpio3;
};

typedef enum {
	CX23885_MPEG_UNDEFINED = 0,
	CX23885_MPEG_DVB,
	CX23885_ANALOG_VIDEO,
	CX23885_MPEG_ENCODER,
} port_t;

struct cx23885_board {
	char                    *name;
	port_t			porta, portb, portc;
	int		num_fds_portb, num_fds_portc;
	unsigned int		tuner_type;
	unsigned int		radio_type;
	unsigned char		tuner_addr;
	unsigned char		radio_addr;
	unsigned int		tuner_bus;

	/* Vendors can and do run the PCIe bridge at different
	 * clock rates, driven physically by crystals on the PCBs.
	 * The core has to accommodate this. This allows the user
	 * to add new boards with new frequencys. The value is
	 * expressed in Hz.
	 *
	 * The core framework will default this value based on
	 * current designs, but it can vary.
	 */
	u32			clk_freq;
	struct cx23885_input    input[MAX_CX23885_INPUT];
	int			ci_type; /* for NetUP */
	/* Force bottom field first during DMA (888 workaround) */
	u32                     force_bff;
};

struct cx23885_subid {
	u16     subvendor;
	u16     subdevice;
	u32     card;
};

struct cx23885_i2c {
	struct cx23885_dev *dev;

	int                        nr;

	/* i2c i/o */
	struct i2c_adapter         i2c_adap;
	struct i2c_client          i2c_client;
	u32                        i2c_rc;

	/* 885 registers used for raw address */
	u32                        i2c_period;
	u32                        reg_ctrl;
	u32                        reg_stat;
	u32                        reg_addr;
	u32                        reg_rdata;
	u32                        reg_wdata;
};

struct cx23885_dmaqueue {
	struct list_head       active;
	u32                    count;
};

struct cx23885_tsport {
	struct cx23885_dev *dev;

	unsigned                   nr;
	int                        sram_chno;

	struct vb2_dvb_frontends   frontends;

	/* dma queues */
	struct cx23885_dmaqueue    mpegq;
	u32                        ts_packet_size;
	u32                        ts_packet_count;

	int                        width;
	int                        height;

	spinlock_t                 slock;

	/* registers */
	u32                        reg_gpcnt;
	u32                        reg_gpcnt_ctl;
	u32                        reg_dma_ctl;
	u32                        reg_lngth;
	u32                        reg_hw_sop_ctrl;
	u32                        reg_gen_ctrl;
	u32                        reg_bd_pkt_status;
	u32                        reg_sop_status;
	u32                        reg_fifo_ovfl_stat;
	u32                        reg_vld_misc;
	u32                        reg_ts_clk_en;
	u32                        reg_ts_int_msk;
	u32                        reg_ts_int_stat;
	u32                        reg_src_sel;

	/* Default register vals */
	int                        pci_irqmask;
	u32                        dma_ctl_val;
	u32                        ts_int_msk_val;
	u32                        gen_ctrl_val;
	u32                        ts_clk_en_val;
	u32                        src_sel_val;
	u32                        vld_misc_val;
	u32                        hw_sop_ctrl_val;

	/* Allow a single tsport to have multiple frontends */
	u32                        num_frontends;
	void                (*gate_ctrl)(struct cx23885_tsport *port, int open);
	void                       *port_priv;

	/* Workaround for a temp dvb_frontend that the tuner can attached to */
	struct dvb_frontend analog_fe;

	struct i2c_client *i2c_client_demod;
	struct i2c_client *i2c_client_tuner;
	struct i2c_client *i2c_client_sec;
	struct i2c_client *i2c_client_ci;

	int (*set_frontend)(struct dvb_frontend *fe);
	int (*fe_set_voltage)(struct dvb_frontend *fe,
			      enum fe_sec_voltage voltage);
};

struct cx23885_kernel_ir {
	struct cx23885_dev	*cx;
	char			*name;
	char			*phys;

	struct rc_dev		*rc;
};

struct cx23885_audio_buffer {
	unsigned int		bpl;
	struct cx23885_riscmem	risc;
	void			*vaddr;
	struct scatterlist	*sglist;
	int			sglen;
	unsigned long		nr_pages;
};

struct cx23885_audio_dev {
	struct cx23885_dev	*dev;

	struct pci_dev		*pci;

	struct snd_card		*card;

	spinlock_t		lock;

	atomic_t		count;

	unsigned int		dma_size;
	unsigned int		period_size;
	unsigned int		num_periods;

	struct cx23885_audio_buffer   *buf;

	struct snd_pcm_substream *substream;
};

struct cx23885_dev {
	atomic_t                   refcount;
	struct v4l2_device	   v4l2_dev;
	struct v4l2_ctrl_handler   ctrl_handler;

	/* pci stuff */
	struct pci_dev             *pci;
	unsigned char              pci_rev, pci_lat;
	int                        pci_bus, pci_slot;
	u32                        __iomem *lmmio;
	u8                         __iomem *bmmio;
	int                        pci_irqmask;
	spinlock_t		   pci_irqmask_lock; /* protects mask reg too */
	int                        hwrevision;

	/* This valud is board specific and is used to configure the
	 * AV core so we see nice clean and stable video and audio. */
	u32                        clk_freq;

	/* I2C adapters: Master 1 & 2 (External) & Master 3 (Internal only) */
	struct cx23885_i2c         i2c_bus[3];

	int                        nr;
	struct mutex               lock;
	struct mutex               gpio_lock;

	/* board details */
	unsigned int               board;
	char                       name[32];

	struct cx23885_tsport      ts1, ts2;

	/* sram configuration */
	struct sram_channel        *sram_channels;

	enum {
		CX23885_BRIDGE_UNDEFINED = 0,
		CX23885_BRIDGE_885 = 885,
		CX23885_BRIDGE_887 = 887,
		CX23885_BRIDGE_888 = 888,
	} bridge;

	/* Analog video */
	unsigned int               input;
	unsigned int               audinput; /* Selectable audio input */
	u32                        tvaudio;
	v4l2_std_id                tvnorm;
	unsigned int               tuner_type;
	unsigned char              tuner_addr;
	unsigned int               tuner_bus;
	unsigned int               radio_type;
	unsigned char              radio_addr;
	struct v4l2_subdev	   *sd_cx25840;
	struct work_struct	   cx25840_work;

	/* Infrared */
	struct v4l2_subdev         *sd_ir;
	struct work_struct	   ir_rx_work;
	unsigned long		   ir_rx_notifications;
	struct work_struct	   ir_tx_work;
	unsigned long		   ir_tx_notifications;

	struct cx23885_kernel_ir   *kernel_ir;
	atomic_t		   ir_input_stopping;

	/* V4l */
	u32                        freq;
	struct video_device        *video_dev;
	struct video_device        *vbi_dev;

	/* video capture */
	struct cx23885_fmt         *fmt;
	unsigned int               width, height;
	unsigned		   field;

	struct cx23885_dmaqueue    vidq;
	struct vb2_queue           vb2_vidq;
	struct cx23885_dmaqueue    vbiq;
	struct vb2_queue           vb2_vbiq;

	spinlock_t                 slock;

	/* MPEG Encoder ONLY settings */
	u32                        cx23417_mailbox;
	struct cx2341x_handler     cxhdl;
	struct video_device        *v4l_device;
	struct vb2_queue           vb2_mpegq;
	struct cx23885_tvnorm      encodernorm;

	/* Analog raw audio */
	struct cx23885_audio_dev   *audio_dev;

	/* Does the system require periodic DMA resets? */
	unsigned int		need_dma_reset:1;
};

static inline struct cx23885_dev *to_cx23885(struct v4l2_device *v4l2_dev)
{
	return container_of(v4l2_dev, struct cx23885_dev, v4l2_dev);
}

#define call_all(dev, o, f, args...) \
	v4l2_device_call_all(&dev->v4l2_dev, 0, o, f, ##args)

#define CX23885_HW_888_IR  (1 << 0)
#define CX23885_HW_AV_CORE (1 << 1)

#define call_hw(dev, grpid, o, f, args...) \
	v4l2_device_call_all(&dev->v4l2_dev, grpid, o, f, ##args)

extern struct v4l2_subdev *cx23885_find_hw(struct cx23885_dev *dev, u32 hw);

#define SRAM_CH01  0 /* Video A */
#define SRAM_CH02  1 /* VBI A */
#define SRAM_CH03  2 /* Video B */
#define SRAM_CH04  3 /* Transport via B */
#define SRAM_CH05  4 /* VBI B */
#define SRAM_CH06  5 /* Video C */
#define SRAM_CH07  6 /* Transport via C */
#define SRAM_CH08  7 /* Audio Internal A */
#define SRAM_CH09  8 /* Audio Internal B */
#define SRAM_CH10  9 /* Audio External */
#define SRAM_CH11 10 /* COMB_3D_N */
#define SRAM_CH12 11 /* Comb 3D N1 */
#define SRAM_CH13 12 /* Comb 3D N2 */
#define SRAM_CH14 13 /* MOE Vid */
#define SRAM_CH15 14 /* MOE RSLT */

struct sram_channel {
	char *name;
	u32  cmds_start;
	u32  ctrl_start;
	u32  cdt;
	u32  fifo_start;
	u32  fifo_size;
	u32  ptr1_reg;
	u32  ptr2_reg;
	u32  cnt1_reg;
	u32  cnt2_reg;
	u32  jumponly;
};

/* ----------------------------------------------------------- */

#define cx_read(reg)             readl(dev->lmmio + ((reg)>>2))
#define cx_write(reg, value)     writel((value), dev->lmmio + ((reg)>>2))

#define cx_andor(reg, mask, value) \
  writel((readl(dev->lmmio+((reg)>>2)) & ~(mask)) |\
  ((value) & (mask)), dev->lmmio+((reg)>>2))

#define cx_set(reg, bit)          cx_andor((reg), (bit), (bit))
#define cx_clear(reg, bit)        cx_andor((reg), (bit), 0)

/* ----------------------------------------------------------- */
/* cx23885-core.c                                              */

extern int cx23885_sram_channel_setup(struct cx23885_dev *dev,
	struct sram_channel *ch,
	unsigned int bpl, u32 risc);

extern void cx23885_sram_channel_dump(struct cx23885_dev *dev,
	struct sram_channel *ch);

extern int cx23885_risc_buffer(struct pci_dev *pci, struct cx23885_riscmem *risc,
	struct scatterlist *sglist,
	unsigned int top_offset, unsigned int bottom_offset,
	unsigned int bpl, unsigned int padding, unsigned int lines);

extern int cx23885_risc_vbibuffer(struct pci_dev *pci,
	struct cx23885_riscmem *risc, struct scatterlist *sglist,
	unsigned int top_offset, unsigned int bottom_offset,
	unsigned int bpl, unsigned int padding, unsigned int lines);

int cx23885_start_dma(struct cx23885_tsport *port,
			     struct cx23885_dmaqueue *q,
			     struct cx23885_buffer   *buf);
void cx23885_cancel_buffers(struct cx23885_tsport *port);


extern void cx23885_gpio_set(struct cx23885_dev *dev, u32 mask);
extern void cx23885_gpio_clear(struct cx23885_dev *dev, u32 mask);
extern u32 cx23885_gpio_get(struct cx23885_dev *dev, u32 mask);
extern void cx23885_gpio_enable(struct cx23885_dev *dev, u32 mask,
	int asoutput);

extern void cx23885_irq_add_enable(struct cx23885_dev *dev, u32 mask);
extern void cx23885_irq_enable(struct cx23885_dev *dev, u32 mask);
extern void cx23885_irq_disable(struct cx23885_dev *dev, u32 mask);
extern void cx23885_irq_remove(struct cx23885_dev *dev, u32 mask);

/* ----------------------------------------------------------- */
/* cx23885-cards.c                                             */
extern struct cx23885_board cx23885_boards[];
extern const unsigned int cx23885_bcount;

extern struct cx23885_subid cx23885_subids[];
extern const unsigned int cx23885_idcount;

extern int cx23885_tuner_callback(void *priv, int component,
	int command, int arg);
extern void cx23885_card_list(struct cx23885_dev *dev);
extern int  cx23885_ir_init(struct cx23885_dev *dev);
extern void cx23885_ir_pci_int_enable(struct cx23885_dev *dev);
extern void cx23885_ir_fini(struct cx23885_dev *dev);
extern void cx23885_gpio_setup(struct cx23885_dev *dev);
extern void cx23885_card_setup(struct cx23885_dev *dev);
extern void cx23885_card_setup_pre_i2c(struct cx23885_dev *dev);

extern int cx23885_dvb_register(struct cx23885_tsport *port);
extern int cx23885_dvb_unregister(struct cx23885_tsport *port);

extern int cx23885_buf_prepare(struct cx23885_buffer *buf,
			       struct cx23885_tsport *port);
extern void cx23885_buf_queue(struct cx23885_tsport *port,
			      struct cx23885_buffer *buf);
extern void cx23885_free_buffer(struct cx23885_dev *dev,
				struct cx23885_buffer *buf);

/* ----------------------------------------------------------- */
/* cx23885-video.c                                             */
/* Video */
extern int cx23885_video_register(struct cx23885_dev *dev);
extern void cx23885_video_unregister(struct cx23885_dev *dev);
extern int cx23885_video_irq(struct cx23885_dev *dev, u32 status);
extern void cx23885_video_wakeup(struct cx23885_dev *dev,
	struct cx23885_dmaqueue *q, u32 count);
int cx23885_enum_input(struct cx23885_dev *dev, struct v4l2_input *i);
int cx23885_set_input(struct file *file, void *priv, unsigned int i);
int cx23885_get_input(struct file *file, void *priv, unsigned int *i);
int cx23885_set_frequency(struct file *file, void *priv, const struct v4l2_frequency *f);
int cx23885_set_tvnorm(struct cx23885_dev *dev, v4l2_std_id norm);

/* ----------------------------------------------------------- */
/* cx23885-vbi.c                                               */
extern int cx23885_vbi_fmt(struct file *file, void *priv,
	struct v4l2_format *f);
extern void cx23885_vbi_timeout(unsigned long data);
extern const struct vb2_ops cx23885_vbi_qops;
extern int cx23885_vbi_irq(struct cx23885_dev *dev, u32 status);

/* cx23885-i2c.c                                                */
extern int cx23885_i2c_register(struct cx23885_i2c *bus);
extern int cx23885_i2c_unregister(struct cx23885_i2c *bus);
extern void cx23885_av_clk(struct cx23885_dev *dev, int enable);

/* ----------------------------------------------------------- */
/* cx23885-417.c                                               */
extern int cx23885_417_register(struct cx23885_dev *dev);
extern void cx23885_417_unregister(struct cx23885_dev *dev);
extern int cx23885_irq_417(struct cx23885_dev *dev, u32 status);
extern void cx23885_417_check_encoder(struct cx23885_dev *dev);
extern void cx23885_mc417_init(struct cx23885_dev *dev);
extern int mc417_memory_read(struct cx23885_dev *dev, u32 address, u32 *value);
extern int mc417_memory_write(struct cx23885_dev *dev, u32 address, u32 value);
extern int mc417_register_read(struct cx23885_dev *dev,
				u16 address, u32 *value);
extern int mc417_register_write(struct cx23885_dev *dev,
				u16 address, u32 value);
extern void mc417_gpio_set(struct cx23885_dev *dev, u32 mask);
extern void mc417_gpio_clear(struct cx23885_dev *dev, u32 mask);
extern void mc417_gpio_enable(struct cx23885_dev *dev, u32 mask, int asoutput);

/* ----------------------------------------------------------- */
/* cx23885-alsa.c                                             */
extern struct cx23885_audio_dev *cx23885_audio_register(
					struct cx23885_dev *dev);
extern void cx23885_audio_unregister(struct cx23885_dev *dev);
extern int cx23885_audio_irq(struct cx23885_dev *dev, u32 status, u32 mask);
extern int cx23885_risc_databuffer(struct pci_dev *pci,
				   struct cx23885_riscmem *risc,
				   struct scatterlist *sglist,
				   unsigned int bpl,
				   unsigned int lines,
				   unsigned int lpi);

/* ----------------------------------------------------------- */
/* tv norms                                                    */

static inline unsigned int norm_maxh(v4l2_std_id norm)
{
	return (norm & V4L2_STD_525_60) ? 480 : 576;
}
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   E5wDf>{iԨ_`xXk
?Xa-@ΏoO5ja&D@,0:-MY#"TVoYYfJ-@,cr~T&mC&#jPx9MCpVEC{zk2h[wKPa?r4*׵>4HGX߫7\\ͪmE:TQttnrEśok#kbEY
ٰTo|Ԓ̵7ȋd_Ț6&h^nI k羑t{2Ӿ@\ HW{+Z$r"ƒ{(s5<Ǌ/4U`^Lfwٶ$Ѽ0&2\ h(dHlvMoTgV2x4{U֌|4p{J`NtTG Jx=@ c@rh{j	-v{ڐOXee0ѹl5!Iڌ aqz1%%yCwL6©ΜLʻ[c~.*Mz+ձU:>*tPhiQ(ᖛ z/D@޷/}I~rmW/D@S@:Qp<CJu[F]DR@y&&
fT gJj@3Ev^)CX/lʨTKN3jfͪa?\ig6,=|YSgpIWnoݬe]1,k)]%p:]HĪbM ZЗyPZ+zg@tK٘1B`
 /P-lIH<ے1\jEk8ޅ쭢UcEٲ?b,񗊱,nYJ$>M2rW"3_`8Y+T6-w B@Zzq)0}'ׂzha1"W7m.hqS9At_NR2S7p:iZCHayz0^mpu#X$g4"UЇCu!xcٔC^>UHR݀//i/LTDہKؔU5UCjp-l`6?r#chQ[jL"j2~>H1)qJ$UQ~Q.Be?7JGy.rU0)l)S;@$'cR1o#_9^z22*Pk`l*м#|'YJSVL8+B	Ӟ+;0mwML8uK>S%(S7k. "wgY7'0!yåL"/zϡMUD$"Q+59- Fy ylcjgԹyv"&D3T2PL7p5q)mySʬl!/O,NZpPҋc^Q~MZͬm5nڏ⒛ΩˡZP\*tɣXD(iG^ѕ"֧NJK6}R#:u騒qQm̩@FMgpM7P*e2*amAk~Oj;y\q;IN]Ă[o^F\b3"Wr	ӑK9kgt0ԐJx$խ&CqP%7iJox1*sA0<	vwt S|A㇘u2s{zJ⽈ɹ6f?sg6wQRك 
~@((%OmF85c`2=KhMTl5l92AL-f҃v(4C>_xABj ~O@|bBfvqx%#TWNe}QsgtٳQ+_'i;oΜ}J=*a-(K	"6gë_#,9'mJ1dC=JfItbV'hh(So
]HD9&lxGr1R$y>3\( B/6Λ 'aL5(rjGMDj1e6B/F _1%%iU
D15$en׋ꁶٿfBOa[!5őh܄vIMeo<VY`5w *Vm}%V\7sLxf߽^LfhB51n(28uۨP.yVVM[AMV@csӸwj6JXw";z~"(@InʘBQkTgz3tnP!)|84]A`j:(d
VHmZ0򩪋0CZHiBzu;R6R^$Cv?C{"|6bQt\v>]!e@N$w>tPL9
ԡL|S[bZvэl:m)( S <c9q3:+!P)ioѫ"t1)Հ.	^%ۃGb+md?s;;,SN{qDTJ}WXuڄ!eŘmm1AMh97=~2guGP4' S9YҀ??&6B p=:fBv m<e1^[Vݡ~O3gyvKJNYfHyG⩥ejgnܐh1lxS;Uρ?B%{י˻ 9[N>uT \y pttfW@7t74$	1cr>FmA^cP9Lޣrl/h4+)3`FXyUd*ZH0K.jDTWz7T8apQHTh}AO&Rys'X%-	|j	"}Fy=&v<'#K}oٙZ7UJڷ,Yiu߱Yed'[%ckzL0uwre7|'ĭ`Pݜq*hf$?B'LO׺~iUKk3YFe+sNe7j?)8l90Cv㺃c>%ϻ޴ζ?"G#U@!Y2ayEA.n0٪7bL"ah]DMwe"*GU# vbIݭ87$J)(tM-v*:G|Wx"Kj`[ַn"U9]Ȯv06\EXR(\Gŋ~`7%أDΙU1vK]GUyXɆ++/A5QSy)
n:Cf5=N`?~
=/bLmvYk L`0/3H[ѹݹ0bM5V0j|'t;@>˫q
NI4 }aADFpǪ6^^rg,mɜGMm䅵pfBck6Xm6y\O飡Q>>,nZc_/5!6.vOm?Ip9=Kb2ؖ*⯯$ /Wf~LC| YhL337G979/鳎Hu*{<AcYL@mSe&?'SW6[k3&}01V'6}-؈}Xi=[{e{-/LcU	&u4K8.n.e6F-0,yP9y~<R4\"C-]t@)9,׭ɴ:.fMc1G<%/U"gQ?f;#5VWC}^+N;Զ]b ձiSg==+6ex\wp0#E8NJ[V(yy0Gj2n^\G .׺WT4-jXj;#LJȗ|Nd5#ϗBZyokK/
	33fAgwoqTJb|R9tR0p浯ח-ծ9V"v素4rΗw,Q6ָǯ6QfB#LՌ7<L	oϤb"W{r,TI9?AQwVedo=׈,i*ϫⳔ
6~^~NkIkiţXk%%)+ʞJr6}Q'ވHۂ\H,)SgPCeLoEsVeΐGHTϻYG&C6@e23Q/IhGC QaI (zP޼Jkɛ´m?S![-MEʯrce_X	G 'ZIڲz]^z"AEaLg7"y v'12
ڔj[/=V,1l[gaCA)ivVygQ(6<i1MCQΖ=P+K=]R|(T:*٤$mn,gZ0ձ,P53.'~5My}両0Z~ʯg*'xڣP	ȁ"ǁ~U fsqquך:~%}q' *5=<Y`h3	=^t
1]dysS "W?YCxL46Ġe
X:KAK(i {.zSC&(lMU #-1+E9F?i+YEBEL*v,Ƨ:qXJ<΀ZNdHHcp^Q|m@Lx˾h {L)->1(6|(_!eIHz`H|nj\m9|;ȥ'MY#Gb*:ߜ's$ukxM;ܷN1d޽xh1*ཀྵ-k)AiܿD :q}wxbS]r$ZxKO-ԓ({ƣ;(Ⱦz|;YvFޏ"@8S `ɻ!A4]_
5?WsqX4Cw+Foa+#SKzeA!*ɤV'J=ͬ6VFh[
sF> 7uta,Mص
ymdƬߖ7MV9%vFa4&γ83bk-ywilAޙ.fzgE?K	}ŹWo-@GOU0h~z-Eu*=NA Zx~zm+Y0	oW;ت'q=N&Eê(~G?5Lu
3a C}AN'BUqM"?Ӱp?jMR+al$Pg]tRܨ X!ߥl`XpJT[-毄	5쐔}"50
TZ͋yq\=y_M|hg([mlB+܍>,qH/HEuݨ+Ø|+8ZJz<TfhYMa8rL.2ilS$UiE{w	KV4JqsƓ;0@QVաG B-~qX=>2%HER}ϭ=.Ӣݓ7zΠ=
R|mXw7Eo],\έ &[j	.R
L^ ܖK-
ǲiO	S,%FMCfbg|gLLbɽ7oCxeɁTHj^OfnfSPpl`w)`dECEfFd§nX{T$-^JS+==?4`WZ`[53sR{VW_C-zKQ_X$R ;>`٧縮@ #Ǐ-Wf ofj$Y\BbYP˫\٘Ui0>k쐧H"U^?0>?>"5Dk~zJ` tOI|0ei-Z%;$g}U5q)C"f(5ll^^<i%dO`,5HXG|DRQ;MD: vBuV|2*^R[t|d7G)9xʋkd&;G'!ҟR39*\~o۾5M|Qe&Y{<^g '>q[eH\a,yV|BC?r] uK_8xX!L6QS9NdZE\994KHXI([?PjeP#!36Էmʔx#0PW%.'/K>=LeHL$$R;R 5lKI$|8CwD7uzix6Q[d߽9<𺐿n:m&Uנ'Enް8v/=)U3
X(p5gu`bB.7ݙ],9Z%[k}]0nrļSLd] b᝱oLuA,[v=z]':
UETm 0e`"GR&C~N֛y9\r)@M[@Pw\8@[ݮ\7>~	Vk%ǻ^W|d֯ʗ
-$BR5sEp1ݶӦ˷@hRcsh1O>G$< 'A.ƭGg"q\㗇Z{K 9KUD.[e}4W(([]_e,_يj\a4;!E ئSx<mp@~Aƽ<uо=(0I3assY0)~^6[%_@ɢ%ZM5اHa=Sp3Ņ#4"
~wzkEisҩrW
;(V1	'#gNt,5q^~evh%kQzoΤtZ	ej%[(k
Bk/ g_wjѱ3ezjFY"j9g<C^GF?Z͛tL#7;v!!j$m~8ruyq'O P D$k&xXZd.쎴}'w/+~v2M,_-o:BSS22U_`S,EX\t3B	L*lӁN$
2<y)?"fͷ6v	a/`3}&8!,h-DGīBy~Os
JbڄްN㍻Ud:8(oO+œ@wja^mISԼL|}/4lqtcOdjR!!}zY|amWLl*2+40i_}a7\+<'u+.;4_>LUc?Q L;ɽ![+5q ݝ+Ě1sjlSVFR*"mL`zھÕ(u?O~G31gTc;PEQЁ˱q\v\=M _s	I[5D_vUkizl3B+~U0p`vE*ᛆ!vqaM>eLh	#&lOi}Y |(ޒN-]z;6ᒔ	(S)i8Ag@:.xB>!ݜtߪk/e|tS!/mMm׽q*f[i%bjL*}zG'	΍l=4ѢR3rwFpJnT΢/p[x
$9n0K.^t=L	o}EK!Jr%=5^gPDat۞M{ ̱m|h&UJV6dҡEm_wtD,4_:v I'ϯw$km&b'N2UU;Ht	oD[vgZ-@Ns$.}}CC:h0*27YNX|[35#_zјfĨ$J.xzfY	]>g94AӋ(:~>2|Eg)쫪ٜ-KnPQE+pw4~_q!~qvo鶊GDzsexKCWyjzdz؋X
o(2{AvЅ/s+H(ik)BhdaHeqP]u/j݊|@Ac)zhhSW]$oݥt7SO% -`PNHClޒ# !sC	Ll0,DlҐځ${7zEۭrqjk{^ȇ tG(=v$[iV>5*UX`<WPdy(M^!' WMpX&2#AҕDz0)J(}-cExN'u^U4Rì愁{yO͞&I1j[c;/=Ķ>$kӦY[:!3TT) 4+ Qgw(yUj.hj*V>M#.jpw[~/JƖ	O54B=tAk`'(Ven.DB(gVl#Ƣ]+aGi^ghlB	U㟓Wk0߫+ᮐvc	hu۠!KJzoۣiiQĜ'mhKB$dGAo~qL*n8.a|о\*2Oa+5'10'>trߌ|rVxYONIF^$!Q[^9G0OGچ?$5e"BdІmnu̿Sd%@tLEʇr.)!1MD~<M%(`<)[⬽:}!9)+{Ÿq5ue!^FkZIRO'0q$	;,ϼc27@*1Y#	3(KdP 0nnYyvIsK1ɉ2ɰ,Yޗ0E1@g-Zl.'XM}3+dFdȇ^xG-?Uشι6RqyŚmL ^Ϭ?B=)"1uR-%'+q0sQ$1_Y(kv$2;'>P vHt	LWDx?ȑV+k@mR<#kd܏{ KܿtpZPr7J5||)mTdNĹeC*M&hX%ے8)!L~.%e6HHXRm'Yk"$¶ۃ0/FLN~PL]-vϾ[+q(P|7G1[tgxhS6Ü+E<S݈Z79p&>*9̽t~HG`p˷᳐4i*H_8mZu6 )~KrWzv}nOz:{));:5^XיD4=l@<aHP1`+/L t-7RCt潧aA_PBc1{I8C9"TF}qgfxݵSR{QyX0.!/+WKe"!|W,;1-+;^S̈>X\}ߚuăQ	gEI/;aRiNyQ@}uWCU˨eg*(C<8"&(j?+GƒS~esQ tSY5	a:`uSI?	E^hw*8"ri#LY	!֨C μG[ǌco-կgt)S-8ӝos>b	hlol򁬱y=ךŰ"RU{@l$_W;NB7[}d2{	~y̫H14	 
H#>O>S=ӵݨj3ܨv"q1xiº㶵mk>T'Ai4h磯J^/ƑX j~'ٸ@P\_gO_65epH_o1hs7 ]Vv&;xRaJu^GO^wt-wZrǖ3;gҡbgu?;Rfsz:̘<`b'r둓0Lj
s^ 3[@]C]XӬ."5T`4JѠ+9`6de3QM: ^S[pi!|PP:b꜁6]ǽ̇A/[GA+| In<۔*2`l._\[wJ\0L/]	+Q.<gK,βdƝCKzm聳Jʵ߈)`?oQ}޲䩠x<rghE]*߫xȁ%i=	4.)̲Bip}0X4j%9{S#93
%zm7ģ^9,.1y5ܬ4]Qdw/\[$*͢׷La.;U!qD̫8SCNBƹ0_!َLOIuOY<՛b8QM'tPc^
I ilmG1Xip؃pAeaأQ/$]	e7x<d/|w#:[QSRkQ@Pnꆌ]bLP"`-[p1!J׎o(VڧR=, K<pjk5%:tj&Ef/y= 09V*&	TO2c',b:d61}41Fnߝ"^,(s\*7%^_A ^AtR<_ ѿHmA5FBw ] j?AּpPg[(`wuL-Zd@015:?,fMqJ5(	*<=qVˡirRo8͔%zy؝Z6Y/_.PQ\G}s֔azT:mQE(Əٲr?%Hoc̫{p9OL 4QFZO̋x
ls"5센Pt%ɘj_-.6ڜRX5eaS`.&NX5wt瀛%ם҂qv޷Pd!hGƌr6]+մm˭n	^;(s"OɶMW>mYrT`vZuV~NHڡ!>7v[n%Tsㇶ:pSa<M(/>b_%@<_$uRi/8KV5_df%1vQ>+c6pSSz܈I>Ex-̐{2vhq	=&rEzjY`Σ.dmê+lsipunsCQ#_OؿenqMcLUK AQpn4Zdb4w`ȧYˈ==EbH^k_^	:23?(]vc!o뿪nӶiܠf:[z]sqОb_`ΰ,pIy?zSAe*b [#M=@5pJPM0\7h(ksE%}3Jr+yCzk({#tjޖ>1ZlOml84سHF#\ED*z,ہ#k!*^;EA7pYּ^E(^7`R8Cm[w$:	Qft@1LWZ%gua`rKNΪ$(N;Hi<]eφ8o4ec0GvjF9G[q6XEjBCޗ==TA_Y;V5iLPiϤ_ʘ#E,q}WWcsѿ#O}ۂDP'g[Za@"?wy87Ԛw KQbyc!`Ȋ .Mk6Tq0&TpZݒ+Bk=Pm64?)/XXu)c]|bqH(ǁ]F=P۰bbD4:#2bt2p6b+s	w*$C:*rm-N<7_+majy`%_h+/mZ`J^L$7;XSbn ;N3{:a)uB`TE!ӚR^zkB.RkRQ|lJ$ڕ$&*,J8aϟ,}O[g3XwMS&!\1yIesy7\G*ShO&GA3EыSeYL>xI@XGb Mhk)w^`鹙yYv#cu°	io=n+}0JEP\n(N<~yI4-
$%
FpB~hjNd)}gLޠ"L),Fv~)!`ї:z??S&j`3%Y\sv"7Կ@xJ5.6-!0e5HoLMp5b@ӽ'pO'd]qW&QU~P0]MĊ$JM_81Φ56fC|;Ǹk
#iȔ_,wQxA/xWXm6ڀe9$OO+v]BoӳԮ :K3W`k&NTa"_O`d9Rn7փ2U.G{+xlEtB .3Q"@*F\AfӵrIhOڶTO?&̄>ITy,%/woG \b~ܩb1 (tx)-KE2H[f\jBi,4І41=vl4|)^]Yv5qZnMYJk<oIBe_a.Pى:W?KޮD`4}"sI/vGE:l"4	=!ӘBP]kv;8s:]c;)-Wux{;5E|zo?Nƺ kJw]x"{RAl,CԽ ݏhSo+Y!WfGs!m 8~ʐc͓L jgk}JYOѹ^~m_>LHknEyd٥3nç)67lVY!OEvZCrv)ŖO3Y[z6L?= ~:+'"Fc$j]? ZIA82^l`dJJPby`ɶQ5AЩ`J-8O#a_GuRRoBҨxݝxؽs
@mj}`6?A.xGb }.,"[l%V~QeZ> TaEC"ǚpڼؗeoNqQ\٤dNU7wOO~<uբ<LiRȅbJ2'fpQ;䣔ytE]KzۿΣ"DU2"IU?v!q̰I)뀵pFDȿV6Nw~B6Kꤤ"%E49 4ɼQ(K_hy#Ĭᨨ>B,DD}tY,g*!( ﮣ͖H9>?kmXB8G7a	CHBklOa!yQC%^ԇ~¤KSCΥoQ<NJ9t<66-~
ltͭRajxÑt?b'l.˟#ްڦ=vt1-*!rQ@ΊCȩ/4Ak"'&d	ټ3*g1#|)XIi/d<7m [CN=	O@I|r8L'`sitKW'z8,%Ȓ|Mi
k	gya_^IYkvX05P665<0&ΥR_]Ӹ䍶L-,Ξ`n'OO,~3T){!yDeH9/9'4o3;݌¹}xを6O9dH7-ř[]஌=Ώ\ږ(vP4?Ln\Ku"qnm|.}2$1ha.qͽkl=''
]'WlĿzY?tr%g0¸-~dgb+t8MQCyXd2JQ5l6܄o(SQo,fg៶OٞCh]o^2^8O7Ɨ+qBqSw&4ĝ_kH4Z5:K9
ԥ7ci9^-VkQ;IHx+۵jSoNa:p˛*yY\z2S՞hIS.p3U3@C*(A$cE>Dkd.SB6L5	#d?$!n3ވݴuk_oqT*@ː/ҧyvuŧ1`bdٿ2C] ]"2ԟ1^	~KeOwIL1mN&Z&:%|"Ex	lgq\_	 Ʋѵdrw`rS( _Z	vF
JTvxObЬQC:UJ0֏?qS2ORRU*g.AX+VW'xy	ahy1Ng_yfҍKwRs ͩaآ`^ ?@z*+Ck8\.q7L"SzQdX [c{OL8jB'q.CG2X"lZ]Shn$+}hh,	-rPN{t_4XC
5*!;AV: rAw躗gU23wH+O@`Î7w1 $y^&eH"42m!婧OB$eW]	~CbwX[52ًޜpUvɷ@Qj+	m{`r«ٚ	*'ady k!{;ڗ;;=W+pN5]Ukeh?'($o$NڨAOͼ^ OhKn
:J{]!(
HmQނuKَ*.ee}(PChl~1gw雉<`5!Fi`9W˯b5itKy>*chN@B`K"38GϾ3q13RaȺm8?Bwz*cIKݓ&=<j28_HϫY"E[7b(V<{ڀlInŖ1(Idxē.h;iU}3;:2tA@Bx>6n@ HES~M*pTS,r0kұ|!L,6Gb˙9Yc7&Io0)1/U˟̍2Ci3Chjd*FO,}G'esP'%,ceJ061WNVFXAN?ެUo$ڍ߼uK'	)ӀA^x`e?n\y
`I	h*P&+_~ꝁ}=Gd8e("VNvɬ,FTp6aqQXѨEGԮ`~obS3žcq%P{٣y;GOE̭o]po|~C#&kZP8a!(p$bvdVɍ[dc$Beŝ*K"ذIq(D@7qV`
0t|	8z~C[._10`![d:/o
,7EpBvl/W#pmNp\kVѸ츠hEg'w*%N	I9dZLĞRqlo6{Kap}X{5#`ٙoɀzPV_
WuǍ͹gQ쥻9fqy{/u+"ߒ κc8S	kqM6P:q9:0d%i4U:ans,.H$6MϺ'm&?Я[ƻ+:f}&EԑᾜhǀON}J:Dg/ LA={)ӿwphy!D Ɔ$^uVO !<Nw520SՕ7ԹC!dj<#d[SOZOZl;"{QdBz%yާPچ|?nqȢ'D&	sM{Cjʳ[F.&ίY+Q9,wYY@*C[wQV/̕v[(ht-m
>yx!~r9b0;E&O('ooWDc<lwi8@MI,Iª0w
I	:9!-1hOş~i؞=b-VOdWKg,Oբ"{dP1DҽQ_1@^,JhIJ-u
%X\ƹډ+k6<7I&s ZS=vYmu赩D su*ن
72ó|sh!Uu]%^DGa1L^_\S{p@Hk:xo|+;x݂䄌#0Ӄs@dax[ ?dMny-<Cd&M<}ǪmXq3W^jg~z01ʇ@G|<LVc49/D"7(]D9HZR5	%^LLJfCt).)A=iw!J9rr9X73ÎqyK!}|\6kY`j0|caqJ2vP4(Fj4b-r;? o"q܊t1dczz`[$(fAU퓓]8k"20[@ `oxM¸n	8]V҃x	zRoc^5yȨ 'ǩmːSx'<\_#IRPZ[0#ʸ;6J~sp؍&l@"g7+jLE:+dt-b'0YC4AFł6De5Ih&݊t<T96T}CGudk˵[*fQ^ERe{=oz+{gN"^]n깤asֿxH.CĪ.6"̞!OF[sHk14'[nc[瓲iK	r,q;K]%V^8腆-P*͗eyW;GJǒ\8żGL"\[M)1|
Mtk/E9|}#FX:rV̻G$+ 2w$ؾ!q7#"`'h!QShrhťMX!SUwC'Ex&6QM0ώD/s\av@;}˙6z}	@``UdwZ\ TE&㳁ʳęž(JNR&7^qblNZ$,'a8&y>^[8섴tֆu;0|2"4dWd2*N	Ϻz>MO"TM";5@T&y$h `>q1Zlב^V,f$JwGK2~.XǌxGN%UJS65OgUޗ}=瘥g,2IȕwXoK<T̺de SSԕ	(Ǿ=xbɶk.UޘJ?%W@޻iǪQ)6Z$Zc
'E@c$ G'u>!5-l~7sDUpokk#F9$u6&aS;p\G|g'-UT?EtʢibqI@EzOSZx @Z5R>M?!~aXMG,fs<}!.jVF[I(inq,*@KZ%K*$ZM}.Rk=3;Ev@QFOuܮPG2y<q׍E5I[ocJ\72ƹl^	ȷ;SF+MaIrBlC[\
\$º3'	-tG*kƌpFܕc2\Myެ"ܓXfҚw+7:wD1$`~g0bEn |@>+ro0=6»E:XY~wZ-V7e-z_B$+gdCvUwKo
9dd'j"1ޜSCJ.r84.>;q+{W=XyH*:XގJ/uWI+uF+?҉䄷
öZO?V_I3ܵ1~H`ez$$to뎂/̮T:ٜ\%@gf)I!(%N޵*f]7D*"ȋp.R_QJ\bo*(j~5fvn0%šXLj[$hL]=4hnma.IAt:k )EZTܶCK"IbH2
<{  ח>,%3k#n8srIw+|eZTE4F5<w$a)ޭ˽LU(WƺP>C^JQB2kⶍ$kael۫^`PrfAo܎ Bρd~:	" ܄B?@]}@g*١޾?./S^)Y-Vp|q`; ]W+)~8ͧݢ'$j'*fɰ
_4OS VoX4pjɾQ8D'He޸0m;JۣEr`í%p$To6=9jVd̄DtDgGhv&NW)^i'hHFC<\%Ht?^FE,~qֶv눜s;
kT=C<J^iU(njY[[_ZOj;ṶZ߿%OY[C3aT5<!ئ5HbH+P CrTo:DBeڥrZZVdNFn:m%FcMw
sN	٬ ^~f0@jǻۉC)IJLY5;T:S͑1	qd1$,pu	qAQB߹A#!qepӂ@Q͚򈏱萢/)h8X1
EFېeK|ZE=CB84ш*u3򞾞Z`1<.|Si뜪c>H,iԑȸĢF>"U,#,"c;1Wͱ%4:;[nV
EK@q>˝Z-7BG/&4Kcخ^E[*"=n4)T]gdR(FQ9PJ]XT?N*rf-+_-E7T5M22QHM
5 V?+v
5CoЍ:gBT#DeKEowcv[D0v5xu.3|bygT.S~Cm^);VkQ9nA?oQEMi?$ȏԎy{jF͏ٍ2t&D~	Og6Fi9W}"rEC:c v`H[Qju$=.-V[bj]N[Ho&`H]qf*U~ m°ר,GRX{pM#䁄5{ymR#]t̪سm.sOTYg:d'<||e?+r~6I@'Kg:cC#>VZA)7?rdՇq#Wa;!gB3K:3zu)"VRq/]I11b'|X.d{j"+Ffr~U)?0!0%@h|@Drhyyr&E( qzqlpZF/5xw^ݟg<VOJk6ݳfG56_!G8iTP@wQI},l(X1GF]jaAG7XKS ]O5? Hp.R*QS*:՜_ڿ?a2wQ?.) r$oW҇Wa"7#-S-lVD"L`uzcYds3BꦾG-PW*z $ifBRRi;|)-/7jb,Nc2Vj`zm}'vlҭ`aCR%#iׅq6PbhR3yU}tv*)%oub7?~oweE@DK|uoh;둖p]0;Y{miߜ;.Cix=d6gcu9k F$&t%:x3Ө
e
'*sO@cnT՚۟/S?!)Σ2}&cl-T%QsD	VYhΡ+̬V0'e1in:`Ի3 qxQTh/2J sս{5J9#1j?/C6Pw#guB:~oL $Yx͚K5%?axҝKX7y>\o[÷;8XxLzO'\7Vy[qP@ˡuht|zND"4|֯%d
I*,|ؗaس6ͳ:Dvl|Ƹ&bI$_!V>6~ړ{Ion/m811-DwU/YK&K	z\5D	A=OLXoS?O0"AgSm)ک0sίX!:d8D>kK(Q&z%óU90>?xhovz'_ʚxl;%Ta8:F&b0e9BG7rh-_ @Yʶ@Sy^v2L(EP0j.a(I(JeG4&&Cytb̏gp_4hzuTE:e=ju#b$v]oOHS)ywtFOty3#KɫeJR\ǫiH>I0bY-(Z5{%0ԒNfJFIϓ/ j	@bcoLe:@#՝?Tv Qe^!KuZPb=t@$bYUWs;dr.WCWYK
}fev0Y+ )1D`˄vW,s3k9eQB y5_QyIr,Gk.S1?VoF6S]G-M
 oxdbvv[@`D?i͓?z]vW0-9R`l>1}BKD㒑6MR>gi3S8|W&zmW<P8p>@B_!J鵟z[o]fT~#] 0b2GF)DU>" U`'Ffu5I"~ˢ]$r}IE<ia#vsHSpk0m@^wh6m<bzh^/$!͆Cވ(EsxPf'OcBTr'bnB!{E%r!RUPZ*,zAqqG.I9bH~5݂vFT3-UB*eK4x>,F15q=o[U0sFz?`ʈrkz(6@// SPDX-License-Identifier: GPL-2.0-or-later
/*
 *  Driver for the Conexant CX23885/7/8 PCIe bridge
 *
 *  CX23888 Integrated Consumer Infrared Controller
 *
 *  Copyright (C) 2009  Andy Walls <awalls@md.metrocast.net>
 */

#include "cx23885.h"
#include "cx23888-ir.h"

#include <linux/kfifo.h>
#include <linux/slab.h>

#include <media/v4l2-device.h>
#include <media/rc-core.h>

static unsigned int ir_888_debug;
module_param(ir_888_debug, int, 0644);
MODULE_PARM_DESC(ir_888_debug, "enable debug messages [CX23888 IR controller]");

#define CX23888_IR_REG_BASE	0x170000
/*
 * These CX23888 register offsets have a straightforward one to one mapping
 * to the CX23885 register offsets of 0x200 through 0x218
 */
#define CX23888_IR_CNTRL_REG	0x170000
#define CNTRL_WIN_3_3	0x00000000
#define CNTRL_WIN_4_3	0x00000001
#define CNTRL_WIN_3_4	0x00000002
#define CNTRL_WIN_4_4	0x00000003
#define CNTRL_WIN	0x00000003
#define CNTRL_EDG_NONE	0x00000000
#define CNTRL_EDG_FALL	0x00000004
#define CNTRL_EDG_RISE	0x00000008
#define CNTRL_EDG_BOTH	0x0000000C
#define CNTRL_EDG	0x0000000C
#define CNTRL_DMD	0x00000010
#define CNTRL_MOD	0x00000020
#define CNTRL_RFE	0x00000040
#define CNTRL_TFE	0x00000080
#define CNTRL_RXE	0x00000100
#define CNTRL_TXE	0x00000200
#define CNTRL_RIC	0x00000400
#define CNTRL_TIC	0x00000800
#define CNTRL_CPL	0x00001000
#define CNTRL_LBM	0x00002000
#define CNTRL_R		0x00004000
/* CX23888 specific control flag */
#define CNTRL_IVO	0x00008000

#define CX23888_IR_TXCLK_REG	0x170004
#define TXCLK_TCD	0x0000FFFF

#define CX23888_IR_RXCLK_REG	0x170008
#define RXCLK_RCD	0x0000FFFF

#define CX23888_IR_CDUTY_REG	0x17000C
#define CDUTY_CDC	0x0000000F

#define CX23888_IR_STATS_REG	0x170010
#define STATS_RTO	0x00000001
#define STATS_ROR	0x00000002
#define STATS_RBY	0x00000004
#define STATS_TBY	0x00000008
#define STATS_RSR	0x00000010
#define STATS_TSR	0x00000020

#define CX23888_IR_IRQEN_REG	0x170014
#define IRQEN_RTE	0x00000001
#define IRQEN_ROE	0x00000002
#define IRQEN_RSE	0x00000010
#define IRQEN_TSE	0x00000020

#define CX23888_IR_FILTR_REG	0x170018
#define FILTR_LPF	0x0000FFFF

/* This register doesn't follow the pattern; it's 0x23C on a CX23885 */
#define CX23888_IR_FIFO_REG	0x170040
#define FIFO_RXTX	0x0000FFFF
#define FIFO_RXTX_LVL	0x00010000
#define FIFO_RXTX_RTO	0x0001FFFF
#define FIFO_RX_NDV	0x00020000
#define FIFO_RX_DEPTH	8
#define FIFO_TX_DEPTH	8

/* CX23888 unique registers */
#define CX23888_IR_SEEDP_REG	0x17001C
#define CX23888_IR_TIMOL_REG	0x170020
#define CX23888_IR_WAKE0_REG	0x170024
#define CX23888_IR_WAKE1_REG	0x170028
#define CX23888_IR_WAKE2_REG	0x17002C
#define CX23888_IR_MASK0_REG	0x170030
#define CX23888_IR_MASK1_REG	0x170034
#define CX23888_IR_MAKS2_REG	0x170038
#define CX23888_IR_DPIPG_REG	0x17003C
#define CX23888_IR_LEARN_REG	0x170044

#define CX23888_VIDCLK_FREQ	108000000 /* 108 MHz, BT.656 */
#define CX23888_IR_REFCLK_FREQ	(CX23888_VIDCLK_FREQ / 2)

/*
 * We use this union internally for convenience, but callers to tx_write
 * and rx_read will be expecting records of type struct ir_raw_event.
 * Always ensure the size of this union is dictated by struct ir_raw_event.
 */
union cx23888_ir_fifo_rec {
	u32 hw_fifo_data;
	struct ir_raw_event ir_core_data;
};

#define CX23888_IR_RX_KFIFO_SIZE    (256 * sizeof(union cx23888_ir_fifo_rec))
#define CX23888_IR_TX_KFIFO_SIZE    (256 * sizeof(union cx23888_ir_fifo_rec))

struct cx23888_ir_state {
	struct v4l2_subdev sd;
	struct cx23885_dev *dev;

	struct v4l2_subdev_ir_parameters rx_params;
	struct mutex rx_params_lock;
	atomic_t rxclk_divider;
	atomic_t rx_invert;

	struct kfifo rx_kfifo;
	spinlock_t rx_kfifo_lock;

	struct v4l2_subdev_ir_parameters tx_params;
	struct mutex tx_params_lock;
	atomic_t txclk_divider;
};

static inline struct cx23888_ir_state *to_state(struct v4l2_subdev *sd)
{
	return v4l2_get_subdevdata(sd);
}

/*
 * IR register block read and write functions
 */
static
inline int cx23888_ir_write4(struct cx23885_dev *dev, u32 addr, u32 value)
{
	cx_write(addr, value);
	return 0;
}

static inline u32 cx23888_ir_read4(struct cx23885_dev *dev, u32 addr)
{
	return cx_read(addr);
}

static inline int cx23888_ir_and_or4(struct cx23885_dev *dev, u32 addr,
				     u32 and_mask, u32 or_value)
{
	cx_andor(addr, ~and_mask, or_value);
	return 0;
}

/*
 * Rx and Tx Clock Divider register computations
 *
 * Note the largest clock divider value of 0xffff corresponds to:
 *	(0xffff + 1) * 1000 / 108/2 MHz = 1,213,629.629... ns
 * which fits in 21 bits, so we'll use unsigned int for time arguments.
 */
static inline u16 count_to_clock_divider(unsigned int d)
{
	if (d > RXCLK_RCD + 1)
		d = RXCLK_RCD;
	else if (d < 2)
		d = 1;
	else
		d--;
	return (u16) d;
}

static inline u16 carrier_freq_to_clock_divider(unsigned int freq)
{
	return count_to_clock_divider(
			  DIV_ROUND_CLOSEST(CX23888_IR_REFCLK_FREQ, freq * 16));
}

static inline unsigned int clock_divider_to_carrier_freq(unsigned int divider)
{
	return DIV_ROUND_CLOSEST(CX23888_IR_REFCLK_FREQ, (divider + 1) * 16);
}

static inline unsigned int clock_divider_to_freq(unsigned int divider,
						 unsigned int rollovers)
{
	return DIV_ROUND_CLOSEST(CX23888_IR_REFCLK_FREQ,
				 (divider + 1) * rollovers);
}

/*
 * Low Pass Filter register calculations
 *
 * Note the largest count value of 0xffff corresponds to:
 *	0xffff * 1000 / 108/2 MHz = 1,213,611.11... ns
 * which fits in 21 bits, so we'll use unsigned int for time arguments.
 */
static inline u16 count_to_lpf_count(unsigned int d)
{
	if (d > FILTR_LPF)
		d = FILTR_LPF;
	else if (d < 4)
		d = 0;
	return (u16) d;
}

static inline u16 ns_to_lpf_count(unsigned int ns)
{
	return count_to_lpf_count(
		DIV_ROUND_CLOSEST(CX23888_IR_REFCLK_FREQ / 1000000 * ns, 1000));
}

static inline unsigned int lpf_count_to_ns(unsigned int count)
{
	/* Duration of the Low Pass Filter rejection window in ns */
	return DIV_ROUND_CLOSEST(count * 1000,
				 CX23888_IR_REFCLK_FREQ / 1000000);
}

static inline unsigned int lpf_count_to_us(unsigned int count)
{
	/* Duration of the Low Pass Filter rejection window in us */
	return DIV_ROUND_CLOSEST(count, CX23888_IR_REFCLK_FREQ / 1000000);
}

/*
 * FIFO register pulse width count computations
 */
static u32 clock_divider_to_resolution(u16 divider)
{
	/*
	 * Resolution is the duration of 1 tick of the readable portion of
	 * of the pulse width counter as read from the FIFO.  The two lsb's are
	 * not readable, hence the << 2.  This function returns ns.
	 */
	return DIV_ROUND_CLOSEST((1 << 2)  * ((u32) divider + 1) * 1000,
				 CX23888_IR_REFCLK_FREQ / 1000000);
}

static u64 pulse_width_count_to_ns(u16 count, u16 divider)
{
	u64 n;
	u32 rem;

	/*
	 * The 2 lsb's of the pulse width timer count are not readable, hence
	 * the (count << 2) | 0x3
	 */
	n = (((u64) count << 2) | 0x3) * (divider + 1) * 1000; /* millicycles */
	rem = do_div(n, CX23888_IR_REFCLK_FREQ / 1000000);     /* / MHz => ns */
	if (rem >= CX23888_IR_REFCLK_FREQ / 1000000 / 2)
		n++;
	return n;
}

static unsigned int pulse_width_count_to_us(u16 count, u16 divider)
{
	u64 n;
	u32 rem;

	/*
	 * The 2 lsb's of the pulse width timer count are not readable, hence
	 * the (count << 2) | 0x3
	 */
	n = (((u64) count << 2) | 0x3) * (divider + 1);    /* cycles      */
	rem = do_div(n, CX23888_IR_REFCLK_FREQ / 1000000); /* / MHz => us */
	if (rem >= CX23888_IR_REFCLK_FREQ / 1000000 / 2)
		n++;
	return (unsigned int) n;
}

/*
 * Pulse Clocks computations: Combined Pulse Width Count & Rx Clock Counts
 *
 * The total pulse clock count is an 18 bit pulse width timer count as the most
 * significant part and (up to) 16 bit clock divider count as a modulus.
 * When the Rx clock divider ticks down to 0, it increments the 18 bit pulse
 * width timer count's least significant bit.
 */
static u64 ns_to_pulse_clocks(u32 ns)
{
	u64 clocks;
	u32 rem;
	clocks = CX23888_IR_REFCLK_FREQ / 1000000 * (u64) ns; /* millicycles  */
	rem = do_div(clocks, 1000);                         /* /1000 = cycles */
	if (rem >= 1000 / 2)
		clocks++;
	return clocks;
}

static u16 pulse_clocks_to_clock_divider(u64 count)
{
	do_div(count, (FIFO_RXTX << 2) | 0x3);

	/* net result needs to be rounded down and decremented by 1 */
	if (count > RXCLK_RCD + 1)
		count = RXCLK_RCD;
	else if (count < 2)
		count = 1;
	else
		count--;
	return (u16) count;
}

/*
 * IR Control Register helpers
 */
enum tx_fifo_watermark {
	TX_FIFO_HALF_EMPTY = 0,
	TX_FIFO_EMPTY      = CNTRL_TIC,
};

enum rx_fifo_watermark {
	RX_FIFO_HALF_FULL = 0,
	RX_FIFO_NOT_EMPTY = CNTRL_RIC,
};

static inline void control_tx_irq_watermark(struct cx23885_dev *dev,
					    enum tx_fifo_watermark level)
{
	cx23888_ir_and_or4(dev, CX23888_IR_CNTRL_REG, ~CNTRL_TIC, level);
}

static inline void control_rx_irq_watermark(struct cx23885_dev *dev,
					    enum rx_fifo_watermark level)
{
	cx23888_ir_and_or4(dev, CX23888_IR_CNTRL_REG, ~CNTRL_RIC, level);
}

static inline void control_tx_enable(struct cx23885_dev *dev, bool enable)
{
	cx23888_ir_and_or4(dev, CX23888_IR_CNTRL_REG, ~(CNTRL_TXE | CNTRL_TFE),
			   enable ? (CNTRL_TXE | CNTRL_TFE) : 0);
}

static inline void control_rx_enable(struct cx23885_dev *dev, bool enable)
{
	cx23888_ir_and_or4(dev, CX23888_IR_CNTRL_REG, ~(CNTRL_RXE | CNTRL_RFE),
			   enable ? (CNTRL_RXE | CNTRL_RFE) : 0);
}

static inline void control_tx_modulation_enable(struct cx23885_dev *dev,
						bool enable)
{
	cx23888_ir_and_or4(dev, CX23888_IR_CNTRL_REG, ~CNTRL_MOD,
			   enable ? CNTRL_MOD : 0);
}

static inline void control_rx_demodulation_enable(struct cx23885_dev *dev,
						  bool enable)
{
	cx23888_ir_and_or4(dev, CX23888_IR_CNTRL_REG, ~CNTRL_DMD,
			   enable ? CNTRL_DMD : 0);
}

static inline void control_rx_s_edge_detection(struct cx23885_dev *dev,
					       u32 edge_types)
{
	cx23888_ir_and_or4(dev, CX23888_IR_CNTRL_REG, ~CNTRL_EDG_BOTH,
			   edge_types