// Seed: 487686486
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    output wire id_2,
    input wand id_3,
    input supply0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wor id_7
    , id_10,
    output tri0 id_8
);
  tri1 id_11 = 1, id_12, id_13, id_14;
  assign id_10 = 1 == 1 <= 1'd0;
  wand id_15 = 1;
  wire id_16;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input wire id_2,
    input supply0 id_3,
    output tri0 id_4
);
  id_6(
      id_1, 1, id_1
  );
  wire id_7 = id_2;
  assign id_7 = 1'b0;
  module_0(
      id_3, id_1, id_7, id_2, id_3, id_0, id_7, id_1, id_0
  );
  wire id_8;
endmodule
