Analysis & Synthesis report for PTARM
Fri Jun 24 17:28:38 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |ptarm|arm_iu_datapath:iu|sMEtoWB_o.ctrlWb.wb_sel
 10. State Machine - |ptarm|arm_iu_datapath:iu|sEXtoME_o.ctrlWb.wb_sel
 11. State Machine - |ptarm|arm_iu_datapath:iu|sEXtoME_o.ctrlMe.wb_pc_sel
 12. State Machine - |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlWb.wb_sel
 13. State Machine - |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlMe.wb_pc_sel
 14. State Machine - |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlEx.op2_sel
 15. State Machine - |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlEx.sh_type
 16. State Machine - |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlEx.sh_op
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (No Restructuring Performed)
 24. Source assignments for arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1|altsyncram_qsg1:auto_generated
 25. Source assignments for arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__2|altsyncram_qsg1:auto_generated
 26. Source assignments for arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__3|altsyncram_qsg1:auto_generated
 27. Source assignments for arm_iu_datapath:iu|LPM_DIVIDE:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider
 28. Source assignments for UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register
 29. Source assignments for UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register
 30. Source assignments for arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_0|altsyncram_sl71:auto_generated
 31. Source assignments for arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_1|altsyncram_sl71:auto_generated
 32. Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_0|altsyncram_g1i1:auto_generated
 33. Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_1|altsyncram_g1i1:auto_generated
 34. Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_0|altsyncram_i1i1:auto_generated
 35. Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_1|altsyncram_i1i1:auto_generated
 36. Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_0|altsyncram_h1i1:auto_generated
 37. Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_1|altsyncram_h1i1:auto_generated
 38. Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_0|altsyncram_j1i1:auto_generated
 39. Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_1|altsyncram_j1i1:auto_generated
 40. Source assignments for arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_atp:auto_generated|altsyncram_4b81:altsyncram2
 41. Source assignments for arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_9tp:auto_generated|altsyncram_0b81:altsyncram2
 42. Parameter Settings for User Entity Instance: arm_iu_datapath:iu|BootROM:boot
 43. Parameter Settings for User Entity Instance: arm_iu_datapath:iu|SPM:spms
 44. Parameter Settings for User Entity Instance: arm_iu_datapath:iu|iu_controller:brains
 45. Parameter Settings for User Entity Instance: arm_iu_datapath:iu|pc_adder:addPC
 46. Parameter Settings for User Entity Instance: arm_iu_datapath:iu|register_file:reg
 47. Parameter Settings for User Entity Instance: arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1
 48. Parameter Settings for User Entity Instance: arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__2
 49. Parameter Settings for User Entity Instance: arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__3
 50. Parameter Settings for User Entity Instance: arm_iu_datapath:iu|addsub:timer_adder
 51. Parameter Settings for User Entity Instance: arm_iu_datapath:iu|alu:al_unit
 52. Parameter Settings for User Entity Instance: arm_iu_datapath:iu|comparator:deadline_compare
 53. Parameter Settings for User Entity Instance: arm_iu_datapath:iu|LPM_DIVIDE:div32
 54. Parameter Settings for User Entity Instance: Gateway:uart_controller
 55. Parameter Settings for User Entity Instance: Gateway:uart_controller|Register:cIn
 56. Parameter Settings for User Entity Instance: Gateway:uart_controller|Register:cOut
 57. Parameter Settings for User Entity Instance: Gateway:uart_controller|Register:dIn
 58. Parameter Settings for User Entity Instance: Gateway:uart_controller|Register:dOut
 59. Parameter Settings for User Entity Instance: UART:uart0
 60. Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX
 61. Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|IORegister:IOR
 62. Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|Counter:TxDivCounter
 63. Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|Counter:TxDivCounter|Register:Register
 64. Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|Counter:TxBitCounter
 65. Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|Counter:TxBitCounter|Register:Register
 66. Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|ShiftRegister:TxShift
 67. Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register
 68. Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|Reverse:TxReverse
 69. Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|ParityGen:TxParityGen
 70. Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX
 71. Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|IORegister:IOR
 72. Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|Counter:RxDivCounter
 73. Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|Counter:RxDivCounter|Register:Register
 74. Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|Counter:RxBitCounter
 75. Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|Counter:RxBitCounter|Register:Register
 76. Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|ShiftRegister:RxShift
 77. Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register
 78. Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|Reverse:RxReverse
 79. Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|Register:RXTR
 80. Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|ParityGen:RxParityGen
 81. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_0
 82. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_1
 83. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_0
 84. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_1
 85. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_0
 86. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_1
 87. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_0
 88. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_1
 89. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_0
 90. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_1
 91. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_0
 92. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_1
 93. Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|multiplier:mul32|lpm_mult:Mult0
 94. altsyncram Parameter Settings by Entity Instance
 95. altshift_taps Parameter Settings by Entity Instance
 96. lpm_mult Parameter Settings by Entity Instance
 97. Port Connectivity Checks: "UART:uart0|UAReceiver:RX|ParityGen:RxParityGen"
 98. Port Connectivity Checks: "UART:uart0|UAReceiver:RX|Register:RXTR"
 99. Port Connectivity Checks: "UART:uart0|UAReceiver:RX|ShiftRegister:RxShift"
100. Port Connectivity Checks: "UART:uart0|UAReceiver:RX|Counter:RxBitCounter"
101. Port Connectivity Checks: "UART:uart0|UAReceiver:RX|Counter:RxDivCounter"
102. Port Connectivity Checks: "UART:uart0|UAReceiver:RX|IORegister:IOR"
103. Port Connectivity Checks: "UART:uart0|UATransmitter:TX|ParityGen:TxParityGen"
104. Port Connectivity Checks: "UART:uart0|UATransmitter:TX|Reverse:TxReverse"
105. Port Connectivity Checks: "UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register"
106. Port Connectivity Checks: "UART:uart0|UATransmitter:TX|ShiftRegister:TxShift"
107. Port Connectivity Checks: "UART:uart0|UATransmitter:TX|Counter:TxBitCounter"
108. Port Connectivity Checks: "UART:uart0|UATransmitter:TX|Counter:TxDivCounter"
109. Port Connectivity Checks: "UART:uart0|UATransmitter:TX|IORegister:IOR"
110. Port Connectivity Checks: "Gateway:uart_controller|Register:dOut"
111. Port Connectivity Checks: "Gateway:uart_controller|Register:dIn"
112. Port Connectivity Checks: "Gateway:uart_controller|Register:cOut"
113. Port Connectivity Checks: "Gateway:uart_controller|Register:cIn"
114. Port Connectivity Checks: "arm_iu_datapath:iu|addsub:timer_adder"
115. Port Connectivity Checks: "arm_iu_datapath:iu|BootROM:boot"
116. Port Connectivity Checks: "arm_iu_datapath:iu"
117. Post-Synthesis Netlist Statistics for Top Partition
118. Elapsed Time Per Partition
119. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 24 17:28:38 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; PTARM                                       ;
; Top-level Entity Name              ; ptarm                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,520                                       ;
;     Total combinational functions  ; 4,141                                       ;
;     Dedicated logic registers      ; 2,464                                       ;
; Total registers                    ; 2464                                        ;
; Total pins                         ; 120                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,168,872                                   ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; PTARM              ; PTARM              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Parallel Synthesis                                                         ; Off                ; On                 ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                              ; Library ;
+----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------+---------+
; ../syn/core/multiplier.vhdl            ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/multiplier.vhdl                                         ;         ;
; ../syn/uart/UATransmitter.v            ; yes             ; User Verilog HDL File                                 ; C:/PTARM/syn/uart/UATransmitter.v                                         ;         ;
; ../syn/uart/UART.v                     ; yes             ; User Verilog HDL File                                 ; C:/PTARM/syn/uart/UART.v                                                  ;         ;
; ../syn/uart/UAReceiver.v               ; yes             ; User Verilog HDL File                                 ; C:/PTARM/syn/uart/UAReceiver.v                                            ;         ;
; ../syn/uart/ShiftRegister.v            ; yes             ; User Verilog HDL File                                 ; C:/PTARM/syn/uart/ShiftRegister.v                                         ;         ;
; ../syn/uart/Reverse.v                  ; yes             ; User Verilog HDL File                                 ; C:/PTARM/syn/uart/Reverse.v                                               ;         ;
; ../syn/uart/Register.v                 ; yes             ; User Verilog HDL File                                 ; C:/PTARM/syn/uart/Register.v                                              ;         ;
; ../syn/uart/ParityGen.v                ; yes             ; User Verilog HDL File                                 ; C:/PTARM/syn/uart/ParityGen.v                                             ;         ;
; ../syn/uart/IORegister.v               ; yes             ; User Verilog HDL File                                 ; C:/PTARM/syn/uart/IORegister.v                                            ;         ;
; ../syn/uart/HardRegister.v             ; yes             ; User Verilog HDL File                                 ; C:/PTARM/syn/uart/HardRegister.v                                          ;         ;
; ../syn/uart/Gateway.v                  ; yes             ; User Verilog HDL File                                 ; C:/PTARM/syn/uart/Gateway.v                                               ;         ;
; ../syn/uart/Counter.v                  ; yes             ; User Verilog HDL File                                 ; C:/PTARM/syn/uart/Counter.v                                               ;         ;
; ../syn/uart/Const.v                    ; yes             ; User Verilog HDL File                                 ; C:/PTARM/syn/uart/Const.v                                                 ;         ;
; ../syn/core/timer_64bit_ns.vhdl        ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/timer_64bit_ns.vhdl                                     ;         ;
; ../syn/core/timer_32.vhdl              ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/timer_32.vhdl                                           ;         ;
; ../syn/core/sram2.vhdl                 ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/sram2.vhdl                                              ;         ;
; ../syn/core/shifter.vhdl               ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/shifter.vhdl                                            ;         ;
; ../syn/core/register_file.vhdl         ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/register_file.vhdl                                      ;         ;
; ../syn/core/pc_adder.vhdl              ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/pc_adder.vhdl                                           ;         ;
; ../syn/core/comparator.vhdl            ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/comparator.vhdl                                         ;         ;
; ../syn/core/BootROM.vhdl               ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/BootROM.vhdl                                            ;         ;
; ../syn/core/arm_iu_datapath.vhdl       ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/arm_iu_datapath.vhdl                                    ;         ;
; ../syn/core/arm_iu_controller.vhdl     ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/arm_iu_controller.vhdl                                  ;         ;
; ../syn/core/arm_defs.vhdl              ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/arm_defs.vhdl                                           ;         ;
; ../syn/core/alu.vhdl                   ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/alu.vhdl                                                ;         ;
; ../syn/core/addsub.vhdl                ; yes             ; User VHDL File                                        ; C:/PTARM/syn/core/addsub.vhdl                                             ;         ;
; ../syn/PTARM.vhdl                      ; yes             ; User VHDL File                                        ; C:/PTARM/syn/PTARM.vhdl                                                   ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal151.inc                         ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc        ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                             ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                           ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_qsg1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/altsyncram_qsg1.tdf                                   ;         ;
; lpm_divide.tdf                         ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                        ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                    ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_dvs.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/lpm_divide_dvs.tdf                                    ;         ;
; db/sign_div_unsign_19i.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/sign_div_unsign_19i.tdf                               ;         ;
; db/alt_u_div_urf.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/alt_u_div_urf.tdf                                     ;         ;
; db/add_sub_7pc.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/add_sub_7pc.tdf                                       ;         ;
; db/add_sub_8pc.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/add_sub_8pc.tdf                                       ;         ;
; db/altsyncram_sl71.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/altsyncram_sl71.tdf                                   ;         ;
; db/PTARM.ram0_BootROM_e14b031a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/PTARM/de2-115/db/PTARM.ram0_BootROM_e14b031a.hdl.mif                   ;         ;
; db/altsyncram_g1i1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/altsyncram_g1i1.tdf                                   ;         ;
; db/PTARM.ram0_SPM_a0697244.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/PTARM/de2-115/db/PTARM.ram0_SPM_a0697244.hdl.mif                       ;         ;
; db/decode_msa.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/decode_msa.tdf                                        ;         ;
; db/mux_6nb.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/mux_6nb.tdf                                           ;         ;
; db/altsyncram_i1i1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/altsyncram_i1i1.tdf                                   ;         ;
; db/PTARM.ram2_SPM_a0697244.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/PTARM/de2-115/db/PTARM.ram2_SPM_a0697244.hdl.mif                       ;         ;
; db/altsyncram_h1i1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/altsyncram_h1i1.tdf                                   ;         ;
; db/PTARM.ram1_SPM_a0697244.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/PTARM/de2-115/db/PTARM.ram1_SPM_a0697244.hdl.mif                       ;         ;
; db/altsyncram_j1i1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/altsyncram_j1i1.tdf                                   ;         ;
; db/PTARM.ram3_SPM_a0697244.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/PTARM/de2-115/db/PTARM.ram3_SPM_a0697244.hdl.mif                       ;         ;
; altshift_taps.tdf                      ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift_taps.tdf     ;         ;
; lpm_counter.inc                        ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_compare.inc                        ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; lpm_constant.inc                       ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/shift_taps_atp.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/shift_taps_atp.tdf                                    ;         ;
; db/altsyncram_4b81.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/altsyncram_4b81.tdf                                   ;         ;
; db/cntr_6pf.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/cntr_6pf.tdf                                          ;         ;
; db/cmpr_ogc.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/cmpr_ogc.tdf                                          ;         ;
; db/shift_taps_9tp.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/shift_taps_9tp.tdf                                    ;         ;
; db/altsyncram_0b81.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/altsyncram_0b81.tdf                                   ;         ;
; db/cntr_4pf.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/cntr_4pf.tdf                                          ;         ;
; lpm_mult.tdf                           ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                        ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                           ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                           ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                           ; yes             ; Megafunction                                          ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/PTARM/de2-115/db/mult_7dt.tdf                                          ;         ;
+----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 5,520          ;
;                                             ;                ;
; Total combinational functions               ; 4141           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2138           ;
;     -- 3 input functions                    ; 1550           ;
;     -- <=2 input functions                  ; 453            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3275           ;
;     -- arithmetic mode                      ; 866            ;
;                                             ;                ;
; Total registers                             ; 2464           ;
;     -- Dedicated logic registers            ; 2464           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 120            ;
; Total memory bits                           ; 2168872        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 6              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2896           ;
; Total fan-out                               ; 29802          ;
; Average fan-out                             ; 4.09           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                  ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ptarm                                                ; 4141 (94)         ; 2464 (117)   ; 2168872     ; 6            ; 0       ; 3         ; 120  ; 0            ; |ptarm                                                                                                                                                                                                               ; work         ;
;    |Gateway:uart_controller|                          ; 28 (7)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|Gateway:uart_controller                                                                                                                                                                                       ; work         ;
;       |Register:cIn|                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|Gateway:uart_controller|Register:cIn                                                                                                                                                                          ; work         ;
;       |Register:cOut|                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|Gateway:uart_controller|Register:cOut                                                                                                                                                                         ; work         ;
;       |Register:dIn|                                  ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|Gateway:uart_controller|Register:dIn                                                                                                                                                                          ; work         ;
;       |Register:dOut|                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|Gateway:uart_controller|Register:dOut                                                                                                                                                                         ; work         ;
;    |UART:uart0|                                       ; 74 (0)            ; 49 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0                                                                                                                                                                                                    ; work         ;
;       |UAReceiver:RX|                                 ; 40 (9)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UAReceiver:RX                                                                                                                                                                                      ; work         ;
;          |Counter:RxBitCounter|                       ; 9 (1)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UAReceiver:RX|Counter:RxBitCounter                                                                                                                                                                 ; work         ;
;             |Register:Register|                       ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UAReceiver:RX|Counter:RxBitCounter|Register:Register                                                                                                                                               ; work         ;
;          |Counter:RxDivCounter|                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UAReceiver:RX|Counter:RxDivCounter                                                                                                                                                                 ; work         ;
;             |Register:Register|                       ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UAReceiver:RX|Counter:RxDivCounter|Register:Register                                                                                                                                               ; work         ;
;          |IORegister:IOR|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UAReceiver:RX|IORegister:IOR                                                                                                                                                                       ; work         ;
;          |Register:RXTR|                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UAReceiver:RX|Register:RXTR                                                                                                                                                                        ; work         ;
;          |ShiftRegister:RxShift|                      ; 11 (11)           ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UAReceiver:RX|ShiftRegister:RxShift                                                                                                                                                                ; work         ;
;             |HardRegister:SHIFT.Register|             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register                                                                                                                                    ; work         ;
;       |UATransmitter:TX|                              ; 34 (6)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UATransmitter:TX                                                                                                                                                                                   ; work         ;
;          |Counter:TxBitCounter|                       ; 9 (1)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UATransmitter:TX|Counter:TxBitCounter                                                                                                                                                              ; work         ;
;             |Register:Register|                       ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UATransmitter:TX|Counter:TxBitCounter|Register:Register                                                                                                                                            ; work         ;
;          |Counter:TxDivCounter|                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UATransmitter:TX|Counter:TxDivCounter                                                                                                                                                              ; work         ;
;             |Register:Register|                       ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UATransmitter:TX|Counter:TxDivCounter|Register:Register                                                                                                                                            ; work         ;
;          |IORegister:IOR|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UATransmitter:TX|IORegister:IOR                                                                                                                                                                    ; work         ;
;          |ShiftRegister:TxShift|                      ; 10 (10)           ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UATransmitter:TX|ShiftRegister:TxShift                                                                                                                                                             ; work         ;
;             |HardRegister:SHIFT.Register|             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register                                                                                                                                 ; work         ;
;    |arm_iu_datapath:iu|                               ; 3945 (1672)       ; 2280 (1565)  ; 2168872     ; 6            ; 0       ; 3         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu                                                                                                                                                                                            ; work         ;
;       |BootROM:boot|                                  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|BootROM:boot                                                                                                                                                                               ; work         ;
;          |altsyncram:my_Rom_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_0                                                                                                                                                       ; work         ;
;             |altsyncram_sl71:auto_generated|          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_0|altsyncram_sl71:auto_generated                                                                                                                        ; work         ;
;          |altsyncram:my_Rom_rtl_1|                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_1                                                                                                                                                       ; work         ;
;             |altsyncram_sl71:auto_generated|          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_1|altsyncram_sl71:auto_generated                                                                                                                        ; work         ;
;       |SPM:spms|                                      ; 21 (2)            ; 16 (0)       ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms                                                                                                                                                                                   ; work         ;
;          |altsyncram:RAM0_rtl_0|                      ; 4 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_0                                                                                                                                                             ; work         ;
;             |altsyncram_g1i1:auto_generated|          ; 4 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_0|altsyncram_g1i1:auto_generated                                                                                                                              ; work         ;
;                |decode_msa:decode2|                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_0|altsyncram_g1i1:auto_generated|decode_msa:decode2                                                                                                           ; work         ;
;          |altsyncram:RAM0_rtl_1|                      ; 0 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_1                                                                                                                                                             ; work         ;
;             |altsyncram_g1i1:auto_generated|          ; 0 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_1|altsyncram_g1i1:auto_generated                                                                                                                              ; work         ;
;          |altsyncram:RAM1_rtl_0|                      ; 5 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_0                                                                                                                                                             ; work         ;
;             |altsyncram_h1i1:auto_generated|          ; 5 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_0|altsyncram_h1i1:auto_generated                                                                                                                              ; work         ;
;                |decode_msa:decode2|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_0|altsyncram_h1i1:auto_generated|decode_msa:decode2                                                                                                           ; work         ;
;          |altsyncram:RAM1_rtl_1|                      ; 0 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_1                                                                                                                                                             ; work         ;
;             |altsyncram_h1i1:auto_generated|          ; 0 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_1|altsyncram_h1i1:auto_generated                                                                                                                              ; work         ;
;          |altsyncram:RAM2_rtl_0|                      ; 5 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_0                                                                                                                                                             ; work         ;
;             |altsyncram_i1i1:auto_generated|          ; 5 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_0|altsyncram_i1i1:auto_generated                                                                                                                              ; work         ;
;                |decode_msa:decode2|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_0|altsyncram_i1i1:auto_generated|decode_msa:decode2                                                                                                           ; work         ;
;          |altsyncram:RAM2_rtl_1|                      ; 0 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_1                                                                                                                                                             ; work         ;
;             |altsyncram_i1i1:auto_generated|          ; 0 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_1|altsyncram_i1i1:auto_generated                                                                                                                              ; work         ;
;          |altsyncram:RAM3_rtl_0|                      ; 5 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_0                                                                                                                                                             ; work         ;
;             |altsyncram_j1i1:auto_generated|          ; 5 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_0|altsyncram_j1i1:auto_generated                                                                                                                              ; work         ;
;                |decode_msa:decode2|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_0|altsyncram_j1i1:auto_generated|decode_msa:decode2                                                                                                           ; work         ;
;          |altsyncram:RAM3_rtl_1|                      ; 0 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_1                                                                                                                                                             ; work         ;
;             |altsyncram_j1i1:auto_generated|          ; 0 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_1|altsyncram_j1i1:auto_generated                                                                                                                              ; work         ;
;       |addsub:timer_adder|                            ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|addsub:timer_adder                                                                                                                                                                         ; work         ;
;       |alu:al_unit|                                   ; 272 (272)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|alu:al_unit                                                                                                                                                                                ; work         ;
;       |comparator:deadline_compare|                   ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|comparator:deadline_compare                                                                                                                                                                ; work         ;
;       |iu_controller:brains|                          ; 322 (322)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|iu_controller:brains                                                                                                                                                                       ; work         ;
;       |lpm_divide:div32|                              ; 1077 (0)          ; 571 (0)      ; 40          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32                                                                                                                                                                           ; work         ;
;          |lpm_divide_dvs:auto_generated|              ; 1077 (0)          ; 571 (0)      ; 40          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated                                                                                                                                             ; work         ;
;             |sign_div_unsign_19i:divider|             ; 1077 (0)          ; 571 (0)      ; 40          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider                                                                                                                 ; work         ;
;                |alt_u_div_urf:divider|                ; 1077 (1070)       ; 571 (568)    ; 40          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider                                                                                           ; work         ;
;                   |add_sub_8pc:add_sub_1|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|add_sub_8pc:add_sub_1                                                                     ; work         ;
;                   |altshift_taps:DFFQuotient_rtl_0|   ; 5 (0)             ; 2 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_0                                                           ; work         ;
;                      |shift_taps_atp:auto_generated|  ; 5 (0)             ; 2 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_atp:auto_generated                             ; work         ;
;                         |altsyncram_4b81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_atp:auto_generated|altsyncram_4b81:altsyncram2 ; work         ;
;                         |cntr_6pf:cntr1|              ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_atp:auto_generated|cntr_6pf:cntr1              ; work         ;
;                   |altshift_taps:DFFQuotient_rtl_1|   ; 1 (0)             ; 1 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_1                                                           ; work         ;
;                      |shift_taps_9tp:auto_generated|  ; 1 (0)             ; 1 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_9tp:auto_generated                             ; work         ;
;                         |altsyncram_0b81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_9tp:auto_generated|altsyncram_0b81:altsyncram2 ; work         ;
;                         |cntr_4pf:cntr1|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_9tp:auto_generated|cntr_4pf:cntr1              ; work         ;
;       |multiplier:mul32|                              ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|multiplier:mul32                                                                                                                                                                           ; work         ;
;          |lpm_mult:Mult0|                             ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|multiplier:mul32|lpm_mult:Mult0                                                                                                                                                            ; work         ;
;             |mult_7dt:auto_generated|                 ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|multiplier:mul32|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                    ; work         ;
;       |register_file:reg|                             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|register_file:reg                                                                                                                                                                          ; work         ;
;          |altsyncram:REGFILE[0][31]__1|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1                                                                                                                                             ; work         ;
;             |altsyncram_qsg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1|altsyncram_qsg1:auto_generated                                                                                                              ; work         ;
;          |altsyncram:REGFILE[0][31]__2|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__2                                                                                                                                             ; work         ;
;             |altsyncram_qsg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__2|altsyncram_qsg1:auto_generated                                                                                                              ; work         ;
;          |altsyncram:REGFILE[0][31]__3|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__3                                                                                                                                             ; work         ;
;             |altsyncram_qsg1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__3|altsyncram_qsg1:auto_generated                                                                                                              ; work         ;
;       |shifter:shift|                                 ; 336 (336)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|shifter:shift                                                                                                                                                                              ; work         ;
;       |timer_32:cycle_counter|                        ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|timer_32:cycle_counter                                                                                                                                                                     ; work         ;
;       |timer_32:inst_counter|                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|timer_32:inst_counter                                                                                                                                                                      ; work         ;
;       |timer_64bit_ns:clock|                          ; 61 (61)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ptarm|arm_iu_datapath:iu|timer_64bit_ns:clock                                                                                                                                                                       ; work         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; Name                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_0|altsyncram_sl71:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768  ; db/PTARM.ram0_BootROM_e14b031a.hdl.mif ;
; arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_1|altsyncram_sl71:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768  ; db/PTARM.ram0_BootROM_e14b031a.hdl.mif ;
; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_0|altsyncram_g1i1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; db/PTARM.ram0_SPM_a0697244.hdl.mif     ;
; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_1|altsyncram_g1i1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; db/PTARM.ram0_SPM_a0697244.hdl.mif     ;
; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_0|altsyncram_h1i1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; db/PTARM.ram1_SPM_a0697244.hdl.mif     ;
; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_1|altsyncram_h1i1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; db/PTARM.ram1_SPM_a0697244.hdl.mif     ;
; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_0|altsyncram_i1i1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; db/PTARM.ram2_SPM_a0697244.hdl.mif     ;
; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_1|altsyncram_i1i1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; db/PTARM.ram2_SPM_a0697244.hdl.mif     ;
; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_0|altsyncram_j1i1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; db/PTARM.ram3_SPM_a0697244.hdl.mif     ;
; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_1|altsyncram_j1i1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; db/PTARM.ram3_SPM_a0697244.hdl.mif     ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_atp:auto_generated|altsyncram_4b81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 8            ; 3            ; 8            ; 24     ; None                                   ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_9tp:auto_generated|altsyncram_0b81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 8            ; 2            ; 8            ; 16     ; None                                   ;
; arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1|altsyncram_qsg1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048   ; None                                   ;
; arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__2|altsyncram_qsg1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048   ; None                                   ;
; arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__3|altsyncram_qsg1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048   ; None                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ptarm|arm_iu_datapath:iu|sMEtoWB_o.ctrlWb.wb_sel                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------+--------------------------------+--------------------------------+-------------------------------+---------------------------------------+-------------------------------+-------------------------------+---------------------------------+------------------------------------+-----------------------------------+-------------------------------------+
; Name                                  ; sMEtoWB_o.ctrlWb.wb_sel.WbSPSR ; sMEtoWB_o.ctrlWb.wb_sel.WbCPSR ; sMEtoWB_o.ctrlWb.wb_sel.WbPC4 ; sMEtoWB_o.ctrlWb.wb_sel.WbExceptionPC ; sMEtoWB_o.ctrlWb.wb_sel.WbDiv ; sMEtoWB_o.ctrlWb.wb_sel.WbMul ; sMEtoWB_o.ctrlWb.wb_sel.WbTimer ; sMEtoWB_o.ctrlWb.wb_sel.WbThreadID ; sMEtoWB_o.ctrlWb.wb_sel.WbMemData ; sMEtoWB_o.ctrlWb.wb_sel.WbALUresult ;
+---------------------------------------+--------------------------------+--------------------------------+-------------------------------+---------------------------------------+-------------------------------+-------------------------------+---------------------------------+------------------------------------+-----------------------------------+-------------------------------------+
; sMEtoWB_o.ctrlWb.wb_sel.WbALUresult   ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 0                                   ;
; sMEtoWB_o.ctrlWb.wb_sel.WbMemData     ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 1                                 ; 1                                   ;
; sMEtoWB_o.ctrlWb.wb_sel.WbThreadID    ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 1                                  ; 0                                 ; 1                                   ;
; sMEtoWB_o.ctrlWb.wb_sel.WbTimer       ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 1                               ; 0                                  ; 0                                 ; 1                                   ;
; sMEtoWB_o.ctrlWb.wb_sel.WbMul         ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 1                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sMEtoWB_o.ctrlWb.wb_sel.WbDiv         ; 0                              ; 0                              ; 0                             ; 0                                     ; 1                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sMEtoWB_o.ctrlWb.wb_sel.WbExceptionPC ; 0                              ; 0                              ; 0                             ; 1                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sMEtoWB_o.ctrlWb.wb_sel.WbPC4         ; 0                              ; 0                              ; 1                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sMEtoWB_o.ctrlWb.wb_sel.WbCPSR        ; 0                              ; 1                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sMEtoWB_o.ctrlWb.wb_sel.WbSPSR        ; 1                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
+---------------------------------------+--------------------------------+--------------------------------+-------------------------------+---------------------------------------+-------------------------------+-------------------------------+---------------------------------+------------------------------------+-----------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ptarm|arm_iu_datapath:iu|sEXtoME_o.ctrlWb.wb_sel                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------+--------------------------------+--------------------------------+-------------------------------+---------------------------------------+-------------------------------+-------------------------------+---------------------------------+------------------------------------+-----------------------------------+-------------------------------------+
; Name                                  ; sEXtoME_o.ctrlWb.wb_sel.WbSPSR ; sEXtoME_o.ctrlWb.wb_sel.WbCPSR ; sEXtoME_o.ctrlWb.wb_sel.WbPC4 ; sEXtoME_o.ctrlWb.wb_sel.WbExceptionPC ; sEXtoME_o.ctrlWb.wb_sel.WbDiv ; sEXtoME_o.ctrlWb.wb_sel.WbMul ; sEXtoME_o.ctrlWb.wb_sel.WbTimer ; sEXtoME_o.ctrlWb.wb_sel.WbThreadID ; sEXtoME_o.ctrlWb.wb_sel.WbMemData ; sEXtoME_o.ctrlWb.wb_sel.WbALUresult ;
+---------------------------------------+--------------------------------+--------------------------------+-------------------------------+---------------------------------------+-------------------------------+-------------------------------+---------------------------------+------------------------------------+-----------------------------------+-------------------------------------+
; sEXtoME_o.ctrlWb.wb_sel.WbALUresult   ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 0                                   ;
; sEXtoME_o.ctrlWb.wb_sel.WbMemData     ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 1                                 ; 1                                   ;
; sEXtoME_o.ctrlWb.wb_sel.WbThreadID    ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 1                                  ; 0                                 ; 1                                   ;
; sEXtoME_o.ctrlWb.wb_sel.WbTimer       ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 1                               ; 0                                  ; 0                                 ; 1                                   ;
; sEXtoME_o.ctrlWb.wb_sel.WbMul         ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 1                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sEXtoME_o.ctrlWb.wb_sel.WbDiv         ; 0                              ; 0                              ; 0                             ; 0                                     ; 1                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sEXtoME_o.ctrlWb.wb_sel.WbExceptionPC ; 0                              ; 0                              ; 0                             ; 1                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sEXtoME_o.ctrlWb.wb_sel.WbPC4         ; 0                              ; 0                              ; 1                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sEXtoME_o.ctrlWb.wb_sel.WbCPSR        ; 0                              ; 1                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sEXtoME_o.ctrlWb.wb_sel.WbSPSR        ; 1                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
+---------------------------------------+--------------------------------+--------------------------------+-------------------------------+---------------------------------------+-------------------------------+-------------------------------+---------------------------------+------------------------------------+-----------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ptarm|arm_iu_datapath:iu|sEXtoME_o.ctrlMe.wb_pc_sel                                                                                    ;
+----------------------------------------+----------------------------------+------------------------------------+----------------------------------------+
; Name                                   ; sEXtoME_o.ctrlMe.wb_pc_sel.MePC4 ; sEXtoME_o.ctrlMe.wb_pc_sel.MeRdVal ; sEXtoME_o.ctrlMe.wb_pc_sel.MeALUresult ;
+----------------------------------------+----------------------------------+------------------------------------+----------------------------------------+
; sEXtoME_o.ctrlMe.wb_pc_sel.MeALUresult ; 0                                ; 0                                  ; 0                                      ;
; sEXtoME_o.ctrlMe.wb_pc_sel.MeRdVal     ; 0                                ; 1                                  ; 1                                      ;
; sEXtoME_o.ctrlMe.wb_pc_sel.MePC4       ; 1                                ; 0                                  ; 1                                      ;
+----------------------------------------+----------------------------------+------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlWb.wb_sel                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------+--------------------------------+--------------------------------+-------------------------------+---------------------------------------+-------------------------------+-------------------------------+---------------------------------+------------------------------------+-----------------------------------+-------------------------------------+
; Name                                  ; sDEtoEX_o.ctrlWb.wb_sel.WbSPSR ; sDEtoEX_o.ctrlWb.wb_sel.WbCPSR ; sDEtoEX_o.ctrlWb.wb_sel.WbPC4 ; sDEtoEX_o.ctrlWb.wb_sel.WbExceptionPC ; sDEtoEX_o.ctrlWb.wb_sel.WbDiv ; sDEtoEX_o.ctrlWb.wb_sel.WbMul ; sDEtoEX_o.ctrlWb.wb_sel.WbTimer ; sDEtoEX_o.ctrlWb.wb_sel.WbThreadID ; sDEtoEX_o.ctrlWb.wb_sel.WbMemData ; sDEtoEX_o.ctrlWb.wb_sel.WbALUresult ;
+---------------------------------------+--------------------------------+--------------------------------+-------------------------------+---------------------------------------+-------------------------------+-------------------------------+---------------------------------+------------------------------------+-----------------------------------+-------------------------------------+
; sDEtoEX_o.ctrlWb.wb_sel.WbALUresult   ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 0                                   ;
; sDEtoEX_o.ctrlWb.wb_sel.WbMemData     ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 1                                 ; 1                                   ;
; sDEtoEX_o.ctrlWb.wb_sel.WbThreadID    ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 1                                  ; 0                                 ; 1                                   ;
; sDEtoEX_o.ctrlWb.wb_sel.WbTimer       ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 1                               ; 0                                  ; 0                                 ; 1                                   ;
; sDEtoEX_o.ctrlWb.wb_sel.WbMul         ; 0                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 1                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sDEtoEX_o.ctrlWb.wb_sel.WbDiv         ; 0                              ; 0                              ; 0                             ; 0                                     ; 1                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sDEtoEX_o.ctrlWb.wb_sel.WbExceptionPC ; 0                              ; 0                              ; 0                             ; 1                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sDEtoEX_o.ctrlWb.wb_sel.WbPC4         ; 0                              ; 0                              ; 1                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sDEtoEX_o.ctrlWb.wb_sel.WbCPSR        ; 0                              ; 1                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
; sDEtoEX_o.ctrlWb.wb_sel.WbSPSR        ; 1                              ; 0                              ; 0                             ; 0                                     ; 0                             ; 0                             ; 0                               ; 0                                  ; 0                                 ; 1                                   ;
+---------------------------------------+--------------------------------+--------------------------------+-------------------------------+---------------------------------------+-------------------------------+-------------------------------+---------------------------------+------------------------------------+-----------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlMe.wb_pc_sel                                                                                    ;
+----------------------------------------+----------------------------------+------------------------------------+----------------------------------------+
; Name                                   ; sDEtoEX_o.ctrlMe.wb_pc_sel.MePC4 ; sDEtoEX_o.ctrlMe.wb_pc_sel.MeRdVal ; sDEtoEX_o.ctrlMe.wb_pc_sel.MeALUresult ;
+----------------------------------------+----------------------------------+------------------------------------+----------------------------------------+
; sDEtoEX_o.ctrlMe.wb_pc_sel.MeALUresult ; 0                                ; 0                                  ; 0                                      ;
; sDEtoEX_o.ctrlMe.wb_pc_sel.MeRdVal     ; 0                                ; 1                                  ; 1                                      ;
; sDEtoEX_o.ctrlMe.wb_pc_sel.MePC4       ; 1                                ; 0                                  ; 1                                      ;
+----------------------------------------+----------------------------------+------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlEx.op2_sel                                                                                                                                                                                                                                                   ;
+-----------------------------------------+------------------------------------+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+--------------------------------------+---------------------------------------+
; Name                                    ; sDEtoEX_o.ctrlEx.op2_sel.ExOp2VAL4 ; sDEtoEX_o.ctrlEx.op2_sel.ExOp2InstCount ; sDEtoEX_o.ctrlEx.op2_sel.ExOp2TIMER ; sDEtoEX_o.ctrlEx.op2_sel.ExOP2PC ; sDEtoEX_o.ctrlEx.op2_sel.ExOp2IMM12 ; sDEtoEX_o.ctrlEx.op2_sel.ExOp2SIMM24 ; sDEtoEX_o.ctrlEx.op2_sel.ExOp2Shifter ;
+-----------------------------------------+------------------------------------+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+--------------------------------------+---------------------------------------+
; sDEtoEX_o.ctrlEx.op2_sel.ExOp2Shifter   ; 0                                  ; 0                                       ; 0                                   ; 0                                ; 0                                   ; 0                                    ; 0                                     ;
; sDEtoEX_o.ctrlEx.op2_sel.ExOp2SIMM24    ; 0                                  ; 0                                       ; 0                                   ; 0                                ; 0                                   ; 1                                    ; 1                                     ;
; sDEtoEX_o.ctrlEx.op2_sel.ExOp2IMM12     ; 0                                  ; 0                                       ; 0                                   ; 0                                ; 1                                   ; 0                                    ; 1                                     ;
; sDEtoEX_o.ctrlEx.op2_sel.ExOP2PC        ; 0                                  ; 0                                       ; 0                                   ; 1                                ; 0                                   ; 0                                    ; 1                                     ;
; sDEtoEX_o.ctrlEx.op2_sel.ExOp2TIMER     ; 0                                  ; 0                                       ; 1                                   ; 0                                ; 0                                   ; 0                                    ; 1                                     ;
; sDEtoEX_o.ctrlEx.op2_sel.ExOp2InstCount ; 0                                  ; 1                                       ; 0                                   ; 0                                ; 0                                   ; 0                                    ; 1                                     ;
; sDEtoEX_o.ctrlEx.op2_sel.ExOp2VAL4      ; 1                                  ; 0                                       ; 0                                   ; 0                                ; 0                                   ; 0                                    ; 1                                     ;
+-----------------------------------------+------------------------------------+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+--------------------------------------+---------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlEx.sh_type                                                                                                                         ;
+--------------------------------------+------------------------------------+------------------------------------+--------------------------------------+------------------------------------+
; Name                                 ; sDEtoEX_o.ctrlEx.sh_type.styp_sreg ; sDEtoEX_o.ctrlEx.sh_type.styp_simm ; sDEtoEX_o.ctrlEx.sh_type.styp_immrot ; sDEtoEX_o.ctrlEx.sh_type.styp_none ;
+--------------------------------------+------------------------------------+------------------------------------+--------------------------------------+------------------------------------+
; sDEtoEX_o.ctrlEx.sh_type.styp_none   ; 0                                  ; 0                                  ; 0                                    ; 0                                  ;
; sDEtoEX_o.ctrlEx.sh_type.styp_immrot ; 0                                  ; 0                                  ; 1                                    ; 1                                  ;
; sDEtoEX_o.ctrlEx.sh_type.styp_simm   ; 0                                  ; 1                                  ; 0                                    ; 1                                  ;
; sDEtoEX_o.ctrlEx.sh_type.styp_sreg   ; 1                                  ; 0                                  ; 0                                    ; 1                                  ;
+--------------------------------------+------------------------------------+------------------------------------+--------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlEx.sh_op                                                                                                                                                                              ;
+----------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+----------------------------------+
; Name                             ; sDEtoEX_o.ctrlEx.sh_op.sOp_srrx ; sDEtoEX_o.ctrlEx.sh_op.sOp_sror ; sDEtoEX_o.ctrlEx.sh_op.sOp_sasr ; sDEtoEX_o.ctrlEx.sh_op.sOp_slsr ; sDEtoEX_o.ctrlEx.sh_op.sOp_slsl ; sDEtoEX_o.ctrlEx.sh_op.sOp_snone ;
+----------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+----------------------------------+
; sDEtoEX_o.ctrlEx.sh_op.sOp_snone ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                ;
; sDEtoEX_o.ctrlEx.sh_op.sOp_slsl  ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 1                                ;
; sDEtoEX_o.ctrlEx.sh_op.sOp_slsr  ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 1                                ;
; sDEtoEX_o.ctrlEx.sh_op.sOp_sasr  ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 1                                ;
; sDEtoEX_o.ctrlEx.sh_op.sOp_sror  ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 1                                ;
; sDEtoEX_o.ctrlEx.sh_op.sOp_srrx  ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                                ;
+----------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register|Out[9] ; yes                                                              ; yes                                        ;
; UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register|Out[8] ; yes                                                              ; yes                                        ;
; UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register|Out[7] ; yes                                                              ; yes                                        ;
; UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register|Out[6] ; yes                                                              ; yes                                        ;
; UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register|Out[5] ; yes                                                              ; yes                                        ;
; UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register|Out[4] ; yes                                                              ; yes                                        ;
; UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register|Out[3] ; yes                                                              ; yes                                        ;
; UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register|Out[8]    ; yes                                                              ; yes                                        ;
; UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register|Out[0]    ; yes                                                              ; yes                                        ;
; UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register|Out[9]    ; yes                                                              ; yes                                        ;
; UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register|Out[6]    ; yes                                                              ; yes                                        ;
; UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register|Out[5]    ; yes                                                              ; yes                                        ;
; UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register|Out[3]    ; yes                                                              ; yes                                        ;
; UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register|Out[2]    ; yes                                                              ; yes                                        ;
; UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register|Out[1]    ; yes                                                              ; yes                                        ;
; UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register|Out[4]    ; yes                                                              ; yes                                        ;
; UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register|Out[7]    ; yes                                                              ; yes                                        ;
; UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register|Out[2] ; yes                                                              ; yes                                        ;
; UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register|Out[1] ; yes                                                              ; yes                                        ;
; UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register|Out[0] ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+--------------------------------------------------------+------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                         ;
+--------------------------------------------------------+------------------------------------------------------------+
; arm_iu_datapath:iu|sIFtoDE_o.ctrlPipe.exception        ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[0].cpsr.tid[0,1]          ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[0].cpsr.mode[0..4]        ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[0].cpsr.idb.f             ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[0].cpsr.idb.i             ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[0].cpsr.idb.a             ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[0].cpsr.e                 ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[0].cpsr.ge[0..3]          ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[0].cpsr.q                 ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[1].cpsr.tid[0]            ; Stuck at VCC due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[1].cpsr.tid[1]            ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[1].cpsr.mode[0..4]        ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[1].cpsr.idb.f             ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[1].cpsr.idb.i             ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[1].cpsr.idb.a             ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[1].cpsr.e                 ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[1].cpsr.ge[0..3]          ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[1].cpsr.q                 ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[2].cpsr.tid[0]            ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[2].cpsr.tid[1]            ; Stuck at VCC due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[2].cpsr.mode[0..4]        ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[2].cpsr.idb.f             ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[2].cpsr.idb.i             ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[2].cpsr.idb.a             ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[2].cpsr.e                 ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[2].cpsr.ge[0..3]          ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[2].cpsr.q                 ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[3].cpsr.tid[0,1]          ; Stuck at VCC due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[3].cpsr.mode[0..4]        ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[3].cpsr.idb.f             ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[3].cpsr.idb.i             ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[3].cpsr.idb.a             ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[3].cpsr.e                 ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[3].cpsr.ge[0..3]          ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[3].cpsr.q                 ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|timer_64bit_ns:clock|count[0,1]     ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sDEtoEX_o.ctrlPipe.exception        ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|timer_64bit_ns:clock|ns_l_4[0,1]    ; Stuck at GND due to stuck port data_in                     ;
; dinbus[22..31]                                         ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sDEtoEX_o.ctrlPipe.pc8[1]           ; Merged with arm_iu_datapath:iu|sDEtoEX_o.ctrlPipe.pc4[1]   ;
; arm_iu_datapath:iu|sDEtoEX_o.ctrlPipe.pc8[0]           ; Merged with arm_iu_datapath:iu|sDEtoEX_o.ctrlPipe.pc4[0]   ;
; arm_iu_datapath:iu|sDEtoEX_o.ctrlMe.cTime              ; Merged with arm_iu_datapath:iu|sDEtoEX_o.ctrlEx.alu_cc_sel ;
; arm_iu_datapath:iu|sDEtoEX_o.lsMult.hold_pc            ; Merged with arm_iu_datapath:iu|sDEtoEX_o.ctrlMe.hold_pc    ;
; arm_iu_datapath:iu|sCPUstate[3].spsr.ge[0..3]          ; Merged with arm_iu_datapath:iu|sCPUstate[3].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[3].spsr.idb.a             ; Merged with arm_iu_datapath:iu|sCPUstate[3].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[3].spsr.idb.f             ; Merged with arm_iu_datapath:iu|sCPUstate[3].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[3].spsr.idb.i             ; Merged with arm_iu_datapath:iu|sCPUstate[3].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[3].spsr.mode[0..4]        ; Merged with arm_iu_datapath:iu|sCPUstate[3].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[3].spsr.q                 ; Merged with arm_iu_datapath:iu|sCPUstate[3].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[2].spsr.ge[0..3]          ; Merged with arm_iu_datapath:iu|sCPUstate[2].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[2].spsr.idb.a             ; Merged with arm_iu_datapath:iu|sCPUstate[2].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[2].spsr.idb.f             ; Merged with arm_iu_datapath:iu|sCPUstate[2].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[2].spsr.idb.i             ; Merged with arm_iu_datapath:iu|sCPUstate[2].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[2].spsr.mode[0..4]        ; Merged with arm_iu_datapath:iu|sCPUstate[2].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[2].spsr.q                 ; Merged with arm_iu_datapath:iu|sCPUstate[2].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[1].spsr.ge[0..3]          ; Merged with arm_iu_datapath:iu|sCPUstate[1].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[1].spsr.idb.a             ; Merged with arm_iu_datapath:iu|sCPUstate[1].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[1].spsr.idb.f             ; Merged with arm_iu_datapath:iu|sCPUstate[1].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[1].spsr.idb.i             ; Merged with arm_iu_datapath:iu|sCPUstate[1].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[1].spsr.mode[0..4]        ; Merged with arm_iu_datapath:iu|sCPUstate[1].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[1].spsr.q                 ; Merged with arm_iu_datapath:iu|sCPUstate[1].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[0].spsr.ge[0..3]          ; Merged with arm_iu_datapath:iu|sCPUstate[0].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[0].spsr.idb.a             ; Merged with arm_iu_datapath:iu|sCPUstate[0].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[0].spsr.idb.f             ; Merged with arm_iu_datapath:iu|sCPUstate[0].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[0].spsr.idb.i             ; Merged with arm_iu_datapath:iu|sCPUstate[0].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[0].spsr.mode[0..4]        ; Merged with arm_iu_datapath:iu|sCPUstate[0].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[0].spsr.q                 ; Merged with arm_iu_datapath:iu|sCPUstate[0].spsr.e         ;
; arm_iu_datapath:iu|sCPUstate[0].spsr.e                 ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[1].spsr.e                 ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[2].spsr.e                 ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[3].spsr.e                 ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[3].spsr.tid[1]            ; Stuck at VCC due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[2].spsr.tid[1]            ; Stuck at VCC due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[1].spsr.tid[1]            ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[0].spsr.tid[1]            ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[3].spsr.tid[0]            ; Stuck at VCC due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[2].spsr.tid[0]            ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[1].spsr.tid[0]            ; Stuck at VCC due to stuck port data_in                     ;
; arm_iu_datapath:iu|sCPUstate[0].spsr.tid[0]            ; Stuck at GND due to stuck port data_in                     ;
; arm_iu_datapath:iu|sMEtoWB_o.ctrlWb.wb_sel.WbALUresult ; Lost fanout                                                ;
; arm_iu_datapath:iu|sMEtoWB_o.ctrlWb.wb_sel.WbMul       ; Lost fanout                                                ;
; arm_iu_datapath:iu|sMEtoWB_o.ctrlWb.wb_sel.WbDiv       ; Lost fanout                                                ;
; arm_iu_datapath:iu|sEXtoME_o.ctrlWb.wb_sel.WbALUresult ; Lost fanout                                                ;
; arm_iu_datapath:iu|sEXtoME_o.ctrlWb.wb_sel.WbMul       ; Lost fanout                                                ;
; arm_iu_datapath:iu|sEXtoME_o.ctrlWb.wb_sel.WbDiv       ; Lost fanout                                                ;
; arm_iu_datapath:iu|sEXtoME_o.ctrlMe.wb_pc_sel.MePC4    ; Lost fanout                                                ;
; arm_iu_datapath:iu|sDEtoEX_o.ctrlWb.wb_sel.WbALUresult ; Lost fanout                                                ;
; arm_iu_datapath:iu|sDEtoEX_o.ctrlMe.wb_pc_sel.MePC4    ; Lost fanout                                                ;
; arm_iu_datapath:iu|sDEtoEX_o.ctrlEx.op2_sel.ExOp2VAL4  ; Lost fanout                                                ;
; arm_iu_datapath:iu|timer_64bit_ns:clock|count[3]       ; Merged with arm_iu_datapath:iu|sthreadCounter[1]           ;
; arm_iu_datapath:iu|timer_64bit_ns:clock|count[2]       ; Merged with arm_iu_datapath:iu|sthreadCounter[0]           ;
; Total Number of Removed Registers = 160                ;                                                            ;
+--------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+--------------------------------------------------+---------------------------+---------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register            ;
+--------------------------------------------------+---------------------------+---------------------------------------------------+
; arm_iu_datapath:iu|sIFtoDE_o.ctrlPipe.exception  ; Stuck at GND              ; arm_iu_datapath:iu|sDEtoEX_o.ctrlPipe.exception   ;
;                                                  ; due to stuck port data_in ;                                                   ;
; arm_iu_datapath:iu|timer_64bit_ns:clock|count[0] ; Stuck at GND              ; arm_iu_datapath:iu|timer_64bit_ns:clock|ns_l_4[0] ;
;                                                  ; due to stuck port data_in ;                                                   ;
; arm_iu_datapath:iu|timer_64bit_ns:clock|count[1] ; Stuck at GND              ; arm_iu_datapath:iu|timer_64bit_ns:clock|ns_l_4[1] ;
;                                                  ; due to stuck port data_in ;                                                   ;
+--------------------------------------------------+---------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2464  ;
; Number of registers using Synchronous Clear  ; 186   ;
; Number of registers using Synchronous Load   ; 276   ;
; Number of registers using Asynchronous Clear ; 83    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1576  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; LEDG[1]~reg0                                                                                                                            ; 1       ;
; LEDG[3]~reg0                                                                                                                            ; 1       ;
; LEDG[5]~reg0                                                                                                                            ; 1       ;
; LEDG[7]~reg0                                                                                                                            ; 1       ;
; LEDG[8]~reg0                                                                                                                            ; 1       ;
; LEDR[1]~reg0                                                                                                                            ; 1       ;
; LEDR[3]~reg0                                                                                                                            ; 1       ;
; LEDR[5]~reg0                                                                                                                            ; 1       ;
; LEDR[7]~reg0                                                                                                                            ; 1       ;
; LEDR[9]~reg0                                                                                                                            ; 1       ;
; LEDR[11]~reg0                                                                                                                           ; 1       ;
; LEDR[13]~reg0                                                                                                                           ; 1       ;
; LEDR[15]~reg0                                                                                                                           ; 1       ;
; LEDR[17]~reg0                                                                                                                           ; 1       ;
; HEX0[1]~reg0                                                                                                                            ; 1       ;
; HEX0[2]~reg0                                                                                                                            ; 1       ;
; HEX0[4]~reg0                                                                                                                            ; 1       ;
; HEX0[5]~reg0                                                                                                                            ; 1       ;
; HEX1[0]~reg0                                                                                                                            ; 1       ;
; HEX1[3]~reg0                                                                                                                            ; 1       ;
; HEX1[6]~reg0                                                                                                                            ; 1       ;
; HEX2[1]~reg0                                                                                                                            ; 1       ;
; HEX2[2]~reg0                                                                                                                            ; 1       ;
; HEX2[4]~reg0                                                                                                                            ; 1       ;
; HEX2[5]~reg0                                                                                                                            ; 1       ;
; HEX3[0]~reg0                                                                                                                            ; 1       ;
; HEX3[3]~reg0                                                                                                                            ; 1       ;
; HEX3[6]~reg0                                                                                                                            ; 1       ;
; HEX4[1]~reg0                                                                                                                            ; 1       ;
; HEX4[2]~reg0                                                                                                                            ; 1       ;
; HEX4[4]~reg0                                                                                                                            ; 1       ;
; HEX4[5]~reg0                                                                                                                            ; 1       ;
; HEX5[0]~reg0                                                                                                                            ; 1       ;
; HEX5[3]~reg0                                                                                                                            ; 1       ;
; HEX5[6]~reg0                                                                                                                            ; 1       ;
; HEX6[1]~reg0                                                                                                                            ; 1       ;
; HEX6[2]~reg0                                                                                                                            ; 1       ;
; HEX6[4]~reg0                                                                                                                            ; 1       ;
; HEX6[5]~reg0                                                                                                                            ; 1       ;
; HEX7[0]~reg0                                                                                                                            ; 1       ;
; HEX7[3]~reg0                                                                                                                            ; 1       ;
; HEX7[6]~reg0                                                                                                                            ; 1       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[254] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[253] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[252] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[251] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[250] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[249] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[248] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[247] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[246] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[245] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[244] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[243] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[242] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[241] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[240] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[239] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[238] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[237] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[236] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[235] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[234] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[233] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[232] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[231] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[230] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[229] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[228] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[227] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[226] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[225] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[224] ; 2       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[255] ; 33      ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[218] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[217] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[216] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[215] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[214] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[213] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[212] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[211] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[210] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[209] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[208] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[207] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[206] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[205] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[204] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[203] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[202] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[201] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[200] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[199] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[198] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[197] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[196] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[195] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[194] ; 5       ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFDenominator[193] ; 5       ;
; Total number of inverted registers = 298*                                                                                               ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                               ; Megafunction                                                                                                                          ; Type       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------+
; arm_iu_datapath:iu|BootROM:boot|DO_A[0..31]                                                                                                                                 ; arm_iu_datapath:iu|BootROM:boot|my_Rom_rtl_0                                                                                          ; RAM        ;
; arm_iu_datapath:iu|BootROM:boot|DO_B[0..31]                                                                                                                                 ; arm_iu_datapath:iu|BootROM:boot|my_Rom_rtl_1                                                                                          ; RAM        ;
; arm_iu_datapath:iu|SPM:spms|DO_A[0..7]                                                                                                                                      ; arm_iu_datapath:iu|SPM:spms|RAM0_rtl_0                                                                                                ; RAM        ;
; arm_iu_datapath:iu|SPM:spms|DO_B[0..7]                                                                                                                                      ; arm_iu_datapath:iu|SPM:spms|RAM0_rtl_1                                                                                                ; RAM        ;
; arm_iu_datapath:iu|SPM:spms|DO_A[16..23]                                                                                                                                    ; arm_iu_datapath:iu|SPM:spms|RAM2_rtl_0                                                                                                ; RAM        ;
; arm_iu_datapath:iu|SPM:spms|DO_B[16..23]                                                                                                                                    ; arm_iu_datapath:iu|SPM:spms|RAM2_rtl_1                                                                                                ; RAM        ;
; arm_iu_datapath:iu|SPM:spms|DO_A[8..15]                                                                                                                                     ; arm_iu_datapath:iu|SPM:spms|RAM1_rtl_0                                                                                                ; RAM        ;
; arm_iu_datapath:iu|SPM:spms|DO_B[8..15]                                                                                                                                     ; arm_iu_datapath:iu|SPM:spms|RAM1_rtl_1                                                                                                ; RAM        ;
; arm_iu_datapath:iu|SPM:spms|DO_A[24..31]                                                                                                                                    ; arm_iu_datapath:iu|SPM:spms|RAM3_rtl_0                                                                                                ; RAM        ;
; arm_iu_datapath:iu|SPM:spms|DO_B[24..31]                                                                                                                                    ; arm_iu_datapath:iu|SPM:spms|RAM3_rtl_1                                                                                                ; RAM        ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFQuotient[90..93,122..125,154..157,186..189,218..221] ; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFQuotient_rtl_0 ; SHIFT_TAPS ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFNumerator[34..37,66..69,98..101,130..133,162..165]   ; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFQuotient_rtl_0 ; SHIFT_TAPS ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFQuotient[118..121,150..153,182..185,214..217]        ; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFQuotient_rtl_1 ; SHIFT_TAPS ;
; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFNumerator[38..41,70..73,102..105,134..137]           ; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFQuotient_rtl_1 ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sEXtoME_o.ALUresult[31]                                           ;
; 4:1                ; 55 bits   ; 110 LEs       ; 110 LEs              ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sIFtoDE_o.lsMult.currentAddr[25]                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sCPUstate[3].state[1]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sCPUstate[2].state[1]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sCPUstate[1].state[1]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sCPUstate[0].lsMult.valid                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ptarm|Gateway:uart_controller|Register:dOut|Out[1]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sEXtoME_o.ns_word[1]                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sEXtoME_o.ns_word[29]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ptarm|Gateway:uart_controller|Register:dIn|Out[1]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ptarm|arm_iu_datapath:iu|timer_32:cycle_counter|c[7]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ptarm|arm_iu_datapath:iu|timer_32:inst_counter|c[25]                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sIFtoDE_o.pc[1]                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sCPUstate[3].cpsr.cc.n                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sCPUstate[2].cpsr.cc.n                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sCPUstate[1].cpsr.cc.c                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sCPUstate[0].cpsr.cc.z                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ptarm|UART:uart0|UATransmitter:TX|Counter:TxBitCounter|Register:Register|Out[3]            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ptarm|dinbus[7]                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ptarm|UART:uart0|UAReceiver:RX|Counter:RxBitCounter|Register:Register|Out[3]               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ptarm|arm_iu_datapath:iu|sDEtoEX_o.lsMult.RegList[15]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ptarm|UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register|Out[2] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sCPUstate[3].npc[30]                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sCPUstate[2].npc[4]                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sCPUstate[1].npc[13]                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sCPUstate[0].npc[11]                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sMEtoWB_o.MemData[0]                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlMe.bForward                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlEx.deadline_disable                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlEx.test_and_set                                     ;
; 48:1               ; 4 bits    ; 128 LEs       ; 8 LEs                ; 120 LEs                ; Yes        ; |ptarm|arm_iu_datapath:iu|sDEtoEX_o.ctrlWb.wb_addr[2]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|ME_pc_wb_Mux[8]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|sDEtoEX_o                                                         ;
; 4:1                ; 67 bits   ; 134 LEs       ; 134 LEs              ; 0 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|Mux149                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|shifter:shift|shiftin                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|Mux491                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|SPM:spms|RAM1                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|sDEtoEX_o                                                         ;
; 5:1                ; 30 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|sIFtoDE_i.pc[28]                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|shifter:shift|shiftin                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|ME_memdata[24]                                                    ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|ME_memdata[11]                                                    ;
; 4:1                ; 45 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|shifter:shift|Selector78                                          ;
; 16:1               ; 32 bits   ; 320 LEs       ; 64 LEs               ; 256 LEs                ; No         ; |ptarm|arm_iu_datapath:iu|alu:al_unit|Mux45                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|shifter:shift|shiftin                                             ;
; 17:1               ; 32 bits   ; 352 LEs       ; 192 LEs              ; 160 LEs                ; No         ; |ptarm|arm_iu_datapath:iu|alu:al_unit|results[23]                                           ;
; 8:1                ; 19 bits   ; 95 LEs        ; 76 LEs               ; 19 LEs                 ; No         ; |ptarm|arm_iu_datapath:iu|EX_alu_op2_Mux[30]                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|EX_alu_op2_Mux[0]                                                 ;
; 8:1                ; 10 bits   ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |ptarm|arm_iu_datapath:iu|EX_alu_op2_Mux[10]                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|sDEtoEX_o                                                         ;
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; No         ; |ptarm|arm_iu_datapath:iu|iu_controller:brains|ctrl_o.DEtoReg.addr3[1]                      ;
; 11:1               ; 26 bits   ; 182 LEs       ; 156 LEs              ; 26 LEs                 ; No         ; |ptarm|arm_iu_datapath:iu|WB_reg_din_Mux[2]                                                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 96 LEs               ; 576 LEs                ; No         ; |ptarm|arm_iu_datapath:iu|alu:al_unit|\alu:t_op2[26]                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|WB_reg_din_Mux[0]                                                 ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|shifter:shift|Selector165                                         ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|WB_reg_din_Mux[16]                                                ;
; 13:1               ; 15 bits   ; 120 LEs       ; 45 LEs               ; 75 LEs                 ; No         ; |ptarm|arm_iu_datapath:iu|shifter:shift|Selector187                                         ;
; 14:1               ; 7 bits    ; 63 LEs        ; 28 LEs               ; 35 LEs                 ; No         ; |ptarm|arm_iu_datapath:iu|shifter:shift|shiftin                                             ;
; 15:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |ptarm|arm_iu_datapath:iu|shifter:shift|shiftin                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |ptarm|arm_iu_datapath:iu|shifter:shift|shiftin                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1|altsyncram_qsg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__2|altsyncram_qsg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__3|altsyncram_qsg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|LPM_DIVIDE:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[22]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[23]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[24]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[26]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[27]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[28]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[29]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[30]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[31]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[32]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[43]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[44]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[45]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[46]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[47]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[48]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[49]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[50]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[51]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[52]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[53]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[54]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[55]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[56]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[57]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[58]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[59]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[60]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[61]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[62]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[63]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[64]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[65]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[66]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[67]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[68]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[69]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[70]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[71]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[72]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[73]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[74]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[75]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[76]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[77]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[78]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[79]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[80]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[81]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[82]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[83]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[84]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[85]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[86]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[87]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[88]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[89]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[90]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[91]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[92]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[93]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[94]                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[95]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[96]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[97]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[98]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[99]                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[100]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[101]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[102]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[103]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[104]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[105]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[106]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[107]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[108]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[109]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[110]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[111]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[112]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[113]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[114]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[115]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[116]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[117]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[118]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[119]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[120]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[121]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[122]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[123]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[124]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[125]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[126]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[127]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[128]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[129]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[130]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[131]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[132]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[133]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[134]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[135]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[136]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[137]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[138]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[139]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[140]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[141]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[142]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[143]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[144]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[145]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[146]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[147]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[148]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[149]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[150]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[151]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[152]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[153]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[154]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[155]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[156]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[157]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[158]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[159]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[160]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[161]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[162]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[163]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[164]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[165]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[166]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[167]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[168]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[169]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[170]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[171]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[172]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[173]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[174]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[175]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[176]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[177]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[178]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[179]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[180]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[181]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[182]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[183]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[184]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[185]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[186]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[187]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[188]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[189]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[190]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[191]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[192]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[193]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[194]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[195]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[196]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[197]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[198]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[199]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[200]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[201]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[202]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[203]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[204]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[205]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[206]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[207]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[208]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[209]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[210]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[211]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[212]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[213]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[214]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[215]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[216]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[217]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[218]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[219]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[220]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[221]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[222]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[223]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[224]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[225]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[226]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[227]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[228]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[229]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[230]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[231]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[232]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[233]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[234]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[235]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[236]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[237]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[238]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[239]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[240]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[241]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[242]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[243]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[244]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[245]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[246]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[247]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[248]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[249]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[250]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[251]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[252]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[253]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[254]                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[255]                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register ;
+-------------------+-------+------+-------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; Out[9]~reg0                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; Out[8]~reg0                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; Out[7]~reg0                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; Out[6]~reg0                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; Out[5]~reg0                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; Out[4]~reg0                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; Out[3]~reg0                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; Out[2]~reg0                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; Out[1]~reg0                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; Out[0]~reg0                                                       ;
+-------------------+-------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register ;
+-------------------+-------+------+----------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                             ;
+-------------------+-------+------+----------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; Out[9]~reg0                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; Out[8]~reg0                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; Out[7]~reg0                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; Out[6]~reg0                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; Out[5]~reg0                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; Out[4]~reg0                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; Out[3]~reg0                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; Out[2]~reg0                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; Out[1]~reg0                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; Out[0]~reg0                                                    ;
+-------------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_0|altsyncram_sl71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_1|altsyncram_sl71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_0|altsyncram_g1i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_1|altsyncram_g1i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_0|altsyncram_i1i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_1|altsyncram_i1i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_0|altsyncram_h1i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_1|altsyncram_h1i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_0|altsyncram_j1i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_1|altsyncram_j1i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_atp:auto_generated|altsyncram_4b81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_9tp:auto_generated|altsyncram_0b81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_iu_datapath:iu|BootROM:boot ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; datawidth      ; 32    ; Signed Integer                                      ;
; addrwidth      ; 10    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_iu_datapath:iu|SPM:spms ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; powersize      ; 15    ; Signed Integer                                  ;
; datawidth      ; 32    ; Signed Integer                                  ;
; threadbits     ; 2     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_iu_datapath:iu|iu_controller:brains ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; datawidth      ; 32    ; Signed Integer                                              ;
; addrwidth      ; 32    ; Signed Integer                                              ;
; regaddrwidth   ; 4     ; Signed Integer                                              ;
; threadbits     ; 2     ; Signed Integer                                              ;
; spmpowersize   ; 15    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_iu_datapath:iu|pc_adder:addPC ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; datawidth      ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_iu_datapath:iu|register_file:reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; datawidth      ; 32    ; Signed Integer                                           ;
; addrwidth      ; 4     ; Signed Integer                                           ;
; threadbits     ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 6                    ; Untyped                                            ;
; NUMWORDS_A                         ; 64                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                            ;
; WIDTHAD_B                          ; 6                    ; Untyped                                            ;
; NUMWORDS_B                         ; 64                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_qsg1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__2 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 6                    ; Untyped                                            ;
; NUMWORDS_A                         ; 64                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                            ;
; WIDTHAD_B                          ; 6                    ; Untyped                                            ;
; NUMWORDS_B                         ; 64                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_qsg1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__3 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 6                    ; Untyped                                            ;
; NUMWORDS_A                         ; 64                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                            ;
; WIDTHAD_B                          ; 6                    ; Untyped                                            ;
; NUMWORDS_B                         ; 64                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_qsg1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_iu_datapath:iu|addsub:timer_adder ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; datawidth      ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_iu_datapath:iu|alu:al_unit ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; datawidth      ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_iu_datapath:iu|comparator:deadline_compare ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm_iu_datapath:iu|LPM_DIVIDE:div32 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                         ;
; LPM_WIDTHD             ; 32             ; Signed Integer                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 8              ; Signed Integer                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 9              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_dvs ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Gateway:uart_controller ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CWidth         ; 8     ; Signed Integer                              ;
; WWidth         ; 32    ; Signed Integer                              ;
; AWidth         ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Gateway:uart_controller|Register:cIn ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; Width          ; 1     ; Signed Integer                                           ;
; Initial        ; X     ; Unsigned Binary                                          ;
; AsyncReset     ; 0     ; Signed Integer                                           ;
; AsyncSet       ; 0     ; Signed Integer                                           ;
; ResetValue     ; 0     ; Unsigned Binary                                          ;
; SetValue       ; 1     ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Gateway:uart_controller|Register:cOut ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; Width          ; 1     ; Signed Integer                                            ;
; Initial        ; X     ; Unsigned Binary                                           ;
; AsyncReset     ; 0     ; Signed Integer                                            ;
; AsyncSet       ; 0     ; Signed Integer                                            ;
; ResetValue     ; 0     ; Unsigned Binary                                           ;
; SetValue       ; 1     ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Gateway:uart_controller|Register:dIn ;
+----------------+----------+-------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                  ;
+----------------+----------+-------------------------------------------------------+
; Width          ; 8        ; Signed Integer                                        ;
; Initial        ; XXXXXXXX ; Unsigned Binary                                       ;
; AsyncReset     ; 0        ; Signed Integer                                        ;
; AsyncSet       ; 0        ; Signed Integer                                        ;
; ResetValue     ; 00000000 ; Unsigned Binary                                       ;
; SetValue       ; 11111111 ; Unsigned Binary                                       ;
+----------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Gateway:uart_controller|Register:dOut ;
+----------------+----------+--------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                   ;
+----------------+----------+--------------------------------------------------------+
; Width          ; 8        ; Signed Integer                                         ;
; Initial        ; XXXXXXXX ; Unsigned Binary                                        ;
; AsyncReset     ; 0        ; Signed Integer                                         ;
; AsyncSet       ; 0        ; Signed Integer                                         ;
; ResetValue     ; 00000000 ; Unsigned Binary                                        ;
; SetValue       ; 11111111 ; Unsigned Binary                                        ;
+----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0 ;
+----------------+----------+-----------------------------+
; Parameter Name ; Value    ; Type                        ;
+----------------+----------+-----------------------------+
; ClockFreq      ; 50000000 ; Signed Integer              ;
; Baud           ; 115200   ; Signed Integer              ;
; Width          ; 8        ; Signed Integer              ;
; Parity         ; 0        ; Signed Integer              ;
; StopBits       ; 1        ; Signed Integer              ;
+----------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; ClockFreq      ; 50000000 ; Signed Integer                               ;
; Baud           ; 115200   ; Signed Integer                               ;
; Width          ; 8        ; Signed Integer                               ;
; Parity         ; 0        ; Signed Integer                               ;
; StopBits       ; 1        ; Signed Integer                               ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|IORegister:IOR ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; Width          ; 1     ; Signed Integer                                                 ;
; Initial        ; X     ; Unsigned Binary                                                ;
; AsyncReset     ; 0     ; Signed Integer                                                 ;
; AsyncSet       ; 0     ; Signed Integer                                                 ;
; ResetValue     ; 0     ; Unsigned Binary                                                ;
; SetValue       ; 1     ; Unsigned Binary                                                ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|Counter:TxDivCounter ;
+----------------+-----------+------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                             ;
+----------------+-----------+------------------------------------------------------------------+
; Width          ; 9         ; Signed Integer                                                   ;
; Limited        ; 0         ; Signed Integer                                                   ;
; Down           ; 0         ; Signed Integer                                                   ;
; Initial        ; XXXXXXXXX ; Unsigned Binary                                                  ;
; AsyncReset     ; 0         ; Signed Integer                                                   ;
; AsyncSet       ; 0         ; Signed Integer                                                   ;
+----------------+-----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|Counter:TxDivCounter|Register:Register ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                               ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Width          ; 9         ; Signed Integer                                                                     ;
; Initial        ; xxxxxxxxx ; Unsigned Binary                                                                    ;
; AsyncReset     ; 0         ; Signed Integer                                                                     ;
; AsyncSet       ; 0         ; Signed Integer                                                                     ;
; ResetValue     ; 000000000 ; Unsigned Binary                                                                    ;
; SetValue       ; 111111111 ; Unsigned Binary                                                                    ;
+----------------+-----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|Counter:TxBitCounter ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; Width          ; 4     ; Signed Integer                                                       ;
; Limited        ; 0     ; Signed Integer                                                       ;
; Down           ; 0     ; Signed Integer                                                       ;
; Initial        ; XXXX  ; Unsigned Binary                                                      ;
; AsyncReset     ; 0     ; Signed Integer                                                       ;
; AsyncSet       ; 0     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|Counter:TxBitCounter|Register:Register ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Width          ; 4     ; Signed Integer                                                                         ;
; Initial        ; xxxx  ; Unsigned Binary                                                                        ;
; AsyncReset     ; 0     ; Signed Integer                                                                         ;
; AsyncSet       ; 0     ; Signed Integer                                                                         ;
; ResetValue     ; 0000  ; Unsigned Binary                                                                        ;
; SetValue       ; 1111  ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|ShiftRegister:TxShift ;
+----------------+------------+------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                             ;
+----------------+------------+------------------------------------------------------------------+
; PWidth         ; 10         ; Signed Integer                                                   ;
; SWidth         ; 1          ; Signed Integer                                                   ;
; Reverse        ; 0          ; Signed Integer                                                   ;
; Initial        ; XXXXXXXXXX ; Unsigned Binary                                                  ;
; AsyncReset     ; 0          ; Signed Integer                                                   ;
+----------------+------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Width          ; 10         ; Signed Integer                                                                               ;
; Initial        ; xxxxxxxxxx ; Unsigned Binary                                                                              ;
; AsyncReset     ; 0          ; Signed Integer                                                                               ;
; AsyncSet       ; 0          ; Signed Integer                                                                               ;
; ResetValue     ; 0000000000 ; Unsigned Binary                                                                              ;
; SetValue       ; 1111111111 ; Unsigned Binary                                                                              ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|Reverse:TxReverse ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Width          ; 10    ; Signed Integer                                                    ;
; Chunk          ; 1     ; Signed Integer                                                    ;
; Set            ; 10    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UATransmitter:TX|ParityGen:TxParityGen ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; Parity         ; 0     ; Signed Integer                                                        ;
; Width          ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; ClockFreq      ; 50000000 ; Signed Integer                            ;
; Baud           ; 115200   ; Signed Integer                            ;
; Width          ; 8        ; Signed Integer                            ;
; Parity         ; 0        ; Signed Integer                            ;
; StopBits       ; 1        ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|IORegister:IOR ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; Width          ; 1     ; Signed Integer                                              ;
; Initial        ; X     ; Unsigned Binary                                             ;
; AsyncReset     ; 0     ; Signed Integer                                              ;
; AsyncSet       ; 0     ; Signed Integer                                              ;
; ResetValue     ; 0     ; Unsigned Binary                                             ;
; SetValue       ; 1     ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|Counter:RxDivCounter ;
+----------------+-----------+---------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                          ;
+----------------+-----------+---------------------------------------------------------------+
; Width          ; 9         ; Signed Integer                                                ;
; Limited        ; 0         ; Signed Integer                                                ;
; Down           ; 0         ; Signed Integer                                                ;
; Initial        ; XXXXXXXXX ; Unsigned Binary                                               ;
; AsyncReset     ; 0         ; Signed Integer                                                ;
; AsyncSet       ; 0         ; Signed Integer                                                ;
+----------------+-----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|Counter:RxDivCounter|Register:Register ;
+----------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                            ;
+----------------+-----------+---------------------------------------------------------------------------------+
; Width          ; 9         ; Signed Integer                                                                  ;
; Initial        ; xxxxxxxxx ; Unsigned Binary                                                                 ;
; AsyncReset     ; 0         ; Signed Integer                                                                  ;
; AsyncSet       ; 0         ; Signed Integer                                                                  ;
; ResetValue     ; 000000000 ; Unsigned Binary                                                                 ;
; SetValue       ; 111111111 ; Unsigned Binary                                                                 ;
+----------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|Counter:RxBitCounter ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Width          ; 4     ; Signed Integer                                                    ;
; Limited        ; 0     ; Signed Integer                                                    ;
; Down           ; 0     ; Signed Integer                                                    ;
; Initial        ; XXXX  ; Unsigned Binary                                                   ;
; AsyncReset     ; 0     ; Signed Integer                                                    ;
; AsyncSet       ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|Counter:RxBitCounter|Register:Register ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Width          ; 4     ; Signed Integer                                                                      ;
; Initial        ; xxxx  ; Unsigned Binary                                                                     ;
; AsyncReset     ; 0     ; Signed Integer                                                                      ;
; AsyncSet       ; 0     ; Signed Integer                                                                      ;
; ResetValue     ; 0000  ; Unsigned Binary                                                                     ;
; SetValue       ; 1111  ; Unsigned Binary                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|ShiftRegister:RxShift ;
+----------------+------------+---------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                          ;
+----------------+------------+---------------------------------------------------------------+
; PWidth         ; 10         ; Signed Integer                                                ;
; SWidth         ; 1          ; Signed Integer                                                ;
; Reverse        ; 0          ; Signed Integer                                                ;
; Initial        ; XXXXXXXXXX ; Unsigned Binary                                               ;
; AsyncReset     ; 0          ; Signed Integer                                                ;
+----------------+------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|ShiftRegister:RxShift|HardRegister:SHIFT.Register ;
+----------------+------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------------+
; Width          ; 10         ; Signed Integer                                                                            ;
; Initial        ; xxxxxxxxxx ; Unsigned Binary                                                                           ;
; AsyncReset     ; 0          ; Signed Integer                                                                            ;
; AsyncSet       ; 0          ; Signed Integer                                                                            ;
; ResetValue     ; 0000000000 ; Unsigned Binary                                                                           ;
; SetValue       ; 1111111111 ; Unsigned Binary                                                                           ;
+----------------+------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|Reverse:RxReverse ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; Width          ; 8     ; Signed Integer                                                 ;
; Chunk          ; 1     ; Signed Integer                                                 ;
; Set            ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|Register:RXTR ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; Width          ; 1     ; Signed Integer                                             ;
; Initial        ; X     ; Unsigned Binary                                            ;
; AsyncReset     ; 0     ; Signed Integer                                             ;
; AsyncSet       ; 0     ; Signed Integer                                             ;
; ResetValue     ; 0     ; Unsigned Binary                                            ;
; SetValue       ; 1     ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart0|UAReceiver:RX|ParityGen:RxParityGen ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; Parity         ; 0     ; Signed Integer                                                     ;
; Width          ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_0 ;
+------------------------------------+----------------------------------------+----------------------------+
; Parameter Name                     ; Value                                  ; Type                       ;
+------------------------------------+----------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                    ;
; WIDTH_A                            ; 32                                     ; Untyped                    ;
; WIDTHAD_A                          ; 10                                     ; Untyped                    ;
; NUMWORDS_A                         ; 1024                                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                    ;
; WIDTH_B                            ; 1                                      ; Untyped                    ;
; WIDTHAD_B                          ; 1                                      ; Untyped                    ;
; NUMWORDS_B                         ; 1                                      ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                    ;
; BYTE_SIZE                          ; 8                                      ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                    ;
; INIT_FILE                          ; db/PTARM.ram0_BootROM_e14b031a.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_sl71                        ; Untyped                    ;
+------------------------------------+----------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_1 ;
+------------------------------------+----------------------------------------+----------------------------+
; Parameter Name                     ; Value                                  ; Type                       ;
+------------------------------------+----------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                    ;
; WIDTH_A                            ; 32                                     ; Untyped                    ;
; WIDTHAD_A                          ; 10                                     ; Untyped                    ;
; NUMWORDS_A                         ; 1024                                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                    ;
; WIDTH_B                            ; 1                                      ; Untyped                    ;
; WIDTHAD_B                          ; 1                                      ; Untyped                    ;
; NUMWORDS_B                         ; 1                                      ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                    ;
; BYTE_SIZE                          ; 8                                      ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                    ;
; INIT_FILE                          ; db/PTARM.ram0_BootROM_e14b031a.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_sl71                        ; Untyped                    ;
+------------------------------------+----------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_0 ;
+------------------------------------+------------------------------------+--------------------------+
; Parameter Name                     ; Value                              ; Type                     ;
+------------------------------------+------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                  ;
; WIDTH_A                            ; 8                                  ; Untyped                  ;
; WIDTHAD_A                          ; 15                                 ; Untyped                  ;
; NUMWORDS_A                         ; 32768                              ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WIDTH_B                            ; 8                                  ; Untyped                  ;
; WIDTHAD_B                          ; 15                                 ; Untyped                  ;
; NUMWORDS_B                         ; 32768                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                  ;
; BYTE_SIZE                          ; 8                                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; INIT_FILE                          ; db/PTARM.ram0_SPM_a0697244.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_g1i1                    ; Untyped                  ;
+------------------------------------+------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_1 ;
+------------------------------------+------------------------------------+--------------------------+
; Parameter Name                     ; Value                              ; Type                     ;
+------------------------------------+------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                  ;
; WIDTH_A                            ; 8                                  ; Untyped                  ;
; WIDTHAD_A                          ; 15                                 ; Untyped                  ;
; NUMWORDS_A                         ; 32768                              ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WIDTH_B                            ; 8                                  ; Untyped                  ;
; WIDTHAD_B                          ; 15                                 ; Untyped                  ;
; NUMWORDS_B                         ; 32768                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                  ;
; BYTE_SIZE                          ; 8                                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; INIT_FILE                          ; db/PTARM.ram0_SPM_a0697244.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_g1i1                    ; Untyped                  ;
+------------------------------------+------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_0 ;
+------------------------------------+------------------------------------+--------------------------+
; Parameter Name                     ; Value                              ; Type                     ;
+------------------------------------+------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                  ;
; WIDTH_A                            ; 8                                  ; Untyped                  ;
; WIDTHAD_A                          ; 15                                 ; Untyped                  ;
; NUMWORDS_A                         ; 32768                              ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WIDTH_B                            ; 8                                  ; Untyped                  ;
; WIDTHAD_B                          ; 15                                 ; Untyped                  ;
; NUMWORDS_B                         ; 32768                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                  ;
; BYTE_SIZE                          ; 8                                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; INIT_FILE                          ; db/PTARM.ram2_SPM_a0697244.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_i1i1                    ; Untyped                  ;
+------------------------------------+------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_1 ;
+------------------------------------+------------------------------------+--------------------------+
; Parameter Name                     ; Value                              ; Type                     ;
+------------------------------------+------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                  ;
; WIDTH_A                            ; 8                                  ; Untyped                  ;
; WIDTHAD_A                          ; 15                                 ; Untyped                  ;
; NUMWORDS_A                         ; 32768                              ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WIDTH_B                            ; 8                                  ; Untyped                  ;
; WIDTHAD_B                          ; 15                                 ; Untyped                  ;
; NUMWORDS_B                         ; 32768                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                  ;
; BYTE_SIZE                          ; 8                                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; INIT_FILE                          ; db/PTARM.ram2_SPM_a0697244.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_i1i1                    ; Untyped                  ;
+------------------------------------+------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_0 ;
+------------------------------------+------------------------------------+--------------------------+
; Parameter Name                     ; Value                              ; Type                     ;
+------------------------------------+------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                  ;
; WIDTH_A                            ; 8                                  ; Untyped                  ;
; WIDTHAD_A                          ; 15                                 ; Untyped                  ;
; NUMWORDS_A                         ; 32768                              ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WIDTH_B                            ; 8                                  ; Untyped                  ;
; WIDTHAD_B                          ; 15                                 ; Untyped                  ;
; NUMWORDS_B                         ; 32768                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                  ;
; BYTE_SIZE                          ; 8                                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; INIT_FILE                          ; db/PTARM.ram1_SPM_a0697244.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_h1i1                    ; Untyped                  ;
+------------------------------------+------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_1 ;
+------------------------------------+------------------------------------+--------------------------+
; Parameter Name                     ; Value                              ; Type                     ;
+------------------------------------+------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                  ;
; WIDTH_A                            ; 8                                  ; Untyped                  ;
; WIDTHAD_A                          ; 15                                 ; Untyped                  ;
; NUMWORDS_A                         ; 32768                              ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WIDTH_B                            ; 8                                  ; Untyped                  ;
; WIDTHAD_B                          ; 15                                 ; Untyped                  ;
; NUMWORDS_B                         ; 32768                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                  ;
; BYTE_SIZE                          ; 8                                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; INIT_FILE                          ; db/PTARM.ram1_SPM_a0697244.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_h1i1                    ; Untyped                  ;
+------------------------------------+------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_0 ;
+------------------------------------+------------------------------------+--------------------------+
; Parameter Name                     ; Value                              ; Type                     ;
+------------------------------------+------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                  ;
; WIDTH_A                            ; 8                                  ; Untyped                  ;
; WIDTHAD_A                          ; 15                                 ; Untyped                  ;
; NUMWORDS_A                         ; 32768                              ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WIDTH_B                            ; 8                                  ; Untyped                  ;
; WIDTHAD_B                          ; 15                                 ; Untyped                  ;
; NUMWORDS_B                         ; 32768                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                  ;
; BYTE_SIZE                          ; 8                                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; INIT_FILE                          ; db/PTARM.ram3_SPM_a0697244.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_j1i1                    ; Untyped                  ;
+------------------------------------+------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_1 ;
+------------------------------------+------------------------------------+--------------------------+
; Parameter Name                     ; Value                              ; Type                     ;
+------------------------------------+------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                  ;
; WIDTH_A                            ; 8                                  ; Untyped                  ;
; WIDTHAD_A                          ; 15                                 ; Untyped                  ;
; NUMWORDS_A                         ; 32768                              ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                  ;
; WIDTH_B                            ; 8                                  ; Untyped                  ;
; WIDTHAD_B                          ; 15                                 ; Untyped                  ;
; NUMWORDS_B                         ; 32768                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                  ;
; BYTE_SIZE                          ; 8                                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                  ;
; INIT_FILE                          ; db/PTARM.ram3_SPM_a0697244.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_j1i1                    ; Untyped                  ;
+------------------------------------+------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                               ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                            ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                                                                            ;
; WIDTH          ; 8              ; Untyped                                                                                                                                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER ; shift_taps_atp ; Untyped                                                                                                                                                            ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_1 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                               ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                            ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                            ;
; WIDTH          ; 8              ; Untyped                                                                                                                                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER ; shift_taps_9tp ; Untyped                                                                                                                                                            ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm_iu_datapath:iu|multiplier:mul32|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------+
; Parameter Name                                 ; Value        ; Type                                ;
+------------------------------------------------+--------------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 32           ; Untyped                             ;
; LPM_WIDTHB                                     ; 32           ; Untyped                             ;
; LPM_WIDTHP                                     ; 64           ; Untyped                             ;
; LPM_WIDTHR                                     ; 64           ; Untyped                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                             ;
; LATENCY                                        ; 0            ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                             ;
; USE_EAB                                        ; OFF          ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                             ;
+------------------------------------------------+--------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                ;
; Entity Instance                           ; arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 32                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                          ;
; Entity Instance                           ; arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 32                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                          ;
; Entity Instance                           ; arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 32                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                          ;
; Entity Instance                           ; arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_0           ;
;     -- OPERATION_MODE                     ; ROM                                                               ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_1           ;
;     -- OPERATION_MODE                     ; ROM                                                               ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 8                                                                 ;
;     -- NUMWORDS_B                         ; 32768                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_1                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 8                                                                 ;
;     -- NUMWORDS_B                         ; 32768                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 8                                                                 ;
;     -- NUMWORDS_B                         ; 32768                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_1                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 8                                                                 ;
;     -- NUMWORDS_B                         ; 32768                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 8                                                                 ;
;     -- NUMWORDS_B                         ; 32768                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_1                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 8                                                                 ;
;     -- NUMWORDS_B                         ; 32768                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 8                                                                 ;
;     -- NUMWORDS_B                         ; 32768                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_1                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 8                                                                 ;
;     -- NUMWORDS_B                         ; 32768                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                   ;
; Entity Instance            ; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                   ;
;     -- TAP_DISTANCE        ; 5                                                                                                                                                   ;
;     -- WIDTH               ; 8                                                                                                                                                   ;
; Entity Instance            ; arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                   ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                   ;
;     -- WIDTH               ; 8                                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                             ;
+---------------------------------------+----------------------------------------------------+
; Name                                  ; Value                                              ;
+---------------------------------------+----------------------------------------------------+
; Number of entity instances            ; 1                                                  ;
; Entity Instance                       ; arm_iu_datapath:iu|multiplier:mul32|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                 ;
;     -- LPM_WIDTHB                     ; 32                                                 ;
;     -- LPM_WIDTHP                     ; 64                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                 ;
;     -- USE_EAB                        ; OFF                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                 ;
+---------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UAReceiver:RX|ParityGen:RxParityGen"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UAReceiver:RX|Register:RXTR" ;
+-------+-------+----------+-----------------------------------------+
; Port  ; Type  ; Severity ; Details                                 ;
+-------+-------+----------+-----------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                            ;
+-------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UAReceiver:RX|ShiftRegister:RxShift" ;
+-------+--------+----------+------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                        ;
+-------+--------+----------+------------------------------------------------+
; PIn   ; Input  ; Info     ; Stuck at VCC                                   ;
; SOut  ; Output ; Info     ; Explicitly unconnected                         ;
; Reset ; Input  ; Info     ; Stuck at GND                                   ;
+-------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UAReceiver:RX|Counter:RxBitCounter" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; Load ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UAReceiver:RX|Counter:RxDivCounter" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; Set    ; Input ; Info     ; Stuck at GND                                  ;
; Load   ; Input ; Info     ; Stuck at GND                                  ;
; Enable ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UAReceiver:RX|IORegister:IOR" ;
+--------+-------+----------+-----------------------------------------+
; Port   ; Type  ; Severity ; Details                                 ;
+--------+-------+----------+-----------------------------------------+
; Reset  ; Input ; Info     ; Stuck at GND                            ;
; Set    ; Input ; Info     ; Stuck at GND                            ;
; Enable ; Input ; Info     ; Stuck at VCC                            ;
+--------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UATransmitter:TX|ParityGen:TxParityGen"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UATransmitter:TX|Reverse:TxReverse" ;
+-------+-------+----------+------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                        ;
+-------+-------+----------+------------------------------------------------+
; In[9] ; Input ; Info     ; Stuck at VCC                                   ;
; In[0] ; Input ; Info     ; Stuck at GND                                   ;
+-------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Set  ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UATransmitter:TX|ShiftRegister:TxShift" ;
+-------+--------+----------+---------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                           ;
+-------+--------+----------+---------------------------------------------------+
; SIn   ; Input  ; Info     ; Stuck at VCC                                      ;
; POut  ; Output ; Info     ; Explicitly unconnected                            ;
; Reset ; Input  ; Info     ; Stuck at GND                                      ;
+-------+--------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UATransmitter:TX|Counter:TxBitCounter" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; Load ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UATransmitter:TX|Counter:TxDivCounter" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; Set    ; Input ; Info     ; Stuck at GND                                     ;
; Load   ; Input ; Info     ; Stuck at GND                                     ;
; Enable ; Input ; Info     ; Stuck at VCC                                     ;
+--------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart0|UATransmitter:TX|IORegister:IOR" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; Reset  ; Input ; Info     ; Stuck at GND                               ;
; Set    ; Input ; Info     ; Stuck at GND                               ;
; Enable ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Gateway:uart_controller|Register:dOut" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; Set  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Gateway:uart_controller|Register:dIn" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; Set  ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Gateway:uart_controller|Register:cOut" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; Enable ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Gateway:uart_controller|Register:cIn" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; Enable ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm_iu_datapath:iu|addsub:timer_adder"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; add  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "arm_iu_datapath:iu|BootROM:boot" ;
+-------+-------+----------+----------------------------------+
; Port  ; Type  ; Severity ; Details                          ;
+-------+-------+----------+----------------------------------+
; wen_a ; Input ; Info     ; Stuck at GND                     ;
; di_a  ; Input ; Info     ; Stuck at GND                     ;
+-------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm_iu_datapath:iu"                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; mem_tid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 120                         ;
; cycloneiii_ff         ; 2464                        ;
;     ENA               ; 1412                        ;
;     ENA CLR           ; 83                          ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 80                          ;
;     SCLR              ; 169                         ;
;     SCLR SLD          ; 16                          ;
;     SLD               ; 180                         ;
;     plain             ; 523                         ;
; cycloneiii_lcell_comb ; 4183                        ;
;     arith             ; 866                         ;
;         2 data inputs ; 188                         ;
;         3 data inputs ; 678                         ;
;     normal            ; 3317                        ;
;         0 data inputs ; 31                          ;
;         1 data inputs ; 134                         ;
;         2 data inputs ; 142                         ;
;         3 data inputs ; 872                         ;
;         4 data inputs ; 2138                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 432                         ;
;                       ;                             ;
; Max LUT depth         ; 20.70                       ;
; Average LUT depth     ; 8.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Jun 24 17:27:31 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PTARM -c PTARM
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/multiplier.vhdl
    Info (12022): Found design unit 1: multiplier-beh File: C:/PTARM/syn/core/multiplier.vhdl Line: 14
    Info (12023): Found entity 1: multiplier File: C:/PTARM/syn/core/multiplier.vhdl Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/uatransmitter.v
    Info (12023): Found entity 1: UATransmitter File: C:/PTARM/syn/uart/UATransmitter.v Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/uart.v
    Info (12023): Found entity 1: UART File: C:/PTARM/syn/uart/UART.v Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/uareceiver.v
    Info (12023): Found entity 1: UAReceiver File: C:/PTARM/syn/uart/UAReceiver.v Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/shiftregister.v
    Info (12023): Found entity 1: ShiftRegister File: C:/PTARM/syn/uart/ShiftRegister.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/reverse.v
    Info (12023): Found entity 1: Reverse File: C:/PTARM/syn/uart/Reverse.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/register.v
    Info (12023): Found entity 1: Register File: C:/PTARM/syn/uart/Register.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/paritygen.v
    Info (12023): Found entity 1: ParityGen File: C:/PTARM/syn/uart/ParityGen.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/ioregister.v
    Info (12023): Found entity 1: IORegister File: C:/PTARM/syn/uart/IORegister.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/hardregister.v
    Info (12023): Found entity 1: HardRegister File: C:/PTARM/syn/uart/HardRegister.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/gateway.v
    Info (12023): Found entity 1: Gateway File: C:/PTARM/syn/uart/Gateway.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /ptarm/syn/uart/counter.v
    Info (12023): Found entity 1: Counter File: C:/PTARM/syn/uart/Counter.v Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file /ptarm/syn/uart/const.v
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/timer_64bit_ns.vhdl
    Info (12022): Found design unit 1: timer_64bit_ns-rtl File: C:/PTARM/syn/core/timer_64bit_ns.vhdl Line: 14
    Info (12023): Found entity 1: timer_64bit_ns File: C:/PTARM/syn/core/timer_64bit_ns.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/timer_32.vhdl
    Info (12022): Found design unit 1: timer_32-rtl File: C:/PTARM/syn/core/timer_32.vhdl Line: 15
    Info (12023): Found entity 1: timer_32 File: C:/PTARM/syn/core/timer_32.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/sram2.vhdl
    Info (12022): Found design unit 1: SPM-sim File: C:/PTARM/syn/core/sram2.vhdl Line: 43
    Info (12023): Found entity 1: SPM File: C:/PTARM/syn/core/sram2.vhdl Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/shifter.vhdl
    Info (12022): Found design unit 1: shifter-rtl File: C:/PTARM/syn/core/shifter.vhdl Line: 21
    Info (12023): Found entity 1: shifter File: C:/PTARM/syn/core/shifter.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/register_file.vhdl
    Info (12022): Found design unit 1: register_file-sim File: C:/PTARM/syn/core/register_file.vhdl Line: 26
    Info (12023): Found entity 1: register_file File: C:/PTARM/syn/core/register_file.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/pc_adder.vhdl
    Info (12022): Found design unit 1: pc_adder-rtl File: C:/PTARM/syn/core/pc_adder.vhdl Line: 14
    Info (12023): Found entity 1: pc_adder File: C:/PTARM/syn/core/pc_adder.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/comparator.vhdl
    Info (12022): Found design unit 1: comparator-rtl File: C:/PTARM/syn/core/comparator.vhdl Line: 20
    Info (12023): Found entity 1: comparator File: C:/PTARM/syn/core/comparator.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/bootrom.vhdl
    Info (12022): Found design unit 1: BootROM-behavioral File: C:/PTARM/syn/core/BootROM.vhdl Line: 23
    Info (12023): Found entity 1: BootROM File: C:/PTARM/syn/core/BootROM.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/arm_iu_datapath.vhdl
    Info (12022): Found design unit 1: arm_iu_datapath-rtl File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 44
    Info (12023): Found entity 1: arm_iu_datapath File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/arm_iu_controller.vhdl
    Info (12022): Found design unit 1: iu_controller-rtl File: C:/PTARM/syn/core/arm_iu_controller.vhdl Line: 23
    Info (12023): Found entity 1: iu_controller File: C:/PTARM/syn/core/arm_iu_controller.vhdl Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /ptarm/syn/core/arm_defs.vhdl
    Info (12022): Found design unit 1: arm_defs File: C:/PTARM/syn/core/arm_defs.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/alu.vhdl
    Info (12022): Found design unit 1: alu-rtl File: C:/PTARM/syn/core/alu.vhdl Line: 21
    Info (12023): Found entity 1: alu File: C:/PTARM/syn/core/alu.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/core/addsub.vhdl
    Info (12022): Found design unit 1: addsub-rtl File: C:/PTARM/syn/core/addsub.vhdl Line: 21
    Info (12023): Found entity 1: addsub File: C:/PTARM/syn/core/addsub.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /ptarm/syn/ptarm.vhdl
    Info (12022): Found design unit 1: ptarm-rtl File: C:/PTARM/syn/PTARM.vhdl Line: 49
    Info (12023): Found entity 1: ptarm File: C:/PTARM/syn/PTARM.vhdl Line: 24
Info (12127): Elaborating entity "PTARM" for the top level hierarchy
Info (12128): Elaborating entity "arm_iu_datapath" for hierarchy "arm_iu_datapath:iu" File: C:/PTARM/syn/PTARM.vhdl Line: 125
Info (12128): Elaborating entity "BootROM" for hierarchy "arm_iu_datapath:iu|BootROM:boot" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 392
Info (12128): Elaborating entity "SPM" for hierarchy "arm_iu_datapath:iu|SPM:spms" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 408
Info (12128): Elaborating entity "iu_controller" for hierarchy "arm_iu_datapath:iu|iu_controller:brains" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 441
Info (12128): Elaborating entity "pc_adder" for hierarchy "arm_iu_datapath:iu|pc_adder:addPC" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 471
Info (12128): Elaborating entity "timer_64bit_ns" for hierarchy "arm_iu_datapath:iu|timer_64bit_ns:clock" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 481
Info (12128): Elaborating entity "register_file" for hierarchy "arm_iu_datapath:iu|register_file:reg" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 488
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1"
Info (12130): Elaborated megafunction instantiation "arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1"
Info (12133): Instantiated megafunction "arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsg1.tdf
    Info (12023): Found entity 1: altsyncram_qsg1 File: C:/PTARM/de2-115/db/altsyncram_qsg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qsg1" for hierarchy "arm_iu_datapath:iu|register_file:reg|altsyncram:REGFILE[0][31]__1|altsyncram_qsg1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "shifter" for hierarchy "arm_iu_datapath:iu|shifter:shift" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 530
Info (12128): Elaborating entity "addsub" for hierarchy "arm_iu_datapath:iu|addsub:timer_adder" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 543
Info (12128): Elaborating entity "alu" for hierarchy "arm_iu_datapath:iu|alu:al_unit" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 576
Info (12128): Elaborating entity "comparator" for hierarchy "arm_iu_datapath:iu|comparator:deadline_compare" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 624
Info (12128): Elaborating entity "multiplier" for hierarchy "arm_iu_datapath:iu|multiplier:mul32" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 635
Info (12128): Elaborating entity "LPM_DIVIDE" for hierarchy "arm_iu_datapath:iu|LPM_DIVIDE:div32" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 642
Info (12130): Elaborated megafunction instantiation "arm_iu_datapath:iu|LPM_DIVIDE:div32" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 642
Info (12133): Instantiated megafunction "arm_iu_datapath:iu|LPM_DIVIDE:div32" with the following parameter: File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 642
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "8"
    Info (12134): Parameter "LPM_TYPE" = "LPM_DIVIDE"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE = TRUE, MAXIMIZE_SPEED = 9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dvs.tdf
    Info (12023): Found entity 1: lpm_divide_dvs File: C:/PTARM/de2-115/db/lpm_divide_dvs.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_dvs" for hierarchy "arm_iu_datapath:iu|LPM_DIVIDE:div32|lpm_divide_dvs:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_19i.tdf
    Info (12023): Found entity 1: sign_div_unsign_19i File: C:/PTARM/de2-115/db/sign_div_unsign_19i.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_19i" for hierarchy "arm_iu_datapath:iu|LPM_DIVIDE:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider" File: C:/PTARM/de2-115/db/lpm_divide_dvs.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_urf.tdf
    Info (12023): Found entity 1: alt_u_div_urf File: C:/PTARM/de2-115/db/alt_u_div_urf.tdf Line: 35
Info (12128): Elaborating entity "alt_u_div_urf" for hierarchy "arm_iu_datapath:iu|LPM_DIVIDE:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider" File: C:/PTARM/de2-115/db/sign_div_unsign_19i.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/PTARM/de2-115/db/add_sub_7pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "arm_iu_datapath:iu|LPM_DIVIDE:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|add_sub_7pc:add_sub_0" File: C:/PTARM/de2-115/db/alt_u_div_urf.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/PTARM/de2-115/db/add_sub_8pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "arm_iu_datapath:iu|LPM_DIVIDE:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|add_sub_8pc:add_sub_1" File: C:/PTARM/de2-115/db/alt_u_div_urf.tdf Line: 52
Info (12128): Elaborating entity "timer_32" for hierarchy "arm_iu_datapath:iu|timer_32:inst_counter" File: C:/PTARM/syn/core/arm_iu_datapath.vhdl Line: 663
Info (12128): Elaborating entity "Gateway" for hierarchy "Gateway:uart_controller" File: C:/PTARM/syn/PTARM.vhdl Line: 136
Info (12128): Elaborating entity "Register" for hierarchy "Gateway:uart_controller|Register:cIn" File: C:/PTARM/syn/uart/Gateway.v Line: 150
Info (12128): Elaborating entity "Register" for hierarchy "Gateway:uart_controller|Register:dIn" File: C:/PTARM/syn/uart/Gateway.v Line: 158
Info (12128): Elaborating entity "UART" for hierarchy "UART:uart0" File: C:/PTARM/syn/PTARM.vhdl Line: 156
Info (12128): Elaborating entity "UATransmitter" for hierarchy "UART:uart0|UATransmitter:TX" File: C:/PTARM/syn/uart/UART.v Line: 117
Warning (10230): Verilog HDL assignment warning at UATransmitter.v(164): truncated value with size 11 to match size of target (10) File: C:/PTARM/syn/uart/UATransmitter.v Line: 164
Info (12128): Elaborating entity "IORegister" for hierarchy "UART:uart0|UATransmitter:TX|IORegister:IOR" File: C:/PTARM/syn/uart/UATransmitter.v Line: 175
Info (12128): Elaborating entity "Counter" for hierarchy "UART:uart0|UATransmitter:TX|Counter:TxDivCounter" File: C:/PTARM/syn/uart/UATransmitter.v Line: 188
Warning (10230): Verilog HDL assignment warning at Counter.v(86): truncated value with size 32 to match size of target (9) File: C:/PTARM/syn/uart/Counter.v Line: 86
Info (12128): Elaborating entity "Register" for hierarchy "UART:uart0|UATransmitter:TX|Counter:TxDivCounter|Register:Register" File: C:/PTARM/syn/uart/Counter.v Line: 101
Info (12128): Elaborating entity "Counter" for hierarchy "UART:uart0|UATransmitter:TX|Counter:TxBitCounter" File: C:/PTARM/syn/uart/UATransmitter.v Line: 201
Warning (10230): Verilog HDL assignment warning at Counter.v(86): truncated value with size 32 to match size of target (4) File: C:/PTARM/syn/uart/Counter.v Line: 86
Info (12128): Elaborating entity "Register" for hierarchy "UART:uart0|UATransmitter:TX|Counter:TxBitCounter|Register:Register" File: C:/PTARM/syn/uart/Counter.v Line: 101
Info (12128): Elaborating entity "ShiftRegister" for hierarchy "UART:uart0|UATransmitter:TX|ShiftRegister:TxShift" File: C:/PTARM/syn/uart/UATransmitter.v Line: 215
Info (12128): Elaborating entity "HardRegister" for hierarchy "UART:uart0|UATransmitter:TX|ShiftRegister:TxShift|HardRegister:SHIFT.Register" File: C:/PTARM/syn/uart/ShiftRegister.v Line: 111
Info (12128): Elaborating entity "Reverse" for hierarchy "UART:uart0|UATransmitter:TX|Reverse:TxReverse" File: C:/PTARM/syn/uart/UATransmitter.v Line: 219
Info (12128): Elaborating entity "ParityGen" for hierarchy "UART:uart0|UATransmitter:TX|ParityGen:TxParityGen" File: C:/PTARM/syn/uart/UATransmitter.v Line: 227
Info (12128): Elaborating entity "UAReceiver" for hierarchy "UART:uart0|UAReceiver:RX" File: C:/PTARM/syn/uart/UART.v Line: 133
Info (12128): Elaborating entity "Reverse" for hierarchy "UART:uart0|UAReceiver:RX|Reverse:RxReverse" File: C:/PTARM/syn/uart/UAReceiver.v Line: 228
Info (286030): Timing-Driven Synthesis is running
Warning (276027): Inferred dual-clock RAM node "arm_iu_datapath:iu|SPM:spms|RAM0_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "arm_iu_datapath:iu|SPM:spms|RAM2_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "arm_iu_datapath:iu|SPM:spms|RAM1_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "arm_iu_datapath:iu|SPM:spms|RAM3_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 12 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|BootROM:boot|my_Rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PTARM.ram0_BootROM_e14b031a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|BootROM:boot|my_Rom_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PTARM.ram0_BootROM_e14b031a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|SPM:spms|RAM0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PTARM.ram0_SPM_a0697244.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|SPM:spms|RAM0_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PTARM.ram0_SPM_a0697244.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|SPM:spms|RAM2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PTARM.ram2_SPM_a0697244.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|SPM:spms|RAM2_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PTARM.ram2_SPM_a0697244.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|SPM:spms|RAM1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PTARM.ram1_SPM_a0697244.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|SPM:spms|RAM1_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PTARM.ram1_SPM_a0697244.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|SPM:spms|RAM3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PTARM.ram3_SPM_a0697244.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "arm_iu_datapath:iu|SPM:spms|RAM3_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PTARM.ram3_SPM_a0697244.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFQuotient_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 8
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|DFFQuotient_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 8
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "arm_iu_datapath:iu|multiplier:mul32|Mult0" File: c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12130): Elaborated megafunction instantiation "arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_0"
Info (12133): Instantiated megafunction "arm_iu_datapath:iu|BootROM:boot|altsyncram:my_Rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/PTARM.ram0_BootROM_e14b031a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sl71.tdf
    Info (12023): Found entity 1: altsyncram_sl71 File: C:/PTARM/de2-115/db/altsyncram_sl71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_0"
Info (12133): Instantiated megafunction "arm_iu_datapath:iu|SPM:spms|altsyncram:RAM0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/PTARM.ram0_SPM_a0697244.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g1i1.tdf
    Info (12023): Found entity 1: altsyncram_g1i1 File: C:/PTARM/de2-115/db/altsyncram_g1i1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/PTARM/de2-115/db/decode_msa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf
    Info (12023): Found entity 1: mux_6nb File: C:/PTARM/de2-115/db/mux_6nb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_0"
Info (12133): Instantiated megafunction "arm_iu_datapath:iu|SPM:spms|altsyncram:RAM2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/PTARM.ram2_SPM_a0697244.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i1i1.tdf
    Info (12023): Found entity 1: altsyncram_i1i1 File: C:/PTARM/de2-115/db/altsyncram_i1i1.tdf Line: 32
Info (12130): Elaborated megafunction instantiation "arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_0"
Info (12133): Instantiated megafunction "arm_iu_datapath:iu|SPM:spms|altsyncram:RAM1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/PTARM.ram1_SPM_a0697244.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h1i1.tdf
    Info (12023): Found entity 1: altsyncram_h1i1 File: C:/PTARM/de2-115/db/altsyncram_h1i1.tdf Line: 32
Info (12130): Elaborated megafunction instantiation "arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_0"
Info (12133): Instantiated megafunction "arm_iu_datapath:iu|SPM:spms|altsyncram:RAM3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/PTARM.ram3_SPM_a0697244.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j1i1.tdf
    Info (12023): Found entity 1: altsyncram_j1i1 File: C:/PTARM/de2-115/db/altsyncram_j1i1.tdf Line: 32
Info (12130): Elaborated megafunction instantiation "arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_0"
Info (12133): Instantiated megafunction "arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_atp.tdf
    Info (12023): Found entity 1: shift_taps_atp File: C:/PTARM/de2-115/db/shift_taps_atp.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4b81.tdf
    Info (12023): Found entity 1: altsyncram_4b81 File: C:/PTARM/de2-115/db/altsyncram_4b81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/PTARM/de2-115/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/PTARM/de2-115/db/cmpr_ogc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_1"
Info (12133): Instantiated megafunction "arm_iu_datapath:iu|lpm_divide:div32|lpm_divide_dvs:auto_generated|sign_div_unsign_19i:divider|alt_u_div_urf:divider|altshift_taps:DFFQuotient_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9tp.tdf
    Info (12023): Found entity 1: shift_taps_9tp File: C:/PTARM/de2-115/db/shift_taps_9tp.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b81.tdf
    Info (12023): Found entity 1: altsyncram_0b81 File: C:/PTARM/de2-115/db/altsyncram_0b81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: C:/PTARM/de2-115/db/cntr_4pf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "arm_iu_datapath:iu|multiplier:mul32|lpm_mult:Mult0" File: c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "arm_iu_datapath:iu|multiplier:mul32|lpm_mult:Mult0" with the following parameter: File: c:/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/PTARM/de2-115/db/mult_7dt.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "arm_iu_datapath:iu|multiplier:mul32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: C:/PTARM/de2-115/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "arm_iu_datapath:iu|multiplier:mul32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: C:/PTARM/de2-115/db/mult_7dt.tdf Line: 91
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/PTARM/syn/PTARM.vhdl Line: 182
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6303 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 96 output pins
    Info (21061): Implemented 5745 logic cells
    Info (21064): Implemented 432 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 934 megabytes
    Info: Processing ended: Fri Jun 24 17:28:38 2016
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:01:00


