===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.3227 seconds

  ----Wall Time----  ----Name----
    4.6548 ( 12.8%)  FIR Parser
   17.1694 ( 47.3%)  'firrtl.circuit' Pipeline
    1.6442 (  4.5%)    'firrtl.module' Pipeline
    1.4635 (  4.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1806 (  0.5%)      LowerCHIRRTL
    0.1079 (  0.3%)    InferWidths
    0.8096 (  2.2%)    InferResets
    0.0233 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.8006 (  2.2%)    LowerFIRRTLTypes
    7.3505 ( 20.2%)    'firrtl.module' Pipeline
    1.0344 (  2.8%)      ExpandWhens
    6.3161 ( 17.4%)      Canonicalizer
    0.4707 (  1.3%)    Inliner
    1.2674 (  3.5%)    IMConstProp
    0.0326 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.7185 ( 13.0%)    'firrtl.module' Pipeline
    4.7185 ( 13.0%)      Canonicalizer
    2.8058 (  7.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.0777 ( 22.2%)  'hw.module' Pipeline
    0.0882 (  0.2%)    HWCleanup
    1.1795 (  3.2%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.7226 ( 18.5%)    Canonicalizer
    0.0874 (  0.2%)    HWLegalizeModules
    0.3848 (  1.1%)  HWLegalizeNames
    1.0075 (  2.8%)  'hw.module' Pipeline
    1.0075 (  2.8%)    PrettifyVerilog
    2.2204 (  6.1%)  ExportVerilog emission
    0.0021 (  0.0%)  Rest
   36.3227 (100.0%)  Total

{
  totalTime: 36.353,
  maxMemory: 640880640
}
