// Seed: 1073475654
module module_0 (
    output uwire id_0,
    input wand id_1,
    output tri id_2,
    input tri0 id_3,
    input wire id_4,
    output wor id_5,
    output wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    output wand id_9,
    input wand id_10,
    input supply0 id_11,
    input tri1 id_12,
    input wire id_13
);
  wire id_15;
  assign id_2 = 1;
  wand id_16 = 1, id_17, id_18;
  id_19(
      .id_0(id_8)
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output wire id_1,
    input  wand id_2,
    input  tri0 id_3
    , id_6,
    input  wand id_4
);
  reg  id_7;
  wire id_8;
  tri1 id_9 = 1, id_10;
  wire id_11;
  wire id_12;
  always id_7 <= #id_0 1'h0;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_4,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_0,
      id_4,
      id_0
  );
endmodule
