// Seed: 1301269343
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_4, id_5;
  assign id_3 = id_5++;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_5 = 0;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  or primCall (id_4, id_2, id_3, id_6, id_12, id_7, id_10);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_13, id_14;
endmodule
