{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764569907387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764569907387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 30 22:18:27 2025 " "Processing started: Sun Nov 30 22:18:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764569907387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764569907387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcdIP -c lcdIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcdIP -c lcdIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764569907387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764569907804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764569907804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcdip_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lcdip_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcdIp_Top " "Found entity 1: lcdIp_Top" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764569915027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764569915027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcdip.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lcdip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcdIp " "Found entity 1: lcdIp" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764569915030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764569915030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.v 1 1 " "Found 1 design units, including 1 entities, in source file sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.v" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764569915033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764569915033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/coffeesystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/coffeesystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coffeeSystem " "Found entity 1: coffeeSystem" {  } { { "src/coffeeSystem.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/coffeeSystem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764569915046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764569915046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmach_recp.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cmach_recp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmach_recp " "Found entity 1: cmach_recp" {  } { { "src/cmach_recp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/cmach_recp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764569915051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764569915051 ""}
{ "Error" "EVRFX_SV_1096_UNCONVERTED" "next_err_idx lcdIp_Top.sv(173) " "SystemVerilog error at lcdIp_Top.sv(173): non-void function next_err_idx must return a value" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 173 0 0 } }  } 0 10883 "SystemVerilog error at %2!s!: non-void function %1!s! must return a value" 0 0 "Analysis & Synthesis" 0 -1 1764569915054 ""}
{ "Error" "EVRFX_SV_1096_UNCONVERTED" "next_err_idx lcdIp_Top.sv(174) " "SystemVerilog error at lcdIp_Top.sv(174): non-void function next_err_idx must return a value" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 174 0 0 } }  } 0 10883 "SystemVerilog error at %2!s!: non-void function %1!s! must return a value" 0 0 "Analysis & Synthesis" 0 -1 1764569915054 ""}
{ "Error" "EVRFX_SV_1096_UNCONVERTED" "next_err_idx lcdIp_Top.sv(175) " "SystemVerilog error at lcdIp_Top.sv(175): non-void function next_err_idx must return a value" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 175 0 0 } }  } 0 10883 "SystemVerilog error at %2!s!: non-void function %1!s! must return a value" 0 0 "Analysis & Synthesis" 0 -1 1764569915054 ""}
{ "Error" "EVRFX_SV_1096_UNCONVERTED" "next_err_idx lcdIp_Top.sv(176) " "SystemVerilog error at lcdIp_Top.sv(176): non-void function next_err_idx must return a value" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 176 0 0 } }  } 0 10883 "SystemVerilog error at %2!s!: non-void function %1!s! must return a value" 0 0 "Analysis & Synthesis" 0 -1 1764569915054 ""}
{ "Error" "EVRFX_SV_1096_UNCONVERTED" "next_err_idx lcdIp_Top.sv(177) " "SystemVerilog error at lcdIp_Top.sv(177): non-void function next_err_idx must return a value" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 177 0 0 } }  } 0 10883 "SystemVerilog error at %2!s!: non-void function %1!s! must return a value" 0 0 "Analysis & Synthesis" 0 -1 1764569915054 ""}
{ "Error" "EVRFX_SV_1096_UNCONVERTED" "next_err_idx lcdIp_Top.sv(178) " "SystemVerilog error at lcdIp_Top.sv(178): non-void function next_err_idx must return a value" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 178 0 0 } }  } 0 10883 "SystemVerilog error at %2!s!: non-void function %1!s! must return a value" 0 0 "Analysis & Synthesis" 0 -1 1764569915055 ""}
{ "Error" "EVRFX_SV_1096_UNCONVERTED" "next_err_idx lcdIp_Top.sv(179) " "SystemVerilog error at lcdIp_Top.sv(179): non-void function next_err_idx must return a value" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 179 0 0 } }  } 0 10883 "SystemVerilog error at %2!s!: non-void function %1!s! must return a value" 0 0 "Analysis & Synthesis" 0 -1 1764569915055 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764569915112 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 30 22:18:35 2025 " "Processing ended: Sun Nov 30 22:18:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764569915112 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764569915112 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764569915112 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764569915112 ""}
