testbench
SystemVerilog
combinational
debouncer
debounce
QuestaSim
bitstream
startercode
bootcamp
Makefiles
makefiles
UART
Vivado
makefile
Xilinx
xdc
Debouncer
ECEN
Modelsim
