#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd75a507ab0 .scope module, "bitIdentifierCountReceive" "bitIdentifierCountReceive" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "characterReceived"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "bitReceived"
    .port_info 3 /OUTPUT 4 "bitCount"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7fd75a533ea0_0 .var "bitCount", 3 0;
o0x105309038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd75a7062a0_0 .net "bitReceived", 0 0, o0x105309038;  0 drivers
v0x7fd75a706350_0 .var "characterReceived", 0 0;
v0x7fd75a706400_0 .var "characterReceivedState", 0 0;
o0x1053090c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd75a7064a0_0 .net "clk", 0 0, o0x1053090c8;  0 drivers
o0x1053090f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd75a706580_0 .net "enable", 0 0, o0x1053090f8;  0 drivers
o0x105309128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd75a706620_0 .net "reset", 0 0, o0x105309128;  0 drivers
E_0x7fd75a5268f0 .event edge, v0x7fd75a706400_0, v0x7fd75a533ea0_0, v0x7fd75a706580_0;
E_0x7fd75a5256d0 .event posedge, v0x7fd75a7064a0_0;
S_0x7fd75a503100 .scope module, "networkHardware_testbench" "networkHardware_testbench" 3 30;
 .timescale 0 0;
P_0x7fd75a536e50 .param/l "ClockDelay" 0 3 46, +C4<00000000000000000000000000000010>;
v0x7fd75a70a650_0 .net "characterReceived", 0 0, v0x7fd75a708530_0;  1 drivers
v0x7fd75a70a760_0 .net "characterSent", 0 0, v0x7fd75a709270_0;  1 drivers
v0x7fd75a70a7f0_0 .var "clk", 0 0;
v0x7fd75a70a880_0 .var/i "i", 31 0;
v0x7fd75a70a910_0 .var "load", 0 0;
v0x7fd75a70a9e0_0 .net "parallelDataIn", 7 0, v0x7fd75a706f40_0;  1 drivers
v0x7fd75a70aab0_0 .var "parallelDataOut", 7 0;
v0x7fd75a70ab80_0 .var "reset", 0 0;
v0x7fd75a70ad10_0 .var "serialDataIn", 0 0;
v0x7fd75a70ada0_0 .net "serialDataOut", 0 0, v0x7fd75a707820_0;  1 drivers
v0x7fd75a70ae30_0 .var "transmitEnable", 0 0;
S_0x7fd75a706750 .scope module, "dut" "networkHardware" 3 42, 3 7 0, S_0x7fd75a503100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "transmitEnable"
    .port_info 3 /INPUT 8 "parallelDataOut"
    .port_info 4 /INPUT 1 "load"
    .port_info 5 /OUTPUT 8 "parallelDataIn"
    .port_info 6 /OUTPUT 1 "characterReceived"
    .port_info 7 /OUTPUT 1 "characterSent"
    .port_info 8 /INPUT 1 "serialDataIn"
    .port_info 9 /OUTPUT 1 "serialDataOut"
v0x7fd75a709b70_0 .net "BSCClockIn", 0 0, v0x7fd75a708b70_0;  1 drivers
v0x7fd75a709c10_0 .net "BSCClockOut", 0 0, v0x7fd75a7098c0_0;  1 drivers
v0x7fd75a709cb0_0 .net "bitCountIn", 3 0, v0x7fd75a7083d0_0;  1 drivers
v0x7fd75a709d80_0 .net "bitCountOut", 3 0, v0x7fd75a709130_0;  1 drivers
v0x7fd75a709e10_0 .net "characterReceived", 0 0, v0x7fd75a708530_0;  alias, 1 drivers
v0x7fd75a709ee0_0 .net "characterSent", 0 0, v0x7fd75a709270_0;  alias, 1 drivers
v0x7fd75a709f70_0 .net "clk", 0 0, v0x7fd75a70a7f0_0;  1 drivers
v0x7fd75a70a000_0 .net "load", 0 0, v0x7fd75a70a910_0;  1 drivers
v0x7fd75a70a0b0_0 .net "parallelDataIn", 7 0, v0x7fd75a706f40_0;  alias, 1 drivers
v0x7fd75a70a1e0_0 .net "parallelDataOut", 7 0, v0x7fd75a70aab0_0;  1 drivers
v0x7fd75a70a270_0 .net "reset", 0 0, v0x7fd75a70ab80_0;  1 drivers
v0x7fd75a70a300_0 .net "serialDataIn", 0 0, v0x7fd75a70ad10_0;  1 drivers
v0x7fd75a70a3d0_0 .net "serialDataOut", 0 0, v0x7fd75a707820_0;  alias, 1 drivers
v0x7fd75a70a460_0 .net "startBitDetected", 0 0, v0x7fd75a7080a0_0;  1 drivers
v0x7fd75a70a4f0_0 .net "transmitEnable", 0 0, v0x7fd75a70ae30_0;  1 drivers
S_0x7fd75a706a50 .scope module, "dataIn" "s2p" 3 24, 4 1 0, S_0x7fd75a706750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "parallelOut"
    .port_info 1 /INPUT 1 "serialIn"
    .port_info 2 /INPUT 1 "charReceived"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clk"
v0x7fd75a706d50_0 .var "allData", 9 0;
v0x7fd75a706e10_0 .net "charReceived", 0 0, v0x7fd75a708530_0;  alias, 1 drivers
v0x7fd75a706eb0_0 .net "clk", 0 0, v0x7fd75a708b70_0;  alias, 1 drivers
v0x7fd75a706f40_0 .var "parallelOut", 7 0;
v0x7fd75a706ff0_0 .net "reset", 0 0, v0x7fd75a70ab80_0;  alias, 1 drivers
v0x7fd75a7070d0_0 .net "serialIn", 0 0, v0x7fd75a70ad10_0;  alias, 1 drivers
E_0x7fd75a706cc0 .event posedge, v0x7fd75a706e10_0;
E_0x7fd75a706d10 .event posedge, v0x7fd75a706eb0_0;
S_0x7fd75a7071f0 .scope module, "dataOut" "p2s" 3 22, 5 1 0, S_0x7fd75a706750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serialOut"
    .port_info 1 /INPUT 8 "parallelIn"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
v0x7fd75a707490_0 .net "clk", 0 0, v0x7fd75a7098c0_0;  alias, 1 drivers
v0x7fd75a707540_0 .net "load", 0 0, v0x7fd75a70a910_0;  alias, 1 drivers
v0x7fd75a7075e0_0 .var "loadBuffer", 9 0;
v0x7fd75a7076a0_0 .net "parallelIn", 7 0, v0x7fd75a70aab0_0;  alias, 1 drivers
v0x7fd75a707750_0 .net "reset", 0 0, v0x7fd75a70ab80_0;  alias, 1 drivers
v0x7fd75a707820_0 .var "serialOut", 0 0;
E_0x7fd75a707420 .event posedge, v0x7fd75a707540_0;
E_0x7fd75a707450 .event posedge, v0x7fd75a707490_0;
S_0x7fd75a707930 .scope module, "detector" "startBitDetect" 3 27, 6 3 0, S_0x7fd75a706750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "startBitDetected"
    .port_info 1 /INPUT 1 "characterReceived"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /INPUT 4 "bitCount"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7fd75a707c20_0 .net "bitCount", 3 0, v0x7fd75a7083d0_0;  alias, 1 drivers
v0x7fd75a707ce0_0 .net "characterReceived", 0 0, v0x7fd75a708530_0;  alias, 1 drivers
v0x7fd75a707da0_0 .net "clk", 0 0, v0x7fd75a70a7f0_0;  alias, 1 drivers
v0x7fd75a707e50_0 .net "data", 0 0, v0x7fd75a70ad10_0;  alias, 1 drivers
v0x7fd75a707f00_0 .var "readingData", 0 0;
v0x7fd75a707fd0_0 .net "reset", 0 0, v0x7fd75a70ab80_0;  alias, 1 drivers
v0x7fd75a7080a0_0 .var "startBitDetected", 0 0;
E_0x7fd75a707b90 .event edge, v0x7fd75a707f00_0, v0x7fd75a707c20_0, v0x7fd75a7070d0_0;
E_0x7fd75a707be0 .event posedge, v0x7fd75a707da0_0;
S_0x7fd75a708190 .scope module, "inDataBIC" "bitIdentifierCount" 3 25, 7 1 0, S_0x7fd75a706750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "characterReceived"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "bitReceived"
    .port_info 3 /OUTPUT 4 "bitCount"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7fd75a7083d0_0 .var "bitCount", 3 0;
v0x7fd75a708480_0 .net "bitReceived", 0 0, v0x7fd75a708b70_0;  alias, 1 drivers
v0x7fd75a708530_0 .var "characterReceived", 0 0;
v0x7fd75a708620_0 .net "clk", 0 0, v0x7fd75a70a7f0_0;  alias, 1 drivers
v0x7fd75a7086b0_0 .net "enable", 0 0, v0x7fd75a7080a0_0;  alias, 1 drivers
v0x7fd75a708780_0 .net "reset", 0 0, v0x7fd75a70ab80_0;  alias, 1 drivers
S_0x7fd75a708850 .scope module, "inDataBSC" "bitSampleCount" 3 26, 8 1 0, S_0x7fd75a706750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clockControl"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd75a708aa0_0 .net "clk", 0 0, v0x7fd75a70a7f0_0;  alias, 1 drivers
v0x7fd75a708b70_0 .var "clockControl", 0 0;
v0x7fd75a708c40_0 .var "count", 3 0;
v0x7fd75a708cd0_0 .net "enable", 0 0, v0x7fd75a7080a0_0;  alias, 1 drivers
v0x7fd75a708da0_0 .net "reset", 0 0, v0x7fd75a70ab80_0;  alias, 1 drivers
S_0x7fd75a708ef0 .scope module, "outDataBIC" "bitIdentifierCount" 3 20, 7 1 0, S_0x7fd75a706750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "characterReceived"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "bitReceived"
    .port_info 3 /OUTPUT 4 "bitCount"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7fd75a709130_0 .var "bitCount", 3 0;
v0x7fd75a7091d0_0 .net "bitReceived", 0 0, v0x7fd75a7098c0_0;  alias, 1 drivers
v0x7fd75a709270_0 .var "characterReceived", 0 0;
v0x7fd75a709320_0 .net "clk", 0 0, v0x7fd75a70a7f0_0;  alias, 1 drivers
v0x7fd75a7093b0_0 .net "enable", 0 0, v0x7fd75a70ae30_0;  alias, 1 drivers
v0x7fd75a709480_0 .net "reset", 0 0, v0x7fd75a70ab80_0;  alias, 1 drivers
S_0x7fd75a709590 .scope module, "outDataBSC" "bitSampleCount" 3 21, 8 1 0, S_0x7fd75a706750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clockControl"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fd75a7097a0_0 .net "clk", 0 0, v0x7fd75a70a7f0_0;  alias, 1 drivers
v0x7fd75a7098c0_0 .var "clockControl", 0 0;
v0x7fd75a709950_0 .var "count", 3 0;
v0x7fd75a7099e0_0 .net "enable", 0 0, v0x7fd75a70ae30_0;  alias, 1 drivers
v0x7fd75a709a70_0 .net "reset", 0 0, v0x7fd75a70ab80_0;  alias, 1 drivers
    .scope S_0x7fd75a507ab0;
T_0 ;
    %wait E_0x7fd75a5256d0;
    %load/vec4 v0x7fd75a706620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a706350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a533ea0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd75a706400_0;
    %assign/vec4 v0x7fd75a706350_0, 0;
    %load/vec4 v0x7fd75a706580_0;
    %load/vec4 v0x7fd75a7062a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fd75a533ea0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd75a533ea0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd75a507ab0;
T_1 ;
    %wait E_0x7fd75a5268f0;
    %load/vec4 v0x7fd75a706400_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd75a706400_0, 0, 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd75a706400_0, 0, 1;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x7fd75a533ea0_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd75a706580_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd75a706400_0, 0, 1;
T_1.4 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fd75a708ef0;
T_2 ;
    %wait E_0x7fd75a707be0;
    %load/vec4 v0x7fd75a709480_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd75a7093b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a709130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a709270_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd75a708ef0;
T_3 ;
    %wait E_0x7fd75a707450;
    %load/vec4 v0x7fd75a709480_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd75a7093b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a709270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a709130_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fd75a7093b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fd75a709130_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd75a709130_0, 0;
    %load/vec4 v0x7fd75a709130_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd75a709270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a709130_0, 0;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd75a709590;
T_4 ;
    %wait E_0x7fd75a707be0;
    %load/vec4 v0x7fd75a709a70_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd75a7099e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a7098c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a709950_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fd75a7099e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fd75a709950_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd75a709950_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0x7fd75a709950_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %assign/vec4 v0x7fd75a7098c0_0, 0;
    %load/vec4 v0x7fd75a709950_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a709950_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fd75a709950_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd75a709950_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a7098c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a709950_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd75a7071f0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd75a707820_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7fd75a7071f0;
T_6 ;
    %wait E_0x7fd75a707450;
    %load/vec4 v0x7fd75a707750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd75a707820_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x7fd75a7075e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fd75a7075e0_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0x7fd75a707820_0, 0;
    %load/vec4 v0x7fd75a7075e0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7075e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7075e0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7075e0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7075e0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7075e0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7075e0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7075e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7075e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd75a7071f0;
T_7 ;
    %wait E_0x7fd75a707420;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7076a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7076a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7076a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7076a0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7076a0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7076a0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7076a0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %load/vec4 v0x7fd75a7076a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a7075e0_0, 4, 5;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fd75a706a50;
T_8 ;
    %wait E_0x7fd75a706d10;
    %load/vec4 v0x7fd75a706ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd75a706f40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fd75a7070d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706d50_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706d50_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706d50_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706d50_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706d50_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706d50_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706d50_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706d50_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706d50_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706d50_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fd75a706d50_0, 0, 10;
    %load/vec4 v0x7fd75a7070d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fd75a706d50_0, 4, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fd75a706a50;
T_9 ;
    %wait E_0x7fd75a706cc0;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706f40_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706f40_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706f40_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706f40_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706f40_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706f40_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706f40_0, 4, 5;
    %load/vec4 v0x7fd75a706d50_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd75a706f40_0, 4, 5;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fd75a708190;
T_10 ;
    %wait E_0x7fd75a707be0;
    %load/vec4 v0x7fd75a708780_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd75a7086b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.0, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a7083d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a708530_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fd75a708190;
T_11 ;
    %wait E_0x7fd75a706d10;
    %load/vec4 v0x7fd75a708780_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd75a7086b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a708530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a7083d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fd75a7086b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fd75a7083d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd75a7083d0_0, 0;
    %load/vec4 v0x7fd75a7083d0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd75a708530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a7083d0_0, 0;
T_11.4 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd75a708850;
T_12 ;
    %wait E_0x7fd75a707be0;
    %load/vec4 v0x7fd75a708da0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd75a708cd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a708b70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a708c40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fd75a708cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fd75a708c40_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd75a708c40_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0x7fd75a708c40_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %assign/vec4 v0x7fd75a708b70_0, 0;
    %load/vec4 v0x7fd75a708c40_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a708c40_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7fd75a708c40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd75a708c40_0, 0;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a708b70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd75a708c40_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fd75a707930;
T_13 ;
    %wait E_0x7fd75a707be0;
    %load/vec4 v0x7fd75a707fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd75a7080a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd75a707f00_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fd75a707f00_0;
    %assign/vec4 v0x7fd75a7080a0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fd75a707930;
T_14 ;
    %wait E_0x7fd75a707b90;
    %load/vec4 v0x7fd75a707f00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd75a707f00_0, 0, 1;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x7fd75a707c20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd75a707f00_0, 0, 1;
T_14.4 ;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x7fd75a707e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd75a707f00_0, 0, 1;
T_14.6 ;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fd75a503100;
T_15 ;
    %wait E_0x7fd75a707be0;
    %load/vec4 v0x7fd75a70ada0_0;
    %assign/vec4 v0x7fd75a70ad10_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fd75a503100;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a70a7f0_0, 0;
T_16.0 ;
    %delay 1, 0;
    %load/vec4 v0x7fd75a70a7f0_0;
    %inv;
    %assign/vec4 v0x7fd75a70a7f0_0, 0;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x7fd75a503100;
T_17 ;
    %vpi_call 3 56 "$dumpfile", "networkHardware.vcd" {0 0 0};
    %vpi_call 3 57 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fd75a706750 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a70ab80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd75a70ad10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a70ae30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a70a910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd75a70aab0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd75a70ab80_0, 0;
    %delay 2, 0;
    %vpi_call 3 66 "$display", "beginning transmission at: %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd75a70ae30_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x7fd75a70aab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd75a70a910_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd75a70a880_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x7fd75a70a880_0;
    %cmpi/s 176, 0, 32;
    %jmp/0xz T_17.1, 5;
    %delay 2, 0;
    %load/vec4 v0x7fd75a70a880_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fd75a70a880_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a70ae30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a70a910_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd75a70ae30_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x7fd75a70aab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd75a70a910_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd75a70a880_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x7fd75a70a880_0;
    %cmpi/s 176, 0, 32;
    %jmp/0xz T_17.3, 5;
    %delay 2, 0;
    %load/vec4 v0x7fd75a70a880_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fd75a70a880_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd75a70ae30_0, 0;
    %delay 2, 0;
    %vpi_call 3 86 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./bitIdentifierCountReceive.v";
    "networkHardware.v";
    "./s2p.v";
    "./p2s.v";
    "./startBitDetect.v";
    "./bitIdentifierCount.v";
    "./bitSampleCount.v";
