Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 23:21:27 2018
| Host         : DESKTOP-M3KG07M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topper_timing_summary_routed.rpt -pb topper_timing_summary_routed.pb -rpx topper_timing_summary_routed.rpx -warn_on_violation
| Design       : topper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 78 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: deb/yeet/clk_10_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: state_machine/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: state_machine/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: state_machine/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: timer/bb/outty/clk1_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: timer/tz/hour_zone_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: timer/tz/hour_zone_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: timer/tz/hour_zone_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: timer/tz/hour_zone_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: timer/tz/hour_zone_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 207 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.140     -115.072                     44                  664        0.135        0.000                      0                  664        3.000        0.000                       0                   358  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
deb/divider/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  audio_clock_clk_wiz_0   {0.000 65.098}       130.196         7.681           
  clk_out1_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
deb/divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  audio_clock_clk_wiz_0       121.520        0.000                      0                   60        0.261        0.000                      0                   60       64.598        0.000                       0                    30  
  clk_out1_clk_wiz_0          193.685        0.000                      0                  586        0.202        0.000                      0                  586       13.360        0.000                       0                   324  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0     audio_clock_clk_wiz_0       -3.140     -115.072                     44                   44        0.135        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0      196.474        0.000                      0                    6        0.881        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  deb/divider/inst/clk_in1
  To Clock:  deb/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         deb/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { deb/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  audio_clock_clk_wiz_0
  To Clock:  audio_clock_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      121.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       64.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.520ns  (required time - arrival time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.196ns  (audio_clock_clk_wiz_0 rise@130.196ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 0.766ns (9.575%)  route 7.234ns (90.425%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 131.799 - 130.196 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.720     1.722    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     2.240 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=32264, routed)       6.431     8.672    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162     8.958    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.082 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.641     9.723    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                    130.196   130.196 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   131.879    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   128.185 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   130.108    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   130.199 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.600   131.799    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.095   131.894    
                         clock uncertainty           -0.128   131.766    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524   131.242    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                        131.242    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                121.520    

Slack (MET) :             121.520ns  (required time - arrival time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.196ns  (audio_clock_clk_wiz_0 rise@130.196ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 0.766ns (9.575%)  route 7.234ns (90.425%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 131.799 - 130.196 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.720     1.722    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     2.240 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=32264, routed)       6.431     8.672    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162     8.958    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.082 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.641     9.723    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                    130.196   130.196 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   131.879    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   128.185 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   130.108    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   130.199 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.600   131.799    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.095   131.894    
                         clock uncertainty           -0.128   131.766    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524   131.242    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                        131.242    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                121.520    

Slack (MET) :             121.520ns  (required time - arrival time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.196ns  (audio_clock_clk_wiz_0 rise@130.196ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 0.766ns (9.575%)  route 7.234ns (90.425%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 131.799 - 130.196 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.720     1.722    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     2.240 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=32264, routed)       6.431     8.672    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162     8.958    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.082 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.641     9.723    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                    130.196   130.196 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   131.879    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   128.185 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   130.108    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   130.199 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.600   131.799    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.095   131.894    
                         clock uncertainty           -0.128   131.766    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524   131.242    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                        131.242    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                121.520    

Slack (MET) :             121.520ns  (required time - arrival time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.196ns  (audio_clock_clk_wiz_0 rise@130.196ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 0.766ns (9.575%)  route 7.234ns (90.425%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 131.799 - 130.196 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.720     1.722    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     2.240 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=32264, routed)       6.431     8.672    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162     8.958    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.082 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.641     9.723    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                    130.196   130.196 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   131.879    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   128.185 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   130.108    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   130.199 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.600   131.799    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.095   131.894    
                         clock uncertainty           -0.128   131.766    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524   131.242    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                        131.242    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                121.520    

Slack (MET) :             121.538ns  (required time - arrival time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.196ns  (audio_clock_clk_wiz_0 rise@130.196ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 0.766ns (9.596%)  route 7.217ns (90.404%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 131.800 - 130.196 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.720     1.722    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     2.240 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=32264, routed)       6.431     8.672    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162     8.958    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.082 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.624     9.705    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                    130.196   130.196 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   131.879    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   128.185 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   130.108    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   130.199 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.601   131.800    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.095   131.895    
                         clock uncertainty           -0.128   131.767    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   131.243    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                        131.243    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                121.538    

Slack (MET) :             121.538ns  (required time - arrival time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.196ns  (audio_clock_clk_wiz_0 rise@130.196ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 0.766ns (9.596%)  route 7.217ns (90.404%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 131.800 - 130.196 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.720     1.722    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     2.240 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=32264, routed)       6.431     8.672    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162     8.958    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.082 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.624     9.705    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                    130.196   130.196 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   131.879    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   128.185 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   130.108    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   130.199 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.601   131.800    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.095   131.895    
                         clock uncertainty           -0.128   131.767    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   131.243    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                        131.243    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                121.538    

Slack (MET) :             121.538ns  (required time - arrival time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.196ns  (audio_clock_clk_wiz_0 rise@130.196ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 0.766ns (9.596%)  route 7.217ns (90.404%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 131.800 - 130.196 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.720     1.722    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     2.240 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=32264, routed)       6.431     8.672    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162     8.958    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.082 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.624     9.705    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                    130.196   130.196 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   131.879    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   128.185 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   130.108    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   130.199 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.601   131.800    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.095   131.895    
                         clock uncertainty           -0.128   131.767    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   131.243    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                        131.243    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                121.538    

Slack (MET) :             121.538ns  (required time - arrival time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.196ns  (audio_clock_clk_wiz_0 rise@130.196ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 0.766ns (9.596%)  route 7.217ns (90.404%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 131.800 - 130.196 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.720     1.722    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     2.240 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=32264, routed)       6.431     8.672    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162     8.958    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.082 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.624     9.705    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                    130.196   130.196 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   131.879    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   128.185 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   130.108    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   130.199 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.601   131.800    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.095   131.895    
                         clock uncertainty           -0.128   131.767    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524   131.243    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                        131.243    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                121.538    

Slack (MET) :             121.551ns  (required time - arrival time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.196ns  (audio_clock_clk_wiz_0 rise@130.196ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 0.766ns (9.584%)  route 7.227ns (90.416%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 131.798 - 130.196 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.720     1.722    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     2.240 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=32264, routed)       6.431     8.672    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162     8.958    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.082 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.634     9.715    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                    130.196   130.196 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   131.879    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   128.185 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   130.108    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   130.199 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.599   131.798    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.120   131.918    
                         clock uncertainty           -0.128   131.790    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524   131.266    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                        131.266    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                121.551    

Slack (MET) :             121.551ns  (required time - arrival time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.196ns  (audio_clock_clk_wiz_0 rise@130.196ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 0.766ns (9.584%)  route 7.227ns (90.416%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 131.798 - 130.196 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.720     1.722    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     2.240 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=32264, routed)       6.431     8.672    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162     8.958    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.082 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.634     9.715    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                    130.196   130.196 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   130.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   131.879    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   128.185 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   130.108    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   130.199 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.599   131.798    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.120   131.918    
                         clock uncertainty           -0.128   131.790    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524   131.266    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                        131.266    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                121.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600     0.602    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y89          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           0.117     0.860    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[7]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.968 r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.968    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[7]
    SLICE_X1Y89          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873     0.875    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y89          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105     0.707    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600     0.602    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y88          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.120     0.863    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.971 r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.971    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[3]
    SLICE_X1Y88          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873     0.875    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y88          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     0.707    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.601     0.603    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     0.767 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=1081, routed)        0.127     0.893    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.003 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.003    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.876    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     0.737    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600     0.602    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y89          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.117     0.860    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.975 r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.975    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X1Y89          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873     0.875    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y89          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105     0.707    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600     0.602    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y88          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.122     0.864    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.975 r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.975    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[2]
    SLICE_X1Y88          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873     0.875    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y88          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     0.707    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.601     0.603    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     0.767 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=122, routed)         0.139     0.905    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[14]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.015 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.015    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[14]
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.876    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     0.737    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.249ns (64.832%)  route 0.135ns (35.168%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.601     0.603    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y90          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=10, routed)          0.135     0.879    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.987 r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.987    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[11]
    SLICE_X1Y90          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.876    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y90          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     0.708    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600     0.602    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     0.766 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=16185, routed)       0.141     0.907    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.017 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.017    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X2Y89          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873     0.875    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     0.736    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.968%)  route 0.136ns (35.032%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.601     0.603    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y90          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=18, routed)          0.136     0.879    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.990 r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.990    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[10]
    SLICE_X1Y90          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.876    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y90          FDRE                                         r  nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     0.708    nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - audio_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.601     0.603    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     0.767 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=1081, routed)        0.127     0.893    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.039 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.039    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.876    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     0.737    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         audio_clock_clk_wiz_0
Waveform(ns):       { 0.000 65.098 }
Period(ns):         130.196
Sources:            { deb/divider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         130.196     128.041    BUFGCTRL_X0Y1    deb/divider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         130.196     128.947    MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         130.196     129.196    SLICE_X2Y90      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         130.196     129.196    SLICE_X2Y90      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         130.196     129.196    SLICE_X2Y90      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         130.196     129.196    SLICE_X2Y91      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         130.196     129.196    SLICE_X2Y91      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         130.196     129.196    SLICE_X2Y91      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         130.196     129.196    SLICE_X2Y91      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         130.196     129.196    SLICE_X2Y88      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       130.196     83.164     MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y90      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y90      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y90      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y89      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y89      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y89      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y89      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y90      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X1Y90      nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X1Y90      nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y90      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y90      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y90      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y91      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y91      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y91      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y91      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X2Y90      nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X1Y90      nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         65.098      64.598     SLICE_X1Y90      nolabel_line151/AudioTest/PositionCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.685ns  (required time - arrival time)
  Source:                 timer/month/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer/MD/offset_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.244ns (22.144%)  route 4.374ns (77.856%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 201.555 - 200.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.624     1.626    timer/month/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X12Y75         FDRE                                         r  timer/month/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     2.144 r  timer/month/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=34, routed)          1.918     4.063    timer/MD/bbstub_Q[5][0]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.152     4.215 r  timer/MD/tracker_i_2/O
                         net (fo=2, routed)           0.469     4.684    timer/MD/tracker_reg
    SLICE_X14Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.010 r  timer/MD/offset_reg_i_39/O
                         net (fo=2, routed)           0.645     5.655    timer/MD/offset_reg_i_39_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I3_O)        0.124     5.779 f  timer/MD/offset_reg_i_18/O
                         net (fo=1, routed)           0.717     6.495    timer/MD/offset_reg_i_18_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.619 r  timer/MD/offset_reg_i_4/O
                         net (fo=1, routed)           0.625     7.244    timer/MD/p_1_in[6]
    RAMB18_X0Y30         RAMB18E1                                     r  timer/MD/offset_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.552   201.555    timer/MD/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  timer/MD/offset_reg/CLKARDCLK
                         clock pessimism              0.079   201.634    
                         clock uncertainty           -0.138   201.495    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   200.929    timer/MD/offset_reg
  -------------------------------------------------------------------
                         required time                        200.929    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                193.685    

Slack (MET) :             193.966ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            driver/seg3C_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 0.580ns (10.877%)  route 4.753ns (89.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 201.510 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.740     3.919    state_machine/out[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.124     4.043 r  state_machine/an1f[7]_i_1/O
                         net (fo=54, routed)          3.013     7.056    driver/WM
    SLICE_X11Y75         FDSE                                         r  driver/seg3C_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.507   201.510    driver/clk_out1
    SLICE_X11Y75         FDSE                                         r  driver/seg3C_reg[4]/C
                         clock pessimism              0.079   201.589    
                         clock uncertainty           -0.138   201.451    
    SLICE_X11Y75         FDSE (Setup_fdse_C_S)       -0.429   201.022    driver/seg3C_reg[4]
  -------------------------------------------------------------------
                         required time                        201.022    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                193.966    

Slack (MET) :             194.032ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            driver/seg1C_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.704ns (13.616%)  route 4.466ns (86.384%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 201.509 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.740     3.919    state_machine/out[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.124     4.043 r  state_machine/an1f[7]_i_1/O
                         net (fo=54, routed)          2.163     6.207    state_machine/WM
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.331 r  state_machine/seg1C[3]_i_1/O
                         net (fo=4, routed)           0.563     6.894    driver/FSM_sequential_state_reg[1]
    SLICE_X8Y76          FDSE                                         r  driver/seg1C_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.506   201.509    driver/clk_out1
    SLICE_X8Y76          FDSE                                         r  driver/seg1C_reg[0]/C
                         clock pessimism              0.079   201.588    
                         clock uncertainty           -0.138   201.450    
    SLICE_X8Y76          FDSE (Setup_fdse_C_S)       -0.524   200.926    driver/seg1C_reg[0]
  -------------------------------------------------------------------
                         required time                        200.926    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                194.032    

Slack (MET) :             194.032ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            driver/seg1C_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.704ns (13.616%)  route 4.466ns (86.384%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 201.509 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.740     3.919    state_machine/out[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.124     4.043 r  state_machine/an1f[7]_i_1/O
                         net (fo=54, routed)          2.163     6.207    state_machine/WM
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.331 r  state_machine/seg1C[3]_i_1/O
                         net (fo=4, routed)           0.563     6.894    driver/FSM_sequential_state_reg[1]
    SLICE_X8Y76          FDSE                                         r  driver/seg1C_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.506   201.509    driver/clk_out1
    SLICE_X8Y76          FDSE                                         r  driver/seg1C_reg[3]/C
                         clock pessimism              0.079   201.588    
                         clock uncertainty           -0.138   201.450    
    SLICE_X8Y76          FDSE (Setup_fdse_C_S)       -0.524   200.926    driver/seg1C_reg[3]
  -------------------------------------------------------------------
                         required time                        200.926    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                194.032    

Slack (MET) :             194.032ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            driver/seg3C_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.704ns (13.616%)  route 4.466ns (86.384%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 201.509 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.740     3.919    state_machine/out[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.124     4.043 r  state_machine/an1f[7]_i_1/O
                         net (fo=54, routed)          2.163     6.207    state_machine/WM
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.331 r  state_machine/seg1C[3]_i_1/O
                         net (fo=4, routed)           0.563     6.894    driver/FSM_sequential_state_reg[1]
    SLICE_X8Y76          FDSE                                         r  driver/seg3C_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.506   201.509    driver/clk_out1
    SLICE_X8Y76          FDSE                                         r  driver/seg3C_reg[0]/C
                         clock pessimism              0.079   201.588    
                         clock uncertainty           -0.138   201.450    
    SLICE_X8Y76          FDSE (Setup_fdse_C_S)       -0.524   200.926    driver/seg3C_reg[0]
  -------------------------------------------------------------------
                         required time                        200.926    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                194.032    

Slack (MET) :             194.032ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            driver/seg3C_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.704ns (13.616%)  route 4.466ns (86.384%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 201.509 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.740     3.919    state_machine/out[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.124     4.043 r  state_machine/an1f[7]_i_1/O
                         net (fo=54, routed)          2.163     6.207    state_machine/WM
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.331 r  state_machine/seg1C[3]_i_1/O
                         net (fo=4, routed)           0.563     6.894    driver/FSM_sequential_state_reg[1]
    SLICE_X8Y76          FDSE                                         r  driver/seg3C_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.506   201.509    driver/clk_out1
    SLICE_X8Y76          FDSE                                         r  driver/seg3C_reg[2]/C
                         clock pessimism              0.079   201.588    
                         clock uncertainty           -0.138   201.450    
    SLICE_X8Y76          FDSE (Setup_fdse_C_S)       -0.524   200.926    driver/seg3C_reg[2]
  -------------------------------------------------------------------
                         required time                        200.926    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                194.032    

Slack (MET) :             194.067ns  (required time - arrival time)
  Source:                 timer/day_count/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer/MD/offset_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.828ns (15.819%)  route 4.406ns (84.181%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 201.555 - 200.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.626     1.628    timer/day_count/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y76         FDRE                                         r  timer/day_count/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  timer/day_count/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=29, routed)          2.497     4.581    timer/MD/Q[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.124     4.705 f  timer/MD/offset_reg_i_51/O
                         net (fo=1, routed)           0.788     5.493    timer/MD/offset_reg_i_51_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124     5.617 f  timer/MD/offset_reg_i_27/O
                         net (fo=1, routed)           0.296     5.913    timer/MD/offset_reg_i_27_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I4_O)        0.124     6.037 r  timer/MD/offset_reg_i_6/O
                         net (fo=1, routed)           0.826     6.863    timer/MD/p_1_in[4]
    RAMB18_X0Y30         RAMB18E1                                     r  timer/MD/offset_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.552   201.555    timer/MD/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  timer/MD/offset_reg/CLKARDCLK
                         clock pessimism              0.079   201.634    
                         clock uncertainty           -0.138   201.495    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   200.929    timer/MD/offset_reg
  -------------------------------------------------------------------
                         required time                        200.929    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                194.067    

Slack (MET) :             194.257ns  (required time - arrival time)
  Source:                 timer/month/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer/MD/offset_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 1.244ns (24.654%)  route 3.802ns (75.346%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 201.555 - 200.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.624     1.626    timer/month/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X12Y75         FDRE                                         r  timer/month/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.518     2.144 r  timer/month/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=34, routed)          1.918     4.063    timer/MD/bbstub_Q[5][0]
    SLICE_X13Y75         LUT2 (Prop_lut2_I0_O)        0.152     4.215 r  timer/MD/tracker_i_2/O
                         net (fo=2, routed)           0.469     4.684    timer/MD/tracker_reg
    SLICE_X14Y75         LUT6 (Prop_lut6_I0_O)        0.326     5.010 r  timer/MD/offset_reg_i_39/O
                         net (fo=2, routed)           0.455     5.465    timer/MD/offset_reg_i_39_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.589 r  timer/MD/offset_reg_i_24/O
                         net (fo=1, routed)           0.149     5.738    timer/MD/offset_reg_i_24_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.862 r  timer/MD/offset_reg_i_5/O
                         net (fo=1, routed)           0.811     6.672    timer/MD/p_1_in[5]
    RAMB18_X0Y30         RAMB18E1                                     r  timer/MD/offset_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.552   201.555    timer/MD/clk_out1
    RAMB18_X0Y30         RAMB18E1                                     r  timer/MD/offset_reg/CLKARDCLK
                         clock pessimism              0.079   201.634    
                         clock uncertainty           -0.138   201.495    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   200.929    timer/MD/offset_reg
  -------------------------------------------------------------------
                         required time                        200.929    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                194.257    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            driver/seg2C_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.704ns (12.727%)  route 4.828ns (87.273%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 201.510 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.740     3.919    state_machine/out[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.124     4.043 r  state_machine/an1f[7]_i_1/O
                         net (fo=54, routed)          3.088     7.131    timer/MD/WM
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.255 r  timer/MD/seg2C[0]_i_1/O
                         net (fo=1, routed)           0.000     7.255    driver/offset_reg_4[0]
    SLICE_X10Y75         FDRE                                         r  driver/seg2C_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.507   201.510    driver/clk_out1
    SLICE_X10Y75         FDRE                                         r  driver/seg2C_reg[0]/C
                         clock pessimism              0.079   201.589    
                         clock uncertainty           -0.138   201.451    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.077   201.528    driver/seg2C_reg[0]
  -------------------------------------------------------------------
                         required time                        201.528    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.305ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            driver/seg1C_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 0.580ns (11.621%)  route 4.411ns (88.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 201.507 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.740     3.919    state_machine/out[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.124     4.043 r  state_machine/an1f[7]_i_1/O
                         net (fo=54, routed)          2.671     6.714    driver/WM
    SLICE_X9Y75          FDSE                                         r  driver/seg1C_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.504   201.507    driver/clk_out1
    SLICE_X9Y75          FDSE                                         r  driver/seg1C_reg[5]/C
                         clock pessimism              0.079   201.586    
                         clock uncertainty           -0.138   201.448    
    SLICE_X9Y75          FDSE (Setup_fdse_C_S)       -0.429   201.019    driver/seg1C_reg[5]
  -------------------------------------------------------------------
                         required time                        201.019    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                194.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cal_buttons/tracker_month_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cal_buttons/tracker_day_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.593     0.595    cal_buttons/clk_out1
    SLICE_X1Y79          FDRE                                         r  cal_buttons/tracker_month_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  cal_buttons/tracker_month_reg/Q
                         net (fo=3, routed)           0.120     0.856    cal_buttons/month_out_reg_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  cal_buttons/tracker_day_i_1/O
                         net (fo=1, routed)           0.000     0.901    cal_buttons/tracker_day_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  cal_buttons/tracker_day_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.864     0.866    cal_buttons/clk_out1
    SLICE_X0Y79          FDRE                                         r  cal_buttons/tracker_day_reg/C
                         clock pessimism             -0.258     0.608    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.091     0.699    cal_buttons/tracker_day_reg
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ringer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ringer/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.367%)  route 0.122ns (39.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.602     0.604    ringer/clk_out1
    SLICE_X0Y95          FDRE                                         r  ringer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     0.745 r  ringer/count_reg[0]/Q
                         net (fo=35, routed)          0.122     0.867    ringer/count_reg_n_0_[0]
    SLICE_X1Y95          LUT6 (Prop_lut6_I4_O)        0.045     0.912 r  ringer/count[16]_i_1__1/O
                         net (fo=1, routed)           0.000     0.912    ringer/count[16]
    SLICE_X1Y95          FDRE                                         r  ringer/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.875     0.877    ringer/clk_out1
    SLICE_X1Y95          FDRE                                         r  ringer/count_reg[16]/C
                         clock pessimism             -0.260     0.617    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.092     0.709    ringer/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ringer/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ringer/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.602     0.604    ringer/clk_out1
    SLICE_X0Y95          FDRE                                         r  ringer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     0.745 r  ringer/count_reg[0]/Q
                         net (fo=35, routed)          0.121     0.866    ringer/count_reg_n_0_[0]
    SLICE_X1Y95          LUT6 (Prop_lut6_I4_O)        0.045     0.911 r  ringer/count[12]_i_1__1/O
                         net (fo=1, routed)           0.000     0.911    ringer/count[12]
    SLICE_X1Y95          FDRE                                         r  ringer/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.875     0.877    ringer/clk_out1
    SLICE_X1Y95          FDRE                                         r  ringer/count_reg[12]/C
                         clock pessimism             -0.260     0.617    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.091     0.708    ringer/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 alarm/load/min_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm/load/min_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.818%)  route 0.109ns (34.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.594     0.596    alarm/load/clk_out1
    SLICE_X2Y80          FDRE                                         r  alarm/load/min_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     0.760 r  alarm/load/min_count_reg[3]/Q
                         net (fo=28, routed)          0.109     0.868    alarm/load/min_count_reg[2]_0[0]
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.045     0.913 r  alarm/load/min_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.913    alarm/load/min_count[4]_i_1__0_n_0
    SLICE_X3Y80          FDRE                                         r  alarm/load/min_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.865     0.867    alarm/load/clk_out1
    SLICE_X3Y80          FDRE                                         r  alarm/load/min_count_reg[4]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091     0.700    alarm/load/min_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 alarm/load/min_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm/load/min_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.248ns (66.910%)  route 0.123ns (33.090%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.594     0.596    alarm/load/clk_out1
    SLICE_X3Y80          FDRE                                         r  alarm/load/min_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  alarm/load/min_count_reg[2]/Q
                         net (fo=29, routed)          0.123     0.859    alarm/load/min_outa[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I4_O)        0.045     0.904 r  alarm/load/min_count[5]_i_4__0/O
                         net (fo=1, routed)           0.000     0.904    alarm/load/min_count[5]_i_4__0_n_0
    SLICE_X2Y80          MUXF7 (Prop_muxf7_I0_O)      0.062     0.966 r  alarm/load/min_count_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     0.966    alarm/load/min_count_reg[5]_i_2_n_0
    SLICE_X2Y80          FDRE                                         r  alarm/load/min_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.865     0.867    alarm/load/clk_out1
    SLICE_X2Y80          FDRE                                         r  alarm/load/min_count_reg[5]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     0.743    alarm/load/min_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.591     0.593    timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X7Y78          FDRE                                         r  timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=5, routed)           0.132     0.866    timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.045     0.911 r  timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.911    timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_6
    SLICE_X7Y78          FDRE                                         r  timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.860     0.862    timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X7Y78          FDRE                                         r  timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism             -0.269     0.593    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.092     0.685    timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 loader/load/hour_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            driver/seg3f_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.250ns (66.933%)  route 0.124ns (33.067%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.589     0.591    loader/load/clk_out1
    SLICE_X3Y74          FDRE                                         r  loader/load/hour_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  loader/load/hour_count_reg[4]/Q
                         net (fo=20, routed)          0.124     0.855    loader/load/Q[4]
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.045     0.900 r  loader/load/seg3f[2]_i_3/O
                         net (fo=1, routed)           0.000     0.900    alarm/load/hour_count_reg[3]_0
    SLICE_X2Y74          MUXF7 (Prop_muxf7_I1_O)      0.064     0.964 r  alarm/load/seg3f_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.964    driver/hour_count_reg[2][2]
    SLICE_X2Y74          FDSE                                         r  driver/seg3f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.859     0.861    driver/clk_out1
    SLICE_X2Y74          FDSE                                         r  driver/seg3f_reg[2]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X2Y74          FDSE (Hold_fdse_C_D)         0.134     0.738    driver/seg3f_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 alarm/load/hour_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm/load/hour_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.010%)  route 0.107ns (31.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.592     0.594    alarm/load/clk_out1
    SLICE_X0Y77          FDRE                                         r  alarm/load/hour_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.128     0.722 r  alarm/load/hour_count_reg[2]/Q
                         net (fo=17, routed)          0.107     0.828    alarm/load/hour_outa[2]
    SLICE_X0Y77          LUT6 (Prop_lut6_I5_O)        0.099     0.927 r  alarm/load/hour_count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.927    alarm/load/hour_count[4]_i_2__0_n_0
    SLICE_X0Y77          FDRE                                         r  alarm/load/hour_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.862     0.864    alarm/load/clk_out1
    SLICE_X0Y77          FDRE                                         r  alarm/load/hour_count_reg[4]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.092     0.686    alarm/load/hour_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 timer/clk1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer/clk1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.343%)  route 0.143ns (40.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.563     0.565    timer/clk1/clk_out1
    SLICE_X14Y78         FDCE                                         r  timer/clk1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDCE (Prop_fdce_C_Q)         0.164     0.729 r  timer/clk1/counter_reg[0]/Q
                         net (fo=35, routed)          0.143     0.872    timer/clk1/counter[0]
    SLICE_X13Y78         LUT6 (Prop_lut6_I4_O)        0.045     0.917 r  timer/clk1/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.917    timer/clk1/counter_0[3]
    SLICE_X13Y78         FDCE                                         r  timer/clk1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.832     0.834    timer/clk1/clk_out1
    SLICE_X13Y78         FDCE                                         r  timer/clk1/counter_reg[3]/C
                         clock pessimism             -0.255     0.579    
    SLICE_X13Y78         FDCE (Hold_fdce_C_D)         0.092     0.671    timer/clk1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 WM_count/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.597     0.599    WM_count/clk_out1
    SLICE_X3Y83          FDCE                                         r  WM_count/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     0.740 r  WM_count/Q_reg[0]/Q
                         net (fo=13, routed)          0.180     0.920    WM_count/WM_score[0]
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.042     0.962 r  WM_count/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.962    WM_count/p_0_in[1]
    SLICE_X3Y83          FDCE                                         r  WM_count/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.868     0.870    WM_count/clk_out1
    SLICE_X3Y83          FDCE                                         r  WM_count/Q_reg[1]/C
                         clock pessimism             -0.271     0.599    
    SLICE_X3Y83          FDCE (Hold_fdce_C_D)         0.107     0.706    WM_count/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { deb/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y30     timer/MD/offset_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    deb/divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y82      Random/data1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y82      Random/data1_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X4Y85      Random/data_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X4Y85      Random/data_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X4Y85      Random/data_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X4Y85      Random/data_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X5Y86      Random/data_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y85      Random/data_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y85      Random/data_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y85      Random/data_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y85      Random/data_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X5Y86      Random/data_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y82      WM_count/Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y82      WM_count/Q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y81      deb/yeet/clk_10_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y81      deb/yeet/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y81      deb/yeet/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y82      Random/data1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y82      Random/data1_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y85      Random/data_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y85      Random/data_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y85      Random/data_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y85      Random/data_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X5Y86      Random/data_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y77      alarm/load/hour_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y77      alarm/load/hour_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y77      alarm/load/hour_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { deb/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    deb/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  deb/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  audio_clock_clk_wiz_0

Setup :           44  Failing Endpoints,  Worst Slack       -3.140ns,  Total Violation     -115.072ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.140ns  (required time - arrival time)
  Source:                 comp/alarm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.771ns  (audio_clock_clk_wiz_0 rise@113400.773ns - clk_out1_clk_wiz_0 rise@113400.008ns)
  Data Path Delay:        2.907ns  (logic 0.828ns (28.483%)  route 2.079ns (71.517%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 113402.375 - 113400.773 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 113401.734 - 113400.008 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  113400.008 113400.008 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809 113401.820    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922 113397.898 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018 113399.914    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 113400.008 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.722 113401.727    comp/clk_out1
    SLICE_X0Y91          FDRE                                         r  comp/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456 113402.180 r  comp/alarm_reg/Q
                         net (fo=5, routed)           1.079 113403.258    state_machine/ringing
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124 113403.383 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.198 113403.578    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124 113403.703 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162 113403.867    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124 113403.992 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.641 113404.633    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                  113400.773 113400.773 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683 113402.453    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694 113398.758 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923 113400.680    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 113400.773 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.600 113402.375    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism             -0.101 113402.273    
                         clock uncertainty           -0.258 113402.016    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524 113401.492    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                      113401.500    
                         arrival time                       -113404.641    
  -------------------------------------------------------------------
                         slack                                 -3.140    

Slack (VIOLATED) :        -3.140ns  (required time - arrival time)
  Source:                 comp/alarm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.771ns  (audio_clock_clk_wiz_0 rise@113400.773ns - clk_out1_clk_wiz_0 rise@113400.008ns)
  Data Path Delay:        2.907ns  (logic 0.828ns (28.483%)  route 2.079ns (71.517%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 113402.375 - 113400.773 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 113401.734 - 113400.008 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  113400.008 113400.008 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809 113401.820    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922 113397.898 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018 113399.914    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 113400.008 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.722 113401.727    comp/clk_out1
    SLICE_X0Y91          FDRE                                         r  comp/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456 113402.180 r  comp/alarm_reg/Q
                         net (fo=5, routed)           1.079 113403.258    state_machine/ringing
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124 113403.383 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.198 113403.578    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124 113403.703 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162 113403.867    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124 113403.992 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.641 113404.633    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                  113400.773 113400.773 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683 113402.453    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694 113398.758 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923 113400.680    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 113400.773 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.600 113402.375    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.101 113402.273    
                         clock uncertainty           -0.258 113402.016    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524 113401.492    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                      113401.500    
                         arrival time                       -113404.641    
  -------------------------------------------------------------------
                         slack                                 -3.140    

Slack (VIOLATED) :        -3.140ns  (required time - arrival time)
  Source:                 comp/alarm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.771ns  (audio_clock_clk_wiz_0 rise@113400.773ns - clk_out1_clk_wiz_0 rise@113400.008ns)
  Data Path Delay:        2.907ns  (logic 0.828ns (28.483%)  route 2.079ns (71.517%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 113402.375 - 113400.773 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 113401.734 - 113400.008 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  113400.008 113400.008 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809 113401.820    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922 113397.898 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018 113399.914    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 113400.008 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.722 113401.727    comp/clk_out1
    SLICE_X0Y91          FDRE                                         r  comp/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456 113402.180 r  comp/alarm_reg/Q
                         net (fo=5, routed)           1.079 113403.258    state_machine/ringing
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124 113403.383 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.198 113403.578    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124 113403.703 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162 113403.867    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124 113403.992 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.641 113404.633    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                  113400.773 113400.773 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683 113402.453    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694 113398.758 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923 113400.680    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 113400.773 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.600 113402.375    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism             -0.101 113402.273    
                         clock uncertainty           -0.258 113402.016    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524 113401.492    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                      113401.500    
                         arrival time                       -113404.641    
  -------------------------------------------------------------------
                         slack                                 -3.140    

Slack (VIOLATED) :        -3.140ns  (required time - arrival time)
  Source:                 comp/alarm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.771ns  (audio_clock_clk_wiz_0 rise@113400.773ns - clk_out1_clk_wiz_0 rise@113400.008ns)
  Data Path Delay:        2.907ns  (logic 0.828ns (28.483%)  route 2.079ns (71.517%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 113402.375 - 113400.773 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 113401.734 - 113400.008 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  113400.008 113400.008 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809 113401.820    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922 113397.898 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018 113399.914    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 113400.008 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.722 113401.727    comp/clk_out1
    SLICE_X0Y91          FDRE                                         r  comp/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456 113402.180 r  comp/alarm_reg/Q
                         net (fo=5, routed)           1.079 113403.258    state_machine/ringing
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124 113403.383 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.198 113403.578    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124 113403.703 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162 113403.867    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124 113403.992 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.641 113404.633    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                  113400.773 113400.773 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683 113402.453    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694 113398.758 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923 113400.680    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 113400.773 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.600 113402.375    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism             -0.101 113402.273    
                         clock uncertainty           -0.258 113402.016    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524 113401.492    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                      113401.500    
                         arrival time                       -113404.641    
  -------------------------------------------------------------------
                         slack                                 -3.140    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 comp/alarm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.771ns  (audio_clock_clk_wiz_0 rise@113400.773ns - clk_out1_clk_wiz_0 rise@113400.008ns)
  Data Path Delay:        2.900ns  (logic 0.828ns (28.556%)  route 2.072ns (71.444%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 113402.375 - 113400.773 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 113401.734 - 113400.008 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  113400.008 113400.008 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809 113401.820    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922 113397.898 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018 113399.914    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 113400.008 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.722 113401.727    comp/clk_out1
    SLICE_X0Y91          FDRE                                         r  comp/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456 113402.180 r  comp/alarm_reg/Q
                         net (fo=5, routed)           1.079 113403.258    state_machine/ringing
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124 113403.383 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.198 113403.578    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124 113403.703 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162 113403.867    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124 113403.992 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.634 113404.625    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                  113400.773 113400.773 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683 113402.453    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694 113398.758 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923 113400.680    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 113400.773 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.599 113402.375    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.101 113402.273    
                         clock uncertainty           -0.258 113402.016    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524 113401.492    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                      113401.500    
                         arrival time                       -113404.633    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 comp/alarm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.771ns  (audio_clock_clk_wiz_0 rise@113400.773ns - clk_out1_clk_wiz_0 rise@113400.008ns)
  Data Path Delay:        2.900ns  (logic 0.828ns (28.556%)  route 2.072ns (71.444%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 113402.375 - 113400.773 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 113401.734 - 113400.008 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  113400.008 113400.008 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809 113401.820    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922 113397.898 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018 113399.914    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 113400.008 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.722 113401.727    comp/clk_out1
    SLICE_X0Y91          FDRE                                         r  comp/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456 113402.180 r  comp/alarm_reg/Q
                         net (fo=5, routed)           1.079 113403.258    state_machine/ringing
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124 113403.383 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.198 113403.578    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124 113403.703 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162 113403.867    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124 113403.992 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.634 113404.625    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                  113400.773 113400.773 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683 113402.453    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694 113398.758 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923 113400.680    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 113400.773 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.599 113402.375    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.101 113402.273    
                         clock uncertainty           -0.258 113402.016    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524 113401.492    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                      113401.500    
                         arrival time                       -113404.633    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 comp/alarm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.771ns  (audio_clock_clk_wiz_0 rise@113400.773ns - clk_out1_clk_wiz_0 rise@113400.008ns)
  Data Path Delay:        2.900ns  (logic 0.828ns (28.556%)  route 2.072ns (71.444%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 113402.375 - 113400.773 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 113401.734 - 113400.008 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  113400.008 113400.008 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809 113401.820    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922 113397.898 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018 113399.914    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 113400.008 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.722 113401.727    comp/clk_out1
    SLICE_X0Y91          FDRE                                         r  comp/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456 113402.180 r  comp/alarm_reg/Q
                         net (fo=5, routed)           1.079 113403.258    state_machine/ringing
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124 113403.383 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.198 113403.578    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124 113403.703 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162 113403.867    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124 113403.992 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.634 113404.625    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                  113400.773 113400.773 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683 113402.453    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694 113398.758 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923 113400.680    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 113400.773 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.599 113402.375    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.101 113402.273    
                         clock uncertainty           -0.258 113402.016    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524 113401.492    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                      113401.500    
                         arrival time                       -113404.633    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 comp/alarm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.771ns  (audio_clock_clk_wiz_0 rise@113400.773ns - clk_out1_clk_wiz_0 rise@113400.008ns)
  Data Path Delay:        2.900ns  (logic 0.828ns (28.556%)  route 2.072ns (71.444%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 113402.375 - 113400.773 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 113401.734 - 113400.008 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  113400.008 113400.008 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809 113401.820    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922 113397.898 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018 113399.914    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 113400.008 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.722 113401.727    comp/clk_out1
    SLICE_X0Y91          FDRE                                         r  comp/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456 113402.180 r  comp/alarm_reg/Q
                         net (fo=5, routed)           1.079 113403.258    state_machine/ringing
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124 113403.383 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.198 113403.578    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124 113403.703 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162 113403.867    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124 113403.992 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.634 113404.625    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                  113400.773 113400.773 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683 113402.453    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694 113398.758 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923 113400.680    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 113400.773 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.599 113402.375    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.101 113402.273    
                         clock uncertainty           -0.258 113402.016    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524 113401.492    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                      113401.500    
                         arrival time                       -113404.633    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 comp/alarm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.771ns  (audio_clock_clk_wiz_0 rise@113400.773ns - clk_out1_clk_wiz_0 rise@113400.008ns)
  Data Path Delay:        2.890ns  (logic 0.828ns (28.654%)  route 2.062ns (71.346%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 113402.375 - 113400.773 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 113401.734 - 113400.008 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  113400.008 113400.008 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809 113401.820    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922 113397.898 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018 113399.914    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 113400.008 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.722 113401.727    comp/clk_out1
    SLICE_X0Y91          FDRE                                         r  comp/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456 113402.180 r  comp/alarm_reg/Q
                         net (fo=5, routed)           1.079 113403.258    state_machine/ringing
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124 113403.383 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.198 113403.578    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124 113403.703 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162 113403.867    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124 113403.992 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.624 113404.617    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                  113400.773 113400.773 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683 113402.453    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694 113398.758 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923 113400.680    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 113400.773 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.601 113402.375    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism             -0.101 113402.273    
                         clock uncertainty           -0.258 113402.016    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524 113401.492    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                      113401.500    
                         arrival time                       -113404.617    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 comp/alarm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.771ns  (audio_clock_clk_wiz_0 rise@113400.773ns - clk_out1_clk_wiz_0 rise@113400.008ns)
  Data Path Delay:        2.890ns  (logic 0.828ns (28.654%)  route 2.062ns (71.346%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 113402.375 - 113400.773 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 113401.734 - 113400.008 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  113400.008 113400.008 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.008 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809 113401.820    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922 113397.898 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018 113399.914    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 113400.008 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.722 113401.727    comp/clk_out1
    SLICE_X0Y91          FDRE                                         r  comp/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456 113402.180 r  comp/alarm_reg/Q
                         net (fo=5, routed)           1.079 113403.258    state_machine/ringing
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124 113403.383 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.198 113403.578    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.124 113403.703 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.162 113403.867    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124 113403.992 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.624 113404.617    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                  113400.773 113400.773 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 113400.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683 113402.453    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694 113398.758 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923 113400.680    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 113400.773 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          1.601 113402.375    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism             -0.101 113402.273    
                         clock uncertainty           -0.258 113402.016    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.524 113401.492    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                      113401.500    
                         arrival time                       -113404.617    
  -------------------------------------------------------------------
                         slack                                 -3.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.336%)  route 0.520ns (73.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.208     0.951    state_machine/out[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.313     1.309    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.876    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.056     0.931    
                         clock uncertainty            0.258     1.190    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.174    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.336%)  route 0.520ns (73.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.208     0.951    state_machine/out[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.313     1.309    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.876    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.056     0.931    
                         clock uncertainty            0.258     1.190    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.174    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.336%)  route 0.520ns (73.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.208     0.951    state_machine/out[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.313     1.309    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.876    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.056     0.931    
                         clock uncertainty            0.258     1.190    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.174    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.336%)  route 0.520ns (73.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.208     0.951    state_machine/out[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.313     1.309    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.876    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y91          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.056     0.931    
                         clock uncertainty            0.258     1.190    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.174    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.276ns (33.195%)  route 0.555ns (66.805%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.208     0.951    state_machine/out[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.098     1.094    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.059     1.197    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.242 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.192     1.434    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y89          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873     0.875    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.056     0.930    
                         clock uncertainty            0.258     1.189    
    SLICE_X2Y89          FDRE (Hold_fdre_C_R)         0.009     1.198    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.276ns (33.195%)  route 0.555ns (66.805%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.208     0.951    state_machine/out[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.098     1.094    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.059     1.197    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.242 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.192     1.434    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y89          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873     0.875    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.056     0.930    
                         clock uncertainty            0.258     1.189    
    SLICE_X2Y89          FDRE (Hold_fdre_C_R)         0.009     1.198    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.276ns (33.195%)  route 0.555ns (66.805%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.208     0.951    state_machine/out[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.098     1.094    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.059     1.197    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.242 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.192     1.434    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y89          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873     0.875    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.056     0.930    
                         clock uncertainty            0.258     1.189    
    SLICE_X2Y89          FDRE (Hold_fdre_C_R)         0.009     1.198    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.276ns (33.195%)  route 0.555ns (66.805%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.208     0.951    state_machine/out[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.098     1.094    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_2/O
                         net (fo=1, routed)           0.059     1.197    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count0
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.242 r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[17]_i_1/O
                         net (fo=16, routed)          0.192     1.434    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X2Y89          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873     0.875    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y89          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.056     0.930    
                         clock uncertainty            0.258     1.189    
    SLICE_X2Y89          FDRE (Hold_fdre_C_R)         0.009     1.198    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.945%)  route 0.625ns (77.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.208     0.951    state_machine/out[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.417     1.413    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.876    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.056     0.931    
                         clock uncertainty            0.258     1.190    
    SLICE_X2Y90          FDRE (Hold_fdre_C_CE)       -0.016     1.174    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by audio_clock_clk_wiz_0  {rise@0.000ns fall@65.098ns period=130.196ns})
  Path Group:             audio_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (audio_clock_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.945%)  route 0.625ns (77.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.208     0.951    state_machine/out[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  state_machine/LineCount_i_1/O
                         net (fo=17, routed)          0.417     1.413    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock audio_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/audio_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.876    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y90          FDRE                                         r  nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.056     0.931    
                         clock uncertainty            0.258     1.190    
    SLICE_X2Y90          FDRE (Hold_fdre_C_CE)       -0.016     1.174    nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.474ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.580ns (19.774%)  route 2.353ns (80.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 201.595 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X0Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.562     3.742    state_machine/out[2]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.866 f  state_machine/Q[3]_i_3/O
                         net (fo=6, routed)           0.791     4.657    WM_count/AR[0]
    SLICE_X4Y82          FDCE                                         f  WM_count/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.592   201.595    WM_count/clk_out1
    SLICE_X4Y82          FDCE                                         r  WM_count/Q_reg[2]/C
                         clock pessimism              0.079   201.674    
                         clock uncertainty           -0.138   201.536    
    SLICE_X4Y82          FDCE (Recov_fdce_C_CLR)     -0.405   201.131    WM_count/Q_reg[2]
  -------------------------------------------------------------------
                         required time                        201.131    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                196.474    

Slack (MET) :             196.474ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.580ns (19.774%)  route 2.353ns (80.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 201.595 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X0Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.562     3.742    state_machine/out[2]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.866 f  state_machine/Q[3]_i_3/O
                         net (fo=6, routed)           0.791     4.657    WM_count/AR[0]
    SLICE_X4Y82          FDCE                                         f  WM_count/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.592   201.595    WM_count/clk_out1
    SLICE_X4Y82          FDCE                                         r  WM_count/Q_reg[3]/C
                         clock pessimism              0.079   201.674    
                         clock uncertainty           -0.138   201.536    
    SLICE_X4Y82          FDCE (Recov_fdce_C_CLR)     -0.405   201.131    WM_count/Q_reg[3]
  -------------------------------------------------------------------
                         required time                        201.131    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                196.474    

Slack (MET) :             196.687ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.580ns (21.169%)  route 2.160ns (78.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X0Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.562     3.742    state_machine/out[2]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.866 f  state_machine/Q[3]_i_3/O
                         net (fo=6, routed)           0.598     4.463    WM_count/AR[0]
    SLICE_X3Y83          FDCE                                         f  WM_count/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.595   201.598    WM_count/clk_out1
    SLICE_X3Y83          FDCE                                         r  WM_count/Q_reg[0]/C
                         clock pessimism              0.095   201.693    
                         clock uncertainty           -0.138   201.555    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.405   201.150    WM_count/Q_reg[0]
  -------------------------------------------------------------------
                         required time                        201.150    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                196.687    

Slack (MET) :             196.687ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.580ns (21.169%)  route 2.160ns (78.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X0Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.562     3.742    state_machine/out[2]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.866 f  state_machine/Q[3]_i_3/O
                         net (fo=6, routed)           0.598     4.463    WM_count/AR[0]
    SLICE_X3Y83          FDCE                                         f  WM_count/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.595   201.598    WM_count/clk_out1
    SLICE_X3Y83          FDCE                                         r  WM_count/Q_reg[1]/C
                         clock pessimism              0.095   201.693    
                         clock uncertainty           -0.138   201.555    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.405   201.150    WM_count/Q_reg[1]
  -------------------------------------------------------------------
                         required time                        201.150    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                196.687    

Slack (MET) :             196.773ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/Thresh_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.580ns (21.169%)  route 2.160ns (78.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X0Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.562     3.742    state_machine/out[2]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.866 f  state_machine/Q[3]_i_3/O
                         net (fo=6, routed)           0.598     4.463    WM_count/AR[0]
    SLICE_X2Y83          FDCE                                         f  WM_count/Thresh_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.595   201.598    WM_count/clk_out1
    SLICE_X2Y83          FDCE                                         r  WM_count/Thresh_reg/C
                         clock pessimism              0.095   201.693    
                         clock uncertainty           -0.138   201.555    
    SLICE_X2Y83          FDCE (Recov_fdce_C_CLR)     -0.319   201.236    WM_count/Thresh_reg
  -------------------------------------------------------------------
                         required time                        201.236    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                196.773    

Slack (MET) :             196.773ns  (required time - arrival time)
  Source:                 state_machine/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/tracker_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.580ns (21.169%)  route 2.160ns (78.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 201.598 - 200.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.809     1.809    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.721     1.723    state_machine/clk_out1
    SLICE_X0Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  state_machine/FSM_sequential_state_reg[2]/Q
                         net (fo=19, routed)          1.562     3.742    state_machine/out[2]
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.866 f  state_machine/Q[3]_i_3/O
                         net (fo=6, routed)           0.598     4.463    WM_count/AR[0]
    SLICE_X2Y83          FDCE                                         f  WM_count/tracker_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.683   201.683    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         1.595   201.598    WM_count/clk_out1
    SLICE_X2Y83          FDCE                                         r  WM_count/tracker_reg/C
                         clock pessimism              0.095   201.693    
                         clock uncertainty           -0.138   201.555    
    SLICE_X2Y83          FDCE (Recov_fdce_C_CLR)     -0.319   201.236    WM_count/tracker_reg
  -------------------------------------------------------------------
                         required time                        201.236    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                196.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/Thresh_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.577%)  route 0.638ns (77.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.437     1.181    state_machine/out[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.226 f  state_machine/Q[3]_i_3/O
                         net (fo=6, routed)           0.201     1.426    WM_count/AR[0]
    SLICE_X2Y83          FDCE                                         f  WM_count/Thresh_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.868     0.870    WM_count/clk_out1
    SLICE_X2Y83          FDCE                                         r  WM_count/Thresh_reg/C
                         clock pessimism             -0.257     0.613    
    SLICE_X2Y83          FDCE (Remov_fdce_C_CLR)     -0.067     0.546    WM_count/Thresh_reg
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/tracker_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.577%)  route 0.638ns (77.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.437     1.181    state_machine/out[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.226 f  state_machine/Q[3]_i_3/O
                         net (fo=6, routed)           0.201     1.426    WM_count/AR[0]
    SLICE_X2Y83          FDCE                                         f  WM_count/tracker_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.868     0.870    WM_count/clk_out1
    SLICE_X2Y83          FDCE                                         r  WM_count/tracker_reg/C
                         clock pessimism             -0.257     0.613    
    SLICE_X2Y83          FDCE (Remov_fdce_C_CLR)     -0.067     0.546    WM_count/tracker_reg
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.577%)  route 0.638ns (77.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.437     1.181    state_machine/out[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.226 f  state_machine/Q[3]_i_3/O
                         net (fo=6, routed)           0.201     1.426    WM_count/AR[0]
    SLICE_X3Y83          FDCE                                         f  WM_count/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.868     0.870    WM_count/clk_out1
    SLICE_X3Y83          FDCE                                         r  WM_count/Q_reg[0]/C
                         clock pessimism             -0.257     0.613    
    SLICE_X3Y83          FDCE (Remov_fdce_C_CLR)     -0.092     0.521    WM_count/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/Q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.577%)  route 0.638ns (77.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.437     1.181    state_machine/out[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.226 f  state_machine/Q[3]_i_3/O
                         net (fo=6, routed)           0.201     1.426    WM_count/AR[0]
    SLICE_X3Y83          FDCE                                         f  WM_count/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.868     0.870    WM_count/clk_out1
    SLICE_X3Y83          FDCE                                         r  WM_count/Q_reg[1]/C
                         clock pessimism             -0.257     0.613    
    SLICE_X3Y83          FDCE (Remov_fdce_C_CLR)     -0.092     0.521    WM_count/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/Q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.193%)  route 0.735ns (79.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.437     1.181    state_machine/out[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.226 f  state_machine/Q[3]_i_3/O
                         net (fo=6, routed)           0.298     1.524    WM_count/AR[0]
    SLICE_X4Y82          FDCE                                         f  WM_count/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.864     0.866    WM_count/clk_out1
    SLICE_X4Y82          FDCE                                         r  WM_count/Q_reg[2]/C
                         clock pessimism             -0.234     0.632    
    SLICE_X4Y82          FDCE (Remov_fdce_C_CLR)     -0.092     0.540    WM_count/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 state_machine/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            WM_count/Q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.193%)  route 0.735ns (79.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.624     0.624    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.601     0.603    state_machine/clk_out1
    SLICE_X3Y90          FDRE                                         r  state_machine/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  state_machine/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.437     1.181    state_machine/out[1]
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.226 f  state_machine/Q[3]_i_3/O
                         net (fo=6, routed)           0.298     1.524    WM_count/AR[0]
    SLICE_X4Y82          FDCE                                         f  WM_count/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.898     0.898    deb/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  deb/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    deb/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  deb/divider/inst/clkout1_buf/O
                         net (fo=322, routed)         0.864     0.866    WM_count/clk_out1
    SLICE_X4Y82          FDCE                                         r  WM_count/Q_reg[3]/C
                         clock pessimism             -0.234     0.632    
    SLICE_X4Y82          FDCE (Remov_fdce_C_CLR)     -0.092     0.540    WM_count/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.984    





