`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
// 
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
// 
// System configuration name is BTypeDecoderModule_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module BTypeDecoderModule_TopLevel (
// [BEGIN USER PORTS]
// [END USER PORTS]

	input  [31: 0] Instruction,
	output [6: 0] OpCode,
	output [2: 0] Funct3,
	output [4: 0] RS1,
	output [4: 0] RS2,
	output signed [31: 0] Imm
    );

// [BEGIN USER SIGNALS]
// [END USER SIGNALS]
localparam HiSignal = 1'b1;
localparam LoSignal = 1'b0;
wire  Zero = 1'b0;
wire  One = 1'b1;
wire  true = 1'b1;
wire  false = 1'b0;
wire  InstructionDecoders_L14F42T43_Expr = 1'b0;
wire  InstructionDecoders_L48F97T102_Expr = 1'b0;
wire  [32:1] Inputs_Instruction;
wire  [32:1] Bits;
wire signed  [32:1] ZeroU32;
wire  [7:1] InstructionDecoders_L15F38T48_Index;
wire  [3:1] InstructionDecoders_L45F38T50_Index;
wire  [5:1] InstructionDecoders_L46F35T47_Index;
wire  [5:1] InstructionDecoders_L47F35T47_Index;
wire  [13:1] InstructionDecoders_L48F35T103_Source;
wire  InstructionDecoders_L48F51T59_Index;
wire  InstructionDecoders_L48F61T68_Index;
wire  [6:1] InstructionDecoders_L48F70T82_Index;
wire  [4:1] InstructionDecoders_L48F84T95_Index;
wire signed  [13:1] InstructionDecoders_L48F35T112_SignChange;
wire signed  [32:1] InstructionDecoders_L48F35T124_Resize;
assign Inputs_Instruction = Instruction/*cast*/;
assign Bits = Inputs_Instruction/*cast*/;
assign ZeroU32 = { {31{1'b0}}, InstructionDecoders_L14F42T43_Expr }/*expand*/;
assign InstructionDecoders_L15F38T48_Index = Bits[7:1]/*cast*/;
assign OpCode = InstructionDecoders_L15F38T48_Index/*cast*/;
assign InstructionDecoders_L45F38T50_Index = Bits[15:13]/*cast*/;
assign Funct3 = InstructionDecoders_L45F38T50_Index/*cast*/;
assign InstructionDecoders_L46F35T47_Index = Bits[20:16]/*cast*/;
assign RS1 = InstructionDecoders_L46F35T47_Index/*cast*/;
assign InstructionDecoders_L47F35T47_Index = Bits[25:21]/*cast*/;
assign RS2 = InstructionDecoders_L47F35T47_Index/*cast*/;
assign InstructionDecoders_L48F51T59_Index = Bits[32];
assign InstructionDecoders_L48F61T68_Index = Bits[8];
assign InstructionDecoders_L48F70T82_Index = Bits[31:26]/*cast*/;
assign InstructionDecoders_L48F84T95_Index = Bits[12:9]/*cast*/;
assign InstructionDecoders_L48F35T103_Source[1] = InstructionDecoders_L48F51T59_Index;
assign InstructionDecoders_L48F35T103_Source[2] = InstructionDecoders_L48F61T68_Index;
assign InstructionDecoders_L48F35T103_Source[3] = InstructionDecoders_L48F70T82_Index[1];
assign InstructionDecoders_L48F35T103_Source[4] = InstructionDecoders_L48F70T82_Index[2];
assign InstructionDecoders_L48F35T103_Source[5] = InstructionDecoders_L48F70T82_Index[3];
assign InstructionDecoders_L48F35T103_Source[6] = InstructionDecoders_L48F70T82_Index[4];
assign InstructionDecoders_L48F35T103_Source[7] = InstructionDecoders_L48F70T82_Index[5];
assign InstructionDecoders_L48F35T103_Source[8] = InstructionDecoders_L48F70T82_Index[6];
assign InstructionDecoders_L48F35T103_Source[9] = InstructionDecoders_L48F84T95_Index[1];
assign InstructionDecoders_L48F35T103_Source[10] = InstructionDecoders_L48F84T95_Index[2];
assign InstructionDecoders_L48F35T103_Source[11] = InstructionDecoders_L48F84T95_Index[3];
assign InstructionDecoders_L48F35T103_Source[12] = InstructionDecoders_L48F84T95_Index[4];
assign InstructionDecoders_L48F35T103_Source[13] = InstructionDecoders_L48F97T102_Expr;
assign InstructionDecoders_L48F35T112_SignChange = InstructionDecoders_L48F35T103_Source/*cast*/;
assign InstructionDecoders_L48F35T124_Resize = { {19{InstructionDecoders_L48F35T112_SignChange[13]}}, InstructionDecoders_L48F35T112_SignChange }/*expand*/;
assign Imm = InstructionDecoders_L48F35T124_Resize/*cast*/;
// [BEGIN USER ARCHITECTURE]
// [END USER ARCHITECTURE]
endmodule
