xmverilog(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xmverilog	22.03-s003: Started on Dec 31, 2022 at 21:32:54 CST
ncverilog
	testfixture.v
	LBP_syn.v
	-v
	tsmc13_neg.v
	+define+SDF
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
file: testfixture.v
 #`End_CYCLE ;
           |
xmvlog: *W,INTOVF (testfixture.v,106|11): bit overflow during conversion from text [2.5(IEEE)] (32 bits).
(`define macro: End_CYCLE [testfixture.v line 4], file: testfixture.v line 106)
	module worklib.testfixture:v
		errors: 0, warnings: 1
	module worklib.lbp_mem:v
		errors: 0, warnings: 0
file: LBP_syn.v
	module worklib.LBP:v
		errors: 0, warnings: 0
file: tsmc13_neg.v
	module tsmc13_neg.INVX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.AOI21XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.NAND4BX2:v
		errors: 0, warnings: 0
	module tsmc13_neg.OA21XL:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDFX1:v
		errors: 0, warnings: 0
	module tsmc13_neg.ADDFHX1:v
		errors: 0, warnings: 0
		Caching library 'tsmc13_neg' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  DFFRX1 \gc_reg[0]  ( .D(n138), .CK(clk), .RN(n464), .Q(gc[0]) );
                   |
xmelab: *W,CUVWSP (./LBP_syn.v,49|19): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \gc_reg[7]  ( .D(n137), .CK(clk), .RN(n465), .Q(gc[7]) );
                   |
xmelab: *W,CUVWSP (./LBP_syn.v,50|19): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \gc_reg[6]  ( .D(n136), .CK(clk), .RN(n463), .Q(gc[6]) );
                   |
xmelab: *W,CUVWSP (./LBP_syn.v,51|19): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \gc_reg[5]  ( .D(n135), .CK(clk), .RN(n464), .QN(n249) );
                   |
xmelab: *W,CUVWSP (./LBP_syn.v,52|19): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gc_reg[4]  ( .D(n134), .CK(clk), .RN(n465), .Q(gc[4]) );
                   |
xmelab: *W,CUVWSP (./LBP_syn.v,53|19): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \gc_reg[3]  ( .D(n133), .CK(clk), .RN(n463), .QN(n453) );
                   |
xmelab: *W,CUVWSP (./LBP_syn.v,54|19): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gc_reg[2]  ( .D(n132), .CK(clk), .RN(n328), .Q(gc[2]) );
                   |
xmelab: *W,CUVWSP (./LBP_syn.v,55|19): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \gc_reg[1]  ( .D(n131), .CK(clk), .RN(n328), .Q(gc[1]) );
                   |
xmelab: *W,CUVWSP (./LBP_syn.v,56|19): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 lbp_valid_reg ( .D(n175), .CK(clk), .RN(n465), .QN(n221) );
                     |
xmelab: *W,CUVWSP (./LBP_syn.v,57|21): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \lbp_addr_reg[11]  ( .D(n141), .CK(clk), .RN(n463), .QN(n452) );
                          |
xmelab: *W,CUVWSP (./LBP_syn.v,106|26): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \lbp_addr_reg[8]  ( .D(n144), .CK(clk), .RN(n463), .QN(n455) );
                         |
xmelab: *W,CUVWSP (./LBP_syn.v,107|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \lbp_addr_reg[1]  ( .D(n151), .CK(clk), .RN(n463), .QN(n446) );
                         |
xmelab: *W,CUVWSP (./LBP_syn.v,108|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \lbp_data_reg[6]  ( .D(n172), .CK(clk), .RN(n465), .QN(n186) );
                         |
xmelab: *W,CUVWSP (./LBP_syn.v,109|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \lbp_data_reg[4]  ( .D(n170), .CK(clk), .RN(n465), .QN(n185) );
                         |
xmelab: *W,CUVWSP (./LBP_syn.v,110|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \lbp_data_reg[2]  ( .D(n168), .CK(clk), .RN(n465), .QN(n187) );
                         |
xmelab: *W,CUVWSP (./LBP_syn.v,111|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \lbp_data_reg[0]  ( .D(n166), .CK(clk), .RN(n464), .QN(n184) );
                         |
xmelab: *W,CUVWSP (./LBP_syn.v,112|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \lbp_addr_reg[7]  ( .D(n445), .CK(clk), .RN(n465), .Q(n447) );
                         |
xmelab: *W,CUVWSP (./LBP_syn.v,113|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \lbp_addr_reg[4]  ( .D(n147), .CK(clk), .RN(n463), .QN(n460) );
                         |
xmelab: *W,CUVWSP (./LBP_syn.v,114|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \lbp_addr_reg[2]  ( .D(n149), .CK(clk), .RN(n463), .QN(n462) );
                         |
xmelab: *W,CUVWSP (./LBP_syn.v,115|25): 1 output port was not connected:
xmelab: (./tsmc13_neg.v,18307): Q

	Reading SDF file from location "./LBP_syn.sdf"
	Compiled SDF file "LBP_syn.sdf.X" older than source SDF file "./LBP_syn.sdf".
	Recompiling.
	Writing compiled SDF file to "LBP_syn.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     LBP_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture.LBP
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: 
		 No. of Pathdelays = 1046    	 No. of Disabled Pathdelays = 0        Annotated = 100.00% (1046/1046) 
		 No. of Tchecks    = 300     	 No. of Disabled Tchecks    = 0        Annotated = 100.00% (300/300) 
				        Total(T) 	   Disabled(D) 	    Annotated(A)	  Percentage(A/(T-D))
		 Path Delays	          1046	             0	              1046	                100.00
		      $width	           150	             0	               150	                100.00
		  $setuphold	           150	             0	               150	                100.00
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testfixture:v <0x16214476>
			streams:  16, words: 17611
		worklib.lbp_mem:v <0x36bb86c1>
			streams:   3, words:  1093
		tsmc13_neg.ADDFX1:v <0x6b8443ab>
			streams:   0, words:     0
		tsmc13_neg.ADDFHX1:v <0x492026e9>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                 316      55
		UDPs:                     50       1
		Primitives:              695       8
		Timing outputs:          369      25
		Registers:                66      20
		Scalar wires:            425       -
		Expanded wires:            8       1
		Always blocks:             2       2
		Initial blocks:           17      17
		Pseudo assignments:        1       1
		Timing checks:           450      64
		Interconnect:            776       -
		Delayed tcheck signals:  150      55
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> run
FSDB Dumper for Xcelium, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB Writer version which  *
*  may cause abnormal behavior, please contact Cadence support for    *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'LBP.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.gray_mem(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.exp_mem(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP_dbg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.exp_dbg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.clk(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.reset(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.result_compare(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.times(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.over(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.exp_num(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.gray_data(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.gray_ready(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.lbp_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.gray_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.lbp_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.finish(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.lbp_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.gray_req(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.gray_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.gray_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.lbp_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.lbp_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.clk(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.reset(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.gray_ready(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.gray_req(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.lbp_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.finish(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n467(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n468(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n469(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n470(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n471(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n472(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n473(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n474(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n475(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n476(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n477(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n478(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n479(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n480(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n481(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n482(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n483(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n484(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n485(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n486(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n487(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n488(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n489(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n490(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n491(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n492(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n493(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n131(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n132(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n133(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n134(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n135(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n136(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n137(36)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n138(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_lbp_mem.LBP_M(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_lbp_mem.i(25)
*Verdi* : End of traversing.
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Output pixel: 0 ~           0 are correct!

Output pixel: 0 ~        1000 are correct!

Output pixel: 0 ~        2000 are correct!

Output pixel: 0 ~        3000 are correct!

Output pixel: 0 ~        4000 are correct!

Output pixel: 0 ~        5000 are correct!

Output pixel: 0 ~        6000 are correct!

Output pixel: 0 ~        7000 are correct!

Output pixel: 0 ~        8000 are correct!

Output pixel: 0 ~        9000 are correct!

Output pixel: 0 ~       10000 are correct!

Output pixel: 0 ~       11000 are correct!

Output pixel: 0 ~       12000 are correct!

Output pixel: 0 ~       13000 are correct!

Output pixel: 0 ~       14000 are correct!

Output pixel: 0 ~       15000 are correct!

Output pixel: 0 ~       16000 are correct!

Output pixel: 0 ~       16383 are correct!

-----------------------------------------------------

Congratulations! All data have been generated successfully!

-------------------------PASS------------------------

Simulation complete via $finish(1) at time 2381475 NS + 0
./testfixture.v:128       #(`CYCLE/2); $finish;
xcelium> exit
TOOL:	xmverilog	22.03-s003: Exiting on Dec 31, 2022 at 21:32:59 CST  (total: 00:00:05)
