# Research of a subject

Z√°kladn√≠ base n√°pad≈Ø a poznatk≈Ø ohlednƒõ programov√°n√≠ FPGA. Pro a proti programov√°n√≠ v C a pou≈æit√≠ HSL do VHDL nebo Verilog, porovn√°n√≠ s Matlab Coder.

_Advanced numerical model of permanent magnet synchronous motor implemented on FPGA for Hardware-in-in-the-loop systems_

Where to take inspiration

- [Conference paper](http://poseidon2.feld.cvut.cz/conf/poster/)
- [IEEE](https://ieeexplore.ieee.org/document/9432517)
- [Diploma Thesis ƒåVUT](https://dspace.cvut.cz/bitstream/handle/10467/89815/F3-DP-2020-Sterba-Vojtech-VojtechSterba.pdf?sequence=-1&isAllowed=y)

## Hardware in the loop systems - HIL

- slou≈æ√≠ k testov√°n√≠ komplexn√≠ch embeded real time syst√©m≈Ø

## FPGA

- Rychlej≈°√≠ switching events
- Procesuje paralelnƒõ oproti CPU, kter√© s√©riovƒõ, ale nutnost p≈ôev√©st model do diskr√©tn√≠ho ƒçasu, jed dra≈æ≈°√≠
- VHDL nebo HDL programov√°n√≠, docela hard, na to aby se tam naprogramoval v ƒçist√©m k√≥du nƒõjak√Ω matematick√Ω model
- asi bude programov√°no v simulinku s HDL compatible blocks a pak p≈ôevedeno na Xilinx VHDL a implementov√°no
- FPGA programming in matlab [MathWorks](https://www.mathworks.com/discovery/fpga-programming.html)
- Getting Started With Matlab Programming [MathWorks](https://www.mathworks.com/solutions/fpga-asic-soc-development/resources.html)
- jedin√© dostupn√© Intel FPGA, kter√© p≈ôipad√° v √∫vahu [Mouser](https://cz.mouser.com/ProductDetail/Intel/EK-10CL025U256?qs=HXFqYaX1Q2zh%2FEGiixG4LQ%3D%3D)
- supported FPGAs for HDL verifier [MathWorks](https://www.mathworks.com/help/supportpkg/alterafpgaboards/ug/altera-fpga-board-support-from-hdl-verifier.html)
- kde je mo≈æn√© tak√© vyv√≠jet a simulovat vƒõci na FPGA od intelu (Lite edice) [Intel](https://www.intel.com/content/www/us/en/collections/products/fpga/software/downloads.html?product=modelsim_ae&s=Newest&f:guidetm83741EA404664A899395C861EDA3D38B=%5BIntel%C2%AE%20Cyclone%C2%AE%5D)
- HDL coder do Matlabu [MathWorks](https://www.mathworks.com/products/hdl-coder.html)
- FPGA YouTube programming video for intel [YouTube](https://www.youtube.com/watch?v=vmraRVxKYss)
- programov√°n√≠ FPGA [Design of FPGA-controlled power electronics and drives using MATLAB Simulink](https://ieeexplore-ieee-org.ezproxy.techlib.cz/document/6579155)
- Simulink Modeling and Design of an Efficient Hardware-Constrained FPGA-Based PMSM Speed Controller [Simulink Modeling and Design of an Efficient Hardware-Constrained FPGA-Based PMSM Speed Controller](https://ieeexplore-ieee-org.ezproxy.techlib.cz/document/6179536)
- FPGA Zybo Docs [Docs](https://digilent.com/reference/programmable-logic/zybo/start?redirect=1) - retired, replaced by newer version of Zybo Z7 [Docs](https://digilent.com/reference/programmable-logic/zybo-z7/reference-manual?redirect=1)

# Random notes

- resolver - lep≈°√≠ ne≈æ encoder, jak funguje? [YouTube](https://www.youtube.com/watch?v=7PKJ52b1Qvs)
- verilog programming [YouTube](https://www.youtube.com/watch?v=vmraRVxKYss)
- tyto kostky jsou ≈ô√≠zeny pomoc√≠ FPGA [GitHub](https://github.com/kbob/LED-Cube) [Twitter](https://twitter.com/esden/status/1160309492896215040)
- IP znamen√° Intellectual Property = znovupou≈æitel√Ω blok, jak u≈æ HW tak SW, kter√Ω nen√≠ z√°visl√Ω an v√Ωrobci a HW, jde pou≈æ√≠t univerz√°lnƒõji nebo m√©nƒõ univerz√°lnƒõji [Info](https://www.techtarget.com/whatis/definition/IP-core-intellectual-property-core)

# Development

- DEPRACATED but still used by PZ development kit [Docs](https://digilent.com/reference/programmable-logic/zybo/start?redirect=1)
- NEW development kit [E-Shop](https://digilent.com/shop/zybo-z7-zynq-7000-arm-fpga-soc-development-board/)
- basic tutori√°l na HDL coder [MathWorks](https://www.mathworks.com/help/hdlcoder/ug/getting-started-with-hardware-software-codesign-workflow-for-xilinx-zynq-platform.html)
- development in VIVADO [YouTube](https://www.youtube.com/watch?v=7HVpl1HiZoY)
- VERILOG and VHDL resources [Nandland](https://nandland.com/)
- VERILOG practice [HDLbits](https://hdlbits.01xz.net/wiki/Main_Page)
- C to Verilog article [Hackaday](https://hackaday.com/2015/12/17/xilinx-fpgas-in-c-for-free/)
- LegUp HLS C to verilog [LegUp](http://legup.eecg.utoronto.ca/) - free for non commercial
- C-like HDL use din game [GitHub](https://github.com/JulianKemmerer/PipelineC)
- Python convertsion library to VHDL [MyHDL](https://www.myhdl.org/)
- Vivado HLS Introduction [YouTube](https://www.youtube.com/watch?v=5lYq8_bqAcI)
- Getting started with Vivado HLS Tutorial [YouTube](https://www.youtube.com/watch?v=hZ2RGwLmXc0)
- Vivado HLS has been replaced by Vitis [Vitis Docs](https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0090-vitis-hls-hub.html)
- Vivado Designing with IP [Vivado Docs](https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0003-vivado-designing-with-ip-hub.html)

## Poznatky

- nainstalovat Vitis, proto≈æe obsahuje i Vivado, obr√°cenƒõ ne
- na v√Ωvojovou destiƒçku digilent pou≈æ√≠t [N√°vod](https://digilent.com/reference/programmable-logic/guides/installing-vivado-and-vitis)
- pou≈æ√≠t podporovanou vezi ubuntu, jinak to nebude fungovat - verze 20.x (v dobƒõ testov√°n√≠ se jedn√° o posledn√≠ podporovanou vezi [20.04](https://releases.ubuntu.com/20.04/)), jak√° verze je podporovan√° je mo≈æn√© zkontrolovat v [Docs](https://docs.xilinx.com/r/en-US/ug973-vivado-release-notes-install-license/Supported-Operating-Systems)
- jeden z mo≈æn√Ωch n√°vod≈Ø na vivado a vitis [YouTube](https://www.youtube.com/watch?v=Mb-cStd4Tqs)
- pokud by se instalace zasekla v posledn√≠ ƒç√°sti po nainstalov√°n√≠ IDE, je mo≈æn√© zru≈°it v termin√°lu instalaci Ctrl+C a nainstalovat pot≈ôebn√© bal√≠ƒçky

```bash
sudo apt update
sudo apt upgrade
sudo apt install libncurses5
sudo apt install libtinfo5
sudo apt install libncurses5-dev libncursesw5-dev
sudo apt install ncurses-compat-libs
```

- m≈Ø≈æe se st√°t, ≈æe nebude fungovat `sudo apt install ncurses-compat-libs`, nic se nedƒõje, nevyzkou≈°el jsem, kter√© jsou crucial pro instalaci
- pro mo≈ænosti nastartov√°n√≠ je t≈ôeba pou≈æ√≠t `source` command neboli `source /tools/Xilinx/Vitis_HLS/2022.1/settings64.sh`
  `source /tools/Xilinx/Vivado/2022.1/settings64.sh`a pot√© pou≈°tƒõt pomoc√≠ command≈Ø `vivado` resp `vitis_hls`, doporuƒçuji v≈°ak vytvo≈ôi aliasy

```bash
alias vitis_hls="source /tools/Xilinx/Vitis_HLS/2022.1/settings64.sh && vitis_hls"
alias vivado="source /tools/Xilinx/Vivado/2022.1/settings64.sh && vivado"
```

a pot√© spou≈°tƒõt klasick√Ωmi commandy (proto≈æe nastaveno v aliasu)

- jak rozbalit tar archiv v Linuxu

```bash
tar -xzvf name_of_archive.tar.gz
```

_zdroj: [https://www.nexcess.net/help/how-to-decompress-files-in-gzip](https://www.nexcess.net/help/how-to-decompress-files-in-gzip)_

- zobrazit v linuxu p≈ôipojen√° USB za≈ô√≠zen√≠

```
dmesg | grep tty
```

- digilent Adept [Adept](https://digilent.com/reference/software/adept/start?redirect=2#software_downloads) na zobrazen√≠ p≈ôipojen√Ωch vƒõc√≠ nefunguje

```
djtgcfg enum
```

- nƒõkdy spadne synt√©za ve Vivado - kdy≈æ je vyu≈æito mnoho resources nebo chyb√≠ knihovny

```bash
sudo apt install libcanberra-gtk-module libcanberra-gtk3-module

```

- pro k√≥dov√°n√≠ v Matlabu je t≈ôeba st√°hnotu v z√°lo≈æce Add-Ons -> Get Hardware Support Packages - Xilinx Zynq support, ale nejde to na macOS, bude t≈ôeba asi Windows
- pro funkƒçnost Matlabu na k√≥dƒõn√≠ FPGA Xilinx je t≈ôeba m√≠t Vivado nainstalovan√©
- How vitis programming works [https://xilinx.github.io/Vitis-Tutorials/2021-1/build/html/docs/Getting_Started/Vitis/Getting_Started_Vitis.html](https://xilinx.github.io/Vitis-Tutorials/2021-1/build/html/docs/Getting_Started/Vitis/Getting_Started_Vitis.html)

- informace o programov√°n√≠ kernel≈Ø (pro FPGA) accelerated applications [Xilix](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/A-Sample-Application)

- jak optimalizovat programy v HLS [Xilix](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/Getting-Started-with-Vitis-HLS); _je tam dobr√Ω checklist optimalizace_

- co znamen√° port v PRAGMA [Xilinx](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/pragma-HLS-interface)

- üìÄ dobr√Ω webin√°≈ô na Vitis a Vivado obecnƒõ [YouTube](https://www.youtube.com/watch?v=a9ozwIT98rc)

- Vitis tutorials od Xilinxu na [GitHub](https://github.com/Xilinx/Vitis-Tutorials)

- mo≈æn√° n√°vod jak udƒõlat Linux a Accelerated App [Hackster.io](https://www.hackster.io/mohammad-hosseinabady2/vitis-2021-1-embedded-platform-for-zybo-z7-20-d39e1a)

- Digilent Zybo Petalinux od Digilentu [GitHub](https://github.com/Digilent/Petalinux-Zybo) (_nefungoval mi_)

## Knihovny do Vitis

_kdy≈æ p√≠≈°e, ≈æe nenalezl..._

- [OpenCL](https://github.com/definelicht/hlslib/tree/a67e02f263d666e1c7ba649c6755025b5fdd38bf/include/hlslib)
- pack nƒõjak√Ωch knihoven [HSLIB](https://github.com/definelicht/hlslib)
- KhronosGroup [OpenCl](https://github.com/KhronosGroup/OpenCL-CLHPP/tree/main/include)
- HLS_STREAM [GitHub](https://github.com/dgschwend/zynqnet/blob/master/_HLS_CODE/vivado_include/hls_stream.h)
- [xcl2.hpp a xcl2.cpp](https://github.com/Xilinx/Vitis_Accel_Examples/tree/master/common/includes/xcl2)

## N√°pad jak udƒõlat pr√°ci v C nebo Matlab/Simulink

- Nejd≈ô√≠ve napsat v C HLS ve Xilix Vitis
- Exportovat IP
- vlo≈æit do Xilinx Vivado
- nahr√°t do FPGA

### Pr√°ce v C

#### Probl√©my üî¥

- nutnost naprogramov√°n√≠ vlastn√≠ch funkc√≠ na transformace, na v√Ωpoƒçty atd
- nutnost znalosti alespo≈à trochu VHDL nebo Verilog
- nutnost v√≠ce SW
- nutnost ruƒçn√≠ optimalizace
- SW je jen na Linux
- Vivado a Vitis maj√≠ neskuteƒçnƒõ GB velikost

#### V√Ωhody üü¢

- open source ‚ù§Ô∏è
- mo≈ænost snadnƒõj≈°√≠ho portu na jin√© FPGA i jin√© vendors
- l√©pe optimalizovat ne≈æ Matlab
- i SW na managing je open source (matlab ne)
- kdy≈æ bude dobr√° optimalizace v C, tak dobr√° optimalizace i HDL, lep≈°√≠ efficiency
- SW je na Linux, ale ne na macOS - nevad√≠, proto≈æe Linux m≈Ø≈æe jet i na serveru (Ubuntu)

### Pr√°ce v Simulink/Matlab

#### Probl√©my üî¥

- jsem z√°visl√Ω na Matlabu a Simulinku a na tom, jak dob≈ôe vygeneruje HDL code
- jsem z√°visl√Ω na Addonu HDL Coder
- synt√©za nƒõkdy trv√° dlouho
- asi dlouh√Ω k√≥d
- nutnost p≈ôeveden√≠ algoritm≈Ø do fixed point
- nutnost m√≠t nainstalovan√© Vivado i Matlab souƒçasnƒõ

#### V√Ωhody üü¢

- dob≈ôe viditeln√© bloky
- snadno implementovat matematiku - funkce
- mƒõlo by to b√Ωt prakticky bez pr√°ce
- ≈æ√°dn√° nutnost dal≈°√≠ch SW asi
- Matlab a Simulink nen√≠ tak velik√Ω
