<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_94fc55c3</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_94fc55c3'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_94fc55c3')">rsnoc_z_H_R_G_T2_U_U_94fc55c3</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.50</td>
<td class="s8 cl rt"><a href="mod1269.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1269.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1269.html#Toggle" > 47.87</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1269.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1269.html#inst_tag_78431"  onclick="showContent('inst_tag_78431')">config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 65.50</td>
<td class="s8 cl rt"><a href="mod1269.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1269.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1269.html#Toggle" > 47.87</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1269.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_94fc55c3'>
<hr>
<a name="inst_tag_78431"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78431" >config_ss_tb.DUT.flexnoc.flexnoc.USB_axi_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.50</td>
<td class="s8 cl rt"><a href="mod1269.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1269.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1269.html#Toggle" > 47.87</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1269.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.36</td>
<td class="s8 cl rt"> 85.35</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s5 cl rt"> 54.93</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 77.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod529.html#inst_tag_32288" >USB_axi_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1557.html#inst_tag_109237" id="tag_urg_inst_109237">Ib</a></td>
<td class="s6 cl rt"> 66.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod183.html#inst_tag_13078" id="tag_urg_inst_13078">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1161.html#inst_tag_77205" id="tag_urg_inst_77205">If</a></td>
<td class="s4 cl rt"> 49.84</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 40.72</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 76.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod454.html#inst_tag_31282" id="tag_urg_inst_31282">Ifpa</a></td>
<td class="s6 cl rt"> 62.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2064.html#inst_tag_177121" id="tag_urg_inst_177121">Io</a></td>
<td class="s5 cl rt"> 50.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2413.html#inst_tag_206634" id="tag_urg_inst_206634">Ip</a></td>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1664_0.html#inst_tag_129903" id="tag_urg_inst_129903">Irspp</a></td>
<td class="s5 cl rt"> 53.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2554.html#inst_tag_216002" id="tag_urg_inst_216002">It</a></td>
<td class="s5 cl rt"> 58.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1792.html#inst_tag_148640" id="tag_urg_inst_148640">uci8929b15012</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1004.html#inst_tag_69822" id="tag_urg_inst_69822">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1167.html#inst_tag_77435" id="tag_urg_inst_77435">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1419.html#inst_tag_86567" id="tag_urg_inst_86567">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_3.html#inst_tag_238062" id="tag_urg_inst_238062">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2025_1.html#inst_tag_176828" id="tag_urg_inst_176828">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1175.html#inst_tag_77467" id="tag_urg_inst_77467">uu922e3a49</a></td>
<td class="s7 cl rt"> 73.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod555.html#inst_tag_32468" id="tag_urg_inst_32468">uua42ce297cd</a></td>
<td class="s7 cl rt"> 72.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_94fc55c3'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1269.html" >rsnoc_z_H_R_G_T2_U_U_94fc55c3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>53</td><td>85.48</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105387</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105392</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>105398</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105406</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105411</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105428</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105434</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>105438</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>105463</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105552</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>105630</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>105641</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105830</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105835</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>105943</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
105386                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
105387     1/1          		if ( ! Sys_Clk_RstN )
105388     1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
105389     1/1          		else if ( u_d27a )
105390     1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
105391                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
105392     1/1          		if ( ! Sys_Clk_RstN )
105393     1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
105394     1/1          		else if ( u_d27a )
105395     1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
105396                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
105397                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
105398     1/1          		case ( uu_cc5c_caseSel )
105399     1/1          			2'b01   : u_cc5c = 4'b0000 ;
105400     1/1          			2'b10   : u_cc5c = 4'b0100 ;
105401     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
105402     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
105403                  		endcase
105404                  	end
105405                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
105406     1/1          		if ( ! Sys_Clk_RstN )
105407     1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
105408     1/1          		else if ( u_d27a )
105409     1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
105410                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
105411     1/1          		if ( ! Sys_Clk_RstN )
105412     1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
105413     1/1          		else if ( u_d27a )
105414     1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
105415                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
105416                  		.Clk( Sys_Clk )
105417                  	,	.Clk_ClkS( Sys_Clk_ClkS )
105418                  	,	.Clk_En( Sys_Clk_En )
105419                  	,	.Clk_EnS( Sys_Clk_EnS )
105420                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
105421                  	,	.Clk_RstN( Sys_Clk_RstN )
105422                  	,	.Clk_Tm( Sys_Clk_Tm )
105423                  	,	.O( u_bb4d )
105424                  	,	.Reset( NextRsp1 )
105425                  	,	.Set( CxtEn &amp; CxtId )
105426                  	);
105427                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
105428     1/1          		if ( ! Sys_Clk_RstN )
105429     1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
105430     1/1          		else if ( u_d27a )
105431     1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
105432                  	rsnoc_z_T_C_S_C_L_R_C_I8929b15012_L17 uci8929b15012( .I_15141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
105433                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
105434     1/1          		if ( ! Sys_Clk_RstN )
105435     1/1          			u_cfef &lt;= #1.0 ( 8'b0 );
105436     1/1          		else if ( u_d27a )
105437     1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
105438     1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
105439     1/1          			1'b1    : u_1002 = Cxt_0 ;
105440     <font color = "red">0/1     ==>  			default : u_1002 = 33'b0 ;</font>
105441                  		endcase
105442                  	end
105443                  	rsnoc_z_H_R_U_B_B_A274 Ib(
105444                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
105445                  	);
105446                  	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
105447                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
105448                  	);
105449                  	assign uRsp_Status_caseSel =
105450                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
105451                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
105452                  					&amp;	Rsp2_Status == 2'b01
105453                  				&amp;
105454                  				Rsp_Last
105455                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
105456                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
105457                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
105458                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
105459                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
105460                  		}
105461                  		;
105462                  	always @( uRsp_Status_caseSel ) begin
105463     1/1          		case ( uRsp_Status_caseSel )
105464     1/1          			5'b00001 : Rsp_Status = 2'b10 ;
105465     <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
105466     1/1          			5'b00100 : Rsp_Status = 2'b10 ;
105467     <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
105468     1/1          			5'b10000 : Rsp_Status = 2'b10 ;
105469     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
105470                  		endcase
105471                  	end
105472                  	rsnoc_z_H_R_G_T2_P_U_c05bf37b Ip(
105473                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
105474                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
105475                  	,	.Cxt_Echo( CxtPkt_Echo )
105476                  	,	.Cxt_Head( CxtPkt_Head )
105477                  	,	.Cxt_Len1( CxtPkt_Len1 )
105478                  	,	.Cxt_OpcT( CxtPkt_OpcT )
105479                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
105480                  	,	.CxtUsed( CxtUsed )
105481                  	,	.Rx_CxtId( 1'b1 )
105482                  	,	.Rx_Head( RxPkt_Head )
105483                  	,	.Rx_Last( RxPkt_Last )
105484                  	,	.Rx_Opc( RxPkt_Opc )
105485                  	,	.Rx_Pld( RxPkt_Pld )
105486                  	,	.Rx_Rdy( RxPkt_Rdy )
105487                  	,	.Rx_Status( RxPkt_Status )
105488                  	,	.Rx_Vld( RxPkt_Vld )
105489                  	,	.Sys_Clk( Sys_Clk )
105490                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
105491                  	,	.Sys_Clk_En( Sys_Clk_En )
105492                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
105493                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
105494                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
105495                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
105496                  	,	.Sys_Pwr_Idle( )
105497                  	,	.Sys_Pwr_WakeUp( )
105498                  	,	.Tx_Data( TxPkt_Data )
105499                  	,	.Tx_Head( TxPkt_Head )
105500                  	,	.Tx_Rdy( TxPkt_Rdy )
105501                  	,	.Tx_Tail( TxPkt_Tail )
105502                  	,	.Tx_Vld( TxPkt_Vld )
105503                  	,	.TxCxtId( TxPktCxtId )
105504                  	,	.TxLast( TxPktLast )
105505                  	);
105506                  	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
105507                  	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
105508                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
105509                  	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
105510                  		.CxtUsed( CxtUsed )
105511                  	,	.FreeCxt( CtxFreeId )
105512                  	,	.FreeVld( CxtFreeVld )
105513                  	,	.NewCxt( CxtId )
105514                  	,	.NewRdy( CxtRdy )
105515                  	,	.NewVld( CxtEn )
105516                  	,	.Sys_Clk( Sys_Clk )
105517                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
105518                  	,	.Sys_Clk_En( Sys_Clk_En )
105519                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
105520                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
105521                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
105522                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
105523                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
105524                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
105525                  	);
105526                  	assign Req1_AddMdL = Req1_AddNttp [31:8];
105527                  	rsnoc_z_H_R_G_T2_O_U_772fca1c Io(
105528                  		.Cxt_0( Cxt_0 )
105529                  	,	.CxtUsed( CxtUsed )
105530                  	,	.Rdy( OrdRdy )
105531                  	,	.Req_AddLd0( Req1_AddLd0 )
105532                  	,	.Req_AddMdL( Req1_AddMdL )
105533                  	,	.Req_Len1( Req1_Len1 )
105534                  	,	.Req_OpcT( Req1_OpcT )
105535                  	,	.Req_RouteId( Req1_RouteId )
105536                  	,	.Req_Strm( 1'b0 )
105537                  	,	.ReqRdy( TrnRdy )
105538                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
105539                  	,	.Sys_Clk( Sys_Clk )
105540                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
105541                  	,	.Sys_Clk_En( Sys_Clk_En )
105542                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
105543                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
105544                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
105545                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
105546                  	,	.Sys_Pwr_Idle( )
105547                  	,	.Sys_Pwr_WakeUp( )
105548                  	);
105549                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
105550                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
105551                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
105552     1/1          		if ( ! Sys_Clk_RstN )
105553     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
105554     1/1          		else if ( NextTrn )
105555     1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
105556                  	rsnoc_z_H_R_G_T2_T_U_c05bf37b It(
105557                  		.AddrBase( IdInfo_0_AddrBase )
105558                  	,	.Cmd_Echo( Req1_Echo )
105559                  	,	.Cmd_KeyId( Req1_KeyId )
105560                  	,	.Cmd_Len1( Req1_Len1 )
105561                  	,	.Cmd_Lock( Req1_Lock )
105562                  	,	.Cmd_OpcT( Req1_OpcT )
105563                  	,	.Cmd_RawAddr( Req1_RawAddr )
105564                  	,	.Cmd_RouteId( Req1_RouteId )
105565                  	,	.Cmd_Status( Req1_Status )
105566                  	,	.Cmd_User( Req1_User )
105567                  	,	.HitId( Translation_0_Id )
105568                  	,	.Pld_Data( Pld_Data )
105569                  	,	.Pld_Last( Pld_Last )
105570                  	,	.Rdy( TrnRdy )
105571                  	,	.Rx_Data( RxErr_Data )
105572                  	,	.Rx_Head( RxErr_Head )
105573                  	,	.Rx_Rdy( RxErr_Rdy )
105574                  	,	.Rx_Tail( RxErr_Tail )
105575                  	,	.Rx_Vld( RxErr_Vld )
105576                  	,	.Sys_Clk( Sys_Clk )
105577                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
105578                  	,	.Sys_Clk_En( Sys_Clk_En )
105579                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
105580                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
105581                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
105582                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
105583                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
105584                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
105585                  	,	.Vld( TrnVld )
105586                  	);
105587                  	assign Req1_Addr = Req1_RawAddr;
105588                  	assign PipeIn_Addr = Req1_Addr;
105589                  	assign u_cb9b_0 = PipeIn_Addr;
105590                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
105591                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
105592                  	assign u_c4ee = Req1_Len1 [6:2];
105593                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
105594                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
105595                  	assign PipeIn_BurstType = Req1_BurstType;
105596                  	assign u_cb9b_1 = PipeIn_BurstType;
105597                  	assign u_cb9b_11 = PipeIn_Opc;
105598                  	assign PipeIn_Urg = Req1_Urg;
105599                  	assign u_cb9b_17 = PipeIn_Urg;
105600                  	assign PipeIn_User = Req1_User;
105601                  	assign u_cb9b_19 = PipeIn_User;
105602                  	assign PipeIn_Data = Pld_Data;
105603                  	assign u_cb9b_2 = PipeIn_Data;
105604                  	assign Req1_Fail = Req1_Status == 2'b11;
105605                  	assign PipeIn_Fail = Req1_Fail;
105606                  	assign u_cb9b_4 = PipeIn_Fail;
105607                  	assign PipeIn_Head = ReqHead;
105608                  	assign u_cb9b_6 = PipeIn_Head;
105609                  	assign PipeIn_Last = Pld_Last;
105610                  	assign u_cb9b_7 = PipeIn_Last;
105611                  	assign PipeIn_Len1 = Req1_Len1;
105612                  	assign u_cb9b_8 = PipeIn_Len1;
105613                  	assign PipeIn_Lock = Req1_Lock;
105614                  	assign u_cb9b_9 = PipeIn_Lock;
105615                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
105616                  	assign PostRdy = GenLcl_Req_Rdy;
105617                  	assign PipeOut_Urg = u_d4d9_17;
105618                  	assign PipeOut_Head = u_d4d9_6;
105619                  	assign PipeOutHead = PipeOut_Head;
105620                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
105621                  	assign uReq1_Opc_caseSel =
105622                  		{		Req1_OpcT == 4'b0110
105623                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
105624                  			,	Req1_OpcT == 4'b0011
105625                  			,	Req1_OpcT == 4'b0010
105626                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
105627                  		}
105628                  		;
105629                  	always @( uReq1_Opc_caseSel ) begin
105630     1/1          		case ( uReq1_Opc_caseSel )
105631     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
105632     1/1          			5'b00010 : Req1_Opc = 3'b010 ;
105633     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
105634     1/1          			5'b01000 : Req1_Opc = 3'b100 ;
105635     1/1          			5'b10000 : Req1_Opc = 3'b101 ;
105636     <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
105637                  		endcase
105638                  	end
105639                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
105640                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
105641     1/1          		case ( uPipeIn_Opc_caseSel )
105642     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
105643     1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
105644     1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
105645     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
105646     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
105647                  		endcase
105648                  	end
105649                  	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
105650                  		.Rx_0( u_cb9b_0 )
105651                  	,	.Rx_1( u_cb9b_1 )
105652                  	,	.Rx_11( u_cb9b_11 )
105653                  	,	.Rx_14( 1'b0 )
105654                  	,	.Rx_15( 1'b0 )
105655                  	,	.Rx_17( u_cb9b_17 )
105656                  	,	.Rx_19( u_cb9b_19 )
105657                  	,	.Rx_2( u_cb9b_2 )
105658                  	,	.Rx_4( u_cb9b_4 )
105659                  	,	.Rx_6( u_cb9b_6 )
105660                  	,	.Rx_7( u_cb9b_7 )
105661                  	,	.Rx_8( u_cb9b_8 )
105662                  	,	.Rx_9( u_cb9b_9 )
105663                  	,	.RxRdy( ReqRdy )
105664                  	,	.RxVld( ReqVld )
105665                  	,	.Sys_Clk( Sys_Clk )
105666                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
105667                  	,	.Sys_Clk_En( Sys_Clk_En )
105668                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
105669                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
105670                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
105671                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
105672                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
105673                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
105674                  	,	.Tx_0( u_d4d9_0 )
105675                  	,	.Tx_1( u_d4d9_1 )
105676                  	,	.Tx_11( u_d4d9_11 )
105677                  	,	.Tx_14( u_d4d9_14 )
105678                  	,	.Tx_15( u_d4d9_15 )
105679                  	,	.Tx_17( u_d4d9_17 )
105680                  	,	.Tx_19( u_d4d9_19 )
105681                  	,	.Tx_2( u_d4d9_2 )
105682                  	,	.Tx_4( u_d4d9_4 )
105683                  	,	.Tx_6( u_d4d9_6 )
105684                  	,	.Tx_7( u_d4d9_7 )
105685                  	,	.Tx_8( u_d4d9_8 )
105686                  	,	.Tx_9( u_d4d9_9 )
105687                  	,	.TxRdy( PipeOutRdy )
105688                  	,	.TxVld( PipeOutVld )
105689                  	);
105690                  	assign PipeOut_Addr = u_d4d9_0;
105691                  	assign GenLcl_Req_Addr = PipeOut_Addr;
105692                  	assign PipeOut_Data = u_d4d9_2;
105693                  	assign MyDatum = PipeOut_Data [35:0];
105694                  	assign MyData = { 2'b0 , MyDatum };
105695                  	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
105696                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
105697                  	);
105698                  	assign PipeOut_Fail = u_d4d9_4;
105699                  	assign NullBe = PipeOut_Fail;
105700                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
105701                  	assign GenLcl_Req_Vld = PostVld;
105702                  	assign PipeOut_Last = u_d4d9_7;
105703                  	assign GenLcl_Req_Last = PipeOut_Last;
105704                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
105705                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
105706                  	assign PipeOut_BurstType = u_d4d9_1;
105707                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
105708                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
105709                  	assign PipeOut_Len1 = u_d4d9_8;
105710                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
105711                  	assign PipeOut_Lock = u_d4d9_9;
105712                  	assign GenLcl_Req_Lock = PipeOut_Lock;
105713                  	assign PipeOut_Opc = u_d4d9_11;
105714                  	assign GenLcl_Req_Opc = PipeOut_Opc;
105715                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
105716                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
105717                  	assign PipeOut_SeqUnique = u_d4d9_15;
105718                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
105719                  	assign PipeOut_User = u_d4d9_19;
105720                  	assign GenLcl_Req_User = PipeOut_User;
105721                  	assign Rsp0_Rdy = Rsp1_Rdy;
105722                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
105723                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
105724                  		.Clk( Sys_Clk )
105725                  	,	.Clk_ClkS( Sys_Clk_ClkS )
105726                  	,	.Clk_En( Sys_Clk_En )
105727                  	,	.Clk_EnS( Sys_Clk_EnS )
105728                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
105729                  	,	.Clk_RstN( Sys_Clk_RstN )
105730                  	,	.Clk_Tm( Sys_Clk_Tm )
105731                  	,	.En( GenLcl_Req_Vld )
105732                  	,	.O( u_43f9 )
105733                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
105734                  	,	.Set( NullBe &amp; PipeOutHead )
105735                  	);
105736                  	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
105737                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
105738                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
105739                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
105740                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
105741                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
105742                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
105743                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
105744                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
105745                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
105746                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
105747                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
105748                  	,	.GenLcl_Req_User( GenLcl_Req_User )
105749                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
105750                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
105751                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
105752                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
105753                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
105754                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
105755                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
105756                  	,	.GenPrt_Req_Addr( u_Req_Addr )
105757                  	,	.GenPrt_Req_Be( u_Req_Be )
105758                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
105759                  	,	.GenPrt_Req_Data( u_Req_Data )
105760                  	,	.GenPrt_Req_Last( u_Req_Last )
105761                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
105762                  	,	.GenPrt_Req_Lock( u_Req_Lock )
105763                  	,	.GenPrt_Req_Opc( u_Req_Opc )
105764                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
105765                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
105766                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
105767                  	,	.GenPrt_Req_User( u_Req_User )
105768                  	,	.GenPrt_Req_Vld( u_Req_Vld )
105769                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
105770                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
105771                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
105772                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
105773                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
105774                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
105775                  	);
105776                  	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
105777                  		.GenLcl_Req_Addr( u_Req_Addr )
105778                  	,	.GenLcl_Req_Be( u_Req_Be )
105779                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
105780                  	,	.GenLcl_Req_Data( u_Req_Data )
105781                  	,	.GenLcl_Req_Last( u_Req_Last )
105782                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
105783                  	,	.GenLcl_Req_Lock( u_Req_Lock )
105784                  	,	.GenLcl_Req_Opc( u_Req_Opc )
105785                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
105786                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
105787                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
105788                  	,	.GenLcl_Req_User( u_Req_User )
105789                  	,	.GenLcl_Req_Vld( u_Req_Vld )
105790                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
105791                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
105792                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
105793                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
105794                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
105795                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
105796                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
105797                  	,	.GenPrt_Req_Be( Gen_Req_Be )
105798                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
105799                  	,	.GenPrt_Req_Data( Gen_Req_Data )
105800                  	,	.GenPrt_Req_Last( Gen_Req_Last )
105801                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
105802                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
105803                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
105804                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
105805                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
105806                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
105807                  	,	.GenPrt_Req_User( Gen_Req_User )
105808                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
105809                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
105810                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
105811                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
105812                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
105813                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
105814                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
105815                  	,	.Sys_Clk( Sys_Clk )
105816                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
105817                  	,	.Sys_Clk_En( Sys_Clk_En )
105818                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
105819                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
105820                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
105821                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
105822                  	,	.Sys_Pwr_Idle( u_70_Idle )
105823                  	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
105824                  	);
105825                  	assign IdInfo_0_Id = Translation_0_Id;
105826                  	assign IdInfo_1_Id = Req1_KeyId;
105827                  	assign u_b16a = u_236 ? 2'b11 : 2'b0;
105828                  	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
105829                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
105830     1/1          		if ( ! Sys_Clk_RstN )
105831     1/1          			Load &lt;= #1.0 ( 2'b0 );
105832     1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
105833                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
105834                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
105835     1/1          		if ( ! Sys_Clk_RstN )
105836     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
105837     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
105838                  	assign RxInt_Rdy = RxIn_Rdy;
105839                  	assign Rx_Rdy = RxInt_Rdy;
105840                  	assign WakeUp_Rx = Rx_Vld;
105841                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
105842                  	assign u_5446 = RxIn_Data [110:94];
105843                  	assign Translation_0_Aperture = u_5446 [16:5];
105844                  	assign TxBypData = TxIn_Data [37:0];
105845                  	assign TxLcl_Data =
105846                  		{			{	TxIn_Data [111]
105847                  			,	TxIn_Data [110:94]
105848                  			,	TxIn_Data [93:90]
105849                  			,	TxIn_Data [89:88]
105850                  			,	TxIn_Data [87:81]
105851                  			,	TxIn_Data [80:49]
105852                  			,	TxIn_Data [48:41]
105853                  			,	TxIn_Data [40:38]
105854                  			}
105855                  		,
105856                  		TxBypData
105857                  		};
105858                  	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
105859                  	assign TxLcl_Head = TxIn_Head;
105860                  	assign Tx_Head = TxLcl_Head;
105861                  	assign TxLcl_Tail = TxIn_Tail;
105862                  	assign Tx_Tail = TxLcl_Tail;
105863                  	assign TxLcl_Vld = TxIn_Vld;
105864                  	assign Tx_Vld = TxLcl_Vld;
105865                  	assign WakeUp_Other = 1'b0;
105866                  	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
105867                  	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
105868                  	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
105869                  	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
105870                  	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
105871                  	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
105872                  	assign u_6807_Hdr_Status = TxIn_Data [89:88];
105873                  	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
105874                  	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
105875                  	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
105876                  	assign u_6807_Hdr_Lock = TxIn_Data [111];
105877                  	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
105878                  	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
105879                  	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
105880                  	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
105881                  	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
105882                  	assign u_6807_Hdr_User = TxIn_Data [48:41];
105883                  	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
105884                  	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
105885                  	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
105886                  	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
105887                  	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
105888                  	assign u_3ded_Data_Last = RxIn_Data [37];
105889                  	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
105890                  	assign u_3ded_Data_Err = RxIn_Data [36];
105891                  	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
105892                  	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
105893                  	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
105894                  	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
105895                  	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
105896                  	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
105897                  	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
105898                  	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
105899                  	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
105900                  	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
105901                  	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
105902                  	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
105903                  	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
105904                  	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
105905                  	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
105906                  	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
105907                  	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
105908                  	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
105909                  	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
105910                  	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
105911                  	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
105912                  	assign u_3ded_Hdr_Lock = RxIn_Data [111];
105913                  	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
105914                  	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
105915                  	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
105916                  	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
105917                  	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
105918                  	assign u_3ded_Hdr_User = RxIn_Data [48:41];
105919                  	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
105920                  	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
105921                  	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
105922                  	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
105923                  	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
105924                  	assign u_6807_Data_Last = TxIn_Data [37];
105925                  	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
105926                  	assign u_6807_Data_Err = TxIn_Data [36];
105927                  	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
105928                  	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
105929                  	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
105930                  	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
105931                  	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
105932                  	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
105933                  	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
105934                  	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
105935                  	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
105936                  	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
105937                  	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
105938                  	assign u_5ddf = CxtUsed;
105939                  	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
105940                  	// synopsys translate_off
105941                  	// synthesis translate_off
105942                  	always @( posedge Sys_Clk )
105943     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
105944     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
105945     <font color = "grey">unreachable  </font>				dontStop = 0;
105946     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
105947     <font color = "grey">unreachable  </font>				if (!dontStop) begin
105948     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
105949     <font color = "grey">unreachable  </font>					$stop;
105950                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
105951                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1269.html" >rsnoc_z_H_R_G_T2_U_U_94fc55c3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       105390
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       105395
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       105409
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       105414
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       105431
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       105437
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       105594
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       105827
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1269.html" >rsnoc_z_H_R_G_T2_U_U_94fc55c3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">24</td>
<td class="rt">44.44 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1032</td>
<td class="rt">494</td>
<td class="rt">47.87 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">253</td>
<td class="rt">49.03 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">241</td>
<td class="rt">46.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">24</td>
<td class="rt">44.44 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1032</td>
<td class="rt">494</td>
<td class="rt">47.87 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">253</td>
<td class="rt">49.03 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">241</td>
<td class="rt">46.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[59:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1269.html" >rsnoc_z_H_R_G_T2_U_U_94fc55c3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">42</td>
<td class="rt">72.41 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">105594</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">105827</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">105387</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">105392</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">105398</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">105406</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">105411</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">105428</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">105434</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">105438</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">105463</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">105552</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">105630</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">105641</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">105830</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">105835</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105594     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105827     	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105387     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
105388     			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
105389     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
105390     			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105392     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
105393     			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
105394     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
105395     			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105398     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
105399     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
105400     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
105401     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
105402     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105406     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
105407     			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
105408     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
105409     			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105411     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
105412     			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
105413     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
105414     			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105428     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
105429     			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
105430     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
105431     			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105434     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
105435     			u_cfef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
105436     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
105437     			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105438     	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
105439     			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
105440     			default : u_1002 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105463     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
105464     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
105465     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
105466     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
105467     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
105468     			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
105469     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105552     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
105553     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
105554     		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
105555     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105630     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
105631     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
105632     			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
105633     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
105634     			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
105635     			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
105636     			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105641     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
105642     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
105643     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
105644     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
105645     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
105646     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105830     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
105831     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
105832     		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105835     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
105836     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
105837     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_78431">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_94fc55c3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
