# Phase 1: APU + DPCM DMA Implementation Plan

**Date:** 2025-10-06
**Status:** Ready for Development
**Estimated Time:** 15 hours

---

## Overview

Implement tick-accurate NES APU (Audio Processing Unit) with DPCM DMA controller corruption for hardware-accurate 2A03 NTSC emulation.

### Design Goals

1. **Tick-Accurate Emulation**: APU ticks at CPU rate (every 3 PPU cycles), frame counter has precise cycle counts
2. **Architectural Consistency**: Follow established State/Logic separation pattern from CPU/PPU
3. **Functional APIs**: Pure functions with explicit state passing, side effects isolated to EmulationState
4. **Variant-Aware**: NTSC (2A03) exhibits DPCM bug, PAL (2A07) does not
5. **RT-Safe**: No allocations in tick path, all arrays fixed-size
6. **Thread-Safe**: No shared mutable state, communication via mailbox pattern (future audio output)

### Architectural Patterns

**Following Established Conventions:**

1. **Module Structure** (from CPU/PPU):
   ```
   src/apu/
   â”œâ”€â”€ Apu.zig      # Module re-exports (like cpu/Cpu.zig, ppu/Ppu.zig)
   â”œâ”€â”€ State.zig    # Pure state structures (like cpu/State.zig, ppu/State.zig)
   â””â”€â”€ Logic.zig    # Pure functions (like cpu/Logic.zig, ppu/Logic.zig)
   ```

2. **State Structures** (from src/emulation/State.zig:DmaState pattern):
   - Pure data structures
   - Convenience methods that delegate to Logic functions
   - No hidden state, fully serializable
   - Example: `DmaState` (lines 92-131), `ControllerState` (lines 133-218)

3. **Logic Functions** (from cpu/Logic.zig, ppu/Logic.zig):
   - Pure functions taking state as first parameter
   - No global state, deterministic execution
   - All side effects explicit through parameters
   - Example: `CpuLogic.init()`, `CpuLogic.toCoreState()`

4. **EmulationState Integration** (from src/emulation/State.zig:542-589):
   - Component state owned directly (not pointers)
   - Dedicated tick method for each component
   - Side effects isolated to EmulationState methods
   - Example: `tickPpu()` (line 1383), `tickCpu()` (line 915), `tickDma()` (line 1413)

5. **Tick Execution Order** (from src/emulation/State.zig:542-589):
   ```zig
   pub fn tick(self: *EmulationState) void {
       // PPU ticks every cycle
       if (ppu_tick) self.tickPpu();

       // CPU/DMA tick every 3 PPU cycles
       if (cpu_tick) {
           if (self.dma.active) {
               self.tickDma();  // DMA stalls CPU
           } else {
               self.tickCpu();  // Normal CPU execution
           }
       }

       // APU ticks with CPU (every 3 PPU cycles)
       if (apu_tick) self.tickApu();
   }
   ```

---

## Phase 1.1: Create APU Module Structure (1 hour)

### Task 1.1.1: Create `src/apu/State.zig`

**Pattern:** Follow `src/cpu/State.zig` and `src/ppu/State.zig`

```zig
//! APU State
//!
//! This module defines the pure data structures for the APU state.
//! All state is owned directly by EmulationState (no pointers).

const std = @import("std");

/// APU Frame Counter State
/// Drives envelope, sweep, and length counter clocks at ~240 Hz
pub const ApuState = struct {
    // ===== Frame Counter State =====

    /// Frame counter mode: false = 4-step (14915 CPU cycles), true = 5-step (18641 CPU cycles)
    frame_counter_mode: bool = false,

    /// IRQ inhibit flag (bit 6 of $4017)
    irq_inhibit: bool = false,

    /// Frame IRQ flag (readable via $4015 bit 6)
    frame_irq_flag: bool = false,

    /// Current cycle within frame sequence
    /// Resets to 0 at end of each frame sequence
    frame_counter_cycles: u32 = 0,

    // ===== Channel Enable Flags (from $4015) =====

    pulse1_enabled: bool = false,
    pulse2_enabled: bool = false,
    triangle_enabled: bool = false,
    noise_enabled: bool = false,
    dmc_enabled: bool = false,

    // ===== DMC (DPCM) Channel State =====

    /// DMC sample playback active
    dmc_active: bool = false,

    /// DMC IRQ flag (bit 7 of $4015)
    dmc_irq_flag: bool = false,

    /// DMC sample address (16-bit)
    /// Computed as $C000 + (dmc_sample_address Ã— 64)
    dmc_sample_address: u8 = 0,

    /// DMC sample length (in bytes)
    /// Computed as (dmc_sample_length Ã— 16) + 1
    dmc_sample_length: u8 = 0,

    /// DMC bytes remaining in current sample
    dmc_bytes_remaining: u16 = 0,

    /// DMC current address (increments as sample plays)
    dmc_current_address: u16 = 0,

    /// DMC sample buffer (8-bit shift register)
    dmc_sample_buffer: u8 = 0,

    /// DMC output level (7-bit DAC)
    dmc_output: u7 = 0,

    /// DMC rate timer (controls playback frequency)
    dmc_timer: u16 = 0,

    /// DMC timer period (from rate table, NTSC/PAL-specific)
    dmc_timer_period: u16 = 0,

    // ===== Channel Register Storage (write-only for Phase 1) =====
    // These are stubs - we're not implementing audio synthesis yet

    pulse1_regs: [4]u8 = [_]u8{0} ** 4,
    pulse2_regs: [4]u8 = [_]u8{0} ** 4,
    triangle_regs: [4]u8 = [_]u8{0} ** 4,
    noise_regs: [4]u8 = [_]u8{0} ** 4,
    dmc_regs: [4]u8 = [_]u8{0} ** 4,

    /// Initialize APU to power-on state
    pub fn init() ApuState {
        return .{};
    }

    /// Reset APU (RESET button pressed)
    /// Frame counter mode and IRQ inhibit are NOT reset
    /// All channels silenced
    pub fn reset(self: *ApuState) void {
        // Reset channel enables
        self.pulse1_enabled = false;
        self.pulse2_enabled = false;
        self.triangle_enabled = false;
        self.noise_enabled = false;
        self.dmc_enabled = false;

        // Clear IRQ flags
        self.frame_irq_flag = false;
        self.dmc_irq_flag = false;

        // Reset DMC state
        self.dmc_active = false;
        self.dmc_bytes_remaining = 0;

        // NOTE: frame_counter_mode and irq_inhibit are NOT reset
        // This matches hardware behavior
    }
};
```

**Tests:**
- `test "ApuState: initialization"` - verify default values
- `test "ApuState: reset behavior"` - verify reset doesn't clear all state

**Estimated:** 30 minutes

---

### Task 1.1.2: Create `src/apu/Logic.zig`

**Pattern:** Follow `src/cpu/Logic.zig` pure function style

```zig
//! APU Logic
//!
//! This module contains pure functions that operate on APU state.
//! All functions receive ApuState as the first parameter.
//! Side effects (bus writes, IRQ signals) are handled by EmulationState.

const std = @import("std");
const StateModule = @import("State.zig");
const ApuState = StateModule.ApuState;
const Config = @import("../config/Config.zig");

// ============================================================================
// Frame Counter Timing Constants (NTSC)
// ============================================================================

/// 4-step mode cycle counts (NTSC: 14915 total cycles)
const FRAME_4STEP_QUARTER1: u32 = 7457;
const FRAME_4STEP_HALF: u32 = 14913;
const FRAME_4STEP_QUARTER3: u32 = 22371;
const FRAME_4STEP_IRQ: u32 = 29829;
const FRAME_4STEP_TOTAL: u32 = 29830;

/// 5-step mode cycle counts (NTSC: 18641 total cycles)
const FRAME_5STEP_QUARTER1: u32 = 7457;
const FRAME_5STEP_HALF: u32 = 14913;
const FRAME_5STEP_QUARTER3: u32 = 22371;
const FRAME_5STEP_TOTAL: u32 = 37281;

// ============================================================================
// DMC Rate Tables
// ============================================================================

/// NTSC DMC rate table (timer periods in CPU cycles)
const DMC_RATE_TABLE_NTSC: [16]u16 = .{
    428, 380, 340, 320, 286, 254, 226, 214,
    190, 160, 142, 128, 106,  84,  72,  54,
};

/// PAL DMC rate table (timer periods in CPU cycles)
const DMC_RATE_TABLE_PAL: [16]u16 = .{
    398, 354, 316, 298, 276, 236, 210, 198,
    176, 148, 132, 118,  98,  78,  66,  50,
};

// ============================================================================
// Public API
// ============================================================================

/// Initialize APU to power-on state
pub fn init() ApuState {
    return ApuState.init();
}

/// Reset APU (RESET button pressed)
pub fn reset(state: *ApuState) void {
    state.reset();
}

// ============================================================================
// Register Write Operations
// ============================================================================

/// Write to $4000-$4003 (Pulse 1)
pub fn writePulse1(state: *ApuState, offset: u2, value: u8) void {
    state.pulse1_regs[offset] = value;
    // TODO: Actual pulse channel implementation (Phase 2: Audio Synthesis)
}

/// Write to $4004-$4007 (Pulse 2)
pub fn writePulse2(state: *ApuState, offset: u2, value: u8) void {
    state.pulse2_regs[offset] = value;
    // TODO: Actual pulse channel implementation
}

/// Write to $4008-$400B (Triangle)
pub fn writeTriangle(state: *ApuState, offset: u2, value: u8) void {
    state.triangle_regs[offset] = value;
    // TODO: Actual triangle channel implementation
}

/// Write to $400C-$400F (Noise)
pub fn writeNoise(state: *ApuState, offset: u2, value: u8) void {
    state.noise_regs[offset] = value;
    // TODO: Actual noise channel implementation
}

/// Write to $4010-$4013 (DMC)
pub fn writeDmc(state: *ApuState, offset: u2, value: u8) void {
    state.dmc_regs[offset] = value;

    switch (offset) {
        0 => { // $4010: IRQ enable, loop, frequency
            const rate_index = value & 0x0F;
            // Rate table selection depends on NTSC/PAL (caller provides config)
            // For now, use NTSC table (will be parameterized in tickApu)
            state.dmc_timer_period = DMC_RATE_TABLE_NTSC[rate_index];
        },
        1 => { // $4011: Direct load (7-bit output level)
            state.dmc_output = @intCast(value & 0x7F);
        },
        2 => { // $4012: Sample address
            state.dmc_sample_address = value;
        },
        3 => { // $4013: Sample length
            state.dmc_sample_length = value;
        },
    }
}

/// Write to $4015 (Status/Control - channel enables)
pub fn writeControl(state: *ApuState, value: u8) void {
    state.pulse1_enabled = (value & 0x01) != 0;
    state.pulse2_enabled = (value & 0x02) != 0;
    state.triangle_enabled = (value & 0x04) != 0;
    state.noise_enabled = (value & 0x08) != 0;
    state.dmc_enabled = (value & 0x10) != 0;

    // If DMC enabled and no bytes remaining, load sample
    if (state.dmc_enabled and state.dmc_bytes_remaining == 0) {
        // Load sample address and length
        state.dmc_current_address = 0xC000 + (@as(u16, state.dmc_sample_address) << 6);
        state.dmc_bytes_remaining = (@as(u16, state.dmc_sample_length) << 4) + 1;
        state.dmc_active = true;
    }

    // If DMC disabled, stop playback
    if (!state.dmc_enabled) {
        state.dmc_active = false;
    }

    // Clear DMC IRQ flag
    state.dmc_irq_flag = false;
}

/// Write to $4017 (Frame Counter)
pub fn writeFrameCounter(state: *ApuState, value: u8) void {
    state.frame_counter_mode = (value & 0x80) != 0;  // Bit 7: 0=4-step, 1=5-step
    state.irq_inhibit = (value & 0x40) != 0;         // Bit 6: IRQ inhibit

    // Reset frame counter
    state.frame_counter_cycles = 0;

    // If IRQ inhibit set, clear frame IRQ flag
    if (state.irq_inhibit) {
        state.frame_irq_flag = false;
    }

    // TODO: If 5-step mode, immediately clock envelopes/length (hardware quirk)
    // Deferred to Phase 2: Audio Synthesis
}

/// Read from $4015 (Status)
/// Returns frame IRQ (bit 6) and DMC IRQ (bit 7)
/// Channel length counter status (bits 0-4) are stubs for now
pub fn readStatus(state: *const ApuState) u8 {
    var result: u8 = 0;

    // Bit 6: Frame interrupt flag
    if (state.frame_irq_flag) result |= 0x40;

    // Bit 7: DMC interrupt flag
    if (state.dmc_irq_flag) result |= 0x80;

    // Bits 0-4: Channel length counter status (stub, always 0)
    // TODO: Implement length counters (Phase 2: Audio Synthesis)

    return result;
}

/// Clear frame IRQ flag
/// Called as side effect of reading $4015
pub fn clearFrameIrq(state: *ApuState) void {
    state.frame_irq_flag = false;
}

// ============================================================================
// Frame Counter Tick Logic
// ============================================================================

/// Tick frame counter (called every CPU cycle)
/// Returns true if IRQ should be generated
pub fn tickFrameCounter(state: *ApuState) bool {
    state.frame_counter_cycles += 1;

    const is_5_step = state.frame_counter_mode;
    const cycles = state.frame_counter_cycles;

    if (!is_5_step) {
        // 4-step mode
        if (cycles == FRAME_4STEP_IRQ or cycles == FRAME_4STEP_IRQ + 1) {
            // Set IRQ flag if not inhibited
            if (!state.irq_inhibit) {
                state.frame_irq_flag = true;
                return true;  // Signal IRQ to CPU
            }
        }

        // Reset at end of sequence
        if (cycles >= FRAME_4STEP_TOTAL) {
            state.frame_counter_cycles = 0;
        }
    } else {
        // 5-step mode (no IRQ)
        if (cycles >= FRAME_5STEP_TOTAL) {
            state.frame_counter_cycles = 0;
        }
    }

    // TODO: Clock envelopes/length counters at quarter/half frames
    // Deferred to Phase 2: Audio Synthesis

    return false;
}

// ============================================================================
// DMC Channel Logic
// ============================================================================

/// Check if DMC needs to fetch next sample byte
/// Returns true if DMA should be triggered
pub fn needsSampleFetch(state: *const ApuState) bool {
    return state.dmc_active and state.dmc_bytes_remaining > 0;
}

/// Get current DMC sample address for DMA fetch
pub fn getSampleAddress(state: *const ApuState) u16 {
    return state.dmc_current_address;
}

/// Load sample byte into DMC buffer (called by DMA after fetch)
pub fn loadSampleByte(state: *ApuState, value: u8) void {
    state.dmc_sample_buffer = value;

    // Increment address with wrap at $FFFF -> $8000
    if (state.dmc_current_address == 0xFFFF) {
        state.dmc_current_address = 0x8000;
    } else {
        state.dmc_current_address += 1;
    }

    // Decrement bytes remaining
    state.dmc_bytes_remaining -= 1;

    // If sample complete, check for loop or IRQ
    if (state.dmc_bytes_remaining == 0) {
        const loop_flag = (state.dmc_regs[0] & 0x40) != 0;
        const irq_enabled = (state.dmc_regs[0] & 0x80) != 0;

        if (loop_flag) {
            // Restart sample
            state.dmc_current_address = 0xC000 + (@as(u16, state.dmc_sample_address) << 6);
            state.dmc_bytes_remaining = (@as(u16, state.dmc_sample_length) << 4) + 1;
        } else {
            // Sample complete
            state.dmc_active = false;

            // Generate IRQ if enabled
            if (irq_enabled) {
                state.dmc_irq_flag = true;
            }
        }
    }
}
```

**Tests:**
- `test "ApuLogic: frame counter 4-step timing"`
- `test "ApuLogic: frame counter 5-step timing"`
- `test "ApuLogic: frame IRQ generation"`
- `test "ApuLogic: IRQ inhibit"`
- `test "ApuLogic: register writes"`
- `test "ApuLogic: DMC sample loading"`

**Estimated:** 2 hours

---

### Task 1.1.3: Create `src/apu/Apu.zig`

**Pattern:** Follow `src/cpu/Cpu.zig` re-export pattern

```zig
//! APU Module Re-Exports
//!
//! This module provides a clean API for the APU subsystem.

pub const State = @import("State.zig");
pub const Logic = @import("Logic.zig");

// Type aliases for convenience
pub const ApuState = State.ApuState;
```

**Estimated:** 5 minutes

---

## Phase 1.2: DMC DMA Implementation (2 hours)

### Task 1.2.1: Add `DmcDmaState` to `EmulationState`

**Pattern:** Follow existing `DmaState` structure (src/emulation/State.zig:92-131)

**File:** `src/emulation/State.zig`

```zig
/// DMC DMA State Machine
/// Simulates RDY line (CPU stall) during DMC sample fetch
/// NTSC (2A03) only: Causes controller/PPU register corruption
pub const DmcDmaState = struct {
    /// RDY line active (CPU stalled)
    rdy_low: bool = false,

    /// Cycles remaining in RDY stall (0-4)
    /// Hardware: 3 idle cycles + 1 fetch cycle
    stall_cycles_remaining: u8 = 0,

    /// Sample address to fetch
    sample_address: u16 = 0,

    /// Sample byte fetched (returned to APU)
    sample_byte: u8 = 0,

    /// Last CPU read address (for repeat reads during stall)
    /// This is where corruption happens
    last_read_address: u16 = 0,

    /// Trigger DMC sample fetch
    /// Called by APU when it needs next sample byte
    pub fn triggerFetch(self: *DmcDmaState, address: u16) void {
        self.rdy_low = true;
        self.stall_cycles_remaining = 4;  // 3 idle + 1 fetch
        self.sample_address = address;
    }

    /// Reset DMC DMA state
    pub fn reset(self: *DmcDmaState) void {
        self.* = .{};
    }
};

// In EmulationState struct, add field:
pub const EmulationState = struct {
    // ... existing fields ...
    dma: DmaState = .{},
    dmc_dma: DmcDmaState = .{},  // âœ… NEW
    controller: ControllerState = .{},
    // ...
};
```

**Estimated:** 30 minutes

---

### Task 1.2.2: Implement `tickDmcDma()` in `EmulationState`

**Pattern:** Follow `tickDma()` style (src/emulation/State.zig:1413-1461)

```zig
/// Tick DMC DMA state machine (called every CPU cycle when active)
///
/// Hardware behavior (NTSC 2A03 only):
/// - CPU is stalled via RDY line for 4 cycles (3 idle + 1 fetch)
/// - During stall, CPU repeats last read cycle
/// - If last read was $4016/$4017 (controller), corruption occurs
/// - If last read was $2002/$2007 (PPU), side effects repeat
///
/// PAL 2A07: Bug fixed, DMA is clean (no corruption)
fn tickDmcDma(self: *EmulationState) void {
    // Increment CPU cycle counter (time passes even though CPU stalled)
    self.cpu.cycle_count += 1;

    const cycle = self.dmc_dma.stall_cycles_remaining;

    if (cycle == 0) {
        // DMA complete
        self.dmc_dma.rdy_low = false;
        return;
    }

    self.dmc_dma.stall_cycles_remaining -= 1;

    if (cycle == 1) {
        // Final cycle: Fetch sample byte
        const address = self.dmc_dma.sample_address;
        self.dmc_dma.sample_byte = self.busRead(address);

        // Load into APU
        const ApuModule = @import("../apu/Apu.zig");
        ApuModule.Logic.loadSampleByte(&self.apu, self.dmc_dma.sample_byte);
    } else {
        // Idle cycles (1-3): CPU repeats last read
        // This is where corruption happens on NTSC
        const has_dpcm_bug = switch (self.config.cpu.variant) {
            .rp2a03e, .rp2a03g, .rp2a03h => true,  // NTSC - has bug
            .rp2a07 => false,  // PAL - bug fixed
        };

        if (has_dpcm_bug) {
            // NTSC: Repeat last read (can cause corruption)
            const last_addr = self.dmc_dma.last_read_address;

            // If last read was controller, this extra read corrupts shift register
            if (last_addr == 0x4016 or last_addr == 0x4017) {
                // Extra read advances shift register -> corruption
                _ = self.busRead(last_addr);
            }

            // If last read was PPU status/data, side effects occur again
            if (last_addr == 0x2002 or last_addr == 0x2007) {
                _ = self.busRead(last_addr);
            }
        }
        // PAL: Clean DMA, no repeat reads
    }
}
```

**Estimated:** 1 hour

---

### Task 1.2.3: Integrate RDY Line with CPU Tick

**File:** `src/emulation/State.zig` - Modify `tick()` function

```zig
pub fn tick(self: *EmulationState) void {
    // ... existing PPU tick ...

    if (cpu_tick) {
        // Check DMA priority: DMC DMA > OAM DMA > CPU
        if (self.dmc_dma.rdy_low) {
            // DMC DMA active - CPU stalled by RDY line
            self.tickDmcDma();
        } else if (self.dma.active) {
            // OAM DMA active - CPU stalled
            self.tickDma();
        } else {
            // Normal CPU execution
            // Track last read address for DMC corruption detection
            const prev_pc = self.cpu.pc;
            self.tickCpu();

            // If CPU did a read, record address for DMC corruption
            // (Only record external bus reads, not internal operations)
            if (self.cpu.state == .fetch_operand_low or
                self.cpu.state == .fetch_operand_high or
                self.cpu.state == .execute) {
                // Record last bus access for potential DMC corruption
                self.dmc_dma.last_read_address = self.cpu.pc;
            }
        }
    }

    if (apu_tick) {
        self.tickApu();
    }

    // ... rest of tick ...
}
```

**Estimated:** 30 minutes

---

## Phase 1.3: APU Integration into EmulationState (2 hours)

### Task 1.3.1: Add APU State Field

**File:** `src/emulation/State.zig`

```zig
const ApuModule = @import("../apu/Apu.zig");
const ApuState = ApuModule.State.ApuState;
const ApuLogic = ApuModule.Logic;

pub const EmulationState = struct {
    cpu: CpuState,
    ppu: PpuState,
    apu: ApuState,  // âœ… NEW
    bus: BusState,
    // ...

    pub fn init(config: *Config.Config) EmulationState {
        return .{
            .cpu = CpuState.init(),
            .ppu = PpuState.init(),
            .apu = ApuState.init(),  // âœ… NEW
            // ...
        };
    }

    pub fn reset(self: *EmulationState) void {
        self.cpu.reset();
        self.ppu.reset();
        self.apu.reset();  // âœ… NEW
        // ...
    }
};
```

**Estimated:** 15 minutes

---

### Task 1.3.2: Implement `tickApu()` Method

**Pattern:** Follow `tickCpu()` and `tickPpu()` structure

```zig
/// Tick APU state machine (called every CPU cycle)
/// This contains all APU side effects - pure functional helpers are in ApuLogic
fn tickApu(self: *EmulationState) void {
    // Tick frame counter
    const frame_irq = ApuLogic.tickFrameCounter(&self.apu);

    // If frame IRQ generated, assert CPU IRQ line
    if (frame_irq) {
        self.cpu.irq_line = true;
    }

    // Check if DMC needs sample fetch
    if (ApuLogic.needsSampleFetch(&self.apu)) {
        const address = ApuLogic.getSampleAddress(&self.apu);
        self.dmc_dma.triggerFetch(address);
    }

    // TODO: Tick DMC timer (Phase 2: Audio Synthesis)
    // TODO: Tick other channels (Phase 2: Audio Synthesis)
}
```

**Estimated:** 30 minutes

---

### Task 1.3.3: Add APU Bus Routing

**File:** `src/emulation/State.zig` - Modify `busRead()` and `busWrite()`

```zig
// In busRead():
0x4015 => blk: {
    const status = ApuLogic.readStatus(&self.apu);
    // Side effect: Clear frame IRQ flag
    ApuLogic.clearFrameIrq(&self.apu);
    break :blk status;
},

// In busWrite():
// Pulse 1
0x4000...0x4003 => |addr| ApuLogic.writePulse1(&self.apu, @intCast(addr & 0x03), value),

// Pulse 2
0x4004...0x4007 => |addr| ApuLogic.writePulse2(&self.apu, @intCast(addr & 0x03), value),

// Triangle
0x4008...0x400B => |addr| ApuLogic.writeTriangle(&self.apu, @intCast(addr & 0x03), value),

// Noise
0x400C...0x400F => |addr| ApuLogic.writeNoise(&self.apu, @intCast(addr & 0x03), value),

// DMC
0x4010...0x4013 => |addr| ApuLogic.writeDmc(&self.apu, @intCast(addr & 0x03), value),

// APU Control
0x4015 => ApuLogic.writeControl(&self.apu, value),

// Frame Counter
0x4017 => ApuLogic.writeFrameCounter(&self.apu, value),
```

**Estimated:** 30 minutes

---

### Task 1.3.4: Add APU IRQ to CPU Interrupt Polling

**File:** `src/emulation/State.zig` or create helper in `tickCpu()`

```zig
// In tickCpu() or separate helper:
fn checkApuIrq(self: *EmulationState) void {
    // Check APU frame IRQ
    if (self.apu.frame_irq_flag and !self.apu.irq_inhibit) {
        self.cpu.irq_line = true;
    }

    // Check DMC IRQ
    if (self.apu.dmc_irq_flag) {
        self.cpu.irq_line = true;
    }
}

// Call in tickCpu() before interrupt check:
self.checkApuIrq();
CpuLogic.checkInterrupts(&self.cpu);
```

**Estimated:** 30 minutes

---

## Phase 1.4: Testing (3 hours)

### Task 1.4.1: Create APU Unit Tests

**File:** `tests/apu/apu_test.zig` (new)

```zig
const std = @import("std");
const testing = std.testing;
const ApuModule = @import("RAMBO").Apu;
const ApuState = ApuModule.State.ApuState;
const ApuLogic = ApuModule.Logic;

test "APU: initialization" {
    const apu = ApuState.init();
    try testing.expectEqual(false, apu.frame_counter_mode);
    try testing.expectEqual(false, apu.irq_inhibit);
    try testing.expectEqual(false, apu.frame_irq_flag);
}

test "APU: $4015 write enables channels" {
    var apu = ApuState.init();
    ApuLogic.writeControl(&apu, 0b00011111);

    try testing.expect(apu.pulse1_enabled);
    try testing.expect(apu.pulse2_enabled);
    try testing.expect(apu.triangle_enabled);
    try testing.expect(apu.noise_enabled);
    try testing.expect(apu.dmc_enabled);
}

test "APU: $4017 sets frame counter mode" {
    var apu = ApuState.init();

    // 4-step mode
    ApuLogic.writeFrameCounter(&apu, 0x00);
    try testing.expectEqual(false, apu.frame_counter_mode);

    // 5-step mode
    ApuLogic.writeFrameCounter(&apu, 0x80);
    try testing.expectEqual(true, apu.frame_counter_mode);
}

test "APU: Frame IRQ generation in 4-step mode" {
    var apu = ApuState.init();
    ApuLogic.writeFrameCounter(&apu, 0x00);  // 4-step, IRQ enabled

    // Tick to step 4 (29829 cycles)
    var i: u32 = 0;
    while (i < 29829) : (i += 1) {
        _ = ApuLogic.tickFrameCounter(&apu);
    }

    try testing.expect(apu.frame_irq_flag);
}

test "APU: IRQ inhibit prevents IRQ" {
    var apu = ApuState.init();
    ApuLogic.writeFrameCounter(&apu, 0x40);  // IRQ inhibit

    var i: u32 = 0;
    while (i < 29830) : (i += 1) {
        _ = ApuLogic.tickFrameCounter(&apu);
    }

    try testing.expectEqual(false, apu.frame_irq_flag);
}

test "APU: Reading $4015 clears frame IRQ" {
    var apu = ApuState.init();
    apu.frame_irq_flag = true;

    const status = ApuLogic.readStatus(&apu);
    try testing.expectEqual(@as(u8, 0x40), status);  // Bit 6 set

    ApuLogic.clearFrameIrq(&apu);
    try testing.expectEqual(false, apu.frame_irq_flag);
}

test "APU: Frame counter 4-step timing" {
    var apu = ApuState.init();
    ApuLogic.writeFrameCounter(&apu, 0x00);

    // Should reset at cycle 29830
    var i: u32 = 0;
    while (i < 29830) : (i += 1) {
        _ = ApuLogic.tickFrameCounter(&apu);
    }

    try testing.expectEqual(@as(u32, 0), apu.frame_counter_cycles);
}

test "APU: Frame counter 5-step timing" {
    var apu = ApuState.init();
    ApuLogic.writeFrameCounter(&apu, 0x80);

    // Should reset at cycle 37281
    var i: u32 = 0;
    while (i < 37281) : (i += 1) {
        _ = ApuLogic.tickFrameCounter(&apu);
    }

    try testing.expectEqual(@as(u32, 0), apu.frame_counter_cycles);
}
```

**Estimated:** 1.5 hours

---

### Task 1.4.2: Create DPCM DMA Integration Tests

**File:** `tests/integration/dpcm_dma_test.zig` (new)

```zig
const std = @import("std");
const testing = std.testing;
const RAMBO = @import("RAMBO");
const EmulationState = RAMBO.EmulationState.EmulationState;
const Config = RAMBO.Config;

test "DMC DMA: RDY line stalls CPU for 4 cycles" {
    var config = Config.Config.init(testing.allocator);
    defer config.deinit();

    var state = EmulationState.init(&config);
    defer state.deinit();
    state.reset();

    // Trigger DMC DMA
    state.dmc_dma.triggerFetch(0xC000);

    try testing.expect(state.dmc_dma.rdy_low);
    try testing.expectEqual(@as(u8, 4), state.dmc_dma.stall_cycles_remaining);

    // Tick 4 times
    state.tickDmcDma();
    try testing.expectEqual(@as(u8, 3), state.dmc_dma.stall_cycles_remaining);

    state.tickDmcDma();
    try testing.expectEqual(@as(u8, 2), state.dmc_dma.stall_cycles_remaining);

    state.tickDmcDma();
    try testing.expectEqual(@as(u8, 1), state.dmc_dma.stall_cycles_remaining);

    state.tickDmcDma();
    try testing.expectEqual(@as(u8, 0), state.dmc_dma.stall_cycles_remaining);
    try testing.expectEqual(false, state.dmc_dma.rdy_low);
}

test "DMC DMA: Controller corruption on NTSC" {
    var config = Config.Config.init(testing.allocator);
    defer config.deinit();
    config.cpu.variant = .rp2a03g;  // NTSC

    var state = EmulationState.init(&config);
    defer state.deinit();
    state.reset();

    // Setup controller with test pattern
    state.controller.buttons1 = 0b10101010;
    state.controller.latch();

    // Record that last CPU read was from controller
    state.dmc_dma.last_read_address = 0x4016;

    // First read (normal)
    const read1 = state.busRead(0x4016);
    try testing.expectEqual(@as(u8, 0), read1 & 0x01);  // LSB of pattern

    // Trigger DMC DMA while CPU was reading controller
    state.dmc_dma.triggerFetch(0xC000);

    // DMC DMA tick causes extra controller reads (corruption)
    state.tickDmcDma();  // Idle 1 - extra read
    state.tickDmcDma();  // Idle 2 - extra read
    state.tickDmcDma();  // Idle 3 - extra read
    state.tickDmcDma();  // Fetch - sample loaded

    // Controller shift register advanced extra times = corruption
    const read2 = state.busRead(0x4016);
    // Shift register corrupted, won't match expected sequence
}

test "DMC DMA: No corruption on PAL" {
    var config = Config.Config.init(testing.allocator);
    defer config.deinit();
    config.cpu.variant = .rp2a07;  // PAL

    var state = EmulationState.init(&config);
    defer state.deinit();
    state.reset();

    // Setup controller
    state.controller.buttons1 = 0b10101010;
    state.controller.latch();
    state.dmc_dma.last_read_address = 0x4016;

    const read1 = state.busRead(0x4016);

    // Trigger DMC DMA
    state.dmc_dma.triggerFetch(0xC000);

    // PAL: No extra reads during DMA
    state.tickDmcDma();
    state.tickDmcDma();
    state.tickDmcDma();
    state.tickDmcDma();

    // Controller should still be in correct state (no corruption on PAL)
    const read2 = state.busRead(0x4016);
    // Verify no extra shifts occurred
}
```

**Estimated:** 1.5 hours

---

### Task 1.4.3: Register Tests in `build.zig`

```zig
// Add APU tests
const apu_tests = b.addTest(.{
    .root_module = b.createModule(.{
        .root_source_file = b.path("tests/apu/apu_test.zig"),
        .target = target,
        .optimize = optimize,
        .imports = &.{
            .{ .name = "RAMBO", .module = mod },
        },
    }),
});

// Add DPCM DMA tests
const dpcm_dma_tests = b.addTest(.{
    .root_module = b.createModule(.{
        .root_source_file = b.path("tests/integration/dpcm_dma_test.zig"),
        .target = target,
        .optimize = optimize,
        .imports = &.{
            .{ .name = "RAMBO", .module = mod },
        },
    }),
});

const run_apu_tests = b.addRunArtifact(apu_tests);
const run_dpcm_dma_tests = b.addRunArtifact(dpcm_dma_tests);

test_step.dependOn(&run_apu_tests.step);
test_step.dependOn(&run_dpcm_dma_tests.step);
integration_test_step.dependOn(&run_dpcm_dma_tests.step);
```

**Estimated:** 15 minutes

---

## Phase 1.5: Validation and Documentation (1 hour)

### Task 1.5.1: Run Full Test Suite

```bash
zig build test --summary all
```

**Expected:** All existing tests + new APU/DPCM tests passing

**Estimated:** 15 minutes

---

### Task 1.5.2: Update Documentation

**Files to Update:**
- `docs/RUNTIME-AUDIT-2025-10-06.md` - Mark Phase 1 complete
- `CLAUDE.md` - Update APU status, test counts
- `docs/README.md` - Update component status

**Estimated:** 30 minutes

---

### Task 1.5.3: Commit Milestone

```bash
git add src/apu/ tests/apu/ tests/integration/dpcm_dma_test.zig
git add src/emulation/State.zig build.zig docs/
git commit -m "feat(apu): Implement minimal APU with DPCM DMA (Phase 1)

- Add APU State/Logic modules following established patterns
- Implement frame counter with 4-step/5-step modes
- Add frame IRQ generation and CPU integration
- Implement DMC DMA with RDY line CPU stall
- Add variant-aware DPCM controller corruption (NTSC only)
- Register routing for all APU registers ($4000-$4017)
- Comprehensive test coverage (15 new tests)

Hardware-accurate 2A03 NTSC behavior with PAL (2A07) support.
No audio synthesis yet - registers and timing only.

Tests: 589/589 passing (+15 APU tests)

ðŸ¤– Generated with Claude Code"
```

**Estimated:** 15 minutes

---

## Summary

### Total Time Estimate: 15 hours

| Phase | Tasks | Time |
|-------|-------|------|
| 1.1 APU Module Structure | State.zig, Logic.zig, Apu.zig | 1h |
| 1.2 DMC DMA Implementation | DmcDmaState, tickDmcDma(), RDY integration | 2h |
| 1.3 EmulationState Integration | Add APU field, tickApu(), bus routing, IRQ | 2h |
| 1.4 Testing | APU tests (8), DPCM DMA tests (3), build.zig | 3h |
| 1.5 Validation & Documentation | Test suite, docs, commit | 1h |

### Architectural Compliance

âœ… **State/Logic Separation**: APU follows cpu/ppu pattern exactly
âœ… **Functional APIs**: All functions pure, side effects in EmulationState
âœ… **Tick-Accurate**: Frame counter cycle-perfect, DMC DMA timing correct
âœ… **Variant-Aware**: NTSC (has bug) vs PAL (fixed) via Config.CpuVariant
âœ… **RT-Safe**: No allocations, all arrays fixed-size
âœ… **Thread-Safe**: No shared mutable state

### Deliverables

1. âœ… `src/apu/State.zig` - Pure APU state structures
2. âœ… `src/apu/Logic.zig` - Pure APU functions
3. âœ… `src/apu/Apu.zig` - Module re-exports
4. âœ… `DmcDmaState` - DMC DMA state machine
5. âœ… `tickApu()` - APU tick integration
6. âœ… `tickDmcDma()` - DMC DMA with RDY line stall
7. âœ… APU bus routing in busRead()/busWrite()
8. âœ… CPU IRQ integration (APU frame IRQ + DMC IRQ)
9. âœ… Comprehensive test suite (15 new tests)
10. âœ… Updated documentation

### What We DON'T Implement (Deferred)

âŒ **Audio Synthesis** - No waveform generation (Phase 2)
âŒ **Length Counters** - Stubs only (Phase 2)
âŒ **Envelope Units** - Not implemented (Phase 2)
âŒ **Sweep Units** - Not implemented (Phase 2)
âŒ **Audio Output Mailbox** - No audio output (Phase 2)
âŒ **Mixer/DAC** - No mixing (Phase 2)

### Success Criteria

**Phase 1 is complete when:**
1. âœ… All APU registers writable and readable
2. âœ… Frame counter generates IRQ at correct cycles
3. âœ… Reading $4015 clears frame IRQ flag
4. âœ… DMC DMA stalls CPU for 4 cycles via RDY line
5. âœ… NTSC variants exhibit controller corruption during DMC DMA
6. âœ… PAL variant does NOT corrupt (clean DMA)
7. âœ… APU IRQ integrates with CPU IRQ line
8. âœ… All tests passing (574 existing + 15 new = 589 total)
9. âœ… AccuracyCoin.nes can access APU registers without crashing

---

**Ready to begin Phase 1 implementation.**
