
[Global]
SaveParameters=0
Description=Hardware-Only XUP Environment
File=hasim-fpgaenv-xup
Version=2.1
Type=HAsim
Name=Hardware-Only XUP Environment
Class=Asim::Model
DefaultBenchmark=
DefaultRunOpts=

[Model]
DefaultAttributes=bluespec xup
model=FPGA Environment

[FPGA Environment/Requires]
virtual_platform=Standard Virtual Platform
fpga_components=Hardware FPGA Components for Virtex 2
librl_bsv=RL Bluespec Library
build_pipeline=FPGA Build Pipeline

[Standard Virtual Platform]
File=modules/bluespec/common/fpgaenv/virtual-platform/std-virtual-platform.awb
Packagehint=platforms

[Standard Virtual Platform/Requires]
virtual_devices=Standard Virtual Devices
low_level_platform_interface=Low Level Platform Interface Hardware-Only
umf=Null Unified Message Format

[FPGA Environment]
File=modules/bluespec/common/fpgaenv/fpga-environment.awb
Packagehint=platforms

[Standard Virtual Devices]
File=config/pm/hasim/submodels/fpgaenv/std-virtual-devices.apm
Packagehint=platforms

[Null Channel IO Module]
File=modules/bluespec/common/fpgaenv/virtual-platform/channelio/null/null-channelio.awb
Packagehint=platforms

[Null RRR Module]
File=modules/bluespec/common/fpgaenv/virtual-platform/rrr/null/null-rrr.awb
Packagehint=platforms






[Null Unified Message Format]
File=modules/bluespec/common/fpgaenv/virtual-platform/umf/null/null-umf.awb
Packagehint=platforms

[Low Level Platform Interface Hardware-Only/Requires]
channelio=Null Channel IO Module
rrr=Null RRR Module
physical_platform_debugger=Null Physical Platform Debugger
local_mem=NULL Local Memory Interface

[Low Level Platform Interface Hardware-Only]
File=modules/bluespec/common/fpgaenv/low-level-platform-interface/hwonly-llpi.awb
Packagehint=platforms

[Null Physical Platform Debugger]
File=modules/bluespec/common/fpgaenv/physical-platform/debuggers/null/null-debugger.awb
Packagehint=platforms

[NULL Local Memory Interface]
File=modules/bluespec/common/fpgaenv/low-level-platform-interface/local-mem/local-mem-null.awb
Packagehint=platforms

[RL Bluespec Library]
File=config/pm/hasim/submodels/fpgaenv/librl-bsv.apm
Packagehint=platforms



[Hardware FPGA Components for Virtex 2]
File=modules/bluespec/common/fpgaenv/fpga-components/hardware-fpga-components-virtex2.awb
Packagehint=platforms

[RRR Common Module]
File=modules/bluespec/common/fpgaenv/virtual-platform/rrr/rrr_common/rrr_common.awb
Packagehint=platforms

[Null RRR Module/Requires]
rrr_common=RRR Common Module

[FPGA Build Pipeline]
File=modules/project/pipelines/fpga-build-pipeline.awb
Packagehint=platforms

[Xilinx BITGEN]
File=modules/project/xilinx/xilinx_bitgen.awb
Packagehint=platforms

[Xilinx LOADER]
File=modules/project/xilinx/xilinx_loader.awb
Packagehint=platforms

[Xilinx NGD]
File=modules/project/xilinx/xilinx_ngd.awb
Packagehint=platforms

[FPGA Build Pipeline/Requires]
post_synthesis_tool=Xilinx Post-synthesis Toolchain
synthesis_tool=XST Synthesis Tool
mcd_tool=Simple MCD Tool

[XST Synthesis Tool]
File=modules/project/xilinx/xst.awb
Packagehint=platforms

[Xilinx Post-synthesis Toolchain]
File=modules/project/xilinx/xilinx_post_synth.awb
Packagehint=platforms

[Xilinx PAR]
File=modules/project/xilinx/xilinx_par.awb
Packagehint=platforms

[Xilinx Post-synthesis Toolchain/Requires]
xilinx_ngd=Xilinx NGD
xilinx_bitgen=Xilinx BITGEN
xilinx_par=Xilinx PAR
xilinx_map=Xilinx MAP
xilinx_loader=Xilinx LOADER

[Xilinx MAP]
File=modules/project/xilinx/xilinx_map.awb
Packagehint=platforms

[Simple MCD Tool]
File=modules/project/bluespec/mcd.awb
Packagehint=platforms
