## VSDSqadron_FPGA_Mini
**RISCV FPGA IP Internship Dec17_2025**

Task 1 - Completed
- Environmenrt setup and RISC-V reference validation
- VSDFPGA LABS (Basic Lab - 1) - Generated riscv_logo.bram.hex successfully
                               - Bitstream generation and FPGA flashing skipped

