// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _soft_max_HH_
#define _soft_max_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "exp_15_7_s.h"
#include "cnn_sdiv_22ns_14sbsm.h"

namespace ap_rtl {

struct soft_max : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > dense_array_V_address0;
    sc_out< sc_logic > dense_array_V_ce0;
    sc_in< sc_lv<14> > dense_array_V_q0;
    sc_out< sc_lv<4> > dense_array_V_address1;
    sc_out< sc_logic > dense_array_V_ce1;
    sc_out< sc_logic > dense_array_V_we1;
    sc_out< sc_lv<14> > dense_array_V_d1;
    sc_in< sc_lv<14> > dense_array_V_q1;
    sc_out< sc_lv<4> > prediction_V_address0;
    sc_out< sc_logic > prediction_V_ce0;
    sc_out< sc_logic > prediction_V_we0;
    sc_out< sc_lv<14> > prediction_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    soft_max(sc_module_name name);
    SC_HAS_PROCESS(soft_max);

    ~soft_max();

    sc_trace_file* mVcdFile;

    exp_15_7_s* grp_exp_15_7_s_fu_155;
    cnn_sdiv_22ns_14sbsm<1,26,22,14,14>* cnn_sdiv_22ns_14sbsm_U526;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > p_Val2_1_reg_98;
    sc_signal< sc_lv<4> > m_0_reg_110;
    sc_signal< sc_lv<14> > p_Val2_3_reg_121;
    sc_signal< sc_lv<4> > i_0_reg_133;
    sc_signal< sc_lv<4> > j_0_reg_144;
    sc_signal< sc_lv<1> > icmp_ln12_fu_166_p2;
    sc_signal< sc_lv<1> > icmp_ln12_reg_277;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > m_fu_172_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<14> > select_ln13_fu_189_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<15> > rhs_V_fu_197_p1;
    sc_signal< sc_lv<15> > rhs_V_reg_296;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln20_fu_201_p2;
    sc_signal< sc_lv<1> > icmp_ln20_reg_301;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state5_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln20_reg_301_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln20_reg_301_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln20_reg_301_pp1_iter3_reg;
    sc_signal< sc_lv<4> > i_fu_207_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<4> > dense_array_V_addr_1_reg_310;
    sc_signal< sc_lv<4> > dense_array_V_addr_1_reg_310_pp1_iter1_reg;
    sc_signal< sc_lv<4> > dense_array_V_addr_1_reg_310_pp1_iter2_reg;
    sc_signal< sc_lv<4> > dense_array_V_addr_1_reg_310_pp1_iter3_reg;
    sc_signal< sc_lv<14> > p_Val2_4_fu_228_p1;
    sc_signal< sc_lv<14> > p_Val2_4_reg_316;
    sc_signal< sc_lv<14> > sum_V_fu_232_p2;
    sc_signal< sc_lv<14> > sum_V_reg_321;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<22> > sext_ln27_fu_238_p1;
    sc_signal< sc_lv<22> > sext_ln27_reg_326;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > icmp_ln27_fu_242_p2;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state11_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state15_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state16_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state17_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state18_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state19_pp2_stage0_iter8;
    sc_signal< bool > ap_block_state20_pp2_stage0_iter9;
    sc_signal< bool > ap_block_state21_pp2_stage0_iter10;
    sc_signal< bool > ap_block_state22_pp2_stage0_iter11;
    sc_signal< bool > ap_block_state23_pp2_stage0_iter12;
    sc_signal< bool > ap_block_state24_pp2_stage0_iter13;
    sc_signal< bool > ap_block_state25_pp2_stage0_iter14;
    sc_signal< bool > ap_block_state26_pp2_stage0_iter15;
    sc_signal< bool > ap_block_state27_pp2_stage0_iter16;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter17;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter18;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter19;
    sc_signal< bool > ap_block_state31_pp2_stage0_iter20;
    sc_signal< bool > ap_block_state32_pp2_stage0_iter21;
    sc_signal< bool > ap_block_state33_pp2_stage0_iter22;
    sc_signal< bool > ap_block_state34_pp2_stage0_iter23;
    sc_signal< bool > ap_block_state35_pp2_stage0_iter24;
    sc_signal< bool > ap_block_state36_pp2_stage0_iter25;
    sc_signal< bool > ap_block_state37_pp2_stage0_iter26;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_331_pp2_iter25_reg;
    sc_signal< sc_lv<4> > j_fu_248_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<64> > zext_ln29_fu_254_p1;
    sc_signal< sc_lv<64> > zext_ln29_reg_340;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter16_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter22_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter23_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter24_reg;
    sc_signal< sc_lv<64> > zext_ln29_reg_340_pp2_iter25_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state11;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter26;
    sc_signal< sc_logic > grp_exp_15_7_s_fu_155_ap_start;
    sc_signal< sc_logic > grp_exp_15_7_s_fu_155_ap_done;
    sc_signal< sc_logic > grp_exp_15_7_s_fu_155_ap_idle;
    sc_signal< sc_logic > grp_exp_15_7_s_fu_155_ap_ready;
    sc_signal< sc_lv<15> > grp_exp_15_7_s_fu_155_x_V;
    sc_signal< sc_lv<15> > grp_exp_15_7_s_fu_155_ap_return;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<14> > ap_phi_mux_p_Val2_3_phi_fu_125_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_logic > grp_exp_15_7_s_fu_155_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln13_fu_178_p1;
    sc_signal< sc_lv<64> > zext_ln22_fu_213_p1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln1495_fu_183_p2;
    sc_signal< sc_lv<14> > lhs_V_fu_218_p0;
    sc_signal< sc_lv<15> > lhs_V_fu_218_p1;
    sc_signal< sc_lv<22> > grp_fu_267_p0;
    sc_signal< sc_lv<14> > grp_fu_267_p1;
    sc_signal< sc_lv<14> > grp_fu_267_p2;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_pp1_stage0;
    static const sc_lv<7> ap_ST_fsm_state10;
    static const sc_lv<7> ap_ST_fsm_pp2_stage0;
    static const sc_lv<7> ap_ST_fsm_state38;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state11_pp2_stage0_iter0();
    void thread_ap_block_state12_pp2_stage0_iter1();
    void thread_ap_block_state13_pp2_stage0_iter2();
    void thread_ap_block_state14_pp2_stage0_iter3();
    void thread_ap_block_state15_pp2_stage0_iter4();
    void thread_ap_block_state16_pp2_stage0_iter5();
    void thread_ap_block_state17_pp2_stage0_iter6();
    void thread_ap_block_state18_pp2_stage0_iter7();
    void thread_ap_block_state19_pp2_stage0_iter8();
    void thread_ap_block_state20_pp2_stage0_iter9();
    void thread_ap_block_state21_pp2_stage0_iter10();
    void thread_ap_block_state22_pp2_stage0_iter11();
    void thread_ap_block_state23_pp2_stage0_iter12();
    void thread_ap_block_state24_pp2_stage0_iter13();
    void thread_ap_block_state25_pp2_stage0_iter14();
    void thread_ap_block_state26_pp2_stage0_iter15();
    void thread_ap_block_state27_pp2_stage0_iter16();
    void thread_ap_block_state28_pp2_stage0_iter17();
    void thread_ap_block_state29_pp2_stage0_iter18();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp2_stage0_iter19();
    void thread_ap_block_state31_pp2_stage0_iter20();
    void thread_ap_block_state32_pp2_stage0_iter21();
    void thread_ap_block_state33_pp2_stage0_iter22();
    void thread_ap_block_state34_pp2_stage0_iter23();
    void thread_ap_block_state35_pp2_stage0_iter24();
    void thread_ap_block_state36_pp2_stage0_iter25();
    void thread_ap_block_state37_pp2_stage0_iter26();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state5_pp1_stage0_iter0();
    void thread_ap_block_state6_pp1_stage0_iter1();
    void thread_ap_block_state7_pp1_stage0_iter2();
    void thread_ap_block_state8_pp1_stage0_iter3();
    void thread_ap_block_state9_pp1_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state5();
    void thread_ap_condition_pp2_exit_iter0_state11();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_p_Val2_3_phi_fu_125_p4();
    void thread_ap_ready();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_address1();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_ce1();
    void thread_dense_array_V_d1();
    void thread_dense_array_V_we1();
    void thread_grp_exp_15_7_s_fu_155_ap_start();
    void thread_grp_exp_15_7_s_fu_155_x_V();
    void thread_grp_fu_267_p0();
    void thread_grp_fu_267_p1();
    void thread_i_fu_207_p2();
    void thread_icmp_ln12_fu_166_p2();
    void thread_icmp_ln1495_fu_183_p2();
    void thread_icmp_ln20_fu_201_p2();
    void thread_icmp_ln27_fu_242_p2();
    void thread_j_fu_248_p2();
    void thread_lhs_V_fu_218_p0();
    void thread_lhs_V_fu_218_p1();
    void thread_m_fu_172_p2();
    void thread_p_Val2_4_fu_228_p1();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_rhs_V_fu_197_p1();
    void thread_select_ln13_fu_189_p3();
    void thread_sext_ln27_fu_238_p1();
    void thread_sum_V_fu_232_p2();
    void thread_zext_ln13_fu_178_p1();
    void thread_zext_ln22_fu_213_p1();
    void thread_zext_ln29_fu_254_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
