set ::env(PROJECT_NAME) two_dimensional_fast_hartley_transform
set ::env(DESIGN_TOP) fht_8x8_core
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/two_dimensional_fast_hartley_transform/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/two_dimensional_fast_hartley_transform/rtl/fht_8x8_core.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
