`timescale 1ns/1ns

module datain (penable, reg_in );
// generated by  HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009
// on Fri Dec 02 10:08:01 2011
// from tubii_lib/DATAIN/sch_1

  inout  penable;
  inout [8:1] reg_in;
  // global signal glbl.vtt;

  wire  assert_in;
  wire  lsb_in;
  wire  msb_in;
  wire  unnamed_1_10e131_i2_q;
  wire  unnamed_1_10e131_i3_d;
  wire  unnamed_1_10e131_i3_q;
  wire  unnamed_1_10e131_i4_d;
  wire  unnamed_1_10e131_i4_q;
  wire  unnamed_1_10e131_i5_d;
  wire  unnamed_1_10e131_i5_q;
  wire  unnamed_1_10e131_i6_d;
  wire  unnamed_1_10e131_i6_q;
  wire  unnamed_1_10e131_i7_q;
  wire  unnamed_1_10e131_i8_d;
  wire  unnamed_1_10e131_i8_q;
  wire  unnamed_1_10e131_i9_d;
  wire  unnamed_1_10e131_i9_q;

  wire [8:1] page1_reg_in;
  wire  vtt;
  wire  page1_vtt;

  assign page1_reg_in[1:1] = reg_in[1:1];
  assign page1_reg_in[2:2] = reg_in[2:2];
  assign page1_reg_in[3:3] = reg_in[3:3];
  assign page1_reg_in[4:4] = reg_in[4:4];
  assign page1_reg_in[5:5] = reg_in[5:5];
  assign page1_reg_in[6:6] = reg_in[6:6];
  assign page1_reg_in[7:7] = reg_in[7:7];
  assign page1_reg_in[8:8] = reg_in[8:8];
  assign page1_reg_in[8:1] = reg_in[8:1];
  assign vtt = glbl.vtt;
  assign page1_vtt = vtt;
  assign unnamed_1_10e131_i2_q = reg_in[1:1];
  assign unnamed_1_10e131_i3_q = reg_in[2:2];
  assign unnamed_1_10e131_i4_q = reg_in[3:3];
  assign unnamed_1_10e131_i5_q = reg_in[4:4];
  assign unnamed_1_10e131_i6_q = reg_in[7:7];
  assign unnamed_1_10e131_i7_q = reg_in[8:8];
  assign unnamed_1_10e131_i8_q = reg_in[6:6];
  assign unnamed_1_10e131_i9_q = reg_in[5:5];

// begin instances 

  ids_c10 page1_i1  (.pin1(assert_in),
	.pin2(msb_in),
	.pin3(unnamed_1_10e131_i6_d),
	.pin4(unnamed_1_10e131_i8_d),
	.pin5(unnamed_1_10e131_i9_d),
	.pin6(penable),
	.pin7(lsb_in),
	.pin8(unnamed_1_10e131_i3_d),
	.pin9(unnamed_1_10e131_i4_d),
	.pin10(unnamed_1_10e131_i5_d));

  \10e131  page1_i2  (.clk(assert_in),
	.d(lsb_in),
	.en(/* unconnected */),
	.q(unnamed_1_10e131_i2_q),
	.\q* (/* unconnected */),
	.r(/* unconnected */),
	.s(/* unconnected */));
  defparam page1_i2.size = 1;

  \10e131  page1_i3  (.clk(assert_in),
	.d(unnamed_1_10e131_i3_d),
	.en(/* unconnected */),
	.q(unnamed_1_10e131_i3_q),
	.\q* (/* unconnected */),
	.r(/* unconnected */),
	.s(/* unconnected */));
  defparam page1_i3.size = 1;

  \10e131  page1_i4  (.clk(assert_in),
	.d(unnamed_1_10e131_i4_d),
	.en(/* unconnected */),
	.q(unnamed_1_10e131_i4_q),
	.\q* (/* unconnected */),
	.r(/* unconnected */),
	.s(/* unconnected */));
  defparam page1_i4.size = 1;

  \10e131  page1_i5  (.clk(assert_in),
	.d(unnamed_1_10e131_i5_d),
	.en(/* unconnected */),
	.q(unnamed_1_10e131_i5_q),
	.\q* (/* unconnected */),
	.r(/* unconnected */),
	.s(/* unconnected */));
  defparam page1_i5.size = 1;

  \10e131  page1_i6  (.clk(assert_in),
	.d(unnamed_1_10e131_i6_d),
	.en(/* unconnected */),
	.q(unnamed_1_10e131_i6_q),
	.\q* (/* unconnected */),
	.r(/* unconnected */),
	.s(/* unconnected */));
  defparam page1_i6.size = 1;

  \10e131  page1_i7  (.clk(assert_in),
	.d(msb_in),
	.en(/* unconnected */),
	.q(unnamed_1_10e131_i7_q),
	.\q* (/* unconnected */),
	.r(/* unconnected */),
	.s(/* unconnected */));
  defparam page1_i7.size = 1;

  \10e131  page1_i8  (.clk(assert_in),
	.d(unnamed_1_10e131_i8_d),
	.en(/* unconnected */),
	.q(unnamed_1_10e131_i8_q),
	.\q* (/* unconnected */),
	.r(/* unconnected */),
	.s(/* unconnected */));
  defparam page1_i8.size = 1;

  \10e131  page1_i9  (.clk(assert_in),
	.d(unnamed_1_10e131_i9_d),
	.en(/* unconnected */),
	.q(unnamed_1_10e131_i9_q),
	.\q* (/* unconnected */),
	.r(/* unconnected */),
	.s(/* unconnected */));
  defparam page1_i9.size = 1;

  rsmd0805 page1_i10  (.a({glbl.vtt}),
	.b(msb_in));

  rsmd0805 page1_i11  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i6_d));

  rsmd0805 page1_i12  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i8_d));

  rsmd0805 page1_i13  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i9_d));

  rsmd0805 page1_i14  (.a({glbl.vtt}),
	.b(lsb_in));

  rsmd0805 page1_i15  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i3_d));

  rsmd0805 page1_i16  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i4_d));

  rsmd0805 page1_i17  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i5_d));

  rsmd0805 page1_i18  (.a({glbl.vtt}),
	.b(assert_in));

  rsmd0805 page1_i24  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i6_q));

  rsmd0805 page1_i25  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i8_q));

  rsmd0805 page1_i26  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i9_q));

  rsmd0805 page1_i28  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i7_q));

  rsmd0805 page1_i29  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i2_q));

  rsmd0805 page1_i30  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i3_q));

  rsmd0805 page1_i31  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i4_q));

  rsmd0805 page1_i32  (.a({glbl.vtt}),
	.b(unnamed_1_10e131_i5_q));

  rsmd0805 page1_i33  (.a({glbl.vtt}),
	.b(penable));

endmodule // datain(sch_1) 
