m255
K4
z2
13
cModel Technology
Z0 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
Efetch
Z1 w1512374495
Z2 DPx8 lib_core 17 riscv_core_config 0 22 ?VXRL6cJ1LXP5;?W1kd581
Z3 DPx4 ieee 11 numeric_std 0 22 WES[o8HS0jHV[MIXQk2Ha1
Z4 DPx4 ieee 15 std_logic_arith 0 22 I`lKR?Ob>E^B_e2VdVLiQ0
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 @_jbHPR7i^Jh?`2fDCO`m3
Z6 DPx3 std 6 textio 0 22 Y8d?=bLj9m4jiPLbo;>GT0
Z7 DPx4 ieee 14 std_logic_1164 0 22 1bm?@Gd;P>[>_lN8Do9gP3
Z8 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon
Z9 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon/vhd/fetch.vhd
Z10 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon/vhd/fetch.vhd
l0
L9
VLCP1TF0;;oKTm3QPLn2=60
Z11 OL;C;10.2c;57
32
Z12 !s110 1512383408
Z13 !s108 1512383408.844667
Z14 !s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon/vhd/fetch.vhd|
Z15 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon/vhd/fetch.vhd|
Z16 o+acc -work LIB_CORE
Z17 tExplicit 1
!s100 i:Je4C?HaYn@Dh4:l9D9b0
!i10b 1
!i111 0
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 LCP1TF0;;oKTm3QPLn2=60
l24
L19
V]zD8dQe6HYNP:E4CYl5G@1
R11
32
R12
R13
R14
R15
R16
R17
!s100 Zc]QCk;U9DMbMdi0Y>3Jn1
!i10b 1
!i111 0
Epc_counter
Z18 w1512374446
R2
R3
R4
R5
R6
R7
R8
Z19 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon/vhd/counter_calculation.vhd
Z20 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon/vhd/counter_calculation.vhd
l0
L9
VH3H6OoJNQUDb:HM]=PK583
!s100 @=R_Ac=zzZ23b^mONRE9J2
R11
32
R12
!i10b 1
Z21 !s108 1512383408.915981
Z22 !s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon/vhd/counter_calculation.vhd|
Z23 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon/vhd/counter_calculation.vhd|
!i111 0
R16
R17
Apc_counter_arch
R2
R3
R4
R5
R6
R7
DEx4 work 10 pc_counter 0 22 H3H6OoJNQUDb:HM]=PK583
l20
L16
V638g6Q:eZ4o?nkH7@0n?Q2
!s100 =B9jk[_G^nEI0I1fbXXm70
R11
32
R12
!i10b 1
R21
R22
R23
!i111 0
R16
R17
Priscv_core_config
R3
R4
R5
R6
R7
w1512379386
R8
8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon/vhd/RISCV_CORE_CONFIG.vhd
F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
V?VXRL6cJ1LXP5;?W1kd581
R11
32
R16
R17
R12
!s100 ^dz2;UmU3>fFTHk?9]8^72
!i10b 1
!s108 1512383408.679590
!s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/brouillon/vhd/RISCV_CORE_CONFIG.vhd|
!i111 0
