### 3.3.3 主存储器的基本组成

#### 存储器芯片的基本原理

![](assets/Pasted%20image%2020220731201959.png)

控制电路：让MAR稳定之后，才会打开这个控制开关，通过译码器选择存储单元。

![](assets/Pasted%20image%2020220731202541.png)
>[!NOTE]
>头上划线表示该信号低电平有效

$\overline{\text{CS}}$ （chips select）芯片选择信号
$\overline{\text{CE}}$  (chips enable)

![](assets/Pasted%20image%2020220731204510.png)

驱动器：把电信号放大，保证译码器的电信号稳定有效。

![](assets/Pasted%20image%2020220731204842.png)

![](assets/Pasted%20image%2020220731205223.png)

![](assets/Pasted%20image%2020220731205427.png)

现代计算机通常按字节寻址（每个字节），即每个字节对应一个地址。

#### DRAM和SRAM

![](assets/Pasted%20image%2020220731205741.png)

![](assets/Pasted%20image%2020220731205831.png)

**DRAM和SRAM**核心区别，存储元件不一样。

![](assets/Pasted%20image%2020220731210026.png)

![](assets/Pasted%20image%2020220731210407.png)

![](assets/Pasted%20image%2020220731210627.png)

![](assets/Pasted%20image%2020220731210721.png)

![](assets/Pasted%20image%2020220731210737.png)

- DRAM是破坏性读出，读出后需要重写，而SRAM是非破坏性读出，因此SRAM读出的速度更快（比DRAM少一个重写的时间）。
- DRAM复杂度比SRAM要低，因此DRAM的集成密度会更高。 
- DRAM和SRAM都是易失性的存储器。

![](assets/Pasted%20image%2020220731211412.png)

#### DRAM的刷新

![](assets/Pasted%20image%2020220731211748.png)

![](assets/Pasted%20image%2020220731212000.png)

![](assets/Pasted%20image%2020220731212418.png)

![](assets/Pasted%20image%2020220731212814.png)

![](assets/Pasted%20image%2020220731212907.png)

#### 只读存储器ROM

![](assets/Pasted%20image%2020220731232114.png)

![](assets/Pasted%20image%2020220731233123.png)

![](assets/Pasted%20image%2020220731233757.png)

![](assets/Pasted%20image%2020220731233819.png)

![](assets/Pasted%20image%2020220731233936.png)

## 3.4 主存储器与CPU的连接

![](assets/Pasted%20image%2020220801090045.png)

![](assets/Pasted%20image%2020220801090153.png)

![](assets/Pasted%20image%2020220801092813.png)

![](assets/Pasted%20image%2020220801092850.png)

![](assets/Pasted%20image%2020220801093835.png)

$\overline{WE}$ 或 $\overline{WR}$：低电平表示写，高电平表示读。

### 增加主存的存储字长-位扩展

![](assets/Pasted%20image%2020220801094138.png)

![](assets/Pasted%20image%2020220801094440.png)

### 增加主存的存储字长-字扩展

#### 线选法

![](assets/Pasted%20image%2020220801095115.png)

![](assets/Pasted%20image%2020220801095600.png)

**1-2译码器**表示输入一位的地址信息会呈现两种不同的状态。

![](assets/Pasted%20image%2020220801095750.png)

![](assets/Pasted%20image%2020220801095849.png)

>[!NOTE]
>给译码器输出线的编号也可以<mark style="background: #FF5582A6;">逆过来</mark>。

#### 译码片选法

![](assets/Pasted%20image%2020220801100024.png)

![](assets/Pasted%20image%2020220801100316.png)

|          线选法          |              译码片选法              |
| :----------------------: | :----------------------------------: |
| n条线 $\to$  n个选片信号 | n条线 $\to$ 2<sup>n</sup> 个选片信号 |
|         电路简单         |               电路复杂               |
|      地址空间不连续      |             地址空间连续             |
### 增加主存的存储字长-字位同时扩展

![](assets/Pasted%20image%2020220801101304.png)

![](assets/Pasted%20image%2020220801101405.png)

### 译码器

![](assets/Pasted%20image%2020220801101608.png)

![](assets/Pasted%20image%2020220801101648.png)

![](assets/Pasted%20image%2020220801101758.png)

![](assets/Pasted%20image%2020220801101914.png)

![](assets/Pasted%20image%2020220801102029.png)

![](assets/Pasted%20image%2020220801102056.png)

等电信号稳定之后，才会发出这个**主存请求信号（MREQ）**。

![](assets/Pasted%20image%2020220801102530.png)

## 3.5 双端口RAM和多模块存储器

![](assets/Pasted%20image%2020220802133911.png)

![](assets/Pasted%20image%2020220802134010.png)

### 双端口RAM

![](assets/Pasted%20image%2020220802134321.png)

![](assets/Pasted%20image%2020220802134410.png)

![](assets/Pasted%20image%2020220802134443.png)

### 多体并行存储器

‌‌‌　　即使是单核是CPU，CPU的读写速度也要比内存快得多，而DRAM每次读写之后，又需要一段时间的恢复时间，解决这个问题，可以使用到多体并行存储器。
‌‌‌　　对于**高位交叉编址**，我们会采用**最高**的两个比特位来区分我们要访问哪根内存条，对于**低位交叉编址**，我们会采用**最低**的两个比特位来区分要访问哪根内存条。
‌‌‌　　对于**低位交叉编址**，相当于<font color=#F36208>纵向</font>编码，对于**高位交叉编址**，相当于<font color=#F36208>横向</font>编码。

![](assets/Pasted%20image%2020220802140522.png)

$\text{连续取n个存储字}\to\text{耗时}T+(n-1)r$
$\text{前n-1个存储字耗时}(n-1)r\text{，最后一个存储字耗时}T$

![](assets/Pasted%20image%2020220802141226.png)

![](assets/Pasted%20image%2020220802141645.png)

![](assets/Pasted%20image%2020220802141821.png)

思考：给定一个地址x，如何确定它属于第几个存储体？
方法1：找**体号**
方法2：$\text{地址x }\%\text{ 存储体个数}$

![](assets/Pasted%20image%2020220802142741.png)

**多体并行存储器**和**单体多字存储器**对读取速度的提示**差不多，都接近r**.
‌‌‌
![](assets/Pasted%20image%2020220802142959.png)

![](assets/Pasted%20image%2020220802143538.png)

两根内存条，<font color=#F36208>颜色相同</font>的两根卡槽，组成的是<font color=#F36208>低位交叉多体存储器</font>，插入<font color=#81B300>颜色不同</font>的两根卡槽，组成<font color=#81B300>高位交叉多体存储器</font>。

为什么要选择两根频率相同的内存条？
如果两根内存条不一致，主频较高的内存条，就会进行**降频**处理。

为什么要选择两根容量相同的内存条？
为了所有的存储单元都能组成双通道，如果不相同，电脑性能会不稳定。

## 3.6 磁盘存储器

![](assets/Pasted%20image%2020220802145037.png)

![](assets/Pasted%20image%2020220802145327.png)

![](assets/Pasted%20image%2020220802145342.png)

![](assets/Pasted%20image%2020220802145534.png)
机械部分

![](assets/Pasted%20image%2020220802145557.png)
电子部分

![](assets/Pasted%20image%2020220802150719.png)

**柱面号**其实就是**磁道号**
IDE：其实就是ATA
SATA：串行的ATA，现在比较常用

![](assets/Pasted%20image%2020220802151001.png)
两个磁头

![](assets/Pasted%20image%2020220802151543.png)

格式化：留下一些扇区防止磁盘的某一部分损坏而导致整个磁盘无法使用。

![](assets/Pasted%20image%2020220802151733.png)

如果题目没有给**旋转延迟时间**，我们可以用磁头**转半圈**的时间来算。

![](assets/Pasted%20image%2020220802152104.png)

![](assets/Pasted%20image%2020220802152159.png)

![](assets/Pasted%20image%2020220802152644.png)

![](assets/Pasted%20image%2020220802152718.png)

![](assets/Pasted%20image%2020220802153011.png)

![](assets/Pasted%20image%2020220802153019.png)

![](assets/Pasted%20image%2020220802153301.png)

![](assets/Pasted%20image%2020220802153459.png)

![](assets/Pasted%20image%2020220802153616.png)

![](assets/Pasted%20image%2020220802153626.png)

![](assets/Pasted%20image%2020220802153700.png)

## 3.7 固态硬盘

![](assets/Pasted%20image%2020220802153918.png)

![](assets/Pasted%20image%2020220802153945.png)

![](assets/Pasted%20image%2020220802154428.png)

逻辑块号，实际的物理位置，是会变的，闪存翻译层会把映射关系修改正确。
固态硬盘，读的速度很快，但是写的操作会比读的操作速度慢得多，因为写会有一个数据迁移和擦除的过程。
对于机械硬盘而言，要访问不同的位置，需要是时间也可能各不相同。
**静态磨损均衡技术**：会将**读多写少**的数据存放到被**写入次数较多**的块上。

![image-20220802160534634](assets/image-20220802160534634.png)

## 3.8 高速缓冲存储器

### 3.8.1 Cache的基本概念和原理

![](assets/Pasted%20image%2020220802171532.png)

![](assets/Pasted%20image%2020220802171607.png)

**Cache**的作用是缓和cpu和内存之间的速度矛盾。

![](assets/Pasted%20image%2020220802172118.png)

![](assets/Pasted%20image%2020220802172849.png)

| 空间局部性                                                   | 时间局部性                                                   |
| ------------------------------------------------------------ | ------------------------------------------------------------ |
| 在最近的未来要用到的信息（指令和数据）。很可能与现在正在使用的信息在存储空间上是邻近的。<br />Eg：数组元素、顺序执行的指令代码 | 在最新的未来要用到的信息，很可能是现在正在使用到的信息。<br />Eg：循环结构的指令代码 |

![](assets/Pasted%20image%2020220802173947.png)

按“**列优先**”访问二维数组，空间局部性更差。

![](assets/Pasted%20image%2020220802174401.png)

![](assets/Pasted%20image%2020220802174541.png)

先访问Cache，若Cache未命中再范围主存
$$
t = Ht_c + (1 - H)(t_c + t_m)
$$
同时访问Cache和主存，若Cache命中则立即停止访问主存
$$
t_c = Ht_c + (1 - H)t_m
$$
![](assets/Pasted%20image%2020220802175241.png)

![](assets/Pasted%20image%2020220802175447.png)

![](assets/Pasted%20image%2020220802175539.png)

![](assets/Pasted%20image%2020220802175624.png)

![](assets/Pasted%20image%2020220802175728.png)

![](assets/Pasted%20image%2020220802175829.png)

![](assets/Pasted%20image%2020220802175915.png)

![](assets/Pasted%20image%2020220802175932.png)

### 3.8.2 Cache和主存的映射关系

![](assets/Pasted%20image%2020220802193608.png)

**Cache的行有效位**

系统启动时，每个 cache 行都为空，其中的信息无效，只有 cache 行中装入了主存块之后才效。为了说明 cache 行中的信息是否有效，某一个行都有一个有效位。通过将一行的有效位清零来淘汰这一行中所存储的主存快的操作称为冲刷，也就是我们常说的刷 cache。

![](assets/Pasted%20image%2020220802193840.png)

![](assets/Pasted%20image%2020220802194034.png)

![](assets/Pasted%20image%2020220802194224.png)

![](assets/Pasted%20image%2020220802194336.png)

直接映射：虽然其他地方有空闲的Cache块，但是8号主存块不能使用。

![](assets/Pasted%20image%2020220802194815.png)

若Cache总块数=2<sup>n</sup> 则主存块号末尾n位直接反映它在Cache中的位置，将主存号的其余位作为标记即可。

![](assets/Pasted%20image%2020220802195414.png)

![](assets/Pasted%20image%2020220802195756.png)

![](assets/Pasted%20image%2020220802195937.png)

![](assets/Pasted%20image%2020220802195945.png)

![](assets/Pasted%20image%2020220802200222.png)

n路组相联映射——每n个Cache行为一组。

### 3.8.3 Cache替换算法

![](assets/Pasted%20image%2020220804105200.png)

#### 随机算法（RAND）

![](assets/Pasted%20image%2020220804105504.png)

随机算法：实现简单，但完全没考虑局部性原理，命中率低，实际效果很不稳定

#### 先进先出算法（FIFO）

![](assets/Pasted%20image%2020220804105715.png)

先进先出算法：没有考虑局部性原理，最先被调入Cache的块可能是被频繁访问的。

==抖动==现象：频繁的换如换出现象（刚被替换的块很快又被调入）。

![](assets/Pasted%20image%2020220804111919.png)

#### 最近最少使用算法 （LRU）

![](assets/Pasted%20image%2020220804112227.png)

![](assets/Pasted%20image%2020220804123400.png)

![](assets/Pasted%20image%2020220804123456.png)

![](assets/Pasted%20image%2020220804123543.png)

#### 最不经常使用算法（LFU）

![](assets/Pasted%20image%2020220804123744.png)

![](assets/Pasted%20image%2020220804123926.png)

计算器的位数可能为：$1\sim\text{很大}$   

![](assets/Pasted%20image%2020220804124506.png)

### 3.8.4 Cache写策略

![](assets/Pasted%20image%2020220804125446.png)

#### 写命中

![](assets/Pasted%20image%2020220804125735.png)

![](assets/Pasted%20image%2020220804125853.png)

![](assets/Pasted%20image%2020220804130002.png)

![](assets/Pasted%20image%2020220804130114.png)

CPU发生阻塞的时候，CPU必须等待，等缓存有空位的时候，再往里面写。

#### 写不命中

![](assets/Pasted%20image%2020220804130444.png)

![](assets/Pasted%20image%2020220804130504.png)

![](assets/Pasted%20image%2020220804130531.png)

![](assets/Pasted%20image%2020220804130608.png)

![](assets/Pasted%20image%2020220804130806.png)

![](assets/Pasted%20image%2020220804130858.png)

## 3.9 虚拟存储器

### 3.9.1 页式存储

![](assets/Pasted%20image%2020220804183255.png)

分页是**逻辑层面**的划分，而分块是**物理层面**的划分。

 ![](assets/Pasted%20image%2020220804183819.png)

![](assets/Pasted%20image%2020220804184402.png)

**主存块号** 拼接上 **页内地址** 得到 **物理地址**  

![](assets/Pasted%20image%2020220805185229.png)

页表中的一行我们称为==页表项==，每个页表项就对应了某一个物理页号和逻辑块号之间的一一映射的关系。

![](assets/Pasted%20image%2020220805190300.png)

通过**页表基地址**和**逻辑页号**，我们很快就能在页表中找到逻辑页号对应的那一项。

![](assets/Pasted%20image%2020220805190652.png)

将==近期访问的页表项放入更高速的存储器==，可加快地址变换的速度，这个存储器就是==快表==。

![](assets/Pasted%20image%2020220805191455.png)

![](assets/Pasted%20image%2020220805191729.png)

快表和Cache的区别：快表中存储的是页表项的副本；Cache中存储的 主存块的副本。

![](assets/Pasted%20image%2020220805192035.png)

![](assets/Pasted%20image%2020220805192525.png)

### 3.9.2 虚拟存储器 

![](assets/Pasted%20image%2020220805193422.png)

用户感知到的存储系统的容量要比他物理上的真实容量要更大，这是操作系统==虚拟性==的提现。

![](assets/Pasted%20image%2020220805193710.png)

虚拟存储是把辅存里的数据部分调入到主存中。

思考：打游戏的时候的“Loading”页面背后是在干嘛？

答：将游戏地图相关数据调入内存。

![](assets/Pasted%20image%2020220805194802.png)

**脏位**是为了标记主存中的某个页面是否被更改过。

![](assets/Pasted%20image%2020220805195312.png)

![](assets/Pasted%20image%2020220805195407.png)

![](assets/Pasted%20image%2020220805195433.png)

#### 段式虚拟存储器

![](assets/Pasted%20image%2020220805195628.png)
>[!timeline] 页式虚拟存储和段式虚拟存储
>>页式虚拟存储器，每个页的大小是相等的。
>---
>段式虚拟存储器，因为每个段是按功能划分的，因此每个段的段长是不相等的。


![](assets/Pasted%20image%2020220805202355.png)

主存不会再分块。

![](assets/Pasted%20image%2020220805202428.png)

![](assets/Pasted%20image%2020220805202528.png)

![](assets/Pasted%20image%2020220805202601.png)


