
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011642                       # Number of seconds simulated
sim_ticks                                 11641946000                       # Number of ticks simulated
final_tick                                11641946000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 116839                       # Simulator instruction rate (inst/s)
host_op_rate                                   234719                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110691630                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448788                       # Number of bytes of host memory used
host_seconds                                   105.17                       # Real time elapsed on the host
sim_insts                                    12288481                       # Number of instructions simulated
sim_ops                                      24686447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11641946000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          99008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       33825280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33924288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        99008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       737536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          737536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          528520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              530067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        11524                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11524                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           8504420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2905466148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2913970568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      8504420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8504420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       63351608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63351608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       63351608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          8504420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2905466148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2977322176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    519557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005425238250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          389                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          389                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1041912                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6067                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      530068                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12560                       # Number of write requests accepted
system.mem_ctrls.readBursts                    530068                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               33347648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  576704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  411008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33924352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               803840                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   9011                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6107                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             78960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             74760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            110138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            82004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            95106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              166                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   11641944000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                530068                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12560                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  155299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  157850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  127792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   80063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    835.282904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   703.006192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.567829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1732      4.29%      4.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2645      6.54%     10.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1533      3.79%     14.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1477      3.65%     18.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1427      3.53%     21.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1416      3.50%     25.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1310      3.24%     28.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1486      3.68%     32.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        27387     67.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40413                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1339.439589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    225.841454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1454.583458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           203     52.19%     52.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      1.54%     53.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.51%     54.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.26%     54.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.51%     55.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.26%     55.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.26%     55.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.26%     55.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.26%     56.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.77%     56.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.51%     57.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            7      1.80%     59.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            6      1.54%     60.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            4      1.03%     61.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           33      8.48%     70.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           27      6.94%     77.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           14      3.60%     80.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           49     12.60%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327           13      3.34%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            8      2.06%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            4      1.03%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           389                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.508997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.487180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.866350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              287     73.78%     73.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.80%     75.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               94     24.16%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           389                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     33251648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       411008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 8246044.089192648418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2856193285.899109840393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35304063.427196793258                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       528520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59036750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16131657250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 288621823500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38137.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30522.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22979444.55                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   6420875250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             16190694000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2605285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12322.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31072.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2864.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2913.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   481463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5588                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.60                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      21454.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 72770880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 38652075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               710958360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               26235720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         910281840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1202224050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             23226240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3890284770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       119002560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         28771980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7022427435                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            603.200482                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           8944979000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10645000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     385060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    103729750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    309985000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2301112500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   8531413750                       # Time in different power states
system.mem_ctrls_1.actEnergy                215885040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                114715260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3009381480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7287120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         910281840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3022186740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             18662880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2180476860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        31724640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         27092100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             9537693960                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            819.252551                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4965126750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7120500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     385060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    101376500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     82622750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6284638750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4781127500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11641946000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  562700                       # Number of BP lookups
system.cpu.branchPred.condPredicted            562700                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18073                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               318532                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91555                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                419                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          318532                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             296953                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            21579                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1806                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11641946000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     6797622                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499271                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           755                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           141                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11641946000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11641946000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1127761                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           450                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11641946000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         23283893                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1182341                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12750827                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      562700                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             388508                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      21997153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36774                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  219                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2328                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          379                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          175                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1127422                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3185                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           23200982                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.106661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.624343                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 19292296     83.15%     83.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    92330      0.40%     83.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   333541      1.44%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   140794      0.61%     85.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   345346      1.49%     87.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   123387      0.53%     87.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   185526      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   119741      0.52%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2568021     11.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             23200982                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.024167                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.547624                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   991062                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              18814180                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2156777                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1220576                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18387                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25196311                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18387                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1462766                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11831088                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7019                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2786827                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7094895                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25092414                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3588                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3031339                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4834975                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 196921                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                4                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            27752588                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52732211                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19017753                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24728138                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263973                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   488615                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                163                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            118                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7422574                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5079468                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              504521                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            193500                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            55574                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25022084                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 281                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26544402                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3436                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          335917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       565904                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            217                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      23200982                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.144107                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.060174                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15945356     68.73%     68.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1171627      5.05%     73.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1494062      6.44%     80.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1135143      4.89%     85.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1217421      5.25%     90.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              745157      3.21%     93.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              588972      2.54%     96.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              376031      1.62%     97.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              527213      2.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        23200982                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   21387      2.58%      2.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  8343      1.01%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2983      0.36%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     20      0.00%      3.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                148487     17.94%     21.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            245270     29.64%     51.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     51.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            41183      4.98%     56.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     56.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     56.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     56.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     56.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     56.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     56.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     56.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     56.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     56.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     56.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1943      0.23%     56.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1110      0.13%     56.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            356789     43.11%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               58      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15201      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7549706     28.44%     28.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40082      0.15%     28.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1933      0.01%     28.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282445     16.13%     44.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     44.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     44.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     44.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     44.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     44.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     44.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     44.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  646      0.00%     44.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     44.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81575      0.31%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1628      0.01%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960919     11.15%     56.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                695      0.00%     56.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310005      8.70%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30028      0.11%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      7.84%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               852993      3.21%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349612      1.32%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5836094     21.99%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150776      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26544402                       # Type of FU issued
system.cpu.iq.rate                           1.140033                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      827573                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031177                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           35603903                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6556671                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6159199                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            41516892                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18801738                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18691101                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6196861                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21159913                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           437610                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        86349                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9947                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10010                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1643016                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18387                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7721631                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2239276                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25022365                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3242                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5079468                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               504521                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                166                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 185776                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1932865                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            135                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12692                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7304                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                19996                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26504887                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6663203                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             39515                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7162462                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   521913                       # Number of branches executed
system.cpu.iew.exec_stores                     499259                       # Number of stores executed
system.cpu.iew.exec_rate                     1.138336                       # Inst execution rate
system.cpu.iew.wb_sent                       24854313                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24850300                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14485035                       # num instructions producing a value
system.cpu.iew.wb_consumers                  23927352                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.067274                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.605376                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          336597                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18279                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     23146122                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.066548                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.537563                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18927431     81.77%     81.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       456057      1.97%     83.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       388936      1.68%     85.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       308258      1.33%     86.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       264704      1.14%     87.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       161119      0.70%     88.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        95784      0.41%     89.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       262035      1.13%     90.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2281798      9.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23146122                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288481                       # Number of instructions committed
system.cpu.commit.committedOps               24686447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487693                       # Number of memory references committed
system.cpu.commit.loads                       4993119                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510551                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311137                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401573     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821881      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686447                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2281798                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45887368                       # The number of ROB reads
system.cpu.rob.rob_writes                    50101432                       # The number of ROB writes
system.cpu.timesIdled                             838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288481                       # Number of Instructions Simulated
system.cpu.committedOps                      24686447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.894774                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.894774                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.527767                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.527767                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21866643                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5322631                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24713667                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18539906                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2162848                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3592034                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8192015                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11641946000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.740131                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4668980                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            528264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.838346                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.740131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10966136                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10966136                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11641946000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3653492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3653492                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       491465                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         491465                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4144957                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4144957                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4144957                       # number of overall hits
system.cpu.dcache.overall_hits::total         4144957                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1070738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1070738                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3113                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1073851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1073851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1073851                       # number of overall misses
system.cpu.dcache.overall_misses::total       1073851                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  58297760000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58297760000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    192934433                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    192934433                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  58490694433                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58490694433                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  58490694433                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58490694433                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4724230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4724230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5218808                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5218808                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5218808                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5218808                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.226648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.226648                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006294                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006294                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.205766                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.205766                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.205766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.205766                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54446.335145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54446.335145                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61977.010279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61977.010279                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54468.165912                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54468.165912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54468.165912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54468.165912                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10558897                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          267                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            276242                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.223359                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11524                       # number of writebacks
system.cpu.dcache.writebacks::total             11524                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       544738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       544738                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          593                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          593                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       545331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       545331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       545331                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       545331                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       526000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       526000                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2520                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2520                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       528520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       528520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       528520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       528520                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  32632740500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  32632740500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    160506497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    160506497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32793246997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32793246997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32793246997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32793246997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.111341                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.101272                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.101272                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.101272                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.101272                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62039.430608                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62039.430608                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63693.054365                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63693.054365                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62047.315138                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62047.315138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62047.315138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62047.315138                       # average overall mshr miss latency
system.cpu.dcache.replacements                 528264                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11641946000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.420837                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              205438                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1036                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            198.299228                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.420837                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2256392                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2256392                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11641946000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1125277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1125277                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1125277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1125277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1125277                       # number of overall hits
system.cpu.icache.overall_hits::total         1125277                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2145                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2145                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2145                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2145                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2145                       # number of overall misses
system.cpu.icache.overall_misses::total          2145                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    140282499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140282499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    140282499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140282499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    140282499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140282499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1127422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1127422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1127422                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1127422                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1127422                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1127422                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001903                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001903                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001903                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001903                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001903                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001903                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65399.766434                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65399.766434                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65399.766434                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65399.766434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65399.766434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65399.766434                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1668                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1036                       # number of writebacks
system.cpu.icache.writebacks::total              1036                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          596                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          596                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          596                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          596                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          596                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          596                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1549                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1549                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1549                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1549                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1549                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1549                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    108657999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108657999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    108657999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108657999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    108657999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108657999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001374                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001374                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001374                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001374                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70147.191091                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70147.191091                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70147.191091                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70147.191091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70147.191091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70147.191091                       # average overall mshr miss latency
system.cpu.icache.replacements                   1036                       # number of replacements
system.membus.snoop_filter.tot_requests       1059369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       529303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11641946000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             527547                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11524                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1036                       # Transaction distribution
system.membus.trans_dist::CleanEvict           516740                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2521                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2521                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1549                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        525999                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1585304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1585304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1589436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       165312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       165312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     34562816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     34562816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34728128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            530069                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000017                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004121                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  530060    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              530069                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1192922500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              10.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8221997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2745535499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             23.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
