$date
	Sat Sep 14 09:42:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module tb $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
0"
1!
$end
#20
0$
1"
#40
0!
1$
0"
#60
0#
1"
#80
1!
1#
0"
#100
1"
#120
0!
0#
0$
0"
#140
1#
1$
1"
#160
1!
0"
#180
1"
#200
0!
0"
#220
1"
#240
1!
0"
#260
1"
#280
0!
0"
#300
1"
#320
1!
0"
#340
1"
#360
0!
0"
