#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000009af3c0 .scope module, "tb_microprocessor" "tb_microprocessor" 2 23;
 .timescale 0 0;
v00000000028b8ee0_0 .var "clk", 0 0;
v00000000028b9ac0_0 .var "dump_all", 0 0;
v00000000028b8c60_0 .var "hold", 0 0;
v00000000028b8d00_0 .var "reset", 0 0;
v00000000028b86c0_0 .net "wr_data", 31 0, L_0000000002913a50;  1 drivers
v00000000028b92a0_0 .net "wr_data_address", 31 0, L_00000000009920d0;  1 drivers
v00000000028b8f80_0 .net "wr_instruction", 31 0, v00000000028b9520_0;  1 drivers
v00000000028b9020_0 .net "wr_mem_end", 0 0, L_00000000028b9480;  1 drivers
v00000000028b9840_0 .net "wr_mem_read", 0 0, v00000000028b50a0_0;  1 drivers
v00000000028b8440_0 .net "wr_mem_write", 0 0, v00000000028b5500_0;  1 drivers
v00000000028b90c0_0 .net "wr_pc", 31 0, v00000000028b78d0_0;  1 drivers
v00000000028b9160_0 .net "wr_write_data", 31 0, L_00000000009912d0;  1 drivers
E_000000000099f330 .event edge, v00000000028b8300_0;
L_00000000028b95c0 .part v00000000028b78d0_0, 2, 30;
S_00000000009b0720 .scope module, "data_mem" "data_memory" 2 62, 3 2 0, S_00000000009af3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "mem_access_addr"
    .port_info 2 /INPUT 32 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read_en"
    .port_info 5 /OUTPUT 32 "mem_read_data"
L_00000000028ba4c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000009919d0 .functor XNOR 1, v00000000028b50a0_0, L_00000000028ba4c8, C4<0>, C4<0>;
v00000000009a5a80_0 .net/2u *"_s0", 0 0, L_00000000028ba4c8;  1 drivers
v00000000009a6f20_0 .net *"_s2", 0 0, L_00000000009919d0;  1 drivers
v00000000009a54e0_0 .net *"_s4", 31 0, L_0000000002913f50;  1 drivers
L_00000000028ba510 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000009a65c0_0 .net/2u *"_s6", 31 0, L_00000000028ba510;  1 drivers
v00000000009a6660_0 .net "clk", 0 0, v00000000028b8ee0_0;  1 drivers
v00000000009a7100_0 .var/i "i", 31 0;
v00000000009a5da0_0 .net "mem_access_addr", 31 0, L_00000000009920d0;  alias, 1 drivers
v00000000009a5f80_0 .net "mem_read_data", 31 0, L_0000000002913a50;  alias, 1 drivers
v00000000009a6e80_0 .net "mem_read_en", 0 0, v00000000028b50a0_0;  alias, 1 drivers
v00000000009a71a0_0 .net "mem_write_data", 31 0, L_00000000009912d0;  alias, 1 drivers
v00000000009a6160_0 .net "mem_write_en", 0 0, v00000000028b5500_0;  alias, 1 drivers
v00000000009a5580_0 .var/i "memory_file", 31 0;
v00000000009a62a0 .array "ram", 250 0, 31 0;
E_000000000099f6b0 .event posedge, v00000000009a6660_0;
L_0000000002913f50 .array/port v00000000009a62a0, L_00000000009920d0;
L_0000000002913a50 .functor MUXZ 32, L_00000000028ba510, L_0000000002913f50, L_00000000009919d0, C4<>;
S_00000000009af980 .scope module, "dut" "mod_mips_processor" 2 43, 4 19 0, S_00000000009af3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "hold"
    .port_info 5 /INPUT 1 "dump_all"
    .port_info 6 /OUTPUT 32 "rg_pc"
    .port_info 7 /OUTPUT 32 "data_address"
    .port_info 8 /OUTPUT 32 "write_data"
    .port_info 9 /OUTPUT 1 "mem_read"
    .port_info 10 /OUTPUT 1 "mem_write"
L_00000000009920d0 .functor BUFZ 32, L_0000000000991650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000009912d0 .functor BUFZ 32, v00000000028b7010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000028ba360 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028b6430_0 .net/2u *"_s12", 31 0, L_00000000028ba360;  1 drivers
v00000000028b70b0_0 .net *"_s19", 3 0, L_00000000029130f0;  1 drivers
v00000000028b7470_0 .net *"_s23", 25 0, L_00000000029123d0;  1 drivers
L_00000000028ba3a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028b67f0_0 .net/2s *"_s27", 1 0, L_00000000028ba3a8;  1 drivers
v00000000028b7330_0 .net *"_s32", 14 0, L_0000000002913910;  1 drivers
v00000000028b76f0_0 .net *"_s37", 0 0, L_0000000002912b50;  1 drivers
L_00000000028ba3f0 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v00000000028b6610_0 .net/2u *"_s38", 16 0, L_00000000028ba3f0;  1 drivers
L_00000000028ba438 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028b6c50_0 .net/2u *"_s40", 16 0, L_00000000028ba438;  1 drivers
v00000000028b73d0_0 .net *"_s42", 16 0, L_00000000029139b0;  1 drivers
v00000000028b6cf0_0 .net *"_s47", 29 0, L_0000000002912f10;  1 drivers
L_00000000028ba480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028b7150_0 .net/2s *"_s51", 1 0, L_00000000028ba480;  1 drivers
v00000000028b75b0_0 .net "clk", 0 0, v00000000028b8ee0_0;  alias, 1 drivers
v00000000028b7ab0_0 .net "data", 31 0, L_0000000002913a50;  alias, 1 drivers
v00000000028b7650_0 .net "data_address", 31 0, L_00000000009920d0;  alias, 1 drivers
v00000000028b7790_0 .net "dump_all", 0 0, v00000000028b9ac0_0;  1 drivers
v00000000028b6890_0 .net "hold", 0 0, v00000000028b8c60_0;  1 drivers
v00000000028b7b50_0 .net "instruction", 31 0, v00000000028b9520_0;  alias, 1 drivers
v00000000028b6a70_0 .net "mem_read", 0 0, v00000000028b50a0_0;  alias, 1 drivers
v00000000028b6d90_0 .net "mem_write", 0 0, v00000000028b5500_0;  alias, 1 drivers
v00000000028b7830_0 .net "reset", 0 0, v00000000028b8d00_0;  1 drivers
v00000000028b78d0_0 .var "rg_pc", 31 0;
v00000000028b7970_0 .net "wr_alu_b", 31 0, L_00000000029137d0;  1 drivers
v00000000028b7c90_0 .net "wr_alu_data", 31 0, L_0000000000991650;  1 drivers
v00000000028b7d30_0 .net "wr_alu_op", 2 0, v00000000028b4ba0_0;  1 drivers
v00000000028b66b0_0 .net "wr_alu_src", 0 0, v00000000028b5280_0;  1 drivers
v00000000028b7dd0_0 .net "wr_alu_zero", 0 0, L_00000000028b8580;  1 drivers
v00000000028b7e70_0 .net "wr_branch", 0 0, v00000000028b58c0_0;  1 drivers
v00000000028b6110_0 .net "wr_branch_address", 31 0, L_0000000002912510;  1 drivers
v00000000028b7f10_0 .net "wr_carry_flag", 0 0, L_00000000028b81c0;  1 drivers
v00000000028b61b0_0 .net "wr_jump", 0 0, v00000000028b5820_0;  1 drivers
v00000000028b6250_0 .net "wr_jump_address", 31 0, L_0000000002912330;  1 drivers
v00000000028b9f20_0 .net "wr_mem_to_reg", 0 0, v00000000028b41a0_0;  1 drivers
v00000000028b8800_0 .net "wr_next_pc", 31 0, v00000000028b4880_0;  1 drivers
v00000000028b88a0_0 .net "wr_pc_plus_4", 31 0, L_0000000002913870;  1 drivers
v00000000028b97a0_0 .net "wr_read_data_1", 31 0, v00000000028b6930_0;  1 drivers
v00000000028b9e80_0 .net "wr_read_data_2", 31 0, v00000000028b7010_0;  1 drivers
v00000000028b9ca0_0 .net "wr_reg_dst", 0 0, v00000000028b44c0_0;  1 drivers
v00000000028b8620_0 .net "wr_rgf_write", 0 0, v00000000028b5b40_0;  1 drivers
v00000000028b8940_0 .net "wr_se_ins_15_0", 31 0, L_0000000002913230;  1 drivers
v00000000028b89e0_0 .net "wr_se_sh2_ins_15_0", 31 0, L_0000000002912470;  1 drivers
v00000000028b9660_0 .net "wr_write_address", 4 0, L_0000000002913730;  1 drivers
v00000000028b8da0_0 .net "wr_write_data", 31 0, L_0000000002913370;  1 drivers
v00000000028b8e40_0 .net "write_data", 31 0, L_00000000009912d0;  alias, 1 drivers
L_00000000028b9700 .part v00000000028b9520_0, 26, 6;
L_00000000028b98e0 .part v00000000028b9520_0, 0, 6;
L_0000000002912970 .part v00000000028b9520_0, 21, 5;
L_0000000002913c30 .part v00000000028b9520_0, 16, 5;
L_0000000002913410 .part v00000000028b9520_0, 16, 5;
L_0000000002912650 .part v00000000028b9520_0, 11, 5;
L_0000000002913870 .arith/sum 32, v00000000028b78d0_0, L_00000000028ba360;
L_00000000029130f0 .part L_0000000002913870, 28, 4;
L_00000000029123d0 .part v00000000028b9520_0, 0, 26;
L_0000000002912330 .concat8 [ 2 26 4 0], L_00000000028ba3a8, L_00000000029123d0, L_00000000029130f0;
L_0000000002913910 .part v00000000028b9520_0, 0, 15;
L_0000000002913230 .concat8 [ 15 17 0 0], L_0000000002913910, L_00000000029139b0;
L_0000000002912b50 .part v00000000028b9520_0, 15, 1;
L_00000000029139b0 .functor MUXZ 17, L_00000000028ba438, L_00000000028ba3f0, L_0000000002912b50, C4<>;
L_0000000002912f10 .part L_0000000002913230, 0, 30;
L_0000000002912470 .concat8 [ 2 30 0 0], L_00000000028ba480, L_0000000002912f10;
L_0000000002912510 .arith/sum 32, L_0000000002913870, L_0000000002912470;
S_0000000000974ea0 .scope module, "alu_b_mux" "mod_alu_b_mux" 4 135, 5 8 0, S_00000000009af980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs2_data"
    .port_info 1 /INPUT 32 "immediate"
    .port_info 2 /INPUT 1 "alu_src"
    .port_info 3 /OUTPUT 32 "alu_b"
v00000000009a6340_0 .net "alu_b", 31 0, L_00000000029137d0;  alias, 1 drivers
v00000000009a53a0_0 .net "alu_src", 0 0, v00000000028b5280_0;  alias, 1 drivers
v00000000009a5440_0 .net "immediate", 31 0, L_0000000002913230;  alias, 1 drivers
v00000000028b4b00_0 .net "rs2_data", 31 0, v00000000028b7010_0;  alias, 1 drivers
L_00000000029137d0 .functor MUXZ 32, v00000000028b7010_0, L_0000000002913230, v00000000028b5280_0, C4<>;
S_0000000000975020 .scope module, "alu_unit" "alu_unit" 4 92, 6 1 0, S_00000000009af980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /OUTPUT 1 "zero_flag"
    .port_info 3 /INPUT 3 "alu_op"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
L_00000000028ba168 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_00000000009918f0 .functor XOR 32, L_00000000029137d0, L_00000000028ba168, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000991650 .functor BUFZ 32, v00000000028b5320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028b4920_0 .net "A", 31 0, v00000000028b6930_0;  alias, 1 drivers
v00000000028b5000_0 .net "B", 31 0, L_00000000029137d0;  alias, 1 drivers
v00000000028b5e60_0 .net *"_s1", 0 0, L_00000000028b9980;  1 drivers
L_00000000028ba1b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028b4600_0 .net *"_s11", 0 0, L_00000000028ba1b0;  1 drivers
v00000000028b47e0_0 .net *"_s12", 32 0, L_00000000028b9c00;  1 drivers
L_00000000028ba1f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028b4380_0 .net *"_s15", 0 0, L_00000000028ba1f8;  1 drivers
v00000000028b53c0_0 .net *"_s16", 32 0, L_00000000028b9d40;  1 drivers
v00000000028b55a0_0 .net *"_s19", 0 0, L_00000000028b9de0;  1 drivers
v00000000028b4740_0 .net/2u *"_s2", 31 0, L_00000000028ba168;  1 drivers
v00000000028b5aa0_0 .net *"_s20", 32 0, L_00000000028b8120;  1 drivers
L_00000000028ba240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028b49c0_0 .net *"_s23", 31 0, L_00000000028ba240;  1 drivers
L_00000000028ba288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028b42e0_0 .net/2u *"_s28", 31 0, L_00000000028ba288;  1 drivers
v00000000028b5960_0 .net *"_s30", 0 0, L_00000000028b8260;  1 drivers
L_00000000028ba2d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028b5640_0 .net/2u *"_s32", 0 0, L_00000000028ba2d0;  1 drivers
L_00000000028ba318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028b4a60_0 .net/2u *"_s34", 0 0, L_00000000028ba318;  1 drivers
v00000000028b56e0_0 .net *"_s4", 31 0, L_00000000009918f0;  1 drivers
v00000000028b51e0_0 .net *"_s8", 32 0, L_00000000028b8080;  1 drivers
v00000000028b5140_0 .net "alu_op", 2 0, v00000000028b4ba0_0;  alias, 1 drivers
v00000000028b5780_0 .net "alu_out", 31 0, L_0000000000991650;  alias, 1 drivers
v00000000028b5320_0 .var "alu_result", 31 0;
v00000000028b4ec0_0 .net "carry_out", 0 0, L_00000000028b81c0;  alias, 1 drivers
v00000000028b4e20_0 .net "temp", 32 0, L_00000000028b84e0;  1 drivers
v00000000028b5d20_0 .net "temp_b", 31 0, L_00000000028b83a0;  1 drivers
v00000000028b4c40_0 .net "zero_flag", 0 0, L_00000000028b8580;  alias, 1 drivers
E_000000000099f370 .event edge, v00000000028b5140_0, v00000000028b4e20_0, v00000000028b4920_0, v00000000009a6340_0;
L_00000000028b9980 .part v00000000028b4ba0_0, 2, 1;
L_00000000028b83a0 .functor MUXZ 32, L_00000000029137d0, L_00000000009918f0, L_00000000028b9980, C4<>;
L_00000000028b8080 .concat [ 32 1 0 0], v00000000028b6930_0, L_00000000028ba1b0;
L_00000000028b9c00 .concat [ 32 1 0 0], L_00000000028b83a0, L_00000000028ba1f8;
L_00000000028b9d40 .arith/sum 33, L_00000000028b8080, L_00000000028b9c00;
L_00000000028b9de0 .part v00000000028b4ba0_0, 2, 1;
L_00000000028b8120 .concat [ 1 32 0 0], L_00000000028b9de0, L_00000000028ba240;
L_00000000028b84e0 .arith/sum 33, L_00000000028b9d40, L_00000000028b8120;
L_00000000028b81c0 .part L_00000000028b84e0, 32, 1;
L_00000000028b8260 .cmp/eq 32, v00000000028b5320_0, L_00000000028ba288;
L_00000000028b8580 .functor MUXZ 1, L_00000000028ba318, L_00000000028ba2d0, L_00000000028b8260, C4<>;
S_000000000095f600 .scope module, "control_unit" "mod_control_unit" 4 75, 7 3 0, S_00000000009af980;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "carry_flag"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_to_reg"
    .port_info 8 /OUTPUT 3 "alu_op"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
v00000000028b4ba0_0 .var "alu_op", 2 0;
v00000000028b5280_0 .var "alu_src", 0 0;
v00000000028b58c0_0 .var "branch", 0 0;
v00000000028b5460_0 .net "carry_flag", 0 0, L_00000000028b81c0;  alias, 1 drivers
v00000000028b46a0_0 .net "funct", 5 0, L_00000000028b98e0;  1 drivers
v00000000028b5820_0 .var "jump", 0 0;
v00000000028b50a0_0 .var "mem_read", 0 0;
v00000000028b41a0_0 .var "mem_to_reg", 0 0;
v00000000028b5500_0 .var "mem_write", 0 0;
v00000000028b4420_0 .net "opcode", 5 0, L_00000000028b9700;  1 drivers
v00000000028b44c0_0 .var "reg_dst", 0 0;
v00000000028b5b40_0 .var "reg_write", 0 0;
E_000000000099f6f0 .event edge, v00000000028b4420_0, v00000000028b46a0_0, v00000000028b4ec0_0;
S_000000000094e4c0 .scope module, "pc_mux" "mod_pc_mux" 4 145, 8 9 0, S_00000000009af980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "alu_zero"
    .port_info 3 /INPUT 32 "pc_plus_4"
    .port_info 4 /INPUT 32 "jump_address"
    .port_info 5 /INPUT 32 "branch_address"
    .port_info 6 /OUTPUT 32 "next_pc"
L_0000000000991960 .functor AND 1, L_00000000028b8580, v00000000028b58c0_0, C4<1>, C4<1>;
v00000000028b4ce0_0 .net "alu_zero", 0 0, L_00000000028b8580;  alias, 1 drivers
v00000000028b5a00_0 .net "branch", 0 0, v00000000028b58c0_0;  alias, 1 drivers
v00000000028b5be0_0 .net "branch_address", 31 0, L_0000000002912510;  alias, 1 drivers
v00000000028b5c80_0 .net "jump", 0 0, v00000000028b5820_0;  alias, 1 drivers
v00000000028b5dc0_0 .net "jump_address", 31 0, L_0000000002912330;  alias, 1 drivers
v00000000028b4880_0 .var "next_pc", 31 0;
v00000000028b4560_0 .net "pc_plus_4", 31 0, L_0000000002913870;  alias, 1 drivers
v00000000028b4240_0 .net "wr_and_brch_aluz", 0 0, L_0000000000991960;  1 drivers
v00000000028b4f60_0 .net "wr_condition", 1 0, L_0000000002913550;  1 drivers
E_000000000099fb70 .event edge, v00000000028b4f60_0, v00000000028b5dc0_0, v00000000028b5be0_0, v00000000028b4560_0;
L_0000000002913550 .concat [ 1 1 0 0], v00000000028b5820_0, L_0000000000991960;
S_000000000094e640 .scope module, "register_file" "mod_register_file" 4 104, 9 13 0, S_00000000009af980;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_address_1"
    .port_info 3 /INPUT 5 "read_address_2"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "hold"
    .port_info 8 /INPUT 32 "pc"
    .port_info 9 /INPUT 1 "dump_all"
    .port_info 10 /OUTPUT 32 "read_data_1"
    .port_info 11 /OUTPUT 32 "read_data_2"
v00000000028b4060_0 .net "clk", 0 0, v00000000028b8ee0_0;  alias, 1 drivers
v00000000028b5f00_0 .net "dump_all", 0 0, v00000000028b9ac0_0;  alias, 1 drivers
v00000000028b4100_0 .var/i "file_handle", 31 0;
v00000000028b4d80_0 .net "hold", 0 0, v00000000028b8c60_0;  alias, 1 drivers
v00000000028b7510_0 .var/i "i", 31 0;
v00000000028b69d0_0 .net "pc", 31 0, v00000000028b78d0_0;  alias, 1 drivers
v00000000028b6570_0 .net "read_address_1", 4 0, L_0000000002912970;  1 drivers
v00000000028b71f0_0 .net "read_address_2", 4 0, L_0000000002913c30;  1 drivers
v00000000028b6930_0 .var "read_data_1", 31 0;
v00000000028b7010_0 .var "read_data_2", 31 0;
v00000000028b6ed0_0 .net "reset", 0 0, v00000000028b8d00_0;  alias, 1 drivers
v00000000028b62f0 .array "rgf_mem", 31 1, 31 0;
v00000000028b64d0_0 .net "write", 0 0, v00000000028b5b40_0;  alias, 1 drivers
v00000000028b6f70_0 .net "write_address", 4 0, L_0000000002913730;  alias, 1 drivers
v00000000028b7a10_0 .net "write_data", 31 0, L_0000000002913370;  alias, 1 drivers
E_000000000099fb30 .event posedge, v00000000028b5f00_0;
v00000000028b62f0_0 .array/port v00000000028b62f0, 0;
v00000000028b62f0_1 .array/port v00000000028b62f0, 1;
v00000000028b62f0_2 .array/port v00000000028b62f0, 2;
E_00000000009a07f0/0 .event edge, v00000000028b6570_0, v00000000028b62f0_0, v00000000028b62f0_1, v00000000028b62f0_2;
v00000000028b62f0_3 .array/port v00000000028b62f0, 3;
v00000000028b62f0_4 .array/port v00000000028b62f0, 4;
v00000000028b62f0_5 .array/port v00000000028b62f0, 5;
v00000000028b62f0_6 .array/port v00000000028b62f0, 6;
E_00000000009a07f0/1 .event edge, v00000000028b62f0_3, v00000000028b62f0_4, v00000000028b62f0_5, v00000000028b62f0_6;
v00000000028b62f0_7 .array/port v00000000028b62f0, 7;
v00000000028b62f0_8 .array/port v00000000028b62f0, 8;
v00000000028b62f0_9 .array/port v00000000028b62f0, 9;
v00000000028b62f0_10 .array/port v00000000028b62f0, 10;
E_00000000009a07f0/2 .event edge, v00000000028b62f0_7, v00000000028b62f0_8, v00000000028b62f0_9, v00000000028b62f0_10;
v00000000028b62f0_11 .array/port v00000000028b62f0, 11;
v00000000028b62f0_12 .array/port v00000000028b62f0, 12;
v00000000028b62f0_13 .array/port v00000000028b62f0, 13;
v00000000028b62f0_14 .array/port v00000000028b62f0, 14;
E_00000000009a07f0/3 .event edge, v00000000028b62f0_11, v00000000028b62f0_12, v00000000028b62f0_13, v00000000028b62f0_14;
v00000000028b62f0_15 .array/port v00000000028b62f0, 15;
v00000000028b62f0_16 .array/port v00000000028b62f0, 16;
v00000000028b62f0_17 .array/port v00000000028b62f0, 17;
v00000000028b62f0_18 .array/port v00000000028b62f0, 18;
E_00000000009a07f0/4 .event edge, v00000000028b62f0_15, v00000000028b62f0_16, v00000000028b62f0_17, v00000000028b62f0_18;
v00000000028b62f0_19 .array/port v00000000028b62f0, 19;
v00000000028b62f0_20 .array/port v00000000028b62f0, 20;
v00000000028b62f0_21 .array/port v00000000028b62f0, 21;
v00000000028b62f0_22 .array/port v00000000028b62f0, 22;
E_00000000009a07f0/5 .event edge, v00000000028b62f0_19, v00000000028b62f0_20, v00000000028b62f0_21, v00000000028b62f0_22;
v00000000028b62f0_23 .array/port v00000000028b62f0, 23;
v00000000028b62f0_24 .array/port v00000000028b62f0, 24;
v00000000028b62f0_25 .array/port v00000000028b62f0, 25;
v00000000028b62f0_26 .array/port v00000000028b62f0, 26;
E_00000000009a07f0/6 .event edge, v00000000028b62f0_23, v00000000028b62f0_24, v00000000028b62f0_25, v00000000028b62f0_26;
v00000000028b62f0_27 .array/port v00000000028b62f0, 27;
v00000000028b62f0_28 .array/port v00000000028b62f0, 28;
v00000000028b62f0_29 .array/port v00000000028b62f0, 29;
v00000000028b62f0_30 .array/port v00000000028b62f0, 30;
E_00000000009a07f0/7 .event edge, v00000000028b62f0_27, v00000000028b62f0_28, v00000000028b62f0_29, v00000000028b62f0_30;
E_00000000009a07f0/8 .event edge, v00000000028b71f0_0;
E_00000000009a07f0 .event/or E_00000000009a07f0/0, E_00000000009a07f0/1, E_00000000009a07f0/2, E_00000000009a07f0/3, E_00000000009a07f0/4, E_00000000009a07f0/5, E_00000000009a07f0/6, E_00000000009a07f0/7, E_00000000009a07f0/8;
S_000000000095c140 .scope module, "write_data_mux" "mod_write_data_mux" 4 158, 10 9 0, S_00000000009af980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ext_mem_data"
    .port_info 1 /INPUT 32 "alu_data"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /OUTPUT 32 "write_data"
v00000000028b6e30_0 .net "alu_data", 31 0, L_0000000000991650;  alias, 1 drivers
v00000000028b7bf0_0 .net "ext_mem_data", 31 0, L_0000000002913a50;  alias, 1 drivers
v00000000028b6070_0 .net "mem_to_reg", 0 0, v00000000028b41a0_0;  alias, 1 drivers
v00000000028b6390_0 .net "write_data", 31 0, L_0000000002913370;  alias, 1 drivers
L_0000000002913370 .functor MUXZ 32, L_0000000000991650, L_0000000002913a50, v00000000028b41a0_0, C4<>;
S_000000000095c2c0 .scope module, "write_reg_mux" "mod_write_reg_mux" 4 125, 11 1 0, S_00000000009af980;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ins_20_16"
    .port_info 1 /INPUT 5 "ins_15_11"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 5 "write_reg_add"
v00000000028b6b10_0 .net "ins_15_11", 4 0, L_0000000002912650;  1 drivers
v00000000028b7290_0 .net "ins_20_16", 4 0, L_0000000002913410;  1 drivers
v00000000028b6750_0 .net "reg_dst", 0 0, v00000000028b44c0_0;  alias, 1 drivers
v00000000028b6bb0_0 .net "write_reg_add", 4 0, L_0000000002913730;  alias, 1 drivers
L_0000000002913730 .functor MUXZ 5, L_0000000002913410, L_0000000002912650, v00000000028b44c0_0, C4<>;
S_0000000000967d50 .scope module, "instruction_memory" "mod_instruction_mem_rom" 2 34, 12 8 0, S_00000000009af3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "address"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "mem_end"
v00000000028b9a20_0 .net *"_s0", 31 0, L_00000000028b9340;  1 drivers
L_00000000028ba120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028b9200_0 .net/2u *"_s10", 0 0, L_00000000028ba120;  1 drivers
L_00000000028ba048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028b8a80_0 .net *"_s3", 1 0, L_00000000028ba048;  1 drivers
L_00000000028ba090 .functor BUFT 1, C4<00000000000000000000000000100010>, C4<0>, C4<0>, C4<0>;
v00000000028b9b60_0 .net/2u *"_s4", 31 0, L_00000000028ba090;  1 drivers
v00000000028b8bc0_0 .net *"_s6", 0 0, L_00000000028b93e0;  1 drivers
L_00000000028ba0d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028b8b20_0 .net/2u *"_s8", 0 0, L_00000000028ba0d8;  1 drivers
v00000000028b8760_0 .net "address", 29 0, L_00000000028b95c0;  1 drivers
v00000000028b9520_0 .var "instruction", 31 0;
v00000000028b8300_0 .net "mem_end", 0 0, L_00000000028b9480;  alias, 1 drivers
E_00000000009a0c70 .event edge, v00000000028b8760_0;
L_00000000028b9340 .concat [ 30 2 0 0], L_00000000028b95c0, L_00000000028ba048;
L_00000000028b93e0 .cmp/gt 32, L_00000000028b9340, L_00000000028ba090;
L_00000000028b9480 .functor MUXZ 1, L_00000000028ba120, L_00000000028ba0d8, L_00000000028b93e0, C4<>;
    .scope S_0000000000967d50;
T_0 ;
    %wait E_00000000009a0c70;
    %load/vec4 v00000000028b8760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 30;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 30;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 30;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 30;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 30;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 30;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 30;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 30;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 30;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 30;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 30;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 30;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 30;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 30;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 30;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 30;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 30;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 30;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 30;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 30;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 30;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 30;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 30;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 30;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 30;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 30;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 30;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 30;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 30;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 30;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 30;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 30;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 30;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 30;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.0 ;
    %pushi/vec4 67108865, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.1 ;
    %pushi/vec4 67174402, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.2 ;
    %pushi/vec4 67239939, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.3 ;
    %pushi/vec4 67305476, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.4 ;
    %pushi/vec4 67371012, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.5 ;
    %pushi/vec4 275054590, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.6 ;
    %pushi/vec4 67436550, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.7 ;
    %pushi/vec4 67502087, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.8 ;
    %pushi/vec4 67567624, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.9 ;
    %pushi/vec4 67633161, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.10 ;
    %pushi/vec4 67698698, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.11 ;
    %pushi/vec4 67764235, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.12 ;
    %pushi/vec4 67829772, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.13 ;
    %pushi/vec4 67895309, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.14 ;
    %pushi/vec4 67960846, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.15 ;
    %pushi/vec4 68026383, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.16 ;
    %pushi/vec4 68091920, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.17 ;
    %pushi/vec4 68157457, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.18 ;
    %pushi/vec4 68222994, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.19 ;
    %pushi/vec4 68288531, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.20 ;
    %pushi/vec4 68354068, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.21 ;
    %pushi/vec4 68419605, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.22 ;
    %pushi/vec4 68485142, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.23 ;
    %pushi/vec4 68550679, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.24 ;
    %pushi/vec4 68616216, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.25 ;
    %pushi/vec4 68681753, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.26 ;
    %pushi/vec4 68747290, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.27 ;
    %pushi/vec4 68812827, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.28 ;
    %pushi/vec4 68878364, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.29 ;
    %pushi/vec4 68943901, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.30 ;
    %pushi/vec4 69009438, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.31 ;
    %pushi/vec4 69074975, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.32 ;
    %pushi/vec4 69140512, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.33 ;
    %pushi/vec4 4196384, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.34 ;
    %pushi/vec4 6176, 0, 32;
    %store/vec4 v00000000028b9520_0, 0, 32;
    %jmp T_0.36;
T_0.36 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000095f600;
T_1 ;
    %wait E_000000000099f6f0;
    %load/vec4 v00000000028b4420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b44c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b50a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b41a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028b4ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5b40_0, 0, 1;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v00000000028b46a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b44c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b50a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b41a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028b4ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5b40_0, 0, 1;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b44c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b50a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b41a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028b4ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b5b40_0, 0, 1;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b44c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b50a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b41a0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028b4ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b5b40_0, 0, 1;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b44c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b50a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b41a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028b4ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b5b40_0, 0, 1;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b44c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b50a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b41a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028b4ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b5b40_0, 0, 1;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b44c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b50a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b41a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000028b4ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5280_0, 0, 1;
    %load/vec4 v00000000028b5460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b5b40_0, 0, 1;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5b40_0, 0, 1;
T_1.15 ;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b44c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b58c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b50a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b41a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028b4ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b5280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b5b40_0, 0, 1;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b44c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b50a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b41a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028b4ba0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b5500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b5280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b5b40_0, 0, 1;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b44c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b50a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b41a0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028b4ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5b40_0, 0, 1;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b44c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b5820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b50a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b41a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028b4ba0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5b40_0, 0, 1;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000975020;
T_2 ;
    %wait E_000000000099f370;
    %load/vec4 v00000000028b5140_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028b5320_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000000028b4e20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000000028b5320_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000000028b4920_0;
    %load/vec4 v00000000028b5000_0;
    %and;
    %store/vec4 v00000000028b5320_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000000028b4920_0;
    %load/vec4 v00000000028b5000_0;
    %or;
    %store/vec4 v00000000028b5320_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028b5320_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000094e640;
T_3 ;
    %wait E_000000000099f6b0;
    %load/vec4 v00000000028b6ed0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028b7510_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000000028b7510_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028b7510_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028b62f0, 0, 4;
    %load/vec4 v00000000028b7510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028b7510_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000028b64d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028b4d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000000028b7a10_0;
    %load/vec4 v00000000028b6f70_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028b62f0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000094e640;
T_4 ;
    %wait E_00000000009a07f0;
    %load/vec4 v00000000028b6570_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028b6930_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028b6570_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000028b62f0, 4;
    %store/vec4 v00000000028b6930_0, 0, 32;
T_4.1 ;
    %load/vec4 v00000000028b71f0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028b7010_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000028b71f0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000028b62f0, 4;
    %store/vec4 v00000000028b7010_0, 0, 32;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000094e640;
T_5 ;
    %vpi_func 9 65 "$fopen" 32, "../common_dump/architectural_state.txt" {0 0 0};
    %store/vec4 v00000000028b4100_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_000000000094e640;
T_6 ;
    %wait E_000000000099fb30;
    %vpi_call 9 67 "$fdisplay", v00000000028b4100_0, "rg_pc : %d", v00000000028b69d0_0 {0 0 0};
    %vpi_call 9 68 "$display", v00000000028b69d0_0 {0 0 0};
    %vpi_call 9 69 "$display", "---dumping all the values stored in registers---" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028b7510_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000028b7510_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000000028b7510_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000028b62f0, 4;
    %vpi_call 9 71 "$fdisplay", v00000000028b4100_0, "register %d - %d", v00000000028b7510_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000000028b7510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028b7510_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000094e4c0;
T_7 ;
    %wait E_000000000099fb70;
    %load/vec4 v00000000028b4f60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %load/vec4 v00000000028b4560_0;
    %store/vec4 v00000000028b4880_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v00000000028b5dc0_0;
    %store/vec4 v00000000028b4880_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v00000000028b5dc0_0;
    %store/vec4 v00000000028b4880_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000000028b5be0_0;
    %store/vec4 v00000000028b4880_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000009af980;
T_8 ;
    %wait E_000000000099f6b0;
    %load/vec4 v00000000028b7830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028b78d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000028b6890_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000000028b8800_0;
    %assign/vec4 v00000000028b78d0_0, 0;
T_8.2 ;
T_8.1 ;
    %vpi_call 4 197 "$strobe", v00000000028b8800_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_00000000009b0720;
T_9 ;
    %vpi_func 3 18 "$fopen" 32, "../common_dump/init_memory_content.txt" {0 0 0};
    %store/vec4 v00000000009a5580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009a7100_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000000009a7100_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %vpi_func 3 20 "$random" 32 {0 0 0};
    %ix/getv/s 4, v00000000009a7100_0;
    %store/vec4a v00000000009a62a0, 4, 0;
    %load/vec4 v00000000009a7100_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000009a7100_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009a7100_0, 0, 32;
T_9.2 ;
    %load/vec4 v00000000009a7100_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %vpi_call 3 23 "$fdisplay", v00000000009a5580_0, "memory location %d : %d", v00000000009a7100_0, &A<v00000000009a62a0, v00000000009a7100_0 > {0 0 0};
    %load/vec4 v00000000009a7100_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000009a7100_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .thread T_9;
    .scope S_00000000009b0720;
T_10 ;
    %wait E_000000000099f6b0;
    %load/vec4 v00000000009a6160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000009a71a0_0;
    %ix/getv 3, v00000000009a5da0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009a62a0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000009af3c0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b8ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b8d00_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b8d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b8c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b9ac0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000000009af3c0;
T_12 ;
    %delay 5, 0;
    %load/vec4 v00000000028b8ee0_0;
    %inv;
    %store/vec4 v00000000028b8ee0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000009af3c0;
T_13 ;
    %wait E_000000000099f330;
    %load/vec4 v00000000028b9020_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b8c60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b9ac0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 96 "$finish" {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_microprocessor.v";
    "./mock_data_mem.v";
    "./../core/mips_processor.v";
    "./../core/alu_b_mux.v";
    "./../core/alu_unit.v";
    "./../core/control_unit.v";
    "./../core/pc_mux.v";
    "./../core/register_file.v";
    "./../core/write_data_mux.v";
    "./../core/write_reg_mux.v";
    "./instruction_mem_rom.v";
