$date
	Fri Oct 04 09:27:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module flip_flopD_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ d $end
$var reg 1 % pr $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
x$
0#
0"
x!
$end
#10
0!
1"
#20
0"
0$
1#
#30
1"
#40
0"
1$
#50
1!
1"
#60
0"
