<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="memory/nv_pfb.xml" />

<domain name="NV_MMIO" bare="true" prefix="chipset">

<enum name="NV25_COMP_FORMAT" varset="chipset">
	<value value="0" name="OFF"/>
	<value value="1" name="Z16_GRAD"/>
	<value value="2" name="Z24S8_GRAD"/>
	<value value="3" name="Z16_GRAD_MS2"/>
	<value value="4" name="Z24S8_GRAD_MS2"/>
	<value value="5" name="Z16_GRAD_MS4"/> <!-- XXX: guess -->
	<value value="6" name="Z24S8_GRAD_MS4"/> <!-- XXX: guess -->
	<value value="7" name="A8R8G8B8_GRAD_MS2" variants="NV30-"/>
	<value value="8" name="32_FLAT_MS4" variants="NV30-"/>
</enum>

<enum name="NV36_COMP_FORMAT" varset="chipset">
	<value value="0" name="OFF"/>
	<value value="1" name="Z16_GRAD"/>
	<value value="2" name="Z24S8_GRAD"/>
	<value value="3" name="Z16_GRAD_MS2"/>
	<value value="4" name="Z24S8_GRAD_MS2"/>
	<value value="5" name="A8R8G8B8_GRAD_MS2"/>
	<value value="6" name="32_FLAT_MS4"/>
</enum>

<enum name="NV40_COMP_FORMAT" varset="chipset">
	<value value="0" name="OFF"/>
	<value value="7" name="A8R8G8B8_INTERP_MS2"/>
	<value value="8" name="32_FLAT_MS4"/>
	<value value="9" name="Z24S8_SPLIT"/>
	<value value="10" name="Z24S8_SPLIT_GRAD"/>
	<value value="11" name="Z24S8_SPLIT_GRAD_MS2"/>
	<value value="12" name="Z24S8_SPLIT_GRAD_MS4"/>
</enum>

<group name="nv10_pfb_tile_region">
	<reg32 offset="0x00" name="BASE" variants="NV10:NV20">
		<bitfield low="14" high="26" name="BASE" shr="14"/>
		<bitfield pos="31" name="ENABLE"/>
	</reg32>
	<reg32 offset="0x00" name="BASE" variants="NV20:G80">
		<bitfield pos="0" name="ENABLE" variants="NV20:NV44 G70:G72 G71:C51"/>
		<bitfield pos="1" name="BANKOFF" variants="NV20:NV30"/>
		<bitfield low="0" high="1" name="MODE" variants="NV44:G70 G72:G71">
			<value value="0" name="DISABLED"/>
			<value value="1" name="VRAM"/>
			<value value="2" name="GART"/>
			<value value="3" name="GART_ALT"/>
		</bitfield>
		<bitfield low="0" high="2" name="MODE" variants="C51:G80">
			<value value="0" name="DISABLED"/>
			<value value="1" name="VRAM"/>
			<value value="2" name="GART"/>
			<value value="3" name="GART_ALT"/>
			<value value="4" name="VRAM_ALT"/>
		</bitfield>
		<bitfield pos="3" name="BANKOFF" variants="C51:G80"/>
		<bitfield pos="4" name="BANKOFF" variants="G72:G71"/>
		<bitfield low="4" high="5" name="BANKOFF" variants="NV30:NV34 NV40:NV44 G70:G72 G71:C51"/>
		<bitfield low="14" high="31" name="BASE" shr="14" variants="NV20:NV40 NV44:G70 G72:G71 C51:G80"/>
		<bitfield low="16" high="31" name="BASE" shr="16" variants="NV40:NV44 G70:G72 G71:C51"/>
	</reg32>
	<reg32 offset="0x04" name="LIMIT"> <!-- inclusive limit -->
		<bitfield low="14" high="26" name="LIMIT" shr="14" variants="NV10:NV20"/>
		<bitfield low="14" high="31" name="LIMIT" shr="14" variants="NV20:NV40 NV44:G70 G72:G71 C51:G80"/>
		<bitfield low="16" high="31" name="LIMIT" shr="16" variants="NV40:NV44 G70:G72 G71:C51"/>
	</reg32>
	<reg32 offset="0x08" name="PITCH">
		<bitfield low="8" high="15" name="PITCH" shr="8" variants="NV10:NV40 NV44:G70 G72:G71 C51:G80"/>
		<bitfield low="8" high="15" name="PITCH" shr="8" variants="NV40:NV44 G70:G72 G71:C51"/>
	</reg32>
	<reg32 offset="0x0c" name="STATUS" access="r">
		<bitfield low="0" high="3" name="FACTOR">
			<value value="0" name="1"/>
			<value value="1" name="3"/>
			<value value="2" name="5"/>
			<value value="3" name="7"/>
			<value value="4" name="13" variants="NV25:NV34 NV40-"/>
		</bitfield>
		<bitfield low="4" high="7" name="SHIFT"/>
		<bitfield pos="31" name="VALID"/>
	</reg32>
</group>

<array name="PFB" offset="0x100000" stride="0x1000" length="1" variants="NV10:G80">
	<reg32 offset="0x200" name="CFG0" variants="NV10:NV20 NV34">
		<doc>Address is:
		<ul>
		<li>2 bits selecting a byte inside a memory cell [depending on bus width]</li>
		<li>1 bit selecting a column</li>
		<li>0-2 more bits selecting a byte inside a memory cell [depending on bus width]</li>
		<li>7-8 more bits selecting a column</li>
		<li>1 bit selecting a bank</li>
		<li>9-12 bits selecting a row</li>
		<li>0 or 1 more bits selecting a bank</li>
		<li>0 or 1 bits selecting a rank</li>
		</ul></doc>
		<bitfield pos="0" name="TYPE">
			<value value="0" name="SDR"/> <!-- invalid on NV17+ -->
			<value value="1" name="DDR"/>
		</bitfield>
		<bitfield low="4" high="5" name="WIDTH">
			<value value="2" name="32" variants="NV15-"/>
			<value value="0" name="64"/>
			<value value="1" name="128"/>
		</bitfield>
		<bitfield pos="8" name="UNK8"/>
		<bitfield pos="12" name="RANKS">
			<value value="0" name="1"/>
			<value value="1" name="2"/>
		</bitfield>
		<bitfield pos="16" name="BANKS">
			<value value="0" name="2"/>
			<value value="1" name="4"/>
		</bitfield>
		<bitfield low="20" high="23" name="ROWBITS">
			<doc>Valid values: 9-12.</doc>
		</bitfield>
		<bitfield low="24" high="27" name="COLBITS">
			<doc>Valid values: 8-9.</doc>
		</bitfield>
		<bitfield pos="28" name="UNK28" variants="NV10:NV17"/> <!-- something SDR-only? -->
		<bitfield low="29" high="31" name="UNK29" variants="NV15-"/>
	</reg32>

	<reg32 offset="0x200" name="CFG0" variants="NV20:NV34">
		<doc>NV20 addressing for a rank:<ul>
			<li>2 bits selecting byte inside a memory cell</li>
			<li>2 bits selecting a column</li>
			<li>0-2 more bits selecting byte inside a memory cell [depending on bus width]</li>
			<li>6-8 more bits selecting a column</li>
			<li>1 bit selecting a bank</li>
			<li>8-12 bits selecting a row</li>
			<li>0-1 more bits selecting a bank</li>
			</ul>
			NV25 addressing for a rank:<ul>
			<li>2 bits selecting byte inside a memory cell</li>
			<li>2 bits selecting a column</li>
			<li>0-2 more bits selecting byte inside a memory cell [depending on bus width]</li>
			<li>6-8 more bits selecting a column</li>
			<li>1-2 bits selecting a bank</li>
			<li>8-12 bits selecting a row</li>
			</ul>
			Rank B starts right after rank A ends, unless RANK_INTERLEAVE enabled.
		</doc>
		<bitfield low="0" high="1" name="PARTS"> <!-- RW on NV2x, NV35; RO and forced to 1 [2 partitions] on NV31 -->
			<value value="0" name="1"/>
			<value value="1" name="2"/>
			<value value="3" name="4"/>
		</bitfield>
		<bitfield pos="2" name="BUS_WIDTH" variants="NV30-"> <!-- bus width for a single partition -->
			<value value="0" name="32"/>
			<value value="1" name="64"/>
		</bitfield>
		<bitfield low="4" high="5" name="UNK4" variants="NV20:NV25"/>
		<bitfield pos="8" name="RANKS">
			<value value="0" name="A"/>
			<value value="1" name="AB"/>
		</bitfield>
		<bitfield pos="9" name="RANK_INTERLEAVE" variants="NV25-">
			<doc> Rank select bits before row select bits
				instead of after row select bits. Should not be used
				if BANKSA != BANKSB.</doc>
		</bitfield>
		<bitfield pos="11" name="UNK11"/>
		<bitfield low="16" high="19" name="UNK16"/>
		<bitfield low="24" high="25" name="UNK24"/>
		<bitfield low="26" high="27" name="UNK26" variants="NV25-"/>
		<bitfield low="28" high="30" name="UNK28" variants="NV30-"/>
	</reg32>

	<reg32 offset="0x204" name="CFG1" variants="NV20:NV34">
		<bitfield low="4" high="6" name="UNK4"/>
		<bitfield low="8" high="10" name="UNK6"/>
		<bitfield low="12" high="15" name="COLBITS">
			<doc> Number of column bits. </doc> <!-- 8-10 valid on NV20 -->
		</bitfield>
		<bitfield low="16" high="19" name="ROWBITSA">
			<doc> Number of row bits used on rank A - 8. </doc> <!-- 1-5 valid on NV20 -->
		</bitfield>
		<bitfield low="20" high="23" name="ROWBITSB">
			<doc> Number of row bits used on rank B - 8. </doc>
		</bitfield>
		<bitfield pos="24" name="BANKSA">
			<doc> Controls how many banks are used on rank A. </doc>
			<value value="0" name="2"/>
			<value value="1" name="4"/>
		</bitfield>
		<bitfield pos="28" name="BANKSB">
			<doc> Controls how many banks are used on rank B. </doc>
			<value value="0" name="2"/>
			<value value="1" name="4"/>
		</bitfield>
	</reg32>

	<reg32 offset="0x208" name="DBI" variants="G70-">
		<bitfield pos="0" name="WR_ENABLE"/>
		<bitfield pos="1" name="WR_MODE">
			<value value="0" name="MIN_ZERO"/>
			<value value="1" name="MIN_TRANS"/>
		</bitfield>
		<bitfield pos="8" name="RD_ENABLE"/>
	</reg32>

	<reg32 offset="0x20c" name="MEM_AMOUNT"/>

	<reg32 offset="0x210" name="REFCTRL">
		<bitfield low="0" high="7" name="PUT"/>
		<bitfield low="8" high="15" name="GET"/>
		<bitfield pos="31" name="AUTO_REFRESH"/>
	</reg32>

	<reg32 offset="0x214" name="PRAMIN_WR_PROT" variants="NV10:NV40"> <!-- check vars -->
		<doc>If set, all writes to VRAM from address VRAM_SIZE-(MASK+1)*0x10000
		until the end of VRAM other than via PRAMIN are ignored.</doc>
		<bitfield pos="0" name="ENABLE"/>
		<bitfield low="4" high="7" name="MASK"/>
	</reg32>

	<reg32 offset="0x220" name="MEM_TIMINGS_0" variants="NV30:NV34 NV35:G80">
		<doc> This, and the next 7 regs, are all related to memtimings.
			A good place to read might be http://www.tweakers.fr/timings.html .
			Although most bitfields are unknown, they are composed in
			nouveau_mem_timing_init() (nouveau_mem.c, March 30th 2011).
			</doc>
		<bitfield high="7" low="0" name="RC">
			<doc> Row Cycle. </doc>
		</bitfield>
		<bitfield high="15" low="8" name="RFC">
			<doc> Refresh to activate delay. </doc>
		</bitfield>
		<bitfield high="23" low="16" name="tRAS">
			<doc> Row Access Strobe. </doc>
		</bitfield>
		<bitfield high="31" low="24" name="RC">
			<doc> Row cycle time. </doc>
		</bitfield>
	</reg32>

	<reg32 offset="0x224" name="MEM_TIMINGS_1" variants="NV30:NV34 NV35:G80">
		<bitfield high="31" low="24" name="tcW2P">
			<doc>
				Write to precharge command delay.
				tWR + (burst length/2) + (tCWL - 1)
			</doc>
		</bitfield>
		<bitfield high="25" low="8" name="tcW2R">
			<doc>
				Write to read command delay.
				tWTR + (burst length/2) + (tCWL - 1)
			</doc>
		</bitfield>
	</reg32>

	<reg32 offset="0x228" name="MEM_TIMINGS_2" variants="NV30:NV34 NV35:G80">
		<bitfield high="31" low="28" name="UNK28">
			<doc> 2 on NV30:G80 </doc>
		</bitfield>
		<bitfield high="27" low="24" name="tCWL">
			<doc> Cas Write Latency </doc>
		</bitfield>
		<bitfield high="23" low="20" name="UNK20">
			<doc> 2 on NV30:G80 </doc>
		</bitfield>
	</reg32>

	<reg32 offset="0x22c" name="MEM_TIMINGS_3" variants="NV40:G80">
	</reg32>

	<reg32 offset="0x230" name="MEM_TIMINGS_REFRESH" variants="NV30:NV34 NV35:G80">
		<doc> Exact workings unknown, but initialized by VBIOS init script </doc>
		<bitfield high="4" low="0" name="LO" />
		<bitfield high="15" low="5" name="VAL" />
	</reg32>

	<reg32 offset="0x234" name="MEM_TIMINGS_5" variants="NV40:G80">
	</reg32>

	<reg32 offset="0x238" name="MEM_TIMINGS_6" variants="NV40:G80">
	</reg32>

	<reg32 offset="0x23c" name="MEM_TIMINGS_7" variants="G72:G80">
	</reg32>

	<reg32 offset="0x240" name="MEM_TIMINGS_8" variants="G71:G80">
	</reg32>

	<array offset="0x240" name="TILE_REGION" stride="0x10" length="8" variants="NV10:NV41">
		<use-group name="nv10_pfb_tile_region"/>
	</array>

	<array offset="0x2c0" name="RAMCHIP_CFG" stride="0x30" length="1" variants="NV30:G80">
		<use-group name="ramchip_cfg" />
	</array>

	<reg32 offset="0x300" name="COMP_REGION" length="8" variants="NV20:NV25">
		<bitfield low="6" high="17" name="TAG_BASE" shr="6"/>
		<bitfield pos="26" name="FORMAT">
			<value value="0" name="Z16"/>
			<value value="1" name="Z24S8"/>
		</bitfield>
		<bitfield pos="27" name="BIG_ENDIAN"/>
		<bitfield low="28" high="29" name="UNK28"/>
		<bitfield pos="31" name="VALID"/>
	</reg32>
	<reg32 offset="0x300" name="COMP_REGION" length="8" variants="NV25:NV30">
		<bitfield low="6" high="17" name="TAG_BASE" shr="6"/>
		<bitfield low="20" high="23" name="FORMAT" type="NV25_COMP_FORMAT"/>
		<bitfield pos="24" name="BIG_ENDIAN"/>
	</reg32>
	<reg32 offset="0x300" name="COMP_REGION" length="8" variants="NV30:NV35 NV31:NV36">
		<bitfield low="0" high="11" name="TAG_BASE" shr="6"/>
		<bitfield low="12" high="23" name="TAG_LIMIT" shr="6"/>
		<bitfield low="24" high="27" name="FORMAT" type="NV25_COMP_FORMAT"/>
		<bitfield pos="28" name="BIG_ENDIAN"/>
	</reg32>
	<reg32 offset="0x300" name="COMP_REGION" length="8" variants="NV35:NV31">
		<bitfield low="0" high="12" name="TAG_BASE" shr="6"/>
		<bitfield low="13" high="25" name="TAG_LIMIT" shr="6"/>
		<bitfield low="26" high="29" name="FORMAT" type="NV25_COMP_FORMAT"/>
		<bitfield pos="30" name="BIG_ENDIAN"/>
	</reg32>
	<reg32 offset="0x300" name="COMP_REGION" length="8" variants="NV36:NV34">
		<bitfield low="0" high="13" name="TAG_BASE" shr="6"/>
		<bitfield low="14" high="27" name="TAG_LIMIT" shr="6"/>
		<bitfield low="28" high="30" name="FORMAT" type="NV36_COMP_FORMAT"/>
		<bitfield pos="31" name="BIG_ENDIAN"/>
	</reg32>
	<reg32 offset="0x300" name="COMP_REGION" length="8" variants="NV40:NV41">
		<bitfield low="0" high="12" name="TAG_BASE" shr="8"/>
		<bitfield low="13" high="25" name="TAG_LIMIT" shr="8"/>
		<bitfield low="26" high="29" name="FORMAT" type="NV40_COMP_FORMAT"/>
		<bitfield pos="30" name="BIG_ENDIAN"/>
	</reg32>
	<reg32 offset="0x320" name="COMP_MAX_TAG" variants="NV20-"/>
	<reg32 offset="0x324" name="COMP_OFFSET" variants="NV20:NV34">
		<doc>
		Controls the offset where Z compression begins to be
		used for some specific tiling region.
		</doc>
		<bitfield low="0" high="3" name="REGION"/>
		<bitfield pos="4" name="UNK4" variants="NV30:NV34"/>
		<bitfield low="14" high="25" name="BASE" shr="14"/>
		<bitfield pos="31" name="ENABLE"/>
	</reg32>

	<array offset="0x600" name="TILE_REGION" stride="0x10" length="12" variants="NV41:G70">
		<use-group name="nv10_pfb_tile_region"/>
	</array>

	<array offset="0x600" name="TILE_REGION" stride="0x10" length="15" variants="G70:G80">
		<use-group name="nv10_pfb_tile_region"/>
	</array>

	<reg32 offset="0x700" name="COMP_REGION" length="12" variants="NV41:NV44">
		<bitfield low="0" high="12" name="TAG_BASE" shr="8"/>
		<bitfield low="13" high="25" name="TAG_LIMIT" shr="8"/>
		<bitfield low="26" high="29" name="FORMAT" type="NV40_COMP_FORMAT"/>
		<bitfield pos="30" name="BIG_ENDIAN"/>
	</reg32>

	<reg32 offset="0x700" name="COMP_REGION" length="15" variants="G70:G72 G71:C51">
		<bitfield low="0" high="12" name="TAG_BASE" shr="8"/>
		<bitfield low="13" high="25" name="TAG_LIMIT" shr="8"/>
		<bitfield low="26" high="29" name="FORMAT" type="NV40_COMP_FORMAT"/>
		<bitfield pos="30" name="BIG_ENDIAN"/>
	</reg32>
</array>

</domain>

<domain name="NV20_ZCOMP_TILE_16" varset="chipset">
	<!-- XXX: fix the differing delta bits -->
	<!-- 8x4 tile -->
	<reg32 offset="0x00" name="W0">
		<bitfield low="0" high="15" name="BASE"/> <!-- applies to pixel (2,0) -->
		<bitfield low="16" high="27" name="DX"/> <!-- in half units -->
		<bitfield low="28" high="31" name="DY_LOW"/> <!-- in half units -->
	</reg32>
	<reg32 offset="0x04" name="W1">
		<bitfield low="0" high="7" name="DY_HIGH"/>
		<bitfield low="8" high="10" name="DELTA_0_0"/>
		<bitfield low="11" high="13" name="DELTA_0_1"/>
		<!-- no DELTA_0_2 - always equal to BASE -->
		<bitfield low="14" high="16" name="DELTA_0_3"/>
		<!-- no DELTA_0_4 - always equal to BASE+DX -->
		<bitfield low="17" high="19" name="DELTA_0_5"/>
		<bitfield low="20" high="22" name="DELTA_0_6"/>
		<bitfield low="23" high="25" name="DELTA_0_7"/>
		<bitfield low="26" high="28" name="DELTA_1_0"/>
		<bitfield low="29" high="30" name="DELTA_1_1_LOW"/>
		<bitfield pos="31" name="COMPRESSED_SIZE" variants="NV20:NV30">
			<value value="0" name="16B"/>
			<value value="1" name="8B"/> <!-- W2 and W3 ignored and assumed to be 0, used when DELTAs are all 0 -->
		</bitfield>
		<bitfield pos="31" name="CONST" variants="NV30-"/> <!-- if set, everything but base is ignored -->
	</reg32>
	<reg32 offset="0x08" name="W2">
		<bitfield pos="0" type="hex" name="DELTA_1_1_HIGH"/>
		<bitfield low="1" high="3" name="DELTA_1_2"/>
		<bitfield low="4" high="6" name="DELTA_1_3"/>
		<bitfield low="7" high="9" name="DELTA_1_4"/>
		<bitfield low="10" high="12" name="DELTA_1_5"/>
		<bitfield low="13" high="15" name="DELTA_1_6"/>
		<bitfield low="16" high="18" name="DELTA_1_7"/>
		<bitfield low="19" high="21" name="DELTA_2_0"/>
		<bitfield low="22" high="24" name="DELTA_2_1"/>
		<!-- no DELTA_2_2 - always equal to BASE+DY -->
		<bitfield low="25" high="27" name="DELTA_2_3"/>
		<bitfield low="28" high="30" name="DELTA_2_4"/>
		<bitfield pos="31" type="hex" name="DELTA_2_5_LOW"/>
	</reg32>
	<reg32 offset="0x0c" name="W3">
		<bitfield low="0" high="1" name="DELTA_2_5_HIGH"/>
		<bitfield low="2" high="4" name="DELTA_2_6"/>
		<bitfield low="5" high="7" name="DELTA_2_7"/>
		<bitfield low="8" high="10" name="DELTA_3_0"/>
		<bitfield low="11" high="13" name="DELTA_3_1"/>
		<bitfield low="14" high="16" name="DELTA_3_2"/>
		<bitfield low="17" high="19" name="DELTA_3_3"/>
		<bitfield low="20" high="22" name="DELTA_3_4"/>
		<bitfield low="23" high="25" name="DELTA_3_5"/>
		<bitfield low="26" high="28" name="DELTA_3_6"/>
		<bitfield low="29" high="31" name="DELTA_3_7"/>
	</reg32>
</domain>

<domain name="NV20_ZCOMP_TILE_32" varset="chipset">
	<!-- 4x4 tile -->
	<reg32 offset="0x00" name="W0">
		<bitfield low="0" high="7" name="STENCIL"/>
		<bitfield low="8" high="31" name="BASE"/> <!-- applies to pixel (1,1) -->
	</reg32>
	<reg32 offset="0x04" name="W1">
		<bitfield low="0" high="14" name="DX"/>
		<bitfield low="15" high="29" name="DY"/>
		<bitfield pos="30" type="hex" name="DELTA_0_0_LOW"/>
		<bitfield pos="31" name="COMPRESSED_SIZE" variants="NV20:NV30">
			<value value="0" name="16B"/>
			<value value="1" name="8B"/> <!-- W2 and W3 ignored and assumed to be 0, used when DELTAs are all 0 -->
		</bitfield>
		<bitfield pos="31" name="CONST" variants="NV30-"/> <!-- if set, everything but base and stencil is ignored -->
	</reg32>
	<reg32 offset="0x08" name="W2">
		<bitfield low="0" high="3" name="DELTA_0_0_HIGH"/>
		<bitfield low="4" high="8" name="DELTA_0_1"/>
		<bitfield low="9" high="13" name="DELTA_0_2"/>
		<bitfield low="14" high="18" name="DELTA_0_3"/>
		<bitfield low="19" high="23" name="DELTA_1_0"/>
		<!-- no DELTA_1_1 - always equal to BASE -->
		<!-- no DELTA_1_2 - always equal to BASE+DX -->
		<bitfield low="24" high="28" name="DELTA_1_3"/>
		<bitfield low="29" high="31" name="DELTA_2_0_LOW"/>
	</reg32>
	<reg32 offset="0x0c" name="W3">
		<bitfield low="0" high="1" name="DELTA_2_0_HIGH"/>
		<!-- no DELTA_2_1 - always equal to BASE+DY -->
		<bitfield low="2" high="6" name="DELTA_2_2"/>
		<bitfield low="7" high="11" name="DELTA_2_3"/>
		<bitfield low="12" high="16" name="DELTA_3_0"/>
		<bitfield low="17" high="21" name="DELTA_3_1"/>
		<bitfield low="22" high="26" name="DELTA_3_2"/>
		<bitfield low="27" high="31" name="DELTA_3_3"/>
	</reg32>
</domain>

</database>
