{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708638585584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Instantiation File Quartus Prime " "Running Quartus Prime Create Instantiation File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708638585584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 18:49:45 2024 " "Processing started: Thu Feb 22 18:49:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708638585584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708638585584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system --generate_inst_file=C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/modulos/ColendaArchitecture.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system --generate_inst_file=C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/modulos/ColendaArchitecture.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708638585584 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "wrreg_export colendaarchitecture.v(29) " "Verilog HDL error at colendaarchitecture.v(29): object wrreg_export declared in a list of port declarations cannot be redeclared within the module body" {  } { { "modulos/colendaarchitecture.v" "" { Text "C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/modulos/colendaarchitecture.v" 29 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Design Software" 0 -1 1708638588568 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ColendaArchitecture colendaarchitecture.v(1) " "Ignored design unit \"ColendaArchitecture\" at colendaarchitecture.v(1) due to previous errors" {  } { { "modulos/colendaarchitecture.v" "" { Text "C:/Users/gabri/Documents/Oficina-Collenda/CoLendaFPGA/CoLendaFPGA/DE1-SoC/modulos/colendaarchitecture.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1708638588568 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Instantiation File 2 s 0 s Quartus Prime " "Quartus Prime Create Instantiation File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708638588570 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 22 18:49:48 2024 " "Processing ended: Thu Feb 22 18:49:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708638588570 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708638588570 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708638588570 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708638588570 ""}
