[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Alu|Alu>io_o_inf",
    "sources":[
      "~Alu|Alu>io_i_sup",
      "~Alu|Alu>io_i_scr1",
      "~Alu|Alu>io_i_scr2",
      "~Alu|Alu>io_i_eq",
      "~Alu|Alu>io_i_inf"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Alu|Alu>io_o_eq",
    "sources":[
      "~Alu|Alu>io_i_sup",
      "~Alu|Alu>io_i_scr1",
      "~Alu|Alu>io_i_scr2",
      "~Alu|Alu>io_i_eq",
      "~Alu|Alu>io_i_inf"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Alu|Alu>io_o_N",
    "sources":[
      "~Alu|Alu>io_i_op",
      "~Alu|Alu>io_i_scr1",
      "~Alu|Alu>io_i_scr2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Alu|Alu>io_o_res",
    "sources":[
      "~Alu|Alu>io_i_op",
      "~Alu|Alu>io_i_scr1",
      "~Alu|Alu>io_i_scr2",
      "~Alu|Alu>io_i_sup",
      "~Alu|Alu>io_i_inf",
      "~Alu|Alu>io_i_eq"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Alu|Alu>io_o_sup",
    "sources":[
      "~Alu|Alu>io_i_sup",
      "~Alu|Alu>io_i_scr1",
      "~Alu|Alu>io_i_scr2",
      "~Alu|Alu>io_i_eq",
      "~Alu|Alu>io_i_inf"
    ]
  },
  {
    "class":"firrtl.options.ProgramArgsAnnotation",
    "arg":"on"
  },
  {
    "class":"firrtl.options.ProgramArgsAnnotation",
    "arg":"generate-vcd-ouput"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"ouput/fpu.AluTest048058829"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Alu"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"ouput/fpu.AluTest048058829"
  }
]