// Seed: 3447672700
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input uwire id_8,
    output wand id_9,
    input tri1 id_10
    , id_21,
    output supply0 id_11,
    output tri0 id_12,
    input wire id_13,
    input wire id_14,
    input supply1 id_15,
    input wire id_16,
    output uwire id_17,
    input uwire id_18,
    output tri id_19
);
  logic [7:0] id_22;
  assign id_19 = id_22[1];
  assign id_5  = 1;
  id_23(
      .id_0(),
      .id_1(1),
      .id_2(id_8),
      .id_3(id_12),
      .id_4(1'b0),
      .id_5(id_16 || 1 || 1),
      .id_6(1),
      .id_7(1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output tri id_2,
    output wand id_3,
    output wor id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7,
    output tri1 id_8,
    output supply1 id_9
    , id_16,
    output tri1 id_10,
    output wire id_11,
    input wire id_12,
    output supply1 id_13,
    input tri id_14
);
  initial begin
    id_11 = 1;
  end
  module_0(
      id_9,
      id_5,
      id_14,
      id_10,
      id_1,
      id_3,
      id_11,
      id_12,
      id_14,
      id_11,
      id_12,
      id_8,
      id_9,
      id_5,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_10
  );
endmodule
