dd	,	V_12
last_rounded_rate	,	V_18
clksel_reg	,	V_4
omap4_dpll_regm4xen_round_rate	,	F_10
omap2_dpll_round_rate	,	F_11
flags	,	V_6
omap4_dpllmx_allow_gatectrl	,	F_5
omap4_dpllmx_gatectrl_read	,	F_1
omap2_get_dpll_rate	,	F_9
omap4_dpllmx_deny_gatectrl	,	F_7
u32	,	T_1
__raw_writel	,	F_6
rate	,	V_10
OMAP4430_DPLL_REGM4XEN_MASK	,	V_14
__raw_readl	,	F_3
mask	,	V_3
clk	,	V_1
omap4_dpll_regm4xen_recalc	,	F_8
OMAP4430_REGM4XEN_MULT	,	V_15
dpll_data	,	V_11
EINVAL	,	V_5
target_rate	,	V_16
r	,	V_17
OMAP4430_DPLL_CLKOUTX2_GATE_CTRL_MASK	,	V_8
__ffs	,	F_4
v	,	V_2
cpu_is_omap44xx	,	F_2
control_reg	,	V_13
CLOCK_CLKOUTX2	,	V_7
OMAP4430_DPLL_CLKOUT_GATE_CTRL_MASK	,	V_9
