{"Source Block": ["hdl/library/common/ad_rst.v@45:55@HdlIdDef", "  output  reg             rst);\n\n  // internal registers\n  reg             rst_async_d1 = 'd0;\n  reg             rst_async_d2 = 'd0;\n  reg             rst_sync = 'd0;\n  reg             rst_sync_d = 'd0 /* synthesis preserve */;\n\n  // simple reset synchronizer\n  always @(posedge clk or posedge rst_async) begin\n    if (rst_async) begin\n"], "Clone Blocks": [["hdl/library/common/ad_rst.v@44:54", "  output                  rstn,\n  output  reg             rst);\n\n  // internal registers\n  reg             rst_async_d1 = 'd0;\n  reg             rst_async_d2 = 'd0;\n  reg             rst_sync = 'd0;\n  reg             rst_sync_d = 'd0 /* synthesis preserve */;\n\n  // simple reset synchronizer\n  always @(posedge clk or posedge rst_async) begin\n"], ["hdl/library/common/ad_rst.v@46:56", "\n  // internal registers\n  reg             rst_async_d1 = 'd0;\n  reg             rst_async_d2 = 'd0;\n  reg             rst_sync = 'd0;\n  reg             rst_sync_d = 'd0 /* synthesis preserve */;\n\n  // simple reset synchronizer\n  always @(posedge clk or posedge rst_async) begin\n    if (rst_async) begin\n      rst_async_d1 <= 1'b1;\n"], ["hdl/library/common/ad_rst.v@43:53", "  input                   clk,\n  output                  rstn,\n  output  reg             rst);\n\n  // internal registers\n  reg             rst_async_d1 = 'd0;\n  reg             rst_async_d2 = 'd0;\n  reg             rst_sync = 'd0;\n  reg             rst_sync_d = 'd0 /* synthesis preserve */;\n\n  // simple reset synchronizer\n"]], "Diff Content": {"Delete": [[50, "  reg             rst_sync = 'd0;\n"]], "Add": []}}