$date
	Sun Nov 17 16:41:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module write_back_tb $end
$var wire 64 ! ResultW [63:0] $end
$var wire 5 " RdW [4:0] $end
$var reg 64 # ALUResultM [63:0] $end
$var reg 64 $ PCPlus4M [63:0] $end
$var reg 5 % RdM [4:0] $end
$var reg 64 & ReadDataM [63:0] $end
$var reg 2 ' ResultSrcW [1:0] $end
$var reg 1 ( clock $end
$var reg 1 ) reset $end
$scope module uut $end
$var wire 64 * ALUResultM [63:0] $end
$var wire 64 + PCPlus4M [63:0] $end
$var wire 5 , RdM [4:0] $end
$var wire 64 - ReadDataM [63:0] $end
$var wire 2 . ResultSrcW [1:0] $end
$var wire 1 ( clock $end
$var wire 1 ) reset $end
$var wire 64 / ResultW [63:0] $end
$var wire 64 0 ReadDataW [63:0] $end
$var wire 5 1 RdW [4:0] $end
$var wire 64 2 PCPlus4W [63:0] $end
$var wire 64 3 ALUResultW [63:0] $end
$scope module regM $end
$var wire 1 ( clk $end
$var wire 197 4 d [196:0] $end
$var wire 1 ) reset $end
$var reg 197 5 q [196:0] $end
$upscope $end
$scope module resultmux $end
$var wire 64 6 d0 [63:0] $end
$var wire 64 7 d1 [63:0] $end
$var wire 64 8 d2 [63:0] $end
$var wire 2 9 s [1:0] $end
$var reg 64 : y [63:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
1)
0(
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5000
1(
#10000
0(
0)
#15000
1(
#20000
0(
b10101 %
b10101 ,
b1000100 $
b1000100 +
b1001000110100010101100111100010011010101111001101111011110000 &
b1001000110100010101100111100010011010101111001101111011110000 -
b10101010101110111100110011011101111011101111111100000000000100010001001000110100010101100111100010011010101111001101111011110000101010000000000000000000000000000000000000000000000000000000001000100 4
b1010101010111011110011001101110111101110111111110000000000010001 #
b1010101010111011110011001101110111101110111111110000000000010001 *
#25000
b1010101010111011110011001101110111101110111111110000000000010001 !
b1010101010111011110011001101110111101110111111110000000000010001 /
b1010101010111011110011001101110111101110111111110000000000010001 :
b1000100 2
b1000100 8
b10101 "
b10101 1
b1001000110100010101100111100010011010101111001101111011110000 0
b1001000110100010101100111100010011010101111001101111011110000 7
b1010101010111011110011001101110111101110111111110000000000010001 3
b1010101010111011110011001101110111101110111111110000000000010001 6
b10101010101110111100110011011101111011101111111100000000000100010001001000110100010101100111100010011010101111001101111011110000101010000000000000000000000000000000000000000000000000000000001000100 5
1(
#30000
0(
#35000
1(
#40000
0(
#45000
1(
#50000
0(
#55000
1(
#60000
b1001000110100010101100111100010011010101111001101111011110000 !
b1001000110100010101100111100010011010101111001101111011110000 /
b1001000110100010101100111100010011010101111001101111011110000 :
0(
b1 '
b1 .
b1 9
#65000
1(
#70000
0(
#75000
1(
#80000
b1000100 !
b1000100 /
b1000100 :
0(
b10 '
b10 .
b10 9
#85000
1(
#90000
0(
#95000
1(
#100000
0(
#105000
1(
#110000
0(
#115000
1(
#120000
0(
#125000
1(
#130000
0(
#135000
1(
#140000
0(
