Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jan 24 08:36:54 2019
| Host         : DESKTOP-V4TJSBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/arlht2fpga/hwprj/ar_lht_768/ar_lht_hw_target_timing_report.txt
| Design       : ar_lht_hw_target
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

m_axis_tready[0]
s_axis_tdata[0]
s_axis_tdata[1]
s_axis_tdata[2]
s_axis_tdata[3]
s_axis_tdata[4]
s_axis_tdata[5]
s_axis_tdata[6]
s_axis_tdata[7]
s_axis_tuser[0]
s_axis_tvalid[0]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

m_axis_tdata[0]
m_axis_tdata[10]
m_axis_tdata[11]
m_axis_tdata[12]
m_axis_tdata[13]
m_axis_tdata[14]
m_axis_tdata[15]
m_axis_tdata[16]
m_axis_tdata[17]
m_axis_tdata[18]
m_axis_tdata[1]
m_axis_tdata[2]
m_axis_tdata[3]
m_axis_tdata[4]
m_axis_tdata[5]
m_axis_tdata[6]
m_axis_tdata[7]
m_axis_tdata[8]
m_axis_tdata[9]
m_axis_tlast[0]
m_axis_tuser[0]
m_axis_tvalid[0]
s_axis_tready[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.087        0.000                      0                 2949        0.055        0.000                      0                 2949        2.198        0.000                       0                  1510  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.448}        6.897           144.991         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.087        0.000                      0                 2918        0.055        0.000                      0                 2918        2.198        0.000                       0                  1510  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.732        0.000                      0                   31        0.462        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk           clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 2.702ns (48.492%)  route 2.870ns (51.508%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 11.258 - 6.897 ) 
    Source Clock Delay      (SCD):    4.947ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.724     4.947    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.401 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.404     8.805    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5[3]
    SLICE_X6Y13                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/I1
    SLICE_X6Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.929 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           1.466    10.395    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X25Y25                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/I5
    SLICE_X25Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.519 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000    10.519    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[3]
    SLICE_X25Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.478    11.258    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X25Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][3]/C
                         clock pessimism              0.354    11.612    
                         clock uncertainty           -0.035    11.577    
    SLICE_X25Y25         FDRE (Setup_fdre_C_D)        0.029    11.606    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 2.702ns (48.377%)  route 2.883ns (51.623%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 11.258 - 6.897 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.723     4.946    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.400 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.296     8.696    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4[2]
    SLICE_X7Y10                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/I0
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.820 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.588    10.408    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X24Y24                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/I5
    SLICE_X24Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.532 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000    10.532    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[2]
    SLICE_X24Y24         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.478    11.258    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X24Y24         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][2]/C
                         clock pessimism              0.354    11.612    
                         clock uncertainty           -0.035    11.577    
    SLICE_X24Y24         FDRE (Setup_fdre_C_D)        0.077    11.654    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 2.702ns (48.885%)  route 2.825ns (51.115%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 11.258 - 6.897 ) 
    Source Clock Delay      (SCD):    4.947ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.724     4.947    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.401 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.329     8.730    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5[0]
    SLICE_X7Y10                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/I1
    SLICE_X7Y10          LUT6 (Prop_lut6_I1_O)        0.124     8.854 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.496    10.351    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X25Y25                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/I5
    SLICE_X25Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.475 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000    10.475    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[0]
    SLICE_X25Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.478    11.258    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X25Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][0]/C
                         clock pessimism              0.354    11.612    
                         clock uncertainty           -0.035    11.577    
    SLICE_X25Y25         FDRE (Setup_fdre_C_D)        0.031    11.608    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 2.702ns (48.371%)  route 2.884ns (51.629%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 11.270 - 6.897 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.715     4.938    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.392 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.552     8.944    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9[6]
    SLICE_X25Y30                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/I1
    SLICE_X25Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.068 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.332    10.400    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X13Y25                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/I4
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000    10.524    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[6]
    SLICE_X13Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.490    11.270    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                         clock pessimism              0.455    11.725    
                         clock uncertainty           -0.035    11.690    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.029    11.719    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 2.702ns (49.574%)  route 2.748ns (50.426%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 11.258 - 6.897 ) 
    Source Clock Delay      (SCD):    4.947ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.724     4.947    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.401 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.250     8.652    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5[6]
    SLICE_X7Y10                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/I1
    SLICE_X7Y10          LUT6 (Prop_lut6_I1_O)        0.124     8.776 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           1.498    10.274    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X25Y25                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/I5
    SLICE_X25Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.398 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000    10.398    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[6]
    SLICE_X25Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.478    11.258    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X25Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][6]/C
                         clock pessimism              0.354    11.612    
                         clock uncertainty           -0.035    11.577    
    SLICE_X25Y25         FDRE (Setup_fdre_C_D)        0.031    11.608    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 2.702ns (49.584%)  route 2.747ns (50.416%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 11.260 - 6.897 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.723     4.946    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.400 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.282     8.683    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4[7]
    SLICE_X7Y13                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/I0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.807 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.465    10.272    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X25Y26                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/I5
    SLICE_X25Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.396 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000    10.396    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[7]
    SLICE_X25Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.480    11.260    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X25Y26         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][7]/C
                         clock pessimism              0.354    11.614    
                         clock uncertainty           -0.035    11.579    
    SLICE_X25Y26         FDRE (Setup_fdre_C_D)        0.029    11.608    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 2.702ns (48.686%)  route 2.848ns (51.314%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 11.267 - 6.897 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.723     4.946    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.400 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.526     8.926    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5[1]
    SLICE_X6Y12                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4/I1
    SLICE_X6Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.050 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.322    10.372    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4_n_0
    SLICE_X14Y27                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/I5
    SLICE_X14Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.496 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000    10.496    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[1]
    SLICE_X14Y27         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.487    11.267    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                         clock pessimism              0.455    11.722    
                         clock uncertainty           -0.035    11.687    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)        0.029    11.716    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         11.716    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 0.518ns (10.508%)  route 4.412ns (89.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 11.313 - 6.897 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.667     4.890    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.408 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register17/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/Q
                         net (fo=31, routed)          4.412     9.819    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y12         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.533    11.313    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.340    11.653    
                         clock uncertainty           -0.035    11.618    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    11.052    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.052    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 2.702ns (49.246%)  route 2.785ns (50.754%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 11.273 - 6.897 ) 
    Source Clock Delay      (SCD):    4.927ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.704     4.927    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.381 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.373     8.754    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36[0]
    SLICE_X6Y55                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3/I5
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     8.878 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.412    10.290    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3_n_0
    SLICE_X24Y40                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/I4
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.414 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000    10.414    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[9]
    SLICE_X24Y40         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.493    11.273    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X24Y40         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][9]/C
                         clock pessimism              0.340    11.613    
                         clock uncertainty           -0.035    11.578    
    SLICE_X24Y40         FDRE (Setup_fdre_C_D)        0.079    11.657    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 2.702ns (49.952%)  route 2.707ns (50.048%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 11.258 - 6.897 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.723     4.946    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.400 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.318     8.718    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4[1]
    SLICE_X6Y12                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/I0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.842 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.389    10.232    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X24Y25                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/I5
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.356 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000    10.356    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[1]
    SLICE_X24Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.478    11.258    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X24Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][1]/C
                         clock pessimism              0.354    11.612    
                         clock uncertainty           -0.035    11.577    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)        0.077    11.654    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  1.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/readoutcounterhps/count_reg_20_23_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.369%)  route 0.128ns (47.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.554     1.481    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/readoutcounterhps/clk_IBUF_BUFG
    SLICE_X19Y29         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/readoutcounterhps/count_reg_20_23_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/readoutcounterhps/count_reg_20_23_reg[15]/Q
                         net (fo=3, routed)           0.128     1.750    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/readoutcounterhps_op_net[15]
    SLICE_X20Y28         SRL16E                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X20Y28         SRL16E                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1/CLK
                         clock pessimism             -0.482     1.512    
    SLICE_X20Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.695    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.838%)  route 0.252ns (64.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/clk_IBUF_BUFG
    SLICE_X27Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][13]/Q
                         net (fo=1, routed)           0.252     1.873    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[13]
    SLICE_X21Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X21Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.740    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.070     1.810    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X25Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     1.674    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X24Y22         SRL16E                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.815     1.991    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X24Y22         SRL16E                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X24Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.607    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.559     1.486    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.683    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X30Y14         SRL16E                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.826     2.002    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X30Y14         SRL16E                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
                         clock pessimism             -0.503     1.499    
    SLICE_X30Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.616    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.678%)  route 0.254ns (64.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.555     1.482    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/clk_IBUF_BUFG
    SLICE_X27Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][2]/Q
                         net (fo=1, routed)           0.254     1.877    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[2]
    SLICE_X20Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X20Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.742    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.063     1.805    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.678%)  route 0.254ns (64.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.555     1.482    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/clk_IBUF_BUFG
    SLICE_X27Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][0]/Q
                         net (fo=1, routed)           0.254     1.877    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[0]
    SLICE_X20Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X20Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.742    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.059     1.801    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.283%)  route 0.248ns (63.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/clk_IBUF_BUFG
    SLICE_X27Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/address_hps/addsub2/op_mem_91_20_reg[0][11]/Q
                         net (fo=1, routed)           0.248     1.868    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[11]
    SLICE_X21Y20         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.819     1.995    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X21Y20         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.741    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)         0.046     1.787    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[5][17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].use_ffs.gen_fdre[1].ff_fdre/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.251ns (55.287%)  route 0.203ns (44.713%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.557     1.484    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X22Y37         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[5][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[5][17]/Q
                         net (fo=2, routed)           0.203     1.828    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[17].lutpairmode0.lutXo6/I3
    SLICE_X21Y37                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[17].lutpairmode0.lutXo6/LUT6/I3
    SLICE_X21Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.873 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[17].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     1.873    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o6lut_i_17
    SLICE_X21Y37                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/S[1]
    SLICE_X21Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.938 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.938    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.xcy01_n_0
    SLICE_X21Y37         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].use_ffs.gen_fdre[1].ff_fdre/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.826     2.002    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/CLK
    SLICE_X21Y37         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].use_ffs.gen_fdre[1].ff_fdre/C
                         clock pessimism             -0.254     1.748    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.105     1.853    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].use_ffs.gen_fdre[1].ff_fdre
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.432%)  route 0.208ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.552     1.479    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y19         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.208     1.827    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X24Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.817     1.993    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.492    
    SLICE_X24Y20         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.732    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.432%)  route 0.208ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.552     1.479    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y19         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.208     1.827    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X24Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.817     1.993    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.492    
    SLICE_X24Y20         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.732    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.448 }
Period(ns):         6.897
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X0Y3   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X0Y3   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X0Y4   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X0Y4   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y11  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y11  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y6   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y6   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X2Y8   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X2Y8   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y17  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y17  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y17  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y17  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y17  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y17  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y17  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y17  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y18  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y18  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X24Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.773ns (28.558%)  route 1.934ns (71.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.651     4.874    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.478     5.352 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.850     6.202    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X23Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.497 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          1.084     7.581    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y19         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X22Y19         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.489    11.753    
                         clock uncertainty           -0.035    11.718    
    SLICE_X22Y19         FDCE (Recov_fdce_C_CLR)     -0.405    11.313    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.773ns (28.558%)  route 1.934ns (71.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.651     4.874    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.478     5.352 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.850     6.202    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X23Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.497 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          1.084     7.581    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y19         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X22Y19         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.489    11.753    
                         clock uncertainty           -0.035    11.718    
    SLICE_X22Y19         FDCE (Recov_fdce_C_CLR)     -0.405    11.313    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.773ns (28.604%)  route 1.929ns (71.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.651     4.874    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.478     5.352 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.850     6.202    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X23Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.497 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          1.079     7.576    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y19         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y19         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.489    11.753    
                         clock uncertainty           -0.035    11.718    
    SLICE_X23Y19         FDCE (Recov_fdce_C_CLR)     -0.405    11.313    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.773ns (28.604%)  route 1.929ns (71.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.651     4.874    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.478     5.352 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.850     6.202    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X23Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.497 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          1.079     7.576    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y19         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y19         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.489    11.753    
                         clock uncertainty           -0.035    11.718    
    SLICE_X23Y19         FDCE (Recov_fdce_C_CLR)     -0.405    11.313    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.773ns (28.604%)  route 1.929ns (71.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.651     4.874    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.478     5.352 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.850     6.202    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X23Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.497 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          1.079     7.576    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y19         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y19         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.489    11.753    
                         clock uncertainty           -0.035    11.718    
    SLICE_X23Y19         FDCE (Recov_fdce_C_CLR)     -0.405    11.313    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.773ns (28.604%)  route 1.929ns (71.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.651     4.874    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.478     5.352 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.850     6.202    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X23Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.497 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          1.079     7.576    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y19         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y19         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.489    11.753    
                         clock uncertainty           -0.035    11.718    
    SLICE_X23Y19         FDCE (Recov_fdce_C_CLR)     -0.405    11.313    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.773ns (31.909%)  route 1.650ns (68.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.651     4.874    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.478     5.352 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.850     6.202    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X23Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.497 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.799     7.296    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y20         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X22Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.489    11.753    
                         clock uncertainty           -0.035    11.718    
    SLICE_X22Y20         FDCE (Recov_fdce_C_CLR)     -0.405    11.313    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.773ns (31.966%)  route 1.645ns (68.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.651     4.874    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.478     5.352 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.850     6.202    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X23Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.497 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.795     7.292    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X23Y20         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X23Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.489    11.753    
                         clock uncertainty           -0.035    11.718    
    SLICE_X23Y20         FDCE (Recov_fdce_C_CLR)     -0.405    11.313    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.773ns (31.966%)  route 1.645ns (68.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.651     4.874    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.478     5.352 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.850     6.202    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X23Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.497 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.795     7.292    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X23Y20         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X23Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.489    11.753    
                         clock uncertainty           -0.035    11.718    
    SLICE_X23Y20         FDCE (Recov_fdce_C_CLR)     -0.405    11.313    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.773ns (31.966%)  route 1.645ns (68.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.651     4.874    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.478     5.352 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.850     6.202    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X23Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.497 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.795     7.292    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X23Y20         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X23Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.489    11.753    
                         clock uncertainty           -0.035    11.718    
    SLICE_X23Y20         FDCE (Recov_fdce_C_CLR)     -0.405    11.313    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  4.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.900%)  route 0.201ns (61.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.548     1.475    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X22Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.201     1.804    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X22Y21         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.816     1.992    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X22Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.501     1.491    
    SLICE_X22Y21         FDPE (Remov_fdpe_C_PRE)     -0.149     1.342    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.900%)  route 0.201ns (61.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.548     1.475    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X22Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.201     1.804    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X22Y21         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.816     1.992    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X22Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.501     1.491    
    SLICE_X22Y21         FDPE (Remov_fdpe_C_PRE)     -0.149     1.342    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.455%)  route 0.201ns (57.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.548     1.475    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.148     1.623 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.201     1.823    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.813     1.989    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X22Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X22Y23         FDPE (Remov_fdpe_C_PRE)     -0.148     1.340    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.455%)  route 0.201ns (57.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.548     1.475    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.148     1.623 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.201     1.823    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.813     1.989    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X22Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X22Y23         FDPE (Remov_fdpe_C_PRE)     -0.148     1.340    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.455%)  route 0.201ns (57.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.548     1.475    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDPE (Prop_fdpe_C_Q)         0.148     1.623 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.201     1.823    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.813     1.989    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X22Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X22Y23         FDPE (Remov_fdpe_C_PRE)     -0.148     1.340    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (31.018%)  route 0.414ns (68.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X23Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.266     1.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.929 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.147     2.076    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X22Y22         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.815     1.991    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X22Y22         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X22Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.398    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (31.018%)  route 0.414ns (68.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X23Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.266     1.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.929 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.147     2.076    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X22Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.815     1.991    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X22Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.501     1.490    
    SLICE_X22Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.395    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (31.018%)  route 0.414ns (68.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X23Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.266     1.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.929 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.147     2.076    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X22Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.815     1.991    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X22Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.501     1.490    
    SLICE_X22Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.395    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (31.018%)  route 0.414ns (68.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X23Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.266     1.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.929 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.147     2.076    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X22Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.815     1.991    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X22Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.501     1.490    
    SLICE_X22Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.395    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (31.018%)  route 0.414ns (68.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X23Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.266     1.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X23Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.929 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.147     2.076    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X22Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.815     1.991    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X22Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.501     1.490    
    SLICE_X22Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.395    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.682    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 0.779ns (37.675%)  route 1.289ns (62.325%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.653     4.876    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X20Y24         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.478     5.354 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.817     6.171    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X22Y24                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.301     6.472 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.471     6.944    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X24Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.480     4.363    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 0.779ns (37.675%)  route 1.289ns (62.325%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.653     4.876    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X20Y24         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.478     5.354 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.817     6.171    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X22Y24                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.301     6.472 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.471     6.944    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X24Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.480     4.363    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.247ns (35.659%)  route 0.446ns (64.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.547     1.474    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X20Y24         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.286     1.908    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X22Y24                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.099     2.007 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.159     2.166    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X24Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.813     1.989    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.247ns (35.659%)  route 0.446ns (64.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.547     1.474    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X20Y24         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.286     1.908    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X22Y24                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.099     2.007 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.159     2.166    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X24Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.813     1.989    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            s_axis_tready[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 3.222ns (48.781%)  route 3.383ns (51.219%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.655     4.878    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X22Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.334 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.862     6.196    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X22Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/I0
    SLICE_X22Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.320 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=1, routed)           2.521     8.841    s_axis_tready_OBUF[0]
    N20                                                               r  s_axis_tready_OBUF[0]_inst/I
    N20                  OBUF (Prop_obuf_I_O)         2.642    11.483 r  s_axis_tready_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.483    s_axis_tready[0]
    N20                                                               r  s_axis_tready[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 3.222ns (51.327%)  route 3.055ns (48.673%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.652     4.875    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X22Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.331 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           1.080     6.411    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X30Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/I0
    SLICE_X30Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.535 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           1.975     8.510    m_axis_tvalid_OBUF[0]
    P20                                                               r  m_axis_tvalid_OBUF[0]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         2.642    11.152 r  m_axis_tvalid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.152    m_axis_tvalid[0]
    P20                                                               r  m_axis_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 3.091ns (53.414%)  route 2.696ns (46.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.664     4.887    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     5.343 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/Q
                         net (fo=1, routed)           2.696     8.039    m_axis_tdata_OBUF[3]
    P18                                                               r  m_axis_tdata_OBUF[3]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         2.635    10.674 r  m_axis_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.674    m_axis_tdata[3]
    P18                                                               r  m_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.775ns  (logic 3.069ns (53.134%)  route 2.707ns (46.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.665     4.888    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456     5.344 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/Q
                         net (fo=1, routed)           2.707     8.051    m_axis_tdata_OBUF[0]
    T19                                                               r  m_axis_tdata_OBUF[0]_inst/I
    T19                  OBUF (Prop_obuf_I_O)         2.613    10.663 r  m_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.663    m_axis_tdata[0]
    T19                                                               r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.752ns  (logic 3.057ns (53.149%)  route 2.695ns (46.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.664     4.887    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     5.343 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/Q
                         net (fo=1, routed)           2.695     8.038    m_axis_tdata_OBUF[1]
    P16                                                               r  m_axis_tdata_OBUF[1]_inst/I
    P16                  OBUF (Prop_obuf_I_O)         2.601    10.639 r  m_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.639    m_axis_tdata[1]
    P16                                                               r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.748ns  (logic 3.075ns (53.501%)  route 2.673ns (46.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.665     4.888    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456     5.344 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/Q
                         net (fo=1, routed)           2.673     8.017    m_axis_tdata_OBUF[5]
    W19                                                               r  m_axis_tdata_OBUF[5]_inst/I
    W19                  OBUF (Prop_obuf_I_O)         2.619    10.636 r  m_axis_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.636    m_axis_tdata[5]
    W19                                                               r  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.617ns  (logic 3.055ns (54.385%)  route 2.562ns (45.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.664     4.887    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     5.343 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/Q
                         net (fo=1, routed)           2.562     7.905    m_axis_tdata_OBUF[2]
    P15                                                               r  m_axis_tdata_OBUF[2]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.599    10.504 r  m_axis_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.504    m_axis_tdata[2]
    P15                                                               r  m_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.592ns  (logic 3.077ns (55.020%)  route 2.515ns (44.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.665     4.888    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.456     5.344 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/Q
                         net (fo=1, routed)           2.515     7.859    m_axis_tdata_OBUF[6]
    W18                                                               r  m_axis_tdata_OBUF[6]_inst/I
    W18                  OBUF (Prop_obuf_I_O)         2.621    10.480 r  m_axis_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.480    m_axis_tdata[6]
    W18                                                               r  m_axis_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.589ns  (logic 3.076ns (55.042%)  route 2.512ns (44.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.664     4.887    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.456     5.343 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           2.512     7.855    m_axis_tdata_OBUF[7]
    V18                                                               r  m_axis_tdata_OBUF[7]_inst/I
    V18                  OBUF (Prop_obuf_I_O)         2.620    10.476 r  m_axis_tdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.476    m_axis_tdata[7]
    V18                                                               r  m_axis_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.568ns  (logic 3.201ns (57.485%)  route 2.367ns (42.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.664     4.887    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.419     5.306 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/Q
                         net (fo=1, routed)           2.367     7.673    m_axis_tdata_OBUF[9]
    R18                                                               r  m_axis_tdata_OBUF[9]_inst/I
    R18                  OBUF (Prop_obuf_I_O)         2.782    10.455 r  m_axis_tdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.455    m_axis_tdata[9]
    R18                                                               r  m_axis_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tuser[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.288ns (69.184%)  route 0.574ns (30.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.556     1.483    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.574     2.197    m_axis_tuser_OBUF[0]
    T20                                                               r  m_axis_tuser_OBUF[0]_inst/I
    T20                  OBUF (Prop_obuf_I_O)         1.147     3.345 r  m_axis_tuser_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.345    m_axis_tuser[0]
    T20                                                               r  m_axis_tuser[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.253ns (66.124%)  route 0.642ns (33.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.558     1.485    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.642     2.268    m_axis_tdata_OBUF[11]
    R17                                                               r  m_axis_tdata_OBUF[11]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         1.112     3.379 r  m_axis_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.379    m_axis_tdata[11]
    R17                                                               r  m_axis_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.257ns (66.136%)  route 0.644ns (33.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.558     1.485    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/Q
                         net (fo=1, routed)           0.644     2.269    m_axis_tdata_OBUF[12]
    R16                                                               r  m_axis_tdata_OBUF[12]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         1.116     3.385 r  m_axis_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.385    m_axis_tdata[12]
    R16                                                               r  m_axis_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tlast[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.284ns (67.370%)  route 0.622ns (32.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.556     1.483    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.622     2.246    m_axis_tlast_OBUF[0]
    U20                                                               r  m_axis_tlast_OBUF[0]_inst/I
    U20                  OBUF (Prop_obuf_I_O)         1.143     3.389 r  m_axis_tlast_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.389    m_axis_tlast[0]
    U20                                                               r  m_axis_tlast[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.335ns (69.964%)  route 0.573ns (30.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.557     1.484    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/Q
                         net (fo=1, routed)           0.573     2.185    m_axis_tdata_OBUF[18]
    V20                                                               r  m_axis_tdata_OBUF[18]_inst/I
    V20                  OBUF (Prop_obuf_I_O)         1.207     3.392 r  m_axis_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.392    m_axis_tdata[18]
    V20                                                               r  m_axis_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.264ns (65.678%)  route 0.660ns (34.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.558     1.485    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.660     2.286    m_axis_tdata_OBUF[10]
    T17                                                               r  m_axis_tdata_OBUF[10]_inst/I
    T17                  OBUF (Prop_obuf_I_O)         1.123     3.409 r  m_axis_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.409    m_axis_tdata[10]
    T17                                                               r  m_axis_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.304ns (67.259%)  route 0.635ns (32.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.556     1.483    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/Q
                         net (fo=1, routed)           0.635     2.258    m_axis_tdata_OBUF[16]
    Y18                                                               r  m_axis_tdata_OBUF[16]_inst/I
    Y18                  OBUF (Prop_obuf_I_O)         1.163     3.421 r  m_axis_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.421    m_axis_tdata[16]
    Y18                                                               r  m_axis_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.297ns (66.897%)  route 0.642ns (33.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.556     1.483    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/Q
                         net (fo=1, routed)           0.642     2.266    m_axis_tdata_OBUF[15]
    Y19                                                               r  m_axis_tdata_OBUF[15]_inst/I
    Y19                  OBUF (Prop_obuf_I_O)         1.156     3.422 r  m_axis_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.422    m_axis_tdata[15]
    Y19                                                               r  m_axis_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.338ns (68.773%)  route 0.608ns (31.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.556     1.483    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/Q
                         net (fo=1, routed)           0.608     2.218    m_axis_tdata_OBUF[17]
    W20                                                               r  m_axis_tdata_OBUF[17]_inst/I
    W20                  OBUF (Prop_obuf_I_O)         1.210     3.429 r  m_axis_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.429    m_axis_tdata[17]
    W20                                                               r  m_axis_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.317ns (67.142%)  route 0.644ns (32.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.557     1.484    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X27Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.644     2.256    m_axis_tdata_OBUF[14]
    V16                                                               r  m_axis_tdata_OBUF[14]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         1.189     3.445 r  m_axis_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.445    m_axis_tdata[14]
    V16                                                               r  m_axis_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.137ns (23.192%)  route 3.766ns (76.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.443     3.457    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X23Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.581 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          1.323     4.903    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X25Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484     4.367    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X25Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.137ns (23.192%)  route 3.766ns (76.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.443     3.457    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X23Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.581 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          1.323     4.903    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X25Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484     4.367    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X25Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.137ns (23.192%)  route 3.766ns (76.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.443     3.457    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X23Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.581 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          1.323     4.903    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X25Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484     4.367    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X25Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.137ns (23.192%)  route 3.766ns (76.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.443     3.457    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X23Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.581 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          1.323     4.903    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X25Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484     4.367    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X25Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.137ns (23.192%)  route 3.766ns (76.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.443     3.457    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X23Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.581 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          1.323     4.903    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X25Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.484     4.367    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X25Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.762ns  (logic 1.137ns (23.879%)  route 3.625ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.443     3.457    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X23Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.581 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          1.182     4.762    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X25Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.487     4.370    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X25Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.762ns  (logic 1.137ns (23.879%)  route 3.625ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.443     3.457    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X23Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.581 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          1.182     4.762    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X25Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.487     4.370    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X25Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.762ns  (logic 1.137ns (23.879%)  route 3.625ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.443     3.457    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X23Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.581 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          1.182     4.762    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X25Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.487     4.370    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X25Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.762ns  (logic 1.137ns (23.879%)  route 3.625ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.443     3.457    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X23Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.581 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          1.182     4.762    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X25Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.487     4.370    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X25Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.762ns  (logic 1.137ns (23.879%)  route 3.625ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    T16                                                               r  m_axis_tready_IBUF[0]_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           2.443     3.457    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X23Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/I2
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.581 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[45]_i_1/O
                         net (fo=21, routed)          1.182     4.762    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X25Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        1.487     4.370    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X25Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_tdata[7]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.238ns (44.627%)  route 0.296ns (55.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  s_axis_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[7]
    U17                                                               r  s_axis_tdata_IBUF[7]_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  s_axis_tdata_IBUF[7]_inst/O
                         net (fo=1, routed)           0.296     0.534    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[7]
    SLICE_X42Y31         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.852     2.028    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[2]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.242ns (41.636%)  route 0.339ns (58.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  s_axis_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[2]
    U19                                                               r  s_axis_tdata_IBUF[2]_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  s_axis_tdata_IBUF[2]_inst/O
                         net (fo=1, routed)           0.339     0.580    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[2]
    SLICE_X42Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.845     2.021    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[3]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.243ns (41.700%)  route 0.340ns (58.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  s_axis_tdata[3] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[3]
    U18                                                               r  s_axis_tdata_IBUF[3]_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  s_axis_tdata_IBUF[3]_inst/O
                         net (fo=1, routed)           0.340     0.584    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[3]
    SLICE_X42Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.845     2.021    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.208ns (35.019%)  route 0.386ns (64.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  s_axis_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[0]
    P19                                                               r  s_axis_tdata_IBUF[0]_inst/I
    P19                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axis_tdata_IBUF[0]_inst/O
                         net (fo=1, routed)           0.386     0.594    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[0]
    SLICE_X42Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.845     2.021    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[1]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.206ns (34.024%)  route 0.399ns (65.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  s_axis_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[1]
    N18                                                               r  s_axis_tdata_IBUF[1]_inst/I
    N18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  s_axis_tdata_IBUF[1]_inst/O
                         net (fo=1, routed)           0.399     0.605    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[1]
    SLICE_X42Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.845     2.021    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[4]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.270ns (44.242%)  route 0.341ns (55.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  s_axis_tdata[4] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[4]
    U15                                                               r  s_axis_tdata_IBUF[4]_inst/I
    U15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  s_axis_tdata_IBUF[4]_inst/O
                         net (fo=1, routed)           0.341     0.611    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[4]
    SLICE_X40Y27         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.848     2.024    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.282ns (46.030%)  route 0.331ns (53.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  s_axis_tdata[6] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[6]
    V15                                                               r  s_axis_tdata_IBUF[6]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  s_axis_tdata_IBUF[6]_inst/O
                         net (fo=1, routed)           0.331     0.613    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[6]
    SLICE_X43Y28         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.849     2.025    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[5]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.276ns (44.092%)  route 0.350ns (55.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  s_axis_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[5]
    W15                                                               r  s_axis_tdata_IBUF[5]_inst/I
    W15                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  s_axis_tdata_IBUF[5]_inst/O
                         net (fo=1, routed)           0.350     0.625    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[5]
    SLICE_X42Y28         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.849     2.025    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tvalid[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.296ns (46.168%)  route 0.345ns (53.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  s_axis_tvalid[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tvalid[0]
    W14                                                               r  s_axis_tvalid_IBUF[0]_inst/I
    W14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  s_axis_tvalid_IBUF[0]_inst/O
                         net (fo=1, routed)           0.345     0.640    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tvalid_in[0]
    SLICE_X40Y33         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.854     2.030    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tuser[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.298ns (46.350%)  route 0.345ns (53.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  s_axis_tuser[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tuser[0]
    Y14                                                               r  s_axis_tuser_IBUF[0]_inst/I
    Y14                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  s_axis_tuser_IBUF[0]_inst/O
                         net (fo=1, routed)           0.345     0.643    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tuser_in[0]
    SLICE_X40Y34         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1509, routed)        0.855     2.031    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C





