--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ULA_Test.twx ULA_Test.ncd -o ULA_Test.twr ULA_Test.pcf

Design file:              ULA_Test.ncd
Physical constraint file: ULA_Test.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock entrada<0> to Pad
------------+------------+-----------------------+--------+
            | clk (edge) |                       | Clock  |
Destination |   to PAD   |Internal Clock(s)      | Phase  |
------------+------------+-----------------------+--------+
saida<0>    |    7.375(F)|ula1/saidaULA_0_not0001|   0.000|
saida<1>    |    7.375(F)|ula1/saidaULA_0_not0001|   0.000|
saida<2>    |    7.794(F)|ula1/saidaULA_0_not0001|   0.000|
saida<3>    |    7.794(F)|ula1/saidaULA_0_not0001|   0.000|
saida<4>    |    8.574(F)|ula1/saidaULA_4_not0001|   0.000|
saida<5>    |    8.574(F)|ula1/saidaULA_4_not0001|   0.000|
saida<6>    |    8.519(F)|ula1/saidaULA_4_not0001|   0.000|
saida<7>    |    8.519(F)|ula1/saidaULA_4_not0001|   0.000|
------------+------------+-----------------------+--------+

Clock entrada<1> to Pad
------------+------------+-----------------------+--------+
            | clk (edge) |                       | Clock  |
Destination |   to PAD   |Internal Clock(s)      | Phase  |
------------+------------+-----------------------+--------+
carryOut    |    6.055(R)|entrada_1_IBUF         |   0.000|
overflow    |    9.947(F)|ula1/overflow_and0000  |   0.000|
saida<0>    |    9.532(F)|ula1/saidaULA_0_not0001|   0.000|
saida<1>    |    9.532(F)|ula1/saidaULA_0_not0001|   0.000|
saida<2>    |    9.951(F)|ula1/saidaULA_0_not0001|   0.000|
saida<3>    |    9.951(F)|ula1/saidaULA_0_not0001|   0.000|
saida<4>    |   10.210(F)|ula1/saidaULA_4_not0001|   0.000|
saida<5>    |   10.210(F)|ula1/saidaULA_4_not0001|   0.000|
saida<6>    |   10.155(F)|ula1/saidaULA_4_not0001|   0.000|
saida<7>    |   10.155(F)|ula1/saidaULA_4_not0001|   0.000|
------------+------------+-----------------------+--------+

Clock entrada<2> to Pad
------------+------------+-----------------------+--------+
            | clk (edge) |                       | Clock  |
Destination |   to PAD   |Internal Clock(s)      | Phase  |
------------+------------+-----------------------+--------+
overflow    |    7.700(F)|ula1/overflow_and0000  |   0.000|
saida<0>    |    7.411(F)|ula1/saidaULA_0_not0001|   0.000|
saida<1>    |    7.411(F)|ula1/saidaULA_0_not0001|   0.000|
saida<2>    |    7.830(F)|ula1/saidaULA_0_not0001|   0.000|
saida<3>    |    7.830(F)|ula1/saidaULA_0_not0001|   0.000|
saida<4>    |    9.065(F)|ula1/saidaULA_4_not0001|   0.000|
saida<5>    |    9.065(F)|ula1/saidaULA_4_not0001|   0.000|
saida<6>    |    9.010(F)|ula1/saidaULA_4_not0001|   0.000|
saida<7>    |    9.010(F)|ula1/saidaULA_4_not0001|   0.000|
------------+------------+-----------------------+--------+

Clock entrada<3> to Pad
------------+------------+-----------------------+--------+
            | clk (edge) |                       | Clock  |
Destination |   to PAD   |Internal Clock(s)      | Phase  |
------------+------------+-----------------------+--------+
overflow    |    7.322(F)|ula1/overflow_and0000  |   0.000|
saida<0>    |    6.926(F)|ula1/saidaULA_0_not0001|   0.000|
saida<1>    |    6.926(F)|ula1/saidaULA_0_not0001|   0.000|
saida<2>    |    7.345(F)|ula1/saidaULA_0_not0001|   0.000|
saida<3>    |    7.345(F)|ula1/saidaULA_0_not0001|   0.000|
saida<4>    |    8.511(F)|ula1/saidaULA_4_not0001|   0.000|
saida<5>    |    8.511(F)|ula1/saidaULA_4_not0001|   0.000|
saida<6>    |    8.456(F)|ula1/saidaULA_4_not0001|   0.000|
saida<7>    |    8.456(F)|ula1/saidaULA_4_not0001|   0.000|
------------+------------+-----------------------+--------+

Clock to Setup on destination clock CLKIN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKIN          |    6.215|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock entrada<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
entrada<0>     |         |         |    2.292|    2.292|
entrada<1>     |         |         |    3.705|    3.705|
entrada<2>     |         |         |    2.990|    2.990|
entrada<3>     |         |         |    3.085|    3.085|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock entrada<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
entrada<0>     |    2.065|    2.065|    0.567|    0.567|
entrada<1>     |    6.217|    6.217|    1.980|    1.980|
entrada<2>     |    3.970|    3.970|    1.265|    1.265|
entrada<3>     |    3.592|    3.592|    1.360|    1.360|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock entrada<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
entrada<0>     |         |         |    2.263|    2.263|
entrada<1>     |         |         |    3.676|    3.676|
entrada<2>     |         |         |    2.961|    2.961|
entrada<3>     |         |         |    3.056|    3.056|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock entrada<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
entrada<0>     |         |         |    2.652|    2.652|
entrada<1>     |         |         |    4.065|    4.065|
entrada<2>     |         |         |    3.350|    3.350|
entrada<3>     |         |         |    3.445|    3.445|
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct  9 20:39:49 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 369 MB



