INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:13:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.575ns period=7.150ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.575ns period=7.150ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.150ns  (clk rise@7.150ns - clk rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 2.061ns (30.360%)  route 4.727ns (69.640%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.633 - 7.150 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2267, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y173        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=44, routed)          0.454     1.216    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]
    SLICE_X23Y173        LUT5 (Prop_lut5_I2_O)        0.043     1.259 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.259    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X23Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.516 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.516    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X23Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.565 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.571    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X23Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.620 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.620    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X23Y176        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.765 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/O[3]
                         net (fo=4, routed)           0.329     2.094    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_4
    SLICE_X21Y175        LUT3 (Prop_lut3_I1_O)        0.120     2.214 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_5/O
                         net (fo=35, routed)          0.539     2.753    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_1
    SLICE_X23Y169        LUT6 (Prop_lut6_I5_O)        0.043     2.796 r  lsq1/handshake_lsq_lsq1_core/dataReg[1]_i_4/O
                         net (fo=2, routed)           0.583     3.379    lsq1/handshake_lsq_lsq1_core/dataReg[1]_i_4_n_0
    SLICE_X37Y171        LUT6 (Prop_lut6_I3_O)        0.043     3.422 r  lsq1/handshake_lsq_lsq1_core/level5_c1[4]_i_2/O
                         net (fo=9, routed)           0.456     3.878    lsq1/handshake_lsq_lsq1_core/level5_c1[4]_i_2_n_0
    SLICE_X37Y179        LUT4 (Prop_lut4_I1_O)        0.043     3.921 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9/O
                         net (fo=1, routed)           0.485     4.407    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9_n_0
    SLICE_X37Y181        LUT6 (Prop_lut6_I2_O)        0.043     4.450 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.236     4.686    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X37Y181        LUT5 (Prop_lut5_I4_O)        0.043     4.729 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.220     4.949    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X36Y181        LUT3 (Prop_lut3_I0_O)        0.043     4.992 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.992    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X36Y181        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.179 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.179    addf0/operator/ltOp_carry__2_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.306 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.271     5.577    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X36Y183        LUT2 (Prop_lut2_I0_O)        0.136     5.713 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.713    addf0/operator/ps_c1_reg[3][0]
    SLICE_X36Y183        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.232     5.945 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.341     6.286    addf0/operator/RightShifterComponent/O[1]
    SLICE_X37Y185        LUT4 (Prop_lut4_I0_O)        0.118     6.404 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.176     6.580    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X37Y184        LUT5 (Prop_lut5_I0_O)        0.043     6.623 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.322     6.945    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X37Y184        LUT3 (Prop_lut3_I1_O)        0.043     6.988 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.309     7.296    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X39Y185        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.150     7.150 r  
                                                      0.000     7.150 r  clk (IN)
                         net (fo=2267, unset)         0.483     7.633    addf0/operator/RightShifterComponent/clk
    SLICE_X39Y185        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     7.633    
                         clock uncertainty           -0.035     7.597    
    SLICE_X39Y185        FDRE (Setup_fdre_C_R)       -0.295     7.302    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.302    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.006    




