DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "ptrh_io"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 149,0
)
(Instance
name "ptrh_hold_D1"
duLibraryName "idx_fpga_lib"
duName "ptrh_hold"
elements [
]
mwi 0
uid 535,0
)
(Instance
name "ptrh_hold_D2"
duLibraryName "idx_fpga_lib"
duName "ptrh_hold"
elements [
]
mwi 0
uid 1371,0
)
(Instance
name "dprams"
duLibraryName "idx_fpga_lib"
duName "ptrh_dprams"
elements [
]
mwi 0
uid 1439,0
)
(Instance
name "ptrh_acq"
duLibraryName "idx_fpga_lib"
duName "ptrh_acquire"
elements [
]
mwi 0
uid 1837,0
)
(Instance
name "ptrh_addr_dec"
duLibraryName "idx_fpga_lib"
duName "ptrh_addr"
elements [
(GiElement
name "BASE_ADDR"
type "unsigned(15 DOWNTO 0)"
value "BASE_ADDR"
)
]
mwi 0
uid 2049,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh"
)
(vvPair
variable "date"
value "04/19/2011"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "19"
)
(vvPair
variable "entity_name"
value "ptrh"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "ptrh"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.6b\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:14:54"
)
(vvPair
variable "unit"
value "ptrh"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,52000,90000,53000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,52000,82000,53000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,48000,94000,49000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "90200,48000,93200,49000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,50000,90000,51000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,50000,83200,51000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,50000,73000,51000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,50000,71300,51000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,49000,110000,53000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "90200,49200,99400,50200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,48000,110000,49000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,48000,97400,49000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,48000,90000,50000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "76150,48500,82850,49500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,51000,73000,52000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,51000,71300,52000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,52000,73000,53000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,52000,71900,53000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,51000,90000,52000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,51000,82000,52000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "69000,48000,110000,53000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 149,0
optionalChildren [
*13 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,22625,14000,23375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "arial,8,0"
)
xt "15000,22500,17600,23500"
st "ExpRd"
blo "15000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
)
)
)
*14 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,23625,14000,24375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "15000,23500,17600,24500"
st "ExpWr"
blo "15000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
)
)
)
*15 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,24625,14000,25375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "arial,8,0"
)
xt "15000,24500,17800,25500"
st "ExpAck"
blo "15000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
)
)
)
*16 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,25625,14000,26375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
font "arial,8,0"
)
xt "15000,25500,17000,26500"
st "F8M"
blo "15000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
)
)
)
*17 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,23625,27750,24375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
font "arial,8,0"
)
xt "23700,23500,26000,24500"
st "RdEn"
ju 2
blo "26000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
)
)
)
*18 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,24625,27750,25375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
font "arial,8,0"
)
xt "23700,24500,26000,25500"
st "WrEn"
ju 2
blo "26000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
)
)
)
*19 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,26625,27750,27375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
font "arial,8,0"
)
xt "23800,26500,26000,27500"
st "BdEn"
ju 2
blo "26000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 150,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,20000,27000,29000"
)
oxt "26000,22000,39000,31000"
ttg (MlTextGroup
uid 151,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*20 (Text
uid 152,0
va (VaSet
font "arial,8,1"
)
xt "17850,24000,23150,25000"
st "idx_fpga_lib"
blo "17850,24800"
tm "BdLibraryNameMgr"
)
*21 (Text
uid 153,0
va (VaSet
font "arial,8,1"
)
xt "17850,25000,22150,26000"
st "subbus_io"
blo "17850,25800"
tm "CptNameMgr"
)
*22 (Text
uid 154,0
va (VaSet
font "arial,8,1"
)
xt "17850,26000,20950,27000"
st "ptrh_io"
blo "17850,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 155,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 156,0
text (MLText
uid 157,0
va (VaSet
font "Courier New,8,0"
)
xt "19500,20000,19500,20000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 158,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,27250,15750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*23 (PortIoIn
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "5000,31625,6500,32375"
)
(Line
uid 180,0
sl 0
ro 270
xt "6500,32000,7000,32000"
pts [
"6500,32000"
"7000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "arial,8,0"
)
xt "2000,31500,4000,32500"
st "Addr"
ju 2
blo "4000,32300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 183,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
declText (MLText
uid 184,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,43000,2800"
st "Addr    : std_logic_vector(15 DOWNTO 0)
"
)
)
*25 (Net
uid 193,0
decl (Decl
n "BdEn"
t "std_ulogic"
o 10
suid 4,0
)
declText (MLText
uid 194,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,37000,11000"
st "SIGNAL BdEn    : std_ulogic
"
)
)
*26 (Net
uid 201,0
decl (Decl
n "rst"
t "std_ulogic"
o 5
suid 5,0
)
declText (MLText
uid 202,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,33500,6000"
st "rst     : std_ulogic
"
)
)
*27 (PortIoIn
uid 207,0
shape (CompositeShape
uid 208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 209,0
sl 0
ro 270
xt "87000,35625,88500,36375"
)
(Line
uid 210,0
sl 0
ro 270
xt "88500,36000,89000,36000"
pts [
"88500,36000"
"89000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 212,0
va (VaSet
font "arial,8,0"
)
xt "84700,35500,86000,36500"
st "rst"
ju 2
blo "86000,36300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 213,0
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 6,0
)
declText (MLText
uid 214,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,33500,5200"
st "F8M     : std_ulogic
"
)
)
*29 (PortIoIn
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "5000,25625,6500,26375"
)
(Line
uid 222,0
sl 0
ro 270
xt "6500,26000,7000,26000"
pts [
"6500,26000"
"7000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
font "arial,8,0"
)
xt "2000,25500,4000,26500"
st "F8M"
ju 2
blo "4000,26300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 225,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 7,0
)
declText (MLText
uid 226,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,33500,4400"
st "ExpWr   : std_ulogic
"
)
)
*31 (PortIoIn
uid 231,0
shape (CompositeShape
uid 232,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 233,0
sl 0
ro 270
xt "5000,23625,6500,24375"
)
(Line
uid 234,0
sl 0
ro 270
xt "6500,24000,7000,24000"
pts [
"6500,24000"
"7000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 235,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 236,0
va (VaSet
font "arial,8,0"
)
xt "1400,23500,4000,24500"
st "ExpWr"
ju 2
blo "4000,24300"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 237,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 8,0
)
declText (MLText
uid 238,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,33500,3600"
st "ExpRd   : std_ulogic
"
)
)
*33 (PortIoIn
uid 243,0
shape (CompositeShape
uid 244,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 245,0
sl 0
ro 270
xt "5000,22625,6500,23375"
)
(Line
uid 246,0
sl 0
ro 270
xt "6500,23000,7000,23000"
pts [
"6500,23000"
"7000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 247,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248,0
va (VaSet
font "arial,8,0"
)
xt "1400,22500,4000,23500"
st "ExpRd"
ju 2
blo "4000,23300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 249,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 6
suid 9,0
)
declText (MLText
uid 250,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,33500,6800"
st "ExpAck  : std_ulogic
"
)
)
*35 (PortIoOut
uid 255,0
shape (CompositeShape
uid 256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 257,0
sl 0
ro 90
xt "5000,24625,6500,25375"
)
(Line
uid 258,0
sl 0
ro 90
xt "6500,25000,7000,25000"
pts [
"7000,25000"
"6500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 259,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260,0
va (VaSet
font "arial,8,0"
)
xt "1200,24500,4000,25500"
st "ExpAck"
ju 2
blo "4000,25300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 283,0
decl (Decl
n "RdEn"
t "std_ulogic"
o 12
suid 11,0
)
declText (MLText
uid 284,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,37000,12600"
st "SIGNAL RdEn    : std_ulogic
"
)
)
*37 (SaComponent
uid 535,0
optionalChildren [
*38 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,44625,38000,45375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
font "arial,8,0"
)
xt "39000,44500,41000,45500"
st "F8M"
blo "39000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*39 (CptPort
uid 527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 528,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,43625,53750,44375"
)
tg (CPTG
uid 529,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 530,0
va (VaSet
font "arial,8,0"
)
xt "50200,43500,52000,44500"
st "hold"
ju 2
blo "52000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hold"
t "std_logic"
o 5
suid 4,0
)
)
)
*40 (CptPort
uid 531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 532,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,41625,38000,42375"
)
tg (CPTG
uid 533,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 534,0
va (VaSet
font "arial,8,0"
)
xt "39000,41500,41300,42500"
st "RdEn"
blo "39000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*41 (CptPort
uid 545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,42625,38000,43375"
)
tg (CPTG
uid 547,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 548,0
va (VaSet
font "arial,8,0"
)
xt "39000,42500,40700,43500"
st "En0"
blo "39000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "En0"
t "std_logic"
o 1
)
)
)
*42 (CptPort
uid 549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,43625,38000,44375"
)
tg (CPTG
uid 551,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 552,0
va (VaSet
font "arial,8,0"
)
xt "39000,43500,40700,44500"
st "En1"
blo "39000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "En1"
t "std_logic"
o 2
)
)
)
]
shape (Rectangle
uid 536,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "38000,41000,53000,47000"
)
oxt "15000,6000,23000,13000"
ttg (MlTextGroup
uid 537,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 538,0
va (VaSet
font "arial,8,1"
)
xt "43350,43500,48650,44500"
st "idx_fpga_lib"
blo "43350,44300"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 539,0
va (VaSet
font "arial,8,1"
)
xt "43350,44500,47450,45500"
st "ptrh_hold"
blo "43350,45300"
tm "CptNameMgr"
)
*45 (Text
uid 540,0
va (VaSet
font "arial,8,1"
)
xt "43350,45500,49250,46500"
st "ptrh_hold_D1"
blo "43350,46300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 541,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 542,0
text (MLText
uid 543,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,41300,18000,41300"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 544,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,45250,39750,46750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*46 (Net
uid 674,0
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 28,0
)
declText (MLText
uid 675,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,43000,7600"
st "rData   : std_logic_vector(15 DOWNTO 0)
"
)
)
*47 (Net
uid 1230,0
decl (Decl
n "RegEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 13
suid 30,0
)
declText (MLText
uid 1231,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,47000,13400"
st "SIGNAL RegEn   : std_logic_vector(12 DOWNTO 0)
"
)
)
*48 (Net
uid 1305,0
decl (Decl
n "hold_D1"
t "std_ulogic"
o 15
suid 32,0
)
declText (MLText
uid 1306,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,37000,15000"
st "SIGNAL hold_D1 : std_ulogic
"
)
)
*49 (Net
uid 1315,0
decl (Decl
n "hold_D2"
t "std_ulogic"
o 16
suid 33,0
)
declText (MLText
uid 1316,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,37000,15800"
st "SIGNAL hold_D2 : std_ulogic
"
)
)
*50 (SaComponent
uid 1371,0
optionalChildren [
*51 (CptPort
uid 1351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,49625,38000,50375"
)
tg (CPTG
uid 1353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1354,0
va (VaSet
font "arial,8,0"
)
xt "39000,49500,40700,50500"
st "En0"
blo "39000,50300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "En0"
t "std_logic"
o 1
suid 1,0
)
)
)
*52 (CptPort
uid 1355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,50625,38000,51375"
)
tg (CPTG
uid 1357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1358,0
va (VaSet
font "arial,8,0"
)
xt "39000,50500,40700,51500"
st "En1"
blo "39000,51300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "En1"
t "std_logic"
o 2
suid 2,0
)
)
)
*53 (CptPort
uid 1359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,51625,38000,52375"
)
tg (CPTG
uid 1361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1362,0
va (VaSet
font "arial,8,0"
)
xt "39000,51500,41000,52500"
st "F8M"
blo "39000,52300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*54 (CptPort
uid 1363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,50625,53750,51375"
)
tg (CPTG
uid 1365,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1366,0
va (VaSet
font "arial,8,0"
)
xt "50200,50500,52000,51500"
st "hold"
ju 2
blo "52000,51300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "hold"
t "std_logic"
o 5
suid 4,0
i "'0'"
)
)
)
*55 (CptPort
uid 1367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,48625,38000,49375"
)
tg (CPTG
uid 1369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1370,0
va (VaSet
font "arial,8,0"
)
xt "39000,48500,41300,49500"
st "RdEn"
blo "39000,49300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "RdEn"
t "std_ulogic"
o 4
suid 5,0
)
)
)
]
shape (Rectangle
uid 1372,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "38000,48000,53000,54000"
)
oxt "15000,20000,30000,26000"
ttg (MlTextGroup
uid 1373,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 1374,0
va (VaSet
font "arial,8,1"
)
xt "43350,50500,48650,51500"
st "idx_fpga_lib"
blo "43350,51300"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 1375,0
va (VaSet
font "arial,8,1"
)
xt "43350,51500,47450,52500"
st "ptrh_hold"
blo "43350,52300"
tm "CptNameMgr"
)
*58 (Text
uid 1376,0
va (VaSet
font "arial,8,1"
)
xt "43350,52500,49250,53500"
st "ptrh_hold_D2"
blo "43350,53300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1377,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1378,0
text (MLText
uid 1379,0
va (VaSet
font "Courier New,8,0"
)
xt "-3000,18800,-3000,18800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1380,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,52250,39750,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*59 (Net
uid 1391,0
lang 10
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 17
suid 34,0
)
declText (MLText
uid 1392,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,47000,16600"
st "SIGNAL wData   : std_logic_vector(23 DOWNTO 0)
"
)
)
*60 (SaComponent
uid 1439,0
optionalChildren [
*61 (CptPort
uid 1407,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1408,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,33625,62000,34375"
)
tg (CPTG
uid 1409,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1410,0
va (VaSet
font "arial,8,0"
)
xt "63000,33500,65000,34500"
st "F8M"
blo "63000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 1
suid 9,0
)
)
)
*62 (CptPort
uid 1411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1412,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,34625,62000,35375"
)
tg (CPTG
uid 1413,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1414,0
va (VaSet
font "arial,8,0"
)
xt "63000,34500,66200,35500"
st "hold_D1"
blo "63000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "hold_D1"
t "std_ulogic"
o 5
suid 10,0
)
)
)
*63 (CptPort
uid 1415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1416,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,35625,62000,36375"
)
tg (CPTG
uid 1417,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1418,0
va (VaSet
font "arial,8,0"
)
xt "63000,35500,66200,36500"
st "hold_D2"
blo "63000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "hold_D2"
t "std_ulogic"
o 6
suid 11,0
)
)
)
*64 (CptPort
uid 1423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1424,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,31625,62000,32375"
)
tg (CPTG
uid 1425,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1426,0
va (VaSet
font "arial,8,0"
)
xt "63000,31500,65300,32500"
st "RdEn"
blo "63000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_ulogic"
o 2
suid 13,0
)
)
)
*65 (CptPort
uid 1427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1428,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,32625,62000,33375"
)
tg (CPTG
uid 1429,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1430,0
va (VaSet
font "arial,8,0"
)
xt "63000,32500,65800,33500"
st "RegEn"
blo "63000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "RegEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 3
suid 14,0
)
)
)
*66 (CptPort
uid 1431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1432,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,30625,79750,31375"
)
tg (CPTG
uid 1433,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1434,0
va (VaSet
font "arial,8,0"
)
xt "75500,30500,78000,31500"
st "wData"
ju 2
blo "78000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 7
suid 15,0
)
)
)
*67 (CptPort
uid 1435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1436,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,31625,79750,32375"
)
tg (CPTG
uid 1437,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1438,0
va (VaSet
font "arial,8,0"
)
xt "75700,31500,78000,32500"
st "WrEn"
ju 2
blo "78000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 4
suid 16,0
)
)
)
*68 (CptPort
uid 1492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,32625,79750,33375"
)
tg (CPTG
uid 1494,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1495,0
va (VaSet
font "arial,8,0"
)
xt "76300,32500,78000,33500"
st "Full"
ju 2
blo "78000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Full"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 8
suid 17,0
)
)
)
*69 (CptPort
uid 2003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2004,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,30625,62000,31375"
)
tg (CPTG
uid 2005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2006,0
va (VaSet
font "arial,8,0"
)
xt "63000,30500,65300,31500"
st "rData"
blo "63000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
)
)
)
]
shape (Rectangle
uid 1440,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "62000,30000,79000,38000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1441,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 1442,0
va (VaSet
font "arial,8,1"
)
xt "67200,31000,72500,32000"
st "idx_fpga_lib"
blo "67200,31800"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 1443,0
va (VaSet
font "arial,8,1"
)
xt "67200,32000,72800,33000"
st "ptrh_dprams"
blo "67200,32800"
tm "CptNameMgr"
)
*72 (Text
uid 1444,0
va (VaSet
font "arial,8,1"
)
xt "67200,33000,70400,34000"
st "dprams"
blo "67200,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1445,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1446,0
text (MLText
uid 1447,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,31000,42000,31000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1448,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "62250,36250,63750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*73 (Net
uid 1498,0
lang 10
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 14
suid 36,0
)
declText (MLText
uid 1499,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,47500,14200"
st "SIGNAL WrEn    : std_ulogic_vector(12 DOWNTO 0)
"
)
)
*74 (Net
uid 1506,0
lang 10
decl (Decl
n "Full"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 11
suid 37,0
)
declText (MLText
uid 1507,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,47500,11800"
st "SIGNAL Full    : std_ulogic_vector(12 DOWNTO 0)
"
)
)
*75 (Net
uid 1701,0
decl (Decl
n "scl"
t "std_logic"
o 8
suid 42,0
)
declText (MLText
uid 1702,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,32500,8400"
st "scl     : std_logic
"
)
)
*76 (Net
uid 1703,0
decl (Decl
n "sda"
t "std_logic"
o 9
suid 43,0
)
declText (MLText
uid 1704,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,32500,9200"
st "sda     : std_logic
"
)
)
*77 (SaComponent
uid 1837,0
optionalChildren [
*78 (CptPort
uid 1813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,32625,93000,33375"
)
tg (CPTG
uid 1815,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1816,0
va (VaSet
font "arial,8,0"
)
xt "94000,32500,95700,33500"
st "Full"
blo "94000,33300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "Full"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 2
suid 16,0
)
)
)
*79 (CptPort
uid 1817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,35625,93000,36375"
)
tg (CPTG
uid 1819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1820,0
va (VaSet
font "arial,8,0"
)
xt "94000,35500,95300,36500"
st "rst"
blo "94000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 17,0
)
)
)
*80 (CptPort
uid 1821,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1993,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,31625,104750,32375"
)
tg (CPTG
uid 1823,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1824,0
va (VaSet
font "arial,8,0"
)
xt "101600,31500,103000,32500"
st "scl"
ju 2
blo "103000,32300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic"
o 6
suid 18,0
)
)
)
*81 (CptPort
uid 1825,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,33625,104750,34375"
)
tg (CPTG
uid 1827,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1828,0
va (VaSet
font "arial,8,0"
)
xt "101400,33500,103000,34500"
st "sda"
ju 2
blo "103000,34300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 7
suid 19,0
)
)
)
*82 (CptPort
uid 1829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1830,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,30625,93000,31375"
)
tg (CPTG
uid 1831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1832,0
va (VaSet
font "arial,8,0"
)
xt "94000,30500,96500,31500"
st "wData"
blo "94000,31300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 5
suid 20,0
)
)
)
*83 (CptPort
uid 1833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1834,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,31625,93000,32375"
)
tg (CPTG
uid 1835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1836,0
va (VaSet
font "arial,8,0"
)
xt "94000,31500,96300,32500"
st "WrEn"
blo "94000,32300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 4
suid 21,0
)
)
)
*84 (CptPort
uid 2084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2085,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,34625,93000,35375"
)
tg (CPTG
uid 2086,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2087,0
va (VaSet
font "arial,8,0"
)
xt "94000,34500,96000,35500"
st "F8M"
blo "94000,35300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 1
suid 22,0
)
)
)
]
shape (Rectangle
uid 1838,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "93000,29000,104000,39000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1839,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 1840,0
va (VaSet
font "arial,8,1"
)
xt "97250,35000,102550,36000"
st "idx_fpga_lib"
blo "97250,35800"
tm "BdLibraryNameMgr"
)
*86 (Text
uid 1841,0
va (VaSet
font "arial,8,1"
)
xt "97250,36000,102750,37000"
st "ptrh_acquire"
blo "97250,36800"
tm "CptNameMgr"
)
*87 (Text
uid 1842,0
va (VaSet
font "arial,8,1"
)
xt "97250,37000,100950,38000"
st "ptrh_acq"
blo "97250,37800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1843,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1844,0
text (MLText
uid 1845,0
va (VaSet
font "Courier New,8,0"
)
xt "73000,30000,73000,30000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1846,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "93250,37250,94750,38750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*88 (PortIoOut
uid 1909,0
shape (CompositeShape
uid 1910,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1911,0
sl 0
ro 90
xt "54000,30625,55500,31375"
)
(Line
uid 1912,0
sl 0
ro 90
xt "55500,31000,56000,31000"
pts [
"56000,31000"
"55500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1913,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1914,0
va (VaSet
font "arial,8,0"
)
xt "50700,30500,53000,31500"
st "rData"
ju 2
blo "53000,31300"
tm "WireNameMgr"
)
)
)
*89 (PortIoInOut
uid 1958,0
shape (CompositeShape
uid 1959,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1960,0
sl 0
xt "105500,33625,107000,34375"
)
(Line
uid 1961,0
sl 0
xt "105000,34000,105500,34000"
pts [
"105000,34000"
"105500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1962,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1963,0
va (VaSet
font "arial,8,0"
)
xt "108000,33500,109600,34500"
st "sda"
blo "108000,34300"
tm "WireNameMgr"
)
)
)
*90 (PortIoInOut
uid 1964,0
shape (CompositeShape
uid 1965,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1966,0
sl 0
xt "105500,31625,107000,32375"
)
(Line
uid 1967,0
sl 0
xt "105000,32000,105500,32000"
pts [
"105000,32000"
"105500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1968,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1969,0
va (VaSet
font "arial,8,0"
)
xt "108000,31500,109400,32500"
st "scl"
blo "108000,32300"
tm "WireNameMgr"
)
)
)
*91 (SaComponent
uid 2049,0
optionalChildren [
*92 (CptPort
uid 2037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2038,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,31625,14000,32375"
)
tg (CPTG
uid 2039,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2040,0
va (VaSet
font "arial,8,0"
)
xt "13500,31500,18500,32500"
st "Addr : (15:0)"
blo "13500,32300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*93 (CptPort
uid 2041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2042,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,30625,28750,31375"
)
tg (CPTG
uid 2043,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2044,0
va (VaSet
font "arial,8,0"
)
xt "24800,30500,27000,31500"
st "BdEn"
ju 2
blo "27000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BdEn"
t "std_ulogic"
o 2
)
)
)
*94 (CptPort
uid 2045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2046,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,32625,28750,33375"
)
tg (CPTG
uid 2047,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2048,0
va (VaSet
font "arial,8,0"
)
xt "22700,32500,28500,33500"
st "RegEn : (12:0)"
ju 2
blo "28500,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RegEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 3
)
)
)
]
shape (Rectangle
uid 2050,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,30000,28000,36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2051,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 2052,0
va (VaSet
font "arial,8,1"
)
xt "16350,32500,21650,33500"
st "idx_fpga_lib"
blo "16350,33300"
tm "BdLibraryNameMgr"
)
*96 (Text
uid 2053,0
va (VaSet
font "arial,8,1"
)
xt "16350,33500,20450,34500"
st "ptrh_addr"
blo "16350,34300"
tm "CptNameMgr"
)
*97 (Text
uid 2054,0
va (VaSet
font "arial,8,1"
)
xt "16350,34500,22550,35500"
st "ptrh_addr_dec"
blo "16350,35300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2055,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2056,0
text (MLText
uid 2057,0
va (VaSet
font "Courier New,8,0"
)
xt "3000,38200,31000,39000"
st "BASE_ADDR = BASE_ADDR    ( unsigned(15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "unsigned(15 DOWNTO 0)"
value "BASE_ADDR"
)
]
)
viewicon (ZoomableIcon
uid 2058,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,34250,15750,35750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*98 (Wire
uid 171,0
shape (OrthoPolyLine
uid 172,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,32000,13250,32000"
pts [
"7000,32000"
"13250,32000"
]
)
start &23
end &92
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,31000,11000,32000"
st "Addr"
blo "9000,31800"
tm "WireNameMgr"
)
)
on &24
)
*99 (Wire
uid 195,0
shape (OrthoPolyLine
uid 196,0
va (VaSet
vasetType 3
)
xt "27750,27000,31000,31000"
pts [
"28750,31000"
"31000,31000"
"31000,27000"
"27750,27000"
]
)
start &93
end &19
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 200,0
va (VaSet
font "arial,8,0"
)
xt "30000,30000,32200,31000"
st "BdEn"
blo "30000,30800"
tm "WireNameMgr"
)
)
on &25
)
*100 (Wire
uid 203,0
shape (OrthoPolyLine
uid 204,0
va (VaSet
vasetType 3
)
xt "89000,36000,92250,36000"
pts [
"89000,36000"
"92250,36000"
]
)
start &27
end &79
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "91000,35000,92300,36000"
st "rst"
blo "91000,35800"
tm "WireNameMgr"
)
)
on &26
)
*101 (Wire
uid 215,0
optionalChildren [
*102 (BdJunction
uid 1496,0
ps "OnConnectorStrategy"
shape (Circle
uid 1497,0
va (VaSet
vasetType 1
)
xt "10600,25600,11400,26400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 216,0
va (VaSet
vasetType 3
)
xt "7000,26000,13250,26000"
pts [
"7000,26000"
"13250,26000"
]
)
start &29
end &16
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,25000,11000,26000"
st "F8M"
blo "9000,25800"
tm "WireNameMgr"
)
)
on &28
)
*103 (Wire
uid 227,0
shape (OrthoPolyLine
uid 228,0
va (VaSet
vasetType 3
)
xt "7000,24000,13250,24000"
pts [
"7000,24000"
"13250,24000"
]
)
start &31
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,23000,11600,24000"
st "ExpWr"
blo "9000,23800"
tm "WireNameMgr"
)
)
on &30
)
*104 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "7000,23000,13250,23000"
pts [
"7000,23000"
"13250,23000"
]
)
start &33
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 242,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,22000,11600,23000"
st "ExpRd"
blo "9000,22800"
tm "WireNameMgr"
)
)
on &32
)
*105 (Wire
uid 251,0
shape (OrthoPolyLine
uid 252,0
va (VaSet
vasetType 3
)
xt "7000,25000,13250,25000"
pts [
"13250,25000"
"7000,25000"
]
)
start &15
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 254,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37750,15000,40550,16000"
st "ExpAck"
blo "37750,15800"
tm "WireNameMgr"
)
)
on &34
)
*106 (Wire
uid 1204,0
shape (OrthoPolyLine
uid 1205,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,31000,61250,31000"
pts [
"56000,31000"
"61250,31000"
]
)
start &88
end &69
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1209,0
va (VaSet
font "arial,8,0"
)
xt "58750,30000,61050,31000"
st "rData"
blo "58750,30800"
tm "WireNameMgr"
)
)
on &46
)
*107 (Wire
uid 1212,0
optionalChildren [
*108 (BdJunction
uid 1585,0
ps "OnConnectorStrategy"
shape (Circle
uid 1586,0
va (VaSet
vasetType 1
)
xt "34600,31600,35400,32400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1213,0
va (VaSet
vasetType 3
)
xt "27750,24000,61250,32000"
pts [
"27750,24000"
"35000,24000"
"35000,32000"
"61250,32000"
]
)
start &17
end &64
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1217,0
va (VaSet
font "arial,8,0"
)
xt "29750,23000,32050,24000"
st "RdEn"
blo "29750,23800"
tm "WireNameMgr"
)
)
on &36
)
*109 (Wire
uid 1222,0
optionalChildren [
*110 (BdJunction
uid 1599,0
ps "OnConnectorStrategy"
shape (Circle
uid 1600,0
va (VaSet
vasetType 1
)
xt "29600,32600,30400,33400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1223,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28750,33000,61250,33000"
pts [
"28750,33000"
"45000,33000"
"61250,33000"
]
)
start &94
end &65
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1229,0
va (VaSet
font "arial,8,0"
)
xt "31000,32000,36800,33000"
st "RegEn : (12:0)"
blo "31000,32800"
tm "WireNameMgr"
)
)
on &47
)
*111 (Wire
uid 1232,0
optionalChildren [
*112 (BdJunction
uid 1573,0
ps "OnConnectorStrategy"
shape (Circle
uid 1574,0
va (VaSet
vasetType 1
)
xt "33600,36600,34400,37400"
radius 400
)
)
*113 (BdJunction
uid 2092,0
ps "OnConnectorStrategy"
shape (Circle
uid 2093,0
va (VaSet
vasetType 1
)
xt "58600,33600,59400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1233,0
va (VaSet
vasetType 3
)
xt "11000,26000,61250,37000"
pts [
"11000,26000"
"11000,37000"
"55000,37000"
"55000,34000"
"61250,34000"
]
)
start &102
end &61
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1237,0
va (VaSet
font "arial,8,0"
)
xt "59000,33000,61000,34000"
st "F8M"
blo "59000,33800"
tm "WireNameMgr"
)
)
on &28
)
*114 (Wire
uid 1297,0
shape (OrthoPolyLine
uid 1298,0
va (VaSet
vasetType 3
)
xt "53750,35000,61250,44000"
pts [
"53750,44000"
"57000,44000"
"57000,35000"
"61250,35000"
]
)
start &39
end &62
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1304,0
va (VaSet
font "arial,8,0"
)
xt "54000,43000,57200,44000"
st "hold_D1"
blo "54000,43800"
tm "WireNameMgr"
)
)
on &48
)
*115 (Wire
uid 1307,0
shape (OrthoPolyLine
uid 1308,0
va (VaSet
vasetType 3
)
xt "53750,36000,61250,51000"
pts [
"53750,51000"
"58000,51000"
"58000,36000"
"61250,36000"
]
)
start &54
end &63
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1314,0
va (VaSet
font "arial,8,0"
)
xt "54000,50000,57200,51000"
st "hold_D2"
blo "54000,50800"
tm "WireNameMgr"
)
)
on &49
)
*116 (Wire
uid 1383,0
shape (OrthoPolyLine
uid 1384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79750,31000,92250,31000"
pts [
"92250,31000"
"79750,31000"
]
)
start &82
end &66
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1390,0
va (VaSet
font "arial,8,0"
)
xt "81000,30000,86500,31000"
st "wData : (23:0)"
blo "81000,30800"
tm "WireNameMgr"
)
)
on &59
)
*117 (Wire
uid 1500,0
shape (OrthoPolyLine
uid 1501,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79750,32000,92250,32000"
pts [
"79750,32000"
"92250,32000"
]
)
start &67
end &83
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1505,0
va (VaSet
font "arial,8,0"
)
xt "81000,31000,86300,32000"
st "WrEn : (12:0)"
blo "81000,31800"
tm "WireNameMgr"
)
)
on &73
)
*118 (Wire
uid 1508,0
shape (OrthoPolyLine
uid 1509,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79750,33000,92250,33000"
pts [
"79750,33000"
"92250,33000"
]
)
start &68
end &78
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1513,0
va (VaSet
font "arial,8,0"
)
xt "81000,32000,85700,33000"
st "Full : (12:0)"
blo "81000,32800"
tm "WireNameMgr"
)
)
on &74
)
*119 (Wire
uid 1569,0
optionalChildren [
*120 (BdJunction
uid 1579,0
ps "OnConnectorStrategy"
shape (Circle
uid 1580,0
va (VaSet
vasetType 1
)
xt "33600,44600,34400,45400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1570,0
va (VaSet
vasetType 3
)
xt "34000,37000,37250,52000"
pts [
"34000,37000"
"34000,52000"
"37250,52000"
]
)
start &112
end &53
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1572,0
va (VaSet
font "arial,8,0"
)
xt "34250,51000,36250,52000"
st "F8M"
blo "34250,51800"
tm "WireNameMgr"
)
)
on &28
)
*121 (Wire
uid 1575,0
shape (OrthoPolyLine
uid 1576,0
va (VaSet
vasetType 3
)
xt "34000,45000,37250,45000"
pts [
"37250,45000"
"34000,45000"
]
)
start &38
end &120
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1578,0
va (VaSet
font "arial,8,0"
)
xt "35000,44000,37000,45000"
st "F8M"
blo "35000,44800"
tm "WireNameMgr"
)
)
on &28
)
*122 (Wire
uid 1581,0
optionalChildren [
*123 (BdJunction
uid 1591,0
ps "OnConnectorStrategy"
shape (Circle
uid 1592,0
va (VaSet
vasetType 1
)
xt "34600,41600,35400,42400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1582,0
va (VaSet
vasetType 3
)
xt "35000,32000,37250,42000"
pts [
"37250,42000"
"35000,42000"
"35000,32000"
]
)
start &40
end &108
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1584,0
va (VaSet
font "arial,8,0"
)
xt "35000,41000,37300,42000"
st "RdEn"
blo "35000,41800"
tm "WireNameMgr"
)
)
on &36
)
*124 (Wire
uid 1587,0
shape (OrthoPolyLine
uid 1588,0
va (VaSet
vasetType 3
)
xt "35000,42000,37250,49000"
pts [
"37250,49000"
"35000,49000"
"35000,42000"
]
)
start &55
end &123
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1590,0
va (VaSet
font "arial,8,0"
)
xt "35000,48000,37300,49000"
st "RdEn"
blo "35000,48800"
tm "WireNameMgr"
)
)
on &36
)
*125 (Wire
uid 1593,0
optionalChildren [
*126 (Ripper
uid 1611,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"30000,49000"
"31000,50000"
]
uid 1612,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,49000,31000,50000"
)
)
*127 (Ripper
uid 1617,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"30000,50000"
"31000,51000"
]
uid 1618,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,50000,31000,51000"
)
)
*128 (Ripper
uid 1623,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"30000,43000"
"31000,44000"
]
uid 1624,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,43000,31000,44000"
)
)
*129 (Ripper
uid 1629,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"30000,42000"
"31000,43000"
]
uid 1630,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,42000,31000,43000"
)
)
]
shape (OrthoPolyLine
uid 1594,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,33000,30000,55000"
pts [
"30000,33000"
"30000,55000"
]
)
start &110
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1598,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "29000,51000,30000,53800"
st "RegEn"
blo "29800,53800"
tm "WireNameMgr"
)
)
on &47
)
*130 (Wire
uid 1607,0
shape (OrthoPolyLine
uid 1608,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,50000,37250,50000"
pts [
"37250,50000"
"31000,50000"
]
)
start &51
end &126
sat 32
eat 32
sty 1
sl "(11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1610,0
va (VaSet
font "arial,8,0"
)
xt "32000,49000,36200,50000"
st "RegEn(11)"
blo "32000,49800"
tm "WireNameMgr"
)
)
on &47
)
*131 (Wire
uid 1613,0
shape (OrthoPolyLine
uid 1614,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,51000,37250,51000"
pts [
"37250,51000"
"31000,51000"
]
)
start &52
end &127
sat 32
eat 32
sty 1
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1616,0
va (VaSet
font "arial,8,0"
)
xt "32000,50000,36200,51000"
st "RegEn(12)"
blo "32000,50800"
tm "WireNameMgr"
)
)
on &47
)
*132 (Wire
uid 1619,0
shape (OrthoPolyLine
uid 1620,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,44000,37250,44000"
pts [
"37250,44000"
"31000,44000"
]
)
start &42
end &128
sat 32
eat 32
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1622,0
va (VaSet
font "arial,8,0"
)
xt "32000,43000,36200,44000"
st "RegEn(10)"
blo "32000,43800"
tm "WireNameMgr"
)
)
on &47
)
*133 (Wire
uid 1625,0
shape (OrthoPolyLine
uid 1626,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,43000,37250,43000"
pts [
"37250,43000"
"31000,43000"
]
)
start &41
end &129
sat 32
eat 32
sty 1
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1628,0
va (VaSet
font "arial,8,0"
)
xt "32000,42000,35800,43000"
st "RegEn(9)"
blo "32000,42800"
tm "WireNameMgr"
)
)
on &47
)
*134 (Wire
uid 1675,0
shape (OrthoPolyLine
uid 1676,0
va (VaSet
vasetType 3
)
xt "104750,32000,105000,32000"
pts [
"104750,32000"
"105000,32000"
"105000,32000"
]
)
start &80
end &90
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1680,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "107000,31000,108400,32000"
st "scl"
blo "107000,31800"
tm "WireNameMgr"
)
)
on &75
)
*135 (Wire
uid 1689,0
shape (OrthoPolyLine
uid 1690,0
va (VaSet
vasetType 3
)
xt "104750,34000,105000,34000"
pts [
"104750,34000"
"105000,34000"
"105000,34000"
]
)
start &81
end &89
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1694,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "107000,33000,108600,34000"
st "sda"
blo "107000,33800"
tm "WireNameMgr"
)
)
on &76
)
*136 (Wire
uid 2088,0
shape (OrthoPolyLine
uid 2089,0
va (VaSet
vasetType 3
)
xt "59000,34000,92250,39000"
pts [
"92250,35000"
"83000,35000"
"83000,39000"
"59000,39000"
"59000,34000"
]
)
start &84
end &113
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2091,0
va (VaSet
font "arial,8,0"
)
xt "89250,34000,91250,35000"
st "F8M"
blo "89250,34800"
tm "WireNameMgr"
)
)
on &28
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *137 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*139 (MLText
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*141 (Text
uid 47,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*142 (MLText
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*143 (Text
uid 49,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*144 (MLText
uid 50,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*145 (Text
uid 51,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*146 (MLText
uid 52,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,22,1281,800"
viewArea "-1600,-1600,112486,66034"
cachedDiagramExtent "0,0,110000,55400"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2093,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*148 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*149 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*151 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*152 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*154 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*155 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*157 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*158 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*160 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*161 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*163 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*165 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*167 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,9200,27100,10200"
st "Diagram Signals:"
blo "20000,10000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 43,0
usingSuid 1
emptyRow *168 (LEmptyRow
)
uid 54,0
optionalChildren [
*169 (RefLabelRowHdr
)
*170 (TitleRowHdr
)
*171 (FilterRowHdr
)
*172 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*173 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*174 (GroupColHdr
tm "GroupColHdrMgr"
)
*175 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*176 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*177 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*178 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*179 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*180 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*181 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
)
uid 299,0
)
*182 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 10
suid 4,0
)
)
uid 301,0
)
*183 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 5
suid 5,0
)
)
uid 303,0
)
*184 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 6,0
)
)
uid 305,0
)
*185 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 7,0
)
)
uid 307,0
)
*186 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 8,0
)
)
uid 309,0
)
*187 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 6
suid 9,0
)
)
uid 311,0
)
*188 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 12
suid 11,0
)
)
uid 315,0
)
*189 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 28,0
)
)
uid 680,0
)
*190 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RegEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 13
suid 30,0
)
)
uid 1240,0
)
*191 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hold_D1"
t "std_ulogic"
o 15
suid 32,0
)
)
uid 1317,0
)
*192 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hold_D2"
t "std_ulogic"
o 16
suid 33,0
)
)
uid 1319,0
)
*193 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 17
suid 34,0
)
)
uid 1403,0
)
*194 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 14
suid 36,0
)
)
uid 1522,0
)
*195 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "Full"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 11
suid 37,0
)
)
uid 1524,0
)
*196 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic"
o 8
suid 42,0
)
)
uid 1707,0
)
*197 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 43,0
)
)
uid 1709,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*198 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *199 (MRCItem
litem &168
pos 17
dimension 20
)
uid 69,0
optionalChildren [
*200 (MRCItem
litem &169
pos 0
dimension 20
uid 70,0
)
*201 (MRCItem
litem &170
pos 1
dimension 23
uid 71,0
)
*202 (MRCItem
litem &171
pos 2
hidden 1
dimension 20
uid 72,0
)
*203 (MRCItem
litem &181
pos 0
dimension 20
uid 300,0
)
*204 (MRCItem
litem &182
pos 14
dimension 20
uid 302,0
)
*205 (MRCItem
litem &183
pos 1
dimension 20
uid 304,0
)
*206 (MRCItem
litem &184
pos 2
dimension 20
uid 306,0
)
*207 (MRCItem
litem &185
pos 3
dimension 20
uid 308,0
)
*208 (MRCItem
litem &186
pos 4
dimension 20
uid 310,0
)
*209 (MRCItem
litem &187
pos 16
dimension 20
uid 312,0
)
*210 (MRCItem
litem &188
pos 10
dimension 20
uid 316,0
)
*211 (MRCItem
litem &189
pos 15
dimension 20
uid 681,0
)
*212 (MRCItem
litem &190
pos 9
dimension 20
uid 1241,0
)
*213 (MRCItem
litem &191
pos 8
dimension 20
uid 1318,0
)
*214 (MRCItem
litem &192
pos 7
dimension 20
uid 1320,0
)
*215 (MRCItem
litem &193
pos 11
dimension 20
uid 1404,0
)
*216 (MRCItem
litem &194
pos 12
dimension 20
uid 1523,0
)
*217 (MRCItem
litem &195
pos 13
dimension 20
uid 1525,0
)
*218 (MRCItem
litem &196
pos 5
dimension 20
uid 1708,0
)
*219 (MRCItem
litem &197
pos 6
dimension 20
uid 1710,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*220 (MRCItem
litem &172
pos 0
dimension 20
uid 74,0
)
*221 (MRCItem
litem &174
pos 1
dimension 50
uid 75,0
)
*222 (MRCItem
litem &175
pos 2
dimension 100
uid 76,0
)
*223 (MRCItem
litem &176
pos 3
dimension 50
uid 77,0
)
*224 (MRCItem
litem &177
pos 4
dimension 100
uid 78,0
)
*225 (MRCItem
litem &178
pos 5
dimension 100
uid 79,0
)
*226 (MRCItem
litem &179
pos 6
dimension 50
uid 80,0
)
*227 (MRCItem
litem &180
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *228 (LEmptyRow
)
uid 83,0
optionalChildren [
*229 (RefLabelRowHdr
)
*230 (TitleRowHdr
)
*231 (FilterRowHdr
)
*232 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*233 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*234 (GroupColHdr
tm "GroupColHdrMgr"
)
*235 (NameColHdr
tm "GenericNameColHdrMgr"
)
*236 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*237 (InitColHdr
tm "GenericValueColHdrMgr"
)
*238 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*239 (EolColHdr
tm "GenericEolColHdrMgr"
)
*240 (LogGeneric
generic (GiElement
name "BASE_ADDR"
type "unsigned(15 DOWNTO 0)"
value "X\"0300\""
)
uid 2035,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*241 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *242 (MRCItem
litem &228
pos 1
dimension 20
)
uid 97,0
optionalChildren [
*243 (MRCItem
litem &229
pos 0
dimension 20
uid 98,0
)
*244 (MRCItem
litem &230
pos 1
dimension 23
uid 99,0
)
*245 (MRCItem
litem &231
pos 2
hidden 1
dimension 20
uid 100,0
)
*246 (MRCItem
litem &240
pos 0
dimension 20
uid 2036,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*247 (MRCItem
litem &232
pos 0
dimension 20
uid 102,0
)
*248 (MRCItem
litem &234
pos 1
dimension 50
uid 103,0
)
*249 (MRCItem
litem &235
pos 2
dimension 100
uid 104,0
)
*250 (MRCItem
litem &236
pos 3
dimension 100
uid 105,0
)
*251 (MRCItem
litem &237
pos 4
dimension 50
uid 106,0
)
*252 (MRCItem
litem &238
pos 5
dimension 50
uid 107,0
)
*253 (MRCItem
litem &239
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
