<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file p3050fg_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Dec 18 15:13:58 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o P3050FG_impl1.twr -gui -msgset C:/Firmware/P3050FG/promote.xml P3050FG_impl1.ncd P3050FG_impl1.prf 
Design file:     p3050fg_impl1.ncd
Preference file: p3050fg_impl1.prf
Device,speed:    LCMXO2-7000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "FCK" 80.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   84.175MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "FCK" 80.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.310ns (weighted slack = 0.620ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM1_read.count_725__i9  (from I_c -)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_1_6(ASIC)  (to FCK_c +)

   Delay:               3.734ns  (11.0% logic, 89.0% route), 1 logic levels.

 Constraint Details:

      3.734ns physical path delay SLICE_85 to RAM1/DAQ_RAM_0_0_1_6 meets
      6.250ns delay constraint less
      2.327ns skew and
     -0.121ns ADDR_SET requirement (totaling 4.044ns) by 0.310ns

 Physical Path Details:

      Data path SLICE_85 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C27B.CLK to     R18C27B.Q0 SLICE_85 (from I_c)
ROUTE        10     3.325     R18C27B.Q0 to *R_R13C13.ADB9 RAM1_read.count_9 (to FCK_c)
                  --------
                    3.734   (11.0% logic, 89.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.500       39.PADDI to    R21C20B.CLK FCK_c
REG_DEL     ---     0.409    R21C20B.CLK to     R21C20B.Q0 SLICE_156
ROUTE         9     2.107     R21C20B.Q0 to    R18C27B.CLK I_c
                  --------
                    8.148   (18.9% logic, 81.1% route), 2 logic levels.

      Destination Clock Path FCK to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.689       39.PADDI to *R_R13C13.CLKB FCK_c
                  --------
                    5.821   (19.4% logic, 80.6% route), 1 logic levels.


Passed: The following path meets requirements by 0.392ns (weighted slack = 0.784ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM2_read.count_727__i4  (from J_c -)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_1_6(ASIC)  (to FCK_c +)

   Delay:               2.980ns  (13.7% logic, 86.3% route), 1 logic levels.

 Constraint Details:

      2.980ns physical path delay SLICE_76 to RAM2/DAQ_RAM_0_0_1_6 meets
      6.250ns delay constraint less
      2.999ns skew and
     -0.121ns ADDR_SET requirement (totaling 3.372ns) by 0.392ns

 Physical Path Details:

      Data path SLICE_76 to RAM2/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30C.CLK to     R17C30C.Q1 SLICE_76 (from J_c)
ROUTE        10     2.571     R17C30C.Q1 to *R_R13C27.ADB4 RAM2_read.count_4 (to FCK_c)
                  --------
                    2.980   (13.7% logic, 86.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.500       39.PADDI to    R21C18D.CLK FCK_c
REG_DEL     ---     0.409    R21C18D.CLK to     R21C18D.Q0 SLICE_157
ROUTE         9     2.779     R21C18D.Q0 to    R17C30C.CLK J_c
                  --------
                    8.820   (17.5% logic, 82.5% route), 2 logic levels.

      Destination Clock Path FCK to RAM2/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.689       39.PADDI to *R_R13C27.CLKB FCK_c
                  --------
                    5.821   (19.4% logic, 80.6% route), 1 logic levels.


Passed: The following path meets requirements by 0.402ns (weighted slack = 0.804ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM2_read.count_727__i5  (from J_c -)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_4_3(ASIC)  (to FCK_c +)

   Delay:               2.970ns  (13.8% logic, 86.2% route), 1 logic levels.

 Constraint Details:

      2.970ns physical path delay SLICE_74 to RAM2/DAQ_RAM_0_0_4_3 meets
      6.250ns delay constraint less
      2.999ns skew and
     -0.121ns ADDR_SET requirement (totaling 3.372ns) by 0.402ns

 Physical Path Details:

      Data path SLICE_74 to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30D.CLK to     R17C30D.Q0 SLICE_74 (from J_c)
ROUTE        10     2.561     R17C30D.Q0 to *R_R20C36.ADB5 RAM2_read.count_5 (to FCK_c)
                  --------
                    2.970   (13.8% logic, 86.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.500       39.PADDI to    R21C18D.CLK FCK_c
REG_DEL     ---     0.409    R21C18D.CLK to     R21C18D.Q0 SLICE_157
ROUTE         9     2.779     R21C18D.Q0 to    R17C30D.CLK J_c
                  --------
                    8.820   (17.5% logic, 82.5% route), 2 logic levels.

      Destination Clock Path FCK to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.689       39.PADDI to *R_R20C36.CLKB FCK_c
                  --------
                    5.821   (19.4% logic, 80.6% route), 1 logic levels.


Passed: The following path meets requirements by 0.402ns (weighted slack = 0.804ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM2_read.count_727__i5  (from J_c -)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_5_2(ASIC)  (to FCK_c +)

   Delay:               2.970ns  (13.8% logic, 86.2% route), 1 logic levels.

 Constraint Details:

      2.970ns physical path delay SLICE_74 to RAM2/DAQ_RAM_0_0_5_2 meets
      6.250ns delay constraint less
      2.999ns skew and
     -0.121ns ADDR_SET requirement (totaling 3.372ns) by 0.402ns

 Physical Path Details:

      Data path SLICE_74 to RAM2/DAQ_RAM_0_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30D.CLK to     R17C30D.Q0 SLICE_74 (from J_c)
ROUTE        10     2.561     R17C30D.Q0 to *R_R20C33.ADB5 RAM2_read.count_5 (to FCK_c)
                  --------
                    2.970   (13.8% logic, 86.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.500       39.PADDI to    R21C18D.CLK FCK_c
REG_DEL     ---     0.409    R21C18D.CLK to     R21C18D.Q0 SLICE_157
ROUTE         9     2.779     R21C18D.Q0 to    R17C30D.CLK J_c
                  --------
                    8.820   (17.5% logic, 82.5% route), 2 logic levels.

      Destination Clock Path FCK to RAM2/DAQ_RAM_0_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.689       39.PADDI to *R_R20C33.CLKB FCK_c
                  --------
                    5.821   (19.4% logic, 80.6% route), 1 logic levels.


Passed: The following path meets requirements by 0.444ns (weighted slack = 0.888ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM1_read.count_725__i10  (from I_c -)
   Destination:    DP8KC      Port           RAM1/DAQ_RAM_0_0_1_6(ASIC)  (to FCK_c +)

   Delay:               3.600ns  (11.4% logic, 88.6% route), 1 logic levels.

 Constraint Details:

      3.600ns physical path delay SLICE_85 to RAM1/DAQ_RAM_0_0_1_6 meets
      6.250ns delay constraint less
      2.327ns skew and
     -0.121ns ADDR_SET requirement (totaling 4.044ns) by 0.444ns

 Physical Path Details:

      Data path SLICE_85 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C27B.CLK to     R18C27B.Q1 SLICE_85 (from I_c)
ROUTE        10     3.191     R18C27B.Q1 to *_R13C13.ADB10 RAM1_read.count_10 (to FCK_c)
                  --------
                    3.600   (11.4% logic, 88.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.500       39.PADDI to    R21C20B.CLK FCK_c
REG_DEL     ---     0.409    R21C20B.CLK to     R21C20B.Q0 SLICE_156
ROUTE         9     2.107     R21C20B.Q0 to    R18C27B.CLK I_c
                  --------
                    8.148   (18.9% logic, 81.1% route), 2 logic levels.

      Destination Clock Path FCK to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.689       39.PADDI to *R_R13C13.CLKB FCK_c
                  --------
                    5.821   (19.4% logic, 80.6% route), 1 logic levels.


Passed: The following path meets requirements by 0.504ns (weighted slack = 1.008ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM2_read.count_727__i6  (from J_c -)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_1_6(ASIC)  (to FCK_c +)

   Delay:               2.868ns  (14.3% logic, 85.7% route), 1 logic levels.

 Constraint Details:

      2.868ns physical path delay SLICE_74 to RAM2/DAQ_RAM_0_0_1_6 meets
      6.250ns delay constraint less
      2.999ns skew and
     -0.121ns ADDR_SET requirement (totaling 3.372ns) by 0.504ns

 Physical Path Details:

      Data path SLICE_74 to RAM2/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30D.CLK to     R17C30D.Q1 SLICE_74 (from J_c)
ROUTE        10     2.459     R17C30D.Q1 to *R_R13C27.ADB6 RAM2_read.count_6 (to FCK_c)
                  --------
                    2.868   (14.3% logic, 85.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.500       39.PADDI to    R21C18D.CLK FCK_c
REG_DEL     ---     0.409    R21C18D.CLK to     R21C18D.Q0 SLICE_157
ROUTE         9     2.779     R21C18D.Q0 to    R17C30D.CLK J_c
                  --------
                    8.820   (17.5% logic, 82.5% route), 2 logic levels.

      Destination Clock Path FCK to RAM2/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.689       39.PADDI to *R_R13C27.CLKB FCK_c
                  --------
                    5.821   (19.4% logic, 80.6% route), 1 logic levels.


Passed: The following path meets requirements by 0.510ns (weighted slack = 1.020ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM2_read.count_727__i0  (from J_c -)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_1_6(ASIC)  (to FCK_c +)

   Delay:               2.862ns  (14.3% logic, 85.7% route), 1 logic levels.

 Constraint Details:

      2.862ns physical path delay SLICE_80 to RAM2/DAQ_RAM_0_0_1_6 meets
      6.250ns delay constraint less
      2.999ns skew and
     -0.121ns ADDR_SET requirement (totaling 3.372ns) by 0.510ns

 Physical Path Details:

      Data path SLICE_80 to RAM2/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30A.CLK to     R17C30A.Q1 SLICE_80 (from J_c)
ROUTE        10     2.453     R17C30A.Q1 to *R_R13C27.ADB0 RAM2_read.count_0 (to FCK_c)
                  --------
                    2.862   (14.3% logic, 85.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.500       39.PADDI to    R21C18D.CLK FCK_c
REG_DEL     ---     0.409    R21C18D.CLK to     R21C18D.Q0 SLICE_157
ROUTE         9     2.779     R21C18D.Q0 to    R17C30A.CLK J_c
                  --------
                    8.820   (17.5% logic, 82.5% route), 2 logic levels.

      Destination Clock Path FCK to RAM2/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.689       39.PADDI to *R_R13C27.CLKB FCK_c
                  --------
                    5.821   (19.4% logic, 80.6% route), 1 logic levels.


Passed: The following path meets requirements by 0.524ns (weighted slack = 1.048ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM2_read.count_727__i1  (from J_c -)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_5_2(ASIC)  (to FCK_c +)

   Delay:               2.848ns  (14.4% logic, 85.6% route), 1 logic levels.

 Constraint Details:

      2.848ns physical path delay SLICE_79 to RAM2/DAQ_RAM_0_0_5_2 meets
      6.250ns delay constraint less
      2.999ns skew and
     -0.121ns ADDR_SET requirement (totaling 3.372ns) by 0.524ns

 Physical Path Details:

      Data path SLICE_79 to RAM2/DAQ_RAM_0_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30B.CLK to     R17C30B.Q0 SLICE_79 (from J_c)
ROUTE        10     2.439     R17C30B.Q0 to *R_R20C33.ADB1 RAM2_read.count_1 (to FCK_c)
                  --------
                    2.848   (14.4% logic, 85.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.500       39.PADDI to    R21C18D.CLK FCK_c
REG_DEL     ---     0.409    R21C18D.CLK to     R21C18D.Q0 SLICE_157
ROUTE         9     2.779     R21C18D.Q0 to    R17C30B.CLK J_c
                  --------
                    8.820   (17.5% logic, 82.5% route), 2 logic levels.

      Destination Clock Path FCK to RAM2/DAQ_RAM_0_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.689       39.PADDI to *R_R20C33.CLKB FCK_c
                  --------
                    5.821   (19.4% logic, 80.6% route), 1 logic levels.


Passed: The following path meets requirements by 0.524ns (weighted slack = 1.048ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM2_read.count_727__i1  (from J_c -)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_4_3(ASIC)  (to FCK_c +)

   Delay:               2.848ns  (14.4% logic, 85.6% route), 1 logic levels.

 Constraint Details:

      2.848ns physical path delay SLICE_79 to RAM2/DAQ_RAM_0_0_4_3 meets
      6.250ns delay constraint less
      2.999ns skew and
     -0.121ns ADDR_SET requirement (totaling 3.372ns) by 0.524ns

 Physical Path Details:

      Data path SLICE_79 to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30B.CLK to     R17C30B.Q0 SLICE_79 (from J_c)
ROUTE        10     2.439     R17C30B.Q0 to *R_R20C36.ADB1 RAM2_read.count_1 (to FCK_c)
                  --------
                    2.848   (14.4% logic, 85.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.500       39.PADDI to    R21C18D.CLK FCK_c
REG_DEL     ---     0.409    R21C18D.CLK to     R21C18D.Q0 SLICE_157
ROUTE         9     2.779     R21C18D.Q0 to    R17C30B.CLK J_c
                  --------
                    8.820   (17.5% logic, 82.5% route), 2 logic levels.

      Destination Clock Path FCK to RAM2/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.689       39.PADDI to *R_R20C36.CLKB FCK_c
                  --------
                    5.821   (19.4% logic, 80.6% route), 1 logic levels.


Passed: The following path meets requirements by 0.553ns (weighted slack = 1.106ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM2_read.count_727__i6  (from J_c -)
   Destination:    DP8KC      Port           RAM2/DAQ_RAM_0_0_2_5(ASIC)  (to FCK_c +)

   Delay:               2.819ns  (14.5% logic, 85.5% route), 1 logic levels.

 Constraint Details:

      2.819ns physical path delay SLICE_74 to RAM2/DAQ_RAM_0_0_2_5 meets
      6.250ns delay constraint less
      2.999ns skew and
     -0.121ns ADDR_SET requirement (totaling 3.372ns) by 0.553ns

 Physical Path Details:

      Data path SLICE_74 to RAM2/DAQ_RAM_0_0_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30D.CLK to     R17C30D.Q1 SLICE_74 (from J_c)
ROUTE        10     2.410     R17C30D.Q1 to *R_R13C36.ADB6 RAM2_read.count_6 (to FCK_c)
                  --------
                    2.819   (14.5% logic, 85.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.500       39.PADDI to    R21C18D.CLK FCK_c
REG_DEL     ---     0.409    R21C18D.CLK to     R21C18D.Q0 SLICE_157
ROUTE         9     2.779     R21C18D.Q0 to    R17C30D.CLK J_c
                  --------
                    8.820   (17.5% logic, 82.5% route), 2 logic levels.

      Destination Clock Path FCK to RAM2/DAQ_RAM_0_0_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         39.PAD to       39.PADDI FCK
ROUTE       151     4.689       39.PADDI to *R_R13C36.CLKB FCK_c
                  --------
                    5.821   (19.4% logic, 80.6% route), 1 logic levels.

Report:   84.175MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "FCK" 80.000000 MHz ;    |   80.000 MHz|   84.175 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: J_c   Source: SLICE_157.Q0   Loads: 9
   Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: FCK_c   Source: FCK.PAD
      Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;   Transfers: 16

Clock Domain: I_c   Source: SLICE_156.Q0   Loads: 9
   Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: FCK_c   Source: FCK.PAD
      Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;   Transfers: 16

Clock Domain: FCK_c   Source: FCK.PAD   Loads: 151
   Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: J_c   Source: SLICE_157.Q0
      Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;   Transfers: 13

   Clock Domain: I_c   Source: SLICE_156.Q0
      Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;   Transfers: 13


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 8904 paths, 3 nets, and 1681 connections (83.26% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Dec 18 15:13:58 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o P3050FG_impl1.twr -gui -msgset C:/Firmware/P3050FG/promote.xml P3050FG_impl1.ncd P3050FG_impl1.prf 
Design file:     p3050fg_impl1.ncd
Preference file: p3050fg_impl1.prf
Device,speed:    LCMXO2-7000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "FCK" 80.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "FCK" 80.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_1.count_722__i13  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_1.count_722__i13  (to FCK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20D.CLK to     R18C20D.Q0 SLICE_0 (from FCK_c)
ROUTE         2     0.132     R18C20D.Q0 to     R18C20D.A0 Clock_Divider_1.count_13
CTOF_DEL    ---     0.101     R18C20D.A0 to     R18C20D.F0 SLICE_0
ROUTE         1     0.000     R18C20D.F0 to    R18C20D.DI0 n147 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C20D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C20D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_1.count_722__i14  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_1.count_722__i14  (to FCK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20D.CLK to     R18C20D.Q1 SLICE_0 (from FCK_c)
ROUTE         2     0.132     R18C20D.Q1 to     R18C20D.A1 Clock_Divider_1.count_14
CTOF_DEL    ---     0.101     R18C20D.A1 to     R18C20D.F1 SLICE_0
ROUTE         1     0.000     R18C20D.F1 to    R18C20D.DI1 n146 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C20D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C20D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_1.count_722__i26  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_1.count_722__i26  (to FCK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_102 to SLICE_102 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22B.CLK to     R18C22B.Q1 SLICE_102 (from FCK_c)
ROUTE         2     0.132     R18C22B.Q1 to     R18C22B.A1 Clock_Divider_1.count_26
CTOF_DEL    ---     0.101     R18C22B.A1 to     R18C22B.F1 SLICE_102
ROUTE         1     0.000     R18C22B.F1 to    R18C22B.DI1 n134 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C22B.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C22B.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_1.count_722__i25  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_1.count_722__i25  (to FCK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_102 to SLICE_102 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22B.CLK to     R18C22B.Q0 SLICE_102 (from FCK_c)
ROUTE         2     0.132     R18C22B.Q0 to     R18C22B.A0 Clock_Divider_1.count_25
CTOF_DEL    ---     0.101     R18C22B.A0 to     R18C22B.F0 SLICE_102
ROUTE         1     0.000     R18C22B.F0 to    R18C22B.DI0 n135 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C22B.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C22B.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_1.count_722__i24  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_1.count_722__i24  (to FCK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_106 to SLICE_106 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_106 to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22A.CLK to     R18C22A.Q1 SLICE_106 (from FCK_c)
ROUTE         2     0.132     R18C22A.Q1 to     R18C22A.A1 Clock_Divider_1.count_24
CTOF_DEL    ---     0.101     R18C22A.A1 to     R18C22A.F1 SLICE_106
ROUTE         1     0.000     R18C22A.F1 to    R18C22A.DI1 n136 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C22A.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C22A.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_1.count_722__i23  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_1.count_722__i23  (to FCK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_106 to SLICE_106 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_106 to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22A.CLK to     R18C22A.Q0 SLICE_106 (from FCK_c)
ROUTE         2     0.132     R18C22A.Q0 to     R18C22A.A0 Clock_Divider_1.count_23
CTOF_DEL    ---     0.101     R18C22A.A0 to     R18C22A.F0 SLICE_106
ROUTE         1     0.000     R18C22A.F0 to    R18C22A.DI0 n137 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C22A.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C22A.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_1.count_722__i21  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_1.count_722__i21  (to FCK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_108 to SLICE_108 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_108 to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21D.CLK to     R18C21D.Q0 SLICE_108 (from FCK_c)
ROUTE         2     0.132     R18C21D.Q0 to     R18C21D.A0 Clock_Divider_1.count_21
CTOF_DEL    ---     0.101     R18C21D.A0 to     R18C21D.F0 SLICE_108
ROUTE         1     0.000     R18C21D.F0 to    R18C21D.DI0 n139 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C21D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C21D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_1.count_722__i22  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_1.count_722__i22  (to FCK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_108 to SLICE_108 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_108 to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21D.CLK to     R18C21D.Q1 SLICE_108 (from FCK_c)
ROUTE         2     0.132     R18C21D.Q1 to     R18C21D.A1 Clock_Divider_1.count_22
CTOF_DEL    ---     0.101     R18C21D.A1 to     R18C21D.F1 SLICE_108
ROUTE         1     0.000     R18C21D.F1 to    R18C21D.DI1 n138 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C21D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C21D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_1.count_722__i20  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_1.count_722__i20  (to FCK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_110 to SLICE_110 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_110 to SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21C.CLK to     R18C21C.Q1 SLICE_110 (from FCK_c)
ROUTE         2     0.132     R18C21C.Q1 to     R18C21C.A1 Clock_Divider_1.count_20
CTOF_DEL    ---     0.101     R18C21C.A1 to     R18C21C.F1 SLICE_110
ROUTE         1     0.000     R18C21C.F1 to    R18C21C.DI1 n140 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C21C.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C21C.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_1.count_722__i19  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_1.count_722__i19  (to FCK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_110 to SLICE_110 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_110 to SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21C.CLK to     R18C21C.Q0 SLICE_110 (from FCK_c)
ROUTE         2     0.132     R18C21C.Q0 to     R18C21C.A0 Clock_Divider_1.count_19
CTOF_DEL    ---     0.101     R18C21C.A0 to     R18C21C.F0 SLICE_110
ROUTE         1     0.000     R18C21C.F0 to    R18C21C.DI0 n141 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C21C.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       151     1.733       39.PADDI to    R18C21C.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "FCK" 80.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: J_c   Source: SLICE_157.Q0   Loads: 9
   Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: FCK_c   Source: FCK.PAD
      Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;   Transfers: 16

Clock Domain: I_c   Source: SLICE_156.Q0   Loads: 9
   Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: FCK_c   Source: FCK.PAD
      Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;   Transfers: 16

Clock Domain: FCK_c   Source: FCK.PAD   Loads: 151
   Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: J_c   Source: SLICE_157.Q0
      Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;   Transfers: 13

   Clock Domain: I_c   Source: SLICE_156.Q0
      Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;   Transfers: 13


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 8904 paths, 3 nets, and 1681 connections (83.26% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
