FIRRTL version 1.2.0
circuit LinkDisabledSubmodule :
  module LinkDisabledSubmodule : @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 25:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 25:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 25:7]
    input io_fdi_lp_state_req : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]
    input io_fdi_lp_state_req_prev : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]
    input io_link_state : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]
    output io_disabled_entry : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]
    output io_disabled_sb_snd : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]
    input io_disabled_sb_rcv : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]
    input io_disabled_sb_rdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 26:14]

    reg disabled_fdi_req_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), disabled_fdi_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 28:37]
    reg disabled_sbmsg_req_rcv_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), disabled_sbmsg_req_rcv_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 29:43]
    reg disabled_sbmsg_rsp_rcv_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), disabled_sbmsg_rsp_rcv_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 30:43]
    reg disabled_sbmsg_ext_rsp_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), disabled_sbmsg_ext_rsp_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 31:43]
    reg disabled_sbmsg_ext_req_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), disabled_sbmsg_ext_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 32:43]
    node _T = eq(io_link_state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 35:21]
    node _T_1 = eq(io_link_state, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 36:21]
    node _T_2 = or(_T, _T_1) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 35:40]
    node _T_3 = eq(io_link_state, UInt<4>("hb")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 37:21]
    node _T_4 = or(_T_2, _T_3) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 36:41]
    node _T_5 = eq(io_link_state, UInt<4>("h9")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 38:21]
    node _T_6 = or(_T_4, _T_5) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 37:42]
    node _io_disabled_entry_T = or(disabled_sbmsg_ext_rsp_reg, disabled_sbmsg_rsp_rcv_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 40:53]
    node _T_7 = eq(io_link_state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 44:21]
    node _T_8 = eq(io_fdi_lp_state_req, UInt<4>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 45:29]
    node _T_9 = and(_T_7, _T_8) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 44:40]
    node _T_10 = eq(io_fdi_lp_state_req_prev, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 46:34]
    node _T_11 = and(_T_9, _T_10) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 45:54]
    node _T_12 = eq(io_fdi_lp_state_req, UInt<4>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 50:27]
    node _T_13 = neq(io_link_state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 51:23]
    node _T_14 = and(_T_12, _T_13) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 50:52]
    node _GEN_0 = mux(_T_14, UInt<1>("h1"), disabled_fdi_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 52:7 53:28 55:28]
    node _GEN_1 = mux(_T_11, UInt<1>("h1"), _GEN_0) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 47:7 48:28]
    node _T_15 = eq(io_disabled_sb_snd, UInt<6>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 58:29]
    node _T_16 = and(_T_15, io_disabled_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 58:62]
    node _GEN_2 = mux(_T_16, UInt<1>("h1"), disabled_sbmsg_ext_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 58:84 59:34 61:34]
    node _T_17 = eq(io_disabled_sb_snd, UInt<6>("h1c")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 64:29]
    node _T_18 = and(_T_17, io_disabled_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 64:62]
    node _GEN_3 = mux(_T_18, UInt<1>("h1"), disabled_sbmsg_ext_rsp_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 64:84 65:34 67:34]
    node _T_19 = eq(io_disabled_sb_rcv, UInt<6>("hc")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 70:29]
    node _GEN_4 = mux(_T_19, UInt<1>("h1"), disabled_sbmsg_req_rcv_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 70:63 71:34 73:34]
    node _T_20 = eq(io_disabled_sb_rcv, UInt<6>("h1c")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 78:29]
    node _GEN_5 = mux(_T_20, UInt<1>("h1"), disabled_sbmsg_rsp_rcv_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 78:63 79:34 81:34]
    node _T_21 = eq(disabled_sbmsg_req_rcv_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 87:34]
    node _T_22 = and(disabled_fdi_req_reg, _T_21) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 87:31]
    node _T_23 = eq(disabled_sbmsg_ext_req_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 88:13]
    node _T_24 = and(_T_22, _T_23) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 88:10]
    node _T_25 = eq(disabled_sbmsg_ext_rsp_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 90:46]
    node _T_26 = and(disabled_sbmsg_req_rcv_reg, _T_25) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 90:43]
    node _GEN_6 = mux(_T_26, UInt<6>("h1c"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 90:75 91:26 93:26]
    node _GEN_7 = mux(_T_24, UInt<6>("hc"), _GEN_6) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 88:42 89:26]
    node _GEN_8 = mux(_T_6, _io_disabled_entry_T, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 101:23 39:5 40:23]
    node _GEN_9 = mux(_T_6, _GEN_1, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 39:5 96:26]
    node _GEN_10 = mux(_T_6, _GEN_2, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 39:5 99:32]
    node _GEN_11 = mux(_T_6, _GEN_3, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 100:32 39:5]
    node _GEN_12 = mux(_T_6, _GEN_4, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 39:5 97:32]
    node _GEN_13 = mux(_T_6, _GEN_5, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 39:5 98:32]
    node _GEN_14 = mux(_T_6, _GEN_7, UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 102:24 39:5]
    io_disabled_entry <= _GEN_8
    io_disabled_sb_snd <= _GEN_14
    disabled_fdi_req_reg <= mux(reset, UInt<1>("h0"), _GEN_9) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 28:{37,37}]
    disabled_sbmsg_req_rcv_reg <= mux(reset, UInt<1>("h0"), _GEN_12) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 29:{43,43}]
    disabled_sbmsg_rsp_rcv_reg <= mux(reset, UInt<1>("h0"), _GEN_13) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 30:{43,43}]
    disabled_sbmsg_ext_rsp_reg <= mux(reset, UInt<1>("h0"), _GEN_11) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 31:{43,43}]
    disabled_sbmsg_ext_req_reg <= mux(reset, UInt<1>("h0"), _GEN_10) @[generators/uciedigital/src/main/scala/d2dadapter/LinkDisabledSubmodule.scala 32:{43,43}]
