INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/blinkled/blinkled.srcs/sim_1/imports/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
WARNING: [VRFC 10-1315] redeclaration of ansi port Q is not allowed [D:/onedrive/WSU/EE214/blinkled/blinkled.srcs/sim_1/imports/new/dff.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/blinkled/blinkled.srcs/sources_1/imports/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/onedrive/WSU/EE214/blinkled/blinkled.srcs/sources_1/imports/new/clk_divider.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/blinkled/blinkled.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/blinkled/blinkled.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
