// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Fri Oct 20 18:46:43 2023
// Host        : gold1 running 64-bit Ubuntu 18.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_5dca_hbm_inst_0_sim_netlist.v
// Design      : bd_5dca_hbm_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu280-fsvh2892-2L-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_5dca_hbm_inst_0,hbm_v1_0_9,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "hbm_v1_0_9,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (HBM_REF_CLK_0,
    HBM_REF_CLK_1,
    AXI_00_ACLK,
    AXI_00_ARESET_N,
    AXI_00_ARADDR,
    AXI_00_ARBURST,
    AXI_00_ARID,
    AXI_00_ARLEN,
    AXI_00_ARSIZE,
    AXI_00_ARVALID,
    AXI_00_AWADDR,
    AXI_00_AWBURST,
    AXI_00_AWID,
    AXI_00_AWLEN,
    AXI_00_AWSIZE,
    AXI_00_AWVALID,
    AXI_00_RREADY,
    AXI_00_BREADY,
    AXI_00_WDATA,
    AXI_00_WLAST,
    AXI_00_WSTRB,
    AXI_00_WDATA_PARITY,
    AXI_00_WVALID,
    AXI_01_ACLK,
    AXI_01_ARESET_N,
    AXI_01_ARADDR,
    AXI_01_ARBURST,
    AXI_01_ARID,
    AXI_01_ARLEN,
    AXI_01_ARSIZE,
    AXI_01_ARVALID,
    AXI_01_AWADDR,
    AXI_01_AWBURST,
    AXI_01_AWID,
    AXI_01_AWLEN,
    AXI_01_AWSIZE,
    AXI_01_AWVALID,
    AXI_01_RREADY,
    AXI_01_BREADY,
    AXI_01_WDATA,
    AXI_01_WLAST,
    AXI_01_WSTRB,
    AXI_01_WDATA_PARITY,
    AXI_01_WVALID,
    AXI_02_ACLK,
    AXI_02_ARESET_N,
    AXI_02_ARADDR,
    AXI_02_ARBURST,
    AXI_02_ARID,
    AXI_02_ARLEN,
    AXI_02_ARSIZE,
    AXI_02_ARVALID,
    AXI_02_AWADDR,
    AXI_02_AWBURST,
    AXI_02_AWID,
    AXI_02_AWLEN,
    AXI_02_AWSIZE,
    AXI_02_AWVALID,
    AXI_02_RREADY,
    AXI_02_BREADY,
    AXI_02_WDATA,
    AXI_02_WLAST,
    AXI_02_WSTRB,
    AXI_02_WDATA_PARITY,
    AXI_02_WVALID,
    AXI_03_ACLK,
    AXI_03_ARESET_N,
    AXI_03_ARADDR,
    AXI_03_ARBURST,
    AXI_03_ARID,
    AXI_03_ARLEN,
    AXI_03_ARSIZE,
    AXI_03_ARVALID,
    AXI_03_AWADDR,
    AXI_03_AWBURST,
    AXI_03_AWID,
    AXI_03_AWLEN,
    AXI_03_AWSIZE,
    AXI_03_AWVALID,
    AXI_03_RREADY,
    AXI_03_BREADY,
    AXI_03_WDATA,
    AXI_03_WLAST,
    AXI_03_WSTRB,
    AXI_03_WDATA_PARITY,
    AXI_03_WVALID,
    AXI_04_ACLK,
    AXI_04_ARESET_N,
    AXI_04_ARADDR,
    AXI_04_ARBURST,
    AXI_04_ARID,
    AXI_04_ARLEN,
    AXI_04_ARSIZE,
    AXI_04_ARVALID,
    AXI_04_AWADDR,
    AXI_04_AWBURST,
    AXI_04_AWID,
    AXI_04_AWLEN,
    AXI_04_AWSIZE,
    AXI_04_AWVALID,
    AXI_04_RREADY,
    AXI_04_BREADY,
    AXI_04_WDATA,
    AXI_04_WLAST,
    AXI_04_WSTRB,
    AXI_04_WDATA_PARITY,
    AXI_04_WVALID,
    AXI_05_ACLK,
    AXI_05_ARESET_N,
    AXI_05_ARADDR,
    AXI_05_ARBURST,
    AXI_05_ARID,
    AXI_05_ARLEN,
    AXI_05_ARSIZE,
    AXI_05_ARVALID,
    AXI_05_AWADDR,
    AXI_05_AWBURST,
    AXI_05_AWID,
    AXI_05_AWLEN,
    AXI_05_AWSIZE,
    AXI_05_AWVALID,
    AXI_05_RREADY,
    AXI_05_BREADY,
    AXI_05_WDATA,
    AXI_05_WLAST,
    AXI_05_WSTRB,
    AXI_05_WDATA_PARITY,
    AXI_05_WVALID,
    AXI_06_ACLK,
    AXI_06_ARESET_N,
    AXI_06_ARADDR,
    AXI_06_ARBURST,
    AXI_06_ARID,
    AXI_06_ARLEN,
    AXI_06_ARSIZE,
    AXI_06_ARVALID,
    AXI_06_AWADDR,
    AXI_06_AWBURST,
    AXI_06_AWID,
    AXI_06_AWLEN,
    AXI_06_AWSIZE,
    AXI_06_AWVALID,
    AXI_06_RREADY,
    AXI_06_BREADY,
    AXI_06_WDATA,
    AXI_06_WLAST,
    AXI_06_WSTRB,
    AXI_06_WDATA_PARITY,
    AXI_06_WVALID,
    AXI_07_ACLK,
    AXI_07_ARESET_N,
    AXI_07_ARADDR,
    AXI_07_ARBURST,
    AXI_07_ARID,
    AXI_07_ARLEN,
    AXI_07_ARSIZE,
    AXI_07_ARVALID,
    AXI_07_AWADDR,
    AXI_07_AWBURST,
    AXI_07_AWID,
    AXI_07_AWLEN,
    AXI_07_AWSIZE,
    AXI_07_AWVALID,
    AXI_07_RREADY,
    AXI_07_BREADY,
    AXI_07_WDATA,
    AXI_07_WLAST,
    AXI_07_WSTRB,
    AXI_07_WDATA_PARITY,
    AXI_07_WVALID,
    AXI_08_ACLK,
    AXI_08_ARESET_N,
    AXI_08_ARADDR,
    AXI_08_ARBURST,
    AXI_08_ARID,
    AXI_08_ARLEN,
    AXI_08_ARSIZE,
    AXI_08_ARVALID,
    AXI_08_AWADDR,
    AXI_08_AWBURST,
    AXI_08_AWID,
    AXI_08_AWLEN,
    AXI_08_AWSIZE,
    AXI_08_AWVALID,
    AXI_08_RREADY,
    AXI_08_BREADY,
    AXI_08_WDATA,
    AXI_08_WLAST,
    AXI_08_WSTRB,
    AXI_08_WDATA_PARITY,
    AXI_08_WVALID,
    AXI_09_ACLK,
    AXI_09_ARESET_N,
    AXI_09_ARADDR,
    AXI_09_ARBURST,
    AXI_09_ARID,
    AXI_09_ARLEN,
    AXI_09_ARSIZE,
    AXI_09_ARVALID,
    AXI_09_AWADDR,
    AXI_09_AWBURST,
    AXI_09_AWID,
    AXI_09_AWLEN,
    AXI_09_AWSIZE,
    AXI_09_AWVALID,
    AXI_09_RREADY,
    AXI_09_BREADY,
    AXI_09_WDATA,
    AXI_09_WLAST,
    AXI_09_WSTRB,
    AXI_09_WDATA_PARITY,
    AXI_09_WVALID,
    AXI_10_ACLK,
    AXI_10_ARESET_N,
    AXI_10_ARADDR,
    AXI_10_ARBURST,
    AXI_10_ARID,
    AXI_10_ARLEN,
    AXI_10_ARSIZE,
    AXI_10_ARVALID,
    AXI_10_AWADDR,
    AXI_10_AWBURST,
    AXI_10_AWID,
    AXI_10_AWLEN,
    AXI_10_AWSIZE,
    AXI_10_AWVALID,
    AXI_10_RREADY,
    AXI_10_BREADY,
    AXI_10_WDATA,
    AXI_10_WLAST,
    AXI_10_WSTRB,
    AXI_10_WDATA_PARITY,
    AXI_10_WVALID,
    AXI_11_ACLK,
    AXI_11_ARESET_N,
    AXI_11_ARADDR,
    AXI_11_ARBURST,
    AXI_11_ARID,
    AXI_11_ARLEN,
    AXI_11_ARSIZE,
    AXI_11_ARVALID,
    AXI_11_AWADDR,
    AXI_11_AWBURST,
    AXI_11_AWID,
    AXI_11_AWLEN,
    AXI_11_AWSIZE,
    AXI_11_AWVALID,
    AXI_11_RREADY,
    AXI_11_BREADY,
    AXI_11_WDATA,
    AXI_11_WLAST,
    AXI_11_WSTRB,
    AXI_11_WDATA_PARITY,
    AXI_11_WVALID,
    AXI_12_ACLK,
    AXI_12_ARESET_N,
    AXI_12_ARADDR,
    AXI_12_ARBURST,
    AXI_12_ARID,
    AXI_12_ARLEN,
    AXI_12_ARSIZE,
    AXI_12_ARVALID,
    AXI_12_AWADDR,
    AXI_12_AWBURST,
    AXI_12_AWID,
    AXI_12_AWLEN,
    AXI_12_AWSIZE,
    AXI_12_AWVALID,
    AXI_12_RREADY,
    AXI_12_BREADY,
    AXI_12_WDATA,
    AXI_12_WLAST,
    AXI_12_WSTRB,
    AXI_12_WDATA_PARITY,
    AXI_12_WVALID,
    AXI_13_ACLK,
    AXI_13_ARESET_N,
    AXI_13_ARADDR,
    AXI_13_ARBURST,
    AXI_13_ARID,
    AXI_13_ARLEN,
    AXI_13_ARSIZE,
    AXI_13_ARVALID,
    AXI_13_AWADDR,
    AXI_13_AWBURST,
    AXI_13_AWID,
    AXI_13_AWLEN,
    AXI_13_AWSIZE,
    AXI_13_AWVALID,
    AXI_13_RREADY,
    AXI_13_BREADY,
    AXI_13_WDATA,
    AXI_13_WLAST,
    AXI_13_WSTRB,
    AXI_13_WDATA_PARITY,
    AXI_13_WVALID,
    AXI_14_ACLK,
    AXI_14_ARESET_N,
    AXI_14_ARADDR,
    AXI_14_ARBURST,
    AXI_14_ARID,
    AXI_14_ARLEN,
    AXI_14_ARSIZE,
    AXI_14_ARVALID,
    AXI_14_AWADDR,
    AXI_14_AWBURST,
    AXI_14_AWID,
    AXI_14_AWLEN,
    AXI_14_AWSIZE,
    AXI_14_AWVALID,
    AXI_14_RREADY,
    AXI_14_BREADY,
    AXI_14_WDATA,
    AXI_14_WLAST,
    AXI_14_WSTRB,
    AXI_14_WDATA_PARITY,
    AXI_14_WVALID,
    AXI_15_ACLK,
    AXI_15_ARESET_N,
    AXI_15_ARADDR,
    AXI_15_ARBURST,
    AXI_15_ARID,
    AXI_15_ARLEN,
    AXI_15_ARSIZE,
    AXI_15_ARVALID,
    AXI_15_AWADDR,
    AXI_15_AWBURST,
    AXI_15_AWID,
    AXI_15_AWLEN,
    AXI_15_AWSIZE,
    AXI_15_AWVALID,
    AXI_15_RREADY,
    AXI_15_BREADY,
    AXI_15_WDATA,
    AXI_15_WLAST,
    AXI_15_WSTRB,
    AXI_15_WDATA_PARITY,
    AXI_15_WVALID,
    AXI_16_ACLK,
    AXI_16_ARESET_N,
    AXI_16_ARADDR,
    AXI_16_ARBURST,
    AXI_16_ARID,
    AXI_16_ARLEN,
    AXI_16_ARSIZE,
    AXI_16_ARVALID,
    AXI_16_AWADDR,
    AXI_16_AWBURST,
    AXI_16_AWID,
    AXI_16_AWLEN,
    AXI_16_AWSIZE,
    AXI_16_AWVALID,
    AXI_16_RREADY,
    AXI_16_BREADY,
    AXI_16_WDATA,
    AXI_16_WLAST,
    AXI_16_WSTRB,
    AXI_16_WDATA_PARITY,
    AXI_16_WVALID,
    AXI_17_ACLK,
    AXI_17_ARESET_N,
    AXI_17_ARADDR,
    AXI_17_ARBURST,
    AXI_17_ARID,
    AXI_17_ARLEN,
    AXI_17_ARSIZE,
    AXI_17_ARVALID,
    AXI_17_AWADDR,
    AXI_17_AWBURST,
    AXI_17_AWID,
    AXI_17_AWLEN,
    AXI_17_AWSIZE,
    AXI_17_AWVALID,
    AXI_17_RREADY,
    AXI_17_BREADY,
    AXI_17_WDATA,
    AXI_17_WLAST,
    AXI_17_WSTRB,
    AXI_17_WDATA_PARITY,
    AXI_17_WVALID,
    AXI_18_ACLK,
    AXI_18_ARESET_N,
    AXI_18_ARADDR,
    AXI_18_ARBURST,
    AXI_18_ARID,
    AXI_18_ARLEN,
    AXI_18_ARSIZE,
    AXI_18_ARVALID,
    AXI_18_AWADDR,
    AXI_18_AWBURST,
    AXI_18_AWID,
    AXI_18_AWLEN,
    AXI_18_AWSIZE,
    AXI_18_AWVALID,
    AXI_18_RREADY,
    AXI_18_BREADY,
    AXI_18_WDATA,
    AXI_18_WLAST,
    AXI_18_WSTRB,
    AXI_18_WDATA_PARITY,
    AXI_18_WVALID,
    AXI_19_ACLK,
    AXI_19_ARESET_N,
    AXI_19_ARADDR,
    AXI_19_ARBURST,
    AXI_19_ARID,
    AXI_19_ARLEN,
    AXI_19_ARSIZE,
    AXI_19_ARVALID,
    AXI_19_AWADDR,
    AXI_19_AWBURST,
    AXI_19_AWID,
    AXI_19_AWLEN,
    AXI_19_AWSIZE,
    AXI_19_AWVALID,
    AXI_19_RREADY,
    AXI_19_BREADY,
    AXI_19_WDATA,
    AXI_19_WLAST,
    AXI_19_WSTRB,
    AXI_19_WDATA_PARITY,
    AXI_19_WVALID,
    AXI_20_ACLK,
    AXI_20_ARESET_N,
    AXI_20_ARADDR,
    AXI_20_ARBURST,
    AXI_20_ARID,
    AXI_20_ARLEN,
    AXI_20_ARSIZE,
    AXI_20_ARVALID,
    AXI_20_AWADDR,
    AXI_20_AWBURST,
    AXI_20_AWID,
    AXI_20_AWLEN,
    AXI_20_AWSIZE,
    AXI_20_AWVALID,
    AXI_20_RREADY,
    AXI_20_BREADY,
    AXI_20_WDATA,
    AXI_20_WLAST,
    AXI_20_WSTRB,
    AXI_20_WDATA_PARITY,
    AXI_20_WVALID,
    AXI_21_ACLK,
    AXI_21_ARESET_N,
    AXI_21_ARADDR,
    AXI_21_ARBURST,
    AXI_21_ARID,
    AXI_21_ARLEN,
    AXI_21_ARSIZE,
    AXI_21_ARVALID,
    AXI_21_AWADDR,
    AXI_21_AWBURST,
    AXI_21_AWID,
    AXI_21_AWLEN,
    AXI_21_AWSIZE,
    AXI_21_AWVALID,
    AXI_21_RREADY,
    AXI_21_BREADY,
    AXI_21_WDATA,
    AXI_21_WLAST,
    AXI_21_WSTRB,
    AXI_21_WDATA_PARITY,
    AXI_21_WVALID,
    AXI_22_ACLK,
    AXI_22_ARESET_N,
    AXI_22_ARADDR,
    AXI_22_ARBURST,
    AXI_22_ARID,
    AXI_22_ARLEN,
    AXI_22_ARSIZE,
    AXI_22_ARVALID,
    AXI_22_AWADDR,
    AXI_22_AWBURST,
    AXI_22_AWID,
    AXI_22_AWLEN,
    AXI_22_AWSIZE,
    AXI_22_AWVALID,
    AXI_22_RREADY,
    AXI_22_BREADY,
    AXI_22_WDATA,
    AXI_22_WLAST,
    AXI_22_WSTRB,
    AXI_22_WDATA_PARITY,
    AXI_22_WVALID,
    AXI_23_ACLK,
    AXI_23_ARESET_N,
    AXI_23_ARADDR,
    AXI_23_ARBURST,
    AXI_23_ARID,
    AXI_23_ARLEN,
    AXI_23_ARSIZE,
    AXI_23_ARVALID,
    AXI_23_AWADDR,
    AXI_23_AWBURST,
    AXI_23_AWID,
    AXI_23_AWLEN,
    AXI_23_AWSIZE,
    AXI_23_AWVALID,
    AXI_23_RREADY,
    AXI_23_BREADY,
    AXI_23_WDATA,
    AXI_23_WLAST,
    AXI_23_WSTRB,
    AXI_23_WDATA_PARITY,
    AXI_23_WVALID,
    AXI_24_ACLK,
    AXI_24_ARESET_N,
    AXI_24_ARADDR,
    AXI_24_ARBURST,
    AXI_24_ARID,
    AXI_24_ARLEN,
    AXI_24_ARSIZE,
    AXI_24_ARVALID,
    AXI_24_AWADDR,
    AXI_24_AWBURST,
    AXI_24_AWID,
    AXI_24_AWLEN,
    AXI_24_AWSIZE,
    AXI_24_AWVALID,
    AXI_24_RREADY,
    AXI_24_BREADY,
    AXI_24_WDATA,
    AXI_24_WLAST,
    AXI_24_WSTRB,
    AXI_24_WDATA_PARITY,
    AXI_24_WVALID,
    AXI_25_ACLK,
    AXI_25_ARESET_N,
    AXI_25_ARADDR,
    AXI_25_ARBURST,
    AXI_25_ARID,
    AXI_25_ARLEN,
    AXI_25_ARSIZE,
    AXI_25_ARVALID,
    AXI_25_AWADDR,
    AXI_25_AWBURST,
    AXI_25_AWID,
    AXI_25_AWLEN,
    AXI_25_AWSIZE,
    AXI_25_AWVALID,
    AXI_25_RREADY,
    AXI_25_BREADY,
    AXI_25_WDATA,
    AXI_25_WLAST,
    AXI_25_WSTRB,
    AXI_25_WDATA_PARITY,
    AXI_25_WVALID,
    AXI_26_ACLK,
    AXI_26_ARESET_N,
    AXI_26_ARADDR,
    AXI_26_ARBURST,
    AXI_26_ARID,
    AXI_26_ARLEN,
    AXI_26_ARSIZE,
    AXI_26_ARVALID,
    AXI_26_AWADDR,
    AXI_26_AWBURST,
    AXI_26_AWID,
    AXI_26_AWLEN,
    AXI_26_AWSIZE,
    AXI_26_AWVALID,
    AXI_26_RREADY,
    AXI_26_BREADY,
    AXI_26_WDATA,
    AXI_26_WLAST,
    AXI_26_WSTRB,
    AXI_26_WDATA_PARITY,
    AXI_26_WVALID,
    AXI_27_ACLK,
    AXI_27_ARESET_N,
    AXI_27_ARADDR,
    AXI_27_ARBURST,
    AXI_27_ARID,
    AXI_27_ARLEN,
    AXI_27_ARSIZE,
    AXI_27_ARVALID,
    AXI_27_AWADDR,
    AXI_27_AWBURST,
    AXI_27_AWID,
    AXI_27_AWLEN,
    AXI_27_AWSIZE,
    AXI_27_AWVALID,
    AXI_27_RREADY,
    AXI_27_BREADY,
    AXI_27_WDATA,
    AXI_27_WLAST,
    AXI_27_WSTRB,
    AXI_27_WDATA_PARITY,
    AXI_27_WVALID,
    AXI_28_ACLK,
    AXI_28_ARESET_N,
    AXI_28_ARADDR,
    AXI_28_ARBURST,
    AXI_28_ARID,
    AXI_28_ARLEN,
    AXI_28_ARSIZE,
    AXI_28_ARVALID,
    AXI_28_AWADDR,
    AXI_28_AWBURST,
    AXI_28_AWID,
    AXI_28_AWLEN,
    AXI_28_AWSIZE,
    AXI_28_AWVALID,
    AXI_28_RREADY,
    AXI_28_BREADY,
    AXI_28_WDATA,
    AXI_28_WLAST,
    AXI_28_WSTRB,
    AXI_28_WDATA_PARITY,
    AXI_28_WVALID,
    AXI_29_ACLK,
    AXI_29_ARESET_N,
    AXI_29_ARADDR,
    AXI_29_ARBURST,
    AXI_29_ARID,
    AXI_29_ARLEN,
    AXI_29_ARSIZE,
    AXI_29_ARVALID,
    AXI_29_AWADDR,
    AXI_29_AWBURST,
    AXI_29_AWID,
    AXI_29_AWLEN,
    AXI_29_AWSIZE,
    AXI_29_AWVALID,
    AXI_29_RREADY,
    AXI_29_BREADY,
    AXI_29_WDATA,
    AXI_29_WLAST,
    AXI_29_WSTRB,
    AXI_29_WDATA_PARITY,
    AXI_29_WVALID,
    AXI_30_ACLK,
    AXI_30_ARESET_N,
    AXI_30_ARADDR,
    AXI_30_ARBURST,
    AXI_30_ARID,
    AXI_30_ARLEN,
    AXI_30_ARSIZE,
    AXI_30_ARVALID,
    AXI_30_AWADDR,
    AXI_30_AWBURST,
    AXI_30_AWID,
    AXI_30_AWLEN,
    AXI_30_AWSIZE,
    AXI_30_AWVALID,
    AXI_30_RREADY,
    AXI_30_BREADY,
    AXI_30_WDATA,
    AXI_30_WLAST,
    AXI_30_WSTRB,
    AXI_30_WDATA_PARITY,
    AXI_30_WVALID,
    APB_0_PWDATA,
    APB_0_PADDR,
    APB_0_PCLK,
    APB_0_PENABLE,
    APB_0_PRESET_N,
    APB_0_PSEL,
    APB_0_PWRITE,
    APB_1_PWDATA,
    APB_1_PADDR,
    APB_1_PCLK,
    APB_1_PENABLE,
    APB_1_PRESET_N,
    APB_1_PSEL,
    APB_1_PWRITE,
    AXI_00_ARREADY,
    AXI_00_AWREADY,
    AXI_00_RDATA_PARITY,
    AXI_00_RDATA,
    AXI_00_RID,
    AXI_00_RLAST,
    AXI_00_RRESP,
    AXI_00_RVALID,
    AXI_00_WREADY,
    AXI_00_BID,
    AXI_00_BRESP,
    AXI_00_BVALID,
    AXI_01_ARREADY,
    AXI_01_AWREADY,
    AXI_01_RDATA_PARITY,
    AXI_01_RDATA,
    AXI_01_RID,
    AXI_01_RLAST,
    AXI_01_RRESP,
    AXI_01_RVALID,
    AXI_01_WREADY,
    AXI_01_BID,
    AXI_01_BRESP,
    AXI_01_BVALID,
    AXI_02_ARREADY,
    AXI_02_AWREADY,
    AXI_02_RDATA_PARITY,
    AXI_02_RDATA,
    AXI_02_RID,
    AXI_02_RLAST,
    AXI_02_RRESP,
    AXI_02_RVALID,
    AXI_02_WREADY,
    AXI_02_BID,
    AXI_02_BRESP,
    AXI_02_BVALID,
    AXI_03_ARREADY,
    AXI_03_AWREADY,
    AXI_03_RDATA_PARITY,
    AXI_03_RDATA,
    AXI_03_RID,
    AXI_03_RLAST,
    AXI_03_RRESP,
    AXI_03_RVALID,
    AXI_03_WREADY,
    AXI_03_BID,
    AXI_03_BRESP,
    AXI_03_BVALID,
    AXI_04_ARREADY,
    AXI_04_AWREADY,
    AXI_04_RDATA_PARITY,
    AXI_04_RDATA,
    AXI_04_RID,
    AXI_04_RLAST,
    AXI_04_RRESP,
    AXI_04_RVALID,
    AXI_04_WREADY,
    AXI_04_BID,
    AXI_04_BRESP,
    AXI_04_BVALID,
    AXI_05_ARREADY,
    AXI_05_AWREADY,
    AXI_05_RDATA_PARITY,
    AXI_05_RDATA,
    AXI_05_RID,
    AXI_05_RLAST,
    AXI_05_RRESP,
    AXI_05_RVALID,
    AXI_05_WREADY,
    AXI_05_BID,
    AXI_05_BRESP,
    AXI_05_BVALID,
    AXI_06_ARREADY,
    AXI_06_AWREADY,
    AXI_06_RDATA_PARITY,
    AXI_06_RDATA,
    AXI_06_RID,
    AXI_06_RLAST,
    AXI_06_RRESP,
    AXI_06_RVALID,
    AXI_06_WREADY,
    AXI_06_BID,
    AXI_06_BRESP,
    AXI_06_BVALID,
    AXI_07_ARREADY,
    AXI_07_AWREADY,
    AXI_07_RDATA_PARITY,
    AXI_07_RDATA,
    AXI_07_RID,
    AXI_07_RLAST,
    AXI_07_RRESP,
    AXI_07_RVALID,
    AXI_07_WREADY,
    AXI_07_BID,
    AXI_07_BRESP,
    AXI_07_BVALID,
    AXI_08_ARREADY,
    AXI_08_AWREADY,
    AXI_08_RDATA_PARITY,
    AXI_08_RDATA,
    AXI_08_RID,
    AXI_08_RLAST,
    AXI_08_RRESP,
    AXI_08_RVALID,
    AXI_08_WREADY,
    AXI_08_BID,
    AXI_08_BRESP,
    AXI_08_BVALID,
    AXI_09_ARREADY,
    AXI_09_AWREADY,
    AXI_09_RDATA_PARITY,
    AXI_09_RDATA,
    AXI_09_RID,
    AXI_09_RLAST,
    AXI_09_RRESP,
    AXI_09_RVALID,
    AXI_09_WREADY,
    AXI_09_BID,
    AXI_09_BRESP,
    AXI_09_BVALID,
    AXI_10_ARREADY,
    AXI_10_AWREADY,
    AXI_10_RDATA_PARITY,
    AXI_10_RDATA,
    AXI_10_RID,
    AXI_10_RLAST,
    AXI_10_RRESP,
    AXI_10_RVALID,
    AXI_10_WREADY,
    AXI_10_BID,
    AXI_10_BRESP,
    AXI_10_BVALID,
    AXI_11_ARREADY,
    AXI_11_AWREADY,
    AXI_11_RDATA_PARITY,
    AXI_11_RDATA,
    AXI_11_RID,
    AXI_11_RLAST,
    AXI_11_RRESP,
    AXI_11_RVALID,
    AXI_11_WREADY,
    AXI_11_BID,
    AXI_11_BRESP,
    AXI_11_BVALID,
    AXI_12_ARREADY,
    AXI_12_AWREADY,
    AXI_12_RDATA_PARITY,
    AXI_12_RDATA,
    AXI_12_RID,
    AXI_12_RLAST,
    AXI_12_RRESP,
    AXI_12_RVALID,
    AXI_12_WREADY,
    AXI_12_BID,
    AXI_12_BRESP,
    AXI_12_BVALID,
    AXI_13_ARREADY,
    AXI_13_AWREADY,
    AXI_13_RDATA_PARITY,
    AXI_13_RDATA,
    AXI_13_RID,
    AXI_13_RLAST,
    AXI_13_RRESP,
    AXI_13_RVALID,
    AXI_13_WREADY,
    AXI_13_BID,
    AXI_13_BRESP,
    AXI_13_BVALID,
    AXI_14_ARREADY,
    AXI_14_AWREADY,
    AXI_14_RDATA_PARITY,
    AXI_14_RDATA,
    AXI_14_RID,
    AXI_14_RLAST,
    AXI_14_RRESP,
    AXI_14_RVALID,
    AXI_14_WREADY,
    AXI_14_BID,
    AXI_14_BRESP,
    AXI_14_BVALID,
    AXI_15_ARREADY,
    AXI_15_AWREADY,
    AXI_15_RDATA_PARITY,
    AXI_15_RDATA,
    AXI_15_RID,
    AXI_15_RLAST,
    AXI_15_RRESP,
    AXI_15_RVALID,
    AXI_15_WREADY,
    AXI_15_BID,
    AXI_15_BRESP,
    AXI_15_BVALID,
    AXI_16_ARREADY,
    AXI_16_AWREADY,
    AXI_16_RDATA_PARITY,
    AXI_16_RDATA,
    AXI_16_RID,
    AXI_16_RLAST,
    AXI_16_RRESP,
    AXI_16_RVALID,
    AXI_16_WREADY,
    AXI_16_BID,
    AXI_16_BRESP,
    AXI_16_BVALID,
    AXI_17_ARREADY,
    AXI_17_AWREADY,
    AXI_17_RDATA_PARITY,
    AXI_17_RDATA,
    AXI_17_RID,
    AXI_17_RLAST,
    AXI_17_RRESP,
    AXI_17_RVALID,
    AXI_17_WREADY,
    AXI_17_BID,
    AXI_17_BRESP,
    AXI_17_BVALID,
    AXI_18_ARREADY,
    AXI_18_AWREADY,
    AXI_18_RDATA_PARITY,
    AXI_18_RDATA,
    AXI_18_RID,
    AXI_18_RLAST,
    AXI_18_RRESP,
    AXI_18_RVALID,
    AXI_18_WREADY,
    AXI_18_BID,
    AXI_18_BRESP,
    AXI_18_BVALID,
    AXI_19_ARREADY,
    AXI_19_AWREADY,
    AXI_19_RDATA_PARITY,
    AXI_19_RDATA,
    AXI_19_RID,
    AXI_19_RLAST,
    AXI_19_RRESP,
    AXI_19_RVALID,
    AXI_19_WREADY,
    AXI_19_BID,
    AXI_19_BRESP,
    AXI_19_BVALID,
    AXI_20_ARREADY,
    AXI_20_AWREADY,
    AXI_20_RDATA_PARITY,
    AXI_20_RDATA,
    AXI_20_RID,
    AXI_20_RLAST,
    AXI_20_RRESP,
    AXI_20_RVALID,
    AXI_20_WREADY,
    AXI_20_BID,
    AXI_20_BRESP,
    AXI_20_BVALID,
    AXI_21_ARREADY,
    AXI_21_AWREADY,
    AXI_21_RDATA_PARITY,
    AXI_21_RDATA,
    AXI_21_RID,
    AXI_21_RLAST,
    AXI_21_RRESP,
    AXI_21_RVALID,
    AXI_21_WREADY,
    AXI_21_BID,
    AXI_21_BRESP,
    AXI_21_BVALID,
    AXI_22_ARREADY,
    AXI_22_AWREADY,
    AXI_22_RDATA_PARITY,
    AXI_22_RDATA,
    AXI_22_RID,
    AXI_22_RLAST,
    AXI_22_RRESP,
    AXI_22_RVALID,
    AXI_22_WREADY,
    AXI_22_BID,
    AXI_22_BRESP,
    AXI_22_BVALID,
    AXI_23_ARREADY,
    AXI_23_AWREADY,
    AXI_23_RDATA_PARITY,
    AXI_23_RDATA,
    AXI_23_RID,
    AXI_23_RLAST,
    AXI_23_RRESP,
    AXI_23_RVALID,
    AXI_23_WREADY,
    AXI_23_BID,
    AXI_23_BRESP,
    AXI_23_BVALID,
    AXI_24_ARREADY,
    AXI_24_AWREADY,
    AXI_24_RDATA_PARITY,
    AXI_24_RDATA,
    AXI_24_RID,
    AXI_24_RLAST,
    AXI_24_RRESP,
    AXI_24_RVALID,
    AXI_24_WREADY,
    AXI_24_BID,
    AXI_24_BRESP,
    AXI_24_BVALID,
    AXI_25_ARREADY,
    AXI_25_AWREADY,
    AXI_25_RDATA_PARITY,
    AXI_25_RDATA,
    AXI_25_RID,
    AXI_25_RLAST,
    AXI_25_RRESP,
    AXI_25_RVALID,
    AXI_25_WREADY,
    AXI_25_BID,
    AXI_25_BRESP,
    AXI_25_BVALID,
    AXI_26_ARREADY,
    AXI_26_AWREADY,
    AXI_26_RDATA_PARITY,
    AXI_26_RDATA,
    AXI_26_RID,
    AXI_26_RLAST,
    AXI_26_RRESP,
    AXI_26_RVALID,
    AXI_26_WREADY,
    AXI_26_BID,
    AXI_26_BRESP,
    AXI_26_BVALID,
    AXI_27_ARREADY,
    AXI_27_AWREADY,
    AXI_27_RDATA_PARITY,
    AXI_27_RDATA,
    AXI_27_RID,
    AXI_27_RLAST,
    AXI_27_RRESP,
    AXI_27_RVALID,
    AXI_27_WREADY,
    AXI_27_BID,
    AXI_27_BRESP,
    AXI_27_BVALID,
    AXI_28_ARREADY,
    AXI_28_AWREADY,
    AXI_28_RDATA_PARITY,
    AXI_28_RDATA,
    AXI_28_RID,
    AXI_28_RLAST,
    AXI_28_RRESP,
    AXI_28_RVALID,
    AXI_28_WREADY,
    AXI_28_BID,
    AXI_28_BRESP,
    AXI_28_BVALID,
    AXI_29_ARREADY,
    AXI_29_AWREADY,
    AXI_29_RDATA_PARITY,
    AXI_29_RDATA,
    AXI_29_RID,
    AXI_29_RLAST,
    AXI_29_RRESP,
    AXI_29_RVALID,
    AXI_29_WREADY,
    AXI_29_BID,
    AXI_29_BRESP,
    AXI_29_BVALID,
    AXI_30_ARREADY,
    AXI_30_AWREADY,
    AXI_30_RDATA_PARITY,
    AXI_30_RDATA,
    AXI_30_RID,
    AXI_30_RLAST,
    AXI_30_RRESP,
    AXI_30_RVALID,
    AXI_30_WREADY,
    AXI_30_BID,
    AXI_30_BRESP,
    AXI_30_BVALID,
    APB_0_PRDATA,
    APB_0_PREADY,
    APB_0_PSLVERR,
    APB_1_PRDATA,
    APB_1_PREADY,
    APB_1_PSLVERR,
    apb_complete_0,
    apb_complete_1,
    DRAM_0_STAT_CATTRIP,
    DRAM_0_STAT_TEMP,
    DRAM_1_STAT_CATTRIP,
    DRAM_1_STAT_TEMP);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 HBM_REF_CLK_0 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME HBM_REF_CLK_0, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_hbm_ref_clk, INSERT_VIP 0" *) input HBM_REF_CLK_0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 HBM_REF_CLK_1 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME HBM_REF_CLK_1, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_hbm_ref_clk, INSERT_VIP 0" *) input HBM_REF_CLK_1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_00 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_00, ASSOCIATED_BUSIF SAXI_00, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_00_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_00_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_00_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_00_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 ARADDR" *) input [32:0]AXI_00_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 ARBURST" *) input [1:0]AXI_00_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 ARID" *) input [5:0]AXI_00_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 ARLEN" *) input [3:0]AXI_00_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 ARSIZE" *) input [2:0]AXI_00_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 ARVALID" *) input AXI_00_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 AWADDR" *) input [32:0]AXI_00_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 AWBURST" *) input [1:0]AXI_00_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 AWID" *) input [5:0]AXI_00_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 AWLEN" *) input [3:0]AXI_00_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 AWSIZE" *) input [2:0]AXI_00_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 AWVALID" *) input AXI_00_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 RREADY" *) input AXI_00_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 BREADY" *) input AXI_00_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 WDATA" *) input [255:0]AXI_00_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 WLAST" *) input AXI_00_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 WSTRB" *) input [31:0]AXI_00_WSTRB;
  input [31:0]AXI_00_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 WVALID" *) input AXI_00_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_01 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_01, ASSOCIATED_BUSIF SAXI_01, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_01_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_01_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_01_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_01_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 ARADDR" *) input [32:0]AXI_01_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 ARBURST" *) input [1:0]AXI_01_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 ARID" *) input [5:0]AXI_01_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 ARLEN" *) input [3:0]AXI_01_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 ARSIZE" *) input [2:0]AXI_01_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 ARVALID" *) input AXI_01_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 AWADDR" *) input [32:0]AXI_01_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 AWBURST" *) input [1:0]AXI_01_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 AWID" *) input [5:0]AXI_01_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 AWLEN" *) input [3:0]AXI_01_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 AWSIZE" *) input [2:0]AXI_01_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 AWVALID" *) input AXI_01_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 RREADY" *) input AXI_01_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 BREADY" *) input AXI_01_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 WDATA" *) input [255:0]AXI_01_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 WLAST" *) input AXI_01_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 WSTRB" *) input [31:0]AXI_01_WSTRB;
  input [31:0]AXI_01_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 WVALID" *) input AXI_01_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_02 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_02, ASSOCIATED_BUSIF SAXI_02, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_02_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_02_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_02_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_02_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 ARADDR" *) input [32:0]AXI_02_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 ARBURST" *) input [1:0]AXI_02_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 ARID" *) input [5:0]AXI_02_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 ARLEN" *) input [3:0]AXI_02_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 ARSIZE" *) input [2:0]AXI_02_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 ARVALID" *) input AXI_02_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 AWADDR" *) input [32:0]AXI_02_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 AWBURST" *) input [1:0]AXI_02_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 AWID" *) input [5:0]AXI_02_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 AWLEN" *) input [3:0]AXI_02_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 AWSIZE" *) input [2:0]AXI_02_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 AWVALID" *) input AXI_02_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 RREADY" *) input AXI_02_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 BREADY" *) input AXI_02_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 WDATA" *) input [255:0]AXI_02_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 WLAST" *) input AXI_02_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 WSTRB" *) input [31:0]AXI_02_WSTRB;
  input [31:0]AXI_02_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 WVALID" *) input AXI_02_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_03 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_03, ASSOCIATED_BUSIF SAXI_03, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_03_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_03_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_03_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_03_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 ARADDR" *) input [32:0]AXI_03_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 ARBURST" *) input [1:0]AXI_03_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 ARID" *) input [5:0]AXI_03_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 ARLEN" *) input [3:0]AXI_03_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 ARSIZE" *) input [2:0]AXI_03_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 ARVALID" *) input AXI_03_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 AWADDR" *) input [32:0]AXI_03_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 AWBURST" *) input [1:0]AXI_03_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 AWID" *) input [5:0]AXI_03_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 AWLEN" *) input [3:0]AXI_03_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 AWSIZE" *) input [2:0]AXI_03_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 AWVALID" *) input AXI_03_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 RREADY" *) input AXI_03_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 BREADY" *) input AXI_03_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 WDATA" *) input [255:0]AXI_03_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 WLAST" *) input AXI_03_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 WSTRB" *) input [31:0]AXI_03_WSTRB;
  input [31:0]AXI_03_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 WVALID" *) input AXI_03_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_04 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_04, ASSOCIATED_BUSIF SAXI_04, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_04_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_04_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_04_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_04_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 ARADDR" *) input [32:0]AXI_04_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 ARBURST" *) input [1:0]AXI_04_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 ARID" *) input [5:0]AXI_04_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 ARLEN" *) input [3:0]AXI_04_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 ARSIZE" *) input [2:0]AXI_04_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 ARVALID" *) input AXI_04_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 AWADDR" *) input [32:0]AXI_04_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 AWBURST" *) input [1:0]AXI_04_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 AWID" *) input [5:0]AXI_04_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 AWLEN" *) input [3:0]AXI_04_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 AWSIZE" *) input [2:0]AXI_04_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 AWVALID" *) input AXI_04_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 RREADY" *) input AXI_04_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 BREADY" *) input AXI_04_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 WDATA" *) input [255:0]AXI_04_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 WLAST" *) input AXI_04_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 WSTRB" *) input [31:0]AXI_04_WSTRB;
  input [31:0]AXI_04_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 WVALID" *) input AXI_04_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_05 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_05, ASSOCIATED_BUSIF SAXI_05, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_05_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_05_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_05_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_05_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 ARADDR" *) input [32:0]AXI_05_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 ARBURST" *) input [1:0]AXI_05_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 ARID" *) input [5:0]AXI_05_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 ARLEN" *) input [3:0]AXI_05_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 ARSIZE" *) input [2:0]AXI_05_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 ARVALID" *) input AXI_05_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 AWADDR" *) input [32:0]AXI_05_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 AWBURST" *) input [1:0]AXI_05_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 AWID" *) input [5:0]AXI_05_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 AWLEN" *) input [3:0]AXI_05_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 AWSIZE" *) input [2:0]AXI_05_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 AWVALID" *) input AXI_05_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 RREADY" *) input AXI_05_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 BREADY" *) input AXI_05_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 WDATA" *) input [255:0]AXI_05_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 WLAST" *) input AXI_05_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 WSTRB" *) input [31:0]AXI_05_WSTRB;
  input [31:0]AXI_05_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 WVALID" *) input AXI_05_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_06 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_06, ASSOCIATED_BUSIF SAXI_06, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_06_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_06_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_06_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_06_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 ARADDR" *) input [32:0]AXI_06_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 ARBURST" *) input [1:0]AXI_06_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 ARID" *) input [5:0]AXI_06_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 ARLEN" *) input [3:0]AXI_06_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 ARSIZE" *) input [2:0]AXI_06_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 ARVALID" *) input AXI_06_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 AWADDR" *) input [32:0]AXI_06_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 AWBURST" *) input [1:0]AXI_06_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 AWID" *) input [5:0]AXI_06_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 AWLEN" *) input [3:0]AXI_06_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 AWSIZE" *) input [2:0]AXI_06_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 AWVALID" *) input AXI_06_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 RREADY" *) input AXI_06_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 BREADY" *) input AXI_06_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 WDATA" *) input [255:0]AXI_06_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 WLAST" *) input AXI_06_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 WSTRB" *) input [31:0]AXI_06_WSTRB;
  input [31:0]AXI_06_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 WVALID" *) input AXI_06_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_07 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_07, ASSOCIATED_BUSIF SAXI_07, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_07_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_07_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_07_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_07_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 ARADDR" *) input [32:0]AXI_07_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 ARBURST" *) input [1:0]AXI_07_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 ARID" *) input [5:0]AXI_07_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 ARLEN" *) input [3:0]AXI_07_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 ARSIZE" *) input [2:0]AXI_07_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 ARVALID" *) input AXI_07_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 AWADDR" *) input [32:0]AXI_07_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 AWBURST" *) input [1:0]AXI_07_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 AWID" *) input [5:0]AXI_07_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 AWLEN" *) input [3:0]AXI_07_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 AWSIZE" *) input [2:0]AXI_07_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 AWVALID" *) input AXI_07_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 RREADY" *) input AXI_07_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 BREADY" *) input AXI_07_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 WDATA" *) input [255:0]AXI_07_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 WLAST" *) input AXI_07_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 WSTRB" *) input [31:0]AXI_07_WSTRB;
  input [31:0]AXI_07_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 WVALID" *) input AXI_07_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_08 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_08, ASSOCIATED_BUSIF SAXI_08, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_08_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_08_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_08_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_08_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 ARADDR" *) input [32:0]AXI_08_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 ARBURST" *) input [1:0]AXI_08_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 ARID" *) input [5:0]AXI_08_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 ARLEN" *) input [3:0]AXI_08_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 ARSIZE" *) input [2:0]AXI_08_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 ARVALID" *) input AXI_08_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 AWADDR" *) input [32:0]AXI_08_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 AWBURST" *) input [1:0]AXI_08_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 AWID" *) input [5:0]AXI_08_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 AWLEN" *) input [3:0]AXI_08_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 AWSIZE" *) input [2:0]AXI_08_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 AWVALID" *) input AXI_08_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 RREADY" *) input AXI_08_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 BREADY" *) input AXI_08_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 WDATA" *) input [255:0]AXI_08_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 WLAST" *) input AXI_08_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 WSTRB" *) input [31:0]AXI_08_WSTRB;
  input [31:0]AXI_08_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 WVALID" *) input AXI_08_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_09 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_09, ASSOCIATED_BUSIF SAXI_09, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_09_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_09_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_09_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_09_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 ARADDR" *) input [32:0]AXI_09_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 ARBURST" *) input [1:0]AXI_09_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 ARID" *) input [5:0]AXI_09_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 ARLEN" *) input [3:0]AXI_09_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 ARSIZE" *) input [2:0]AXI_09_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 ARVALID" *) input AXI_09_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 AWADDR" *) input [32:0]AXI_09_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 AWBURST" *) input [1:0]AXI_09_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 AWID" *) input [5:0]AXI_09_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 AWLEN" *) input [3:0]AXI_09_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 AWSIZE" *) input [2:0]AXI_09_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 AWVALID" *) input AXI_09_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 RREADY" *) input AXI_09_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 BREADY" *) input AXI_09_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 WDATA" *) input [255:0]AXI_09_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 WLAST" *) input AXI_09_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 WSTRB" *) input [31:0]AXI_09_WSTRB;
  input [31:0]AXI_09_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 WVALID" *) input AXI_09_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_10 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_10, ASSOCIATED_BUSIF SAXI_10, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_10_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_10_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_10_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_10_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 ARADDR" *) input [32:0]AXI_10_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 ARBURST" *) input [1:0]AXI_10_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 ARID" *) input [5:0]AXI_10_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 ARLEN" *) input [3:0]AXI_10_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 ARSIZE" *) input [2:0]AXI_10_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 ARVALID" *) input AXI_10_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 AWADDR" *) input [32:0]AXI_10_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 AWBURST" *) input [1:0]AXI_10_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 AWID" *) input [5:0]AXI_10_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 AWLEN" *) input [3:0]AXI_10_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 AWSIZE" *) input [2:0]AXI_10_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 AWVALID" *) input AXI_10_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 RREADY" *) input AXI_10_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 BREADY" *) input AXI_10_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 WDATA" *) input [255:0]AXI_10_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 WLAST" *) input AXI_10_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 WSTRB" *) input [31:0]AXI_10_WSTRB;
  input [31:0]AXI_10_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 WVALID" *) input AXI_10_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_11 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_11, ASSOCIATED_BUSIF SAXI_11, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_11_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_11_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_11_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_11_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 ARADDR" *) input [32:0]AXI_11_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 ARBURST" *) input [1:0]AXI_11_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 ARID" *) input [5:0]AXI_11_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 ARLEN" *) input [3:0]AXI_11_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 ARSIZE" *) input [2:0]AXI_11_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 ARVALID" *) input AXI_11_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 AWADDR" *) input [32:0]AXI_11_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 AWBURST" *) input [1:0]AXI_11_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 AWID" *) input [5:0]AXI_11_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 AWLEN" *) input [3:0]AXI_11_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 AWSIZE" *) input [2:0]AXI_11_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 AWVALID" *) input AXI_11_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 RREADY" *) input AXI_11_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 BREADY" *) input AXI_11_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 WDATA" *) input [255:0]AXI_11_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 WLAST" *) input AXI_11_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 WSTRB" *) input [31:0]AXI_11_WSTRB;
  input [31:0]AXI_11_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 WVALID" *) input AXI_11_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_12 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_12, ASSOCIATED_BUSIF SAXI_12, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_12_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_12_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_12_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_12_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 ARADDR" *) input [32:0]AXI_12_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 ARBURST" *) input [1:0]AXI_12_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 ARID" *) input [5:0]AXI_12_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 ARLEN" *) input [3:0]AXI_12_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 ARSIZE" *) input [2:0]AXI_12_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 ARVALID" *) input AXI_12_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 AWADDR" *) input [32:0]AXI_12_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 AWBURST" *) input [1:0]AXI_12_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 AWID" *) input [5:0]AXI_12_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 AWLEN" *) input [3:0]AXI_12_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 AWSIZE" *) input [2:0]AXI_12_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 AWVALID" *) input AXI_12_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 RREADY" *) input AXI_12_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 BREADY" *) input AXI_12_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 WDATA" *) input [255:0]AXI_12_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 WLAST" *) input AXI_12_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 WSTRB" *) input [31:0]AXI_12_WSTRB;
  input [31:0]AXI_12_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 WVALID" *) input AXI_12_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_13 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_13, ASSOCIATED_BUSIF SAXI_13, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_13_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_13_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_13_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_13_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 ARADDR" *) input [32:0]AXI_13_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 ARBURST" *) input [1:0]AXI_13_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 ARID" *) input [5:0]AXI_13_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 ARLEN" *) input [3:0]AXI_13_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 ARSIZE" *) input [2:0]AXI_13_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 ARVALID" *) input AXI_13_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 AWADDR" *) input [32:0]AXI_13_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 AWBURST" *) input [1:0]AXI_13_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 AWID" *) input [5:0]AXI_13_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 AWLEN" *) input [3:0]AXI_13_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 AWSIZE" *) input [2:0]AXI_13_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 AWVALID" *) input AXI_13_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 RREADY" *) input AXI_13_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 BREADY" *) input AXI_13_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 WDATA" *) input [255:0]AXI_13_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 WLAST" *) input AXI_13_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 WSTRB" *) input [31:0]AXI_13_WSTRB;
  input [31:0]AXI_13_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 WVALID" *) input AXI_13_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_14 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_14, ASSOCIATED_BUSIF SAXI_14, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_14_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_14_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_14_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_14_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 ARADDR" *) input [32:0]AXI_14_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 ARBURST" *) input [1:0]AXI_14_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 ARID" *) input [5:0]AXI_14_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 ARLEN" *) input [3:0]AXI_14_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 ARSIZE" *) input [2:0]AXI_14_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 ARVALID" *) input AXI_14_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 AWADDR" *) input [32:0]AXI_14_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 AWBURST" *) input [1:0]AXI_14_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 AWID" *) input [5:0]AXI_14_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 AWLEN" *) input [3:0]AXI_14_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 AWSIZE" *) input [2:0]AXI_14_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 AWVALID" *) input AXI_14_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 RREADY" *) input AXI_14_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 BREADY" *) input AXI_14_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 WDATA" *) input [255:0]AXI_14_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 WLAST" *) input AXI_14_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 WSTRB" *) input [31:0]AXI_14_WSTRB;
  input [31:0]AXI_14_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 WVALID" *) input AXI_14_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_15 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_15, ASSOCIATED_BUSIF SAXI_15, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_15_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_15_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_15_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_15_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 ARADDR" *) input [32:0]AXI_15_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 ARBURST" *) input [1:0]AXI_15_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 ARID" *) input [5:0]AXI_15_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 ARLEN" *) input [3:0]AXI_15_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 ARSIZE" *) input [2:0]AXI_15_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 ARVALID" *) input AXI_15_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 AWADDR" *) input [32:0]AXI_15_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 AWBURST" *) input [1:0]AXI_15_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 AWID" *) input [5:0]AXI_15_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 AWLEN" *) input [3:0]AXI_15_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 AWSIZE" *) input [2:0]AXI_15_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 AWVALID" *) input AXI_15_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 RREADY" *) input AXI_15_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 BREADY" *) input AXI_15_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 WDATA" *) input [255:0]AXI_15_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 WLAST" *) input AXI_15_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 WSTRB" *) input [31:0]AXI_15_WSTRB;
  input [31:0]AXI_15_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 WVALID" *) input AXI_15_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_16 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_16, ASSOCIATED_BUSIF SAXI_16, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_16_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_16_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_16_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_16_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 ARADDR" *) input [32:0]AXI_16_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 ARBURST" *) input [1:0]AXI_16_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 ARID" *) input [5:0]AXI_16_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 ARLEN" *) input [3:0]AXI_16_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 ARSIZE" *) input [2:0]AXI_16_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 ARVALID" *) input AXI_16_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 AWADDR" *) input [32:0]AXI_16_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 AWBURST" *) input [1:0]AXI_16_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 AWID" *) input [5:0]AXI_16_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 AWLEN" *) input [3:0]AXI_16_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 AWSIZE" *) input [2:0]AXI_16_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 AWVALID" *) input AXI_16_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 RREADY" *) input AXI_16_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 BREADY" *) input AXI_16_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 WDATA" *) input [255:0]AXI_16_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 WLAST" *) input AXI_16_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 WSTRB" *) input [31:0]AXI_16_WSTRB;
  input [31:0]AXI_16_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 WVALID" *) input AXI_16_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_17 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_17, ASSOCIATED_BUSIF SAXI_17, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_17_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_17_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_17_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_17_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 ARADDR" *) input [32:0]AXI_17_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 ARBURST" *) input [1:0]AXI_17_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 ARID" *) input [5:0]AXI_17_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 ARLEN" *) input [3:0]AXI_17_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 ARSIZE" *) input [2:0]AXI_17_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 ARVALID" *) input AXI_17_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 AWADDR" *) input [32:0]AXI_17_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 AWBURST" *) input [1:0]AXI_17_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 AWID" *) input [5:0]AXI_17_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 AWLEN" *) input [3:0]AXI_17_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 AWSIZE" *) input [2:0]AXI_17_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 AWVALID" *) input AXI_17_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 RREADY" *) input AXI_17_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 BREADY" *) input AXI_17_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 WDATA" *) input [255:0]AXI_17_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 WLAST" *) input AXI_17_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 WSTRB" *) input [31:0]AXI_17_WSTRB;
  input [31:0]AXI_17_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 WVALID" *) input AXI_17_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_18 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_18, ASSOCIATED_BUSIF SAXI_18, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_18_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_18_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_18_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_18_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 ARADDR" *) input [32:0]AXI_18_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 ARBURST" *) input [1:0]AXI_18_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 ARID" *) input [5:0]AXI_18_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 ARLEN" *) input [3:0]AXI_18_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 ARSIZE" *) input [2:0]AXI_18_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 ARVALID" *) input AXI_18_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 AWADDR" *) input [32:0]AXI_18_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 AWBURST" *) input [1:0]AXI_18_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 AWID" *) input [5:0]AXI_18_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 AWLEN" *) input [3:0]AXI_18_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 AWSIZE" *) input [2:0]AXI_18_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 AWVALID" *) input AXI_18_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 RREADY" *) input AXI_18_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 BREADY" *) input AXI_18_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 WDATA" *) input [255:0]AXI_18_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 WLAST" *) input AXI_18_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 WSTRB" *) input [31:0]AXI_18_WSTRB;
  input [31:0]AXI_18_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 WVALID" *) input AXI_18_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_19 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_19, ASSOCIATED_BUSIF SAXI_19, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_19_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_19_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_19_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_19_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 ARADDR" *) input [32:0]AXI_19_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 ARBURST" *) input [1:0]AXI_19_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 ARID" *) input [5:0]AXI_19_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 ARLEN" *) input [3:0]AXI_19_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 ARSIZE" *) input [2:0]AXI_19_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 ARVALID" *) input AXI_19_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 AWADDR" *) input [32:0]AXI_19_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 AWBURST" *) input [1:0]AXI_19_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 AWID" *) input [5:0]AXI_19_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 AWLEN" *) input [3:0]AXI_19_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 AWSIZE" *) input [2:0]AXI_19_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 AWVALID" *) input AXI_19_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 RREADY" *) input AXI_19_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 BREADY" *) input AXI_19_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 WDATA" *) input [255:0]AXI_19_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 WLAST" *) input AXI_19_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 WSTRB" *) input [31:0]AXI_19_WSTRB;
  input [31:0]AXI_19_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 WVALID" *) input AXI_19_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_20 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_20, ASSOCIATED_BUSIF SAXI_20, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_20_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_20_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_20_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_20_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 ARADDR" *) input [32:0]AXI_20_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 ARBURST" *) input [1:0]AXI_20_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 ARID" *) input [5:0]AXI_20_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 ARLEN" *) input [3:0]AXI_20_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 ARSIZE" *) input [2:0]AXI_20_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 ARVALID" *) input AXI_20_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 AWADDR" *) input [32:0]AXI_20_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 AWBURST" *) input [1:0]AXI_20_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 AWID" *) input [5:0]AXI_20_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 AWLEN" *) input [3:0]AXI_20_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 AWSIZE" *) input [2:0]AXI_20_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 AWVALID" *) input AXI_20_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 RREADY" *) input AXI_20_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 BREADY" *) input AXI_20_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 WDATA" *) input [255:0]AXI_20_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 WLAST" *) input AXI_20_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 WSTRB" *) input [31:0]AXI_20_WSTRB;
  input [31:0]AXI_20_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 WVALID" *) input AXI_20_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_21 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_21, ASSOCIATED_BUSIF SAXI_21, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_21_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_21_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_21_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_21_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 ARADDR" *) input [32:0]AXI_21_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 ARBURST" *) input [1:0]AXI_21_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 ARID" *) input [5:0]AXI_21_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 ARLEN" *) input [3:0]AXI_21_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 ARSIZE" *) input [2:0]AXI_21_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 ARVALID" *) input AXI_21_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 AWADDR" *) input [32:0]AXI_21_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 AWBURST" *) input [1:0]AXI_21_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 AWID" *) input [5:0]AXI_21_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 AWLEN" *) input [3:0]AXI_21_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 AWSIZE" *) input [2:0]AXI_21_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 AWVALID" *) input AXI_21_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 RREADY" *) input AXI_21_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 BREADY" *) input AXI_21_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 WDATA" *) input [255:0]AXI_21_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 WLAST" *) input AXI_21_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 WSTRB" *) input [31:0]AXI_21_WSTRB;
  input [31:0]AXI_21_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 WVALID" *) input AXI_21_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_22 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_22, ASSOCIATED_BUSIF SAXI_22, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_22_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_22_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_22_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_22_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 ARADDR" *) input [32:0]AXI_22_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 ARBURST" *) input [1:0]AXI_22_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 ARID" *) input [5:0]AXI_22_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 ARLEN" *) input [3:0]AXI_22_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 ARSIZE" *) input [2:0]AXI_22_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 ARVALID" *) input AXI_22_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 AWADDR" *) input [32:0]AXI_22_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 AWBURST" *) input [1:0]AXI_22_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 AWID" *) input [5:0]AXI_22_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 AWLEN" *) input [3:0]AXI_22_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 AWSIZE" *) input [2:0]AXI_22_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 AWVALID" *) input AXI_22_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 RREADY" *) input AXI_22_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 BREADY" *) input AXI_22_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 WDATA" *) input [255:0]AXI_22_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 WLAST" *) input AXI_22_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 WSTRB" *) input [31:0]AXI_22_WSTRB;
  input [31:0]AXI_22_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 WVALID" *) input AXI_22_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_23 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_23, ASSOCIATED_BUSIF SAXI_23, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_23_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_23_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_23_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_23_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 ARADDR" *) input [32:0]AXI_23_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 ARBURST" *) input [1:0]AXI_23_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 ARID" *) input [5:0]AXI_23_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 ARLEN" *) input [3:0]AXI_23_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 ARSIZE" *) input [2:0]AXI_23_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 ARVALID" *) input AXI_23_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 AWADDR" *) input [32:0]AXI_23_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 AWBURST" *) input [1:0]AXI_23_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 AWID" *) input [5:0]AXI_23_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 AWLEN" *) input [3:0]AXI_23_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 AWSIZE" *) input [2:0]AXI_23_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 AWVALID" *) input AXI_23_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 RREADY" *) input AXI_23_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 BREADY" *) input AXI_23_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 WDATA" *) input [255:0]AXI_23_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 WLAST" *) input AXI_23_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 WSTRB" *) input [31:0]AXI_23_WSTRB;
  input [31:0]AXI_23_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 WVALID" *) input AXI_23_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_24 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_24, ASSOCIATED_BUSIF SAXI_24, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_24_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_24_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_24_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_24_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 ARADDR" *) input [32:0]AXI_24_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 ARBURST" *) input [1:0]AXI_24_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 ARID" *) input [5:0]AXI_24_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 ARLEN" *) input [3:0]AXI_24_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 ARSIZE" *) input [2:0]AXI_24_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 ARVALID" *) input AXI_24_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 AWADDR" *) input [32:0]AXI_24_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 AWBURST" *) input [1:0]AXI_24_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 AWID" *) input [5:0]AXI_24_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 AWLEN" *) input [3:0]AXI_24_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 AWSIZE" *) input [2:0]AXI_24_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 AWVALID" *) input AXI_24_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 RREADY" *) input AXI_24_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 BREADY" *) input AXI_24_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 WDATA" *) input [255:0]AXI_24_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 WLAST" *) input AXI_24_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 WSTRB" *) input [31:0]AXI_24_WSTRB;
  input [31:0]AXI_24_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 WVALID" *) input AXI_24_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_25 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_25, ASSOCIATED_BUSIF SAXI_25, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_25_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_25_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_25_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_25_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 ARADDR" *) input [32:0]AXI_25_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 ARBURST" *) input [1:0]AXI_25_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 ARID" *) input [5:0]AXI_25_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 ARLEN" *) input [3:0]AXI_25_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 ARSIZE" *) input [2:0]AXI_25_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 ARVALID" *) input AXI_25_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 AWADDR" *) input [32:0]AXI_25_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 AWBURST" *) input [1:0]AXI_25_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 AWID" *) input [5:0]AXI_25_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 AWLEN" *) input [3:0]AXI_25_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 AWSIZE" *) input [2:0]AXI_25_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 AWVALID" *) input AXI_25_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 RREADY" *) input AXI_25_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 BREADY" *) input AXI_25_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 WDATA" *) input [255:0]AXI_25_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 WLAST" *) input AXI_25_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 WSTRB" *) input [31:0]AXI_25_WSTRB;
  input [31:0]AXI_25_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 WVALID" *) input AXI_25_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_26 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_26, ASSOCIATED_BUSIF SAXI_26, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_26_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_26_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_26_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_26_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 ARADDR" *) input [32:0]AXI_26_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 ARBURST" *) input [1:0]AXI_26_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 ARID" *) input [5:0]AXI_26_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 ARLEN" *) input [3:0]AXI_26_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 ARSIZE" *) input [2:0]AXI_26_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 ARVALID" *) input AXI_26_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 AWADDR" *) input [32:0]AXI_26_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 AWBURST" *) input [1:0]AXI_26_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 AWID" *) input [5:0]AXI_26_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 AWLEN" *) input [3:0]AXI_26_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 AWSIZE" *) input [2:0]AXI_26_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 AWVALID" *) input AXI_26_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 RREADY" *) input AXI_26_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 BREADY" *) input AXI_26_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 WDATA" *) input [255:0]AXI_26_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 WLAST" *) input AXI_26_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 WSTRB" *) input [31:0]AXI_26_WSTRB;
  input [31:0]AXI_26_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 WVALID" *) input AXI_26_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_27 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_27, ASSOCIATED_BUSIF SAXI_27, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_27_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_27_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_27_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_27_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 ARADDR" *) input [32:0]AXI_27_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 ARBURST" *) input [1:0]AXI_27_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 ARID" *) input [5:0]AXI_27_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 ARLEN" *) input [3:0]AXI_27_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 ARSIZE" *) input [2:0]AXI_27_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 ARVALID" *) input AXI_27_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 AWADDR" *) input [32:0]AXI_27_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 AWBURST" *) input [1:0]AXI_27_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 AWID" *) input [5:0]AXI_27_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 AWLEN" *) input [3:0]AXI_27_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 AWSIZE" *) input [2:0]AXI_27_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 AWVALID" *) input AXI_27_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 RREADY" *) input AXI_27_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 BREADY" *) input AXI_27_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 WDATA" *) input [255:0]AXI_27_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 WLAST" *) input AXI_27_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 WSTRB" *) input [31:0]AXI_27_WSTRB;
  input [31:0]AXI_27_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 WVALID" *) input AXI_27_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_28 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_28, ASSOCIATED_BUSIF SAXI_28, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_28_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_28_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_28_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_28_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 ARADDR" *) input [32:0]AXI_28_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 ARBURST" *) input [1:0]AXI_28_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 ARID" *) input [5:0]AXI_28_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 ARLEN" *) input [3:0]AXI_28_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 ARSIZE" *) input [2:0]AXI_28_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 ARVALID" *) input AXI_28_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 AWADDR" *) input [32:0]AXI_28_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 AWBURST" *) input [1:0]AXI_28_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 AWID" *) input [5:0]AXI_28_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 AWLEN" *) input [3:0]AXI_28_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 AWSIZE" *) input [2:0]AXI_28_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 AWVALID" *) input AXI_28_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 RREADY" *) input AXI_28_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 BREADY" *) input AXI_28_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 WDATA" *) input [255:0]AXI_28_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 WLAST" *) input AXI_28_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 WSTRB" *) input [31:0]AXI_28_WSTRB;
  input [31:0]AXI_28_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 WVALID" *) input AXI_28_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_29 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_29, ASSOCIATED_BUSIF SAXI_29, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_29_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_29_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_29_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_29_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 ARADDR" *) input [32:0]AXI_29_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 ARBURST" *) input [1:0]AXI_29_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 ARID" *) input [5:0]AXI_29_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 ARLEN" *) input [3:0]AXI_29_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 ARSIZE" *) input [2:0]AXI_29_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 ARVALID" *) input AXI_29_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 AWADDR" *) input [32:0]AXI_29_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 AWBURST" *) input [1:0]AXI_29_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 AWID" *) input [5:0]AXI_29_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 AWLEN" *) input [3:0]AXI_29_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 AWSIZE" *) input [2:0]AXI_29_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 AWVALID" *) input AXI_29_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 RREADY" *) input AXI_29_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 BREADY" *) input AXI_29_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 WDATA" *) input [255:0]AXI_29_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 WLAST" *) input AXI_29_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 WSTRB" *) input [31:0]AXI_29_WSTRB;
  input [31:0]AXI_29_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 WVALID" *) input AXI_29_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_30 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_30, ASSOCIATED_BUSIF SAXI_30, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, INSERT_VIP 0" *) input AXI_30_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_30_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_30_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_30_ARESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 ARADDR" *) input [32:0]AXI_30_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 ARBURST" *) input [1:0]AXI_30_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 ARID" *) input [5:0]AXI_30_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 ARLEN" *) input [3:0]AXI_30_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 ARSIZE" *) input [2:0]AXI_30_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 ARVALID" *) input AXI_30_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 AWADDR" *) input [32:0]AXI_30_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 AWBURST" *) input [1:0]AXI_30_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 AWID" *) input [5:0]AXI_30_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 AWLEN" *) input [3:0]AXI_30_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 AWSIZE" *) input [2:0]AXI_30_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 AWVALID" *) input AXI_30_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 RREADY" *) input AXI_30_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 BREADY" *) input AXI_30_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 WDATA" *) input [255:0]AXI_30_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 WLAST" *) input AXI_30_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 WSTRB" *) input [31:0]AXI_30_WSTRB;
  input [31:0]AXI_30_WDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 WVALID" *) input AXI_30_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_0 PWDATA" *) input [31:0]APB_0_PWDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_0 PADDR" *) input [21:0]APB_0_PADDR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 PCLK_0 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PCLK_0, ASSOCIATED_BUSIF SAPB_0, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_s_axi_aclk, INSERT_VIP 0" *) input APB_0_PCLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_0 PENABLE" *) input APB_0_PENABLE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 PRST_0_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PRST_0_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input APB_0_PRESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_0 PSEL" *) input APB_0_PSEL;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_0 PWRITE" *) input APB_0_PWRITE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_1 PWDATA" *) input [31:0]APB_1_PWDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_1 PADDR" *) input [21:0]APB_1_PADDR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 PCLK_1 CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PCLK_1, ASSOCIATED_BUSIF SAPB_1, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_s_axi_aclk, INSERT_VIP 0" *) input APB_1_PCLK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_1 PENABLE" *) input APB_1_PENABLE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 PRST_1_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PRST_1_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input APB_1_PRESET_N;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_1 PSEL" *) input APB_1_PSEL;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_1 PWRITE" *) input APB_1_PWRITE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 ARREADY" *) output AXI_00_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 AWREADY" *) output AXI_00_AWREADY;
  output [31:0]AXI_00_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 RDATA" *) output [255:0]AXI_00_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 RID" *) output [5:0]AXI_00_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 RLAST" *) output AXI_00_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 RRESP" *) output [1:0]AXI_00_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 RVALID" *) output AXI_00_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 WREADY" *) output AXI_00_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 BID" *) output [5:0]AXI_00_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 BRESP" *) output [1:0]AXI_00_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_00, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_00_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 ARREADY" *) output AXI_01_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 AWREADY" *) output AXI_01_AWREADY;
  output [31:0]AXI_01_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 RDATA" *) output [255:0]AXI_01_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 RID" *) output [5:0]AXI_01_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 RLAST" *) output AXI_01_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 RRESP" *) output [1:0]AXI_01_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 RVALID" *) output AXI_01_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 WREADY" *) output AXI_01_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 BID" *) output [5:0]AXI_01_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 BRESP" *) output [1:0]AXI_01_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_01 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_01, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_01_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 ARREADY" *) output AXI_02_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 AWREADY" *) output AXI_02_AWREADY;
  output [31:0]AXI_02_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 RDATA" *) output [255:0]AXI_02_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 RID" *) output [5:0]AXI_02_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 RLAST" *) output AXI_02_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 RRESP" *) output [1:0]AXI_02_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 RVALID" *) output AXI_02_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 WREADY" *) output AXI_02_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 BID" *) output [5:0]AXI_02_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 BRESP" *) output [1:0]AXI_02_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_02 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_02, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_02_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 ARREADY" *) output AXI_03_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 AWREADY" *) output AXI_03_AWREADY;
  output [31:0]AXI_03_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 RDATA" *) output [255:0]AXI_03_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 RID" *) output [5:0]AXI_03_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 RLAST" *) output AXI_03_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 RRESP" *) output [1:0]AXI_03_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 RVALID" *) output AXI_03_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 WREADY" *) output AXI_03_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 BID" *) output [5:0]AXI_03_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 BRESP" *) output [1:0]AXI_03_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_03 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_03, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_03_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 ARREADY" *) output AXI_04_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 AWREADY" *) output AXI_04_AWREADY;
  output [31:0]AXI_04_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 RDATA" *) output [255:0]AXI_04_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 RID" *) output [5:0]AXI_04_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 RLAST" *) output AXI_04_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 RRESP" *) output [1:0]AXI_04_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 RVALID" *) output AXI_04_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 WREADY" *) output AXI_04_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 BID" *) output [5:0]AXI_04_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 BRESP" *) output [1:0]AXI_04_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_04 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_04, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_04_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 ARREADY" *) output AXI_05_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 AWREADY" *) output AXI_05_AWREADY;
  output [31:0]AXI_05_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 RDATA" *) output [255:0]AXI_05_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 RID" *) output [5:0]AXI_05_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 RLAST" *) output AXI_05_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 RRESP" *) output [1:0]AXI_05_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 RVALID" *) output AXI_05_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 WREADY" *) output AXI_05_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 BID" *) output [5:0]AXI_05_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 BRESP" *) output [1:0]AXI_05_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_05 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_05, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_05_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 ARREADY" *) output AXI_06_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 AWREADY" *) output AXI_06_AWREADY;
  output [31:0]AXI_06_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 RDATA" *) output [255:0]AXI_06_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 RID" *) output [5:0]AXI_06_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 RLAST" *) output AXI_06_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 RRESP" *) output [1:0]AXI_06_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 RVALID" *) output AXI_06_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 WREADY" *) output AXI_06_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 BID" *) output [5:0]AXI_06_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 BRESP" *) output [1:0]AXI_06_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_06 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_06, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_06_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 ARREADY" *) output AXI_07_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 AWREADY" *) output AXI_07_AWREADY;
  output [31:0]AXI_07_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 RDATA" *) output [255:0]AXI_07_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 RID" *) output [5:0]AXI_07_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 RLAST" *) output AXI_07_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 RRESP" *) output [1:0]AXI_07_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 RVALID" *) output AXI_07_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 WREADY" *) output AXI_07_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 BID" *) output [5:0]AXI_07_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 BRESP" *) output [1:0]AXI_07_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_07 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_07, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_07_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 ARREADY" *) output AXI_08_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 AWREADY" *) output AXI_08_AWREADY;
  output [31:0]AXI_08_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 RDATA" *) output [255:0]AXI_08_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 RID" *) output [5:0]AXI_08_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 RLAST" *) output AXI_08_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 RRESP" *) output [1:0]AXI_08_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 RVALID" *) output AXI_08_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 WREADY" *) output AXI_08_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 BID" *) output [5:0]AXI_08_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 BRESP" *) output [1:0]AXI_08_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_08 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_08, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_08_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 ARREADY" *) output AXI_09_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 AWREADY" *) output AXI_09_AWREADY;
  output [31:0]AXI_09_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 RDATA" *) output [255:0]AXI_09_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 RID" *) output [5:0]AXI_09_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 RLAST" *) output AXI_09_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 RRESP" *) output [1:0]AXI_09_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 RVALID" *) output AXI_09_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 WREADY" *) output AXI_09_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 BID" *) output [5:0]AXI_09_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 BRESP" *) output [1:0]AXI_09_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_09 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_09, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_09_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 ARREADY" *) output AXI_10_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 AWREADY" *) output AXI_10_AWREADY;
  output [31:0]AXI_10_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 RDATA" *) output [255:0]AXI_10_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 RID" *) output [5:0]AXI_10_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 RLAST" *) output AXI_10_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 RRESP" *) output [1:0]AXI_10_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 RVALID" *) output AXI_10_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 WREADY" *) output AXI_10_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 BID" *) output [5:0]AXI_10_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 BRESP" *) output [1:0]AXI_10_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_10 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_10, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_10_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 ARREADY" *) output AXI_11_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 AWREADY" *) output AXI_11_AWREADY;
  output [31:0]AXI_11_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 RDATA" *) output [255:0]AXI_11_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 RID" *) output [5:0]AXI_11_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 RLAST" *) output AXI_11_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 RRESP" *) output [1:0]AXI_11_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 RVALID" *) output AXI_11_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 WREADY" *) output AXI_11_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 BID" *) output [5:0]AXI_11_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 BRESP" *) output [1:0]AXI_11_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_11 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_11, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_11_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 ARREADY" *) output AXI_12_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 AWREADY" *) output AXI_12_AWREADY;
  output [31:0]AXI_12_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 RDATA" *) output [255:0]AXI_12_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 RID" *) output [5:0]AXI_12_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 RLAST" *) output AXI_12_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 RRESP" *) output [1:0]AXI_12_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 RVALID" *) output AXI_12_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 WREADY" *) output AXI_12_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 BID" *) output [5:0]AXI_12_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 BRESP" *) output [1:0]AXI_12_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_12 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_12, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_12_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 ARREADY" *) output AXI_13_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 AWREADY" *) output AXI_13_AWREADY;
  output [31:0]AXI_13_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 RDATA" *) output [255:0]AXI_13_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 RID" *) output [5:0]AXI_13_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 RLAST" *) output AXI_13_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 RRESP" *) output [1:0]AXI_13_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 RVALID" *) output AXI_13_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 WREADY" *) output AXI_13_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 BID" *) output [5:0]AXI_13_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 BRESP" *) output [1:0]AXI_13_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_13 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_13, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_13_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 ARREADY" *) output AXI_14_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 AWREADY" *) output AXI_14_AWREADY;
  output [31:0]AXI_14_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 RDATA" *) output [255:0]AXI_14_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 RID" *) output [5:0]AXI_14_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 RLAST" *) output AXI_14_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 RRESP" *) output [1:0]AXI_14_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 RVALID" *) output AXI_14_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 WREADY" *) output AXI_14_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 BID" *) output [5:0]AXI_14_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 BRESP" *) output [1:0]AXI_14_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_14 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_14, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_14_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 ARREADY" *) output AXI_15_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 AWREADY" *) output AXI_15_AWREADY;
  output [31:0]AXI_15_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 RDATA" *) output [255:0]AXI_15_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 RID" *) output [5:0]AXI_15_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 RLAST" *) output AXI_15_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 RRESP" *) output [1:0]AXI_15_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 RVALID" *) output AXI_15_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 WREADY" *) output AXI_15_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 BID" *) output [5:0]AXI_15_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 BRESP" *) output [1:0]AXI_15_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_15 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_15, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_15_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 ARREADY" *) output AXI_16_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 AWREADY" *) output AXI_16_AWREADY;
  output [31:0]AXI_16_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 RDATA" *) output [255:0]AXI_16_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 RID" *) output [5:0]AXI_16_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 RLAST" *) output AXI_16_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 RRESP" *) output [1:0]AXI_16_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 RVALID" *) output AXI_16_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 WREADY" *) output AXI_16_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 BID" *) output [5:0]AXI_16_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 BRESP" *) output [1:0]AXI_16_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_16 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_16, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_16_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 ARREADY" *) output AXI_17_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 AWREADY" *) output AXI_17_AWREADY;
  output [31:0]AXI_17_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 RDATA" *) output [255:0]AXI_17_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 RID" *) output [5:0]AXI_17_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 RLAST" *) output AXI_17_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 RRESP" *) output [1:0]AXI_17_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 RVALID" *) output AXI_17_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 WREADY" *) output AXI_17_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 BID" *) output [5:0]AXI_17_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 BRESP" *) output [1:0]AXI_17_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_17 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_17, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_17_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 ARREADY" *) output AXI_18_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 AWREADY" *) output AXI_18_AWREADY;
  output [31:0]AXI_18_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 RDATA" *) output [255:0]AXI_18_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 RID" *) output [5:0]AXI_18_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 RLAST" *) output AXI_18_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 RRESP" *) output [1:0]AXI_18_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 RVALID" *) output AXI_18_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 WREADY" *) output AXI_18_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 BID" *) output [5:0]AXI_18_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 BRESP" *) output [1:0]AXI_18_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_18 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_18, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_18_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 ARREADY" *) output AXI_19_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 AWREADY" *) output AXI_19_AWREADY;
  output [31:0]AXI_19_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 RDATA" *) output [255:0]AXI_19_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 RID" *) output [5:0]AXI_19_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 RLAST" *) output AXI_19_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 RRESP" *) output [1:0]AXI_19_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 RVALID" *) output AXI_19_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 WREADY" *) output AXI_19_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 BID" *) output [5:0]AXI_19_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 BRESP" *) output [1:0]AXI_19_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_19 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_19, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_19_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 ARREADY" *) output AXI_20_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 AWREADY" *) output AXI_20_AWREADY;
  output [31:0]AXI_20_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 RDATA" *) output [255:0]AXI_20_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 RID" *) output [5:0]AXI_20_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 RLAST" *) output AXI_20_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 RRESP" *) output [1:0]AXI_20_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 RVALID" *) output AXI_20_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 WREADY" *) output AXI_20_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 BID" *) output [5:0]AXI_20_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 BRESP" *) output [1:0]AXI_20_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_20 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_20, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_20_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 ARREADY" *) output AXI_21_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 AWREADY" *) output AXI_21_AWREADY;
  output [31:0]AXI_21_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 RDATA" *) output [255:0]AXI_21_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 RID" *) output [5:0]AXI_21_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 RLAST" *) output AXI_21_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 RRESP" *) output [1:0]AXI_21_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 RVALID" *) output AXI_21_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 WREADY" *) output AXI_21_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 BID" *) output [5:0]AXI_21_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 BRESP" *) output [1:0]AXI_21_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_21 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_21, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_21_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 ARREADY" *) output AXI_22_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 AWREADY" *) output AXI_22_AWREADY;
  output [31:0]AXI_22_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 RDATA" *) output [255:0]AXI_22_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 RID" *) output [5:0]AXI_22_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 RLAST" *) output AXI_22_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 RRESP" *) output [1:0]AXI_22_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 RVALID" *) output AXI_22_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 WREADY" *) output AXI_22_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 BID" *) output [5:0]AXI_22_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 BRESP" *) output [1:0]AXI_22_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_22 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_22, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_22_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 ARREADY" *) output AXI_23_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 AWREADY" *) output AXI_23_AWREADY;
  output [31:0]AXI_23_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 RDATA" *) output [255:0]AXI_23_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 RID" *) output [5:0]AXI_23_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 RLAST" *) output AXI_23_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 RRESP" *) output [1:0]AXI_23_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 RVALID" *) output AXI_23_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 WREADY" *) output AXI_23_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 BID" *) output [5:0]AXI_23_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 BRESP" *) output [1:0]AXI_23_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_23 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_23, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_23_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 ARREADY" *) output AXI_24_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 AWREADY" *) output AXI_24_AWREADY;
  output [31:0]AXI_24_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 RDATA" *) output [255:0]AXI_24_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 RID" *) output [5:0]AXI_24_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 RLAST" *) output AXI_24_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 RRESP" *) output [1:0]AXI_24_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 RVALID" *) output AXI_24_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 WREADY" *) output AXI_24_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 BID" *) output [5:0]AXI_24_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 BRESP" *) output [1:0]AXI_24_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_24 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_24, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_24_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 ARREADY" *) output AXI_25_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 AWREADY" *) output AXI_25_AWREADY;
  output [31:0]AXI_25_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 RDATA" *) output [255:0]AXI_25_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 RID" *) output [5:0]AXI_25_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 RLAST" *) output AXI_25_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 RRESP" *) output [1:0]AXI_25_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 RVALID" *) output AXI_25_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 WREADY" *) output AXI_25_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 BID" *) output [5:0]AXI_25_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 BRESP" *) output [1:0]AXI_25_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_25 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_25, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_25_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 ARREADY" *) output AXI_26_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 AWREADY" *) output AXI_26_AWREADY;
  output [31:0]AXI_26_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 RDATA" *) output [255:0]AXI_26_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 RID" *) output [5:0]AXI_26_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 RLAST" *) output AXI_26_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 RRESP" *) output [1:0]AXI_26_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 RVALID" *) output AXI_26_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 WREADY" *) output AXI_26_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 BID" *) output [5:0]AXI_26_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 BRESP" *) output [1:0]AXI_26_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_26 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_26, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_26_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 ARREADY" *) output AXI_27_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 AWREADY" *) output AXI_27_AWREADY;
  output [31:0]AXI_27_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 RDATA" *) output [255:0]AXI_27_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 RID" *) output [5:0]AXI_27_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 RLAST" *) output AXI_27_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 RRESP" *) output [1:0]AXI_27_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 RVALID" *) output AXI_27_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 WREADY" *) output AXI_27_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 BID" *) output [5:0]AXI_27_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 BRESP" *) output [1:0]AXI_27_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_27 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_27, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_27_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 ARREADY" *) output AXI_28_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 AWREADY" *) output AXI_28_AWREADY;
  output [31:0]AXI_28_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 RDATA" *) output [255:0]AXI_28_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 RID" *) output [5:0]AXI_28_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 RLAST" *) output AXI_28_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 RRESP" *) output [1:0]AXI_28_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 RVALID" *) output AXI_28_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 WREADY" *) output AXI_28_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 BID" *) output [5:0]AXI_28_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 BRESP" *) output [1:0]AXI_28_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_28 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_28, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_28_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 ARREADY" *) output AXI_29_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 AWREADY" *) output AXI_29_AWREADY;
  output [31:0]AXI_29_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 RDATA" *) output [255:0]AXI_29_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 RID" *) output [5:0]AXI_29_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 RLAST" *) output AXI_29_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 RRESP" *) output [1:0]AXI_29_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 RVALID" *) output AXI_29_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 WREADY" *) output AXI_29_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 BID" *) output [5:0]AXI_29_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 BRESP" *) output [1:0]AXI_29_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_29 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_29, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_29_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 ARREADY" *) output AXI_30_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 AWREADY" *) output AXI_30_AWREADY;
  output [31:0]AXI_30_RDATA_PARITY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 RDATA" *) output [255:0]AXI_30_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 RID" *) output [5:0]AXI_30_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 RLAST" *) output AXI_30_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 RRESP" *) output [1:0]AXI_30_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 RVALID" *) output AXI_30_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 WREADY" *) output AXI_30_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 BID" *) output [5:0]AXI_30_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 BRESP" *) output [1:0]AXI_30_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_30 BVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_30, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 450000000, ID_WIDTH 6, ADDR_WIDTH 33, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clk_out1_pfm_top_clkwiz_hbm_aclk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI_30_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_0 PRDATA" *) output [31:0]APB_0_PRDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_0 PREADY" *) output APB_0_PREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_0 PSLVERR" *) output APB_0_PSLVERR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_1 PRDATA" *) output [31:0]APB_1_PRDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_1 PREADY" *) output APB_1_PREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:apb:1.0 SAPB_1 PSLVERR" *) output APB_1_PSLVERR;
  output apb_complete_0;
  output apb_complete_1;
  output DRAM_0_STAT_CATTRIP;
  output [6:0]DRAM_0_STAT_TEMP;
  output DRAM_1_STAT_CATTRIP;
  output [6:0]DRAM_1_STAT_TEMP;

  wire [21:0]APB_0_PADDR;
  wire APB_0_PCLK;
  wire APB_0_PENABLE;
  wire [31:0]APB_0_PRDATA;
  wire APB_0_PREADY;
  wire APB_0_PRESET_N;
  wire APB_0_PSEL;
  wire APB_0_PSLVERR;
  wire [31:0]APB_0_PWDATA;
  wire APB_0_PWRITE;
  wire [21:0]APB_1_PADDR;
  wire APB_1_PCLK;
  wire APB_1_PENABLE;
  wire [31:0]APB_1_PRDATA;
  wire APB_1_PREADY;
  wire APB_1_PRESET_N;
  wire APB_1_PSEL;
  wire APB_1_PSLVERR;
  wire [31:0]APB_1_PWDATA;
  wire APB_1_PWRITE;
  wire AXI_00_ACLK;
  wire [32:0]AXI_00_ARADDR;
  wire [1:0]AXI_00_ARBURST;
  wire AXI_00_ARESET_N;
  wire [5:0]AXI_00_ARID;
  wire [3:0]AXI_00_ARLEN;
  wire AXI_00_ARREADY;
  wire [2:0]AXI_00_ARSIZE;
  wire AXI_00_ARVALID;
  wire [32:0]AXI_00_AWADDR;
  wire [1:0]AXI_00_AWBURST;
  wire [5:0]AXI_00_AWID;
  wire [3:0]AXI_00_AWLEN;
  wire AXI_00_AWREADY;
  wire [2:0]AXI_00_AWSIZE;
  wire AXI_00_AWVALID;
  wire [5:0]AXI_00_BID;
  wire AXI_00_BREADY;
  wire [1:0]AXI_00_BRESP;
  wire AXI_00_BVALID;
  wire [255:0]AXI_00_RDATA;
  wire [31:0]AXI_00_RDATA_PARITY;
  wire [5:0]AXI_00_RID;
  wire AXI_00_RLAST;
  wire AXI_00_RREADY;
  wire [1:0]AXI_00_RRESP;
  wire AXI_00_RVALID;
  wire [255:0]AXI_00_WDATA;
  wire [31:0]AXI_00_WDATA_PARITY;
  wire AXI_00_WLAST;
  wire AXI_00_WREADY;
  wire [31:0]AXI_00_WSTRB;
  wire AXI_00_WVALID;
  wire AXI_01_ACLK;
  wire [32:0]AXI_01_ARADDR;
  wire [1:0]AXI_01_ARBURST;
  wire AXI_01_ARESET_N;
  wire [5:0]AXI_01_ARID;
  wire [3:0]AXI_01_ARLEN;
  wire AXI_01_ARREADY;
  wire [2:0]AXI_01_ARSIZE;
  wire AXI_01_ARVALID;
  wire [32:0]AXI_01_AWADDR;
  wire [1:0]AXI_01_AWBURST;
  wire [5:0]AXI_01_AWID;
  wire [3:0]AXI_01_AWLEN;
  wire AXI_01_AWREADY;
  wire [2:0]AXI_01_AWSIZE;
  wire AXI_01_AWVALID;
  wire [5:0]AXI_01_BID;
  wire AXI_01_BREADY;
  wire [1:0]AXI_01_BRESP;
  wire AXI_01_BVALID;
  wire [255:0]AXI_01_RDATA;
  wire [31:0]AXI_01_RDATA_PARITY;
  wire [5:0]AXI_01_RID;
  wire AXI_01_RLAST;
  wire AXI_01_RREADY;
  wire [1:0]AXI_01_RRESP;
  wire AXI_01_RVALID;
  wire [255:0]AXI_01_WDATA;
  wire [31:0]AXI_01_WDATA_PARITY;
  wire AXI_01_WLAST;
  wire AXI_01_WREADY;
  wire [31:0]AXI_01_WSTRB;
  wire AXI_01_WVALID;
  wire AXI_02_ACLK;
  wire [32:0]AXI_02_ARADDR;
  wire [1:0]AXI_02_ARBURST;
  wire AXI_02_ARESET_N;
  wire [5:0]AXI_02_ARID;
  wire [3:0]AXI_02_ARLEN;
  wire AXI_02_ARREADY;
  wire [2:0]AXI_02_ARSIZE;
  wire AXI_02_ARVALID;
  wire [32:0]AXI_02_AWADDR;
  wire [1:0]AXI_02_AWBURST;
  wire [5:0]AXI_02_AWID;
  wire [3:0]AXI_02_AWLEN;
  wire AXI_02_AWREADY;
  wire [2:0]AXI_02_AWSIZE;
  wire AXI_02_AWVALID;
  wire [5:0]AXI_02_BID;
  wire AXI_02_BREADY;
  wire [1:0]AXI_02_BRESP;
  wire AXI_02_BVALID;
  wire [255:0]AXI_02_RDATA;
  wire [31:0]AXI_02_RDATA_PARITY;
  wire [5:0]AXI_02_RID;
  wire AXI_02_RLAST;
  wire AXI_02_RREADY;
  wire [1:0]AXI_02_RRESP;
  wire AXI_02_RVALID;
  wire [255:0]AXI_02_WDATA;
  wire [31:0]AXI_02_WDATA_PARITY;
  wire AXI_02_WLAST;
  wire AXI_02_WREADY;
  wire [31:0]AXI_02_WSTRB;
  wire AXI_02_WVALID;
  wire AXI_03_ACLK;
  wire [32:0]AXI_03_ARADDR;
  wire [1:0]AXI_03_ARBURST;
  wire AXI_03_ARESET_N;
  wire [5:0]AXI_03_ARID;
  wire [3:0]AXI_03_ARLEN;
  wire AXI_03_ARREADY;
  wire [2:0]AXI_03_ARSIZE;
  wire AXI_03_ARVALID;
  wire [32:0]AXI_03_AWADDR;
  wire [1:0]AXI_03_AWBURST;
  wire [5:0]AXI_03_AWID;
  wire [3:0]AXI_03_AWLEN;
  wire AXI_03_AWREADY;
  wire [2:0]AXI_03_AWSIZE;
  wire AXI_03_AWVALID;
  wire [5:0]AXI_03_BID;
  wire AXI_03_BREADY;
  wire [1:0]AXI_03_BRESP;
  wire AXI_03_BVALID;
  wire [255:0]AXI_03_RDATA;
  wire [31:0]AXI_03_RDATA_PARITY;
  wire [5:0]AXI_03_RID;
  wire AXI_03_RLAST;
  wire AXI_03_RREADY;
  wire [1:0]AXI_03_RRESP;
  wire AXI_03_RVALID;
  wire [255:0]AXI_03_WDATA;
  wire [31:0]AXI_03_WDATA_PARITY;
  wire AXI_03_WLAST;
  wire AXI_03_WREADY;
  wire [31:0]AXI_03_WSTRB;
  wire AXI_03_WVALID;
  wire AXI_04_ACLK;
  wire [32:0]AXI_04_ARADDR;
  wire [1:0]AXI_04_ARBURST;
  wire AXI_04_ARESET_N;
  wire [5:0]AXI_04_ARID;
  wire [3:0]AXI_04_ARLEN;
  wire AXI_04_ARREADY;
  wire [2:0]AXI_04_ARSIZE;
  wire AXI_04_ARVALID;
  wire [32:0]AXI_04_AWADDR;
  wire [1:0]AXI_04_AWBURST;
  wire [5:0]AXI_04_AWID;
  wire [3:0]AXI_04_AWLEN;
  wire AXI_04_AWREADY;
  wire [2:0]AXI_04_AWSIZE;
  wire AXI_04_AWVALID;
  wire [5:0]AXI_04_BID;
  wire AXI_04_BREADY;
  wire [1:0]AXI_04_BRESP;
  wire AXI_04_BVALID;
  wire [255:0]AXI_04_RDATA;
  wire [31:0]AXI_04_RDATA_PARITY;
  wire [5:0]AXI_04_RID;
  wire AXI_04_RLAST;
  wire AXI_04_RREADY;
  wire [1:0]AXI_04_RRESP;
  wire AXI_04_RVALID;
  wire [255:0]AXI_04_WDATA;
  wire [31:0]AXI_04_WDATA_PARITY;
  wire AXI_04_WLAST;
  wire AXI_04_WREADY;
  wire [31:0]AXI_04_WSTRB;
  wire AXI_04_WVALID;
  wire AXI_05_ACLK;
  wire [32:0]AXI_05_ARADDR;
  wire [1:0]AXI_05_ARBURST;
  wire AXI_05_ARESET_N;
  wire [5:0]AXI_05_ARID;
  wire [3:0]AXI_05_ARLEN;
  wire AXI_05_ARREADY;
  wire [2:0]AXI_05_ARSIZE;
  wire AXI_05_ARVALID;
  wire [32:0]AXI_05_AWADDR;
  wire [1:0]AXI_05_AWBURST;
  wire [5:0]AXI_05_AWID;
  wire [3:0]AXI_05_AWLEN;
  wire AXI_05_AWREADY;
  wire [2:0]AXI_05_AWSIZE;
  wire AXI_05_AWVALID;
  wire [5:0]AXI_05_BID;
  wire AXI_05_BREADY;
  wire [1:0]AXI_05_BRESP;
  wire AXI_05_BVALID;
  wire [255:0]AXI_05_RDATA;
  wire [31:0]AXI_05_RDATA_PARITY;
  wire [5:0]AXI_05_RID;
  wire AXI_05_RLAST;
  wire AXI_05_RREADY;
  wire [1:0]AXI_05_RRESP;
  wire AXI_05_RVALID;
  wire [255:0]AXI_05_WDATA;
  wire [31:0]AXI_05_WDATA_PARITY;
  wire AXI_05_WLAST;
  wire AXI_05_WREADY;
  wire [31:0]AXI_05_WSTRB;
  wire AXI_05_WVALID;
  wire AXI_06_ACLK;
  wire [32:0]AXI_06_ARADDR;
  wire [1:0]AXI_06_ARBURST;
  wire AXI_06_ARESET_N;
  wire [5:0]AXI_06_ARID;
  wire [3:0]AXI_06_ARLEN;
  wire AXI_06_ARREADY;
  wire [2:0]AXI_06_ARSIZE;
  wire AXI_06_ARVALID;
  wire [32:0]AXI_06_AWADDR;
  wire [1:0]AXI_06_AWBURST;
  wire [5:0]AXI_06_AWID;
  wire [3:0]AXI_06_AWLEN;
  wire AXI_06_AWREADY;
  wire [2:0]AXI_06_AWSIZE;
  wire AXI_06_AWVALID;
  wire [5:0]AXI_06_BID;
  wire AXI_06_BREADY;
  wire [1:0]AXI_06_BRESP;
  wire AXI_06_BVALID;
  wire [255:0]AXI_06_RDATA;
  wire [31:0]AXI_06_RDATA_PARITY;
  wire [5:0]AXI_06_RID;
  wire AXI_06_RLAST;
  wire AXI_06_RREADY;
  wire [1:0]AXI_06_RRESP;
  wire AXI_06_RVALID;
  wire [255:0]AXI_06_WDATA;
  wire [31:0]AXI_06_WDATA_PARITY;
  wire AXI_06_WLAST;
  wire AXI_06_WREADY;
  wire [31:0]AXI_06_WSTRB;
  wire AXI_06_WVALID;
  wire AXI_07_ACLK;
  wire [32:0]AXI_07_ARADDR;
  wire [1:0]AXI_07_ARBURST;
  wire AXI_07_ARESET_N;
  wire [5:0]AXI_07_ARID;
  wire [3:0]AXI_07_ARLEN;
  wire AXI_07_ARREADY;
  wire [2:0]AXI_07_ARSIZE;
  wire AXI_07_ARVALID;
  wire [32:0]AXI_07_AWADDR;
  wire [1:0]AXI_07_AWBURST;
  wire [5:0]AXI_07_AWID;
  wire [3:0]AXI_07_AWLEN;
  wire AXI_07_AWREADY;
  wire [2:0]AXI_07_AWSIZE;
  wire AXI_07_AWVALID;
  wire [5:0]AXI_07_BID;
  wire AXI_07_BREADY;
  wire [1:0]AXI_07_BRESP;
  wire AXI_07_BVALID;
  wire [255:0]AXI_07_RDATA;
  wire [31:0]AXI_07_RDATA_PARITY;
  wire [5:0]AXI_07_RID;
  wire AXI_07_RLAST;
  wire AXI_07_RREADY;
  wire [1:0]AXI_07_RRESP;
  wire AXI_07_RVALID;
  wire [255:0]AXI_07_WDATA;
  wire [31:0]AXI_07_WDATA_PARITY;
  wire AXI_07_WLAST;
  wire AXI_07_WREADY;
  wire [31:0]AXI_07_WSTRB;
  wire AXI_07_WVALID;
  wire AXI_08_ACLK;
  wire [32:0]AXI_08_ARADDR;
  wire [1:0]AXI_08_ARBURST;
  wire AXI_08_ARESET_N;
  wire [5:0]AXI_08_ARID;
  wire [3:0]AXI_08_ARLEN;
  wire AXI_08_ARREADY;
  wire [2:0]AXI_08_ARSIZE;
  wire AXI_08_ARVALID;
  wire [32:0]AXI_08_AWADDR;
  wire [1:0]AXI_08_AWBURST;
  wire [5:0]AXI_08_AWID;
  wire [3:0]AXI_08_AWLEN;
  wire AXI_08_AWREADY;
  wire [2:0]AXI_08_AWSIZE;
  wire AXI_08_AWVALID;
  wire [5:0]AXI_08_BID;
  wire AXI_08_BREADY;
  wire [1:0]AXI_08_BRESP;
  wire AXI_08_BVALID;
  wire [255:0]AXI_08_RDATA;
  wire [31:0]AXI_08_RDATA_PARITY;
  wire [5:0]AXI_08_RID;
  wire AXI_08_RLAST;
  wire AXI_08_RREADY;
  wire [1:0]AXI_08_RRESP;
  wire AXI_08_RVALID;
  wire [255:0]AXI_08_WDATA;
  wire [31:0]AXI_08_WDATA_PARITY;
  wire AXI_08_WLAST;
  wire AXI_08_WREADY;
  wire [31:0]AXI_08_WSTRB;
  wire AXI_08_WVALID;
  wire AXI_09_ACLK;
  wire [32:0]AXI_09_ARADDR;
  wire [1:0]AXI_09_ARBURST;
  wire AXI_09_ARESET_N;
  wire [5:0]AXI_09_ARID;
  wire [3:0]AXI_09_ARLEN;
  wire AXI_09_ARREADY;
  wire [2:0]AXI_09_ARSIZE;
  wire AXI_09_ARVALID;
  wire [32:0]AXI_09_AWADDR;
  wire [1:0]AXI_09_AWBURST;
  wire [5:0]AXI_09_AWID;
  wire [3:0]AXI_09_AWLEN;
  wire AXI_09_AWREADY;
  wire [2:0]AXI_09_AWSIZE;
  wire AXI_09_AWVALID;
  wire [5:0]AXI_09_BID;
  wire AXI_09_BREADY;
  wire [1:0]AXI_09_BRESP;
  wire AXI_09_BVALID;
  wire [255:0]AXI_09_RDATA;
  wire [31:0]AXI_09_RDATA_PARITY;
  wire [5:0]AXI_09_RID;
  wire AXI_09_RLAST;
  wire AXI_09_RREADY;
  wire [1:0]AXI_09_RRESP;
  wire AXI_09_RVALID;
  wire [255:0]AXI_09_WDATA;
  wire [31:0]AXI_09_WDATA_PARITY;
  wire AXI_09_WLAST;
  wire AXI_09_WREADY;
  wire [31:0]AXI_09_WSTRB;
  wire AXI_09_WVALID;
  wire AXI_10_ACLK;
  wire [32:0]AXI_10_ARADDR;
  wire [1:0]AXI_10_ARBURST;
  wire AXI_10_ARESET_N;
  wire [5:0]AXI_10_ARID;
  wire [3:0]AXI_10_ARLEN;
  wire AXI_10_ARREADY;
  wire [2:0]AXI_10_ARSIZE;
  wire AXI_10_ARVALID;
  wire [32:0]AXI_10_AWADDR;
  wire [1:0]AXI_10_AWBURST;
  wire [5:0]AXI_10_AWID;
  wire [3:0]AXI_10_AWLEN;
  wire AXI_10_AWREADY;
  wire [2:0]AXI_10_AWSIZE;
  wire AXI_10_AWVALID;
  wire [5:0]AXI_10_BID;
  wire AXI_10_BREADY;
  wire [1:0]AXI_10_BRESP;
  wire AXI_10_BVALID;
  wire [255:0]AXI_10_RDATA;
  wire [31:0]AXI_10_RDATA_PARITY;
  wire [5:0]AXI_10_RID;
  wire AXI_10_RLAST;
  wire AXI_10_RREADY;
  wire [1:0]AXI_10_RRESP;
  wire AXI_10_RVALID;
  wire [255:0]AXI_10_WDATA;
  wire [31:0]AXI_10_WDATA_PARITY;
  wire AXI_10_WLAST;
  wire AXI_10_WREADY;
  wire [31:0]AXI_10_WSTRB;
  wire AXI_10_WVALID;
  wire AXI_11_ACLK;
  wire [32:0]AXI_11_ARADDR;
  wire [1:0]AXI_11_ARBURST;
  wire AXI_11_ARESET_N;
  wire [5:0]AXI_11_ARID;
  wire [3:0]AXI_11_ARLEN;
  wire AXI_11_ARREADY;
  wire [2:0]AXI_11_ARSIZE;
  wire AXI_11_ARVALID;
  wire [32:0]AXI_11_AWADDR;
  wire [1:0]AXI_11_AWBURST;
  wire [5:0]AXI_11_AWID;
  wire [3:0]AXI_11_AWLEN;
  wire AXI_11_AWREADY;
  wire [2:0]AXI_11_AWSIZE;
  wire AXI_11_AWVALID;
  wire [5:0]AXI_11_BID;
  wire AXI_11_BREADY;
  wire [1:0]AXI_11_BRESP;
  wire AXI_11_BVALID;
  wire [255:0]AXI_11_RDATA;
  wire [31:0]AXI_11_RDATA_PARITY;
  wire [5:0]AXI_11_RID;
  wire AXI_11_RLAST;
  wire AXI_11_RREADY;
  wire [1:0]AXI_11_RRESP;
  wire AXI_11_RVALID;
  wire [255:0]AXI_11_WDATA;
  wire [31:0]AXI_11_WDATA_PARITY;
  wire AXI_11_WLAST;
  wire AXI_11_WREADY;
  wire [31:0]AXI_11_WSTRB;
  wire AXI_11_WVALID;
  wire AXI_12_ACLK;
  wire [32:0]AXI_12_ARADDR;
  wire [1:0]AXI_12_ARBURST;
  wire AXI_12_ARESET_N;
  wire [5:0]AXI_12_ARID;
  wire [3:0]AXI_12_ARLEN;
  wire AXI_12_ARREADY;
  wire [2:0]AXI_12_ARSIZE;
  wire AXI_12_ARVALID;
  wire [32:0]AXI_12_AWADDR;
  wire [1:0]AXI_12_AWBURST;
  wire [5:0]AXI_12_AWID;
  wire [3:0]AXI_12_AWLEN;
  wire AXI_12_AWREADY;
  wire [2:0]AXI_12_AWSIZE;
  wire AXI_12_AWVALID;
  wire [5:0]AXI_12_BID;
  wire AXI_12_BREADY;
  wire [1:0]AXI_12_BRESP;
  wire AXI_12_BVALID;
  wire [255:0]AXI_12_RDATA;
  wire [31:0]AXI_12_RDATA_PARITY;
  wire [5:0]AXI_12_RID;
  wire AXI_12_RLAST;
  wire AXI_12_RREADY;
  wire [1:0]AXI_12_RRESP;
  wire AXI_12_RVALID;
  wire [255:0]AXI_12_WDATA;
  wire [31:0]AXI_12_WDATA_PARITY;
  wire AXI_12_WLAST;
  wire AXI_12_WREADY;
  wire [31:0]AXI_12_WSTRB;
  wire AXI_12_WVALID;
  wire AXI_13_ACLK;
  wire [32:0]AXI_13_ARADDR;
  wire [1:0]AXI_13_ARBURST;
  wire AXI_13_ARESET_N;
  wire [5:0]AXI_13_ARID;
  wire [3:0]AXI_13_ARLEN;
  wire AXI_13_ARREADY;
  wire [2:0]AXI_13_ARSIZE;
  wire AXI_13_ARVALID;
  wire [32:0]AXI_13_AWADDR;
  wire [1:0]AXI_13_AWBURST;
  wire [5:0]AXI_13_AWID;
  wire [3:0]AXI_13_AWLEN;
  wire AXI_13_AWREADY;
  wire [2:0]AXI_13_AWSIZE;
  wire AXI_13_AWVALID;
  wire [5:0]AXI_13_BID;
  wire AXI_13_BREADY;
  wire [1:0]AXI_13_BRESP;
  wire AXI_13_BVALID;
  wire [255:0]AXI_13_RDATA;
  wire [31:0]AXI_13_RDATA_PARITY;
  wire [5:0]AXI_13_RID;
  wire AXI_13_RLAST;
  wire AXI_13_RREADY;
  wire [1:0]AXI_13_RRESP;
  wire AXI_13_RVALID;
  wire [255:0]AXI_13_WDATA;
  wire [31:0]AXI_13_WDATA_PARITY;
  wire AXI_13_WLAST;
  wire AXI_13_WREADY;
  wire [31:0]AXI_13_WSTRB;
  wire AXI_13_WVALID;
  wire AXI_14_ACLK;
  wire [32:0]AXI_14_ARADDR;
  wire [1:0]AXI_14_ARBURST;
  wire AXI_14_ARESET_N;
  wire [5:0]AXI_14_ARID;
  wire [3:0]AXI_14_ARLEN;
  wire AXI_14_ARREADY;
  wire [2:0]AXI_14_ARSIZE;
  wire AXI_14_ARVALID;
  wire [32:0]AXI_14_AWADDR;
  wire [1:0]AXI_14_AWBURST;
  wire [5:0]AXI_14_AWID;
  wire [3:0]AXI_14_AWLEN;
  wire AXI_14_AWREADY;
  wire [2:0]AXI_14_AWSIZE;
  wire AXI_14_AWVALID;
  wire [5:0]AXI_14_BID;
  wire AXI_14_BREADY;
  wire [1:0]AXI_14_BRESP;
  wire AXI_14_BVALID;
  wire [255:0]AXI_14_RDATA;
  wire [31:0]AXI_14_RDATA_PARITY;
  wire [5:0]AXI_14_RID;
  wire AXI_14_RLAST;
  wire AXI_14_RREADY;
  wire [1:0]AXI_14_RRESP;
  wire AXI_14_RVALID;
  wire [255:0]AXI_14_WDATA;
  wire [31:0]AXI_14_WDATA_PARITY;
  wire AXI_14_WLAST;
  wire AXI_14_WREADY;
  wire [31:0]AXI_14_WSTRB;
  wire AXI_14_WVALID;
  wire AXI_15_ACLK;
  wire [32:0]AXI_15_ARADDR;
  wire [1:0]AXI_15_ARBURST;
  wire AXI_15_ARESET_N;
  wire [5:0]AXI_15_ARID;
  wire [3:0]AXI_15_ARLEN;
  wire AXI_15_ARREADY;
  wire [2:0]AXI_15_ARSIZE;
  wire AXI_15_ARVALID;
  wire [32:0]AXI_15_AWADDR;
  wire [1:0]AXI_15_AWBURST;
  wire [5:0]AXI_15_AWID;
  wire [3:0]AXI_15_AWLEN;
  wire AXI_15_AWREADY;
  wire [2:0]AXI_15_AWSIZE;
  wire AXI_15_AWVALID;
  wire [5:0]AXI_15_BID;
  wire AXI_15_BREADY;
  wire [1:0]AXI_15_BRESP;
  wire AXI_15_BVALID;
  wire [255:0]AXI_15_RDATA;
  wire [31:0]AXI_15_RDATA_PARITY;
  wire [5:0]AXI_15_RID;
  wire AXI_15_RLAST;
  wire AXI_15_RREADY;
  wire [1:0]AXI_15_RRESP;
  wire AXI_15_RVALID;
  wire [255:0]AXI_15_WDATA;
  wire [31:0]AXI_15_WDATA_PARITY;
  wire AXI_15_WLAST;
  wire AXI_15_WREADY;
  wire [31:0]AXI_15_WSTRB;
  wire AXI_15_WVALID;
  wire AXI_16_ACLK;
  wire [32:0]AXI_16_ARADDR;
  wire [1:0]AXI_16_ARBURST;
  wire AXI_16_ARESET_N;
  wire [5:0]AXI_16_ARID;
  wire [3:0]AXI_16_ARLEN;
  wire AXI_16_ARREADY;
  wire [2:0]AXI_16_ARSIZE;
  wire AXI_16_ARVALID;
  wire [32:0]AXI_16_AWADDR;
  wire [1:0]AXI_16_AWBURST;
  wire [5:0]AXI_16_AWID;
  wire [3:0]AXI_16_AWLEN;
  wire AXI_16_AWREADY;
  wire [2:0]AXI_16_AWSIZE;
  wire AXI_16_AWVALID;
  wire [5:0]AXI_16_BID;
  wire AXI_16_BREADY;
  wire [1:0]AXI_16_BRESP;
  wire AXI_16_BVALID;
  wire [255:0]AXI_16_RDATA;
  wire [31:0]AXI_16_RDATA_PARITY;
  wire [5:0]AXI_16_RID;
  wire AXI_16_RLAST;
  wire AXI_16_RREADY;
  wire [1:0]AXI_16_RRESP;
  wire AXI_16_RVALID;
  wire [255:0]AXI_16_WDATA;
  wire [31:0]AXI_16_WDATA_PARITY;
  wire AXI_16_WLAST;
  wire AXI_16_WREADY;
  wire [31:0]AXI_16_WSTRB;
  wire AXI_16_WVALID;
  wire AXI_17_ACLK;
  wire [32:0]AXI_17_ARADDR;
  wire [1:0]AXI_17_ARBURST;
  wire AXI_17_ARESET_N;
  wire [5:0]AXI_17_ARID;
  wire [3:0]AXI_17_ARLEN;
  wire AXI_17_ARREADY;
  wire [2:0]AXI_17_ARSIZE;
  wire AXI_17_ARVALID;
  wire [32:0]AXI_17_AWADDR;
  wire [1:0]AXI_17_AWBURST;
  wire [5:0]AXI_17_AWID;
  wire [3:0]AXI_17_AWLEN;
  wire AXI_17_AWREADY;
  wire [2:0]AXI_17_AWSIZE;
  wire AXI_17_AWVALID;
  wire [5:0]AXI_17_BID;
  wire AXI_17_BREADY;
  wire [1:0]AXI_17_BRESP;
  wire AXI_17_BVALID;
  wire [255:0]AXI_17_RDATA;
  wire [31:0]AXI_17_RDATA_PARITY;
  wire [5:0]AXI_17_RID;
  wire AXI_17_RLAST;
  wire AXI_17_RREADY;
  wire [1:0]AXI_17_RRESP;
  wire AXI_17_RVALID;
  wire [255:0]AXI_17_WDATA;
  wire [31:0]AXI_17_WDATA_PARITY;
  wire AXI_17_WLAST;
  wire AXI_17_WREADY;
  wire [31:0]AXI_17_WSTRB;
  wire AXI_17_WVALID;
  wire AXI_18_ACLK;
  wire [32:0]AXI_18_ARADDR;
  wire [1:0]AXI_18_ARBURST;
  wire AXI_18_ARESET_N;
  wire [5:0]AXI_18_ARID;
  wire [3:0]AXI_18_ARLEN;
  wire AXI_18_ARREADY;
  wire [2:0]AXI_18_ARSIZE;
  wire AXI_18_ARVALID;
  wire [32:0]AXI_18_AWADDR;
  wire [1:0]AXI_18_AWBURST;
  wire [5:0]AXI_18_AWID;
  wire [3:0]AXI_18_AWLEN;
  wire AXI_18_AWREADY;
  wire [2:0]AXI_18_AWSIZE;
  wire AXI_18_AWVALID;
  wire [5:0]AXI_18_BID;
  wire AXI_18_BREADY;
  wire [1:0]AXI_18_BRESP;
  wire AXI_18_BVALID;
  wire [255:0]AXI_18_RDATA;
  wire [31:0]AXI_18_RDATA_PARITY;
  wire [5:0]AXI_18_RID;
  wire AXI_18_RLAST;
  wire AXI_18_RREADY;
  wire [1:0]AXI_18_RRESP;
  wire AXI_18_RVALID;
  wire [255:0]AXI_18_WDATA;
  wire [31:0]AXI_18_WDATA_PARITY;
  wire AXI_18_WLAST;
  wire AXI_18_WREADY;
  wire [31:0]AXI_18_WSTRB;
  wire AXI_18_WVALID;
  wire AXI_19_ACLK;
  wire [32:0]AXI_19_ARADDR;
  wire [1:0]AXI_19_ARBURST;
  wire AXI_19_ARESET_N;
  wire [5:0]AXI_19_ARID;
  wire [3:0]AXI_19_ARLEN;
  wire AXI_19_ARREADY;
  wire [2:0]AXI_19_ARSIZE;
  wire AXI_19_ARVALID;
  wire [32:0]AXI_19_AWADDR;
  wire [1:0]AXI_19_AWBURST;
  wire [5:0]AXI_19_AWID;
  wire [3:0]AXI_19_AWLEN;
  wire AXI_19_AWREADY;
  wire [2:0]AXI_19_AWSIZE;
  wire AXI_19_AWVALID;
  wire [5:0]AXI_19_BID;
  wire AXI_19_BREADY;
  wire [1:0]AXI_19_BRESP;
  wire AXI_19_BVALID;
  wire [255:0]AXI_19_RDATA;
  wire [31:0]AXI_19_RDATA_PARITY;
  wire [5:0]AXI_19_RID;
  wire AXI_19_RLAST;
  wire AXI_19_RREADY;
  wire [1:0]AXI_19_RRESP;
  wire AXI_19_RVALID;
  wire [255:0]AXI_19_WDATA;
  wire [31:0]AXI_19_WDATA_PARITY;
  wire AXI_19_WLAST;
  wire AXI_19_WREADY;
  wire [31:0]AXI_19_WSTRB;
  wire AXI_19_WVALID;
  wire AXI_20_ACLK;
  wire [32:0]AXI_20_ARADDR;
  wire [1:0]AXI_20_ARBURST;
  wire AXI_20_ARESET_N;
  wire [5:0]AXI_20_ARID;
  wire [3:0]AXI_20_ARLEN;
  wire AXI_20_ARREADY;
  wire [2:0]AXI_20_ARSIZE;
  wire AXI_20_ARVALID;
  wire [32:0]AXI_20_AWADDR;
  wire [1:0]AXI_20_AWBURST;
  wire [5:0]AXI_20_AWID;
  wire [3:0]AXI_20_AWLEN;
  wire AXI_20_AWREADY;
  wire [2:0]AXI_20_AWSIZE;
  wire AXI_20_AWVALID;
  wire [5:0]AXI_20_BID;
  wire AXI_20_BREADY;
  wire [1:0]AXI_20_BRESP;
  wire AXI_20_BVALID;
  wire [255:0]AXI_20_RDATA;
  wire [31:0]AXI_20_RDATA_PARITY;
  wire [5:0]AXI_20_RID;
  wire AXI_20_RLAST;
  wire AXI_20_RREADY;
  wire [1:0]AXI_20_RRESP;
  wire AXI_20_RVALID;
  wire [255:0]AXI_20_WDATA;
  wire [31:0]AXI_20_WDATA_PARITY;
  wire AXI_20_WLAST;
  wire AXI_20_WREADY;
  wire [31:0]AXI_20_WSTRB;
  wire AXI_20_WVALID;
  wire AXI_21_ACLK;
  wire [32:0]AXI_21_ARADDR;
  wire [1:0]AXI_21_ARBURST;
  wire AXI_21_ARESET_N;
  wire [5:0]AXI_21_ARID;
  wire [3:0]AXI_21_ARLEN;
  wire AXI_21_ARREADY;
  wire [2:0]AXI_21_ARSIZE;
  wire AXI_21_ARVALID;
  wire [32:0]AXI_21_AWADDR;
  wire [1:0]AXI_21_AWBURST;
  wire [5:0]AXI_21_AWID;
  wire [3:0]AXI_21_AWLEN;
  wire AXI_21_AWREADY;
  wire [2:0]AXI_21_AWSIZE;
  wire AXI_21_AWVALID;
  wire [5:0]AXI_21_BID;
  wire AXI_21_BREADY;
  wire [1:0]AXI_21_BRESP;
  wire AXI_21_BVALID;
  wire [255:0]AXI_21_RDATA;
  wire [31:0]AXI_21_RDATA_PARITY;
  wire [5:0]AXI_21_RID;
  wire AXI_21_RLAST;
  wire AXI_21_RREADY;
  wire [1:0]AXI_21_RRESP;
  wire AXI_21_RVALID;
  wire [255:0]AXI_21_WDATA;
  wire [31:0]AXI_21_WDATA_PARITY;
  wire AXI_21_WLAST;
  wire AXI_21_WREADY;
  wire [31:0]AXI_21_WSTRB;
  wire AXI_21_WVALID;
  wire AXI_22_ACLK;
  wire [32:0]AXI_22_ARADDR;
  wire [1:0]AXI_22_ARBURST;
  wire AXI_22_ARESET_N;
  wire [5:0]AXI_22_ARID;
  wire [3:0]AXI_22_ARLEN;
  wire AXI_22_ARREADY;
  wire [2:0]AXI_22_ARSIZE;
  wire AXI_22_ARVALID;
  wire [32:0]AXI_22_AWADDR;
  wire [1:0]AXI_22_AWBURST;
  wire [5:0]AXI_22_AWID;
  wire [3:0]AXI_22_AWLEN;
  wire AXI_22_AWREADY;
  wire [2:0]AXI_22_AWSIZE;
  wire AXI_22_AWVALID;
  wire [5:0]AXI_22_BID;
  wire AXI_22_BREADY;
  wire [1:0]AXI_22_BRESP;
  wire AXI_22_BVALID;
  wire [255:0]AXI_22_RDATA;
  wire [31:0]AXI_22_RDATA_PARITY;
  wire [5:0]AXI_22_RID;
  wire AXI_22_RLAST;
  wire AXI_22_RREADY;
  wire [1:0]AXI_22_RRESP;
  wire AXI_22_RVALID;
  wire [255:0]AXI_22_WDATA;
  wire [31:0]AXI_22_WDATA_PARITY;
  wire AXI_22_WLAST;
  wire AXI_22_WREADY;
  wire [31:0]AXI_22_WSTRB;
  wire AXI_22_WVALID;
  wire AXI_23_ACLK;
  wire [32:0]AXI_23_ARADDR;
  wire [1:0]AXI_23_ARBURST;
  wire AXI_23_ARESET_N;
  wire [5:0]AXI_23_ARID;
  wire [3:0]AXI_23_ARLEN;
  wire AXI_23_ARREADY;
  wire [2:0]AXI_23_ARSIZE;
  wire AXI_23_ARVALID;
  wire [32:0]AXI_23_AWADDR;
  wire [1:0]AXI_23_AWBURST;
  wire [5:0]AXI_23_AWID;
  wire [3:0]AXI_23_AWLEN;
  wire AXI_23_AWREADY;
  wire [2:0]AXI_23_AWSIZE;
  wire AXI_23_AWVALID;
  wire [5:0]AXI_23_BID;
  wire AXI_23_BREADY;
  wire [1:0]AXI_23_BRESP;
  wire AXI_23_BVALID;
  wire [255:0]AXI_23_RDATA;
  wire [31:0]AXI_23_RDATA_PARITY;
  wire [5:0]AXI_23_RID;
  wire AXI_23_RLAST;
  wire AXI_23_RREADY;
  wire [1:0]AXI_23_RRESP;
  wire AXI_23_RVALID;
  wire [255:0]AXI_23_WDATA;
  wire [31:0]AXI_23_WDATA_PARITY;
  wire AXI_23_WLAST;
  wire AXI_23_WREADY;
  wire [31:0]AXI_23_WSTRB;
  wire AXI_23_WVALID;
  wire AXI_24_ACLK;
  wire [32:0]AXI_24_ARADDR;
  wire [1:0]AXI_24_ARBURST;
  wire AXI_24_ARESET_N;
  wire [5:0]AXI_24_ARID;
  wire [3:0]AXI_24_ARLEN;
  wire AXI_24_ARREADY;
  wire [2:0]AXI_24_ARSIZE;
  wire AXI_24_ARVALID;
  wire [32:0]AXI_24_AWADDR;
  wire [1:0]AXI_24_AWBURST;
  wire [5:0]AXI_24_AWID;
  wire [3:0]AXI_24_AWLEN;
  wire AXI_24_AWREADY;
  wire [2:0]AXI_24_AWSIZE;
  wire AXI_24_AWVALID;
  wire [5:0]AXI_24_BID;
  wire AXI_24_BREADY;
  wire [1:0]AXI_24_BRESP;
  wire AXI_24_BVALID;
  wire [255:0]AXI_24_RDATA;
  wire [31:0]AXI_24_RDATA_PARITY;
  wire [5:0]AXI_24_RID;
  wire AXI_24_RLAST;
  wire AXI_24_RREADY;
  wire [1:0]AXI_24_RRESP;
  wire AXI_24_RVALID;
  wire [255:0]AXI_24_WDATA;
  wire [31:0]AXI_24_WDATA_PARITY;
  wire AXI_24_WLAST;
  wire AXI_24_WREADY;
  wire [31:0]AXI_24_WSTRB;
  wire AXI_24_WVALID;
  wire AXI_25_ACLK;
  wire [32:0]AXI_25_ARADDR;
  wire [1:0]AXI_25_ARBURST;
  wire AXI_25_ARESET_N;
  wire [5:0]AXI_25_ARID;
  wire [3:0]AXI_25_ARLEN;
  wire AXI_25_ARREADY;
  wire [2:0]AXI_25_ARSIZE;
  wire AXI_25_ARVALID;
  wire [32:0]AXI_25_AWADDR;
  wire [1:0]AXI_25_AWBURST;
  wire [5:0]AXI_25_AWID;
  wire [3:0]AXI_25_AWLEN;
  wire AXI_25_AWREADY;
  wire [2:0]AXI_25_AWSIZE;
  wire AXI_25_AWVALID;
  wire [5:0]AXI_25_BID;
  wire AXI_25_BREADY;
  wire [1:0]AXI_25_BRESP;
  wire AXI_25_BVALID;
  wire [255:0]AXI_25_RDATA;
  wire [31:0]AXI_25_RDATA_PARITY;
  wire [5:0]AXI_25_RID;
  wire AXI_25_RLAST;
  wire AXI_25_RREADY;
  wire [1:0]AXI_25_RRESP;
  wire AXI_25_RVALID;
  wire [255:0]AXI_25_WDATA;
  wire [31:0]AXI_25_WDATA_PARITY;
  wire AXI_25_WLAST;
  wire AXI_25_WREADY;
  wire [31:0]AXI_25_WSTRB;
  wire AXI_25_WVALID;
  wire AXI_26_ACLK;
  wire [32:0]AXI_26_ARADDR;
  wire [1:0]AXI_26_ARBURST;
  wire AXI_26_ARESET_N;
  wire [5:0]AXI_26_ARID;
  wire [3:0]AXI_26_ARLEN;
  wire AXI_26_ARREADY;
  wire [2:0]AXI_26_ARSIZE;
  wire AXI_26_ARVALID;
  wire [32:0]AXI_26_AWADDR;
  wire [1:0]AXI_26_AWBURST;
  wire [5:0]AXI_26_AWID;
  wire [3:0]AXI_26_AWLEN;
  wire AXI_26_AWREADY;
  wire [2:0]AXI_26_AWSIZE;
  wire AXI_26_AWVALID;
  wire [5:0]AXI_26_BID;
  wire AXI_26_BREADY;
  wire [1:0]AXI_26_BRESP;
  wire AXI_26_BVALID;
  wire [255:0]AXI_26_RDATA;
  wire [31:0]AXI_26_RDATA_PARITY;
  wire [5:0]AXI_26_RID;
  wire AXI_26_RLAST;
  wire AXI_26_RREADY;
  wire [1:0]AXI_26_RRESP;
  wire AXI_26_RVALID;
  wire [255:0]AXI_26_WDATA;
  wire [31:0]AXI_26_WDATA_PARITY;
  wire AXI_26_WLAST;
  wire AXI_26_WREADY;
  wire [31:0]AXI_26_WSTRB;
  wire AXI_26_WVALID;
  wire AXI_27_ACLK;
  wire [32:0]AXI_27_ARADDR;
  wire [1:0]AXI_27_ARBURST;
  wire AXI_27_ARESET_N;
  wire [5:0]AXI_27_ARID;
  wire [3:0]AXI_27_ARLEN;
  wire AXI_27_ARREADY;
  wire [2:0]AXI_27_ARSIZE;
  wire AXI_27_ARVALID;
  wire [32:0]AXI_27_AWADDR;
  wire [1:0]AXI_27_AWBURST;
  wire [5:0]AXI_27_AWID;
  wire [3:0]AXI_27_AWLEN;
  wire AXI_27_AWREADY;
  wire [2:0]AXI_27_AWSIZE;
  wire AXI_27_AWVALID;
  wire [5:0]AXI_27_BID;
  wire AXI_27_BREADY;
  wire [1:0]AXI_27_BRESP;
  wire AXI_27_BVALID;
  wire [255:0]AXI_27_RDATA;
  wire [31:0]AXI_27_RDATA_PARITY;
  wire [5:0]AXI_27_RID;
  wire AXI_27_RLAST;
  wire AXI_27_RREADY;
  wire [1:0]AXI_27_RRESP;
  wire AXI_27_RVALID;
  wire [255:0]AXI_27_WDATA;
  wire [31:0]AXI_27_WDATA_PARITY;
  wire AXI_27_WLAST;
  wire AXI_27_WREADY;
  wire [31:0]AXI_27_WSTRB;
  wire AXI_27_WVALID;
  wire AXI_28_ACLK;
  wire [32:0]AXI_28_ARADDR;
  wire [1:0]AXI_28_ARBURST;
  wire AXI_28_ARESET_N;
  wire [5:0]AXI_28_ARID;
  wire [3:0]AXI_28_ARLEN;
  wire AXI_28_ARREADY;
  wire [2:0]AXI_28_ARSIZE;
  wire AXI_28_ARVALID;
  wire [32:0]AXI_28_AWADDR;
  wire [1:0]AXI_28_AWBURST;
  wire [5:0]AXI_28_AWID;
  wire [3:0]AXI_28_AWLEN;
  wire AXI_28_AWREADY;
  wire [2:0]AXI_28_AWSIZE;
  wire AXI_28_AWVALID;
  wire [5:0]AXI_28_BID;
  wire AXI_28_BREADY;
  wire [1:0]AXI_28_BRESP;
  wire AXI_28_BVALID;
  wire [255:0]AXI_28_RDATA;
  wire [31:0]AXI_28_RDATA_PARITY;
  wire [5:0]AXI_28_RID;
  wire AXI_28_RLAST;
  wire AXI_28_RREADY;
  wire [1:0]AXI_28_RRESP;
  wire AXI_28_RVALID;
  wire [255:0]AXI_28_WDATA;
  wire [31:0]AXI_28_WDATA_PARITY;
  wire AXI_28_WLAST;
  wire AXI_28_WREADY;
  wire [31:0]AXI_28_WSTRB;
  wire AXI_28_WVALID;
  wire AXI_29_ACLK;
  wire [32:0]AXI_29_ARADDR;
  wire [1:0]AXI_29_ARBURST;
  wire AXI_29_ARESET_N;
  wire [5:0]AXI_29_ARID;
  wire [3:0]AXI_29_ARLEN;
  wire AXI_29_ARREADY;
  wire [2:0]AXI_29_ARSIZE;
  wire AXI_29_ARVALID;
  wire [32:0]AXI_29_AWADDR;
  wire [1:0]AXI_29_AWBURST;
  wire [5:0]AXI_29_AWID;
  wire [3:0]AXI_29_AWLEN;
  wire AXI_29_AWREADY;
  wire [2:0]AXI_29_AWSIZE;
  wire AXI_29_AWVALID;
  wire [5:0]AXI_29_BID;
  wire AXI_29_BREADY;
  wire [1:0]AXI_29_BRESP;
  wire AXI_29_BVALID;
  wire [255:0]AXI_29_RDATA;
  wire [31:0]AXI_29_RDATA_PARITY;
  wire [5:0]AXI_29_RID;
  wire AXI_29_RLAST;
  wire AXI_29_RREADY;
  wire [1:0]AXI_29_RRESP;
  wire AXI_29_RVALID;
  wire [255:0]AXI_29_WDATA;
  wire [31:0]AXI_29_WDATA_PARITY;
  wire AXI_29_WLAST;
  wire AXI_29_WREADY;
  wire [31:0]AXI_29_WSTRB;
  wire AXI_29_WVALID;
  wire AXI_30_ACLK;
  wire [32:0]AXI_30_ARADDR;
  wire [1:0]AXI_30_ARBURST;
  wire AXI_30_ARESET_N;
  wire [5:0]AXI_30_ARID;
  wire [3:0]AXI_30_ARLEN;
  wire AXI_30_ARREADY;
  wire [2:0]AXI_30_ARSIZE;
  wire AXI_30_ARVALID;
  wire [32:0]AXI_30_AWADDR;
  wire [1:0]AXI_30_AWBURST;
  wire [5:0]AXI_30_AWID;
  wire [3:0]AXI_30_AWLEN;
  wire AXI_30_AWREADY;
  wire [2:0]AXI_30_AWSIZE;
  wire AXI_30_AWVALID;
  wire [5:0]AXI_30_BID;
  wire AXI_30_BREADY;
  wire [1:0]AXI_30_BRESP;
  wire AXI_30_BVALID;
  wire [255:0]AXI_30_RDATA;
  wire [31:0]AXI_30_RDATA_PARITY;
  wire [5:0]AXI_30_RID;
  wire AXI_30_RLAST;
  wire AXI_30_RREADY;
  wire [1:0]AXI_30_RRESP;
  wire AXI_30_RVALID;
  wire [255:0]AXI_30_WDATA;
  wire [31:0]AXI_30_WDATA_PARITY;
  wire AXI_30_WLAST;
  wire AXI_30_WREADY;
  wire [31:0]AXI_30_WSTRB;
  wire AXI_30_WVALID;
  wire DRAM_0_STAT_CATTRIP;
  wire [6:0]DRAM_0_STAT_TEMP;
  wire DRAM_1_STAT_CATTRIP;
  wire [6:0]DRAM_1_STAT_TEMP;
  wire HBM_REF_CLK_0;
  wire HBM_REF_CLK_1;
  wire apb_complete_0;
  wire apb_complete_1;
  wire NLW_inst_AXI_31_ARREADY_UNCONNECTED;
  wire NLW_inst_AXI_31_AWREADY_UNCONNECTED;
  wire NLW_inst_AXI_31_BVALID_UNCONNECTED;
  wire NLW_inst_AXI_31_RLAST_UNCONNECTED;
  wire NLW_inst_AXI_31_RVALID_UNCONNECTED;
  wire NLW_inst_AXI_31_WREADY_UNCONNECTED;
  wire NLW_inst_dfi_0_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_0_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_0_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_0_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_0_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_10_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_10_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_10_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_10_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_10_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_11_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_11_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_11_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_11_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_11_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_12_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_12_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_12_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_12_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_12_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_13_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_13_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_13_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_13_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_13_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_14_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_14_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_14_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_14_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_14_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_15_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_15_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_15_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_15_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_15_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_1_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_1_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_1_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_1_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_1_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_2_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_2_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_2_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_2_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_2_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_3_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_3_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_3_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_3_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_3_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_4_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_4_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_4_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_4_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_4_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_5_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_5_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_5_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_5_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_5_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_6_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_6_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_6_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_6_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_6_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_7_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_7_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_7_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_7_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_7_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_8_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_8_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_8_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_8_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_8_phyupd_ack_UNCONNECTED;
  wire NLW_inst_dfi_9_clk_init_UNCONNECTED;
  wire NLW_inst_dfi_9_ctrlupd_req_UNCONNECTED;
  wire NLW_inst_dfi_9_init_complete_UNCONNECTED;
  wire NLW_inst_dfi_9_out_rst_n_UNCONNECTED;
  wire NLW_inst_dfi_9_phyupd_ack_UNCONNECTED;
  wire [5:0]NLW_inst_AXI_31_BID_UNCONNECTED;
  wire [1:0]NLW_inst_AXI_31_BRESP_UNCONNECTED;
  wire [255:0]NLW_inst_AXI_31_RDATA_UNCONNECTED;
  wire [31:0]NLW_inst_AXI_31_RDATA_PARITY_UNCONNECTED;
  wire [5:0]NLW_inst_AXI_31_RID_UNCONNECTED;
  wire [1:0]NLW_inst_AXI_31_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_0_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_0_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_0_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_0_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_0_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_0_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_0_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_0_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_0_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_0_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_0_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_0_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_10_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_10_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_10_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_10_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_10_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_10_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_10_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_10_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_10_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_10_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_10_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_10_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_11_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_11_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_11_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_11_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_11_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_11_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_11_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_11_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_11_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_11_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_11_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_11_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_12_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_12_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_12_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_12_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_12_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_12_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_12_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_12_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_12_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_12_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_12_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_12_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_13_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_13_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_13_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_13_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_13_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_13_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_13_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_13_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_13_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_13_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_13_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_13_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_14_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_14_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_14_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_14_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_14_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_14_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_14_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_14_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_14_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_14_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_14_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_14_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_15_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_15_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_15_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_15_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_15_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_15_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_15_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_15_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_15_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_15_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_15_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_15_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_1_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_1_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_1_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_1_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_1_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_1_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_1_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_1_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_1_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_1_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_1_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_1_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_2_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_2_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_2_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_2_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_2_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_2_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_2_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_2_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_2_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_2_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_2_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_2_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_3_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_3_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_3_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_3_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_3_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_3_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_3_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_3_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_3_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_3_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_3_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_3_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_4_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_4_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_4_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_4_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_4_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_4_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_4_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_4_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_4_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_4_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_4_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_4_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_5_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_5_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_5_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_5_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_5_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_5_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_5_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_5_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_5_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_5_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_5_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_5_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_6_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_6_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_6_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_6_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_6_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_6_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_6_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_6_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_6_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_6_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_6_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_6_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_7_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_7_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_7_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_7_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_7_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_7_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_7_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_7_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_7_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_7_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_7_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_7_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_8_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_8_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_8_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_8_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_8_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_8_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_8_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_8_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_8_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_8_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_8_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_8_dw_rddata_valid_UNCONNECTED;
  wire [1:0]NLW_inst_dfi_9_aw_aerr_n_UNCONNECTED;
  wire [15:0]NLW_inst_dfi_9_dbi_byte_disable_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_9_dw_derr_n_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_9_dw_rddata_dbi_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_9_dw_rddata_dbi_p1_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_9_dw_rddata_dm_p0_UNCONNECTED;
  wire [31:0]NLW_inst_dfi_9_dw_rddata_dm_p1_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_9_dw_rddata_p0_UNCONNECTED;
  wire [255:0]NLW_inst_dfi_9_dw_rddata_p1_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_9_dw_rddata_par_p0_UNCONNECTED;
  wire [7:0]NLW_inst_dfi_9_dw_rddata_par_p1_UNCONNECTED;
  wire [3:0]NLW_inst_dfi_9_dw_rddata_valid_UNCONNECTED;
  wire [16:0]NLW_inst_sl_oport0_UNCONNECTED;
  wire [16:0]NLW_inst_sl_oport1_UNCONNECTED;

  (* AXI_CLK1_FREQ = "16'b0000000111000010" *) 
  (* AXI_CLK_FREQ = "16'b0000000111000010" *) 
  (* AXI_RST_ASSERT_WIDTH = "16" *) 
  (* AXI_RST_DEASSERT_WIDTH = "2" *) 
  (* CLK_SEL_00 = "FALSE" *) 
  (* CLK_SEL_01 = "FALSE" *) 
  (* CLK_SEL_02 = "FALSE" *) 
  (* CLK_SEL_03 = "FALSE" *) 
  (* CLK_SEL_04 = "FALSE" *) 
  (* CLK_SEL_05 = "FALSE" *) 
  (* CLK_SEL_06 = "FALSE" *) 
  (* CLK_SEL_07 = "FALSE" *) 
  (* CLK_SEL_08 = "FALSE" *) 
  (* CLK_SEL_09 = "FALSE" *) 
  (* CLK_SEL_10 = "FALSE" *) 
  (* CLK_SEL_11 = "FALSE" *) 
  (* CLK_SEL_12 = "FALSE" *) 
  (* CLK_SEL_13 = "FALSE" *) 
  (* CLK_SEL_14 = "FALSE" *) 
  (* CLK_SEL_15 = "TRUE" *) 
  (* CLK_SEL_16 = "FALSE" *) 
  (* CLK_SEL_17 = "FALSE" *) 
  (* CLK_SEL_18 = "FALSE" *) 
  (* CLK_SEL_19 = "FALSE" *) 
  (* CLK_SEL_20 = "FALSE" *) 
  (* CLK_SEL_21 = "FALSE" *) 
  (* CLK_SEL_22 = "FALSE" *) 
  (* CLK_SEL_23 = "FALSE" *) 
  (* CLK_SEL_24 = "FALSE" *) 
  (* CLK_SEL_25 = "FALSE" *) 
  (* CLK_SEL_26 = "FALSE" *) 
  (* CLK_SEL_27 = "FALSE" *) 
  (* CLK_SEL_28 = "FALSE" *) 
  (* CLK_SEL_29 = "FALSE" *) 
  (* CLK_SEL_30 = "TRUE" *) 
  (* CLK_SEL_31 = "FALSE" *) 
  (* DATARATE_STACK_0 = "1800" *) 
  (* DATARATE_STACK_1 = "1800" *) 
  (* HBM_CLK_FREQ_0 = "16'b0000001110000100" *) 
  (* HBM_CLK_FREQ_1 = "16'b0000001110000100" *) 
  (* HBM_REF_CLK_FREQ_0 = "16'b0000000001100100" *) 
  (* HBM_REF_CLK_FREQ_1 = "16'b0000000001100100" *) 
  (* HBM_STACK = "2" *) 
  (* HBM_STACK_NUM = "16'b0000000000000000" *) 
  (* INIT_BYPASS = "FALSE" *) 
  (* INIT_SEQ_TIMEOUT = "0" *) 
  (* MC_ENABLE_00 = "TRUE" *) 
  (* MC_ENABLE_01 = "TRUE" *) 
  (* MC_ENABLE_02 = "TRUE" *) 
  (* MC_ENABLE_03 = "TRUE" *) 
  (* MC_ENABLE_04 = "TRUE" *) 
  (* MC_ENABLE_05 = "TRUE" *) 
  (* MC_ENABLE_06 = "TRUE" *) 
  (* MC_ENABLE_07 = "TRUE" *) 
  (* MC_ENABLE_08 = "TRUE" *) 
  (* MC_ENABLE_09 = "TRUE" *) 
  (* MC_ENABLE_10 = "TRUE" *) 
  (* MC_ENABLE_11 = "TRUE" *) 
  (* MC_ENABLE_12 = "TRUE" *) 
  (* MC_ENABLE_13 = "TRUE" *) 
  (* MC_ENABLE_14 = "TRUE" *) 
  (* MC_ENABLE_15 = "TRUE" *) 
  (* MC_ENABLE_APB_00 = "TRUE" *) 
  (* MC_ENABLE_APB_01 = "TRUE" *) 
  (* PAGEHIT_PERCENT_00 = "75" *) 
  (* PAGEHIT_PERCENT_01 = "75" *) 
  (* PHY_ENABLE_00 = "TRUE" *) 
  (* PHY_ENABLE_01 = "TRUE" *) 
  (* PHY_ENABLE_02 = "TRUE" *) 
  (* PHY_ENABLE_03 = "TRUE" *) 
  (* PHY_ENABLE_04 = "TRUE" *) 
  (* PHY_ENABLE_05 = "TRUE" *) 
  (* PHY_ENABLE_06 = "TRUE" *) 
  (* PHY_ENABLE_07 = "TRUE" *) 
  (* PHY_ENABLE_08 = "TRUE" *) 
  (* PHY_ENABLE_09 = "TRUE" *) 
  (* PHY_ENABLE_10 = "TRUE" *) 
  (* PHY_ENABLE_11 = "TRUE" *) 
  (* PHY_ENABLE_12 = "TRUE" *) 
  (* PHY_ENABLE_13 = "TRUE" *) 
  (* PHY_ENABLE_14 = "TRUE" *) 
  (* PHY_ENABLE_15 = "TRUE" *) 
  (* PHY_ENABLE_16 = "TRUE" *) 
  (* PHY_ENABLE_17 = "TRUE" *) 
  (* PHY_ENABLE_18 = "TRUE" *) 
  (* PHY_ENABLE_19 = "TRUE" *) 
  (* PHY_ENABLE_20 = "TRUE" *) 
  (* PHY_ENABLE_21 = "TRUE" *) 
  (* PHY_ENABLE_22 = "TRUE" *) 
  (* PHY_ENABLE_23 = "TRUE" *) 
  (* PHY_ENABLE_24 = "TRUE" *) 
  (* PHY_ENABLE_25 = "TRUE" *) 
  (* PHY_ENABLE_26 = "TRUE" *) 
  (* PHY_ENABLE_27 = "TRUE" *) 
  (* PHY_ENABLE_28 = "TRUE" *) 
  (* PHY_ENABLE_29 = "TRUE" *) 
  (* PHY_ENABLE_30 = "TRUE" *) 
  (* PHY_ENABLE_31 = "TRUE" *) 
  (* PHY_ENABLE_APB_00 = "TRUE" *) 
  (* PHY_ENABLE_APB_01 = "TRUE" *) 
  (* READ_PERCENT_00 = "40" *) 
  (* READ_PERCENT_01 = "40" *) 
  (* READ_PERCENT_02 = "40" *) 
  (* READ_PERCENT_03 = "40" *) 
  (* READ_PERCENT_04 = "40" *) 
  (* READ_PERCENT_05 = "40" *) 
  (* READ_PERCENT_06 = "40" *) 
  (* READ_PERCENT_07 = "40" *) 
  (* READ_PERCENT_08 = "40" *) 
  (* READ_PERCENT_09 = "40" *) 
  (* READ_PERCENT_10 = "40" *) 
  (* READ_PERCENT_11 = "40" *) 
  (* READ_PERCENT_12 = "40" *) 
  (* READ_PERCENT_13 = "40" *) 
  (* READ_PERCENT_14 = "40" *) 
  (* READ_PERCENT_15 = "40" *) 
  (* READ_PERCENT_16 = "40" *) 
  (* READ_PERCENT_17 = "40" *) 
  (* READ_PERCENT_18 = "40" *) 
  (* READ_PERCENT_19 = "40" *) 
  (* READ_PERCENT_20 = "40" *) 
  (* READ_PERCENT_21 = "40" *) 
  (* READ_PERCENT_22 = "40" *) 
  (* READ_PERCENT_23 = "40" *) 
  (* READ_PERCENT_24 = "40" *) 
  (* READ_PERCENT_25 = "40" *) 
  (* READ_PERCENT_26 = "40" *) 
  (* READ_PERCENT_27 = "40" *) 
  (* READ_PERCENT_28 = "40" *) 
  (* READ_PERCENT_29 = "40" *) 
  (* READ_PERCENT_30 = "40" *) 
  (* READ_PERCENT_31 = "40" *) 
  (* SWITCH_ENABLE_00 = "TRUE" *) 
  (* SWITCH_ENABLE_01 = "TRUE" *) 
  (* SWITCH_EN_0 = "16'b0000000000000001" *) 
  (* SWITCH_EN_1 = "16'b0000000000000001" *) 
  (* TEMP_WAIT_PERIOD_0 = "100000" *) 
  (* TEMP_WAIT_PERIOD_1 = "100000" *) 
  (* WRITE_PERCENT_00 = "40" *) 
  (* WRITE_PERCENT_01 = "40" *) 
  (* WRITE_PERCENT_02 = "40" *) 
  (* WRITE_PERCENT_03 = "40" *) 
  (* WRITE_PERCENT_04 = "40" *) 
  (* WRITE_PERCENT_05 = "40" *) 
  (* WRITE_PERCENT_06 = "40" *) 
  (* WRITE_PERCENT_07 = "40" *) 
  (* WRITE_PERCENT_08 = "40" *) 
  (* WRITE_PERCENT_09 = "40" *) 
  (* WRITE_PERCENT_10 = "40" *) 
  (* WRITE_PERCENT_11 = "40" *) 
  (* WRITE_PERCENT_12 = "40" *) 
  (* WRITE_PERCENT_13 = "40" *) 
  (* WRITE_PERCENT_14 = "40" *) 
  (* WRITE_PERCENT_15 = "40" *) 
  (* WRITE_PERCENT_16 = "40" *) 
  (* WRITE_PERCENT_17 = "40" *) 
  (* WRITE_PERCENT_18 = "40" *) 
  (* WRITE_PERCENT_19 = "40" *) 
  (* WRITE_PERCENT_20 = "40" *) 
  (* WRITE_PERCENT_21 = "40" *) 
  (* WRITE_PERCENT_22 = "40" *) 
  (* WRITE_PERCENT_23 = "40" *) 
  (* WRITE_PERCENT_24 = "40" *) 
  (* WRITE_PERCENT_25 = "40" *) 
  (* WRITE_PERCENT_26 = "40" *) 
  (* WRITE_PERCENT_27 = "40" *) 
  (* WRITE_PERCENT_28 = "40" *) 
  (* WRITE_PERCENT_29 = "40" *) 
  (* WRITE_PERCENT_30 = "40" *) 
  (* WRITE_PERCENT_31 = "40" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_v1_0_9 inst
       (.APB_0_PADDR(APB_0_PADDR),
        .APB_0_PCLK(APB_0_PCLK),
        .APB_0_PENABLE(APB_0_PENABLE),
        .APB_0_PRDATA(APB_0_PRDATA),
        .APB_0_PREADY(APB_0_PREADY),
        .APB_0_PRESET_N(APB_0_PRESET_N),
        .APB_0_PSEL(APB_0_PSEL),
        .APB_0_PSLVERR(APB_0_PSLVERR),
        .APB_0_PWDATA(APB_0_PWDATA),
        .APB_0_PWRITE(APB_0_PWRITE),
        .APB_1_PADDR(APB_1_PADDR),
        .APB_1_PCLK(APB_1_PCLK),
        .APB_1_PENABLE(APB_1_PENABLE),
        .APB_1_PRDATA(APB_1_PRDATA),
        .APB_1_PREADY(APB_1_PREADY),
        .APB_1_PRESET_N(APB_1_PRESET_N),
        .APB_1_PSEL(APB_1_PSEL),
        .APB_1_PSLVERR(APB_1_PSLVERR),
        .APB_1_PWDATA(APB_1_PWDATA),
        .APB_1_PWRITE(APB_1_PWRITE),
        .AXI_00_ACLK(AXI_00_ACLK),
        .AXI_00_ARADDR(AXI_00_ARADDR),
        .AXI_00_ARBURST(AXI_00_ARBURST),
        .AXI_00_ARESET_N(AXI_00_ARESET_N),
        .AXI_00_ARID(AXI_00_ARID),
        .AXI_00_ARLEN(AXI_00_ARLEN),
        .AXI_00_ARREADY(AXI_00_ARREADY),
        .AXI_00_ARSIZE(AXI_00_ARSIZE),
        .AXI_00_ARVALID(AXI_00_ARVALID),
        .AXI_00_AWADDR(AXI_00_AWADDR),
        .AXI_00_AWBURST(AXI_00_AWBURST),
        .AXI_00_AWID(AXI_00_AWID),
        .AXI_00_AWLEN(AXI_00_AWLEN),
        .AXI_00_AWREADY(AXI_00_AWREADY),
        .AXI_00_AWSIZE(AXI_00_AWSIZE),
        .AXI_00_AWVALID(AXI_00_AWVALID),
        .AXI_00_BID(AXI_00_BID),
        .AXI_00_BREADY(AXI_00_BREADY),
        .AXI_00_BRESP(AXI_00_BRESP),
        .AXI_00_BVALID(AXI_00_BVALID),
        .AXI_00_RDATA(AXI_00_RDATA),
        .AXI_00_RDATA_PARITY(AXI_00_RDATA_PARITY),
        .AXI_00_RID(AXI_00_RID),
        .AXI_00_RLAST(AXI_00_RLAST),
        .AXI_00_RREADY(AXI_00_RREADY),
        .AXI_00_RRESP(AXI_00_RRESP),
        .AXI_00_RVALID(AXI_00_RVALID),
        .AXI_00_WDATA(AXI_00_WDATA),
        .AXI_00_WDATA_PARITY(AXI_00_WDATA_PARITY),
        .AXI_00_WLAST(AXI_00_WLAST),
        .AXI_00_WREADY(AXI_00_WREADY),
        .AXI_00_WSTRB(AXI_00_WSTRB),
        .AXI_00_WVALID(AXI_00_WVALID),
        .AXI_01_ACLK(AXI_01_ACLK),
        .AXI_01_ARADDR(AXI_01_ARADDR),
        .AXI_01_ARBURST(AXI_01_ARBURST),
        .AXI_01_ARESET_N(AXI_01_ARESET_N),
        .AXI_01_ARID(AXI_01_ARID),
        .AXI_01_ARLEN(AXI_01_ARLEN),
        .AXI_01_ARREADY(AXI_01_ARREADY),
        .AXI_01_ARSIZE(AXI_01_ARSIZE),
        .AXI_01_ARVALID(AXI_01_ARVALID),
        .AXI_01_AWADDR(AXI_01_AWADDR),
        .AXI_01_AWBURST(AXI_01_AWBURST),
        .AXI_01_AWID(AXI_01_AWID),
        .AXI_01_AWLEN(AXI_01_AWLEN),
        .AXI_01_AWREADY(AXI_01_AWREADY),
        .AXI_01_AWSIZE(AXI_01_AWSIZE),
        .AXI_01_AWVALID(AXI_01_AWVALID),
        .AXI_01_BID(AXI_01_BID),
        .AXI_01_BREADY(AXI_01_BREADY),
        .AXI_01_BRESP(AXI_01_BRESP),
        .AXI_01_BVALID(AXI_01_BVALID),
        .AXI_01_RDATA(AXI_01_RDATA),
        .AXI_01_RDATA_PARITY(AXI_01_RDATA_PARITY),
        .AXI_01_RID(AXI_01_RID),
        .AXI_01_RLAST(AXI_01_RLAST),
        .AXI_01_RREADY(AXI_01_RREADY),
        .AXI_01_RRESP(AXI_01_RRESP),
        .AXI_01_RVALID(AXI_01_RVALID),
        .AXI_01_WDATA(AXI_01_WDATA),
        .AXI_01_WDATA_PARITY(AXI_01_WDATA_PARITY),
        .AXI_01_WLAST(AXI_01_WLAST),
        .AXI_01_WREADY(AXI_01_WREADY),
        .AXI_01_WSTRB(AXI_01_WSTRB),
        .AXI_01_WVALID(AXI_01_WVALID),
        .AXI_02_ACLK(AXI_02_ACLK),
        .AXI_02_ARADDR(AXI_02_ARADDR),
        .AXI_02_ARBURST(AXI_02_ARBURST),
        .AXI_02_ARESET_N(AXI_02_ARESET_N),
        .AXI_02_ARID(AXI_02_ARID),
        .AXI_02_ARLEN(AXI_02_ARLEN),
        .AXI_02_ARREADY(AXI_02_ARREADY),
        .AXI_02_ARSIZE(AXI_02_ARSIZE),
        .AXI_02_ARVALID(AXI_02_ARVALID),
        .AXI_02_AWADDR(AXI_02_AWADDR),
        .AXI_02_AWBURST(AXI_02_AWBURST),
        .AXI_02_AWID(AXI_02_AWID),
        .AXI_02_AWLEN(AXI_02_AWLEN),
        .AXI_02_AWREADY(AXI_02_AWREADY),
        .AXI_02_AWSIZE(AXI_02_AWSIZE),
        .AXI_02_AWVALID(AXI_02_AWVALID),
        .AXI_02_BID(AXI_02_BID),
        .AXI_02_BREADY(AXI_02_BREADY),
        .AXI_02_BRESP(AXI_02_BRESP),
        .AXI_02_BVALID(AXI_02_BVALID),
        .AXI_02_RDATA(AXI_02_RDATA),
        .AXI_02_RDATA_PARITY(AXI_02_RDATA_PARITY),
        .AXI_02_RID(AXI_02_RID),
        .AXI_02_RLAST(AXI_02_RLAST),
        .AXI_02_RREADY(AXI_02_RREADY),
        .AXI_02_RRESP(AXI_02_RRESP),
        .AXI_02_RVALID(AXI_02_RVALID),
        .AXI_02_WDATA(AXI_02_WDATA),
        .AXI_02_WDATA_PARITY(AXI_02_WDATA_PARITY),
        .AXI_02_WLAST(AXI_02_WLAST),
        .AXI_02_WREADY(AXI_02_WREADY),
        .AXI_02_WSTRB(AXI_02_WSTRB),
        .AXI_02_WVALID(AXI_02_WVALID),
        .AXI_03_ACLK(AXI_03_ACLK),
        .AXI_03_ARADDR(AXI_03_ARADDR),
        .AXI_03_ARBURST(AXI_03_ARBURST),
        .AXI_03_ARESET_N(AXI_03_ARESET_N),
        .AXI_03_ARID(AXI_03_ARID),
        .AXI_03_ARLEN(AXI_03_ARLEN),
        .AXI_03_ARREADY(AXI_03_ARREADY),
        .AXI_03_ARSIZE(AXI_03_ARSIZE),
        .AXI_03_ARVALID(AXI_03_ARVALID),
        .AXI_03_AWADDR(AXI_03_AWADDR),
        .AXI_03_AWBURST(AXI_03_AWBURST),
        .AXI_03_AWID(AXI_03_AWID),
        .AXI_03_AWLEN(AXI_03_AWLEN),
        .AXI_03_AWREADY(AXI_03_AWREADY),
        .AXI_03_AWSIZE(AXI_03_AWSIZE),
        .AXI_03_AWVALID(AXI_03_AWVALID),
        .AXI_03_BID(AXI_03_BID),
        .AXI_03_BREADY(AXI_03_BREADY),
        .AXI_03_BRESP(AXI_03_BRESP),
        .AXI_03_BVALID(AXI_03_BVALID),
        .AXI_03_RDATA(AXI_03_RDATA),
        .AXI_03_RDATA_PARITY(AXI_03_RDATA_PARITY),
        .AXI_03_RID(AXI_03_RID),
        .AXI_03_RLAST(AXI_03_RLAST),
        .AXI_03_RREADY(AXI_03_RREADY),
        .AXI_03_RRESP(AXI_03_RRESP),
        .AXI_03_RVALID(AXI_03_RVALID),
        .AXI_03_WDATA(AXI_03_WDATA),
        .AXI_03_WDATA_PARITY(AXI_03_WDATA_PARITY),
        .AXI_03_WLAST(AXI_03_WLAST),
        .AXI_03_WREADY(AXI_03_WREADY),
        .AXI_03_WSTRB(AXI_03_WSTRB),
        .AXI_03_WVALID(AXI_03_WVALID),
        .AXI_04_ACLK(AXI_04_ACLK),
        .AXI_04_ARADDR(AXI_04_ARADDR),
        .AXI_04_ARBURST(AXI_04_ARBURST),
        .AXI_04_ARESET_N(AXI_04_ARESET_N),
        .AXI_04_ARID(AXI_04_ARID),
        .AXI_04_ARLEN(AXI_04_ARLEN),
        .AXI_04_ARREADY(AXI_04_ARREADY),
        .AXI_04_ARSIZE(AXI_04_ARSIZE),
        .AXI_04_ARVALID(AXI_04_ARVALID),
        .AXI_04_AWADDR(AXI_04_AWADDR),
        .AXI_04_AWBURST(AXI_04_AWBURST),
        .AXI_04_AWID(AXI_04_AWID),
        .AXI_04_AWLEN(AXI_04_AWLEN),
        .AXI_04_AWREADY(AXI_04_AWREADY),
        .AXI_04_AWSIZE(AXI_04_AWSIZE),
        .AXI_04_AWVALID(AXI_04_AWVALID),
        .AXI_04_BID(AXI_04_BID),
        .AXI_04_BREADY(AXI_04_BREADY),
        .AXI_04_BRESP(AXI_04_BRESP),
        .AXI_04_BVALID(AXI_04_BVALID),
        .AXI_04_RDATA(AXI_04_RDATA),
        .AXI_04_RDATA_PARITY(AXI_04_RDATA_PARITY),
        .AXI_04_RID(AXI_04_RID),
        .AXI_04_RLAST(AXI_04_RLAST),
        .AXI_04_RREADY(AXI_04_RREADY),
        .AXI_04_RRESP(AXI_04_RRESP),
        .AXI_04_RVALID(AXI_04_RVALID),
        .AXI_04_WDATA(AXI_04_WDATA),
        .AXI_04_WDATA_PARITY(AXI_04_WDATA_PARITY),
        .AXI_04_WLAST(AXI_04_WLAST),
        .AXI_04_WREADY(AXI_04_WREADY),
        .AXI_04_WSTRB(AXI_04_WSTRB),
        .AXI_04_WVALID(AXI_04_WVALID),
        .AXI_05_ACLK(AXI_05_ACLK),
        .AXI_05_ARADDR(AXI_05_ARADDR),
        .AXI_05_ARBURST(AXI_05_ARBURST),
        .AXI_05_ARESET_N(AXI_05_ARESET_N),
        .AXI_05_ARID(AXI_05_ARID),
        .AXI_05_ARLEN(AXI_05_ARLEN),
        .AXI_05_ARREADY(AXI_05_ARREADY),
        .AXI_05_ARSIZE(AXI_05_ARSIZE),
        .AXI_05_ARVALID(AXI_05_ARVALID),
        .AXI_05_AWADDR(AXI_05_AWADDR),
        .AXI_05_AWBURST(AXI_05_AWBURST),
        .AXI_05_AWID(AXI_05_AWID),
        .AXI_05_AWLEN(AXI_05_AWLEN),
        .AXI_05_AWREADY(AXI_05_AWREADY),
        .AXI_05_AWSIZE(AXI_05_AWSIZE),
        .AXI_05_AWVALID(AXI_05_AWVALID),
        .AXI_05_BID(AXI_05_BID),
        .AXI_05_BREADY(AXI_05_BREADY),
        .AXI_05_BRESP(AXI_05_BRESP),
        .AXI_05_BVALID(AXI_05_BVALID),
        .AXI_05_RDATA(AXI_05_RDATA),
        .AXI_05_RDATA_PARITY(AXI_05_RDATA_PARITY),
        .AXI_05_RID(AXI_05_RID),
        .AXI_05_RLAST(AXI_05_RLAST),
        .AXI_05_RREADY(AXI_05_RREADY),
        .AXI_05_RRESP(AXI_05_RRESP),
        .AXI_05_RVALID(AXI_05_RVALID),
        .AXI_05_WDATA(AXI_05_WDATA),
        .AXI_05_WDATA_PARITY(AXI_05_WDATA_PARITY),
        .AXI_05_WLAST(AXI_05_WLAST),
        .AXI_05_WREADY(AXI_05_WREADY),
        .AXI_05_WSTRB(AXI_05_WSTRB),
        .AXI_05_WVALID(AXI_05_WVALID),
        .AXI_06_ACLK(AXI_06_ACLK),
        .AXI_06_ARADDR(AXI_06_ARADDR),
        .AXI_06_ARBURST(AXI_06_ARBURST),
        .AXI_06_ARESET_N(AXI_06_ARESET_N),
        .AXI_06_ARID(AXI_06_ARID),
        .AXI_06_ARLEN(AXI_06_ARLEN),
        .AXI_06_ARREADY(AXI_06_ARREADY),
        .AXI_06_ARSIZE(AXI_06_ARSIZE),
        .AXI_06_ARVALID(AXI_06_ARVALID),
        .AXI_06_AWADDR(AXI_06_AWADDR),
        .AXI_06_AWBURST(AXI_06_AWBURST),
        .AXI_06_AWID(AXI_06_AWID),
        .AXI_06_AWLEN(AXI_06_AWLEN),
        .AXI_06_AWREADY(AXI_06_AWREADY),
        .AXI_06_AWSIZE(AXI_06_AWSIZE),
        .AXI_06_AWVALID(AXI_06_AWVALID),
        .AXI_06_BID(AXI_06_BID),
        .AXI_06_BREADY(AXI_06_BREADY),
        .AXI_06_BRESP(AXI_06_BRESP),
        .AXI_06_BVALID(AXI_06_BVALID),
        .AXI_06_RDATA(AXI_06_RDATA),
        .AXI_06_RDATA_PARITY(AXI_06_RDATA_PARITY),
        .AXI_06_RID(AXI_06_RID),
        .AXI_06_RLAST(AXI_06_RLAST),
        .AXI_06_RREADY(AXI_06_RREADY),
        .AXI_06_RRESP(AXI_06_RRESP),
        .AXI_06_RVALID(AXI_06_RVALID),
        .AXI_06_WDATA(AXI_06_WDATA),
        .AXI_06_WDATA_PARITY(AXI_06_WDATA_PARITY),
        .AXI_06_WLAST(AXI_06_WLAST),
        .AXI_06_WREADY(AXI_06_WREADY),
        .AXI_06_WSTRB(AXI_06_WSTRB),
        .AXI_06_WVALID(AXI_06_WVALID),
        .AXI_07_ACLK(AXI_07_ACLK),
        .AXI_07_ARADDR(AXI_07_ARADDR),
        .AXI_07_ARBURST(AXI_07_ARBURST),
        .AXI_07_ARESET_N(AXI_07_ARESET_N),
        .AXI_07_ARID(AXI_07_ARID),
        .AXI_07_ARLEN(AXI_07_ARLEN),
        .AXI_07_ARREADY(AXI_07_ARREADY),
        .AXI_07_ARSIZE(AXI_07_ARSIZE),
        .AXI_07_ARVALID(AXI_07_ARVALID),
        .AXI_07_AWADDR(AXI_07_AWADDR),
        .AXI_07_AWBURST(AXI_07_AWBURST),
        .AXI_07_AWID(AXI_07_AWID),
        .AXI_07_AWLEN(AXI_07_AWLEN),
        .AXI_07_AWREADY(AXI_07_AWREADY),
        .AXI_07_AWSIZE(AXI_07_AWSIZE),
        .AXI_07_AWVALID(AXI_07_AWVALID),
        .AXI_07_BID(AXI_07_BID),
        .AXI_07_BREADY(AXI_07_BREADY),
        .AXI_07_BRESP(AXI_07_BRESP),
        .AXI_07_BVALID(AXI_07_BVALID),
        .AXI_07_RDATA(AXI_07_RDATA),
        .AXI_07_RDATA_PARITY(AXI_07_RDATA_PARITY),
        .AXI_07_RID(AXI_07_RID),
        .AXI_07_RLAST(AXI_07_RLAST),
        .AXI_07_RREADY(AXI_07_RREADY),
        .AXI_07_RRESP(AXI_07_RRESP),
        .AXI_07_RVALID(AXI_07_RVALID),
        .AXI_07_WDATA(AXI_07_WDATA),
        .AXI_07_WDATA_PARITY(AXI_07_WDATA_PARITY),
        .AXI_07_WLAST(AXI_07_WLAST),
        .AXI_07_WREADY(AXI_07_WREADY),
        .AXI_07_WSTRB(AXI_07_WSTRB),
        .AXI_07_WVALID(AXI_07_WVALID),
        .AXI_08_ACLK(AXI_08_ACLK),
        .AXI_08_ARADDR(AXI_08_ARADDR),
        .AXI_08_ARBURST(AXI_08_ARBURST),
        .AXI_08_ARESET_N(AXI_08_ARESET_N),
        .AXI_08_ARID(AXI_08_ARID),
        .AXI_08_ARLEN(AXI_08_ARLEN),
        .AXI_08_ARREADY(AXI_08_ARREADY),
        .AXI_08_ARSIZE(AXI_08_ARSIZE),
        .AXI_08_ARVALID(AXI_08_ARVALID),
        .AXI_08_AWADDR(AXI_08_AWADDR),
        .AXI_08_AWBURST(AXI_08_AWBURST),
        .AXI_08_AWID(AXI_08_AWID),
        .AXI_08_AWLEN(AXI_08_AWLEN),
        .AXI_08_AWREADY(AXI_08_AWREADY),
        .AXI_08_AWSIZE(AXI_08_AWSIZE),
        .AXI_08_AWVALID(AXI_08_AWVALID),
        .AXI_08_BID(AXI_08_BID),
        .AXI_08_BREADY(AXI_08_BREADY),
        .AXI_08_BRESP(AXI_08_BRESP),
        .AXI_08_BVALID(AXI_08_BVALID),
        .AXI_08_RDATA(AXI_08_RDATA),
        .AXI_08_RDATA_PARITY(AXI_08_RDATA_PARITY),
        .AXI_08_RID(AXI_08_RID),
        .AXI_08_RLAST(AXI_08_RLAST),
        .AXI_08_RREADY(AXI_08_RREADY),
        .AXI_08_RRESP(AXI_08_RRESP),
        .AXI_08_RVALID(AXI_08_RVALID),
        .AXI_08_WDATA(AXI_08_WDATA),
        .AXI_08_WDATA_PARITY(AXI_08_WDATA_PARITY),
        .AXI_08_WLAST(AXI_08_WLAST),
        .AXI_08_WREADY(AXI_08_WREADY),
        .AXI_08_WSTRB(AXI_08_WSTRB),
        .AXI_08_WVALID(AXI_08_WVALID),
        .AXI_09_ACLK(AXI_09_ACLK),
        .AXI_09_ARADDR(AXI_09_ARADDR),
        .AXI_09_ARBURST(AXI_09_ARBURST),
        .AXI_09_ARESET_N(AXI_09_ARESET_N),
        .AXI_09_ARID(AXI_09_ARID),
        .AXI_09_ARLEN(AXI_09_ARLEN),
        .AXI_09_ARREADY(AXI_09_ARREADY),
        .AXI_09_ARSIZE(AXI_09_ARSIZE),
        .AXI_09_ARVALID(AXI_09_ARVALID),
        .AXI_09_AWADDR(AXI_09_AWADDR),
        .AXI_09_AWBURST(AXI_09_AWBURST),
        .AXI_09_AWID(AXI_09_AWID),
        .AXI_09_AWLEN(AXI_09_AWLEN),
        .AXI_09_AWREADY(AXI_09_AWREADY),
        .AXI_09_AWSIZE(AXI_09_AWSIZE),
        .AXI_09_AWVALID(AXI_09_AWVALID),
        .AXI_09_BID(AXI_09_BID),
        .AXI_09_BREADY(AXI_09_BREADY),
        .AXI_09_BRESP(AXI_09_BRESP),
        .AXI_09_BVALID(AXI_09_BVALID),
        .AXI_09_RDATA(AXI_09_RDATA),
        .AXI_09_RDATA_PARITY(AXI_09_RDATA_PARITY),
        .AXI_09_RID(AXI_09_RID),
        .AXI_09_RLAST(AXI_09_RLAST),
        .AXI_09_RREADY(AXI_09_RREADY),
        .AXI_09_RRESP(AXI_09_RRESP),
        .AXI_09_RVALID(AXI_09_RVALID),
        .AXI_09_WDATA(AXI_09_WDATA),
        .AXI_09_WDATA_PARITY(AXI_09_WDATA_PARITY),
        .AXI_09_WLAST(AXI_09_WLAST),
        .AXI_09_WREADY(AXI_09_WREADY),
        .AXI_09_WSTRB(AXI_09_WSTRB),
        .AXI_09_WVALID(AXI_09_WVALID),
        .AXI_10_ACLK(AXI_10_ACLK),
        .AXI_10_ARADDR(AXI_10_ARADDR),
        .AXI_10_ARBURST(AXI_10_ARBURST),
        .AXI_10_ARESET_N(AXI_10_ARESET_N),
        .AXI_10_ARID(AXI_10_ARID),
        .AXI_10_ARLEN(AXI_10_ARLEN),
        .AXI_10_ARREADY(AXI_10_ARREADY),
        .AXI_10_ARSIZE(AXI_10_ARSIZE),
        .AXI_10_ARVALID(AXI_10_ARVALID),
        .AXI_10_AWADDR(AXI_10_AWADDR),
        .AXI_10_AWBURST(AXI_10_AWBURST),
        .AXI_10_AWID(AXI_10_AWID),
        .AXI_10_AWLEN(AXI_10_AWLEN),
        .AXI_10_AWREADY(AXI_10_AWREADY),
        .AXI_10_AWSIZE(AXI_10_AWSIZE),
        .AXI_10_AWVALID(AXI_10_AWVALID),
        .AXI_10_BID(AXI_10_BID),
        .AXI_10_BREADY(AXI_10_BREADY),
        .AXI_10_BRESP(AXI_10_BRESP),
        .AXI_10_BVALID(AXI_10_BVALID),
        .AXI_10_RDATA(AXI_10_RDATA),
        .AXI_10_RDATA_PARITY(AXI_10_RDATA_PARITY),
        .AXI_10_RID(AXI_10_RID),
        .AXI_10_RLAST(AXI_10_RLAST),
        .AXI_10_RREADY(AXI_10_RREADY),
        .AXI_10_RRESP(AXI_10_RRESP),
        .AXI_10_RVALID(AXI_10_RVALID),
        .AXI_10_WDATA(AXI_10_WDATA),
        .AXI_10_WDATA_PARITY(AXI_10_WDATA_PARITY),
        .AXI_10_WLAST(AXI_10_WLAST),
        .AXI_10_WREADY(AXI_10_WREADY),
        .AXI_10_WSTRB(AXI_10_WSTRB),
        .AXI_10_WVALID(AXI_10_WVALID),
        .AXI_11_ACLK(AXI_11_ACLK),
        .AXI_11_ARADDR(AXI_11_ARADDR),
        .AXI_11_ARBURST(AXI_11_ARBURST),
        .AXI_11_ARESET_N(AXI_11_ARESET_N),
        .AXI_11_ARID(AXI_11_ARID),
        .AXI_11_ARLEN(AXI_11_ARLEN),
        .AXI_11_ARREADY(AXI_11_ARREADY),
        .AXI_11_ARSIZE(AXI_11_ARSIZE),
        .AXI_11_ARVALID(AXI_11_ARVALID),
        .AXI_11_AWADDR(AXI_11_AWADDR),
        .AXI_11_AWBURST(AXI_11_AWBURST),
        .AXI_11_AWID(AXI_11_AWID),
        .AXI_11_AWLEN(AXI_11_AWLEN),
        .AXI_11_AWREADY(AXI_11_AWREADY),
        .AXI_11_AWSIZE(AXI_11_AWSIZE),
        .AXI_11_AWVALID(AXI_11_AWVALID),
        .AXI_11_BID(AXI_11_BID),
        .AXI_11_BREADY(AXI_11_BREADY),
        .AXI_11_BRESP(AXI_11_BRESP),
        .AXI_11_BVALID(AXI_11_BVALID),
        .AXI_11_RDATA(AXI_11_RDATA),
        .AXI_11_RDATA_PARITY(AXI_11_RDATA_PARITY),
        .AXI_11_RID(AXI_11_RID),
        .AXI_11_RLAST(AXI_11_RLAST),
        .AXI_11_RREADY(AXI_11_RREADY),
        .AXI_11_RRESP(AXI_11_RRESP),
        .AXI_11_RVALID(AXI_11_RVALID),
        .AXI_11_WDATA(AXI_11_WDATA),
        .AXI_11_WDATA_PARITY(AXI_11_WDATA_PARITY),
        .AXI_11_WLAST(AXI_11_WLAST),
        .AXI_11_WREADY(AXI_11_WREADY),
        .AXI_11_WSTRB(AXI_11_WSTRB),
        .AXI_11_WVALID(AXI_11_WVALID),
        .AXI_12_ACLK(AXI_12_ACLK),
        .AXI_12_ARADDR(AXI_12_ARADDR),
        .AXI_12_ARBURST(AXI_12_ARBURST),
        .AXI_12_ARESET_N(AXI_12_ARESET_N),
        .AXI_12_ARID(AXI_12_ARID),
        .AXI_12_ARLEN(AXI_12_ARLEN),
        .AXI_12_ARREADY(AXI_12_ARREADY),
        .AXI_12_ARSIZE(AXI_12_ARSIZE),
        .AXI_12_ARVALID(AXI_12_ARVALID),
        .AXI_12_AWADDR(AXI_12_AWADDR),
        .AXI_12_AWBURST(AXI_12_AWBURST),
        .AXI_12_AWID(AXI_12_AWID),
        .AXI_12_AWLEN(AXI_12_AWLEN),
        .AXI_12_AWREADY(AXI_12_AWREADY),
        .AXI_12_AWSIZE(AXI_12_AWSIZE),
        .AXI_12_AWVALID(AXI_12_AWVALID),
        .AXI_12_BID(AXI_12_BID),
        .AXI_12_BREADY(AXI_12_BREADY),
        .AXI_12_BRESP(AXI_12_BRESP),
        .AXI_12_BVALID(AXI_12_BVALID),
        .AXI_12_RDATA(AXI_12_RDATA),
        .AXI_12_RDATA_PARITY(AXI_12_RDATA_PARITY),
        .AXI_12_RID(AXI_12_RID),
        .AXI_12_RLAST(AXI_12_RLAST),
        .AXI_12_RREADY(AXI_12_RREADY),
        .AXI_12_RRESP(AXI_12_RRESP),
        .AXI_12_RVALID(AXI_12_RVALID),
        .AXI_12_WDATA(AXI_12_WDATA),
        .AXI_12_WDATA_PARITY(AXI_12_WDATA_PARITY),
        .AXI_12_WLAST(AXI_12_WLAST),
        .AXI_12_WREADY(AXI_12_WREADY),
        .AXI_12_WSTRB(AXI_12_WSTRB),
        .AXI_12_WVALID(AXI_12_WVALID),
        .AXI_13_ACLK(AXI_13_ACLK),
        .AXI_13_ARADDR(AXI_13_ARADDR),
        .AXI_13_ARBURST(AXI_13_ARBURST),
        .AXI_13_ARESET_N(AXI_13_ARESET_N),
        .AXI_13_ARID(AXI_13_ARID),
        .AXI_13_ARLEN(AXI_13_ARLEN),
        .AXI_13_ARREADY(AXI_13_ARREADY),
        .AXI_13_ARSIZE(AXI_13_ARSIZE),
        .AXI_13_ARVALID(AXI_13_ARVALID),
        .AXI_13_AWADDR(AXI_13_AWADDR),
        .AXI_13_AWBURST(AXI_13_AWBURST),
        .AXI_13_AWID(AXI_13_AWID),
        .AXI_13_AWLEN(AXI_13_AWLEN),
        .AXI_13_AWREADY(AXI_13_AWREADY),
        .AXI_13_AWSIZE(AXI_13_AWSIZE),
        .AXI_13_AWVALID(AXI_13_AWVALID),
        .AXI_13_BID(AXI_13_BID),
        .AXI_13_BREADY(AXI_13_BREADY),
        .AXI_13_BRESP(AXI_13_BRESP),
        .AXI_13_BVALID(AXI_13_BVALID),
        .AXI_13_RDATA(AXI_13_RDATA),
        .AXI_13_RDATA_PARITY(AXI_13_RDATA_PARITY),
        .AXI_13_RID(AXI_13_RID),
        .AXI_13_RLAST(AXI_13_RLAST),
        .AXI_13_RREADY(AXI_13_RREADY),
        .AXI_13_RRESP(AXI_13_RRESP),
        .AXI_13_RVALID(AXI_13_RVALID),
        .AXI_13_WDATA(AXI_13_WDATA),
        .AXI_13_WDATA_PARITY(AXI_13_WDATA_PARITY),
        .AXI_13_WLAST(AXI_13_WLAST),
        .AXI_13_WREADY(AXI_13_WREADY),
        .AXI_13_WSTRB(AXI_13_WSTRB),
        .AXI_13_WVALID(AXI_13_WVALID),
        .AXI_14_ACLK(AXI_14_ACLK),
        .AXI_14_ARADDR(AXI_14_ARADDR),
        .AXI_14_ARBURST(AXI_14_ARBURST),
        .AXI_14_ARESET_N(AXI_14_ARESET_N),
        .AXI_14_ARID(AXI_14_ARID),
        .AXI_14_ARLEN(AXI_14_ARLEN),
        .AXI_14_ARREADY(AXI_14_ARREADY),
        .AXI_14_ARSIZE(AXI_14_ARSIZE),
        .AXI_14_ARVALID(AXI_14_ARVALID),
        .AXI_14_AWADDR(AXI_14_AWADDR),
        .AXI_14_AWBURST(AXI_14_AWBURST),
        .AXI_14_AWID(AXI_14_AWID),
        .AXI_14_AWLEN(AXI_14_AWLEN),
        .AXI_14_AWREADY(AXI_14_AWREADY),
        .AXI_14_AWSIZE(AXI_14_AWSIZE),
        .AXI_14_AWVALID(AXI_14_AWVALID),
        .AXI_14_BID(AXI_14_BID),
        .AXI_14_BREADY(AXI_14_BREADY),
        .AXI_14_BRESP(AXI_14_BRESP),
        .AXI_14_BVALID(AXI_14_BVALID),
        .AXI_14_RDATA(AXI_14_RDATA),
        .AXI_14_RDATA_PARITY(AXI_14_RDATA_PARITY),
        .AXI_14_RID(AXI_14_RID),
        .AXI_14_RLAST(AXI_14_RLAST),
        .AXI_14_RREADY(AXI_14_RREADY),
        .AXI_14_RRESP(AXI_14_RRESP),
        .AXI_14_RVALID(AXI_14_RVALID),
        .AXI_14_WDATA(AXI_14_WDATA),
        .AXI_14_WDATA_PARITY(AXI_14_WDATA_PARITY),
        .AXI_14_WLAST(AXI_14_WLAST),
        .AXI_14_WREADY(AXI_14_WREADY),
        .AXI_14_WSTRB(AXI_14_WSTRB),
        .AXI_14_WVALID(AXI_14_WVALID),
        .AXI_15_ACLK(AXI_15_ACLK),
        .AXI_15_ARADDR(AXI_15_ARADDR),
        .AXI_15_ARBURST(AXI_15_ARBURST),
        .AXI_15_ARESET_N(AXI_15_ARESET_N),
        .AXI_15_ARID(AXI_15_ARID),
        .AXI_15_ARLEN(AXI_15_ARLEN),
        .AXI_15_ARREADY(AXI_15_ARREADY),
        .AXI_15_ARSIZE(AXI_15_ARSIZE),
        .AXI_15_ARVALID(AXI_15_ARVALID),
        .AXI_15_AWADDR(AXI_15_AWADDR),
        .AXI_15_AWBURST(AXI_15_AWBURST),
        .AXI_15_AWID(AXI_15_AWID),
        .AXI_15_AWLEN(AXI_15_AWLEN),
        .AXI_15_AWREADY(AXI_15_AWREADY),
        .AXI_15_AWSIZE(AXI_15_AWSIZE),
        .AXI_15_AWVALID(AXI_15_AWVALID),
        .AXI_15_BID(AXI_15_BID),
        .AXI_15_BREADY(AXI_15_BREADY),
        .AXI_15_BRESP(AXI_15_BRESP),
        .AXI_15_BVALID(AXI_15_BVALID),
        .AXI_15_RDATA(AXI_15_RDATA),
        .AXI_15_RDATA_PARITY(AXI_15_RDATA_PARITY),
        .AXI_15_RID(AXI_15_RID),
        .AXI_15_RLAST(AXI_15_RLAST),
        .AXI_15_RREADY(AXI_15_RREADY),
        .AXI_15_RRESP(AXI_15_RRESP),
        .AXI_15_RVALID(AXI_15_RVALID),
        .AXI_15_WDATA(AXI_15_WDATA),
        .AXI_15_WDATA_PARITY(AXI_15_WDATA_PARITY),
        .AXI_15_WLAST(AXI_15_WLAST),
        .AXI_15_WREADY(AXI_15_WREADY),
        .AXI_15_WSTRB(AXI_15_WSTRB),
        .AXI_15_WVALID(AXI_15_WVALID),
        .AXI_16_ACLK(AXI_16_ACLK),
        .AXI_16_ARADDR(AXI_16_ARADDR),
        .AXI_16_ARBURST(AXI_16_ARBURST),
        .AXI_16_ARESET_N(AXI_16_ARESET_N),
        .AXI_16_ARID(AXI_16_ARID),
        .AXI_16_ARLEN(AXI_16_ARLEN),
        .AXI_16_ARREADY(AXI_16_ARREADY),
        .AXI_16_ARSIZE(AXI_16_ARSIZE),
        .AXI_16_ARVALID(AXI_16_ARVALID),
        .AXI_16_AWADDR(AXI_16_AWADDR),
        .AXI_16_AWBURST(AXI_16_AWBURST),
        .AXI_16_AWID(AXI_16_AWID),
        .AXI_16_AWLEN(AXI_16_AWLEN),
        .AXI_16_AWREADY(AXI_16_AWREADY),
        .AXI_16_AWSIZE(AXI_16_AWSIZE),
        .AXI_16_AWVALID(AXI_16_AWVALID),
        .AXI_16_BID(AXI_16_BID),
        .AXI_16_BREADY(AXI_16_BREADY),
        .AXI_16_BRESP(AXI_16_BRESP),
        .AXI_16_BVALID(AXI_16_BVALID),
        .AXI_16_RDATA(AXI_16_RDATA),
        .AXI_16_RDATA_PARITY(AXI_16_RDATA_PARITY),
        .AXI_16_RID(AXI_16_RID),
        .AXI_16_RLAST(AXI_16_RLAST),
        .AXI_16_RREADY(AXI_16_RREADY),
        .AXI_16_RRESP(AXI_16_RRESP),
        .AXI_16_RVALID(AXI_16_RVALID),
        .AXI_16_WDATA(AXI_16_WDATA),
        .AXI_16_WDATA_PARITY(AXI_16_WDATA_PARITY),
        .AXI_16_WLAST(AXI_16_WLAST),
        .AXI_16_WREADY(AXI_16_WREADY),
        .AXI_16_WSTRB(AXI_16_WSTRB),
        .AXI_16_WVALID(AXI_16_WVALID),
        .AXI_17_ACLK(AXI_17_ACLK),
        .AXI_17_ARADDR(AXI_17_ARADDR),
        .AXI_17_ARBURST(AXI_17_ARBURST),
        .AXI_17_ARESET_N(AXI_17_ARESET_N),
        .AXI_17_ARID(AXI_17_ARID),
        .AXI_17_ARLEN(AXI_17_ARLEN),
        .AXI_17_ARREADY(AXI_17_ARREADY),
        .AXI_17_ARSIZE(AXI_17_ARSIZE),
        .AXI_17_ARVALID(AXI_17_ARVALID),
        .AXI_17_AWADDR(AXI_17_AWADDR),
        .AXI_17_AWBURST(AXI_17_AWBURST),
        .AXI_17_AWID(AXI_17_AWID),
        .AXI_17_AWLEN(AXI_17_AWLEN),
        .AXI_17_AWREADY(AXI_17_AWREADY),
        .AXI_17_AWSIZE(AXI_17_AWSIZE),
        .AXI_17_AWVALID(AXI_17_AWVALID),
        .AXI_17_BID(AXI_17_BID),
        .AXI_17_BREADY(AXI_17_BREADY),
        .AXI_17_BRESP(AXI_17_BRESP),
        .AXI_17_BVALID(AXI_17_BVALID),
        .AXI_17_RDATA(AXI_17_RDATA),
        .AXI_17_RDATA_PARITY(AXI_17_RDATA_PARITY),
        .AXI_17_RID(AXI_17_RID),
        .AXI_17_RLAST(AXI_17_RLAST),
        .AXI_17_RREADY(AXI_17_RREADY),
        .AXI_17_RRESP(AXI_17_RRESP),
        .AXI_17_RVALID(AXI_17_RVALID),
        .AXI_17_WDATA(AXI_17_WDATA),
        .AXI_17_WDATA_PARITY(AXI_17_WDATA_PARITY),
        .AXI_17_WLAST(AXI_17_WLAST),
        .AXI_17_WREADY(AXI_17_WREADY),
        .AXI_17_WSTRB(AXI_17_WSTRB),
        .AXI_17_WVALID(AXI_17_WVALID),
        .AXI_18_ACLK(AXI_18_ACLK),
        .AXI_18_ARADDR(AXI_18_ARADDR),
        .AXI_18_ARBURST(AXI_18_ARBURST),
        .AXI_18_ARESET_N(AXI_18_ARESET_N),
        .AXI_18_ARID(AXI_18_ARID),
        .AXI_18_ARLEN(AXI_18_ARLEN),
        .AXI_18_ARREADY(AXI_18_ARREADY),
        .AXI_18_ARSIZE(AXI_18_ARSIZE),
        .AXI_18_ARVALID(AXI_18_ARVALID),
        .AXI_18_AWADDR(AXI_18_AWADDR),
        .AXI_18_AWBURST(AXI_18_AWBURST),
        .AXI_18_AWID(AXI_18_AWID),
        .AXI_18_AWLEN(AXI_18_AWLEN),
        .AXI_18_AWREADY(AXI_18_AWREADY),
        .AXI_18_AWSIZE(AXI_18_AWSIZE),
        .AXI_18_AWVALID(AXI_18_AWVALID),
        .AXI_18_BID(AXI_18_BID),
        .AXI_18_BREADY(AXI_18_BREADY),
        .AXI_18_BRESP(AXI_18_BRESP),
        .AXI_18_BVALID(AXI_18_BVALID),
        .AXI_18_RDATA(AXI_18_RDATA),
        .AXI_18_RDATA_PARITY(AXI_18_RDATA_PARITY),
        .AXI_18_RID(AXI_18_RID),
        .AXI_18_RLAST(AXI_18_RLAST),
        .AXI_18_RREADY(AXI_18_RREADY),
        .AXI_18_RRESP(AXI_18_RRESP),
        .AXI_18_RVALID(AXI_18_RVALID),
        .AXI_18_WDATA(AXI_18_WDATA),
        .AXI_18_WDATA_PARITY(AXI_18_WDATA_PARITY),
        .AXI_18_WLAST(AXI_18_WLAST),
        .AXI_18_WREADY(AXI_18_WREADY),
        .AXI_18_WSTRB(AXI_18_WSTRB),
        .AXI_18_WVALID(AXI_18_WVALID),
        .AXI_19_ACLK(AXI_19_ACLK),
        .AXI_19_ARADDR(AXI_19_ARADDR),
        .AXI_19_ARBURST(AXI_19_ARBURST),
        .AXI_19_ARESET_N(AXI_19_ARESET_N),
        .AXI_19_ARID(AXI_19_ARID),
        .AXI_19_ARLEN(AXI_19_ARLEN),
        .AXI_19_ARREADY(AXI_19_ARREADY),
        .AXI_19_ARSIZE(AXI_19_ARSIZE),
        .AXI_19_ARVALID(AXI_19_ARVALID),
        .AXI_19_AWADDR(AXI_19_AWADDR),
        .AXI_19_AWBURST(AXI_19_AWBURST),
        .AXI_19_AWID(AXI_19_AWID),
        .AXI_19_AWLEN(AXI_19_AWLEN),
        .AXI_19_AWREADY(AXI_19_AWREADY),
        .AXI_19_AWSIZE(AXI_19_AWSIZE),
        .AXI_19_AWVALID(AXI_19_AWVALID),
        .AXI_19_BID(AXI_19_BID),
        .AXI_19_BREADY(AXI_19_BREADY),
        .AXI_19_BRESP(AXI_19_BRESP),
        .AXI_19_BVALID(AXI_19_BVALID),
        .AXI_19_RDATA(AXI_19_RDATA),
        .AXI_19_RDATA_PARITY(AXI_19_RDATA_PARITY),
        .AXI_19_RID(AXI_19_RID),
        .AXI_19_RLAST(AXI_19_RLAST),
        .AXI_19_RREADY(AXI_19_RREADY),
        .AXI_19_RRESP(AXI_19_RRESP),
        .AXI_19_RVALID(AXI_19_RVALID),
        .AXI_19_WDATA(AXI_19_WDATA),
        .AXI_19_WDATA_PARITY(AXI_19_WDATA_PARITY),
        .AXI_19_WLAST(AXI_19_WLAST),
        .AXI_19_WREADY(AXI_19_WREADY),
        .AXI_19_WSTRB(AXI_19_WSTRB),
        .AXI_19_WVALID(AXI_19_WVALID),
        .AXI_20_ACLK(AXI_20_ACLK),
        .AXI_20_ARADDR(AXI_20_ARADDR),
        .AXI_20_ARBURST(AXI_20_ARBURST),
        .AXI_20_ARESET_N(AXI_20_ARESET_N),
        .AXI_20_ARID(AXI_20_ARID),
        .AXI_20_ARLEN(AXI_20_ARLEN),
        .AXI_20_ARREADY(AXI_20_ARREADY),
        .AXI_20_ARSIZE(AXI_20_ARSIZE),
        .AXI_20_ARVALID(AXI_20_ARVALID),
        .AXI_20_AWADDR(AXI_20_AWADDR),
        .AXI_20_AWBURST(AXI_20_AWBURST),
        .AXI_20_AWID(AXI_20_AWID),
        .AXI_20_AWLEN(AXI_20_AWLEN),
        .AXI_20_AWREADY(AXI_20_AWREADY),
        .AXI_20_AWSIZE(AXI_20_AWSIZE),
        .AXI_20_AWVALID(AXI_20_AWVALID),
        .AXI_20_BID(AXI_20_BID),
        .AXI_20_BREADY(AXI_20_BREADY),
        .AXI_20_BRESP(AXI_20_BRESP),
        .AXI_20_BVALID(AXI_20_BVALID),
        .AXI_20_RDATA(AXI_20_RDATA),
        .AXI_20_RDATA_PARITY(AXI_20_RDATA_PARITY),
        .AXI_20_RID(AXI_20_RID),
        .AXI_20_RLAST(AXI_20_RLAST),
        .AXI_20_RREADY(AXI_20_RREADY),
        .AXI_20_RRESP(AXI_20_RRESP),
        .AXI_20_RVALID(AXI_20_RVALID),
        .AXI_20_WDATA(AXI_20_WDATA),
        .AXI_20_WDATA_PARITY(AXI_20_WDATA_PARITY),
        .AXI_20_WLAST(AXI_20_WLAST),
        .AXI_20_WREADY(AXI_20_WREADY),
        .AXI_20_WSTRB(AXI_20_WSTRB),
        .AXI_20_WVALID(AXI_20_WVALID),
        .AXI_21_ACLK(AXI_21_ACLK),
        .AXI_21_ARADDR(AXI_21_ARADDR),
        .AXI_21_ARBURST(AXI_21_ARBURST),
        .AXI_21_ARESET_N(AXI_21_ARESET_N),
        .AXI_21_ARID(AXI_21_ARID),
        .AXI_21_ARLEN(AXI_21_ARLEN),
        .AXI_21_ARREADY(AXI_21_ARREADY),
        .AXI_21_ARSIZE(AXI_21_ARSIZE),
        .AXI_21_ARVALID(AXI_21_ARVALID),
        .AXI_21_AWADDR(AXI_21_AWADDR),
        .AXI_21_AWBURST(AXI_21_AWBURST),
        .AXI_21_AWID(AXI_21_AWID),
        .AXI_21_AWLEN(AXI_21_AWLEN),
        .AXI_21_AWREADY(AXI_21_AWREADY),
        .AXI_21_AWSIZE(AXI_21_AWSIZE),
        .AXI_21_AWVALID(AXI_21_AWVALID),
        .AXI_21_BID(AXI_21_BID),
        .AXI_21_BREADY(AXI_21_BREADY),
        .AXI_21_BRESP(AXI_21_BRESP),
        .AXI_21_BVALID(AXI_21_BVALID),
        .AXI_21_RDATA(AXI_21_RDATA),
        .AXI_21_RDATA_PARITY(AXI_21_RDATA_PARITY),
        .AXI_21_RID(AXI_21_RID),
        .AXI_21_RLAST(AXI_21_RLAST),
        .AXI_21_RREADY(AXI_21_RREADY),
        .AXI_21_RRESP(AXI_21_RRESP),
        .AXI_21_RVALID(AXI_21_RVALID),
        .AXI_21_WDATA(AXI_21_WDATA),
        .AXI_21_WDATA_PARITY(AXI_21_WDATA_PARITY),
        .AXI_21_WLAST(AXI_21_WLAST),
        .AXI_21_WREADY(AXI_21_WREADY),
        .AXI_21_WSTRB(AXI_21_WSTRB),
        .AXI_21_WVALID(AXI_21_WVALID),
        .AXI_22_ACLK(AXI_22_ACLK),
        .AXI_22_ARADDR(AXI_22_ARADDR),
        .AXI_22_ARBURST(AXI_22_ARBURST),
        .AXI_22_ARESET_N(AXI_22_ARESET_N),
        .AXI_22_ARID(AXI_22_ARID),
        .AXI_22_ARLEN(AXI_22_ARLEN),
        .AXI_22_ARREADY(AXI_22_ARREADY),
        .AXI_22_ARSIZE(AXI_22_ARSIZE),
        .AXI_22_ARVALID(AXI_22_ARVALID),
        .AXI_22_AWADDR(AXI_22_AWADDR),
        .AXI_22_AWBURST(AXI_22_AWBURST),
        .AXI_22_AWID(AXI_22_AWID),
        .AXI_22_AWLEN(AXI_22_AWLEN),
        .AXI_22_AWREADY(AXI_22_AWREADY),
        .AXI_22_AWSIZE(AXI_22_AWSIZE),
        .AXI_22_AWVALID(AXI_22_AWVALID),
        .AXI_22_BID(AXI_22_BID),
        .AXI_22_BREADY(AXI_22_BREADY),
        .AXI_22_BRESP(AXI_22_BRESP),
        .AXI_22_BVALID(AXI_22_BVALID),
        .AXI_22_RDATA(AXI_22_RDATA),
        .AXI_22_RDATA_PARITY(AXI_22_RDATA_PARITY),
        .AXI_22_RID(AXI_22_RID),
        .AXI_22_RLAST(AXI_22_RLAST),
        .AXI_22_RREADY(AXI_22_RREADY),
        .AXI_22_RRESP(AXI_22_RRESP),
        .AXI_22_RVALID(AXI_22_RVALID),
        .AXI_22_WDATA(AXI_22_WDATA),
        .AXI_22_WDATA_PARITY(AXI_22_WDATA_PARITY),
        .AXI_22_WLAST(AXI_22_WLAST),
        .AXI_22_WREADY(AXI_22_WREADY),
        .AXI_22_WSTRB(AXI_22_WSTRB),
        .AXI_22_WVALID(AXI_22_WVALID),
        .AXI_23_ACLK(AXI_23_ACLK),
        .AXI_23_ARADDR(AXI_23_ARADDR),
        .AXI_23_ARBURST(AXI_23_ARBURST),
        .AXI_23_ARESET_N(AXI_23_ARESET_N),
        .AXI_23_ARID(AXI_23_ARID),
        .AXI_23_ARLEN(AXI_23_ARLEN),
        .AXI_23_ARREADY(AXI_23_ARREADY),
        .AXI_23_ARSIZE(AXI_23_ARSIZE),
        .AXI_23_ARVALID(AXI_23_ARVALID),
        .AXI_23_AWADDR(AXI_23_AWADDR),
        .AXI_23_AWBURST(AXI_23_AWBURST),
        .AXI_23_AWID(AXI_23_AWID),
        .AXI_23_AWLEN(AXI_23_AWLEN),
        .AXI_23_AWREADY(AXI_23_AWREADY),
        .AXI_23_AWSIZE(AXI_23_AWSIZE),
        .AXI_23_AWVALID(AXI_23_AWVALID),
        .AXI_23_BID(AXI_23_BID),
        .AXI_23_BREADY(AXI_23_BREADY),
        .AXI_23_BRESP(AXI_23_BRESP),
        .AXI_23_BVALID(AXI_23_BVALID),
        .AXI_23_RDATA(AXI_23_RDATA),
        .AXI_23_RDATA_PARITY(AXI_23_RDATA_PARITY),
        .AXI_23_RID(AXI_23_RID),
        .AXI_23_RLAST(AXI_23_RLAST),
        .AXI_23_RREADY(AXI_23_RREADY),
        .AXI_23_RRESP(AXI_23_RRESP),
        .AXI_23_RVALID(AXI_23_RVALID),
        .AXI_23_WDATA(AXI_23_WDATA),
        .AXI_23_WDATA_PARITY(AXI_23_WDATA_PARITY),
        .AXI_23_WLAST(AXI_23_WLAST),
        .AXI_23_WREADY(AXI_23_WREADY),
        .AXI_23_WSTRB(AXI_23_WSTRB),
        .AXI_23_WVALID(AXI_23_WVALID),
        .AXI_24_ACLK(AXI_24_ACLK),
        .AXI_24_ARADDR(AXI_24_ARADDR),
        .AXI_24_ARBURST(AXI_24_ARBURST),
        .AXI_24_ARESET_N(AXI_24_ARESET_N),
        .AXI_24_ARID(AXI_24_ARID),
        .AXI_24_ARLEN(AXI_24_ARLEN),
        .AXI_24_ARREADY(AXI_24_ARREADY),
        .AXI_24_ARSIZE(AXI_24_ARSIZE),
        .AXI_24_ARVALID(AXI_24_ARVALID),
        .AXI_24_AWADDR(AXI_24_AWADDR),
        .AXI_24_AWBURST(AXI_24_AWBURST),
        .AXI_24_AWID(AXI_24_AWID),
        .AXI_24_AWLEN(AXI_24_AWLEN),
        .AXI_24_AWREADY(AXI_24_AWREADY),
        .AXI_24_AWSIZE(AXI_24_AWSIZE),
        .AXI_24_AWVALID(AXI_24_AWVALID),
        .AXI_24_BID(AXI_24_BID),
        .AXI_24_BREADY(AXI_24_BREADY),
        .AXI_24_BRESP(AXI_24_BRESP),
        .AXI_24_BVALID(AXI_24_BVALID),
        .AXI_24_RDATA(AXI_24_RDATA),
        .AXI_24_RDATA_PARITY(AXI_24_RDATA_PARITY),
        .AXI_24_RID(AXI_24_RID),
        .AXI_24_RLAST(AXI_24_RLAST),
        .AXI_24_RREADY(AXI_24_RREADY),
        .AXI_24_RRESP(AXI_24_RRESP),
        .AXI_24_RVALID(AXI_24_RVALID),
        .AXI_24_WDATA(AXI_24_WDATA),
        .AXI_24_WDATA_PARITY(AXI_24_WDATA_PARITY),
        .AXI_24_WLAST(AXI_24_WLAST),
        .AXI_24_WREADY(AXI_24_WREADY),
        .AXI_24_WSTRB(AXI_24_WSTRB),
        .AXI_24_WVALID(AXI_24_WVALID),
        .AXI_25_ACLK(AXI_25_ACLK),
        .AXI_25_ARADDR(AXI_25_ARADDR),
        .AXI_25_ARBURST(AXI_25_ARBURST),
        .AXI_25_ARESET_N(AXI_25_ARESET_N),
        .AXI_25_ARID(AXI_25_ARID),
        .AXI_25_ARLEN(AXI_25_ARLEN),
        .AXI_25_ARREADY(AXI_25_ARREADY),
        .AXI_25_ARSIZE(AXI_25_ARSIZE),
        .AXI_25_ARVALID(AXI_25_ARVALID),
        .AXI_25_AWADDR(AXI_25_AWADDR),
        .AXI_25_AWBURST(AXI_25_AWBURST),
        .AXI_25_AWID(AXI_25_AWID),
        .AXI_25_AWLEN(AXI_25_AWLEN),
        .AXI_25_AWREADY(AXI_25_AWREADY),
        .AXI_25_AWSIZE(AXI_25_AWSIZE),
        .AXI_25_AWVALID(AXI_25_AWVALID),
        .AXI_25_BID(AXI_25_BID),
        .AXI_25_BREADY(AXI_25_BREADY),
        .AXI_25_BRESP(AXI_25_BRESP),
        .AXI_25_BVALID(AXI_25_BVALID),
        .AXI_25_RDATA(AXI_25_RDATA),
        .AXI_25_RDATA_PARITY(AXI_25_RDATA_PARITY),
        .AXI_25_RID(AXI_25_RID),
        .AXI_25_RLAST(AXI_25_RLAST),
        .AXI_25_RREADY(AXI_25_RREADY),
        .AXI_25_RRESP(AXI_25_RRESP),
        .AXI_25_RVALID(AXI_25_RVALID),
        .AXI_25_WDATA(AXI_25_WDATA),
        .AXI_25_WDATA_PARITY(AXI_25_WDATA_PARITY),
        .AXI_25_WLAST(AXI_25_WLAST),
        .AXI_25_WREADY(AXI_25_WREADY),
        .AXI_25_WSTRB(AXI_25_WSTRB),
        .AXI_25_WVALID(AXI_25_WVALID),
        .AXI_26_ACLK(AXI_26_ACLK),
        .AXI_26_ARADDR(AXI_26_ARADDR),
        .AXI_26_ARBURST(AXI_26_ARBURST),
        .AXI_26_ARESET_N(AXI_26_ARESET_N),
        .AXI_26_ARID(AXI_26_ARID),
        .AXI_26_ARLEN(AXI_26_ARLEN),
        .AXI_26_ARREADY(AXI_26_ARREADY),
        .AXI_26_ARSIZE(AXI_26_ARSIZE),
        .AXI_26_ARVALID(AXI_26_ARVALID),
        .AXI_26_AWADDR(AXI_26_AWADDR),
        .AXI_26_AWBURST(AXI_26_AWBURST),
        .AXI_26_AWID(AXI_26_AWID),
        .AXI_26_AWLEN(AXI_26_AWLEN),
        .AXI_26_AWREADY(AXI_26_AWREADY),
        .AXI_26_AWSIZE(AXI_26_AWSIZE),
        .AXI_26_AWVALID(AXI_26_AWVALID),
        .AXI_26_BID(AXI_26_BID),
        .AXI_26_BREADY(AXI_26_BREADY),
        .AXI_26_BRESP(AXI_26_BRESP),
        .AXI_26_BVALID(AXI_26_BVALID),
        .AXI_26_RDATA(AXI_26_RDATA),
        .AXI_26_RDATA_PARITY(AXI_26_RDATA_PARITY),
        .AXI_26_RID(AXI_26_RID),
        .AXI_26_RLAST(AXI_26_RLAST),
        .AXI_26_RREADY(AXI_26_RREADY),
        .AXI_26_RRESP(AXI_26_RRESP),
        .AXI_26_RVALID(AXI_26_RVALID),
        .AXI_26_WDATA(AXI_26_WDATA),
        .AXI_26_WDATA_PARITY(AXI_26_WDATA_PARITY),
        .AXI_26_WLAST(AXI_26_WLAST),
        .AXI_26_WREADY(AXI_26_WREADY),
        .AXI_26_WSTRB(AXI_26_WSTRB),
        .AXI_26_WVALID(AXI_26_WVALID),
        .AXI_27_ACLK(AXI_27_ACLK),
        .AXI_27_ARADDR(AXI_27_ARADDR),
        .AXI_27_ARBURST(AXI_27_ARBURST),
        .AXI_27_ARESET_N(AXI_27_ARESET_N),
        .AXI_27_ARID(AXI_27_ARID),
        .AXI_27_ARLEN(AXI_27_ARLEN),
        .AXI_27_ARREADY(AXI_27_ARREADY),
        .AXI_27_ARSIZE(AXI_27_ARSIZE),
        .AXI_27_ARVALID(AXI_27_ARVALID),
        .AXI_27_AWADDR(AXI_27_AWADDR),
        .AXI_27_AWBURST(AXI_27_AWBURST),
        .AXI_27_AWID(AXI_27_AWID),
        .AXI_27_AWLEN(AXI_27_AWLEN),
        .AXI_27_AWREADY(AXI_27_AWREADY),
        .AXI_27_AWSIZE(AXI_27_AWSIZE),
        .AXI_27_AWVALID(AXI_27_AWVALID),
        .AXI_27_BID(AXI_27_BID),
        .AXI_27_BREADY(AXI_27_BREADY),
        .AXI_27_BRESP(AXI_27_BRESP),
        .AXI_27_BVALID(AXI_27_BVALID),
        .AXI_27_RDATA(AXI_27_RDATA),
        .AXI_27_RDATA_PARITY(AXI_27_RDATA_PARITY),
        .AXI_27_RID(AXI_27_RID),
        .AXI_27_RLAST(AXI_27_RLAST),
        .AXI_27_RREADY(AXI_27_RREADY),
        .AXI_27_RRESP(AXI_27_RRESP),
        .AXI_27_RVALID(AXI_27_RVALID),
        .AXI_27_WDATA(AXI_27_WDATA),
        .AXI_27_WDATA_PARITY(AXI_27_WDATA_PARITY),
        .AXI_27_WLAST(AXI_27_WLAST),
        .AXI_27_WREADY(AXI_27_WREADY),
        .AXI_27_WSTRB(AXI_27_WSTRB),
        .AXI_27_WVALID(AXI_27_WVALID),
        .AXI_28_ACLK(AXI_28_ACLK),
        .AXI_28_ARADDR(AXI_28_ARADDR),
        .AXI_28_ARBURST(AXI_28_ARBURST),
        .AXI_28_ARESET_N(AXI_28_ARESET_N),
        .AXI_28_ARID(AXI_28_ARID),
        .AXI_28_ARLEN(AXI_28_ARLEN),
        .AXI_28_ARREADY(AXI_28_ARREADY),
        .AXI_28_ARSIZE(AXI_28_ARSIZE),
        .AXI_28_ARVALID(AXI_28_ARVALID),
        .AXI_28_AWADDR(AXI_28_AWADDR),
        .AXI_28_AWBURST(AXI_28_AWBURST),
        .AXI_28_AWID(AXI_28_AWID),
        .AXI_28_AWLEN(AXI_28_AWLEN),
        .AXI_28_AWREADY(AXI_28_AWREADY),
        .AXI_28_AWSIZE(AXI_28_AWSIZE),
        .AXI_28_AWVALID(AXI_28_AWVALID),
        .AXI_28_BID(AXI_28_BID),
        .AXI_28_BREADY(AXI_28_BREADY),
        .AXI_28_BRESP(AXI_28_BRESP),
        .AXI_28_BVALID(AXI_28_BVALID),
        .AXI_28_RDATA(AXI_28_RDATA),
        .AXI_28_RDATA_PARITY(AXI_28_RDATA_PARITY),
        .AXI_28_RID(AXI_28_RID),
        .AXI_28_RLAST(AXI_28_RLAST),
        .AXI_28_RREADY(AXI_28_RREADY),
        .AXI_28_RRESP(AXI_28_RRESP),
        .AXI_28_RVALID(AXI_28_RVALID),
        .AXI_28_WDATA(AXI_28_WDATA),
        .AXI_28_WDATA_PARITY(AXI_28_WDATA_PARITY),
        .AXI_28_WLAST(AXI_28_WLAST),
        .AXI_28_WREADY(AXI_28_WREADY),
        .AXI_28_WSTRB(AXI_28_WSTRB),
        .AXI_28_WVALID(AXI_28_WVALID),
        .AXI_29_ACLK(AXI_29_ACLK),
        .AXI_29_ARADDR(AXI_29_ARADDR),
        .AXI_29_ARBURST(AXI_29_ARBURST),
        .AXI_29_ARESET_N(AXI_29_ARESET_N),
        .AXI_29_ARID(AXI_29_ARID),
        .AXI_29_ARLEN(AXI_29_ARLEN),
        .AXI_29_ARREADY(AXI_29_ARREADY),
        .AXI_29_ARSIZE(AXI_29_ARSIZE),
        .AXI_29_ARVALID(AXI_29_ARVALID),
        .AXI_29_AWADDR(AXI_29_AWADDR),
        .AXI_29_AWBURST(AXI_29_AWBURST),
        .AXI_29_AWID(AXI_29_AWID),
        .AXI_29_AWLEN(AXI_29_AWLEN),
        .AXI_29_AWREADY(AXI_29_AWREADY),
        .AXI_29_AWSIZE(AXI_29_AWSIZE),
        .AXI_29_AWVALID(AXI_29_AWVALID),
        .AXI_29_BID(AXI_29_BID),
        .AXI_29_BREADY(AXI_29_BREADY),
        .AXI_29_BRESP(AXI_29_BRESP),
        .AXI_29_BVALID(AXI_29_BVALID),
        .AXI_29_RDATA(AXI_29_RDATA),
        .AXI_29_RDATA_PARITY(AXI_29_RDATA_PARITY),
        .AXI_29_RID(AXI_29_RID),
        .AXI_29_RLAST(AXI_29_RLAST),
        .AXI_29_RREADY(AXI_29_RREADY),
        .AXI_29_RRESP(AXI_29_RRESP),
        .AXI_29_RVALID(AXI_29_RVALID),
        .AXI_29_WDATA(AXI_29_WDATA),
        .AXI_29_WDATA_PARITY(AXI_29_WDATA_PARITY),
        .AXI_29_WLAST(AXI_29_WLAST),
        .AXI_29_WREADY(AXI_29_WREADY),
        .AXI_29_WSTRB(AXI_29_WSTRB),
        .AXI_29_WVALID(AXI_29_WVALID),
        .AXI_30_ACLK(AXI_30_ACLK),
        .AXI_30_ARADDR(AXI_30_ARADDR),
        .AXI_30_ARBURST(AXI_30_ARBURST),
        .AXI_30_ARESET_N(AXI_30_ARESET_N),
        .AXI_30_ARID(AXI_30_ARID),
        .AXI_30_ARLEN(AXI_30_ARLEN),
        .AXI_30_ARREADY(AXI_30_ARREADY),
        .AXI_30_ARSIZE(AXI_30_ARSIZE),
        .AXI_30_ARVALID(AXI_30_ARVALID),
        .AXI_30_AWADDR(AXI_30_AWADDR),
        .AXI_30_AWBURST(AXI_30_AWBURST),
        .AXI_30_AWID(AXI_30_AWID),
        .AXI_30_AWLEN(AXI_30_AWLEN),
        .AXI_30_AWREADY(AXI_30_AWREADY),
        .AXI_30_AWSIZE(AXI_30_AWSIZE),
        .AXI_30_AWVALID(AXI_30_AWVALID),
        .AXI_30_BID(AXI_30_BID),
        .AXI_30_BREADY(AXI_30_BREADY),
        .AXI_30_BRESP(AXI_30_BRESP),
        .AXI_30_BVALID(AXI_30_BVALID),
        .AXI_30_RDATA(AXI_30_RDATA),
        .AXI_30_RDATA_PARITY(AXI_30_RDATA_PARITY),
        .AXI_30_RID(AXI_30_RID),
        .AXI_30_RLAST(AXI_30_RLAST),
        .AXI_30_RREADY(AXI_30_RREADY),
        .AXI_30_RRESP(AXI_30_RRESP),
        .AXI_30_RVALID(AXI_30_RVALID),
        .AXI_30_WDATA(AXI_30_WDATA),
        .AXI_30_WDATA_PARITY(AXI_30_WDATA_PARITY),
        .AXI_30_WLAST(AXI_30_WLAST),
        .AXI_30_WREADY(AXI_30_WREADY),
        .AXI_30_WSTRB(AXI_30_WSTRB),
        .AXI_30_WVALID(AXI_30_WVALID),
        .AXI_31_ACLK(1'b0),
        .AXI_31_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_31_ARBURST({1'b0,1'b0}),
        .AXI_31_ARESET_N(1'b0),
        .AXI_31_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_31_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .AXI_31_ARREADY(NLW_inst_AXI_31_ARREADY_UNCONNECTED),
        .AXI_31_ARSIZE({1'b0,1'b0,1'b0}),
        .AXI_31_ARVALID(1'b0),
        .AXI_31_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_31_AWBURST({1'b0,1'b0}),
        .AXI_31_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_31_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .AXI_31_AWREADY(NLW_inst_AXI_31_AWREADY_UNCONNECTED),
        .AXI_31_AWSIZE({1'b0,1'b0,1'b0}),
        .AXI_31_AWVALID(1'b0),
        .AXI_31_BID(NLW_inst_AXI_31_BID_UNCONNECTED[5:0]),
        .AXI_31_BREADY(1'b0),
        .AXI_31_BRESP(NLW_inst_AXI_31_BRESP_UNCONNECTED[1:0]),
        .AXI_31_BVALID(NLW_inst_AXI_31_BVALID_UNCONNECTED),
        .AXI_31_RDATA(NLW_inst_AXI_31_RDATA_UNCONNECTED[255:0]),
        .AXI_31_RDATA_PARITY(NLW_inst_AXI_31_RDATA_PARITY_UNCONNECTED[31:0]),
        .AXI_31_RID(NLW_inst_AXI_31_RID_UNCONNECTED[5:0]),
        .AXI_31_RLAST(NLW_inst_AXI_31_RLAST_UNCONNECTED),
        .AXI_31_RREADY(1'b0),
        .AXI_31_RRESP(NLW_inst_AXI_31_RRESP_UNCONNECTED[1:0]),
        .AXI_31_RVALID(NLW_inst_AXI_31_RVALID_UNCONNECTED),
        .AXI_31_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_31_WDATA_PARITY({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_31_WLAST(1'b0),
        .AXI_31_WREADY(NLW_inst_AXI_31_WREADY_UNCONNECTED),
        .AXI_31_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .AXI_31_WVALID(1'b0),
        .DRAM_0_STAT_CATTRIP(DRAM_0_STAT_CATTRIP),
        .DRAM_0_STAT_TEMP(DRAM_0_STAT_TEMP),
        .DRAM_1_STAT_CATTRIP(DRAM_1_STAT_CATTRIP),
        .DRAM_1_STAT_TEMP(DRAM_1_STAT_TEMP),
        .HBM_REF_CLK_0(HBM_REF_CLK_0),
        .HBM_REF_CLK_1(HBM_REF_CLK_1),
        .apb_complete_0(apb_complete_0),
        .apb_complete_1(apb_complete_1),
        .dfi_0_aw_aerr_n(NLW_inst_dfi_0_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_0_aw_ck_dis(1'b0),
        .dfi_0_aw_ck_p0({1'b0,1'b0}),
        .dfi_0_aw_ck_p1({1'b0,1'b0}),
        .dfi_0_aw_cke_p0({1'b0,1'b0}),
        .dfi_0_aw_cke_p1({1'b0,1'b0}),
        .dfi_0_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_aw_tx_indx_ld(1'b0),
        .dfi_0_clk(1'b0),
        .dfi_0_clk_init(NLW_inst_dfi_0_clk_init_UNCONNECTED),
        .dfi_0_ctrlupd_ack(1'b0),
        .dfi_0_ctrlupd_req(NLW_inst_dfi_0_ctrlupd_req_UNCONNECTED),
        .dfi_0_dbi_byte_disable(NLW_inst_dfi_0_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_0_dw_derr_n(NLW_inst_dfi_0_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_0_dw_rddata_dbi_p0(NLW_inst_dfi_0_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_0_dw_rddata_dbi_p1(NLW_inst_dfi_0_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_0_dw_rddata_dm_p0(NLW_inst_dfi_0_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_0_dw_rddata_dm_p1(NLW_inst_dfi_0_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_0_dw_rddata_p0(NLW_inst_dfi_0_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_0_dw_rddata_p1(NLW_inst_dfi_0_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_0_dw_rddata_par_p0(NLW_inst_dfi_0_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_0_dw_rddata_par_p1(NLW_inst_dfi_0_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_0_dw_rddata_valid(NLW_inst_dfi_0_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_0_dw_rx_indx_ld(1'b0),
        .dfi_0_dw_tx_indx_ld(1'b0),
        .dfi_0_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_0_init_complete(NLW_inst_dfi_0_init_complete_UNCONNECTED),
        .dfi_0_init_start(1'b0),
        .dfi_0_lp_pwr_e_req(1'b0),
        .dfi_0_lp_pwr_x_req(1'b0),
        .dfi_0_lp_sr_e_req(1'b0),
        .dfi_0_out_rst_n(NLW_inst_dfi_0_out_rst_n_UNCONNECTED),
        .dfi_0_phyupd_ack(NLW_inst_dfi_0_phyupd_ack_UNCONNECTED),
        .dfi_0_phyupd_req(1'b0),
        .dfi_0_rst_n(1'b0),
        .dfi_10_aw_aerr_n(NLW_inst_dfi_10_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_10_aw_ck_dis(1'b0),
        .dfi_10_aw_ck_p0({1'b0,1'b0}),
        .dfi_10_aw_ck_p1({1'b0,1'b0}),
        .dfi_10_aw_cke_p0({1'b0,1'b0}),
        .dfi_10_aw_cke_p1({1'b0,1'b0}),
        .dfi_10_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_aw_tx_indx_ld(1'b0),
        .dfi_10_clk(1'b0),
        .dfi_10_clk_init(NLW_inst_dfi_10_clk_init_UNCONNECTED),
        .dfi_10_ctrlupd_ack(1'b0),
        .dfi_10_ctrlupd_req(NLW_inst_dfi_10_ctrlupd_req_UNCONNECTED),
        .dfi_10_dbi_byte_disable(NLW_inst_dfi_10_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_10_dw_derr_n(NLW_inst_dfi_10_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_10_dw_rddata_dbi_p0(NLW_inst_dfi_10_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_10_dw_rddata_dbi_p1(NLW_inst_dfi_10_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_10_dw_rddata_dm_p0(NLW_inst_dfi_10_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_10_dw_rddata_dm_p1(NLW_inst_dfi_10_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_10_dw_rddata_p0(NLW_inst_dfi_10_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_10_dw_rddata_p1(NLW_inst_dfi_10_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_10_dw_rddata_par_p0(NLW_inst_dfi_10_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_10_dw_rddata_par_p1(NLW_inst_dfi_10_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_10_dw_rddata_valid(NLW_inst_dfi_10_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_10_dw_rx_indx_ld(1'b0),
        .dfi_10_dw_tx_indx_ld(1'b0),
        .dfi_10_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_10_init_complete(NLW_inst_dfi_10_init_complete_UNCONNECTED),
        .dfi_10_init_start(1'b0),
        .dfi_10_lp_pwr_e_req(1'b0),
        .dfi_10_lp_pwr_x_req(1'b0),
        .dfi_10_lp_sr_e_req(1'b0),
        .dfi_10_out_rst_n(NLW_inst_dfi_10_out_rst_n_UNCONNECTED),
        .dfi_10_phyupd_ack(NLW_inst_dfi_10_phyupd_ack_UNCONNECTED),
        .dfi_10_phyupd_req(1'b0),
        .dfi_10_rst_n(1'b0),
        .dfi_11_aw_aerr_n(NLW_inst_dfi_11_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_11_aw_ck_dis(1'b0),
        .dfi_11_aw_ck_p0({1'b0,1'b0}),
        .dfi_11_aw_ck_p1({1'b0,1'b0}),
        .dfi_11_aw_cke_p0({1'b0,1'b0}),
        .dfi_11_aw_cke_p1({1'b0,1'b0}),
        .dfi_11_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_aw_tx_indx_ld(1'b0),
        .dfi_11_clk(1'b0),
        .dfi_11_clk_init(NLW_inst_dfi_11_clk_init_UNCONNECTED),
        .dfi_11_ctrlupd_ack(1'b0),
        .dfi_11_ctrlupd_req(NLW_inst_dfi_11_ctrlupd_req_UNCONNECTED),
        .dfi_11_dbi_byte_disable(NLW_inst_dfi_11_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_11_dw_derr_n(NLW_inst_dfi_11_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_11_dw_rddata_dbi_p0(NLW_inst_dfi_11_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_11_dw_rddata_dbi_p1(NLW_inst_dfi_11_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_11_dw_rddata_dm_p0(NLW_inst_dfi_11_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_11_dw_rddata_dm_p1(NLW_inst_dfi_11_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_11_dw_rddata_p0(NLW_inst_dfi_11_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_11_dw_rddata_p1(NLW_inst_dfi_11_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_11_dw_rddata_par_p0(NLW_inst_dfi_11_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_11_dw_rddata_par_p1(NLW_inst_dfi_11_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_11_dw_rddata_valid(NLW_inst_dfi_11_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_11_dw_rx_indx_ld(1'b0),
        .dfi_11_dw_tx_indx_ld(1'b0),
        .dfi_11_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_11_init_complete(NLW_inst_dfi_11_init_complete_UNCONNECTED),
        .dfi_11_init_start(1'b0),
        .dfi_11_lp_pwr_e_req(1'b0),
        .dfi_11_lp_pwr_x_req(1'b0),
        .dfi_11_lp_sr_e_req(1'b0),
        .dfi_11_out_rst_n(NLW_inst_dfi_11_out_rst_n_UNCONNECTED),
        .dfi_11_phyupd_ack(NLW_inst_dfi_11_phyupd_ack_UNCONNECTED),
        .dfi_11_phyupd_req(1'b0),
        .dfi_11_rst_n(1'b0),
        .dfi_12_aw_aerr_n(NLW_inst_dfi_12_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_12_aw_ck_dis(1'b0),
        .dfi_12_aw_ck_p0({1'b0,1'b0}),
        .dfi_12_aw_ck_p1({1'b0,1'b0}),
        .dfi_12_aw_cke_p0({1'b0,1'b0}),
        .dfi_12_aw_cke_p1({1'b0,1'b0}),
        .dfi_12_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_aw_tx_indx_ld(1'b0),
        .dfi_12_clk(1'b0),
        .dfi_12_clk_init(NLW_inst_dfi_12_clk_init_UNCONNECTED),
        .dfi_12_ctrlupd_ack(1'b0),
        .dfi_12_ctrlupd_req(NLW_inst_dfi_12_ctrlupd_req_UNCONNECTED),
        .dfi_12_dbi_byte_disable(NLW_inst_dfi_12_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_12_dw_derr_n(NLW_inst_dfi_12_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_12_dw_rddata_dbi_p0(NLW_inst_dfi_12_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_12_dw_rddata_dbi_p1(NLW_inst_dfi_12_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_12_dw_rddata_dm_p0(NLW_inst_dfi_12_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_12_dw_rddata_dm_p1(NLW_inst_dfi_12_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_12_dw_rddata_p0(NLW_inst_dfi_12_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_12_dw_rddata_p1(NLW_inst_dfi_12_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_12_dw_rddata_par_p0(NLW_inst_dfi_12_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_12_dw_rddata_par_p1(NLW_inst_dfi_12_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_12_dw_rddata_valid(NLW_inst_dfi_12_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_12_dw_rx_indx_ld(1'b0),
        .dfi_12_dw_tx_indx_ld(1'b0),
        .dfi_12_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_12_init_complete(NLW_inst_dfi_12_init_complete_UNCONNECTED),
        .dfi_12_init_start(1'b0),
        .dfi_12_lp_pwr_e_req(1'b0),
        .dfi_12_lp_pwr_x_req(1'b0),
        .dfi_12_lp_sr_e_req(1'b0),
        .dfi_12_out_rst_n(NLW_inst_dfi_12_out_rst_n_UNCONNECTED),
        .dfi_12_phyupd_ack(NLW_inst_dfi_12_phyupd_ack_UNCONNECTED),
        .dfi_12_phyupd_req(1'b0),
        .dfi_12_rst_n(1'b0),
        .dfi_13_aw_aerr_n(NLW_inst_dfi_13_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_13_aw_ck_dis(1'b0),
        .dfi_13_aw_ck_p0({1'b0,1'b0}),
        .dfi_13_aw_ck_p1({1'b0,1'b0}),
        .dfi_13_aw_cke_p0({1'b0,1'b0}),
        .dfi_13_aw_cke_p1({1'b0,1'b0}),
        .dfi_13_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_aw_tx_indx_ld(1'b0),
        .dfi_13_clk(1'b0),
        .dfi_13_clk_init(NLW_inst_dfi_13_clk_init_UNCONNECTED),
        .dfi_13_ctrlupd_ack(1'b0),
        .dfi_13_ctrlupd_req(NLW_inst_dfi_13_ctrlupd_req_UNCONNECTED),
        .dfi_13_dbi_byte_disable(NLW_inst_dfi_13_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_13_dw_derr_n(NLW_inst_dfi_13_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_13_dw_rddata_dbi_p0(NLW_inst_dfi_13_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_13_dw_rddata_dbi_p1(NLW_inst_dfi_13_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_13_dw_rddata_dm_p0(NLW_inst_dfi_13_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_13_dw_rddata_dm_p1(NLW_inst_dfi_13_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_13_dw_rddata_p0(NLW_inst_dfi_13_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_13_dw_rddata_p1(NLW_inst_dfi_13_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_13_dw_rddata_par_p0(NLW_inst_dfi_13_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_13_dw_rddata_par_p1(NLW_inst_dfi_13_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_13_dw_rddata_valid(NLW_inst_dfi_13_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_13_dw_rx_indx_ld(1'b0),
        .dfi_13_dw_tx_indx_ld(1'b0),
        .dfi_13_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_13_init_complete(NLW_inst_dfi_13_init_complete_UNCONNECTED),
        .dfi_13_init_start(1'b0),
        .dfi_13_lp_pwr_e_req(1'b0),
        .dfi_13_lp_pwr_x_req(1'b0),
        .dfi_13_lp_sr_e_req(1'b0),
        .dfi_13_out_rst_n(NLW_inst_dfi_13_out_rst_n_UNCONNECTED),
        .dfi_13_phyupd_ack(NLW_inst_dfi_13_phyupd_ack_UNCONNECTED),
        .dfi_13_phyupd_req(1'b0),
        .dfi_13_rst_n(1'b0),
        .dfi_14_aw_aerr_n(NLW_inst_dfi_14_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_14_aw_ck_dis(1'b0),
        .dfi_14_aw_ck_p0({1'b0,1'b0}),
        .dfi_14_aw_ck_p1({1'b0,1'b0}),
        .dfi_14_aw_cke_p0({1'b0,1'b0}),
        .dfi_14_aw_cke_p1({1'b0,1'b0}),
        .dfi_14_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_aw_tx_indx_ld(1'b0),
        .dfi_14_clk(1'b0),
        .dfi_14_clk_init(NLW_inst_dfi_14_clk_init_UNCONNECTED),
        .dfi_14_ctrlupd_ack(1'b0),
        .dfi_14_ctrlupd_req(NLW_inst_dfi_14_ctrlupd_req_UNCONNECTED),
        .dfi_14_dbi_byte_disable(NLW_inst_dfi_14_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_14_dw_derr_n(NLW_inst_dfi_14_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_14_dw_rddata_dbi_p0(NLW_inst_dfi_14_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_14_dw_rddata_dbi_p1(NLW_inst_dfi_14_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_14_dw_rddata_dm_p0(NLW_inst_dfi_14_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_14_dw_rddata_dm_p1(NLW_inst_dfi_14_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_14_dw_rddata_p0(NLW_inst_dfi_14_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_14_dw_rddata_p1(NLW_inst_dfi_14_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_14_dw_rddata_par_p0(NLW_inst_dfi_14_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_14_dw_rddata_par_p1(NLW_inst_dfi_14_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_14_dw_rddata_valid(NLW_inst_dfi_14_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_14_dw_rx_indx_ld(1'b0),
        .dfi_14_dw_tx_indx_ld(1'b0),
        .dfi_14_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_14_init_complete(NLW_inst_dfi_14_init_complete_UNCONNECTED),
        .dfi_14_init_start(1'b0),
        .dfi_14_lp_pwr_e_req(1'b0),
        .dfi_14_lp_pwr_x_req(1'b0),
        .dfi_14_lp_sr_e_req(1'b0),
        .dfi_14_out_rst_n(NLW_inst_dfi_14_out_rst_n_UNCONNECTED),
        .dfi_14_phyupd_ack(NLW_inst_dfi_14_phyupd_ack_UNCONNECTED),
        .dfi_14_phyupd_req(1'b0),
        .dfi_14_rst_n(1'b0),
        .dfi_15_aw_aerr_n(NLW_inst_dfi_15_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_15_aw_ck_dis(1'b0),
        .dfi_15_aw_ck_p0({1'b0,1'b0}),
        .dfi_15_aw_ck_p1({1'b0,1'b0}),
        .dfi_15_aw_cke_p0({1'b0,1'b0}),
        .dfi_15_aw_cke_p1({1'b0,1'b0}),
        .dfi_15_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_aw_tx_indx_ld(1'b0),
        .dfi_15_clk(1'b0),
        .dfi_15_clk_init(NLW_inst_dfi_15_clk_init_UNCONNECTED),
        .dfi_15_ctrlupd_ack(1'b0),
        .dfi_15_ctrlupd_req(NLW_inst_dfi_15_ctrlupd_req_UNCONNECTED),
        .dfi_15_dbi_byte_disable(NLW_inst_dfi_15_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_15_dw_derr_n(NLW_inst_dfi_15_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_15_dw_rddata_dbi_p0(NLW_inst_dfi_15_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_15_dw_rddata_dbi_p1(NLW_inst_dfi_15_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_15_dw_rddata_dm_p0(NLW_inst_dfi_15_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_15_dw_rddata_dm_p1(NLW_inst_dfi_15_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_15_dw_rddata_p0(NLW_inst_dfi_15_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_15_dw_rddata_p1(NLW_inst_dfi_15_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_15_dw_rddata_par_p0(NLW_inst_dfi_15_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_15_dw_rddata_par_p1(NLW_inst_dfi_15_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_15_dw_rddata_valid(NLW_inst_dfi_15_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_15_dw_rx_indx_ld(1'b0),
        .dfi_15_dw_tx_indx_ld(1'b0),
        .dfi_15_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_15_init_complete(NLW_inst_dfi_15_init_complete_UNCONNECTED),
        .dfi_15_init_start(1'b0),
        .dfi_15_lp_pwr_e_req(1'b0),
        .dfi_15_lp_pwr_x_req(1'b0),
        .dfi_15_lp_sr_e_req(1'b0),
        .dfi_15_out_rst_n(NLW_inst_dfi_15_out_rst_n_UNCONNECTED),
        .dfi_15_phyupd_ack(NLW_inst_dfi_15_phyupd_ack_UNCONNECTED),
        .dfi_15_phyupd_req(1'b0),
        .dfi_15_rst_n(1'b0),
        .dfi_1_aw_aerr_n(NLW_inst_dfi_1_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_1_aw_ck_dis(1'b0),
        .dfi_1_aw_ck_p0({1'b0,1'b0}),
        .dfi_1_aw_ck_p1({1'b0,1'b0}),
        .dfi_1_aw_cke_p0({1'b0,1'b0}),
        .dfi_1_aw_cke_p1({1'b0,1'b0}),
        .dfi_1_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_aw_tx_indx_ld(1'b0),
        .dfi_1_clk(1'b0),
        .dfi_1_clk_init(NLW_inst_dfi_1_clk_init_UNCONNECTED),
        .dfi_1_ctrlupd_ack(1'b0),
        .dfi_1_ctrlupd_req(NLW_inst_dfi_1_ctrlupd_req_UNCONNECTED),
        .dfi_1_dbi_byte_disable(NLW_inst_dfi_1_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_1_dw_derr_n(NLW_inst_dfi_1_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_1_dw_rddata_dbi_p0(NLW_inst_dfi_1_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_1_dw_rddata_dbi_p1(NLW_inst_dfi_1_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_1_dw_rddata_dm_p0(NLW_inst_dfi_1_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_1_dw_rddata_dm_p1(NLW_inst_dfi_1_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_1_dw_rddata_p0(NLW_inst_dfi_1_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_1_dw_rddata_p1(NLW_inst_dfi_1_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_1_dw_rddata_par_p0(NLW_inst_dfi_1_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_1_dw_rddata_par_p1(NLW_inst_dfi_1_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_1_dw_rddata_valid(NLW_inst_dfi_1_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_1_dw_rx_indx_ld(1'b0),
        .dfi_1_dw_tx_indx_ld(1'b0),
        .dfi_1_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_1_init_complete(NLW_inst_dfi_1_init_complete_UNCONNECTED),
        .dfi_1_init_start(1'b0),
        .dfi_1_lp_pwr_e_req(1'b0),
        .dfi_1_lp_pwr_x_req(1'b0),
        .dfi_1_lp_sr_e_req(1'b0),
        .dfi_1_out_rst_n(NLW_inst_dfi_1_out_rst_n_UNCONNECTED),
        .dfi_1_phyupd_ack(NLW_inst_dfi_1_phyupd_ack_UNCONNECTED),
        .dfi_1_phyupd_req(1'b0),
        .dfi_1_rst_n(1'b0),
        .dfi_2_aw_aerr_n(NLW_inst_dfi_2_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_2_aw_ck_dis(1'b0),
        .dfi_2_aw_ck_p0({1'b0,1'b0}),
        .dfi_2_aw_ck_p1({1'b0,1'b0}),
        .dfi_2_aw_cke_p0({1'b0,1'b0}),
        .dfi_2_aw_cke_p1({1'b0,1'b0}),
        .dfi_2_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_aw_tx_indx_ld(1'b0),
        .dfi_2_clk(1'b0),
        .dfi_2_clk_init(NLW_inst_dfi_2_clk_init_UNCONNECTED),
        .dfi_2_ctrlupd_ack(1'b0),
        .dfi_2_ctrlupd_req(NLW_inst_dfi_2_ctrlupd_req_UNCONNECTED),
        .dfi_2_dbi_byte_disable(NLW_inst_dfi_2_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_2_dw_derr_n(NLW_inst_dfi_2_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_2_dw_rddata_dbi_p0(NLW_inst_dfi_2_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_2_dw_rddata_dbi_p1(NLW_inst_dfi_2_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_2_dw_rddata_dm_p0(NLW_inst_dfi_2_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_2_dw_rddata_dm_p1(NLW_inst_dfi_2_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_2_dw_rddata_p0(NLW_inst_dfi_2_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_2_dw_rddata_p1(NLW_inst_dfi_2_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_2_dw_rddata_par_p0(NLW_inst_dfi_2_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_2_dw_rddata_par_p1(NLW_inst_dfi_2_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_2_dw_rddata_valid(NLW_inst_dfi_2_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_2_dw_rx_indx_ld(1'b0),
        .dfi_2_dw_tx_indx_ld(1'b0),
        .dfi_2_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_2_init_complete(NLW_inst_dfi_2_init_complete_UNCONNECTED),
        .dfi_2_init_start(1'b0),
        .dfi_2_lp_pwr_e_req(1'b0),
        .dfi_2_lp_pwr_x_req(1'b0),
        .dfi_2_lp_sr_e_req(1'b0),
        .dfi_2_out_rst_n(NLW_inst_dfi_2_out_rst_n_UNCONNECTED),
        .dfi_2_phyupd_ack(NLW_inst_dfi_2_phyupd_ack_UNCONNECTED),
        .dfi_2_phyupd_req(1'b0),
        .dfi_2_rst_n(1'b0),
        .dfi_3_aw_aerr_n(NLW_inst_dfi_3_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_3_aw_ck_dis(1'b0),
        .dfi_3_aw_ck_p0({1'b0,1'b0}),
        .dfi_3_aw_ck_p1({1'b0,1'b0}),
        .dfi_3_aw_cke_p0({1'b0,1'b0}),
        .dfi_3_aw_cke_p1({1'b0,1'b0}),
        .dfi_3_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_aw_tx_indx_ld(1'b0),
        .dfi_3_clk(1'b0),
        .dfi_3_clk_init(NLW_inst_dfi_3_clk_init_UNCONNECTED),
        .dfi_3_ctrlupd_ack(1'b0),
        .dfi_3_ctrlupd_req(NLW_inst_dfi_3_ctrlupd_req_UNCONNECTED),
        .dfi_3_dbi_byte_disable(NLW_inst_dfi_3_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_3_dw_derr_n(NLW_inst_dfi_3_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_3_dw_rddata_dbi_p0(NLW_inst_dfi_3_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_3_dw_rddata_dbi_p1(NLW_inst_dfi_3_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_3_dw_rddata_dm_p0(NLW_inst_dfi_3_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_3_dw_rddata_dm_p1(NLW_inst_dfi_3_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_3_dw_rddata_p0(NLW_inst_dfi_3_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_3_dw_rddata_p1(NLW_inst_dfi_3_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_3_dw_rddata_par_p0(NLW_inst_dfi_3_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_3_dw_rddata_par_p1(NLW_inst_dfi_3_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_3_dw_rddata_valid(NLW_inst_dfi_3_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_3_dw_rx_indx_ld(1'b0),
        .dfi_3_dw_tx_indx_ld(1'b0),
        .dfi_3_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_3_init_complete(NLW_inst_dfi_3_init_complete_UNCONNECTED),
        .dfi_3_init_start(1'b0),
        .dfi_3_lp_pwr_e_req(1'b0),
        .dfi_3_lp_pwr_x_req(1'b0),
        .dfi_3_lp_sr_e_req(1'b0),
        .dfi_3_out_rst_n(NLW_inst_dfi_3_out_rst_n_UNCONNECTED),
        .dfi_3_phyupd_ack(NLW_inst_dfi_3_phyupd_ack_UNCONNECTED),
        .dfi_3_phyupd_req(1'b0),
        .dfi_3_rst_n(1'b0),
        .dfi_4_aw_aerr_n(NLW_inst_dfi_4_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_4_aw_ck_dis(1'b0),
        .dfi_4_aw_ck_p0({1'b0,1'b0}),
        .dfi_4_aw_ck_p1({1'b0,1'b0}),
        .dfi_4_aw_cke_p0({1'b0,1'b0}),
        .dfi_4_aw_cke_p1({1'b0,1'b0}),
        .dfi_4_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_aw_tx_indx_ld(1'b0),
        .dfi_4_clk(1'b0),
        .dfi_4_clk_init(NLW_inst_dfi_4_clk_init_UNCONNECTED),
        .dfi_4_ctrlupd_ack(1'b0),
        .dfi_4_ctrlupd_req(NLW_inst_dfi_4_ctrlupd_req_UNCONNECTED),
        .dfi_4_dbi_byte_disable(NLW_inst_dfi_4_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_4_dw_derr_n(NLW_inst_dfi_4_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_4_dw_rddata_dbi_p0(NLW_inst_dfi_4_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_4_dw_rddata_dbi_p1(NLW_inst_dfi_4_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_4_dw_rddata_dm_p0(NLW_inst_dfi_4_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_4_dw_rddata_dm_p1(NLW_inst_dfi_4_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_4_dw_rddata_p0(NLW_inst_dfi_4_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_4_dw_rddata_p1(NLW_inst_dfi_4_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_4_dw_rddata_par_p0(NLW_inst_dfi_4_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_4_dw_rddata_par_p1(NLW_inst_dfi_4_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_4_dw_rddata_valid(NLW_inst_dfi_4_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_4_dw_rx_indx_ld(1'b0),
        .dfi_4_dw_tx_indx_ld(1'b0),
        .dfi_4_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_4_init_complete(NLW_inst_dfi_4_init_complete_UNCONNECTED),
        .dfi_4_init_start(1'b0),
        .dfi_4_lp_pwr_e_req(1'b0),
        .dfi_4_lp_pwr_x_req(1'b0),
        .dfi_4_lp_sr_e_req(1'b0),
        .dfi_4_out_rst_n(NLW_inst_dfi_4_out_rst_n_UNCONNECTED),
        .dfi_4_phyupd_ack(NLW_inst_dfi_4_phyupd_ack_UNCONNECTED),
        .dfi_4_phyupd_req(1'b0),
        .dfi_4_rst_n(1'b0),
        .dfi_5_aw_aerr_n(NLW_inst_dfi_5_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_5_aw_ck_dis(1'b0),
        .dfi_5_aw_ck_p0({1'b0,1'b0}),
        .dfi_5_aw_ck_p1({1'b0,1'b0}),
        .dfi_5_aw_cke_p0({1'b0,1'b0}),
        .dfi_5_aw_cke_p1({1'b0,1'b0}),
        .dfi_5_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_aw_tx_indx_ld(1'b0),
        .dfi_5_clk(1'b0),
        .dfi_5_clk_init(NLW_inst_dfi_5_clk_init_UNCONNECTED),
        .dfi_5_ctrlupd_ack(1'b0),
        .dfi_5_ctrlupd_req(NLW_inst_dfi_5_ctrlupd_req_UNCONNECTED),
        .dfi_5_dbi_byte_disable(NLW_inst_dfi_5_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_5_dw_derr_n(NLW_inst_dfi_5_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_5_dw_rddata_dbi_p0(NLW_inst_dfi_5_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_5_dw_rddata_dbi_p1(NLW_inst_dfi_5_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_5_dw_rddata_dm_p0(NLW_inst_dfi_5_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_5_dw_rddata_dm_p1(NLW_inst_dfi_5_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_5_dw_rddata_p0(NLW_inst_dfi_5_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_5_dw_rddata_p1(NLW_inst_dfi_5_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_5_dw_rddata_par_p0(NLW_inst_dfi_5_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_5_dw_rddata_par_p1(NLW_inst_dfi_5_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_5_dw_rddata_valid(NLW_inst_dfi_5_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_5_dw_rx_indx_ld(1'b0),
        .dfi_5_dw_tx_indx_ld(1'b0),
        .dfi_5_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_5_init_complete(NLW_inst_dfi_5_init_complete_UNCONNECTED),
        .dfi_5_init_start(1'b0),
        .dfi_5_lp_pwr_e_req(1'b0),
        .dfi_5_lp_pwr_x_req(1'b0),
        .dfi_5_lp_sr_e_req(1'b0),
        .dfi_5_out_rst_n(NLW_inst_dfi_5_out_rst_n_UNCONNECTED),
        .dfi_5_phyupd_ack(NLW_inst_dfi_5_phyupd_ack_UNCONNECTED),
        .dfi_5_phyupd_req(1'b0),
        .dfi_5_rst_n(1'b0),
        .dfi_6_aw_aerr_n(NLW_inst_dfi_6_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_6_aw_ck_dis(1'b0),
        .dfi_6_aw_ck_p0({1'b0,1'b0}),
        .dfi_6_aw_ck_p1({1'b0,1'b0}),
        .dfi_6_aw_cke_p0({1'b0,1'b0}),
        .dfi_6_aw_cke_p1({1'b0,1'b0}),
        .dfi_6_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_aw_tx_indx_ld(1'b0),
        .dfi_6_clk(1'b0),
        .dfi_6_clk_init(NLW_inst_dfi_6_clk_init_UNCONNECTED),
        .dfi_6_ctrlupd_ack(1'b0),
        .dfi_6_ctrlupd_req(NLW_inst_dfi_6_ctrlupd_req_UNCONNECTED),
        .dfi_6_dbi_byte_disable(NLW_inst_dfi_6_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_6_dw_derr_n(NLW_inst_dfi_6_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_6_dw_rddata_dbi_p0(NLW_inst_dfi_6_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_6_dw_rddata_dbi_p1(NLW_inst_dfi_6_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_6_dw_rddata_dm_p0(NLW_inst_dfi_6_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_6_dw_rddata_dm_p1(NLW_inst_dfi_6_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_6_dw_rddata_p0(NLW_inst_dfi_6_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_6_dw_rddata_p1(NLW_inst_dfi_6_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_6_dw_rddata_par_p0(NLW_inst_dfi_6_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_6_dw_rddata_par_p1(NLW_inst_dfi_6_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_6_dw_rddata_valid(NLW_inst_dfi_6_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_6_dw_rx_indx_ld(1'b0),
        .dfi_6_dw_tx_indx_ld(1'b0),
        .dfi_6_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_6_init_complete(NLW_inst_dfi_6_init_complete_UNCONNECTED),
        .dfi_6_init_start(1'b0),
        .dfi_6_lp_pwr_e_req(1'b0),
        .dfi_6_lp_pwr_x_req(1'b0),
        .dfi_6_lp_sr_e_req(1'b0),
        .dfi_6_out_rst_n(NLW_inst_dfi_6_out_rst_n_UNCONNECTED),
        .dfi_6_phyupd_ack(NLW_inst_dfi_6_phyupd_ack_UNCONNECTED),
        .dfi_6_phyupd_req(1'b0),
        .dfi_6_rst_n(1'b0),
        .dfi_7_aw_aerr_n(NLW_inst_dfi_7_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_7_aw_ck_dis(1'b0),
        .dfi_7_aw_ck_p0({1'b0,1'b0}),
        .dfi_7_aw_ck_p1({1'b0,1'b0}),
        .dfi_7_aw_cke_p0({1'b0,1'b0}),
        .dfi_7_aw_cke_p1({1'b0,1'b0}),
        .dfi_7_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_aw_tx_indx_ld(1'b0),
        .dfi_7_clk(1'b0),
        .dfi_7_clk_init(NLW_inst_dfi_7_clk_init_UNCONNECTED),
        .dfi_7_ctrlupd_ack(1'b0),
        .dfi_7_ctrlupd_req(NLW_inst_dfi_7_ctrlupd_req_UNCONNECTED),
        .dfi_7_dbi_byte_disable(NLW_inst_dfi_7_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_7_dw_derr_n(NLW_inst_dfi_7_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_7_dw_rddata_dbi_p0(NLW_inst_dfi_7_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_7_dw_rddata_dbi_p1(NLW_inst_dfi_7_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_7_dw_rddata_dm_p0(NLW_inst_dfi_7_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_7_dw_rddata_dm_p1(NLW_inst_dfi_7_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_7_dw_rddata_p0(NLW_inst_dfi_7_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_7_dw_rddata_p1(NLW_inst_dfi_7_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_7_dw_rddata_par_p0(NLW_inst_dfi_7_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_7_dw_rddata_par_p1(NLW_inst_dfi_7_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_7_dw_rddata_valid(NLW_inst_dfi_7_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_7_dw_rx_indx_ld(1'b0),
        .dfi_7_dw_tx_indx_ld(1'b0),
        .dfi_7_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_7_init_complete(NLW_inst_dfi_7_init_complete_UNCONNECTED),
        .dfi_7_init_start(1'b0),
        .dfi_7_lp_pwr_e_req(1'b0),
        .dfi_7_lp_pwr_x_req(1'b0),
        .dfi_7_lp_sr_e_req(1'b0),
        .dfi_7_out_rst_n(NLW_inst_dfi_7_out_rst_n_UNCONNECTED),
        .dfi_7_phyupd_ack(NLW_inst_dfi_7_phyupd_ack_UNCONNECTED),
        .dfi_7_phyupd_req(1'b0),
        .dfi_7_rst_n(1'b0),
        .dfi_8_aw_aerr_n(NLW_inst_dfi_8_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_8_aw_ck_dis(1'b0),
        .dfi_8_aw_ck_p0({1'b0,1'b0}),
        .dfi_8_aw_ck_p1({1'b0,1'b0}),
        .dfi_8_aw_cke_p0({1'b0,1'b0}),
        .dfi_8_aw_cke_p1({1'b0,1'b0}),
        .dfi_8_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_aw_tx_indx_ld(1'b0),
        .dfi_8_clk(1'b0),
        .dfi_8_clk_init(NLW_inst_dfi_8_clk_init_UNCONNECTED),
        .dfi_8_ctrlupd_ack(1'b0),
        .dfi_8_ctrlupd_req(NLW_inst_dfi_8_ctrlupd_req_UNCONNECTED),
        .dfi_8_dbi_byte_disable(NLW_inst_dfi_8_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_8_dw_derr_n(NLW_inst_dfi_8_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_8_dw_rddata_dbi_p0(NLW_inst_dfi_8_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_8_dw_rddata_dbi_p1(NLW_inst_dfi_8_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_8_dw_rddata_dm_p0(NLW_inst_dfi_8_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_8_dw_rddata_dm_p1(NLW_inst_dfi_8_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_8_dw_rddata_p0(NLW_inst_dfi_8_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_8_dw_rddata_p1(NLW_inst_dfi_8_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_8_dw_rddata_par_p0(NLW_inst_dfi_8_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_8_dw_rddata_par_p1(NLW_inst_dfi_8_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_8_dw_rddata_valid(NLW_inst_dfi_8_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_8_dw_rx_indx_ld(1'b0),
        .dfi_8_dw_tx_indx_ld(1'b0),
        .dfi_8_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_8_init_complete(NLW_inst_dfi_8_init_complete_UNCONNECTED),
        .dfi_8_init_start(1'b0),
        .dfi_8_lp_pwr_e_req(1'b0),
        .dfi_8_lp_pwr_x_req(1'b0),
        .dfi_8_lp_sr_e_req(1'b0),
        .dfi_8_out_rst_n(NLW_inst_dfi_8_out_rst_n_UNCONNECTED),
        .dfi_8_phyupd_ack(NLW_inst_dfi_8_phyupd_ack_UNCONNECTED),
        .dfi_8_phyupd_req(1'b0),
        .dfi_8_rst_n(1'b0),
        .dfi_9_aw_aerr_n(NLW_inst_dfi_9_aw_aerr_n_UNCONNECTED[1:0]),
        .dfi_9_aw_ck_dis(1'b0),
        .dfi_9_aw_ck_p0({1'b0,1'b0}),
        .dfi_9_aw_ck_p1({1'b0,1'b0}),
        .dfi_9_aw_cke_p0({1'b0,1'b0}),
        .dfi_9_aw_cke_p1({1'b0,1'b0}),
        .dfi_9_aw_col_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_aw_col_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_aw_row_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_aw_row_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_aw_tx_indx_ld(1'b0),
        .dfi_9_clk(1'b0),
        .dfi_9_clk_init(NLW_inst_dfi_9_clk_init_UNCONNECTED),
        .dfi_9_ctrlupd_ack(1'b0),
        .dfi_9_ctrlupd_req(NLW_inst_dfi_9_ctrlupd_req_UNCONNECTED),
        .dfi_9_dbi_byte_disable(NLW_inst_dfi_9_dbi_byte_disable_UNCONNECTED[15:0]),
        .dfi_9_dw_derr_n(NLW_inst_dfi_9_dw_derr_n_UNCONNECTED[7:0]),
        .dfi_9_dw_rddata_dbi_p0(NLW_inst_dfi_9_dw_rddata_dbi_p0_UNCONNECTED[31:0]),
        .dfi_9_dw_rddata_dbi_p1(NLW_inst_dfi_9_dw_rddata_dbi_p1_UNCONNECTED[31:0]),
        .dfi_9_dw_rddata_dm_p0(NLW_inst_dfi_9_dw_rddata_dm_p0_UNCONNECTED[31:0]),
        .dfi_9_dw_rddata_dm_p1(NLW_inst_dfi_9_dw_rddata_dm_p1_UNCONNECTED[31:0]),
        .dfi_9_dw_rddata_p0(NLW_inst_dfi_9_dw_rddata_p0_UNCONNECTED[255:0]),
        .dfi_9_dw_rddata_p1(NLW_inst_dfi_9_dw_rddata_p1_UNCONNECTED[255:0]),
        .dfi_9_dw_rddata_par_p0(NLW_inst_dfi_9_dw_rddata_par_p0_UNCONNECTED[7:0]),
        .dfi_9_dw_rddata_par_p1(NLW_inst_dfi_9_dw_rddata_par_p1_UNCONNECTED[7:0]),
        .dfi_9_dw_rddata_valid(NLW_inst_dfi_9_dw_rddata_valid_UNCONNECTED[3:0]),
        .dfi_9_dw_rx_indx_ld(1'b0),
        .dfi_9_dw_tx_indx_ld(1'b0),
        .dfi_9_dw_wrdata_dbi_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_dbi_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_dq_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_dq_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_dqs_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_dqs_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_mask_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_mask_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_par_en_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_par_en_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_par_p0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_dw_wrdata_par_p1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dfi_9_init_complete(NLW_inst_dfi_9_init_complete_UNCONNECTED),
        .dfi_9_init_start(1'b0),
        .dfi_9_lp_pwr_e_req(1'b0),
        .dfi_9_lp_pwr_x_req(1'b0),
        .dfi_9_lp_sr_e_req(1'b0),
        .dfi_9_out_rst_n(NLW_inst_dfi_9_out_rst_n_UNCONNECTED),
        .dfi_9_phyupd_ack(NLW_inst_dfi_9_phyupd_ack_UNCONNECTED),
        .dfi_9_phyupd_req(1'b0),
        .dfi_9_rst_n(1'b0),
        .sl_iport0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sl_iport1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sl_oport0(NLW_inst_sl_oport0_UNCONNECTED[16:0]),
        .sl_oport1(NLW_inst_sl_oport1_UNCONNECTED[16:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_apb_arbiter
   (APB_0_PWDATA,
    \apb_mux_sel_r_reg[0]_0 ,
    \apb_mux_sel_r_reg[1]_0 ,
    APB_0_PADDR,
    penable_0,
    pwrite_0,
    psel_0,
    \apb_mux_sel_r_reg[1]_1 ,
    \apb_mux_sel_r_reg[0]_1 ,
    D,
    S,
    \apb_mux_sel_r_reg[1]_2 ,
    \main_fsm_curr_state_reg[2] ,
    \apb_mux_sel_r_reg[0]_2 ,
    \apb_mux_sel_r_reg[1]_3 ,
    APB_0_PSLVERR,
    APB_0_PREADY,
    temp_apb_paddr_0_s,
    Q,
    AXI_00_ARREADY,
    temp_apb_pwdata_0_s,
    AXI_00_ARREADY_0,
    AXI_00_ARREADY_1,
    intrnl_apb_penable_0_s,
    APB_0_PENABLE,
    temp_apb_penable_0_s,
    intrnl_apb_pwrite_0_s,
    APB_0_PWRITE,
    temp_apb_pwrite_0_s,
    APB_0_PSEL,
    intrnl_apb_psel_0_s,
    temp_apb_psel_0_s,
    pready_0,
    APB_0_PRDATA,
    apb_complete_0,
    temp_apb_req_0_s,
    apb_poll_complete_r0_carry,
    \gen_apb_data_r_reg[23] ,
    pslverr_0,
    APB_0_PCLK,
    \apb_mux_sel_r_reg[1]_4 );
  output [31:0]APB_0_PWDATA;
  output \apb_mux_sel_r_reg[0]_0 ;
  output \apb_mux_sel_r_reg[1]_0 ;
  output [21:0]APB_0_PADDR;
  output penable_0;
  output pwrite_0;
  output psel_0;
  output \apb_mux_sel_r_reg[1]_1 ;
  output \apb_mux_sel_r_reg[0]_1 ;
  output [6:0]D;
  output [6:0]S;
  output \apb_mux_sel_r_reg[1]_2 ;
  output \main_fsm_curr_state_reg[2] ;
  output \apb_mux_sel_r_reg[0]_2 ;
  output [31:0]\apb_mux_sel_r_reg[1]_3 ;
  output APB_0_PSLVERR;
  output APB_0_PREADY;
  input [1:0]temp_apb_paddr_0_s;
  input [31:0]Q;
  input [31:0]AXI_00_ARREADY;
  input [0:0]temp_apb_pwdata_0_s;
  input [21:0]AXI_00_ARREADY_0;
  input [21:0]AXI_00_ARREADY_1;
  input intrnl_apb_penable_0_s;
  input APB_0_PENABLE;
  input temp_apb_penable_0_s;
  input intrnl_apb_pwrite_0_s;
  input APB_0_PWRITE;
  input temp_apb_pwrite_0_s;
  input APB_0_PSEL;
  input intrnl_apb_psel_0_s;
  input temp_apb_psel_0_s;
  input pready_0;
  input [31:0]APB_0_PRDATA;
  input apb_complete_0;
  input temp_apb_req_0_s;
  input apb_poll_complete_r0_carry;
  input [0:0]\gen_apb_data_r_reg[23] ;
  input pslverr_0;
  input APB_0_PCLK;
  input \apb_mux_sel_r_reg[1]_4 ;

  wire [21:0]APB_0_PADDR;
  wire APB_0_PCLK;
  wire APB_0_PENABLE;
  wire [31:0]APB_0_PRDATA;
  wire APB_0_PREADY;
  wire APB_0_PSEL;
  wire APB_0_PSLVERR;
  wire [31:0]APB_0_PWDATA;
  wire APB_0_PWRITE;
  wire [31:0]AXI_00_ARREADY;
  wire [21:0]AXI_00_ARREADY_0;
  wire [21:0]AXI_00_ARREADY_1;
  wire [6:0]D;
  wire [31:0]Q;
  wire [6:0]S;
  wire apb_complete_0;
  wire [1:1]apb_mux_sel_r;
  wire \apb_mux_sel_r_reg[0]_0 ;
  wire \apb_mux_sel_r_reg[0]_1 ;
  wire \apb_mux_sel_r_reg[0]_2 ;
  wire \apb_mux_sel_r_reg[1]_0 ;
  wire \apb_mux_sel_r_reg[1]_1 ;
  wire \apb_mux_sel_r_reg[1]_2 ;
  wire [31:0]\apb_mux_sel_r_reg[1]_3 ;
  wire \apb_mux_sel_r_reg[1]_4 ;
  wire apb_poll_complete_r0_carry;
  wire [0:0]\gen_apb_data_r_reg[23] ;
  wire intrnl_apb_penable_0_s;
  wire intrnl_apb_psel_0_s;
  wire intrnl_apb_pwrite_0_s;
  wire \main_fsm_curr_state_reg[2] ;
  wire penable_0;
  wire pready_0;
  wire psel_0;
  wire pslverr_0;
  wire pwrite_0;
  wire [1:0]temp_apb_paddr_0_s;
  wire temp_apb_penable_0_s;
  wire temp_apb_psel_0_s;
  wire [0:0]temp_apb_pwdata_0_s;
  wire temp_apb_pwrite_0_s;
  wire temp_apb_req_0_s;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[0]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[0]),
        .O(\apb_mux_sel_r_reg[1]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[10]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[10]),
        .O(\apb_mux_sel_r_reg[1]_3 [10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[11]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[11]),
        .O(\apb_mux_sel_r_reg[1]_3 [11]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[12]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[12]),
        .O(\apb_mux_sel_r_reg[1]_3 [12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[13]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[13]),
        .O(\apb_mux_sel_r_reg[1]_3 [13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[14]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[14]),
        .O(\apb_mux_sel_r_reg[1]_3 [14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[15]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[15]),
        .O(\apb_mux_sel_r_reg[1]_3 [15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[16]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[16]),
        .O(\apb_mux_sel_r_reg[1]_3 [16]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[17]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[17]),
        .O(\apb_mux_sel_r_reg[1]_3 [17]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[18]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[18]),
        .O(\apb_mux_sel_r_reg[1]_3 [18]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[19]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[19]),
        .O(\apb_mux_sel_r_reg[1]_3 [19]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[1]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[1]),
        .O(\apb_mux_sel_r_reg[1]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[20]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[20]),
        .O(\apb_mux_sel_r_reg[1]_3 [20]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[21]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[21]),
        .O(\apb_mux_sel_r_reg[1]_3 [21]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[22]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[22]),
        .O(\apb_mux_sel_r_reg[1]_3 [22]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[23]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[23]),
        .O(\apb_mux_sel_r_reg[1]_3 [23]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[24]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[24]),
        .O(\apb_mux_sel_r_reg[1]_3 [24]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[25]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[25]),
        .O(\apb_mux_sel_r_reg[1]_3 [25]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[26]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[26]),
        .O(\apb_mux_sel_r_reg[1]_3 [26]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[27]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[27]),
        .O(\apb_mux_sel_r_reg[1]_3 [27]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[28]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[28]),
        .O(\apb_mux_sel_r_reg[1]_3 [28]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[29]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[29]),
        .O(\apb_mux_sel_r_reg[1]_3 [29]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[2]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[2]),
        .O(\apb_mux_sel_r_reg[1]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[30]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[30]),
        .O(\apb_mux_sel_r_reg[1]_3 [30]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[31]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[31]),
        .O(\apb_mux_sel_r_reg[1]_3 [31]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[3]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[3]),
        .O(\apb_mux_sel_r_reg[1]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[4]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[4]),
        .O(\apb_mux_sel_r_reg[1]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[5]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[5]),
        .O(\apb_mux_sel_r_reg[1]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[6]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[6]),
        .O(\apb_mux_sel_r_reg[1]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[7]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[7]),
        .O(\apb_mux_sel_r_reg[1]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[8]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[8]),
        .O(\apb_mux_sel_r_reg[1]_3 [8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_0_PRDATA[9]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_0_PRDATA[9]),
        .O(\apb_mux_sel_r_reg[1]_3 [9]));
  LUT3 #(
    .INIT(8'h40)) 
    APB_0_PREADY_INST_0
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(pready_0),
        .O(APB_0_PREADY));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h40)) 
    APB_0_PSLVERR_INST_0
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(pslverr_0),
        .O(APB_0_PSLVERR));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_1 
       (.I0(intrnl_apb_penable_0_s),
        .I1(APB_0_PENABLE),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(temp_apb_penable_0_s),
        .O(penable_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_115 
       (.I0(AXI_00_ARREADY[31]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[31]),
        .O(APB_0_PWDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_116 
       (.I0(AXI_00_ARREADY[30]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[30]),
        .O(APB_0_PWDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_117 
       (.I0(AXI_00_ARREADY[29]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[29]),
        .O(APB_0_PWDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_118 
       (.I0(AXI_00_ARREADY[28]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[28]),
        .O(APB_0_PWDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_119 
       (.I0(AXI_00_ARREADY[27]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[27]),
        .O(APB_0_PWDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_120 
       (.I0(AXI_00_ARREADY[26]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[26]),
        .O(APB_0_PWDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_121 
       (.I0(AXI_00_ARREADY[25]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[25]),
        .O(APB_0_PWDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_122 
       (.I0(AXI_00_ARREADY[24]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[24]),
        .O(APB_0_PWDATA[24]));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_123 
       (.I0(Q[23]),
        .I1(AXI_00_ARREADY[23]),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(temp_apb_pwdata_0_s),
        .O(APB_0_PWDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_124 
       (.I0(AXI_00_ARREADY[22]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[22]),
        .O(APB_0_PWDATA[22]));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_125 
       (.I0(temp_apb_paddr_0_s[1]),
        .I1(Q[21]),
        .I2(AXI_00_ARREADY[21]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_0_PWDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_126 
       (.I0(AXI_00_ARREADY[20]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[20]),
        .O(APB_0_PWDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_127 
       (.I0(AXI_00_ARREADY[19]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[19]),
        .O(APB_0_PWDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_128 
       (.I0(AXI_00_ARREADY[18]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[18]),
        .O(APB_0_PWDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_129 
       (.I0(AXI_00_ARREADY[17]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[17]),
        .O(APB_0_PWDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_130 
       (.I0(AXI_00_ARREADY[16]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[16]),
        .O(APB_0_PWDATA[16]));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_131 
       (.I0(temp_apb_paddr_0_s[1]),
        .I1(Q[15]),
        .I2(AXI_00_ARREADY[15]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_0_PWDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_132 
       (.I0(AXI_00_ARREADY[14]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[14]),
        .O(APB_0_PWDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_133 
       (.I0(AXI_00_ARREADY[13]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[13]),
        .O(APB_0_PWDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_134 
       (.I0(AXI_00_ARREADY[12]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[12]),
        .O(APB_0_PWDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_135 
       (.I0(AXI_00_ARREADY[11]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[11]),
        .O(APB_0_PWDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_136 
       (.I0(AXI_00_ARREADY[10]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[10]),
        .O(APB_0_PWDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_137 
       (.I0(AXI_00_ARREADY[9]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[9]),
        .O(APB_0_PWDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_138 
       (.I0(AXI_00_ARREADY[8]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[8]),
        .O(APB_0_PWDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_139 
       (.I0(AXI_00_ARREADY[7]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[7]),
        .O(APB_0_PWDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_140 
       (.I0(AXI_00_ARREADY[6]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[6]),
        .O(APB_0_PWDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_141 
       (.I0(AXI_00_ARREADY[5]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[5]),
        .O(APB_0_PWDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_142 
       (.I0(AXI_00_ARREADY[4]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[4]),
        .O(APB_0_PWDATA[4]));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_143 
       (.I0(temp_apb_paddr_0_s[1]),
        .I1(Q[3]),
        .I2(AXI_00_ARREADY[3]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_0_PWDATA[3]));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_144 
       (.I0(temp_apb_paddr_0_s[1]),
        .I1(Q[2]),
        .I2(AXI_00_ARREADY[2]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_0_PWDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_145 
       (.I0(temp_apb_paddr_0_s[1]),
        .I1(Q[1]),
        .I2(AXI_00_ARREADY[1]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_0_PWDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_146 
       (.I0(temp_apb_paddr_0_s[1]),
        .I1(Q[0]),
        .I2(AXI_00_ARREADY[0]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_0_PWDATA[0]));
  LUT5 #(
    .INIT(32'hF0AC00AC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_2 
       (.I0(APB_0_PSEL),
        .I1(intrnl_apb_psel_0_s),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(temp_apb_psel_0_s),
        .O(psel_0));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_3 
       (.I0(intrnl_apb_pwrite_0_s),
        .I1(APB_0_PWRITE),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(temp_apb_pwrite_0_s),
        .O(pwrite_0));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_71 
       (.I0(temp_apb_paddr_0_s[1]),
        .I1(AXI_00_ARREADY_1[21]),
        .I2(AXI_00_ARREADY_0[21]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_0_PADDR[21]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_72 
       (.I0(AXI_00_ARREADY_0[20]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[20]),
        .O(APB_0_PADDR[20]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_73 
       (.I0(AXI_00_ARREADY_0[19]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[19]),
        .O(APB_0_PADDR[19]));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_74 
       (.I0(temp_apb_paddr_0_s[1]),
        .I1(AXI_00_ARREADY_1[18]),
        .I2(AXI_00_ARREADY_0[18]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_0_PADDR[18]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_75 
       (.I0(AXI_00_ARREADY_0[17]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[17]),
        .O(APB_0_PADDR[17]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_76 
       (.I0(AXI_00_ARREADY_0[16]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[16]),
        .O(APB_0_PADDR[16]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_77 
       (.I0(AXI_00_ARREADY_0[15]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[15]),
        .O(APB_0_PADDR[15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_78 
       (.I0(AXI_00_ARREADY_0[14]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[14]),
        .O(APB_0_PADDR[14]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_79 
       (.I0(AXI_00_ARREADY_0[13]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[13]),
        .O(APB_0_PADDR[13]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_80 
       (.I0(AXI_00_ARREADY_0[12]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[12]),
        .O(APB_0_PADDR[12]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_81 
       (.I0(AXI_00_ARREADY_0[11]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[11]),
        .O(APB_0_PADDR[11]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_82 
       (.I0(AXI_00_ARREADY_0[10]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[10]),
        .O(APB_0_PADDR[10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_83 
       (.I0(AXI_00_ARREADY_0[9]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[9]),
        .O(APB_0_PADDR[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_84 
       (.I0(AXI_00_ARREADY_0[8]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[8]),
        .O(APB_0_PADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_85 
       (.I0(AXI_00_ARREADY_0[7]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[7]),
        .O(APB_0_PADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_86 
       (.I0(AXI_00_ARREADY_0[6]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[6]),
        .O(APB_0_PADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_87 
       (.I0(AXI_00_ARREADY_0[5]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[5]),
        .O(APB_0_PADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_88 
       (.I0(AXI_00_ARREADY_0[4]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[4]),
        .O(APB_0_PADDR[4]));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_89 
       (.I0(AXI_00_ARREADY_1[3]),
        .I1(AXI_00_ARREADY_0[3]),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(temp_apb_paddr_0_s[0]),
        .O(APB_0_PADDR[3]));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_90 
       (.I0(temp_apb_paddr_0_s[1]),
        .I1(AXI_00_ARREADY_1[2]),
        .I2(AXI_00_ARREADY_0[2]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_0_PADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_91 
       (.I0(AXI_00_ARREADY_0[1]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[1]),
        .O(APB_0_PADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_92 
       (.I0(AXI_00_ARREADY_0[0]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[0]),
        .O(APB_0_PADDR[0]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \apb_mux_sel_r[1]_i_1 
       (.I0(apb_complete_0),
        .I1(temp_apb_req_0_s),
        .I2(APB_0_PSEL),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(apb_mux_sel_r));
  FDCE \apb_mux_sel_r_reg[0] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_mux_sel_r_reg[1]_4 ),
        .D(apb_complete_0),
        .Q(\apb_mux_sel_r_reg[0]_0 ));
  FDCE \apb_mux_sel_r_reg[1] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_mux_sel_r_reg[1]_4 ),
        .D(apb_mux_sel_r),
        .Q(\apb_mux_sel_r_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h01FFFFFF)) 
    apb_poll_complete_r0_carry_i_2__0
       (.I0(APB_0_PRDATA[18]),
        .I1(APB_0_PRDATA[19]),
        .I2(APB_0_PRDATA[20]),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(\apb_mux_sel_r_reg[0]_0 ),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h1515151515159555)) 
    apb_poll_complete_r0_carry_i_3__0
       (.I0(apb_poll_complete_r0_carry),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(APB_0_PRDATA[15]),
        .I4(APB_0_PRDATA[16]),
        .I5(APB_0_PRDATA[17]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h01FFFFFF)) 
    apb_poll_complete_r0_carry_i_4__0
       (.I0(APB_0_PRDATA[12]),
        .I1(APB_0_PRDATA[13]),
        .I2(APB_0_PRDATA[14]),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(\apb_mux_sel_r_reg[0]_0 ),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h01FFFFFF)) 
    apb_poll_complete_r0_carry_i_5__0
       (.I0(APB_0_PRDATA[9]),
        .I1(APB_0_PRDATA[10]),
        .I2(APB_0_PRDATA[11]),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(\apb_mux_sel_r_reg[0]_0 ),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h01FFFFFF)) 
    apb_poll_complete_r0_carry_i_6__0
       (.I0(APB_0_PRDATA[6]),
        .I1(APB_0_PRDATA[7]),
        .I2(APB_0_PRDATA[8]),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(\apb_mux_sel_r_reg[0]_0 ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h1515151515159555)) 
    apb_poll_complete_r0_carry_i_7__0
       (.I0(apb_poll_complete_r0_carry),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(APB_0_PRDATA[3]),
        .I4(APB_0_PRDATA[4]),
        .I5(APB_0_PRDATA[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8000000001FFFFFF)) 
    apb_poll_complete_r0_carry_i_8__0
       (.I0(APB_0_PRDATA[2]),
        .I1(APB_0_PRDATA[1]),
        .I2(APB_0_PRDATA[0]),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(\apb_mux_sel_r_reg[0]_0 ),
        .I5(apb_poll_complete_r0_carry),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \curr_state[0]_i_4 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(pready_0),
        .O(\apb_mux_sel_r_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \curr_state[0]_i_5 
       (.I0(\apb_mux_sel_r_reg[0]_0 ),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .O(\apb_mux_sel_r_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_apb_data_r[23]_i_3 
       (.I0(\gen_apb_data_r_reg[23] ),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(\main_fsm_curr_state_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \main_fsm_curr_state[3]_i_2 
       (.I0(\apb_mux_sel_r_reg[0]_0 ),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .O(\apb_mux_sel_r_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[0]_i_1 
       (.I0(APB_0_PRDATA[24]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[1]_i_1 
       (.I0(APB_0_PRDATA[25]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[2]_i_1 
       (.I0(APB_0_PRDATA[26]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[3]_i_1 
       (.I0(APB_0_PRDATA[27]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[4]_i_1 
       (.I0(APB_0_PRDATA[28]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[5]_i_1 
       (.I0(APB_0_PRDATA[29]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[6]_i_2 
       (.I0(APB_0_PRDATA[30]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \temp_value_r[6]_i_3 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(pready_0),
        .O(\apb_mux_sel_r_reg[1]_2 ));
endmodule

(* ORIG_REF_NAME = "hbm_apb_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_apb_arbiter_0
   (APB_1_PWDATA,
    \apb_mux_sel_r_reg[0]_0 ,
    \apb_mux_sel_r_reg[1]_0 ,
    APB_1_PADDR,
    penable_1,
    pwrite_1,
    psel_1,
    \apb_mux_sel_r_reg[1]_1 ,
    \apb_mux_sel_r_reg[0]_1 ,
    D,
    S,
    \apb_mux_sel_r_reg[1]_2 ,
    \main_fsm_curr_state_reg[2] ,
    \apb_mux_sel_r_reg[0]_2 ,
    \apb_mux_sel_r_reg[1]_3 ,
    APB_1_PSLVERR,
    APB_1_PREADY,
    temp_apb_paddr_1_s,
    Q,
    AXI_00_ARREADY,
    temp_apb_pwdata_1_s,
    AXI_00_ARREADY_0,
    AXI_00_ARREADY_1,
    intrnl_apb_penable_1_s,
    APB_1_PENABLE,
    temp_apb_penable_1_s,
    intrnl_apb_pwrite_1_s,
    APB_1_PWRITE,
    temp_apb_pwrite_1_s,
    APB_1_PSEL,
    intrnl_apb_psel_1_s,
    temp_apb_psel_1_s,
    pready_1,
    APB_1_PRDATA,
    apb_complete_1,
    temp_apb_req_1_s,
    apb_poll_complete_r0_carry,
    \gen_apb_data_r_reg[23] ,
    pslverr_1,
    APB_1_PCLK,
    \apb_mux_sel_r_reg[1]_4 );
  output [31:0]APB_1_PWDATA;
  output \apb_mux_sel_r_reg[0]_0 ;
  output \apb_mux_sel_r_reg[1]_0 ;
  output [21:0]APB_1_PADDR;
  output penable_1;
  output pwrite_1;
  output psel_1;
  output \apb_mux_sel_r_reg[1]_1 ;
  output \apb_mux_sel_r_reg[0]_1 ;
  output [6:0]D;
  output [6:0]S;
  output \apb_mux_sel_r_reg[1]_2 ;
  output \main_fsm_curr_state_reg[2] ;
  output \apb_mux_sel_r_reg[0]_2 ;
  output [31:0]\apb_mux_sel_r_reg[1]_3 ;
  output APB_1_PSLVERR;
  output APB_1_PREADY;
  input [1:0]temp_apb_paddr_1_s;
  input [31:0]Q;
  input [31:0]AXI_00_ARREADY;
  input [0:0]temp_apb_pwdata_1_s;
  input [21:0]AXI_00_ARREADY_0;
  input [21:0]AXI_00_ARREADY_1;
  input intrnl_apb_penable_1_s;
  input APB_1_PENABLE;
  input temp_apb_penable_1_s;
  input intrnl_apb_pwrite_1_s;
  input APB_1_PWRITE;
  input temp_apb_pwrite_1_s;
  input APB_1_PSEL;
  input intrnl_apb_psel_1_s;
  input temp_apb_psel_1_s;
  input pready_1;
  input [31:0]APB_1_PRDATA;
  input apb_complete_1;
  input temp_apb_req_1_s;
  input apb_poll_complete_r0_carry;
  input [0:0]\gen_apb_data_r_reg[23] ;
  input pslverr_1;
  input APB_1_PCLK;
  input \apb_mux_sel_r_reg[1]_4 ;

  wire [21:0]APB_1_PADDR;
  wire APB_1_PCLK;
  wire APB_1_PENABLE;
  wire [31:0]APB_1_PRDATA;
  wire APB_1_PREADY;
  wire APB_1_PSEL;
  wire APB_1_PSLVERR;
  wire [31:0]APB_1_PWDATA;
  wire APB_1_PWRITE;
  wire [31:0]AXI_00_ARREADY;
  wire [21:0]AXI_00_ARREADY_0;
  wire [21:0]AXI_00_ARREADY_1;
  wire [6:0]D;
  wire [31:0]Q;
  wire [6:0]S;
  wire apb_complete_1;
  wire [1:1]apb_mux_sel_r;
  wire \apb_mux_sel_r_reg[0]_0 ;
  wire \apb_mux_sel_r_reg[0]_1 ;
  wire \apb_mux_sel_r_reg[0]_2 ;
  wire \apb_mux_sel_r_reg[1]_0 ;
  wire \apb_mux_sel_r_reg[1]_1 ;
  wire \apb_mux_sel_r_reg[1]_2 ;
  wire [31:0]\apb_mux_sel_r_reg[1]_3 ;
  wire \apb_mux_sel_r_reg[1]_4 ;
  wire apb_poll_complete_r0_carry;
  wire [0:0]\gen_apb_data_r_reg[23] ;
  wire intrnl_apb_penable_1_s;
  wire intrnl_apb_psel_1_s;
  wire intrnl_apb_pwrite_1_s;
  wire \main_fsm_curr_state_reg[2] ;
  wire penable_1;
  wire pready_1;
  wire psel_1;
  wire pslverr_1;
  wire pwrite_1;
  wire [1:0]temp_apb_paddr_1_s;
  wire temp_apb_penable_1_s;
  wire temp_apb_psel_1_s;
  wire [0:0]temp_apb_pwdata_1_s;
  wire temp_apb_pwrite_1_s;
  wire temp_apb_req_1_s;

  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[0]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[0]),
        .O(\apb_mux_sel_r_reg[1]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[10]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[10]),
        .O(\apb_mux_sel_r_reg[1]_3 [10]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[11]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[11]),
        .O(\apb_mux_sel_r_reg[1]_3 [11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[12]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[12]),
        .O(\apb_mux_sel_r_reg[1]_3 [12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[13]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[13]),
        .O(\apb_mux_sel_r_reg[1]_3 [13]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[14]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[14]),
        .O(\apb_mux_sel_r_reg[1]_3 [14]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[15]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[15]),
        .O(\apb_mux_sel_r_reg[1]_3 [15]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[16]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[16]),
        .O(\apb_mux_sel_r_reg[1]_3 [16]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[17]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[17]),
        .O(\apb_mux_sel_r_reg[1]_3 [17]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[18]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[18]),
        .O(\apb_mux_sel_r_reg[1]_3 [18]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[19]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[19]),
        .O(\apb_mux_sel_r_reg[1]_3 [19]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[1]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[1]),
        .O(\apb_mux_sel_r_reg[1]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[20]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[20]),
        .O(\apb_mux_sel_r_reg[1]_3 [20]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[21]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[21]),
        .O(\apb_mux_sel_r_reg[1]_3 [21]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[22]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[22]),
        .O(\apb_mux_sel_r_reg[1]_3 [22]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[23]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[23]),
        .O(\apb_mux_sel_r_reg[1]_3 [23]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[24]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[24]),
        .O(\apb_mux_sel_r_reg[1]_3 [24]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[25]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[25]),
        .O(\apb_mux_sel_r_reg[1]_3 [25]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[26]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[26]),
        .O(\apb_mux_sel_r_reg[1]_3 [26]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[27]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[27]),
        .O(\apb_mux_sel_r_reg[1]_3 [27]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[28]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[28]),
        .O(\apb_mux_sel_r_reg[1]_3 [28]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[29]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[29]),
        .O(\apb_mux_sel_r_reg[1]_3 [29]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[2]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[2]),
        .O(\apb_mux_sel_r_reg[1]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[30]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[30]),
        .O(\apb_mux_sel_r_reg[1]_3 [30]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[31]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[31]),
        .O(\apb_mux_sel_r_reg[1]_3 [31]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[3]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[3]),
        .O(\apb_mux_sel_r_reg[1]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[4]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[4]),
        .O(\apb_mux_sel_r_reg[1]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[5]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[5]),
        .O(\apb_mux_sel_r_reg[1]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[6]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[6]),
        .O(\apb_mux_sel_r_reg[1]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[7]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[7]),
        .O(\apb_mux_sel_r_reg[1]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[8]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[8]),
        .O(\apb_mux_sel_r_reg[1]_3 [8]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \APB_1_PRDATA[9]_INST_0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(APB_1_PRDATA[9]),
        .O(\apb_mux_sel_r_reg[1]_3 [9]));
  LUT3 #(
    .INIT(8'h40)) 
    APB_1_PREADY_INST_0
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(pready_1),
        .O(APB_1_PREADY));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h40)) 
    APB_1_PSLVERR_INST_0
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(pslverr_1),
        .O(APB_1_PSLVERR));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_100 
       (.I0(AXI_00_ARREADY_0[14]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[14]),
        .O(APB_1_PADDR[14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_101 
       (.I0(AXI_00_ARREADY_0[13]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[13]),
        .O(APB_1_PADDR[13]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_102 
       (.I0(AXI_00_ARREADY_0[12]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[12]),
        .O(APB_1_PADDR[12]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_103 
       (.I0(AXI_00_ARREADY_0[11]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[11]),
        .O(APB_1_PADDR[11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_104 
       (.I0(AXI_00_ARREADY_0[10]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[10]),
        .O(APB_1_PADDR[10]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_105 
       (.I0(AXI_00_ARREADY_0[9]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[9]),
        .O(APB_1_PADDR[9]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_106 
       (.I0(AXI_00_ARREADY_0[8]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[8]),
        .O(APB_1_PADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_107 
       (.I0(AXI_00_ARREADY_0[7]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[7]),
        .O(APB_1_PADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_108 
       (.I0(AXI_00_ARREADY_0[6]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[6]),
        .O(APB_1_PADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_109 
       (.I0(AXI_00_ARREADY_0[5]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[5]),
        .O(APB_1_PADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_110 
       (.I0(AXI_00_ARREADY_0[4]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[4]),
        .O(APB_1_PADDR[4]));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_111 
       (.I0(AXI_00_ARREADY_1[3]),
        .I1(AXI_00_ARREADY_0[3]),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(temp_apb_paddr_1_s[0]),
        .O(APB_1_PADDR[3]));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_112 
       (.I0(temp_apb_paddr_1_s[1]),
        .I1(AXI_00_ARREADY_1[2]),
        .I2(AXI_00_ARREADY_0[2]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_1_PADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_113 
       (.I0(AXI_00_ARREADY_0[1]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[1]),
        .O(APB_1_PADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_114 
       (.I0(AXI_00_ARREADY_0[0]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[0]),
        .O(APB_1_PADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_147 
       (.I0(AXI_00_ARREADY[31]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[31]),
        .O(APB_1_PWDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_148 
       (.I0(AXI_00_ARREADY[30]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[30]),
        .O(APB_1_PWDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_149 
       (.I0(AXI_00_ARREADY[29]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[29]),
        .O(APB_1_PWDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_150 
       (.I0(AXI_00_ARREADY[28]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[28]),
        .O(APB_1_PWDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_151 
       (.I0(AXI_00_ARREADY[27]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[27]),
        .O(APB_1_PWDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_152 
       (.I0(AXI_00_ARREADY[26]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[26]),
        .O(APB_1_PWDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_153 
       (.I0(AXI_00_ARREADY[25]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[25]),
        .O(APB_1_PWDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_154 
       (.I0(AXI_00_ARREADY[24]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[24]),
        .O(APB_1_PWDATA[24]));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_155 
       (.I0(Q[23]),
        .I1(AXI_00_ARREADY[23]),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(temp_apb_pwdata_1_s),
        .O(APB_1_PWDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_156 
       (.I0(AXI_00_ARREADY[22]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[22]),
        .O(APB_1_PWDATA[22]));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_157 
       (.I0(temp_apb_paddr_1_s[1]),
        .I1(Q[21]),
        .I2(AXI_00_ARREADY[21]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_1_PWDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_158 
       (.I0(AXI_00_ARREADY[20]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[20]),
        .O(APB_1_PWDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_159 
       (.I0(AXI_00_ARREADY[19]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[19]),
        .O(APB_1_PWDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_160 
       (.I0(AXI_00_ARREADY[18]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[18]),
        .O(APB_1_PWDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_161 
       (.I0(AXI_00_ARREADY[17]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[17]),
        .O(APB_1_PWDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_162 
       (.I0(AXI_00_ARREADY[16]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[16]),
        .O(APB_1_PWDATA[16]));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_163 
       (.I0(temp_apb_paddr_1_s[1]),
        .I1(Q[15]),
        .I2(AXI_00_ARREADY[15]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_1_PWDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_164 
       (.I0(AXI_00_ARREADY[14]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[14]),
        .O(APB_1_PWDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_165 
       (.I0(AXI_00_ARREADY[13]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[13]),
        .O(APB_1_PWDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_166 
       (.I0(AXI_00_ARREADY[12]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[12]),
        .O(APB_1_PWDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_167 
       (.I0(AXI_00_ARREADY[11]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[11]),
        .O(APB_1_PWDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_168 
       (.I0(AXI_00_ARREADY[10]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[10]),
        .O(APB_1_PWDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_169 
       (.I0(AXI_00_ARREADY[9]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[9]),
        .O(APB_1_PWDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_170 
       (.I0(AXI_00_ARREADY[8]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[8]),
        .O(APB_1_PWDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_171 
       (.I0(AXI_00_ARREADY[7]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[7]),
        .O(APB_1_PWDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_172 
       (.I0(AXI_00_ARREADY[6]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[6]),
        .O(APB_1_PWDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_173 
       (.I0(AXI_00_ARREADY[5]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[5]),
        .O(APB_1_PWDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_174 
       (.I0(AXI_00_ARREADY[4]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(Q[4]),
        .O(APB_1_PWDATA[4]));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_175 
       (.I0(temp_apb_paddr_1_s[1]),
        .I1(Q[3]),
        .I2(AXI_00_ARREADY[3]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_1_PWDATA[3]));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_176 
       (.I0(temp_apb_paddr_1_s[1]),
        .I1(Q[2]),
        .I2(AXI_00_ARREADY[2]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_1_PWDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_177 
       (.I0(temp_apb_paddr_1_s[1]),
        .I1(Q[1]),
        .I2(AXI_00_ARREADY[1]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_1_PWDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_178 
       (.I0(temp_apb_paddr_1_s[1]),
        .I1(Q[0]),
        .I2(AXI_00_ARREADY[0]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_1_PWDATA[0]));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_4 
       (.I0(intrnl_apb_penable_1_s),
        .I1(APB_1_PENABLE),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(temp_apb_penable_1_s),
        .O(penable_1));
  LUT5 #(
    .INIT(32'hF0AC00AC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_5 
       (.I0(APB_1_PSEL),
        .I1(intrnl_apb_psel_1_s),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(temp_apb_psel_1_s),
        .O(psel_1));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_6 
       (.I0(intrnl_apb_pwrite_1_s),
        .I1(APB_1_PWRITE),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(temp_apb_pwrite_1_s),
        .O(pwrite_1));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_93 
       (.I0(temp_apb_paddr_1_s[1]),
        .I1(AXI_00_ARREADY_1[21]),
        .I2(AXI_00_ARREADY_0[21]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_1_PADDR[21]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_94 
       (.I0(AXI_00_ARREADY_0[20]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[20]),
        .O(APB_1_PADDR[20]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_95 
       (.I0(AXI_00_ARREADY_0[19]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[19]),
        .O(APB_1_PADDR[19]));
  LUT5 #(
    .INIT(32'hAA00F0CC)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_96 
       (.I0(temp_apb_paddr_1_s[1]),
        .I1(AXI_00_ARREADY_1[18]),
        .I2(AXI_00_ARREADY_0[18]),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(APB_1_PADDR[18]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_97 
       (.I0(AXI_00_ARREADY_0[17]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[17]),
        .O(APB_1_PADDR[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_98 
       (.I0(AXI_00_ARREADY_0[16]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[16]),
        .O(APB_1_PADDR[16]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_99 
       (.I0(AXI_00_ARREADY_0[15]),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(AXI_00_ARREADY_1[15]),
        .O(APB_1_PADDR[15]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \apb_mux_sel_r[1]_i_1__0 
       (.I0(apb_complete_1),
        .I1(temp_apb_req_1_s),
        .I2(APB_1_PSEL),
        .I3(\apb_mux_sel_r_reg[0]_0 ),
        .I4(\apb_mux_sel_r_reg[1]_0 ),
        .O(apb_mux_sel_r));
  FDCE \apb_mux_sel_r_reg[0] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_mux_sel_r_reg[1]_4 ),
        .D(apb_complete_1),
        .Q(\apb_mux_sel_r_reg[0]_0 ));
  FDCE \apb_mux_sel_r_reg[1] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_mux_sel_r_reg[1]_4 ),
        .D(apb_mux_sel_r),
        .Q(\apb_mux_sel_r_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h01FFFFFF)) 
    apb_poll_complete_r0_carry_i_2__2
       (.I0(APB_1_PRDATA[18]),
        .I1(APB_1_PRDATA[19]),
        .I2(APB_1_PRDATA[20]),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(\apb_mux_sel_r_reg[0]_0 ),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h1515151515159555)) 
    apb_poll_complete_r0_carry_i_3__2
       (.I0(apb_poll_complete_r0_carry),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(APB_1_PRDATA[15]),
        .I4(APB_1_PRDATA[16]),
        .I5(APB_1_PRDATA[17]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h01FFFFFF)) 
    apb_poll_complete_r0_carry_i_4__2
       (.I0(APB_1_PRDATA[12]),
        .I1(APB_1_PRDATA[13]),
        .I2(APB_1_PRDATA[14]),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(\apb_mux_sel_r_reg[0]_0 ),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h01FFFFFF)) 
    apb_poll_complete_r0_carry_i_5__2
       (.I0(APB_1_PRDATA[9]),
        .I1(APB_1_PRDATA[10]),
        .I2(APB_1_PRDATA[11]),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(\apb_mux_sel_r_reg[0]_0 ),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h01FFFFFF)) 
    apb_poll_complete_r0_carry_i_6__2
       (.I0(APB_1_PRDATA[6]),
        .I1(APB_1_PRDATA[7]),
        .I2(APB_1_PRDATA[8]),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(\apb_mux_sel_r_reg[0]_0 ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h1515151515159555)) 
    apb_poll_complete_r0_carry_i_7__2
       (.I0(apb_poll_complete_r0_carry),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(\apb_mux_sel_r_reg[1]_0 ),
        .I3(APB_1_PRDATA[3]),
        .I4(APB_1_PRDATA[4]),
        .I5(APB_1_PRDATA[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h8000000001FFFFFF)) 
    apb_poll_complete_r0_carry_i_8__2
       (.I0(APB_1_PRDATA[2]),
        .I1(APB_1_PRDATA[1]),
        .I2(APB_1_PRDATA[0]),
        .I3(\apb_mux_sel_r_reg[1]_0 ),
        .I4(\apb_mux_sel_r_reg[0]_0 ),
        .I5(apb_poll_complete_r0_carry),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \curr_state[0]_i_4__0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(pready_1),
        .O(\apb_mux_sel_r_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \curr_state[0]_i_5__0 
       (.I0(\apb_mux_sel_r_reg[0]_0 ),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .O(\apb_mux_sel_r_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_apb_data_r[23]_i_3__0 
       (.I0(\gen_apb_data_r_reg[23] ),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(\main_fsm_curr_state_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \main_fsm_curr_state[3]_i_2__0 
       (.I0(\apb_mux_sel_r_reg[0]_0 ),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .O(\apb_mux_sel_r_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[0]_i_1__0 
       (.I0(APB_1_PRDATA[24]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[1]_i_1__0 
       (.I0(APB_1_PRDATA[25]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[2]_i_1__0 
       (.I0(APB_1_PRDATA[26]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[3]_i_1__0 
       (.I0(APB_1_PRDATA[27]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[4]_i_1__0 
       (.I0(APB_1_PRDATA[28]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[5]_i_1__0 
       (.I0(APB_1_PRDATA[29]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp_value_r[6]_i_2__0 
       (.I0(APB_1_PRDATA[30]),
        .I1(\apb_mux_sel_r_reg[1]_0 ),
        .I2(\apb_mux_sel_r_reg[0]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \temp_value_r[6]_i_3__0 
       (.I0(\apb_mux_sel_r_reg[1]_0 ),
        .I1(\apb_mux_sel_r_reg[0]_0 ),
        .I2(pready_1),
        .O(\apb_mux_sel_r_reg[1]_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_apb_mst
   (apb_back_press_0,
    APB_0_PRESET_N_0,
    apb_complete_0,
    intrnl_apb_psel_0_s,
    intrnl_apb_penable_0_s,
    intrnl_apb_pwrite_0_s,
    Q,
    polling_r_reg_0,
    D,
    \apb_paddr_r_reg[21]_0 ,
    \apb_pwdata_r_reg[31]_0 ,
    APB_0_PCLK,
    \curr_state_reg[2]_0 ,
    pready_0,
    \gen_apb_data_r_reg[31]_0 ,
    \apb_paddr_r_reg[21]_1 ,
    \TWO_STACK_HBM.gen_apb_wr_rd_0 ,
    init_seq_complete_r,
    gen_apb_tran_0,
    \curr_state_reg[0]_0 ,
    \curr_state_reg[0]_1 ,
    \curr_state_reg[2]_1 ,
    apb_pwrite_r_reg_0,
    douta,
    APB_0_PRDATA,
    \curr_state_reg[0]_2 ,
    gen_poll_r,
    gen_poll_0,
    APB_0_PRESET_N);
  output apb_back_press_0;
  output APB_0_PRESET_N_0;
  output apb_complete_0;
  output intrnl_apb_psel_0_s;
  output intrnl_apb_penable_0_s;
  output intrnl_apb_pwrite_0_s;
  output [2:0]Q;
  output polling_r_reg_0;
  output [31:0]D;
  output [21:0]\apb_paddr_r_reg[21]_0 ;
  output [31:0]\apb_pwdata_r_reg[31]_0 ;
  input APB_0_PCLK;
  input \curr_state_reg[2]_0 ;
  input pready_0;
  input [31:0]\gen_apb_data_r_reg[31]_0 ;
  input [21:0]\apb_paddr_r_reg[21]_1 ;
  input \TWO_STACK_HBM.gen_apb_wr_rd_0 ;
  input init_seq_complete_r;
  input gen_apb_tran_0;
  input \curr_state_reg[0]_0 ;
  input \curr_state_reg[0]_1 ;
  input \curr_state_reg[2]_1 ;
  input apb_pwrite_r_reg_0;
  input [31:0]douta;
  input [31:0]APB_0_PRDATA;
  input \curr_state_reg[0]_2 ;
  input gen_poll_r;
  input gen_poll_0;
  input APB_0_PRESET_N;

  wire APB_0_PCLK;
  wire [31:0]APB_0_PRDATA;
  wire APB_0_PRESET_N;
  wire APB_0_PRESET_N_0;
  wire [31:0]D;
  wire [2:0]Q;
  wire \TWO_STACK_HBM.gen_apb_wr_rd_0 ;
  wire [21:0]addr_store_0;
  wire \addr_store_0[0]_i_1_n_0 ;
  wire \addr_store_0[10]_i_1_n_0 ;
  wire \addr_store_0[11]_i_1_n_0 ;
  wire \addr_store_0[12]_i_1_n_0 ;
  wire \addr_store_0[13]_i_1_n_0 ;
  wire \addr_store_0[14]_i_1_n_0 ;
  wire \addr_store_0[15]_i_1_n_0 ;
  wire \addr_store_0[16]_i_1_n_0 ;
  wire \addr_store_0[17]_i_1_n_0 ;
  wire \addr_store_0[18]_i_1_n_0 ;
  wire \addr_store_0[19]_i_1_n_0 ;
  wire \addr_store_0[1]_i_1_n_0 ;
  wire \addr_store_0[20]_i_1_n_0 ;
  wire \addr_store_0[21]_i_1_n_0 ;
  wire \addr_store_0[21]_i_2_n_0 ;
  wire \addr_store_0[21]_i_3_n_0 ;
  wire \addr_store_0[21]_i_4_n_0 ;
  wire \addr_store_0[21]_i_5_n_0 ;
  wire \addr_store_0[2]_i_1_n_0 ;
  wire \addr_store_0[3]_i_1_n_0 ;
  wire \addr_store_0[4]_i_1_n_0 ;
  wire \addr_store_0[5]_i_1_n_0 ;
  wire \addr_store_0[6]_i_1_n_0 ;
  wire \addr_store_0[7]_i_1_n_0 ;
  wire \addr_store_0[8]_i_1_n_0 ;
  wire \addr_store_0[9]_i_1_n_0 ;
  wire [21:0]addr_store_1;
  wire \addr_store_1[0]_i_1_n_0 ;
  wire \addr_store_1[10]_i_1_n_0 ;
  wire \addr_store_1[11]_i_1_n_0 ;
  wire \addr_store_1[12]_i_1_n_0 ;
  wire \addr_store_1[13]_i_1_n_0 ;
  wire \addr_store_1[14]_i_1_n_0 ;
  wire \addr_store_1[15]_i_1_n_0 ;
  wire \addr_store_1[16]_i_1_n_0 ;
  wire \addr_store_1[17]_i_1_n_0 ;
  wire \addr_store_1[18]_i_1_n_0 ;
  wire \addr_store_1[19]_i_1_n_0 ;
  wire \addr_store_1[1]_i_1_n_0 ;
  wire \addr_store_1[20]_i_1_n_0 ;
  wire \addr_store_1[21]_i_1_n_0 ;
  wire \addr_store_1[21]_i_2_n_0 ;
  wire \addr_store_1[2]_i_1_n_0 ;
  wire \addr_store_1[3]_i_1_n_0 ;
  wire \addr_store_1[4]_i_1_n_0 ;
  wire \addr_store_1[5]_i_1_n_0 ;
  wire \addr_store_1[6]_i_1_n_0 ;
  wire \addr_store_1[7]_i_1_n_0 ;
  wire \addr_store_1[8]_i_1_n_0 ;
  wire \addr_store_1[9]_i_1_n_0 ;
  wire apb_back_press_0;
  wire apb_back_press_r_i_1_n_0;
  wire apb_back_press_r_i_2_n_0;
  wire apb_back_press_r_i_3_n_0;
  wire apb_back_press_r_i_4_n_0;
  wire apb_back_press_r_i_5_n_0;
  wire apb_complete_0;
  wire \apb_paddr_r[0]_i_1_n_0 ;
  wire \apb_paddr_r[10]_i_1_n_0 ;
  wire \apb_paddr_r[11]_i_1_n_0 ;
  wire \apb_paddr_r[12]_i_1_n_0 ;
  wire \apb_paddr_r[13]_i_1_n_0 ;
  wire \apb_paddr_r[14]_i_1_n_0 ;
  wire \apb_paddr_r[15]_i_1_n_0 ;
  wire \apb_paddr_r[16]_i_1_n_0 ;
  wire \apb_paddr_r[17]_i_1_n_0 ;
  wire \apb_paddr_r[18]_i_1_n_0 ;
  wire \apb_paddr_r[19]_i_1_n_0 ;
  wire \apb_paddr_r[1]_i_1_n_0 ;
  wire \apb_paddr_r[20]_i_1_n_0 ;
  wire \apb_paddr_r[21]_i_10_n_0 ;
  wire \apb_paddr_r[21]_i_11_n_0 ;
  wire \apb_paddr_r[21]_i_12_n_0 ;
  wire \apb_paddr_r[21]_i_13_n_0 ;
  wire \apb_paddr_r[21]_i_14_n_0 ;
  wire \apb_paddr_r[21]_i_1_n_0 ;
  wire \apb_paddr_r[21]_i_2_n_0 ;
  wire \apb_paddr_r[21]_i_3_n_0 ;
  wire \apb_paddr_r[21]_i_4_n_0 ;
  wire \apb_paddr_r[21]_i_5_n_0 ;
  wire \apb_paddr_r[21]_i_6_n_0 ;
  wire \apb_paddr_r[21]_i_7_n_0 ;
  wire \apb_paddr_r[21]_i_8_n_0 ;
  wire \apb_paddr_r[2]_i_1_n_0 ;
  wire \apb_paddr_r[3]_i_1_n_0 ;
  wire \apb_paddr_r[4]_i_1_n_0 ;
  wire \apb_paddr_r[5]_i_1_n_0 ;
  wire \apb_paddr_r[6]_i_1_n_0 ;
  wire \apb_paddr_r[7]_i_1_n_0 ;
  wire \apb_paddr_r[8]_i_1_n_0 ;
  wire \apb_paddr_r[9]_i_1_n_0 ;
  wire [21:0]\apb_paddr_r_reg[21]_0 ;
  wire [21:0]\apb_paddr_r_reg[21]_1 ;
  wire apb_penable_r;
  wire apb_poll_complete_r0;
  wire apb_poll_complete_r0_carry__0_i_1_n_0;
  wire apb_poll_complete_r0_carry__0_i_2_n_0;
  wire apb_poll_complete_r0_carry__0_i_3_n_0;
  wire apb_poll_complete_r0_carry__0_i_4_n_0;
  wire apb_poll_complete_r0_carry__0_i_5_n_0;
  wire apb_poll_complete_r0_carry__0_n_6;
  wire apb_poll_complete_r0_carry__0_n_7;
  wire apb_poll_complete_r0_carry_i_10_n_0;
  wire apb_poll_complete_r0_carry_i_11_n_0;
  wire apb_poll_complete_r0_carry_i_12_n_0;
  wire apb_poll_complete_r0_carry_i_13_n_0;
  wire apb_poll_complete_r0_carry_i_14_n_0;
  wire apb_poll_complete_r0_carry_i_15_n_0;
  wire apb_poll_complete_r0_carry_i_16_n_0;
  wire apb_poll_complete_r0_carry_i_1_n_0;
  wire apb_poll_complete_r0_carry_i_2_n_0;
  wire apb_poll_complete_r0_carry_i_3_n_0;
  wire apb_poll_complete_r0_carry_i_4_n_0;
  wire apb_poll_complete_r0_carry_i_5_n_0;
  wire apb_poll_complete_r0_carry_i_6_n_0;
  wire apb_poll_complete_r0_carry_i_7_n_0;
  wire apb_poll_complete_r0_carry_i_8_n_0;
  wire apb_poll_complete_r0_carry_i_9_n_0;
  wire apb_poll_complete_r0_carry_n_0;
  wire apb_poll_complete_r0_carry_n_1;
  wire apb_poll_complete_r0_carry_n_2;
  wire apb_poll_complete_r0_carry_n_3;
  wire apb_poll_complete_r0_carry_n_4;
  wire apb_poll_complete_r0_carry_n_5;
  wire apb_poll_complete_r0_carry_n_6;
  wire apb_poll_complete_r0_carry_n_7;
  wire apb_psel_r;
  wire apb_psel_r_i_2_n_0;
  wire apb_psel_r_i_3_n_0;
  wire \apb_pwdata_r[0]_i_1_n_0 ;
  wire \apb_pwdata_r[10]_i_1_n_0 ;
  wire \apb_pwdata_r[11]_i_1_n_0 ;
  wire \apb_pwdata_r[12]_i_1_n_0 ;
  wire \apb_pwdata_r[13]_i_1_n_0 ;
  wire \apb_pwdata_r[14]_i_1_n_0 ;
  wire \apb_pwdata_r[15]_i_1_n_0 ;
  wire \apb_pwdata_r[16]_i_1_n_0 ;
  wire \apb_pwdata_r[17]_i_1_n_0 ;
  wire \apb_pwdata_r[18]_i_1_n_0 ;
  wire \apb_pwdata_r[19]_i_1_n_0 ;
  wire \apb_pwdata_r[1]_i_1_n_0 ;
  wire \apb_pwdata_r[20]_i_1_n_0 ;
  wire \apb_pwdata_r[21]_i_1_n_0 ;
  wire \apb_pwdata_r[22]_i_1_n_0 ;
  wire \apb_pwdata_r[23]_i_1_n_0 ;
  wire \apb_pwdata_r[24]_i_1_n_0 ;
  wire \apb_pwdata_r[25]_i_1_n_0 ;
  wire \apb_pwdata_r[26]_i_1_n_0 ;
  wire \apb_pwdata_r[27]_i_1_n_0 ;
  wire \apb_pwdata_r[28]_i_1_n_0 ;
  wire \apb_pwdata_r[29]_i_1_n_0 ;
  wire \apb_pwdata_r[2]_i_1_n_0 ;
  wire \apb_pwdata_r[30]_i_1_n_0 ;
  wire \apb_pwdata_r[31]_i_1_n_0 ;
  wire \apb_pwdata_r[3]_i_1_n_0 ;
  wire \apb_pwdata_r[4]_i_1_n_0 ;
  wire \apb_pwdata_r[5]_i_1_n_0 ;
  wire \apb_pwdata_r[6]_i_1_n_0 ;
  wire \apb_pwdata_r[7]_i_1_n_0 ;
  wire \apb_pwdata_r[8]_i_1_n_0 ;
  wire \apb_pwdata_r[9]_i_1_n_0 ;
  wire [31:0]\apb_pwdata_r_reg[31]_0 ;
  wire apb_pwrite_r_i_1_n_0;
  wire apb_pwrite_r_reg_0;
  wire apb_switch_s;
  wire \curr_state[0]_i_2_n_0 ;
  wire \curr_state[0]_i_3_n_0 ;
  wire \curr_state[1]_i_2_n_0 ;
  wire \curr_state[1]_i_3_n_0 ;
  wire \curr_state_reg[0]_0 ;
  wire \curr_state_reg[0]_1 ;
  wire \curr_state_reg[0]_2 ;
  wire \curr_state_reg[2]_0 ;
  wire \curr_state_reg[2]_1 ;
  wire [1:0]data_cnt_r;
  wire \data_cnt_r[0]_i_1_n_0 ;
  wire \data_cnt_r[1]_i_1_n_0 ;
  wire \data_cnt_r[1]_i_2_n_0 ;
  wire \data_cnt_r[1]_i_3_n_0 ;
  wire \data_cnt_r[1]_i_4_n_0 ;
  wire \data_cnt_r[1]_i_5_n_0 ;
  wire \data_store_0[0]_i_1_n_0 ;
  wire \data_store_0[10]_i_1_n_0 ;
  wire \data_store_0[11]_i_1_n_0 ;
  wire \data_store_0[12]_i_1_n_0 ;
  wire \data_store_0[13]_i_1_n_0 ;
  wire \data_store_0[14]_i_1_n_0 ;
  wire \data_store_0[15]_i_1_n_0 ;
  wire \data_store_0[16]_i_1_n_0 ;
  wire \data_store_0[17]_i_1_n_0 ;
  wire \data_store_0[18]_i_1_n_0 ;
  wire \data_store_0[19]_i_1_n_0 ;
  wire \data_store_0[1]_i_1_n_0 ;
  wire \data_store_0[20]_i_1_n_0 ;
  wire \data_store_0[21]_i_1_n_0 ;
  wire \data_store_0[22]_i_1_n_0 ;
  wire \data_store_0[23]_i_1_n_0 ;
  wire \data_store_0[24]_i_1_n_0 ;
  wire \data_store_0[25]_i_1_n_0 ;
  wire \data_store_0[26]_i_1_n_0 ;
  wire \data_store_0[27]_i_1_n_0 ;
  wire \data_store_0[28]_i_1_n_0 ;
  wire \data_store_0[29]_i_1_n_0 ;
  wire \data_store_0[2]_i_1_n_0 ;
  wire \data_store_0[30]_i_1_n_0 ;
  wire \data_store_0[31]_i_1_n_0 ;
  wire \data_store_0[3]_i_1_n_0 ;
  wire \data_store_0[4]_i_1_n_0 ;
  wire \data_store_0[5]_i_1_n_0 ;
  wire \data_store_0[6]_i_1_n_0 ;
  wire \data_store_0[7]_i_1_n_0 ;
  wire \data_store_0[8]_i_1_n_0 ;
  wire \data_store_0[9]_i_1_n_0 ;
  wire \data_store_0_reg_n_0_[0] ;
  wire \data_store_0_reg_n_0_[10] ;
  wire \data_store_0_reg_n_0_[11] ;
  wire \data_store_0_reg_n_0_[12] ;
  wire \data_store_0_reg_n_0_[13] ;
  wire \data_store_0_reg_n_0_[14] ;
  wire \data_store_0_reg_n_0_[15] ;
  wire \data_store_0_reg_n_0_[16] ;
  wire \data_store_0_reg_n_0_[17] ;
  wire \data_store_0_reg_n_0_[18] ;
  wire \data_store_0_reg_n_0_[19] ;
  wire \data_store_0_reg_n_0_[1] ;
  wire \data_store_0_reg_n_0_[20] ;
  wire \data_store_0_reg_n_0_[21] ;
  wire \data_store_0_reg_n_0_[22] ;
  wire \data_store_0_reg_n_0_[23] ;
  wire \data_store_0_reg_n_0_[24] ;
  wire \data_store_0_reg_n_0_[25] ;
  wire \data_store_0_reg_n_0_[26] ;
  wire \data_store_0_reg_n_0_[27] ;
  wire \data_store_0_reg_n_0_[28] ;
  wire \data_store_0_reg_n_0_[29] ;
  wire \data_store_0_reg_n_0_[2] ;
  wire \data_store_0_reg_n_0_[30] ;
  wire \data_store_0_reg_n_0_[31] ;
  wire \data_store_0_reg_n_0_[3] ;
  wire \data_store_0_reg_n_0_[4] ;
  wire \data_store_0_reg_n_0_[5] ;
  wire \data_store_0_reg_n_0_[6] ;
  wire \data_store_0_reg_n_0_[7] ;
  wire \data_store_0_reg_n_0_[8] ;
  wire \data_store_0_reg_n_0_[9] ;
  wire \data_store_1[0]_i_1_n_0 ;
  wire \data_store_1[10]_i_1_n_0 ;
  wire \data_store_1[11]_i_1_n_0 ;
  wire \data_store_1[12]_i_1_n_0 ;
  wire \data_store_1[13]_i_1_n_0 ;
  wire \data_store_1[14]_i_1_n_0 ;
  wire \data_store_1[15]_i_1_n_0 ;
  wire \data_store_1[16]_i_1_n_0 ;
  wire \data_store_1[17]_i_1_n_0 ;
  wire \data_store_1[18]_i_1_n_0 ;
  wire \data_store_1[19]_i_1_n_0 ;
  wire \data_store_1[1]_i_1_n_0 ;
  wire \data_store_1[20]_i_1_n_0 ;
  wire \data_store_1[21]_i_1_n_0 ;
  wire \data_store_1[22]_i_1_n_0 ;
  wire \data_store_1[23]_i_1_n_0 ;
  wire \data_store_1[24]_i_1_n_0 ;
  wire \data_store_1[25]_i_1_n_0 ;
  wire \data_store_1[26]_i_1_n_0 ;
  wire \data_store_1[27]_i_1_n_0 ;
  wire \data_store_1[28]_i_1_n_0 ;
  wire \data_store_1[29]_i_1_n_0 ;
  wire \data_store_1[2]_i_1_n_0 ;
  wire \data_store_1[30]_i_1_n_0 ;
  wire \data_store_1[31]_i_1_n_0 ;
  wire \data_store_1[3]_i_1_n_0 ;
  wire \data_store_1[4]_i_1_n_0 ;
  wire \data_store_1[5]_i_1_n_0 ;
  wire \data_store_1[6]_i_1_n_0 ;
  wire \data_store_1[7]_i_1_n_0 ;
  wire \data_store_1[8]_i_1_n_0 ;
  wire \data_store_1[9]_i_1_n_0 ;
  wire \data_store_1_reg_n_0_[0] ;
  wire \data_store_1_reg_n_0_[10] ;
  wire \data_store_1_reg_n_0_[11] ;
  wire \data_store_1_reg_n_0_[12] ;
  wire \data_store_1_reg_n_0_[13] ;
  wire \data_store_1_reg_n_0_[14] ;
  wire \data_store_1_reg_n_0_[15] ;
  wire \data_store_1_reg_n_0_[16] ;
  wire \data_store_1_reg_n_0_[17] ;
  wire \data_store_1_reg_n_0_[18] ;
  wire \data_store_1_reg_n_0_[19] ;
  wire \data_store_1_reg_n_0_[1] ;
  wire \data_store_1_reg_n_0_[20] ;
  wire \data_store_1_reg_n_0_[21] ;
  wire \data_store_1_reg_n_0_[22] ;
  wire \data_store_1_reg_n_0_[23] ;
  wire \data_store_1_reg_n_0_[24] ;
  wire \data_store_1_reg_n_0_[25] ;
  wire \data_store_1_reg_n_0_[26] ;
  wire \data_store_1_reg_n_0_[27] ;
  wire \data_store_1_reg_n_0_[28] ;
  wire \data_store_1_reg_n_0_[29] ;
  wire \data_store_1_reg_n_0_[2] ;
  wire \data_store_1_reg_n_0_[30] ;
  wire \data_store_1_reg_n_0_[31] ;
  wire \data_store_1_reg_n_0_[3] ;
  wire \data_store_1_reg_n_0_[4] ;
  wire \data_store_1_reg_n_0_[5] ;
  wire \data_store_1_reg_n_0_[6] ;
  wire \data_store_1_reg_n_0_[7] ;
  wire \data_store_1_reg_n_0_[8] ;
  wire \data_store_1_reg_n_0_[9] ;
  wire [31:0]douta;
  wire [31:0]\gen_apb_data_r_reg[31]_0 ;
  wire \gen_apb_data_r_reg_n_0_[0] ;
  wire \gen_apb_data_r_reg_n_0_[10] ;
  wire \gen_apb_data_r_reg_n_0_[11] ;
  wire \gen_apb_data_r_reg_n_0_[12] ;
  wire \gen_apb_data_r_reg_n_0_[13] ;
  wire \gen_apb_data_r_reg_n_0_[14] ;
  wire \gen_apb_data_r_reg_n_0_[15] ;
  wire \gen_apb_data_r_reg_n_0_[16] ;
  wire \gen_apb_data_r_reg_n_0_[17] ;
  wire \gen_apb_data_r_reg_n_0_[18] ;
  wire \gen_apb_data_r_reg_n_0_[19] ;
  wire \gen_apb_data_r_reg_n_0_[1] ;
  wire \gen_apb_data_r_reg_n_0_[20] ;
  wire \gen_apb_data_r_reg_n_0_[21] ;
  wire \gen_apb_data_r_reg_n_0_[22] ;
  wire \gen_apb_data_r_reg_n_0_[23] ;
  wire \gen_apb_data_r_reg_n_0_[24] ;
  wire \gen_apb_data_r_reg_n_0_[25] ;
  wire \gen_apb_data_r_reg_n_0_[26] ;
  wire \gen_apb_data_r_reg_n_0_[27] ;
  wire \gen_apb_data_r_reg_n_0_[28] ;
  wire \gen_apb_data_r_reg_n_0_[29] ;
  wire \gen_apb_data_r_reg_n_0_[2] ;
  wire \gen_apb_data_r_reg_n_0_[3] ;
  wire \gen_apb_data_r_reg_n_0_[4] ;
  wire \gen_apb_data_r_reg_n_0_[5] ;
  wire \gen_apb_data_r_reg_n_0_[6] ;
  wire \gen_apb_data_r_reg_n_0_[7] ;
  wire \gen_apb_data_r_reg_n_0_[8] ;
  wire \gen_apb_data_r_reg_n_0_[9] ;
  wire gen_apb_tran_0;
  wire gen_apb_wr_rd_r_i_1__1_n_0;
  wire gen_apb_wr_rd_r_reg_n_0;
  wire gen_poll_0;
  wire gen_poll_r;
  wire gen_poll_r_i_1__1_n_0;
  wire gen_poll_r_reg_n_0;
  wire init_seq_complete_r;
  wire intrnl_apb_penable_0_s;
  wire intrnl_apb_psel_0_s;
  wire intrnl_apb_pwrite_0_s;
  wire [2:0]nxt_state__0;
  wire [1:0]p_0_in__0;
  wire polling_r;
  wire polling_r_i_1_n_0;
  wire polling_r_i_2_n_0;
  wire polling_r_i_3_n_0;
  wire polling_r_i_4_n_0;
  wire polling_r_reg_0;
  wire pready_0;
  wire reading_r;
  wire reading_r_i_1_n_0;
  wire reading_r_i_2_n_0;
  wire reading_r_i_3_n_0;
  wire reading_r_i_4_n_0;
  wire wr_rd_store_0_i_1_n_0;
  wire wr_rd_store_0_reg_n_0;
  wire wr_rd_store_1;
  wire wr_rd_store_1_reg_n_0;
  wire [7:0]NLW_apb_poll_complete_r0_carry_O_UNCONNECTED;
  wire [7:3]NLW_apb_poll_complete_r0_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_apb_poll_complete_r0_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[0]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [0]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[0]),
        .O(\addr_store_0[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[10]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [10]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[10]),
        .O(\addr_store_0[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[11]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [11]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[11]),
        .O(\addr_store_0[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[12]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [12]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[12]),
        .O(\addr_store_0[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[13]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [13]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[13]),
        .O(\addr_store_0[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[14]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [14]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[14]),
        .O(\addr_store_0[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[15]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [15]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[15]),
        .O(\addr_store_0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[16]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [16]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[16]),
        .O(\addr_store_0[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[17]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [17]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[17]),
        .O(\addr_store_0[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[18]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [18]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[18]),
        .O(\addr_store_0[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[19]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [19]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[19]),
        .O(\addr_store_0[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[1]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [1]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[1]),
        .O(\addr_store_0[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[20]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [20]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[20]),
        .O(\addr_store_0[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h33313F30)) 
    \addr_store_0[21]_i_1 
       (.I0(polling_r),
        .I1(\addr_store_0[21]_i_3_n_0 ),
        .I2(data_cnt_r[1]),
        .I3(gen_apb_tran_0),
        .I4(data_cnt_r[0]),
        .O(\addr_store_0[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[21]_i_2 
       (.I0(\apb_paddr_r_reg[21]_1 [21]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[21]),
        .O(\addr_store_0[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr_store_0[21]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\addr_store_0[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF3331)) 
    \addr_store_0[21]_i_4 
       (.I0(data_cnt_r[0]),
        .I1(data_cnt_r[1]),
        .I2(gen_apb_tran_0),
        .I3(polling_r),
        .I4(\addr_store_0[21]_i_3_n_0 ),
        .O(\addr_store_0[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \addr_store_0[21]_i_5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(data_cnt_r[1]),
        .O(\addr_store_0[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[2]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [2]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[2]),
        .O(\addr_store_0[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[3]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [3]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[3]),
        .O(\addr_store_0[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[4]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [4]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[4]),
        .O(\addr_store_0[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[5]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [5]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[5]),
        .O(\addr_store_0[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[6]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [6]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[6]),
        .O(\addr_store_0[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[7]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [7]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[7]),
        .O(\addr_store_0[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[8]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [8]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[8]),
        .O(\addr_store_0[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[9]_i_1 
       (.I0(\apb_paddr_r_reg[21]_1 [9]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(addr_store_1[9]),
        .O(\addr_store_0[9]_i_1_n_0 ));
  FDCE \addr_store_0_reg[0] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[0]_i_1_n_0 ),
        .Q(addr_store_0[0]));
  FDCE \addr_store_0_reg[10] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[10]_i_1_n_0 ),
        .Q(addr_store_0[10]));
  FDCE \addr_store_0_reg[11] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[11]_i_1_n_0 ),
        .Q(addr_store_0[11]));
  FDCE \addr_store_0_reg[12] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[12]_i_1_n_0 ),
        .Q(addr_store_0[12]));
  FDCE \addr_store_0_reg[13] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[13]_i_1_n_0 ),
        .Q(addr_store_0[13]));
  FDCE \addr_store_0_reg[14] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[14]_i_1_n_0 ),
        .Q(addr_store_0[14]));
  FDCE \addr_store_0_reg[15] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[15]_i_1_n_0 ),
        .Q(addr_store_0[15]));
  FDCE \addr_store_0_reg[16] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[16]_i_1_n_0 ),
        .Q(addr_store_0[16]));
  FDCE \addr_store_0_reg[17] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[17]_i_1_n_0 ),
        .Q(addr_store_0[17]));
  FDCE \addr_store_0_reg[18] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[18]_i_1_n_0 ),
        .Q(addr_store_0[18]));
  FDCE \addr_store_0_reg[19] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[19]_i_1_n_0 ),
        .Q(addr_store_0[19]));
  FDCE \addr_store_0_reg[1] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[1]_i_1_n_0 ),
        .Q(addr_store_0[1]));
  FDCE \addr_store_0_reg[20] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[20]_i_1_n_0 ),
        .Q(addr_store_0[20]));
  FDCE \addr_store_0_reg[21] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[21]_i_2_n_0 ),
        .Q(addr_store_0[21]));
  FDCE \addr_store_0_reg[2] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[2]_i_1_n_0 ),
        .Q(addr_store_0[2]));
  FDCE \addr_store_0_reg[3] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[3]_i_1_n_0 ),
        .Q(addr_store_0[3]));
  FDCE \addr_store_0_reg[4] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[4]_i_1_n_0 ),
        .Q(addr_store_0[4]));
  FDCE \addr_store_0_reg[5] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[5]_i_1_n_0 ),
        .Q(addr_store_0[5]));
  FDCE \addr_store_0_reg[6] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[6]_i_1_n_0 ),
        .Q(addr_store_0[6]));
  FDCE \addr_store_0_reg[7] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[7]_i_1_n_0 ),
        .Q(addr_store_0[7]));
  FDCE \addr_store_0_reg[8] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[8]_i_1_n_0 ),
        .Q(addr_store_0[8]));
  FDCE \addr_store_0_reg[9] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_0[9]_i_1_n_0 ),
        .Q(addr_store_0[9]));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[0]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [0]),
        .O(\addr_store_1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[10]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [10]),
        .O(\addr_store_1[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[11]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [11]),
        .O(\addr_store_1[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[12]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [12]),
        .O(\addr_store_1[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[13]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [13]),
        .O(\addr_store_1[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[14]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [14]),
        .O(\addr_store_1[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[15]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [15]),
        .O(\addr_store_1[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[16]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [16]),
        .O(\addr_store_1[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[17]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [17]),
        .O(\addr_store_1[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[18]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [18]),
        .O(\addr_store_1[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[19]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [19]),
        .O(\addr_store_1[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[1]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [1]),
        .O(\addr_store_1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[20]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [20]),
        .O(\addr_store_1[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808F008)) 
    \addr_store_1[21]_i_1 
       (.I0(data_cnt_r[0]),
        .I1(gen_apb_tran_0),
        .I2(data_cnt_r[1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\addr_store_1[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[21]_i_2 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [21]),
        .O(\addr_store_1[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[2]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [2]),
        .O(\addr_store_1[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[3]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [3]),
        .O(\addr_store_1[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[4]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [4]),
        .O(\addr_store_1[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[5]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [5]),
        .O(\addr_store_1[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[6]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [6]),
        .O(\addr_store_1[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[7]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [7]),
        .O(\addr_store_1[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[8]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [8]),
        .O(\addr_store_1[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[9]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [9]),
        .O(\addr_store_1[9]_i_1_n_0 ));
  FDCE \addr_store_1_reg[0] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[0]_i_1_n_0 ),
        .Q(addr_store_1[0]));
  FDCE \addr_store_1_reg[10] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[10]_i_1_n_0 ),
        .Q(addr_store_1[10]));
  FDCE \addr_store_1_reg[11] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[11]_i_1_n_0 ),
        .Q(addr_store_1[11]));
  FDCE \addr_store_1_reg[12] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[12]_i_1_n_0 ),
        .Q(addr_store_1[12]));
  FDCE \addr_store_1_reg[13] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[13]_i_1_n_0 ),
        .Q(addr_store_1[13]));
  FDCE \addr_store_1_reg[14] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[14]_i_1_n_0 ),
        .Q(addr_store_1[14]));
  FDCE \addr_store_1_reg[15] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[15]_i_1_n_0 ),
        .Q(addr_store_1[15]));
  FDCE \addr_store_1_reg[16] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[16]_i_1_n_0 ),
        .Q(addr_store_1[16]));
  FDCE \addr_store_1_reg[17] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[17]_i_1_n_0 ),
        .Q(addr_store_1[17]));
  FDCE \addr_store_1_reg[18] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[18]_i_1_n_0 ),
        .Q(addr_store_1[18]));
  FDCE \addr_store_1_reg[19] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[19]_i_1_n_0 ),
        .Q(addr_store_1[19]));
  FDCE \addr_store_1_reg[1] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[1]_i_1_n_0 ),
        .Q(addr_store_1[1]));
  FDCE \addr_store_1_reg[20] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[20]_i_1_n_0 ),
        .Q(addr_store_1[20]));
  FDCE \addr_store_1_reg[21] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[21]_i_2_n_0 ),
        .Q(addr_store_1[21]));
  FDCE \addr_store_1_reg[2] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[2]_i_1_n_0 ),
        .Q(addr_store_1[2]));
  FDCE \addr_store_1_reg[3] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[3]_i_1_n_0 ),
        .Q(addr_store_1[3]));
  FDCE \addr_store_1_reg[4] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[4]_i_1_n_0 ),
        .Q(addr_store_1[4]));
  FDCE \addr_store_1_reg[5] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[5]_i_1_n_0 ),
        .Q(addr_store_1[5]));
  FDCE \addr_store_1_reg[6] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[6]_i_1_n_0 ),
        .Q(addr_store_1[6]));
  FDCE \addr_store_1_reg[7] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[7]_i_1_n_0 ),
        .Q(addr_store_1[7]));
  FDCE \addr_store_1_reg[8] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[8]_i_1_n_0 ),
        .Q(addr_store_1[8]));
  FDCE \addr_store_1_reg[9] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\addr_store_1[9]_i_1_n_0 ),
        .Q(addr_store_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[0]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[10]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[11]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[12]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[13]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[14]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[15]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[16]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[17]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[18]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[19]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[1]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[20]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[21]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[2]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[3]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[4]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[5]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[6]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[7]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[8]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[9]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEAEA)) 
    apb_back_press_r_i_1
       (.I0(apb_back_press_r_i_2_n_0),
        .I1(polling_r_reg_0),
        .I2(gen_poll_r_reg_n_0),
        .I3(apb_back_press_r_i_3_n_0),
        .I4(apb_back_press_r_i_4_n_0),
        .I5(gen_apb_tran_0),
        .O(apb_back_press_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hD5D5D5D5FFD5D5D5)) 
    apb_back_press_r_i_2
       (.I0(\addr_store_0[21]_i_3_n_0 ),
        .I1(apb_back_press_r_i_5_n_0),
        .I2(gen_apb_tran_0),
        .I3(apb_psel_r_i_3_n_0),
        .I4(polling_r),
        .I5(apb_poll_complete_r0),
        .O(apb_back_press_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    apb_back_press_r_i_3
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(apb_back_press_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hE)) 
    apb_back_press_r_i_4
       (.I0(data_cnt_r[0]),
        .I1(data_cnt_r[1]),
        .O(apb_back_press_r_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h10)) 
    apb_back_press_r_i_5
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(apb_back_press_r_i_5_n_0));
  FDCE apb_back_press_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(APB_0_PRESET_N_0),
        .D(apb_back_press_r_i_1_n_0),
        .Q(apb_back_press_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[22]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[23]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[26]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[27]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[28]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[29]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[30]_i_1 
       (.I0(polling_r_reg_0),
        .I1(douta[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[31]_i_2 
       (.I0(polling_r_reg_0),
        .I1(douta[31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[0]_i_1 
       (.I0(addr_store_0[0]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [0]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[10]_i_1 
       (.I0(addr_store_0[10]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [10]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[11]_i_1 
       (.I0(addr_store_0[11]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [11]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[12]_i_1 
       (.I0(addr_store_0[12]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [12]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[13]_i_1 
       (.I0(addr_store_0[13]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [13]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[14]_i_1 
       (.I0(addr_store_0[14]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [14]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[15]_i_1 
       (.I0(addr_store_0[15]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [15]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[16]_i_1 
       (.I0(addr_store_0[16]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [16]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[17]_i_1 
       (.I0(addr_store_0[17]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [17]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[18]_i_1 
       (.I0(addr_store_0[18]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [18]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[19]_i_1 
       (.I0(addr_store_0[19]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [19]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[1]_i_1 
       (.I0(addr_store_0[1]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [1]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[20]_i_1 
       (.I0(addr_store_0[20]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [20]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBABAAAB)) 
    \apb_paddr_r[21]_i_1 
       (.I0(apb_psel_r_i_3_n_0),
        .I1(\curr_state[1]_i_2_n_0 ),
        .I2(\apb_paddr_r[21]_i_3_n_0 ),
        .I3(polling_r),
        .I4(apb_poll_complete_r0),
        .I5(\apb_paddr_r[21]_i_4_n_0 ),
        .O(\apb_paddr_r[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \apb_paddr_r[21]_i_10 
       (.I0(pready_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\apb_paddr_r[21]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \apb_paddr_r[21]_i_11 
       (.I0(polling_r),
        .I1(\curr_state_reg[2]_1 ),
        .O(\apb_paddr_r[21]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \apb_paddr_r[21]_i_12 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(gen_poll_r),
        .I3(gen_apb_tran_0),
        .O(\apb_paddr_r[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000111)) 
    \apb_paddr_r[21]_i_13 
       (.I0(\curr_state_reg[2]_1 ),
        .I1(polling_r),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(reading_r),
        .I4(data_cnt_r[1]),
        .I5(data_cnt_r[0]),
        .O(\apb_paddr_r[21]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \apb_paddr_r[21]_i_14 
       (.I0(\curr_state_reg[2]_0 ),
        .I1(pready_0),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\apb_paddr_r[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[21]_i_2 
       (.I0(addr_store_0[21]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [21]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \apb_paddr_r[21]_i_3 
       (.I0(gen_apb_wr_rd_r_reg_n_0),
        .I1(reading_r),
        .O(\apb_paddr_r[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \apb_paddr_r[21]_i_4 
       (.I0(apb_pwrite_r_reg_0),
        .I1(\curr_state[1]_i_2_n_0 ),
        .I2(gen_apb_tran_0),
        .I3(polling_r),
        .I4(data_cnt_r[1]),
        .I5(data_cnt_r[0]),
        .O(\apb_paddr_r[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4777000000000000)) 
    \apb_paddr_r[21]_i_5 
       (.I0(apb_poll_complete_r0),
        .I1(polling_r),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(reading_r),
        .I4(apb_psel_r_i_3_n_0),
        .I5(apb_back_press_r_i_4_n_0),
        .O(\apb_paddr_r[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \apb_paddr_r[21]_i_6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\apb_paddr_r[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    \apb_paddr_r[21]_i_7 
       (.I0(\apb_paddr_r[21]_i_10_n_0 ),
        .I1(apb_poll_complete_r0),
        .I2(\curr_state_reg[2]_0 ),
        .I3(\apb_paddr_r[21]_i_11_n_0 ),
        .I4(apb_back_press_r_i_4_n_0),
        .I5(\apb_paddr_r[21]_i_12_n_0 ),
        .O(\apb_paddr_r[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF10101000000000)) 
    \apb_paddr_r[21]_i_8 
       (.I0(init_seq_complete_r),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\apb_paddr_r[21]_i_13_n_0 ),
        .I4(\apb_paddr_r[21]_i_14_n_0 ),
        .I5(gen_apb_tran_0),
        .O(\apb_paddr_r[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[2]_i_1 
       (.I0(addr_store_0[2]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [2]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[3]_i_1 
       (.I0(addr_store_0[3]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [3]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[4]_i_1 
       (.I0(addr_store_0[4]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [4]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[5]_i_1 
       (.I0(addr_store_0[5]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [5]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[6]_i_1 
       (.I0(addr_store_0[6]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [6]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[7]_i_1 
       (.I0(addr_store_0[7]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [7]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[8]_i_1 
       (.I0(addr_store_0[8]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [8]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[9]_i_1 
       (.I0(addr_store_0[9]),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [9]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_paddr_r[9]_i_1_n_0 ));
  FDCE \apb_paddr_r_reg[0] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[0]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [0]));
  FDCE \apb_paddr_r_reg[10] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[10]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [10]));
  FDCE \apb_paddr_r_reg[11] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[11]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [11]));
  FDCE \apb_paddr_r_reg[12] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[12]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [12]));
  FDCE \apb_paddr_r_reg[13] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[13]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [13]));
  FDCE \apb_paddr_r_reg[14] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[14]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [14]));
  FDCE \apb_paddr_r_reg[15] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[15]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [15]));
  FDCE \apb_paddr_r_reg[16] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[16]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [16]));
  FDCE \apb_paddr_r_reg[17] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[17]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [17]));
  FDCE \apb_paddr_r_reg[18] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[18]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [18]));
  FDCE \apb_paddr_r_reg[19] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[19]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [19]));
  FDCE \apb_paddr_r_reg[1] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[1]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [1]));
  FDCE \apb_paddr_r_reg[20] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[20]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [20]));
  FDCE \apb_paddr_r_reg[21] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[21]_i_2_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [21]));
  FDCE \apb_paddr_r_reg[2] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[2]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [2]));
  FDCE \apb_paddr_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[3]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [3]));
  FDCE \apb_paddr_r_reg[4] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[4]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [4]));
  FDCE \apb_paddr_r_reg[5] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[5]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [5]));
  FDCE \apb_paddr_r_reg[6] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[6]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [6]));
  FDCE \apb_paddr_r_reg[7] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[7]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [7]));
  FDCE \apb_paddr_r_reg[8] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[8]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [8]));
  FDCE \apb_paddr_r_reg[9] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_paddr_r[9]_i_1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h02)) 
    apb_penable_r_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(apb_penable_r));
  FDCE apb_penable_r_reg
       (.C(APB_0_PCLK),
        .CE(apb_psel_r),
        .CLR(APB_0_PRESET_N_0),
        .D(apb_penable_r),
        .Q(intrnl_apb_penable_0_s));
  CARRY8 apb_poll_complete_r0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({apb_poll_complete_r0_carry_n_0,apb_poll_complete_r0_carry_n_1,apb_poll_complete_r0_carry_n_2,apb_poll_complete_r0_carry_n_3,apb_poll_complete_r0_carry_n_4,apb_poll_complete_r0_carry_n_5,apb_poll_complete_r0_carry_n_6,apb_poll_complete_r0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_apb_poll_complete_r0_carry_O_UNCONNECTED[7:0]),
        .S({apb_poll_complete_r0_carry_i_1_n_0,apb_poll_complete_r0_carry_i_2_n_0,apb_poll_complete_r0_carry_i_3_n_0,apb_poll_complete_r0_carry_i_4_n_0,apb_poll_complete_r0_carry_i_5_n_0,apb_poll_complete_r0_carry_i_6_n_0,apb_poll_complete_r0_carry_i_7_n_0,apb_poll_complete_r0_carry_i_8_n_0}));
  CARRY8 apb_poll_complete_r0_carry__0
       (.CI(apb_poll_complete_r0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_apb_poll_complete_r0_carry__0_CO_UNCONNECTED[7:3],apb_poll_complete_r0,apb_poll_complete_r0_carry__0_n_6,apb_poll_complete_r0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_apb_poll_complete_r0_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,apb_poll_complete_r0_carry__0_i_1_n_0,apb_poll_complete_r0_carry__0_i_2_n_0,apb_poll_complete_r0_carry__0_i_3_n_0}));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry__0_i_1
       (.I0(APB_0_PRDATA[31]),
        .I1(p_0_in__0[1]),
        .I2(APB_0_PRDATA[30]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(p_0_in__0[0]),
        .O(apb_poll_complete_r0_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry__0_i_2
       (.I0(apb_poll_complete_r0_carry__0_i_4_n_0),
        .I1(APB_0_PRDATA[27]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[27] ),
        .O(apb_poll_complete_r0_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry__0_i_3
       (.I0(apb_poll_complete_r0_carry__0_i_5_n_0),
        .I1(APB_0_PRDATA[24]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[24] ),
        .O(apb_poll_complete_r0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry__0_i_4
       (.I0(APB_0_PRDATA[28]),
        .I1(\gen_apb_data_r_reg_n_0_[28] ),
        .I2(APB_0_PRDATA[29]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[29] ),
        .O(apb_poll_complete_r0_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry__0_i_5
       (.I0(APB_0_PRDATA[25]),
        .I1(\gen_apb_data_r_reg_n_0_[25] ),
        .I2(APB_0_PRDATA[26]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[26] ),
        .O(apb_poll_complete_r0_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_1
       (.I0(apb_poll_complete_r0_carry_i_9_n_0),
        .I1(APB_0_PRDATA[21]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[21] ),
        .O(apb_poll_complete_r0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_10
       (.I0(APB_0_PRDATA[19]),
        .I1(\gen_apb_data_r_reg_n_0_[19] ),
        .I2(APB_0_PRDATA[20]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[20] ),
        .O(apb_poll_complete_r0_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_11
       (.I0(APB_0_PRDATA[16]),
        .I1(\gen_apb_data_r_reg_n_0_[16] ),
        .I2(APB_0_PRDATA[17]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[17] ),
        .O(apb_poll_complete_r0_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_12
       (.I0(APB_0_PRDATA[13]),
        .I1(\gen_apb_data_r_reg_n_0_[13] ),
        .I2(APB_0_PRDATA[14]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[14] ),
        .O(apb_poll_complete_r0_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_13
       (.I0(APB_0_PRDATA[10]),
        .I1(\gen_apb_data_r_reg_n_0_[10] ),
        .I2(APB_0_PRDATA[11]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[11] ),
        .O(apb_poll_complete_r0_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_14
       (.I0(APB_0_PRDATA[7]),
        .I1(\gen_apb_data_r_reg_n_0_[7] ),
        .I2(APB_0_PRDATA[8]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[8] ),
        .O(apb_poll_complete_r0_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_15
       (.I0(APB_0_PRDATA[4]),
        .I1(\gen_apb_data_r_reg_n_0_[4] ),
        .I2(APB_0_PRDATA[5]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[5] ),
        .O(apb_poll_complete_r0_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_16
       (.I0(APB_0_PRDATA[1]),
        .I1(\gen_apb_data_r_reg_n_0_[1] ),
        .I2(APB_0_PRDATA[2]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[2] ),
        .O(apb_poll_complete_r0_carry_i_16_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_2
       (.I0(apb_poll_complete_r0_carry_i_10_n_0),
        .I1(APB_0_PRDATA[18]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[18] ),
        .O(apb_poll_complete_r0_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_3
       (.I0(apb_poll_complete_r0_carry_i_11_n_0),
        .I1(APB_0_PRDATA[15]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[15] ),
        .O(apb_poll_complete_r0_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_4
       (.I0(apb_poll_complete_r0_carry_i_12_n_0),
        .I1(APB_0_PRDATA[12]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[12] ),
        .O(apb_poll_complete_r0_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_5
       (.I0(apb_poll_complete_r0_carry_i_13_n_0),
        .I1(APB_0_PRDATA[9]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[9] ),
        .O(apb_poll_complete_r0_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_6
       (.I0(apb_poll_complete_r0_carry_i_14_n_0),
        .I1(APB_0_PRDATA[6]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[6] ),
        .O(apb_poll_complete_r0_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_7
       (.I0(apb_poll_complete_r0_carry_i_15_n_0),
        .I1(APB_0_PRDATA[3]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[3] ),
        .O(apb_poll_complete_r0_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_8
       (.I0(apb_poll_complete_r0_carry_i_16_n_0),
        .I1(APB_0_PRDATA[0]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[0] ),
        .O(apb_poll_complete_r0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_9
       (.I0(APB_0_PRDATA[22]),
        .I1(\gen_apb_data_r_reg_n_0_[22] ),
        .I2(APB_0_PRDATA[23]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[23] ),
        .O(apb_poll_complete_r0_carry_i_9_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    apb_poll_pend_r_i_2
       (.I0(polling_r_reg_0),
        .I1(douta[25]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hF7)) 
    apb_poll_r_i_4
       (.I0(polling_r),
        .I1(apb_poll_complete_r0),
        .I2(\curr_state[1]_i_2_n_0 ),
        .O(polling_r_reg_0));
  LUT4 #(
    .INIT(16'hABAA)) 
    apb_psel_r_i_1
       (.I0(\apb_paddr_r[21]_i_1_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(apb_psel_r));
  LUT6 #(
    .INIT(64'hC0C0C0FFC0C0D5C0)) 
    apb_psel_r_i_2
       (.I0(\curr_state_reg[0]_0 ),
        .I1(\curr_state[1]_i_3_n_0 ),
        .I2(apb_psel_r_i_3_n_0),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(apb_psel_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    apb_psel_r_i_3
       (.I0(\curr_state_reg[2]_1 ),
        .I1(\curr_state_reg[2]_0 ),
        .I2(pready_0),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(apb_psel_r_i_3_n_0));
  FDCE apb_psel_r_reg
       (.C(APB_0_PCLK),
        .CE(apb_psel_r),
        .CLR(APB_0_PRESET_N_0),
        .D(apb_psel_r_i_2_n_0),
        .Q(intrnl_apb_psel_0_s));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[0]_i_1 
       (.I0(\data_store_0_reg_n_0_[0] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [0]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[10]_i_1 
       (.I0(\data_store_0_reg_n_0_[10] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [10]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[11]_i_1 
       (.I0(\data_store_0_reg_n_0_[11] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [11]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[12]_i_1 
       (.I0(\data_store_0_reg_n_0_[12] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [12]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[13]_i_1 
       (.I0(\data_store_0_reg_n_0_[13] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [13]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[14]_i_1 
       (.I0(\data_store_0_reg_n_0_[14] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [14]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[15]_i_1 
       (.I0(\data_store_0_reg_n_0_[15] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [15]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[16]_i_1 
       (.I0(\data_store_0_reg_n_0_[16] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [16]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[17]_i_1 
       (.I0(\data_store_0_reg_n_0_[17] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [17]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[18]_i_1 
       (.I0(\data_store_0_reg_n_0_[18] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [18]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[19]_i_1 
       (.I0(\data_store_0_reg_n_0_[19] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [19]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[1]_i_1 
       (.I0(\data_store_0_reg_n_0_[1] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [1]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[20]_i_1 
       (.I0(\data_store_0_reg_n_0_[20] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [20]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[21]_i_1 
       (.I0(\data_store_0_reg_n_0_[21] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [21]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[22]_i_1 
       (.I0(\data_store_0_reg_n_0_[22] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [22]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[23]_i_1 
       (.I0(\data_store_0_reg_n_0_[23] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [23]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[24]_i_1 
       (.I0(\data_store_0_reg_n_0_[24] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [24]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[25]_i_1 
       (.I0(\data_store_0_reg_n_0_[25] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [25]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[26]_i_1 
       (.I0(\data_store_0_reg_n_0_[26] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [26]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[27]_i_1 
       (.I0(\data_store_0_reg_n_0_[27] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [27]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[28]_i_1 
       (.I0(\data_store_0_reg_n_0_[28] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [28]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[29]_i_1 
       (.I0(\data_store_0_reg_n_0_[29] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [29]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[2]_i_1 
       (.I0(\data_store_0_reg_n_0_[2] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [2]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[30]_i_1 
       (.I0(\data_store_0_reg_n_0_[30] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [30]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[31]_i_1 
       (.I0(\data_store_0_reg_n_0_[31] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [31]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[3]_i_1 
       (.I0(\data_store_0_reg_n_0_[3] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [3]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[4]_i_1 
       (.I0(\data_store_0_reg_n_0_[4] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [4]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[5]_i_1 
       (.I0(\data_store_0_reg_n_0_[5] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [5]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[6]_i_1 
       (.I0(\data_store_0_reg_n_0_[6] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [6]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[7]_i_1 
       (.I0(\data_store_0_reg_n_0_[7] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [7]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[8]_i_1 
       (.I0(\data_store_0_reg_n_0_[8] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [8]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[9]_i_1 
       (.I0(\data_store_0_reg_n_0_[9] ),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [9]),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(\apb_pwdata_r[9]_i_1_n_0 ));
  FDCE \apb_pwdata_r_reg[0] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[0]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [0]));
  FDCE \apb_pwdata_r_reg[10] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[10]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [10]));
  FDCE \apb_pwdata_r_reg[11] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[11]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [11]));
  FDCE \apb_pwdata_r_reg[12] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[12]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [12]));
  FDCE \apb_pwdata_r_reg[13] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[13]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [13]));
  FDCE \apb_pwdata_r_reg[14] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[14]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [14]));
  FDCE \apb_pwdata_r_reg[15] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[15]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [15]));
  FDCE \apb_pwdata_r_reg[16] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[16]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [16]));
  FDCE \apb_pwdata_r_reg[17] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[17]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [17]));
  FDCE \apb_pwdata_r_reg[18] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[18]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [18]));
  FDCE \apb_pwdata_r_reg[19] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[19]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [19]));
  FDCE \apb_pwdata_r_reg[1] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[1]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [1]));
  FDCE \apb_pwdata_r_reg[20] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[20]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [20]));
  FDCE \apb_pwdata_r_reg[21] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[21]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [21]));
  FDCE \apb_pwdata_r_reg[22] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[22]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [22]));
  FDCE \apb_pwdata_r_reg[23] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[23]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [23]));
  FDCE \apb_pwdata_r_reg[24] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[24]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [24]));
  FDCE \apb_pwdata_r_reg[25] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[25]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [25]));
  FDCE \apb_pwdata_r_reg[26] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[26]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [26]));
  FDCE \apb_pwdata_r_reg[27] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[27]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [27]));
  FDCE \apb_pwdata_r_reg[28] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[28]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [28]));
  FDCE \apb_pwdata_r_reg[29] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[29]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [29]));
  FDCE \apb_pwdata_r_reg[2] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[2]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [2]));
  FDCE \apb_pwdata_r_reg[30] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[30]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [30]));
  FDCE \apb_pwdata_r_reg[31] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[31]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [31]));
  FDCE \apb_pwdata_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[3]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [3]));
  FDCE \apb_pwdata_r_reg[4] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[4]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [4]));
  FDCE \apb_pwdata_r_reg[5] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[5]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [5]));
  FDCE \apb_pwdata_r_reg[6] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[6]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [6]));
  FDCE \apb_pwdata_r_reg[7] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[7]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [7]));
  FDCE \apb_pwdata_r_reg[8] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[8]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [8]));
  FDCE \apb_pwdata_r_reg[9] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\apb_pwdata_r[9]_i_1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h4F444F444F444444)) 
    apb_pwrite_r_i_1
       (.I0(wr_rd_store_0_reg_n_0),
        .I1(\apb_paddr_r[21]_i_5_n_0 ),
        .I2(\TWO_STACK_HBM.gen_apb_wr_rd_0 ),
        .I3(\apb_paddr_r[21]_i_6_n_0 ),
        .I4(\apb_paddr_r[21]_i_7_n_0 ),
        .I5(\apb_paddr_r[21]_i_8_n_0 ),
        .O(apb_pwrite_r_i_1_n_0));
  FDCE apb_pwrite_r_reg
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(apb_pwrite_r_i_1_n_0),
        .Q(intrnl_apb_pwrite_0_s));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    apb_switch_r_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(init_seq_complete_r),
        .I4(gen_poll_r),
        .O(apb_switch_s));
  LUT1 #(
    .INIT(2'h1)) 
    apb_switch_r_i_2
       (.I0(APB_0_PRESET_N),
        .O(APB_0_PRESET_N_0));
  FDCE apb_switch_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(APB_0_PRESET_N_0),
        .D(apb_switch_s),
        .Q(apb_complete_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    apb_wr_rd_pend_r_i_1
       (.I0(polling_r_reg_0),
        .I1(douta[24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFFFEEFFEEFEFF)) 
    \curr_state[0]_i_1 
       (.I0(\curr_state[0]_i_2_n_0 ),
        .I1(\curr_state[0]_i_3_n_0 ),
        .I2(\curr_state_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(nxt_state__0[0]));
  LUT6 #(
    .INIT(64'h0000000040004044)) 
    \curr_state[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(apb_poll_complete_r0),
        .I3(polling_r),
        .I4(\apb_paddr_r[21]_i_3_n_0 ),
        .I5(\curr_state_reg[0]_1 ),
        .O(\curr_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \curr_state[0]_i_3 
       (.I0(polling_r),
        .I1(gen_apb_tran_0),
        .I2(apb_back_press_r_i_4_n_0),
        .I3(Q[1]),
        .I4(pready_0),
        .I5(\curr_state_reg[0]_2 ),
        .O(\curr_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \curr_state[1]_i_1 
       (.I0(\curr_state[1]_i_2_n_0 ),
        .I1(\curr_state[1]_i_3_n_0 ),
        .I2(\curr_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(nxt_state__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \curr_state[1]_i_2 
       (.I0(pready_0),
        .I1(\curr_state_reg[2]_0 ),
        .I2(\curr_state_reg[2]_1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\curr_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF0EEE0EEE)) 
    \curr_state[1]_i_3 
       (.I0(apb_back_press_r_i_4_n_0),
        .I1(gen_apb_tran_0),
        .I2(reading_r),
        .I3(gen_apb_wr_rd_r_reg_n_0),
        .I4(apb_poll_complete_r0),
        .I5(polling_r),
        .O(\curr_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000FF00EF0000)) 
    \curr_state[2]_i_1 
       (.I0(\curr_state_reg[2]_1 ),
        .I1(\curr_state_reg[2]_0 ),
        .I2(pready_0),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(nxt_state__0[2]));
  (* FSM_ENCODED_STATES = "C_SETUP:010,C_ACCESS:100,C_IDLE:001" *) 
  FDPE \curr_state_reg[0] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .D(nxt_state__0[0]),
        .PRE(APB_0_PRESET_N_0),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "C_SETUP:010,C_ACCESS:100,C_IDLE:001" *) 
  FDCE \curr_state_reg[1] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(APB_0_PRESET_N_0),
        .D(nxt_state__0[1]),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "C_SETUP:010,C_ACCESS:100,C_IDLE:001" *) 
  FDCE \curr_state_reg[2] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(APB_0_PRESET_N_0),
        .D(nxt_state__0[2]),
        .Q(Q[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \data_cnt_r[0]_i_1 
       (.I0(data_cnt_r[0]),
        .O(\data_cnt_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55575755)) 
    \data_cnt_r[1]_i_1 
       (.I0(\data_cnt_r[1]_i_3_n_0 ),
        .I1(\curr_state_reg[0]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\data_cnt_r[1]_i_4_n_0 ),
        .O(\data_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h1FE0E00F)) 
    \data_cnt_r[1]_i_2 
       (.I0(\curr_state[1]_i_2_n_0 ),
        .I1(\data_cnt_r[1]_i_5_n_0 ),
        .I2(\data_cnt_r[1]_i_3_n_0 ),
        .I3(data_cnt_r[1]),
        .I4(data_cnt_r[0]),
        .O(\data_cnt_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEFF)) 
    \data_cnt_r[1]_i_3 
       (.I0(\addr_store_0[21]_i_3_n_0 ),
        .I1(polling_r),
        .I2(gen_apb_tran_0),
        .I3(data_cnt_r[0]),
        .I4(data_cnt_r[1]),
        .I5(reading_r),
        .O(\data_cnt_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8880000)) 
    \data_cnt_r[1]_i_4 
       (.I0(apb_poll_complete_r0),
        .I1(polling_r),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(reading_r),
        .I4(apb_back_press_r_i_4_n_0),
        .I5(\curr_state[1]_i_2_n_0 ),
        .O(\data_cnt_r[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4777)) 
    \data_cnt_r[1]_i_5 
       (.I0(apb_poll_complete_r0),
        .I1(polling_r),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(reading_r),
        .O(\data_cnt_r[1]_i_5_n_0 ));
  FDCE \data_cnt_r_reg[0] 
       (.C(APB_0_PCLK),
        .CE(\data_cnt_r[1]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_cnt_r[0]_i_1_n_0 ),
        .Q(data_cnt_r[0]));
  FDCE \data_cnt_r_reg[1] 
       (.C(APB_0_PCLK),
        .CE(\data_cnt_r[1]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_cnt_r[1]_i_2_n_0 ),
        .Q(data_cnt_r[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[0]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [0]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[0] ),
        .O(\data_store_0[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[10]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [10]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[10] ),
        .O(\data_store_0[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[11]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [11]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[11] ),
        .O(\data_store_0[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[12]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [12]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[12] ),
        .O(\data_store_0[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[13]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [13]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[13] ),
        .O(\data_store_0[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[14]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [14]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[14] ),
        .O(\data_store_0[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[15]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [15]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[15] ),
        .O(\data_store_0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[16]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [16]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[16] ),
        .O(\data_store_0[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[17]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [17]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[17] ),
        .O(\data_store_0[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[18]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [18]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[18] ),
        .O(\data_store_0[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[19]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [19]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[19] ),
        .O(\data_store_0[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[1]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [1]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[1] ),
        .O(\data_store_0[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[20]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [20]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[20] ),
        .O(\data_store_0[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[21]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [21]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[21] ),
        .O(\data_store_0[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[22]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [22]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[22] ),
        .O(\data_store_0[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[23]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [23]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[23] ),
        .O(\data_store_0[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[24]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [24]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[24] ),
        .O(\data_store_0[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[25]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [25]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[25] ),
        .O(\data_store_0[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[26]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [26]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[26] ),
        .O(\data_store_0[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[27]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [27]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[27] ),
        .O(\data_store_0[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[28]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [28]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[28] ),
        .O(\data_store_0[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[29]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [29]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[29] ),
        .O(\data_store_0[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[2]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [2]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[2] ),
        .O(\data_store_0[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[30]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [30]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[30] ),
        .O(\data_store_0[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[31]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [31]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[31] ),
        .O(\data_store_0[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[3]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [3]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[3] ),
        .O(\data_store_0[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[4]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [4]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[4] ),
        .O(\data_store_0[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[5]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [5]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[5] ),
        .O(\data_store_0[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[6]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [6]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[6] ),
        .O(\data_store_0[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[7]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [7]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[7] ),
        .O(\data_store_0[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[8]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [8]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[8] ),
        .O(\data_store_0[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[9]_i_1 
       (.I0(\gen_apb_data_r_reg[31]_0 [9]),
        .I1(\addr_store_0[21]_i_4_n_0 ),
        .I2(\addr_store_0[21]_i_5_n_0 ),
        .I3(\data_store_1_reg_n_0_[9] ),
        .O(\data_store_0[9]_i_1_n_0 ));
  FDCE \data_store_0_reg[0] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[0]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[0] ));
  FDCE \data_store_0_reg[10] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[10]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[10] ));
  FDCE \data_store_0_reg[11] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[11]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[11] ));
  FDCE \data_store_0_reg[12] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[12]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[12] ));
  FDCE \data_store_0_reg[13] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[13]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[13] ));
  FDCE \data_store_0_reg[14] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[14]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[14] ));
  FDCE \data_store_0_reg[15] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[15]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[15] ));
  FDCE \data_store_0_reg[16] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[16]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[16] ));
  FDCE \data_store_0_reg[17] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[17]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[17] ));
  FDCE \data_store_0_reg[18] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[18]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[18] ));
  FDCE \data_store_0_reg[19] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[19]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[19] ));
  FDCE \data_store_0_reg[1] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[1]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[1] ));
  FDCE \data_store_0_reg[20] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[20]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[20] ));
  FDCE \data_store_0_reg[21] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[21]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[21] ));
  FDCE \data_store_0_reg[22] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[22]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[22] ));
  FDCE \data_store_0_reg[23] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[23]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[23] ));
  FDCE \data_store_0_reg[24] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[24]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[24] ));
  FDCE \data_store_0_reg[25] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[25]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[25] ));
  FDCE \data_store_0_reg[26] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[26]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[26] ));
  FDCE \data_store_0_reg[27] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[27]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[27] ));
  FDCE \data_store_0_reg[28] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[28]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[28] ));
  FDCE \data_store_0_reg[29] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[29]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[29] ));
  FDCE \data_store_0_reg[2] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[2]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[2] ));
  FDCE \data_store_0_reg[30] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[30]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[30] ));
  FDCE \data_store_0_reg[31] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[31]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[31] ));
  FDCE \data_store_0_reg[3] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[3]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[3] ));
  FDCE \data_store_0_reg[4] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[4]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[4] ));
  FDCE \data_store_0_reg[5] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[5]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[5] ));
  FDCE \data_store_0_reg[6] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[6]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[6] ));
  FDCE \data_store_0_reg[7] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[7]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[7] ));
  FDCE \data_store_0_reg[8] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[8]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[8] ));
  FDCE \data_store_0_reg[9] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_0[9]_i_1_n_0 ),
        .Q(\data_store_0_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[0]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [0]),
        .O(\data_store_1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[10]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [10]),
        .O(\data_store_1[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[11]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [11]),
        .O(\data_store_1[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[12]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [12]),
        .O(\data_store_1[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[13]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [13]),
        .O(\data_store_1[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[14]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [14]),
        .O(\data_store_1[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[15]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [15]),
        .O(\data_store_1[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[16]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [16]),
        .O(\data_store_1[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[17]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [17]),
        .O(\data_store_1[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[18]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [18]),
        .O(\data_store_1[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[19]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [19]),
        .O(\data_store_1[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[1]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [1]),
        .O(\data_store_1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[20]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [20]),
        .O(\data_store_1[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[21]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [21]),
        .O(\data_store_1[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[22]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [22]),
        .O(\data_store_1[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[23]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [23]),
        .O(\data_store_1[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[24]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [24]),
        .O(\data_store_1[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[25]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [25]),
        .O(\data_store_1[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[26]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [26]),
        .O(\data_store_1[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[27]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [27]),
        .O(\data_store_1[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[28]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [28]),
        .O(\data_store_1[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[29]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [29]),
        .O(\data_store_1[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[2]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [2]),
        .O(\data_store_1[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[30]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [30]),
        .O(\data_store_1[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[31]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [31]),
        .O(\data_store_1[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[3]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [3]),
        .O(\data_store_1[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[4]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [4]),
        .O(\data_store_1[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[5]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [5]),
        .O(\data_store_1[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[6]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [6]),
        .O(\data_store_1[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[7]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [7]),
        .O(\data_store_1[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[8]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [8]),
        .O(\data_store_1[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[9]_i_1 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [9]),
        .O(\data_store_1[9]_i_1_n_0 ));
  FDCE \data_store_1_reg[0] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[0]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[0] ));
  FDCE \data_store_1_reg[10] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[10]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[10] ));
  FDCE \data_store_1_reg[11] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[11]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[11] ));
  FDCE \data_store_1_reg[12] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[12]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[12] ));
  FDCE \data_store_1_reg[13] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[13]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[13] ));
  FDCE \data_store_1_reg[14] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[14]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[14] ));
  FDCE \data_store_1_reg[15] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[15]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[15] ));
  FDCE \data_store_1_reg[16] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[16]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[16] ));
  FDCE \data_store_1_reg[17] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[17]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[17] ));
  FDCE \data_store_1_reg[18] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[18]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[18] ));
  FDCE \data_store_1_reg[19] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[19]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[19] ));
  FDCE \data_store_1_reg[1] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[1]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[1] ));
  FDCE \data_store_1_reg[20] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[20]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[20] ));
  FDCE \data_store_1_reg[21] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[21]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[21] ));
  FDCE \data_store_1_reg[22] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[22]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[22] ));
  FDCE \data_store_1_reg[23] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[23]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[23] ));
  FDCE \data_store_1_reg[24] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[24]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[24] ));
  FDCE \data_store_1_reg[25] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[25]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[25] ));
  FDCE \data_store_1_reg[26] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[26]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[26] ));
  FDCE \data_store_1_reg[27] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[27]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[27] ));
  FDCE \data_store_1_reg[28] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[28]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[28] ));
  FDCE \data_store_1_reg[29] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[29]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[29] ));
  FDCE \data_store_1_reg[2] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[2]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[2] ));
  FDCE \data_store_1_reg[30] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[30]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[30] ));
  FDCE \data_store_1_reg[31] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[31]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[31] ));
  FDCE \data_store_1_reg[3] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[3]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[3] ));
  FDCE \data_store_1_reg[4] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[4]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[4] ));
  FDCE \data_store_1_reg[5] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[5]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[5] ));
  FDCE \data_store_1_reg[6] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[6]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[6] ));
  FDCE \data_store_1_reg[7] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[7]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[7] ));
  FDCE \data_store_1_reg[8] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[8]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[8] ));
  FDCE \data_store_1_reg[9] 
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(\data_store_1[9]_i_1_n_0 ),
        .Q(\data_store_1_reg_n_0_[9] ));
  FDCE \gen_apb_data_r_reg[0] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [0]),
        .Q(\gen_apb_data_r_reg_n_0_[0] ));
  FDCE \gen_apb_data_r_reg[10] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [10]),
        .Q(\gen_apb_data_r_reg_n_0_[10] ));
  FDCE \gen_apb_data_r_reg[11] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [11]),
        .Q(\gen_apb_data_r_reg_n_0_[11] ));
  FDCE \gen_apb_data_r_reg[12] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [12]),
        .Q(\gen_apb_data_r_reg_n_0_[12] ));
  FDCE \gen_apb_data_r_reg[13] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [13]),
        .Q(\gen_apb_data_r_reg_n_0_[13] ));
  FDCE \gen_apb_data_r_reg[14] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [14]),
        .Q(\gen_apb_data_r_reg_n_0_[14] ));
  FDCE \gen_apb_data_r_reg[15] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [15]),
        .Q(\gen_apb_data_r_reg_n_0_[15] ));
  FDCE \gen_apb_data_r_reg[16] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [16]),
        .Q(\gen_apb_data_r_reg_n_0_[16] ));
  FDCE \gen_apb_data_r_reg[17] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [17]),
        .Q(\gen_apb_data_r_reg_n_0_[17] ));
  FDCE \gen_apb_data_r_reg[18] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [18]),
        .Q(\gen_apb_data_r_reg_n_0_[18] ));
  FDCE \gen_apb_data_r_reg[19] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [19]),
        .Q(\gen_apb_data_r_reg_n_0_[19] ));
  FDCE \gen_apb_data_r_reg[1] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [1]),
        .Q(\gen_apb_data_r_reg_n_0_[1] ));
  FDCE \gen_apb_data_r_reg[20] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [20]),
        .Q(\gen_apb_data_r_reg_n_0_[20] ));
  FDCE \gen_apb_data_r_reg[21] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [21]),
        .Q(\gen_apb_data_r_reg_n_0_[21] ));
  FDCE \gen_apb_data_r_reg[22] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [22]),
        .Q(\gen_apb_data_r_reg_n_0_[22] ));
  FDCE \gen_apb_data_r_reg[23] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [23]),
        .Q(\gen_apb_data_r_reg_n_0_[23] ));
  FDCE \gen_apb_data_r_reg[24] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [24]),
        .Q(\gen_apb_data_r_reg_n_0_[24] ));
  FDCE \gen_apb_data_r_reg[25] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [25]),
        .Q(\gen_apb_data_r_reg_n_0_[25] ));
  FDCE \gen_apb_data_r_reg[26] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [26]),
        .Q(\gen_apb_data_r_reg_n_0_[26] ));
  FDCE \gen_apb_data_r_reg[27] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [27]),
        .Q(\gen_apb_data_r_reg_n_0_[27] ));
  FDCE \gen_apb_data_r_reg[28] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [28]),
        .Q(\gen_apb_data_r_reg_n_0_[28] ));
  FDCE \gen_apb_data_r_reg[29] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [29]),
        .Q(\gen_apb_data_r_reg_n_0_[29] ));
  FDCE \gen_apb_data_r_reg[2] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [2]),
        .Q(\gen_apb_data_r_reg_n_0_[2] ));
  FDCE \gen_apb_data_r_reg[30] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [30]),
        .Q(p_0_in__0[0]));
  FDCE \gen_apb_data_r_reg[31] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [31]),
        .Q(p_0_in__0[1]));
  FDCE \gen_apb_data_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [3]),
        .Q(\gen_apb_data_r_reg_n_0_[3] ));
  FDCE \gen_apb_data_r_reg[4] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [4]),
        .Q(\gen_apb_data_r_reg_n_0_[4] ));
  FDCE \gen_apb_data_r_reg[5] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [5]),
        .Q(\gen_apb_data_r_reg_n_0_[5] ));
  FDCE \gen_apb_data_r_reg[6] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [6]),
        .Q(\gen_apb_data_r_reg_n_0_[6] ));
  FDCE \gen_apb_data_r_reg[7] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [7]),
        .Q(\gen_apb_data_r_reg_n_0_[7] ));
  FDCE \gen_apb_data_r_reg[8] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [8]),
        .Q(\gen_apb_data_r_reg_n_0_[8] ));
  FDCE \gen_apb_data_r_reg[9] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_0),
        .CLR(APB_0_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [9]),
        .Q(\gen_apb_data_r_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hF8F808F8)) 
    gen_apb_wr_rd_r_i_1__1
       (.I0(gen_apb_tran_0),
        .I1(\TWO_STACK_HBM.gen_apb_wr_rd_0 ),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(reading_r),
        .I4(\curr_state[1]_i_2_n_0 ),
        .O(gen_apb_wr_rd_r_i_1__1_n_0));
  FDCE gen_apb_wr_rd_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(APB_0_PRESET_N_0),
        .D(gen_apb_wr_rd_r_i_1__1_n_0),
        .Q(gen_apb_wr_rd_r_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    gen_poll_r_i_1__1
       (.I0(gen_poll_0),
        .I1(polling_r_reg_0),
        .I2(gen_poll_r_reg_n_0),
        .O(gen_poll_r_i_1__1_n_0));
  FDCE gen_poll_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(APB_0_PRESET_N_0),
        .D(gen_poll_r_i_1__1_n_0),
        .Q(gen_poll_r_reg_n_0));
  LUT6 #(
    .INIT(64'hF0A0FCECF0A0F020)) 
    polling_r_i_1
       (.I0(polling_r_i_2_n_0),
        .I1(polling_r_reg_0),
        .I2(polling_r_i_3_n_0),
        .I3(apb_penable_r),
        .I4(polling_r_i_4_n_0),
        .I5(polling_r),
        .O(polling_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h002AAA2A)) 
    polling_r_i_2
       (.I0(apb_psel_r_i_3_n_0),
        .I1(reading_r),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(polling_r),
        .I4(apb_poll_complete_r0),
        .O(polling_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h40)) 
    polling_r_i_3
       (.I0(data_cnt_r[1]),
        .I1(data_cnt_r[0]),
        .I2(gen_poll_r_reg_n_0),
        .O(polling_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0E00000000000000)) 
    polling_r_i_4
       (.I0(\apb_paddr_r[21]_i_3_n_0 ),
        .I1(polling_r),
        .I2(data_cnt_r[1]),
        .I3(data_cnt_r[0]),
        .I4(gen_poll_r_reg_n_0),
        .I5(apb_psel_r_i_3_n_0),
        .O(polling_r_i_4_n_0));
  FDCE polling_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(APB_0_PRESET_N_0),
        .D(polling_r_i_1_n_0),
        .Q(polling_r));
  LUT6 #(
    .INIT(64'hCEAAEEAAFC00CC00)) 
    reading_r_i_1
       (.I0(reading_r_i_2_n_0),
        .I1(apb_penable_r),
        .I2(apb_psel_r_i_3_n_0),
        .I3(reading_r_i_3_n_0),
        .I4(reading_r_i_4_n_0),
        .I5(reading_r),
        .O(reading_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    reading_r_i_2
       (.I0(\curr_state[1]_i_2_n_0 ),
        .I1(reading_r),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .O(reading_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h40)) 
    reading_r_i_3
       (.I0(data_cnt_r[1]),
        .I1(data_cnt_r[0]),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .O(reading_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h7)) 
    reading_r_i_4
       (.I0(apb_poll_complete_r0),
        .I1(polling_r),
        .O(reading_r_i_4_n_0));
  FDCE reading_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(APB_0_PRESET_N_0),
        .D(reading_r_i_1_n_0),
        .Q(reading_r));
  LUT4 #(
    .INIT(16'hF444)) 
    wr_rd_store_0_i_1
       (.I0(\addr_store_0[21]_i_5_n_0 ),
        .I1(wr_rd_store_1_reg_n_0),
        .I2(\TWO_STACK_HBM.gen_apb_wr_rd_0 ),
        .I3(\addr_store_0[21]_i_4_n_0 ),
        .O(wr_rd_store_0_i_1_n_0));
  FDCE wr_rd_store_0_reg
       (.C(APB_0_PCLK),
        .CE(\addr_store_0[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(wr_rd_store_0_i_1_n_0),
        .Q(wr_rd_store_0_reg_n_0));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    wr_rd_store_1_i_1
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\TWO_STACK_HBM.gen_apb_wr_rd_0 ),
        .O(wr_rd_store_1));
  FDCE wr_rd_store_1_reg
       (.C(APB_0_PCLK),
        .CE(\addr_store_1[21]_i_1_n_0 ),
        .CLR(APB_0_PRESET_N_0),
        .D(wr_rd_store_1),
        .Q(wr_rd_store_1_reg_n_0));
endmodule

(* ORIG_REF_NAME = "hbm_apb_mst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_apb_mst_1
   (apb_back_press_1,
    APB_1_PRESET_N_0,
    apb_complete_1,
    intrnl_apb_psel_1_s,
    intrnl_apb_penable_1_s,
    intrnl_apb_pwrite_1_s,
    Q,
    polling_r_reg_0,
    D,
    \apb_paddr_r_reg[21]_0 ,
    \apb_pwdata_r_reg[31]_0 ,
    APB_1_PCLK,
    \curr_state_reg[2]_0 ,
    pready_1,
    \gen_apb_data_r_reg[31]_0 ,
    \apb_paddr_r_reg[21]_1 ,
    \TWO_STACK_HBM.gen_apb_wr_rd_1 ,
    init_seq_complete_r,
    gen_apb_tran_1,
    \curr_state_reg[0]_0 ,
    \curr_state_reg[0]_1 ,
    \curr_state_reg[2]_1 ,
    apb_pwrite_r_reg_0,
    douta,
    APB_1_PRDATA,
    \curr_state_reg[0]_2 ,
    gen_poll_r,
    gen_poll_1,
    APB_1_PRESET_N);
  output apb_back_press_1;
  output APB_1_PRESET_N_0;
  output apb_complete_1;
  output intrnl_apb_psel_1_s;
  output intrnl_apb_penable_1_s;
  output intrnl_apb_pwrite_1_s;
  output [2:0]Q;
  output polling_r_reg_0;
  output [31:0]D;
  output [21:0]\apb_paddr_r_reg[21]_0 ;
  output [31:0]\apb_pwdata_r_reg[31]_0 ;
  input APB_1_PCLK;
  input \curr_state_reg[2]_0 ;
  input pready_1;
  input [31:0]\gen_apb_data_r_reg[31]_0 ;
  input [21:0]\apb_paddr_r_reg[21]_1 ;
  input \TWO_STACK_HBM.gen_apb_wr_rd_1 ;
  input init_seq_complete_r;
  input gen_apb_tran_1;
  input \curr_state_reg[0]_0 ;
  input \curr_state_reg[0]_1 ;
  input \curr_state_reg[2]_1 ;
  input apb_pwrite_r_reg_0;
  input [31:0]douta;
  input [31:0]APB_1_PRDATA;
  input \curr_state_reg[0]_2 ;
  input gen_poll_r;
  input gen_poll_1;
  input APB_1_PRESET_N;

  wire APB_1_PCLK;
  wire [31:0]APB_1_PRDATA;
  wire APB_1_PRESET_N;
  wire APB_1_PRESET_N_0;
  wire [31:0]D;
  wire [2:0]Q;
  wire \TWO_STACK_HBM.gen_apb_wr_rd_1 ;
  wire [21:0]addr_store_0;
  wire \addr_store_0[0]_i_1__0_n_0 ;
  wire \addr_store_0[10]_i_1__0_n_0 ;
  wire \addr_store_0[11]_i_1__0_n_0 ;
  wire \addr_store_0[12]_i_1__0_n_0 ;
  wire \addr_store_0[13]_i_1__0_n_0 ;
  wire \addr_store_0[14]_i_1__0_n_0 ;
  wire \addr_store_0[15]_i_1__0_n_0 ;
  wire \addr_store_0[16]_i_1__0_n_0 ;
  wire \addr_store_0[17]_i_1__0_n_0 ;
  wire \addr_store_0[18]_i_1__0_n_0 ;
  wire \addr_store_0[19]_i_1__0_n_0 ;
  wire \addr_store_0[1]_i_1__0_n_0 ;
  wire \addr_store_0[20]_i_1__0_n_0 ;
  wire \addr_store_0[21]_i_1__0_n_0 ;
  wire \addr_store_0[21]_i_2__0_n_0 ;
  wire \addr_store_0[21]_i_3__0_n_0 ;
  wire \addr_store_0[21]_i_4__0_n_0 ;
  wire \addr_store_0[21]_i_5__0_n_0 ;
  wire \addr_store_0[2]_i_1__0_n_0 ;
  wire \addr_store_0[3]_i_1__0_n_0 ;
  wire \addr_store_0[4]_i_1__0_n_0 ;
  wire \addr_store_0[5]_i_1__0_n_0 ;
  wire \addr_store_0[6]_i_1__0_n_0 ;
  wire \addr_store_0[7]_i_1__0_n_0 ;
  wire \addr_store_0[8]_i_1__0_n_0 ;
  wire \addr_store_0[9]_i_1__0_n_0 ;
  wire [21:0]addr_store_1;
  wire \addr_store_1[0]_i_1__0_n_0 ;
  wire \addr_store_1[10]_i_1__0_n_0 ;
  wire \addr_store_1[11]_i_1__0_n_0 ;
  wire \addr_store_1[12]_i_1__0_n_0 ;
  wire \addr_store_1[13]_i_1__0_n_0 ;
  wire \addr_store_1[14]_i_1__0_n_0 ;
  wire \addr_store_1[15]_i_1__0_n_0 ;
  wire \addr_store_1[16]_i_1__0_n_0 ;
  wire \addr_store_1[17]_i_1__0_n_0 ;
  wire \addr_store_1[18]_i_1__0_n_0 ;
  wire \addr_store_1[19]_i_1__0_n_0 ;
  wire \addr_store_1[1]_i_1__0_n_0 ;
  wire \addr_store_1[20]_i_1__0_n_0 ;
  wire \addr_store_1[21]_i_1__0_n_0 ;
  wire \addr_store_1[21]_i_2__0_n_0 ;
  wire \addr_store_1[2]_i_1__0_n_0 ;
  wire \addr_store_1[3]_i_1__0_n_0 ;
  wire \addr_store_1[4]_i_1__0_n_0 ;
  wire \addr_store_1[5]_i_1__0_n_0 ;
  wire \addr_store_1[6]_i_1__0_n_0 ;
  wire \addr_store_1[7]_i_1__0_n_0 ;
  wire \addr_store_1[8]_i_1__0_n_0 ;
  wire \addr_store_1[9]_i_1__0_n_0 ;
  wire apb_back_press_1;
  wire apb_back_press_r_i_1__0_n_0;
  wire apb_back_press_r_i_2__0_n_0;
  wire apb_back_press_r_i_3__0_n_0;
  wire apb_back_press_r_i_4__0_n_0;
  wire apb_back_press_r_i_5__0_n_0;
  wire apb_complete_1;
  wire \apb_paddr_r[0]_i_1__0_n_0 ;
  wire \apb_paddr_r[10]_i_1__0_n_0 ;
  wire \apb_paddr_r[11]_i_1__0_n_0 ;
  wire \apb_paddr_r[12]_i_1__0_n_0 ;
  wire \apb_paddr_r[13]_i_1__0_n_0 ;
  wire \apb_paddr_r[14]_i_1__0_n_0 ;
  wire \apb_paddr_r[15]_i_1__0_n_0 ;
  wire \apb_paddr_r[16]_i_1__0_n_0 ;
  wire \apb_paddr_r[17]_i_1__0_n_0 ;
  wire \apb_paddr_r[18]_i_1__0_n_0 ;
  wire \apb_paddr_r[19]_i_1__0_n_0 ;
  wire \apb_paddr_r[1]_i_1__0_n_0 ;
  wire \apb_paddr_r[20]_i_1__0_n_0 ;
  wire \apb_paddr_r[21]_i_10__0_n_0 ;
  wire \apb_paddr_r[21]_i_11__0_n_0 ;
  wire \apb_paddr_r[21]_i_12__0_n_0 ;
  wire \apb_paddr_r[21]_i_13__0_n_0 ;
  wire \apb_paddr_r[21]_i_14__0_n_0 ;
  wire \apb_paddr_r[21]_i_1__1_n_0 ;
  wire \apb_paddr_r[21]_i_2__0_n_0 ;
  wire \apb_paddr_r[21]_i_3__0_n_0 ;
  wire \apb_paddr_r[21]_i_4__0_n_0 ;
  wire \apb_paddr_r[21]_i_5__0_n_0 ;
  wire \apb_paddr_r[21]_i_6__0_n_0 ;
  wire \apb_paddr_r[21]_i_7__0_n_0 ;
  wire \apb_paddr_r[21]_i_8__0_n_0 ;
  wire \apb_paddr_r[2]_i_1__0_n_0 ;
  wire \apb_paddr_r[3]_i_1__1_n_0 ;
  wire \apb_paddr_r[4]_i_1__0_n_0 ;
  wire \apb_paddr_r[5]_i_1__0_n_0 ;
  wire \apb_paddr_r[6]_i_1__0_n_0 ;
  wire \apb_paddr_r[7]_i_1__0_n_0 ;
  wire \apb_paddr_r[8]_i_1__0_n_0 ;
  wire \apb_paddr_r[9]_i_1__0_n_0 ;
  wire [21:0]\apb_paddr_r_reg[21]_0 ;
  wire [21:0]\apb_paddr_r_reg[21]_1 ;
  wire apb_penable_r;
  wire apb_poll_complete_r0;
  wire apb_poll_complete_r0_carry__0_i_1__0_n_0;
  wire apb_poll_complete_r0_carry__0_i_2__0_n_0;
  wire apb_poll_complete_r0_carry__0_i_3__0_n_0;
  wire apb_poll_complete_r0_carry__0_i_4__0_n_0;
  wire apb_poll_complete_r0_carry__0_i_5__0_n_0;
  wire apb_poll_complete_r0_carry__0_n_6;
  wire apb_poll_complete_r0_carry__0_n_7;
  wire apb_poll_complete_r0_carry_i_10__0_n_0;
  wire apb_poll_complete_r0_carry_i_11__0_n_0;
  wire apb_poll_complete_r0_carry_i_12__0_n_0;
  wire apb_poll_complete_r0_carry_i_13__0_n_0;
  wire apb_poll_complete_r0_carry_i_14__0_n_0;
  wire apb_poll_complete_r0_carry_i_15__0_n_0;
  wire apb_poll_complete_r0_carry_i_16__0_n_0;
  wire apb_poll_complete_r0_carry_i_1__1_n_0;
  wire apb_poll_complete_r0_carry_i_2__1_n_0;
  wire apb_poll_complete_r0_carry_i_3__1_n_0;
  wire apb_poll_complete_r0_carry_i_4__1_n_0;
  wire apb_poll_complete_r0_carry_i_5__1_n_0;
  wire apb_poll_complete_r0_carry_i_6__1_n_0;
  wire apb_poll_complete_r0_carry_i_7__1_n_0;
  wire apb_poll_complete_r0_carry_i_8__1_n_0;
  wire apb_poll_complete_r0_carry_i_9__0_n_0;
  wire apb_poll_complete_r0_carry_n_0;
  wire apb_poll_complete_r0_carry_n_1;
  wire apb_poll_complete_r0_carry_n_2;
  wire apb_poll_complete_r0_carry_n_3;
  wire apb_poll_complete_r0_carry_n_4;
  wire apb_poll_complete_r0_carry_n_5;
  wire apb_poll_complete_r0_carry_n_6;
  wire apb_poll_complete_r0_carry_n_7;
  wire apb_psel_r;
  wire apb_psel_r_i_2__1_n_0;
  wire apb_psel_r_i_3__1_n_0;
  wire \apb_pwdata_r[0]_i_1__0_n_0 ;
  wire \apb_pwdata_r[10]_i_1__0_n_0 ;
  wire \apb_pwdata_r[11]_i_1__0_n_0 ;
  wire \apb_pwdata_r[12]_i_1__0_n_0 ;
  wire \apb_pwdata_r[13]_i_1__0_n_0 ;
  wire \apb_pwdata_r[14]_i_1__0_n_0 ;
  wire \apb_pwdata_r[15]_i_1__0_n_0 ;
  wire \apb_pwdata_r[16]_i_1__0_n_0 ;
  wire \apb_pwdata_r[17]_i_1__0_n_0 ;
  wire \apb_pwdata_r[18]_i_1__0_n_0 ;
  wire \apb_pwdata_r[19]_i_1__0_n_0 ;
  wire \apb_pwdata_r[1]_i_1__0_n_0 ;
  wire \apb_pwdata_r[20]_i_1__0_n_0 ;
  wire \apb_pwdata_r[21]_i_1__0_n_0 ;
  wire \apb_pwdata_r[22]_i_1__0_n_0 ;
  wire \apb_pwdata_r[23]_i_1__1_n_0 ;
  wire \apb_pwdata_r[24]_i_1__0_n_0 ;
  wire \apb_pwdata_r[25]_i_1__0_n_0 ;
  wire \apb_pwdata_r[26]_i_1__0_n_0 ;
  wire \apb_pwdata_r[27]_i_1__0_n_0 ;
  wire \apb_pwdata_r[28]_i_1__0_n_0 ;
  wire \apb_pwdata_r[29]_i_1__0_n_0 ;
  wire \apb_pwdata_r[2]_i_1__0_n_0 ;
  wire \apb_pwdata_r[30]_i_1__0_n_0 ;
  wire \apb_pwdata_r[31]_i_1__0_n_0 ;
  wire \apb_pwdata_r[3]_i_1__0_n_0 ;
  wire \apb_pwdata_r[4]_i_1__0_n_0 ;
  wire \apb_pwdata_r[5]_i_1__0_n_0 ;
  wire \apb_pwdata_r[6]_i_1__0_n_0 ;
  wire \apb_pwdata_r[7]_i_1__0_n_0 ;
  wire \apb_pwdata_r[8]_i_1__0_n_0 ;
  wire \apb_pwdata_r[9]_i_1__0_n_0 ;
  wire [31:0]\apb_pwdata_r_reg[31]_0 ;
  wire apb_pwrite_r_i_1__1_n_0;
  wire apb_pwrite_r_reg_0;
  wire apb_switch_s;
  wire \curr_state[0]_i_2__0_n_0 ;
  wire \curr_state[0]_i_3__0_n_0 ;
  wire \curr_state[1]_i_2__0_n_0 ;
  wire \curr_state[1]_i_3__0_n_0 ;
  wire \curr_state_reg[0]_0 ;
  wire \curr_state_reg[0]_1 ;
  wire \curr_state_reg[0]_2 ;
  wire \curr_state_reg[2]_0 ;
  wire \curr_state_reg[2]_1 ;
  wire [1:0]data_cnt_r;
  wire \data_cnt_r[0]_i_1__0_n_0 ;
  wire \data_cnt_r[1]_i_1__0_n_0 ;
  wire \data_cnt_r[1]_i_2__0_n_0 ;
  wire \data_cnt_r[1]_i_3__0_n_0 ;
  wire \data_cnt_r[1]_i_4__0_n_0 ;
  wire \data_cnt_r[1]_i_5__0_n_0 ;
  wire \data_store_0[0]_i_1__0_n_0 ;
  wire \data_store_0[10]_i_1__0_n_0 ;
  wire \data_store_0[11]_i_1__0_n_0 ;
  wire \data_store_0[12]_i_1__0_n_0 ;
  wire \data_store_0[13]_i_1__0_n_0 ;
  wire \data_store_0[14]_i_1__0_n_0 ;
  wire \data_store_0[15]_i_1__0_n_0 ;
  wire \data_store_0[16]_i_1__0_n_0 ;
  wire \data_store_0[17]_i_1__0_n_0 ;
  wire \data_store_0[18]_i_1__0_n_0 ;
  wire \data_store_0[19]_i_1__0_n_0 ;
  wire \data_store_0[1]_i_1__0_n_0 ;
  wire \data_store_0[20]_i_1__0_n_0 ;
  wire \data_store_0[21]_i_1__0_n_0 ;
  wire \data_store_0[22]_i_1__0_n_0 ;
  wire \data_store_0[23]_i_1__0_n_0 ;
  wire \data_store_0[24]_i_1__0_n_0 ;
  wire \data_store_0[25]_i_1__0_n_0 ;
  wire \data_store_0[26]_i_1__0_n_0 ;
  wire \data_store_0[27]_i_1__0_n_0 ;
  wire \data_store_0[28]_i_1__0_n_0 ;
  wire \data_store_0[29]_i_1__0_n_0 ;
  wire \data_store_0[2]_i_1__0_n_0 ;
  wire \data_store_0[30]_i_1__0_n_0 ;
  wire \data_store_0[31]_i_1__0_n_0 ;
  wire \data_store_0[3]_i_1__0_n_0 ;
  wire \data_store_0[4]_i_1__0_n_0 ;
  wire \data_store_0[5]_i_1__0_n_0 ;
  wire \data_store_0[6]_i_1__0_n_0 ;
  wire \data_store_0[7]_i_1__0_n_0 ;
  wire \data_store_0[8]_i_1__0_n_0 ;
  wire \data_store_0[9]_i_1__0_n_0 ;
  wire \data_store_0_reg_n_0_[0] ;
  wire \data_store_0_reg_n_0_[10] ;
  wire \data_store_0_reg_n_0_[11] ;
  wire \data_store_0_reg_n_0_[12] ;
  wire \data_store_0_reg_n_0_[13] ;
  wire \data_store_0_reg_n_0_[14] ;
  wire \data_store_0_reg_n_0_[15] ;
  wire \data_store_0_reg_n_0_[16] ;
  wire \data_store_0_reg_n_0_[17] ;
  wire \data_store_0_reg_n_0_[18] ;
  wire \data_store_0_reg_n_0_[19] ;
  wire \data_store_0_reg_n_0_[1] ;
  wire \data_store_0_reg_n_0_[20] ;
  wire \data_store_0_reg_n_0_[21] ;
  wire \data_store_0_reg_n_0_[22] ;
  wire \data_store_0_reg_n_0_[23] ;
  wire \data_store_0_reg_n_0_[24] ;
  wire \data_store_0_reg_n_0_[25] ;
  wire \data_store_0_reg_n_0_[26] ;
  wire \data_store_0_reg_n_0_[27] ;
  wire \data_store_0_reg_n_0_[28] ;
  wire \data_store_0_reg_n_0_[29] ;
  wire \data_store_0_reg_n_0_[2] ;
  wire \data_store_0_reg_n_0_[30] ;
  wire \data_store_0_reg_n_0_[31] ;
  wire \data_store_0_reg_n_0_[3] ;
  wire \data_store_0_reg_n_0_[4] ;
  wire \data_store_0_reg_n_0_[5] ;
  wire \data_store_0_reg_n_0_[6] ;
  wire \data_store_0_reg_n_0_[7] ;
  wire \data_store_0_reg_n_0_[8] ;
  wire \data_store_0_reg_n_0_[9] ;
  wire \data_store_1[0]_i_1__0_n_0 ;
  wire \data_store_1[10]_i_1__0_n_0 ;
  wire \data_store_1[11]_i_1__0_n_0 ;
  wire \data_store_1[12]_i_1__0_n_0 ;
  wire \data_store_1[13]_i_1__0_n_0 ;
  wire \data_store_1[14]_i_1__0_n_0 ;
  wire \data_store_1[15]_i_1__0_n_0 ;
  wire \data_store_1[16]_i_1__0_n_0 ;
  wire \data_store_1[17]_i_1__0_n_0 ;
  wire \data_store_1[18]_i_1__0_n_0 ;
  wire \data_store_1[19]_i_1__0_n_0 ;
  wire \data_store_1[1]_i_1__0_n_0 ;
  wire \data_store_1[20]_i_1__0_n_0 ;
  wire \data_store_1[21]_i_1__0_n_0 ;
  wire \data_store_1[22]_i_1__0_n_0 ;
  wire \data_store_1[23]_i_1__0_n_0 ;
  wire \data_store_1[24]_i_1__0_n_0 ;
  wire \data_store_1[25]_i_1__0_n_0 ;
  wire \data_store_1[26]_i_1__0_n_0 ;
  wire \data_store_1[27]_i_1__0_n_0 ;
  wire \data_store_1[28]_i_1__0_n_0 ;
  wire \data_store_1[29]_i_1__0_n_0 ;
  wire \data_store_1[2]_i_1__0_n_0 ;
  wire \data_store_1[30]_i_1__0_n_0 ;
  wire \data_store_1[31]_i_1__0_n_0 ;
  wire \data_store_1[3]_i_1__0_n_0 ;
  wire \data_store_1[4]_i_1__0_n_0 ;
  wire \data_store_1[5]_i_1__0_n_0 ;
  wire \data_store_1[6]_i_1__0_n_0 ;
  wire \data_store_1[7]_i_1__0_n_0 ;
  wire \data_store_1[8]_i_1__0_n_0 ;
  wire \data_store_1[9]_i_1__0_n_0 ;
  wire \data_store_1_reg_n_0_[0] ;
  wire \data_store_1_reg_n_0_[10] ;
  wire \data_store_1_reg_n_0_[11] ;
  wire \data_store_1_reg_n_0_[12] ;
  wire \data_store_1_reg_n_0_[13] ;
  wire \data_store_1_reg_n_0_[14] ;
  wire \data_store_1_reg_n_0_[15] ;
  wire \data_store_1_reg_n_0_[16] ;
  wire \data_store_1_reg_n_0_[17] ;
  wire \data_store_1_reg_n_0_[18] ;
  wire \data_store_1_reg_n_0_[19] ;
  wire \data_store_1_reg_n_0_[1] ;
  wire \data_store_1_reg_n_0_[20] ;
  wire \data_store_1_reg_n_0_[21] ;
  wire \data_store_1_reg_n_0_[22] ;
  wire \data_store_1_reg_n_0_[23] ;
  wire \data_store_1_reg_n_0_[24] ;
  wire \data_store_1_reg_n_0_[25] ;
  wire \data_store_1_reg_n_0_[26] ;
  wire \data_store_1_reg_n_0_[27] ;
  wire \data_store_1_reg_n_0_[28] ;
  wire \data_store_1_reg_n_0_[29] ;
  wire \data_store_1_reg_n_0_[2] ;
  wire \data_store_1_reg_n_0_[30] ;
  wire \data_store_1_reg_n_0_[31] ;
  wire \data_store_1_reg_n_0_[3] ;
  wire \data_store_1_reg_n_0_[4] ;
  wire \data_store_1_reg_n_0_[5] ;
  wire \data_store_1_reg_n_0_[6] ;
  wire \data_store_1_reg_n_0_[7] ;
  wire \data_store_1_reg_n_0_[8] ;
  wire \data_store_1_reg_n_0_[9] ;
  wire [31:0]douta;
  wire [31:0]\gen_apb_data_r_reg[31]_0 ;
  wire \gen_apb_data_r_reg_n_0_[0] ;
  wire \gen_apb_data_r_reg_n_0_[10] ;
  wire \gen_apb_data_r_reg_n_0_[11] ;
  wire \gen_apb_data_r_reg_n_0_[12] ;
  wire \gen_apb_data_r_reg_n_0_[13] ;
  wire \gen_apb_data_r_reg_n_0_[14] ;
  wire \gen_apb_data_r_reg_n_0_[15] ;
  wire \gen_apb_data_r_reg_n_0_[16] ;
  wire \gen_apb_data_r_reg_n_0_[17] ;
  wire \gen_apb_data_r_reg_n_0_[18] ;
  wire \gen_apb_data_r_reg_n_0_[19] ;
  wire \gen_apb_data_r_reg_n_0_[1] ;
  wire \gen_apb_data_r_reg_n_0_[20] ;
  wire \gen_apb_data_r_reg_n_0_[21] ;
  wire \gen_apb_data_r_reg_n_0_[22] ;
  wire \gen_apb_data_r_reg_n_0_[23] ;
  wire \gen_apb_data_r_reg_n_0_[24] ;
  wire \gen_apb_data_r_reg_n_0_[25] ;
  wire \gen_apb_data_r_reg_n_0_[26] ;
  wire \gen_apb_data_r_reg_n_0_[27] ;
  wire \gen_apb_data_r_reg_n_0_[28] ;
  wire \gen_apb_data_r_reg_n_0_[29] ;
  wire \gen_apb_data_r_reg_n_0_[2] ;
  wire \gen_apb_data_r_reg_n_0_[3] ;
  wire \gen_apb_data_r_reg_n_0_[4] ;
  wire \gen_apb_data_r_reg_n_0_[5] ;
  wire \gen_apb_data_r_reg_n_0_[6] ;
  wire \gen_apb_data_r_reg_n_0_[7] ;
  wire \gen_apb_data_r_reg_n_0_[8] ;
  wire \gen_apb_data_r_reg_n_0_[9] ;
  wire gen_apb_tran_1;
  wire gen_apb_wr_rd_r_i_1__2_n_0;
  wire gen_apb_wr_rd_r_reg_n_0;
  wire gen_poll_1;
  wire gen_poll_r;
  wire gen_poll_r_i_1__3_n_0;
  wire gen_poll_r_reg_n_0;
  wire init_seq_complete_r;
  wire intrnl_apb_penable_1_s;
  wire intrnl_apb_psel_1_s;
  wire intrnl_apb_pwrite_1_s;
  wire [2:0]nxt_state__0;
  wire [1:0]p_0_in__0;
  wire polling_r;
  wire polling_r_i_1__1_n_0;
  wire polling_r_i_2__1_n_0;
  wire polling_r_i_3__0_n_0;
  wire polling_r_i_4__0_n_0;
  wire polling_r_reg_0;
  wire pready_1;
  wire reading_r;
  wire reading_r_i_1__1_n_0;
  wire reading_r_i_2__0_n_0;
  wire reading_r_i_3__0_n_0;
  wire reading_r_i_4__0_n_0;
  wire wr_rd_store_0_i_1__0_n_0;
  wire wr_rd_store_0_reg_n_0;
  wire wr_rd_store_1;
  wire wr_rd_store_1_reg_n_0;
  wire [7:0]NLW_apb_poll_complete_r0_carry_O_UNCONNECTED;
  wire [7:3]NLW_apb_poll_complete_r0_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_apb_poll_complete_r0_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[0]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [0]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[0]),
        .O(\addr_store_0[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[10]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [10]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[10]),
        .O(\addr_store_0[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[11]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [11]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[11]),
        .O(\addr_store_0[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[12]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [12]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[12]),
        .O(\addr_store_0[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[13]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [13]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[13]),
        .O(\addr_store_0[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[14]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [14]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[14]),
        .O(\addr_store_0[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[15]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [15]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[15]),
        .O(\addr_store_0[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[16]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [16]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[16]),
        .O(\addr_store_0[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[17]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [17]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[17]),
        .O(\addr_store_0[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[18]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [18]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[18]),
        .O(\addr_store_0[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[19]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [19]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[19]),
        .O(\addr_store_0[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[1]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [1]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[1]),
        .O(\addr_store_0[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[20]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [20]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[20]),
        .O(\addr_store_0[20]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h33313F30)) 
    \addr_store_0[21]_i_1__0 
       (.I0(polling_r),
        .I1(\addr_store_0[21]_i_3__0_n_0 ),
        .I2(data_cnt_r[1]),
        .I3(gen_apb_tran_1),
        .I4(data_cnt_r[0]),
        .O(\addr_store_0[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[21]_i_2__0 
       (.I0(\apb_paddr_r_reg[21]_1 [21]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[21]),
        .O(\addr_store_0[21]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr_store_0[21]_i_3__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\addr_store_0[21]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF3331)) 
    \addr_store_0[21]_i_4__0 
       (.I0(data_cnt_r[0]),
        .I1(data_cnt_r[1]),
        .I2(gen_apb_tran_1),
        .I3(polling_r),
        .I4(\addr_store_0[21]_i_3__0_n_0 ),
        .O(\addr_store_0[21]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \addr_store_0[21]_i_5__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(data_cnt_r[1]),
        .O(\addr_store_0[21]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[2]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [2]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[2]),
        .O(\addr_store_0[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[3]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [3]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[3]),
        .O(\addr_store_0[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[4]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [4]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[4]),
        .O(\addr_store_0[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[5]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [5]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[5]),
        .O(\addr_store_0[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[6]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [6]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[6]),
        .O(\addr_store_0[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[7]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [7]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[7]),
        .O(\addr_store_0[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[8]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [8]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[8]),
        .O(\addr_store_0[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \addr_store_0[9]_i_1__0 
       (.I0(\apb_paddr_r_reg[21]_1 [9]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(addr_store_1[9]),
        .O(\addr_store_0[9]_i_1__0_n_0 ));
  FDCE \addr_store_0_reg[0] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[0]_i_1__0_n_0 ),
        .Q(addr_store_0[0]));
  FDCE \addr_store_0_reg[10] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[10]_i_1__0_n_0 ),
        .Q(addr_store_0[10]));
  FDCE \addr_store_0_reg[11] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[11]_i_1__0_n_0 ),
        .Q(addr_store_0[11]));
  FDCE \addr_store_0_reg[12] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[12]_i_1__0_n_0 ),
        .Q(addr_store_0[12]));
  FDCE \addr_store_0_reg[13] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[13]_i_1__0_n_0 ),
        .Q(addr_store_0[13]));
  FDCE \addr_store_0_reg[14] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[14]_i_1__0_n_0 ),
        .Q(addr_store_0[14]));
  FDCE \addr_store_0_reg[15] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[15]_i_1__0_n_0 ),
        .Q(addr_store_0[15]));
  FDCE \addr_store_0_reg[16] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[16]_i_1__0_n_0 ),
        .Q(addr_store_0[16]));
  FDCE \addr_store_0_reg[17] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[17]_i_1__0_n_0 ),
        .Q(addr_store_0[17]));
  FDCE \addr_store_0_reg[18] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[18]_i_1__0_n_0 ),
        .Q(addr_store_0[18]));
  FDCE \addr_store_0_reg[19] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[19]_i_1__0_n_0 ),
        .Q(addr_store_0[19]));
  FDCE \addr_store_0_reg[1] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[1]_i_1__0_n_0 ),
        .Q(addr_store_0[1]));
  FDCE \addr_store_0_reg[20] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[20]_i_1__0_n_0 ),
        .Q(addr_store_0[20]));
  FDCE \addr_store_0_reg[21] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[21]_i_2__0_n_0 ),
        .Q(addr_store_0[21]));
  FDCE \addr_store_0_reg[2] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[2]_i_1__0_n_0 ),
        .Q(addr_store_0[2]));
  FDCE \addr_store_0_reg[3] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[3]_i_1__0_n_0 ),
        .Q(addr_store_0[3]));
  FDCE \addr_store_0_reg[4] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[4]_i_1__0_n_0 ),
        .Q(addr_store_0[4]));
  FDCE \addr_store_0_reg[5] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[5]_i_1__0_n_0 ),
        .Q(addr_store_0[5]));
  FDCE \addr_store_0_reg[6] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[6]_i_1__0_n_0 ),
        .Q(addr_store_0[6]));
  FDCE \addr_store_0_reg[7] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[7]_i_1__0_n_0 ),
        .Q(addr_store_0[7]));
  FDCE \addr_store_0_reg[8] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[8]_i_1__0_n_0 ),
        .Q(addr_store_0[8]));
  FDCE \addr_store_0_reg[9] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_0[9]_i_1__0_n_0 ),
        .Q(addr_store_0[9]));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[0]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [0]),
        .O(\addr_store_1[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[10]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [10]),
        .O(\addr_store_1[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[11]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [11]),
        .O(\addr_store_1[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[12]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [12]),
        .O(\addr_store_1[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[13]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [13]),
        .O(\addr_store_1[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[14]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [14]),
        .O(\addr_store_1[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[15]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [15]),
        .O(\addr_store_1[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[16]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [16]),
        .O(\addr_store_1[16]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[17]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [17]),
        .O(\addr_store_1[17]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[18]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [18]),
        .O(\addr_store_1[18]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[19]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [19]),
        .O(\addr_store_1[19]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[1]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [1]),
        .O(\addr_store_1[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[20]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [20]),
        .O(\addr_store_1[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808F008)) 
    \addr_store_1[21]_i_1__0 
       (.I0(data_cnt_r[0]),
        .I1(gen_apb_tran_1),
        .I2(data_cnt_r[1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\addr_store_1[21]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[21]_i_2__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [21]),
        .O(\addr_store_1[21]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[2]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [2]),
        .O(\addr_store_1[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[3]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [3]),
        .O(\addr_store_1[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[4]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [4]),
        .O(\addr_store_1[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[5]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [5]),
        .O(\addr_store_1[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[6]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [6]),
        .O(\addr_store_1[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[7]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [7]),
        .O(\addr_store_1[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[8]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [8]),
        .O(\addr_store_1[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \addr_store_1[9]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\apb_paddr_r_reg[21]_1 [9]),
        .O(\addr_store_1[9]_i_1__0_n_0 ));
  FDCE \addr_store_1_reg[0] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[0]_i_1__0_n_0 ),
        .Q(addr_store_1[0]));
  FDCE \addr_store_1_reg[10] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[10]_i_1__0_n_0 ),
        .Q(addr_store_1[10]));
  FDCE \addr_store_1_reg[11] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[11]_i_1__0_n_0 ),
        .Q(addr_store_1[11]));
  FDCE \addr_store_1_reg[12] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[12]_i_1__0_n_0 ),
        .Q(addr_store_1[12]));
  FDCE \addr_store_1_reg[13] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[13]_i_1__0_n_0 ),
        .Q(addr_store_1[13]));
  FDCE \addr_store_1_reg[14] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[14]_i_1__0_n_0 ),
        .Q(addr_store_1[14]));
  FDCE \addr_store_1_reg[15] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[15]_i_1__0_n_0 ),
        .Q(addr_store_1[15]));
  FDCE \addr_store_1_reg[16] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[16]_i_1__0_n_0 ),
        .Q(addr_store_1[16]));
  FDCE \addr_store_1_reg[17] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[17]_i_1__0_n_0 ),
        .Q(addr_store_1[17]));
  FDCE \addr_store_1_reg[18] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[18]_i_1__0_n_0 ),
        .Q(addr_store_1[18]));
  FDCE \addr_store_1_reg[19] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[19]_i_1__0_n_0 ),
        .Q(addr_store_1[19]));
  FDCE \addr_store_1_reg[1] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[1]_i_1__0_n_0 ),
        .Q(addr_store_1[1]));
  FDCE \addr_store_1_reg[20] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[20]_i_1__0_n_0 ),
        .Q(addr_store_1[20]));
  FDCE \addr_store_1_reg[21] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[21]_i_2__0_n_0 ),
        .Q(addr_store_1[21]));
  FDCE \addr_store_1_reg[2] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[2]_i_1__0_n_0 ),
        .Q(addr_store_1[2]));
  FDCE \addr_store_1_reg[3] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[3]_i_1__0_n_0 ),
        .Q(addr_store_1[3]));
  FDCE \addr_store_1_reg[4] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[4]_i_1__0_n_0 ),
        .Q(addr_store_1[4]));
  FDCE \addr_store_1_reg[5] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[5]_i_1__0_n_0 ),
        .Q(addr_store_1[5]));
  FDCE \addr_store_1_reg[6] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[6]_i_1__0_n_0 ),
        .Q(addr_store_1[6]));
  FDCE \addr_store_1_reg[7] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[7]_i_1__0_n_0 ),
        .Q(addr_store_1[7]));
  FDCE \addr_store_1_reg[8] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[8]_i_1__0_n_0 ),
        .Q(addr_store_1[8]));
  FDCE \addr_store_1_reg[9] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\addr_store_1[9]_i_1__0_n_0 ),
        .Q(addr_store_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[0]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[10]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[11]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[12]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[13]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[14]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[15]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[16]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[17]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[18]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[19]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[1]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[20]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[21]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[2]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[3]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[4]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[5]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[6]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[7]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[8]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_addr_pend_r[9]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEAEA)) 
    apb_back_press_r_i_1__0
       (.I0(apb_back_press_r_i_2__0_n_0),
        .I1(polling_r_reg_0),
        .I2(gen_poll_r_reg_n_0),
        .I3(apb_back_press_r_i_3__0_n_0),
        .I4(apb_back_press_r_i_4__0_n_0),
        .I5(gen_apb_tran_1),
        .O(apb_back_press_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hD5D5D5D5FFD5D5D5)) 
    apb_back_press_r_i_2__0
       (.I0(\addr_store_0[21]_i_3__0_n_0 ),
        .I1(apb_back_press_r_i_5__0_n_0),
        .I2(gen_apb_tran_1),
        .I3(apb_psel_r_i_3__1_n_0),
        .I4(polling_r),
        .I5(apb_poll_complete_r0),
        .O(apb_back_press_r_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    apb_back_press_r_i_3__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(apb_back_press_r_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hE)) 
    apb_back_press_r_i_4__0
       (.I0(data_cnt_r[0]),
        .I1(data_cnt_r[1]),
        .O(apb_back_press_r_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h10)) 
    apb_back_press_r_i_5__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(apb_back_press_r_i_5__0_n_0));
  FDCE apb_back_press_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(APB_1_PRESET_N_0),
        .D(apb_back_press_r_i_1__0_n_0),
        .Q(apb_back_press_1));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[22]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[23]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[26]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[27]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[28]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[29]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[30]_i_1__0 
       (.I0(polling_r_reg_0),
        .I1(douta[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \apb_data_pend_r[31]_i_2__0 
       (.I0(polling_r_reg_0),
        .I1(douta[31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[0]_i_1__0 
       (.I0(addr_store_0[0]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [0]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[10]_i_1__0 
       (.I0(addr_store_0[10]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [10]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[11]_i_1__0 
       (.I0(addr_store_0[11]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [11]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[12]_i_1__0 
       (.I0(addr_store_0[12]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [12]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[13]_i_1__0 
       (.I0(addr_store_0[13]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [13]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[14]_i_1__0 
       (.I0(addr_store_0[14]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [14]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[15]_i_1__0 
       (.I0(addr_store_0[15]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [15]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[16]_i_1__0 
       (.I0(addr_store_0[16]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [16]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[17]_i_1__0 
       (.I0(addr_store_0[17]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [17]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[18]_i_1__0 
       (.I0(addr_store_0[18]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [18]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[19]_i_1__0 
       (.I0(addr_store_0[19]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [19]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[1]_i_1__0 
       (.I0(addr_store_0[1]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [1]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[20]_i_1__0 
       (.I0(addr_store_0[20]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [20]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \apb_paddr_r[21]_i_10__0 
       (.I0(pready_1),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\apb_paddr_r[21]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \apb_paddr_r[21]_i_11__0 
       (.I0(polling_r),
        .I1(\curr_state_reg[2]_1 ),
        .O(\apb_paddr_r[21]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \apb_paddr_r[21]_i_12__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(gen_poll_r),
        .I3(gen_apb_tran_1),
        .O(\apb_paddr_r[21]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000111)) 
    \apb_paddr_r[21]_i_13__0 
       (.I0(\curr_state_reg[2]_1 ),
        .I1(polling_r),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(reading_r),
        .I4(data_cnt_r[1]),
        .I5(data_cnt_r[0]),
        .O(\apb_paddr_r[21]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \apb_paddr_r[21]_i_14__0 
       (.I0(\curr_state_reg[2]_0 ),
        .I1(pready_1),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\apb_paddr_r[21]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBABAAAB)) 
    \apb_paddr_r[21]_i_1__1 
       (.I0(apb_psel_r_i_3__1_n_0),
        .I1(\curr_state[1]_i_2__0_n_0 ),
        .I2(\apb_paddr_r[21]_i_3__0_n_0 ),
        .I3(polling_r),
        .I4(apb_poll_complete_r0),
        .I5(\apb_paddr_r[21]_i_4__0_n_0 ),
        .O(\apb_paddr_r[21]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[21]_i_2__0 
       (.I0(addr_store_0[21]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [21]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[21]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \apb_paddr_r[21]_i_3__0 
       (.I0(gen_apb_wr_rd_r_reg_n_0),
        .I1(reading_r),
        .O(\apb_paddr_r[21]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \apb_paddr_r[21]_i_4__0 
       (.I0(apb_pwrite_r_reg_0),
        .I1(\curr_state[1]_i_2__0_n_0 ),
        .I2(gen_apb_tran_1),
        .I3(polling_r),
        .I4(data_cnt_r[1]),
        .I5(data_cnt_r[0]),
        .O(\apb_paddr_r[21]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h4777000000000000)) 
    \apb_paddr_r[21]_i_5__0 
       (.I0(apb_poll_complete_r0),
        .I1(polling_r),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(reading_r),
        .I4(apb_psel_r_i_3__1_n_0),
        .I5(apb_back_press_r_i_4__0_n_0),
        .O(\apb_paddr_r[21]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \apb_paddr_r[21]_i_6__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\apb_paddr_r[21]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    \apb_paddr_r[21]_i_7__0 
       (.I0(\apb_paddr_r[21]_i_10__0_n_0 ),
        .I1(apb_poll_complete_r0),
        .I2(\curr_state_reg[2]_0 ),
        .I3(\apb_paddr_r[21]_i_11__0_n_0 ),
        .I4(apb_back_press_r_i_4__0_n_0),
        .I5(\apb_paddr_r[21]_i_12__0_n_0 ),
        .O(\apb_paddr_r[21]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF10101000000000)) 
    \apb_paddr_r[21]_i_8__0 
       (.I0(init_seq_complete_r),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\apb_paddr_r[21]_i_13__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_14__0_n_0 ),
        .I5(gen_apb_tran_1),
        .O(\apb_paddr_r[21]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[2]_i_1__0 
       (.I0(addr_store_0[2]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [2]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[3]_i_1__1 
       (.I0(addr_store_0[3]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [3]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[4]_i_1__0 
       (.I0(addr_store_0[4]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [4]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[5]_i_1__0 
       (.I0(addr_store_0[5]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [5]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[6]_i_1__0 
       (.I0(addr_store_0[6]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [6]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[7]_i_1__0 
       (.I0(addr_store_0[7]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [7]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[8]_i_1__0 
       (.I0(addr_store_0[8]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [8]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_paddr_r[9]_i_1__0 
       (.I0(addr_store_0[9]),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\apb_paddr_r_reg[21]_1 [9]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_paddr_r[9]_i_1__0_n_0 ));
  FDCE \apb_paddr_r_reg[0] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[0]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [0]));
  FDCE \apb_paddr_r_reg[10] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[10]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [10]));
  FDCE \apb_paddr_r_reg[11] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[11]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [11]));
  FDCE \apb_paddr_r_reg[12] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[12]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [12]));
  FDCE \apb_paddr_r_reg[13] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[13]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [13]));
  FDCE \apb_paddr_r_reg[14] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[14]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [14]));
  FDCE \apb_paddr_r_reg[15] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[15]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [15]));
  FDCE \apb_paddr_r_reg[16] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[16]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [16]));
  FDCE \apb_paddr_r_reg[17] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[17]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [17]));
  FDCE \apb_paddr_r_reg[18] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[18]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [18]));
  FDCE \apb_paddr_r_reg[19] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[19]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [19]));
  FDCE \apb_paddr_r_reg[1] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[1]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [1]));
  FDCE \apb_paddr_r_reg[20] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[20]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [20]));
  FDCE \apb_paddr_r_reg[21] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[21]_i_2__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [21]));
  FDCE \apb_paddr_r_reg[2] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[2]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [2]));
  FDCE \apb_paddr_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[3]_i_1__1_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [3]));
  FDCE \apb_paddr_r_reg[4] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[4]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [4]));
  FDCE \apb_paddr_r_reg[5] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[5]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [5]));
  FDCE \apb_paddr_r_reg[6] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[6]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [6]));
  FDCE \apb_paddr_r_reg[7] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[7]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [7]));
  FDCE \apb_paddr_r_reg[8] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[8]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [8]));
  FDCE \apb_paddr_r_reg[9] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_paddr_r[9]_i_1__0_n_0 ),
        .Q(\apb_paddr_r_reg[21]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h02)) 
    apb_penable_r_i_1__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(apb_penable_r));
  FDCE apb_penable_r_reg
       (.C(APB_1_PCLK),
        .CE(apb_psel_r),
        .CLR(APB_1_PRESET_N_0),
        .D(apb_penable_r),
        .Q(intrnl_apb_penable_1_s));
  CARRY8 apb_poll_complete_r0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({apb_poll_complete_r0_carry_n_0,apb_poll_complete_r0_carry_n_1,apb_poll_complete_r0_carry_n_2,apb_poll_complete_r0_carry_n_3,apb_poll_complete_r0_carry_n_4,apb_poll_complete_r0_carry_n_5,apb_poll_complete_r0_carry_n_6,apb_poll_complete_r0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_apb_poll_complete_r0_carry_O_UNCONNECTED[7:0]),
        .S({apb_poll_complete_r0_carry_i_1__1_n_0,apb_poll_complete_r0_carry_i_2__1_n_0,apb_poll_complete_r0_carry_i_3__1_n_0,apb_poll_complete_r0_carry_i_4__1_n_0,apb_poll_complete_r0_carry_i_5__1_n_0,apb_poll_complete_r0_carry_i_6__1_n_0,apb_poll_complete_r0_carry_i_7__1_n_0,apb_poll_complete_r0_carry_i_8__1_n_0}));
  CARRY8 apb_poll_complete_r0_carry__0
       (.CI(apb_poll_complete_r0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_apb_poll_complete_r0_carry__0_CO_UNCONNECTED[7:3],apb_poll_complete_r0,apb_poll_complete_r0_carry__0_n_6,apb_poll_complete_r0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_apb_poll_complete_r0_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,apb_poll_complete_r0_carry__0_i_1__0_n_0,apb_poll_complete_r0_carry__0_i_2__0_n_0,apb_poll_complete_r0_carry__0_i_3__0_n_0}));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry__0_i_1__0
       (.I0(APB_1_PRDATA[30]),
        .I1(p_0_in__0[0]),
        .I2(APB_1_PRDATA[31]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(p_0_in__0[1]),
        .O(apb_poll_complete_r0_carry__0_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry__0_i_2__0
       (.I0(apb_poll_complete_r0_carry__0_i_4__0_n_0),
        .I1(APB_1_PRDATA[27]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[27] ),
        .O(apb_poll_complete_r0_carry__0_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry__0_i_3__0
       (.I0(apb_poll_complete_r0_carry__0_i_5__0_n_0),
        .I1(APB_1_PRDATA[24]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[24] ),
        .O(apb_poll_complete_r0_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry__0_i_4__0
       (.I0(APB_1_PRDATA[28]),
        .I1(\gen_apb_data_r_reg_n_0_[28] ),
        .I2(APB_1_PRDATA[29]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[29] ),
        .O(apb_poll_complete_r0_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry__0_i_5__0
       (.I0(APB_1_PRDATA[25]),
        .I1(\gen_apb_data_r_reg_n_0_[25] ),
        .I2(APB_1_PRDATA[26]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[26] ),
        .O(apb_poll_complete_r0_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_10__0
       (.I0(APB_1_PRDATA[19]),
        .I1(\gen_apb_data_r_reg_n_0_[19] ),
        .I2(APB_1_PRDATA[20]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[20] ),
        .O(apb_poll_complete_r0_carry_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_11__0
       (.I0(APB_1_PRDATA[16]),
        .I1(\gen_apb_data_r_reg_n_0_[16] ),
        .I2(APB_1_PRDATA[17]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[17] ),
        .O(apb_poll_complete_r0_carry_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_12__0
       (.I0(APB_1_PRDATA[13]),
        .I1(\gen_apb_data_r_reg_n_0_[13] ),
        .I2(APB_1_PRDATA[14]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[14] ),
        .O(apb_poll_complete_r0_carry_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_13__0
       (.I0(APB_1_PRDATA[10]),
        .I1(\gen_apb_data_r_reg_n_0_[10] ),
        .I2(APB_1_PRDATA[11]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[11] ),
        .O(apb_poll_complete_r0_carry_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_14__0
       (.I0(APB_1_PRDATA[7]),
        .I1(\gen_apb_data_r_reg_n_0_[7] ),
        .I2(APB_1_PRDATA[8]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[8] ),
        .O(apb_poll_complete_r0_carry_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_15__0
       (.I0(APB_1_PRDATA[4]),
        .I1(\gen_apb_data_r_reg_n_0_[4] ),
        .I2(APB_1_PRDATA[5]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[5] ),
        .O(apb_poll_complete_r0_carry_i_15__0_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_16__0
       (.I0(APB_1_PRDATA[1]),
        .I1(\gen_apb_data_r_reg_n_0_[1] ),
        .I2(APB_1_PRDATA[2]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[2] ),
        .O(apb_poll_complete_r0_carry_i_16__0_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_1__1
       (.I0(apb_poll_complete_r0_carry_i_9__0_n_0),
        .I1(APB_1_PRDATA[21]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[21] ),
        .O(apb_poll_complete_r0_carry_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_2__1
       (.I0(apb_poll_complete_r0_carry_i_10__0_n_0),
        .I1(APB_1_PRDATA[18]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[18] ),
        .O(apb_poll_complete_r0_carry_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_3__1
       (.I0(apb_poll_complete_r0_carry_i_11__0_n_0),
        .I1(APB_1_PRDATA[15]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[15] ),
        .O(apb_poll_complete_r0_carry_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_4__1
       (.I0(apb_poll_complete_r0_carry_i_12__0_n_0),
        .I1(APB_1_PRDATA[12]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[12] ),
        .O(apb_poll_complete_r0_carry_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_5__1
       (.I0(apb_poll_complete_r0_carry_i_13__0_n_0),
        .I1(APB_1_PRDATA[9]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[9] ),
        .O(apb_poll_complete_r0_carry_i_5__1_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_6__1
       (.I0(apb_poll_complete_r0_carry_i_14__0_n_0),
        .I1(APB_1_PRDATA[6]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[6] ),
        .O(apb_poll_complete_r0_carry_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_7__1
       (.I0(apb_poll_complete_r0_carry_i_15__0_n_0),
        .I1(APB_1_PRDATA[3]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[3] ),
        .O(apb_poll_complete_r0_carry_i_7__1_n_0));
  LUT5 #(
    .INIT(32'h0008AAA2)) 
    apb_poll_complete_r0_carry_i_8__1
       (.I0(apb_poll_complete_r0_carry_i_16__0_n_0),
        .I1(APB_1_PRDATA[0]),
        .I2(\curr_state_reg[2]_1 ),
        .I3(\curr_state_reg[2]_0 ),
        .I4(\gen_apb_data_r_reg_n_0_[0] ),
        .O(apb_poll_complete_r0_carry_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h0000009033333309)) 
    apb_poll_complete_r0_carry_i_9__0
       (.I0(APB_1_PRDATA[22]),
        .I1(\gen_apb_data_r_reg_n_0_[22] ),
        .I2(APB_1_PRDATA[23]),
        .I3(\curr_state_reg[2]_1 ),
        .I4(\curr_state_reg[2]_0 ),
        .I5(\gen_apb_data_r_reg_n_0_[23] ),
        .O(apb_poll_complete_r0_carry_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    apb_poll_pend_r_i_2__0
       (.I0(polling_r_reg_0),
        .I1(douta[25]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hF7)) 
    apb_poll_r_i_4__0
       (.I0(polling_r),
        .I1(apb_poll_complete_r0),
        .I2(\curr_state[1]_i_2__0_n_0 ),
        .O(polling_r_reg_0));
  LUT4 #(
    .INIT(16'hABAA)) 
    apb_psel_r_i_1__1
       (.I0(\apb_paddr_r[21]_i_1__1_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(apb_psel_r));
  LUT6 #(
    .INIT(64'hC0C0C0FFC0C0D5C0)) 
    apb_psel_r_i_2__1
       (.I0(\curr_state_reg[0]_0 ),
        .I1(\curr_state[1]_i_3__0_n_0 ),
        .I2(apb_psel_r_i_3__1_n_0),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(apb_psel_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    apb_psel_r_i_3__1
       (.I0(\curr_state_reg[2]_1 ),
        .I1(\curr_state_reg[2]_0 ),
        .I2(pready_1),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(apb_psel_r_i_3__1_n_0));
  FDCE apb_psel_r_reg
       (.C(APB_1_PCLK),
        .CE(apb_psel_r),
        .CLR(APB_1_PRESET_N_0),
        .D(apb_psel_r_i_2__1_n_0),
        .Q(intrnl_apb_psel_1_s));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[0]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[0] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [0]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[10]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[10] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [10]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[11]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[11] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [11]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[12]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[12] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [12]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[13]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[13] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [13]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[14]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[14] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [14]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[15]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[15] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [15]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[16]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[16] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [16]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[17]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[17] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [17]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[18]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[18] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [18]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[19]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[19] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [19]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[1]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[1] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [1]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[20]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[20] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [20]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[21]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[21] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [21]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[22]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[22] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [22]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[23]_i_1__1 
       (.I0(\data_store_0_reg_n_0_[23] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [23]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[23]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[24]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[24] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [24]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[25]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[25] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [25]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[26]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[26] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [26]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[27]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[27] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [27]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[28]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[28] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [28]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[28]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[29]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[29] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [29]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[2]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[2] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [2]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[30]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[30] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [30]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[31]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[31] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [31]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[3]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[3] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [3]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[4]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[4] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [4]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[5]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[5] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [5]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[6]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[6] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [6]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[7]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[7] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [7]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[8]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[8] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [8]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F8888888)) 
    \apb_pwdata_r[9]_i_1__0 
       (.I0(\data_store_0_reg_n_0_[9] ),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\gen_apb_data_r_reg[31]_0 [9]),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(\apb_pwdata_r[9]_i_1__0_n_0 ));
  FDCE \apb_pwdata_r_reg[0] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[0]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [0]));
  FDCE \apb_pwdata_r_reg[10] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[10]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [10]));
  FDCE \apb_pwdata_r_reg[11] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[11]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [11]));
  FDCE \apb_pwdata_r_reg[12] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[12]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [12]));
  FDCE \apb_pwdata_r_reg[13] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[13]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [13]));
  FDCE \apb_pwdata_r_reg[14] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[14]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [14]));
  FDCE \apb_pwdata_r_reg[15] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[15]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [15]));
  FDCE \apb_pwdata_r_reg[16] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[16]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [16]));
  FDCE \apb_pwdata_r_reg[17] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[17]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [17]));
  FDCE \apb_pwdata_r_reg[18] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[18]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [18]));
  FDCE \apb_pwdata_r_reg[19] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[19]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [19]));
  FDCE \apb_pwdata_r_reg[1] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[1]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [1]));
  FDCE \apb_pwdata_r_reg[20] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[20]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [20]));
  FDCE \apb_pwdata_r_reg[21] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[21]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [21]));
  FDCE \apb_pwdata_r_reg[22] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[22]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [22]));
  FDCE \apb_pwdata_r_reg[23] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[23]_i_1__1_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [23]));
  FDCE \apb_pwdata_r_reg[24] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[24]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [24]));
  FDCE \apb_pwdata_r_reg[25] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[25]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [25]));
  FDCE \apb_pwdata_r_reg[26] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[26]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [26]));
  FDCE \apb_pwdata_r_reg[27] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[27]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [27]));
  FDCE \apb_pwdata_r_reg[28] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[28]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [28]));
  FDCE \apb_pwdata_r_reg[29] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[29]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [29]));
  FDCE \apb_pwdata_r_reg[2] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[2]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [2]));
  FDCE \apb_pwdata_r_reg[30] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[30]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [30]));
  FDCE \apb_pwdata_r_reg[31] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[31]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [31]));
  FDCE \apb_pwdata_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[3]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [3]));
  FDCE \apb_pwdata_r_reg[4] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[4]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [4]));
  FDCE \apb_pwdata_r_reg[5] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[5]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [5]));
  FDCE \apb_pwdata_r_reg[6] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[6]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [6]));
  FDCE \apb_pwdata_r_reg[7] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[7]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [7]));
  FDCE \apb_pwdata_r_reg[8] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[8]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [8]));
  FDCE \apb_pwdata_r_reg[9] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\apb_pwdata_r[9]_i_1__0_n_0 ),
        .Q(\apb_pwdata_r_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h4F444F444F444444)) 
    apb_pwrite_r_i_1__1
       (.I0(wr_rd_store_0_reg_n_0),
        .I1(\apb_paddr_r[21]_i_5__0_n_0 ),
        .I2(\TWO_STACK_HBM.gen_apb_wr_rd_1 ),
        .I3(\apb_paddr_r[21]_i_6__0_n_0 ),
        .I4(\apb_paddr_r[21]_i_7__0_n_0 ),
        .I5(\apb_paddr_r[21]_i_8__0_n_0 ),
        .O(apb_pwrite_r_i_1__1_n_0));
  FDCE apb_pwrite_r_reg
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[21]_i_1__1_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(apb_pwrite_r_i_1__1_n_0),
        .Q(intrnl_apb_pwrite_1_s));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    apb_switch_r_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(init_seq_complete_r),
        .I4(gen_poll_r),
        .O(apb_switch_s));
  LUT1 #(
    .INIT(2'h1)) 
    apb_switch_r_i_2__0
       (.I0(APB_1_PRESET_N),
        .O(APB_1_PRESET_N_0));
  FDCE apb_switch_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(APB_1_PRESET_N_0),
        .D(apb_switch_s),
        .Q(apb_complete_1));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    apb_wr_rd_pend_r_i_1__0
       (.I0(polling_r_reg_0),
        .I1(douta[24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFFFEEFFEEFEFF)) 
    \curr_state[0]_i_1__0 
       (.I0(\curr_state[0]_i_2__0_n_0 ),
        .I1(\curr_state[0]_i_3__0_n_0 ),
        .I2(\curr_state_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(nxt_state__0[0]));
  LUT6 #(
    .INIT(64'h0000000040004044)) 
    \curr_state[0]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(apb_poll_complete_r0),
        .I3(polling_r),
        .I4(\apb_paddr_r[21]_i_3__0_n_0 ),
        .I5(\curr_state_reg[0]_1 ),
        .O(\curr_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \curr_state[0]_i_3__0 
       (.I0(polling_r),
        .I1(gen_apb_tran_1),
        .I2(apb_back_press_r_i_4__0_n_0),
        .I3(Q[1]),
        .I4(pready_1),
        .I5(\curr_state_reg[0]_2 ),
        .O(\curr_state[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \curr_state[1]_i_1__0 
       (.I0(\curr_state[1]_i_2__0_n_0 ),
        .I1(\curr_state[1]_i_3__0_n_0 ),
        .I2(\curr_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(nxt_state__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \curr_state[1]_i_2__0 
       (.I0(pready_1),
        .I1(\curr_state_reg[2]_0 ),
        .I2(\curr_state_reg[2]_1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\curr_state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF0EEE0EEE)) 
    \curr_state[1]_i_3__0 
       (.I0(apb_back_press_r_i_4__0_n_0),
        .I1(gen_apb_tran_1),
        .I2(reading_r),
        .I3(gen_apb_wr_rd_r_reg_n_0),
        .I4(apb_poll_complete_r0),
        .I5(polling_r),
        .O(\curr_state[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000FF00EF0000)) 
    \curr_state[2]_i_1__0 
       (.I0(\curr_state_reg[2]_1 ),
        .I1(\curr_state_reg[2]_0 ),
        .I2(pready_1),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(nxt_state__0[2]));
  (* FSM_ENCODED_STATES = "C_SETUP:010,C_ACCESS:100,C_IDLE:001" *) 
  FDPE \curr_state_reg[0] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .D(nxt_state__0[0]),
        .PRE(APB_1_PRESET_N_0),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "C_SETUP:010,C_ACCESS:100,C_IDLE:001" *) 
  FDCE \curr_state_reg[1] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(APB_1_PRESET_N_0),
        .D(nxt_state__0[1]),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "C_SETUP:010,C_ACCESS:100,C_IDLE:001" *) 
  FDCE \curr_state_reg[2] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(APB_1_PRESET_N_0),
        .D(nxt_state__0[2]),
        .Q(Q[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \data_cnt_r[0]_i_1__0 
       (.I0(data_cnt_r[0]),
        .O(\data_cnt_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55575755)) 
    \data_cnt_r[1]_i_1__0 
       (.I0(\data_cnt_r[1]_i_3__0_n_0 ),
        .I1(\curr_state_reg[0]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\data_cnt_r[1]_i_4__0_n_0 ),
        .O(\data_cnt_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h1FE0E00F)) 
    \data_cnt_r[1]_i_2__0 
       (.I0(\curr_state[1]_i_2__0_n_0 ),
        .I1(\data_cnt_r[1]_i_5__0_n_0 ),
        .I2(\data_cnt_r[1]_i_3__0_n_0 ),
        .I3(data_cnt_r[1]),
        .I4(data_cnt_r[0]),
        .O(\data_cnt_r[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEFF)) 
    \data_cnt_r[1]_i_3__0 
       (.I0(\addr_store_0[21]_i_3__0_n_0 ),
        .I1(polling_r),
        .I2(gen_apb_tran_1),
        .I3(data_cnt_r[0]),
        .I4(data_cnt_r[1]),
        .I5(reading_r),
        .O(\data_cnt_r[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8880000)) 
    \data_cnt_r[1]_i_4__0 
       (.I0(apb_poll_complete_r0),
        .I1(polling_r),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(reading_r),
        .I4(apb_back_press_r_i_4__0_n_0),
        .I5(\curr_state[1]_i_2__0_n_0 ),
        .O(\data_cnt_r[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4777)) 
    \data_cnt_r[1]_i_5__0 
       (.I0(apb_poll_complete_r0),
        .I1(polling_r),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(reading_r),
        .O(\data_cnt_r[1]_i_5__0_n_0 ));
  FDCE \data_cnt_r_reg[0] 
       (.C(APB_1_PCLK),
        .CE(\data_cnt_r[1]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_cnt_r[0]_i_1__0_n_0 ),
        .Q(data_cnt_r[0]));
  FDCE \data_cnt_r_reg[1] 
       (.C(APB_1_PCLK),
        .CE(\data_cnt_r[1]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_cnt_r[1]_i_2__0_n_0 ),
        .Q(data_cnt_r[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[0]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [0]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[0] ),
        .O(\data_store_0[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[10]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [10]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[10] ),
        .O(\data_store_0[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[11]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [11]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[11] ),
        .O(\data_store_0[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[12]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [12]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[12] ),
        .O(\data_store_0[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[13]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [13]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[13] ),
        .O(\data_store_0[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[14]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [14]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[14] ),
        .O(\data_store_0[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[15]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [15]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[15] ),
        .O(\data_store_0[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[16]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [16]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[16] ),
        .O(\data_store_0[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[17]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [17]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[17] ),
        .O(\data_store_0[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[18]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [18]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[18] ),
        .O(\data_store_0[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[19]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [19]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[19] ),
        .O(\data_store_0[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[1]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [1]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[1] ),
        .O(\data_store_0[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[20]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [20]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[20] ),
        .O(\data_store_0[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[21]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [21]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[21] ),
        .O(\data_store_0[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[22]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [22]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[22] ),
        .O(\data_store_0[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[23]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [23]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[23] ),
        .O(\data_store_0[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[24]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [24]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[24] ),
        .O(\data_store_0[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[25]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [25]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[25] ),
        .O(\data_store_0[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[26]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [26]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[26] ),
        .O(\data_store_0[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[27]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [27]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[27] ),
        .O(\data_store_0[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[28]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [28]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[28] ),
        .O(\data_store_0[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[29]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [29]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[29] ),
        .O(\data_store_0[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[2]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [2]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[2] ),
        .O(\data_store_0[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[30]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [30]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[30] ),
        .O(\data_store_0[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[31]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [31]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[31] ),
        .O(\data_store_0[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[3]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [3]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[3] ),
        .O(\data_store_0[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[4]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [4]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[4] ),
        .O(\data_store_0[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[5]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [5]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[5] ),
        .O(\data_store_0[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[6]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [6]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[6] ),
        .O(\data_store_0[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[7]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [7]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[7] ),
        .O(\data_store_0[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[8]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [8]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[8] ),
        .O(\data_store_0[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_store_0[9]_i_1__0 
       (.I0(\gen_apb_data_r_reg[31]_0 [9]),
        .I1(\addr_store_0[21]_i_4__0_n_0 ),
        .I2(\addr_store_0[21]_i_5__0_n_0 ),
        .I3(\data_store_1_reg_n_0_[9] ),
        .O(\data_store_0[9]_i_1__0_n_0 ));
  FDCE \data_store_0_reg[0] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[0]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[0] ));
  FDCE \data_store_0_reg[10] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[10]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[10] ));
  FDCE \data_store_0_reg[11] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[11]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[11] ));
  FDCE \data_store_0_reg[12] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[12]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[12] ));
  FDCE \data_store_0_reg[13] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[13]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[13] ));
  FDCE \data_store_0_reg[14] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[14]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[14] ));
  FDCE \data_store_0_reg[15] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[15]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[15] ));
  FDCE \data_store_0_reg[16] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[16]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[16] ));
  FDCE \data_store_0_reg[17] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[17]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[17] ));
  FDCE \data_store_0_reg[18] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[18]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[18] ));
  FDCE \data_store_0_reg[19] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[19]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[19] ));
  FDCE \data_store_0_reg[1] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[1]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[1] ));
  FDCE \data_store_0_reg[20] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[20]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[20] ));
  FDCE \data_store_0_reg[21] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[21]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[21] ));
  FDCE \data_store_0_reg[22] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[22]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[22] ));
  FDCE \data_store_0_reg[23] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[23]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[23] ));
  FDCE \data_store_0_reg[24] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[24]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[24] ));
  FDCE \data_store_0_reg[25] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[25]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[25] ));
  FDCE \data_store_0_reg[26] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[26]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[26] ));
  FDCE \data_store_0_reg[27] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[27]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[27] ));
  FDCE \data_store_0_reg[28] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[28]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[28] ));
  FDCE \data_store_0_reg[29] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[29]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[29] ));
  FDCE \data_store_0_reg[2] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[2]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[2] ));
  FDCE \data_store_0_reg[30] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[30]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[30] ));
  FDCE \data_store_0_reg[31] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[31]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[31] ));
  FDCE \data_store_0_reg[3] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[3]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[3] ));
  FDCE \data_store_0_reg[4] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[4]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[4] ));
  FDCE \data_store_0_reg[5] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[5]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[5] ));
  FDCE \data_store_0_reg[6] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[6]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[6] ));
  FDCE \data_store_0_reg[7] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[7]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[7] ));
  FDCE \data_store_0_reg[8] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[8]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[8] ));
  FDCE \data_store_0_reg[9] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_0[9]_i_1__0_n_0 ),
        .Q(\data_store_0_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[0]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [0]),
        .O(\data_store_1[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[10]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [10]),
        .O(\data_store_1[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[11]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [11]),
        .O(\data_store_1[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[12]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [12]),
        .O(\data_store_1[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[13]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [13]),
        .O(\data_store_1[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[14]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [14]),
        .O(\data_store_1[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[15]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [15]),
        .O(\data_store_1[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[16]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [16]),
        .O(\data_store_1[16]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[17]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [17]),
        .O(\data_store_1[17]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[18]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [18]),
        .O(\data_store_1[18]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[19]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [19]),
        .O(\data_store_1[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[1]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [1]),
        .O(\data_store_1[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[20]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [20]),
        .O(\data_store_1[20]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[21]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [21]),
        .O(\data_store_1[21]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[22]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [22]),
        .O(\data_store_1[22]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[23]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [23]),
        .O(\data_store_1[23]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[24]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [24]),
        .O(\data_store_1[24]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[25]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [25]),
        .O(\data_store_1[25]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[26]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [26]),
        .O(\data_store_1[26]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[27]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [27]),
        .O(\data_store_1[27]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[28]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [28]),
        .O(\data_store_1[28]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[29]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [29]),
        .O(\data_store_1[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[2]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [2]),
        .O(\data_store_1[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[30]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [30]),
        .O(\data_store_1[30]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[31]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [31]),
        .O(\data_store_1[31]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[3]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [3]),
        .O(\data_store_1[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[4]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [4]),
        .O(\data_store_1[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[5]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [5]),
        .O(\data_store_1[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[6]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [6]),
        .O(\data_store_1[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[7]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [7]),
        .O(\data_store_1[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[8]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [8]),
        .O(\data_store_1[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    \data_store_1[9]_i_1__0 
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_apb_data_r_reg[31]_0 [9]),
        .O(\data_store_1[9]_i_1__0_n_0 ));
  FDCE \data_store_1_reg[0] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[0]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[0] ));
  FDCE \data_store_1_reg[10] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[10]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[10] ));
  FDCE \data_store_1_reg[11] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[11]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[11] ));
  FDCE \data_store_1_reg[12] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[12]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[12] ));
  FDCE \data_store_1_reg[13] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[13]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[13] ));
  FDCE \data_store_1_reg[14] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[14]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[14] ));
  FDCE \data_store_1_reg[15] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[15]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[15] ));
  FDCE \data_store_1_reg[16] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[16]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[16] ));
  FDCE \data_store_1_reg[17] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[17]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[17] ));
  FDCE \data_store_1_reg[18] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[18]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[18] ));
  FDCE \data_store_1_reg[19] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[19]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[19] ));
  FDCE \data_store_1_reg[1] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[1]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[1] ));
  FDCE \data_store_1_reg[20] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[20]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[20] ));
  FDCE \data_store_1_reg[21] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[21]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[21] ));
  FDCE \data_store_1_reg[22] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[22]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[22] ));
  FDCE \data_store_1_reg[23] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[23]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[23] ));
  FDCE \data_store_1_reg[24] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[24]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[24] ));
  FDCE \data_store_1_reg[25] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[25]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[25] ));
  FDCE \data_store_1_reg[26] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[26]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[26] ));
  FDCE \data_store_1_reg[27] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[27]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[27] ));
  FDCE \data_store_1_reg[28] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[28]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[28] ));
  FDCE \data_store_1_reg[29] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[29]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[29] ));
  FDCE \data_store_1_reg[2] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[2]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[2] ));
  FDCE \data_store_1_reg[30] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[30]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[30] ));
  FDCE \data_store_1_reg[31] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[31]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[31] ));
  FDCE \data_store_1_reg[3] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[3]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[3] ));
  FDCE \data_store_1_reg[4] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[4]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[4] ));
  FDCE \data_store_1_reg[5] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[5]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[5] ));
  FDCE \data_store_1_reg[6] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[6]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[6] ));
  FDCE \data_store_1_reg[7] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[7]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[7] ));
  FDCE \data_store_1_reg[8] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[8]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[8] ));
  FDCE \data_store_1_reg[9] 
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(\data_store_1[9]_i_1__0_n_0 ),
        .Q(\data_store_1_reg_n_0_[9] ));
  FDCE \gen_apb_data_r_reg[0] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [0]),
        .Q(\gen_apb_data_r_reg_n_0_[0] ));
  FDCE \gen_apb_data_r_reg[10] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [10]),
        .Q(\gen_apb_data_r_reg_n_0_[10] ));
  FDCE \gen_apb_data_r_reg[11] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [11]),
        .Q(\gen_apb_data_r_reg_n_0_[11] ));
  FDCE \gen_apb_data_r_reg[12] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [12]),
        .Q(\gen_apb_data_r_reg_n_0_[12] ));
  FDCE \gen_apb_data_r_reg[13] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [13]),
        .Q(\gen_apb_data_r_reg_n_0_[13] ));
  FDCE \gen_apb_data_r_reg[14] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [14]),
        .Q(\gen_apb_data_r_reg_n_0_[14] ));
  FDCE \gen_apb_data_r_reg[15] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [15]),
        .Q(\gen_apb_data_r_reg_n_0_[15] ));
  FDCE \gen_apb_data_r_reg[16] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [16]),
        .Q(\gen_apb_data_r_reg_n_0_[16] ));
  FDCE \gen_apb_data_r_reg[17] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [17]),
        .Q(\gen_apb_data_r_reg_n_0_[17] ));
  FDCE \gen_apb_data_r_reg[18] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [18]),
        .Q(\gen_apb_data_r_reg_n_0_[18] ));
  FDCE \gen_apb_data_r_reg[19] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [19]),
        .Q(\gen_apb_data_r_reg_n_0_[19] ));
  FDCE \gen_apb_data_r_reg[1] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [1]),
        .Q(\gen_apb_data_r_reg_n_0_[1] ));
  FDCE \gen_apb_data_r_reg[20] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [20]),
        .Q(\gen_apb_data_r_reg_n_0_[20] ));
  FDCE \gen_apb_data_r_reg[21] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [21]),
        .Q(\gen_apb_data_r_reg_n_0_[21] ));
  FDCE \gen_apb_data_r_reg[22] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [22]),
        .Q(\gen_apb_data_r_reg_n_0_[22] ));
  FDCE \gen_apb_data_r_reg[23] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [23]),
        .Q(\gen_apb_data_r_reg_n_0_[23] ));
  FDCE \gen_apb_data_r_reg[24] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [24]),
        .Q(\gen_apb_data_r_reg_n_0_[24] ));
  FDCE \gen_apb_data_r_reg[25] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [25]),
        .Q(\gen_apb_data_r_reg_n_0_[25] ));
  FDCE \gen_apb_data_r_reg[26] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [26]),
        .Q(\gen_apb_data_r_reg_n_0_[26] ));
  FDCE \gen_apb_data_r_reg[27] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [27]),
        .Q(\gen_apb_data_r_reg_n_0_[27] ));
  FDCE \gen_apb_data_r_reg[28] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [28]),
        .Q(\gen_apb_data_r_reg_n_0_[28] ));
  FDCE \gen_apb_data_r_reg[29] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [29]),
        .Q(\gen_apb_data_r_reg_n_0_[29] ));
  FDCE \gen_apb_data_r_reg[2] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [2]),
        .Q(\gen_apb_data_r_reg_n_0_[2] ));
  FDCE \gen_apb_data_r_reg[30] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [30]),
        .Q(p_0_in__0[0]));
  FDCE \gen_apb_data_r_reg[31] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [31]),
        .Q(p_0_in__0[1]));
  FDCE \gen_apb_data_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [3]),
        .Q(\gen_apb_data_r_reg_n_0_[3] ));
  FDCE \gen_apb_data_r_reg[4] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [4]),
        .Q(\gen_apb_data_r_reg_n_0_[4] ));
  FDCE \gen_apb_data_r_reg[5] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [5]),
        .Q(\gen_apb_data_r_reg_n_0_[5] ));
  FDCE \gen_apb_data_r_reg[6] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [6]),
        .Q(\gen_apb_data_r_reg_n_0_[6] ));
  FDCE \gen_apb_data_r_reg[7] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [7]),
        .Q(\gen_apb_data_r_reg_n_0_[7] ));
  FDCE \gen_apb_data_r_reg[8] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [8]),
        .Q(\gen_apb_data_r_reg_n_0_[8] ));
  FDCE \gen_apb_data_r_reg[9] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_1),
        .CLR(APB_1_PRESET_N_0),
        .D(\gen_apb_data_r_reg[31]_0 [9]),
        .Q(\gen_apb_data_r_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hF8F808F8)) 
    gen_apb_wr_rd_r_i_1__2
       (.I0(gen_apb_tran_1),
        .I1(\TWO_STACK_HBM.gen_apb_wr_rd_1 ),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(reading_r),
        .I4(\curr_state[1]_i_2__0_n_0 ),
        .O(gen_apb_wr_rd_r_i_1__2_n_0));
  FDCE gen_apb_wr_rd_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(APB_1_PRESET_N_0),
        .D(gen_apb_wr_rd_r_i_1__2_n_0),
        .Q(gen_apb_wr_rd_r_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    gen_poll_r_i_1__3
       (.I0(gen_poll_1),
        .I1(polling_r_reg_0),
        .I2(gen_poll_r_reg_n_0),
        .O(gen_poll_r_i_1__3_n_0));
  FDCE gen_poll_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(APB_1_PRESET_N_0),
        .D(gen_poll_r_i_1__3_n_0),
        .Q(gen_poll_r_reg_n_0));
  LUT6 #(
    .INIT(64'hF0A0FCECF0A0F020)) 
    polling_r_i_1__1
       (.I0(polling_r_i_2__1_n_0),
        .I1(polling_r_reg_0),
        .I2(polling_r_i_3__0_n_0),
        .I3(apb_penable_r),
        .I4(polling_r_i_4__0_n_0),
        .I5(polling_r),
        .O(polling_r_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h002AAA2A)) 
    polling_r_i_2__1
       (.I0(apb_psel_r_i_3__1_n_0),
        .I1(reading_r),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(polling_r),
        .I4(apb_poll_complete_r0),
        .O(polling_r_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h40)) 
    polling_r_i_3__0
       (.I0(data_cnt_r[1]),
        .I1(data_cnt_r[0]),
        .I2(gen_poll_r_reg_n_0),
        .O(polling_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0E00000000000000)) 
    polling_r_i_4__0
       (.I0(\apb_paddr_r[21]_i_3__0_n_0 ),
        .I1(polling_r),
        .I2(data_cnt_r[1]),
        .I3(data_cnt_r[0]),
        .I4(gen_poll_r_reg_n_0),
        .I5(apb_psel_r_i_3__1_n_0),
        .O(polling_r_i_4__0_n_0));
  FDCE polling_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(APB_1_PRESET_N_0),
        .D(polling_r_i_1__1_n_0),
        .Q(polling_r));
  LUT6 #(
    .INIT(64'hCEAAEEAAFC00CC00)) 
    reading_r_i_1__1
       (.I0(reading_r_i_2__0_n_0),
        .I1(apb_penable_r),
        .I2(apb_psel_r_i_3__1_n_0),
        .I3(reading_r_i_3__0_n_0),
        .I4(reading_r_i_4__0_n_0),
        .I5(reading_r),
        .O(reading_r_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    reading_r_i_2__0
       (.I0(\curr_state[1]_i_2__0_n_0 ),
        .I1(reading_r),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .O(reading_r_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h40)) 
    reading_r_i_3__0
       (.I0(data_cnt_r[1]),
        .I1(data_cnt_r[0]),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .O(reading_r_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h7)) 
    reading_r_i_4__0
       (.I0(apb_poll_complete_r0),
        .I1(polling_r),
        .O(reading_r_i_4__0_n_0));
  FDCE reading_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(APB_1_PRESET_N_0),
        .D(reading_r_i_1__1_n_0),
        .Q(reading_r));
  LUT4 #(
    .INIT(16'hF444)) 
    wr_rd_store_0_i_1__0
       (.I0(\addr_store_0[21]_i_5__0_n_0 ),
        .I1(wr_rd_store_1_reg_n_0),
        .I2(\TWO_STACK_HBM.gen_apb_wr_rd_1 ),
        .I3(\addr_store_0[21]_i_4__0_n_0 ),
        .O(wr_rd_store_0_i_1__0_n_0));
  FDCE wr_rd_store_0_reg
       (.C(APB_1_PCLK),
        .CE(\addr_store_0[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(wr_rd_store_0_i_1__0_n_0),
        .Q(wr_rd_store_0_reg_n_0));
  LUT5 #(
    .INIT(32'hFFF70000)) 
    wr_rd_store_1_i_1__0
       (.I0(data_cnt_r[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\TWO_STACK_HBM.gen_apb_wr_rd_1 ),
        .O(wr_rd_store_1));
  FDCE wr_rd_store_1_reg
       (.C(APB_1_PCLK),
        .CE(\addr_store_1[21]_i_1__0_n_0 ),
        .CLR(APB_1_PRESET_N_0),
        .D(wr_rd_store_1),
        .Q(wr_rd_store_1_reg_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_data_fetch
   (addr_data_toggle_r_reg_0,
    gen_apb_tran_0,
    xpm_ena_0,
    gen_poll_0,
    gen_poll_r,
    \TWO_STACK_HBM.gen_apb_wr_rd_0 ,
    init_seq_complete_r,
    Q,
    gen_poll_r_reg_0,
    init_seq_complete_r_reg_0,
    \apb_addr_r_reg[21]_0 ,
    \apb_data_r_reg[31]_0 ,
    APB_0_PCLK,
    \apb_data_pend_r_reg[0]_0 ,
    D,
    init_seq_complete_r_reg_1,
    \apb_data_pend_r_reg[0]_1 ,
    douta,
    \apb_paddr_r[21]_i_4 ,
    apb_back_press_0);
  output addr_data_toggle_r_reg_0;
  output gen_apb_tran_0;
  output xpm_ena_0;
  output gen_poll_0;
  output gen_poll_r;
  output \TWO_STACK_HBM.gen_apb_wr_rd_0 ;
  output init_seq_complete_r;
  output [10:0]Q;
  output gen_poll_r_reg_0;
  output init_seq_complete_r_reg_0;
  output [21:0]\apb_addr_r_reg[21]_0 ;
  output [31:0]\apb_data_r_reg[31]_0 ;
  input APB_0_PCLK;
  input \apb_data_pend_r_reg[0]_0 ;
  input [31:0]D;
  input init_seq_complete_r_reg_1;
  input \apb_data_pend_r_reg[0]_1 ;
  input [31:0]douta;
  input [2:0]\apb_paddr_r[21]_i_4 ;
  input apb_back_press_0;

  wire APB_0_PCLK;
  wire [31:0]D;
  wire [10:0]Q;
  wire \TWO_STACK_HBM.gen_apb_wr_rd_0 ;
  wire addr_data_toggle_r;
  wire addr_data_toggle_r1;
  wire addr_data_toggle_r_reg_0;
  wire [21:0]apb_addr_pend_r;
  wire \apb_addr_r[0]_i_1_n_0 ;
  wire \apb_addr_r[10]_i_1_n_0 ;
  wire \apb_addr_r[11]_i_1_n_0 ;
  wire \apb_addr_r[12]_i_1_n_0 ;
  wire \apb_addr_r[13]_i_1_n_0 ;
  wire \apb_addr_r[14]_i_1_n_0 ;
  wire \apb_addr_r[15]_i_1_n_0 ;
  wire \apb_addr_r[16]_i_1_n_0 ;
  wire \apb_addr_r[17]_i_1_n_0 ;
  wire \apb_addr_r[18]_i_1_n_0 ;
  wire \apb_addr_r[19]_i_1_n_0 ;
  wire \apb_addr_r[1]_i_1_n_0 ;
  wire \apb_addr_r[20]_i_1_n_0 ;
  wire \apb_addr_r[21]_i_1_n_0 ;
  wire \apb_addr_r[2]_i_1_n_0 ;
  wire \apb_addr_r[3]_i_1_n_0 ;
  wire \apb_addr_r[4]_i_1_n_0 ;
  wire \apb_addr_r[5]_i_1_n_0 ;
  wire \apb_addr_r[6]_i_1_n_0 ;
  wire \apb_addr_r[7]_i_1_n_0 ;
  wire \apb_addr_r[8]_i_1_n_0 ;
  wire \apb_addr_r[9]_i_1_n_0 ;
  wire [21:0]\apb_addr_r_reg[21]_0 ;
  wire apb_back_press_0;
  wire \apb_data_pend_r[31]_i_1_n_0 ;
  wire [31:0]apb_data_pend_r__0;
  wire \apb_data_pend_r_reg[0]_0 ;
  wire \apb_data_pend_r_reg[0]_1 ;
  wire \apb_data_r[0]_i_1_n_0 ;
  wire \apb_data_r[10]_i_1_n_0 ;
  wire \apb_data_r[11]_i_1_n_0 ;
  wire \apb_data_r[12]_i_1_n_0 ;
  wire \apb_data_r[13]_i_1_n_0 ;
  wire \apb_data_r[14]_i_1_n_0 ;
  wire \apb_data_r[15]_i_1_n_0 ;
  wire \apb_data_r[16]_i_1_n_0 ;
  wire \apb_data_r[17]_i_1_n_0 ;
  wire \apb_data_r[18]_i_1_n_0 ;
  wire \apb_data_r[19]_i_1_n_0 ;
  wire \apb_data_r[1]_i_1_n_0 ;
  wire \apb_data_r[20]_i_1_n_0 ;
  wire \apb_data_r[21]_i_1_n_0 ;
  wire \apb_data_r[22]_i_1_n_0 ;
  wire \apb_data_r[23]_i_1_n_0 ;
  wire \apb_data_r[24]_i_1_n_0 ;
  wire \apb_data_r[25]_i_1_n_0 ;
  wire \apb_data_r[26]_i_1_n_0 ;
  wire \apb_data_r[27]_i_1_n_0 ;
  wire \apb_data_r[28]_i_1_n_0 ;
  wire \apb_data_r[29]_i_1_n_0 ;
  wire \apb_data_r[2]_i_1_n_0 ;
  wire \apb_data_r[30]_i_1_n_0 ;
  wire \apb_data_r[31]_i_1_n_0 ;
  wire \apb_data_r[31]_i_2_n_0 ;
  wire \apb_data_r[3]_i_1_n_0 ;
  wire \apb_data_r[4]_i_1_n_0 ;
  wire \apb_data_r[5]_i_1_n_0 ;
  wire \apb_data_r[6]_i_1_n_0 ;
  wire \apb_data_r[7]_i_1_n_0 ;
  wire \apb_data_r[8]_i_1_n_0 ;
  wire \apb_data_r[9]_i_1_n_0 ;
  wire [31:0]\apb_data_r_reg[31]_0 ;
  wire [2:0]\apb_paddr_r[21]_i_4 ;
  wire apb_poll_pend_r_reg_n_0;
  wire apb_poll_r;
  wire apb_poll_r_i_2_n_0;
  wire apb_poll_r_i_3_n_0;
  wire apb_poll_r_i_5_n_0;
  wire apb_poll_r_i_6_n_0;
  wire apb_wr_rd_pend_r;
  wire apb_wr_rd_pend_r_reg_n_0;
  wire apb_wr_rd_r_i_1_n_0;
  wire data_rcvd_r_i_1_n_0;
  wire data_rcvd_r_reg_n_0;
  wire [31:0]douta;
  wire gen_apb_tran_0;
  wire gen_poll_0;
  wire gen_poll_r;
  wire gen_poll_r0;
  wire gen_poll_r_reg_0;
  wire init_seq_complete_r;
  wire init_seq_complete_r_reg_0;
  wire init_seq_complete_r_reg_1;
  wire [10:1]p_0_in;
  wire \xpm_addra_r[0]_i_1_n_0 ;
  wire \xpm_addra_r[10]_i_1_n_0 ;
  wire \xpm_addra_r[10]_i_3_n_0 ;
  wire \xpm_addra_r[5]_i_2_n_0 ;
  wire \xpm_addra_r[6]_i_2_n_0 ;
  wire xpm_ena_0;
  wire xpm_ena_r_i_1_n_0;

  FDCE addr_data_toggle_r1_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(addr_data_toggle_r_reg_0),
        .Q(addr_data_toggle_r1));
  FDCE addr_data_toggle_r2_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(addr_data_toggle_r1),
        .Q(gen_apb_tran_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    addr_data_toggle_r_i_1
       (.I0(xpm_ena_0),
        .I1(addr_data_toggle_r_reg_0),
        .O(addr_data_toggle_r));
  FDCE addr_data_toggle_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(addr_data_toggle_r),
        .Q(addr_data_toggle_r_reg_0));
  FDCE \apb_addr_pend_r_reg[0] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[0]),
        .Q(apb_addr_pend_r[0]));
  FDCE \apb_addr_pend_r_reg[10] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[10]),
        .Q(apb_addr_pend_r[10]));
  FDCE \apb_addr_pend_r_reg[11] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[11]),
        .Q(apb_addr_pend_r[11]));
  FDCE \apb_addr_pend_r_reg[12] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[12]),
        .Q(apb_addr_pend_r[12]));
  FDCE \apb_addr_pend_r_reg[13] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[13]),
        .Q(apb_addr_pend_r[13]));
  FDCE \apb_addr_pend_r_reg[14] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[14]),
        .Q(apb_addr_pend_r[14]));
  FDCE \apb_addr_pend_r_reg[15] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[15]),
        .Q(apb_addr_pend_r[15]));
  FDCE \apb_addr_pend_r_reg[16] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[16]),
        .Q(apb_addr_pend_r[16]));
  FDCE \apb_addr_pend_r_reg[17] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[17]),
        .Q(apb_addr_pend_r[17]));
  FDCE \apb_addr_pend_r_reg[18] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[18]),
        .Q(apb_addr_pend_r[18]));
  FDCE \apb_addr_pend_r_reg[19] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[19]),
        .Q(apb_addr_pend_r[19]));
  FDCE \apb_addr_pend_r_reg[1] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[1]),
        .Q(apb_addr_pend_r[1]));
  FDCE \apb_addr_pend_r_reg[20] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[20]),
        .Q(apb_addr_pend_r[20]));
  FDCE \apb_addr_pend_r_reg[21] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[21]),
        .Q(apb_addr_pend_r[21]));
  FDCE \apb_addr_pend_r_reg[2] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[2]),
        .Q(apb_addr_pend_r[2]));
  FDCE \apb_addr_pend_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[3]),
        .Q(apb_addr_pend_r[3]));
  FDCE \apb_addr_pend_r_reg[4] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[4]),
        .Q(apb_addr_pend_r[4]));
  FDCE \apb_addr_pend_r_reg[5] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[5]),
        .Q(apb_addr_pend_r[5]));
  FDCE \apb_addr_pend_r_reg[6] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[6]),
        .Q(apb_addr_pend_r[6]));
  FDCE \apb_addr_pend_r_reg[7] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[7]),
        .Q(apb_addr_pend_r[7]));
  FDCE \apb_addr_pend_r_reg[8] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[8]),
        .Q(apb_addr_pend_r[8]));
  FDCE \apb_addr_pend_r_reg[9] 
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[9]),
        .Q(apb_addr_pend_r[9]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[0]_i_1 
       (.I0(douta[0]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[0]),
        .O(\apb_addr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[10]_i_1 
       (.I0(douta[10]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[10]),
        .O(\apb_addr_r[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[11]_i_1 
       (.I0(douta[11]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[11]),
        .O(\apb_addr_r[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[12]_i_1 
       (.I0(douta[12]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[12]),
        .O(\apb_addr_r[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[13]_i_1 
       (.I0(douta[13]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[13]),
        .O(\apb_addr_r[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[14]_i_1 
       (.I0(douta[14]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[14]),
        .O(\apb_addr_r[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[15]_i_1 
       (.I0(douta[15]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[15]),
        .O(\apb_addr_r[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[16]_i_1 
       (.I0(douta[16]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[16]),
        .O(\apb_addr_r[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[17]_i_1 
       (.I0(douta[17]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[17]),
        .O(\apb_addr_r[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[18]_i_1 
       (.I0(douta[18]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[18]),
        .O(\apb_addr_r[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[19]_i_1 
       (.I0(douta[19]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[19]),
        .O(\apb_addr_r[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[1]_i_1 
       (.I0(douta[1]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[1]),
        .O(\apb_addr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[20]_i_1 
       (.I0(douta[20]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[20]),
        .O(\apb_addr_r[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[21]_i_1 
       (.I0(douta[21]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[21]),
        .O(\apb_addr_r[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[2]_i_1 
       (.I0(douta[2]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[2]),
        .O(\apb_addr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[3]_i_1 
       (.I0(douta[3]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[3]),
        .O(\apb_addr_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[4]_i_1 
       (.I0(douta[4]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[4]),
        .O(\apb_addr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[5]_i_1 
       (.I0(douta[5]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[5]),
        .O(\apb_addr_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[6]_i_1 
       (.I0(douta[6]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[6]),
        .O(\apb_addr_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[7]_i_1 
       (.I0(douta[7]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[7]),
        .O(\apb_addr_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[8]_i_1 
       (.I0(douta[8]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[8]),
        .O(\apb_addr_r[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[9]_i_1 
       (.I0(douta[9]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_addr_pend_r[9]),
        .O(\apb_addr_r[9]_i_1_n_0 ));
  FDCE \apb_addr_r_reg[0] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[0]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [0]));
  FDCE \apb_addr_r_reg[10] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[10]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [10]));
  FDCE \apb_addr_r_reg[11] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[11]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [11]));
  FDCE \apb_addr_r_reg[12] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[12]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [12]));
  FDCE \apb_addr_r_reg[13] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[13]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [13]));
  FDCE \apb_addr_r_reg[14] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[14]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [14]));
  FDCE \apb_addr_r_reg[15] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[15]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [15]));
  FDCE \apb_addr_r_reg[16] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[16]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [16]));
  FDCE \apb_addr_r_reg[17] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[17]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [17]));
  FDCE \apb_addr_r_reg[18] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[18]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [18]));
  FDCE \apb_addr_r_reg[19] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[19]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [19]));
  FDCE \apb_addr_r_reg[1] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[1]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [1]));
  FDCE \apb_addr_r_reg[20] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[20]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [20]));
  FDCE \apb_addr_r_reg[21] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[21]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [21]));
  FDCE \apb_addr_r_reg[2] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[2]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [2]));
  FDCE \apb_addr_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[3]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [3]));
  FDCE \apb_addr_r_reg[4] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[4]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [4]));
  FDCE \apb_addr_r_reg[5] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[5]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [5]));
  FDCE \apb_addr_r_reg[6] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[6]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [6]));
  FDCE \apb_addr_r_reg[7] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[7]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [7]));
  FDCE \apb_addr_r_reg[8] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[8]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [8]));
  FDCE \apb_addr_r_reg[9] 
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[9]_i_1_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [9]));
  LUT4 #(
    .INIT(16'h08FF)) 
    \apb_data_pend_r[31]_i_1 
       (.I0(apb_poll_r_i_3_n_0),
        .I1(gen_poll_0),
        .I2(addr_data_toggle_r_reg_0),
        .I3(\apb_data_pend_r_reg[0]_1 ),
        .O(\apb_data_pend_r[31]_i_1_n_0 ));
  FDCE \apb_data_pend_r_reg[0] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[0]),
        .Q(apb_data_pend_r__0[0]));
  FDCE \apb_data_pend_r_reg[10] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[10]),
        .Q(apb_data_pend_r__0[10]));
  FDCE \apb_data_pend_r_reg[11] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[11]),
        .Q(apb_data_pend_r__0[11]));
  FDCE \apb_data_pend_r_reg[12] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[12]),
        .Q(apb_data_pend_r__0[12]));
  FDCE \apb_data_pend_r_reg[13] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[13]),
        .Q(apb_data_pend_r__0[13]));
  FDCE \apb_data_pend_r_reg[14] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[14]),
        .Q(apb_data_pend_r__0[14]));
  FDCE \apb_data_pend_r_reg[15] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[15]),
        .Q(apb_data_pend_r__0[15]));
  FDCE \apb_data_pend_r_reg[16] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[16]),
        .Q(apb_data_pend_r__0[16]));
  FDCE \apb_data_pend_r_reg[17] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[17]),
        .Q(apb_data_pend_r__0[17]));
  FDCE \apb_data_pend_r_reg[18] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[18]),
        .Q(apb_data_pend_r__0[18]));
  FDCE \apb_data_pend_r_reg[19] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[19]),
        .Q(apb_data_pend_r__0[19]));
  FDCE \apb_data_pend_r_reg[1] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[1]),
        .Q(apb_data_pend_r__0[1]));
  FDCE \apb_data_pend_r_reg[20] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[20]),
        .Q(apb_data_pend_r__0[20]));
  FDCE \apb_data_pend_r_reg[21] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[21]),
        .Q(apb_data_pend_r__0[21]));
  FDCE \apb_data_pend_r_reg[22] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[22]),
        .Q(apb_data_pend_r__0[22]));
  FDCE \apb_data_pend_r_reg[23] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[23]),
        .Q(apb_data_pend_r__0[23]));
  FDCE \apb_data_pend_r_reg[24] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[24]),
        .Q(apb_data_pend_r__0[24]));
  FDCE \apb_data_pend_r_reg[25] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[25]),
        .Q(apb_data_pend_r__0[25]));
  FDCE \apb_data_pend_r_reg[26] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[26]),
        .Q(apb_data_pend_r__0[26]));
  FDCE \apb_data_pend_r_reg[27] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[27]),
        .Q(apb_data_pend_r__0[27]));
  FDCE \apb_data_pend_r_reg[28] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[28]),
        .Q(apb_data_pend_r__0[28]));
  FDCE \apb_data_pend_r_reg[29] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[29]),
        .Q(apb_data_pend_r__0[29]));
  FDCE \apb_data_pend_r_reg[2] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[2]),
        .Q(apb_data_pend_r__0[2]));
  FDCE \apb_data_pend_r_reg[30] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[30]),
        .Q(apb_data_pend_r__0[30]));
  FDCE \apb_data_pend_r_reg[31] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[31]),
        .Q(apb_data_pend_r__0[31]));
  FDCE \apb_data_pend_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[3]),
        .Q(apb_data_pend_r__0[3]));
  FDCE \apb_data_pend_r_reg[4] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[4]),
        .Q(apb_data_pend_r__0[4]));
  FDCE \apb_data_pend_r_reg[5] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[5]),
        .Q(apb_data_pend_r__0[5]));
  FDCE \apb_data_pend_r_reg[6] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[6]),
        .Q(apb_data_pend_r__0[6]));
  FDCE \apb_data_pend_r_reg[7] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[7]),
        .Q(apb_data_pend_r__0[7]));
  FDCE \apb_data_pend_r_reg[8] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[8]),
        .Q(apb_data_pend_r__0[8]));
  FDCE \apb_data_pend_r_reg[9] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_pend_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[9]),
        .Q(apb_data_pend_r__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[0]_i_1 
       (.I0(douta[0]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[0]),
        .O(\apb_data_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[10]_i_1 
       (.I0(douta[10]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[10]),
        .O(\apb_data_r[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[11]_i_1 
       (.I0(douta[11]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[11]),
        .O(\apb_data_r[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[12]_i_1 
       (.I0(douta[12]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[12]),
        .O(\apb_data_r[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[13]_i_1 
       (.I0(douta[13]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[13]),
        .O(\apb_data_r[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[14]_i_1 
       (.I0(douta[14]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[14]),
        .O(\apb_data_r[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[15]_i_1 
       (.I0(douta[15]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[15]),
        .O(\apb_data_r[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[16]_i_1 
       (.I0(douta[16]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[16]),
        .O(\apb_data_r[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[17]_i_1 
       (.I0(douta[17]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[17]),
        .O(\apb_data_r[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[18]_i_1 
       (.I0(douta[18]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[18]),
        .O(\apb_data_r[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[19]_i_1 
       (.I0(douta[19]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[19]),
        .O(\apb_data_r[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[1]_i_1 
       (.I0(douta[1]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[1]),
        .O(\apb_data_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[20]_i_1 
       (.I0(douta[20]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[20]),
        .O(\apb_data_r[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[21]_i_1 
       (.I0(douta[21]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[21]),
        .O(\apb_data_r[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[22]_i_1 
       (.I0(douta[22]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[22]),
        .O(\apb_data_r[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[23]_i_1 
       (.I0(douta[23]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[23]),
        .O(\apb_data_r[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[24]_i_1 
       (.I0(douta[24]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[24]),
        .O(\apb_data_r[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[25]_i_1 
       (.I0(douta[25]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[25]),
        .O(\apb_data_r[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[26]_i_1 
       (.I0(douta[26]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[26]),
        .O(\apb_data_r[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[27]_i_1 
       (.I0(douta[27]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[27]),
        .O(\apb_data_r[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[28]_i_1 
       (.I0(douta[28]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[28]),
        .O(\apb_data_r[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[29]_i_1 
       (.I0(douta[29]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[29]),
        .O(\apb_data_r[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[2]_i_1 
       (.I0(douta[2]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[2]),
        .O(\apb_data_r[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[30]_i_1 
       (.I0(douta[30]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[30]),
        .O(\apb_data_r[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h44F4)) 
    \apb_data_r[31]_i_1 
       (.I0(addr_data_toggle_r_reg_0),
        .I1(apb_poll_r_i_3_n_0),
        .I2(gen_poll_0),
        .I3(\apb_data_pend_r_reg[0]_1 ),
        .O(\apb_data_r[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[31]_i_2 
       (.I0(douta[31]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[31]),
        .O(\apb_data_r[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[3]_i_1 
       (.I0(douta[3]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[3]),
        .O(\apb_data_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[4]_i_1 
       (.I0(douta[4]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[4]),
        .O(\apb_data_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[5]_i_1 
       (.I0(douta[5]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[5]),
        .O(\apb_data_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[6]_i_1 
       (.I0(douta[6]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[6]),
        .O(\apb_data_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[7]_i_1 
       (.I0(douta[7]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[7]),
        .O(\apb_data_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[8]_i_1 
       (.I0(douta[8]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[8]),
        .O(\apb_data_r[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[9]_i_1 
       (.I0(douta[9]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_data_pend_r__0[9]),
        .O(\apb_data_r[9]_i_1_n_0 ));
  FDCE \apb_data_r_reg[0] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[0]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [0]));
  FDCE \apb_data_r_reg[10] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[10]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [10]));
  FDCE \apb_data_r_reg[11] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[11]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [11]));
  FDCE \apb_data_r_reg[12] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[12]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [12]));
  FDCE \apb_data_r_reg[13] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[13]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [13]));
  FDCE \apb_data_r_reg[14] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[14]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [14]));
  FDCE \apb_data_r_reg[15] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[15]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [15]));
  FDCE \apb_data_r_reg[16] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[16]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [16]));
  FDCE \apb_data_r_reg[17] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[17]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [17]));
  FDCE \apb_data_r_reg[18] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[18]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [18]));
  FDCE \apb_data_r_reg[19] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[19]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [19]));
  FDCE \apb_data_r_reg[1] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[1]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [1]));
  FDCE \apb_data_r_reg[20] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[20]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [20]));
  FDCE \apb_data_r_reg[21] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[21]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [21]));
  FDCE \apb_data_r_reg[22] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[22]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [22]));
  FDCE \apb_data_r_reg[23] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[23]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [23]));
  FDCE \apb_data_r_reg[24] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[24]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [24]));
  FDCE \apb_data_r_reg[25] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[25]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [25]));
  FDCE \apb_data_r_reg[26] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[26]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [26]));
  FDCE \apb_data_r_reg[27] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[27]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [27]));
  FDCE \apb_data_r_reg[28] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[28]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [28]));
  FDCE \apb_data_r_reg[29] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[29]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [29]));
  FDCE \apb_data_r_reg[2] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[2]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [2]));
  FDCE \apb_data_r_reg[30] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[30]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [30]));
  FDCE \apb_data_r_reg[31] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[31]_i_2_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [31]));
  FDCE \apb_data_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[3]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [3]));
  FDCE \apb_data_r_reg[4] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[4]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [4]));
  FDCE \apb_data_r_reg[5] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[5]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [5]));
  FDCE \apb_data_r_reg[6] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[6]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [6]));
  FDCE \apb_data_r_reg[7] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[7]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [7]));
  FDCE \apb_data_r_reg[8] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[8]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [8]));
  FDCE \apb_data_r_reg[9] 
       (.C(APB_0_PCLK),
        .CE(\apb_data_r[31]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[9]_i_1_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h000000000B000000)) 
    \apb_paddr_r[21]_i_9 
       (.I0(gen_poll_r),
        .I1(init_seq_complete_r),
        .I2(\apb_paddr_r[21]_i_4 [1]),
        .I3(\apb_paddr_r[21]_i_4 [0]),
        .I4(gen_apb_tran_0),
        .I5(\apb_paddr_r[21]_i_4 [2]),
        .O(gen_poll_r_reg_0));
  LUT5 #(
    .INIT(32'h2000FFFF)) 
    apb_poll_pend_r_i_1
       (.I0(apb_poll_r_i_3_n_0),
        .I1(apb_poll_pend_r_reg_n_0),
        .I2(addr_data_toggle_r_reg_0),
        .I3(gen_poll_0),
        .I4(\apb_data_pend_r_reg[0]_1 ),
        .O(apb_wr_rd_pend_r));
  FDCE apb_poll_pend_r_reg
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[25]),
        .Q(apb_poll_pend_r_reg_n_0));
  LUT5 #(
    .INIT(32'h2020FF20)) 
    apb_poll_r_i_1
       (.I0(addr_data_toggle_r_reg_0),
        .I1(apb_poll_pend_r_reg_n_0),
        .I2(apb_poll_r_i_3_n_0),
        .I3(gen_poll_0),
        .I4(\apb_data_pend_r_reg[0]_1 ),
        .O(apb_poll_r));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    apb_poll_r_i_2
       (.I0(douta[25]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_poll_pend_r_reg_n_0),
        .O(apb_poll_r_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    apb_poll_r_i_3
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[0]),
        .I3(apb_poll_r_i_5_n_0),
        .I4(apb_poll_r_i_6_n_0),
        .O(apb_poll_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    apb_poll_r_i_5
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(apb_poll_r_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    apb_poll_r_i_6
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(apb_poll_r_i_6_n_0));
  FDCE apb_poll_r_reg
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(apb_poll_r_i_2_n_0),
        .Q(gen_poll_0));
  FDCE apb_wr_rd_pend_r_reg
       (.C(APB_0_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[24]),
        .Q(apb_wr_rd_pend_r_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    apb_wr_rd_r_i_1
       (.I0(douta[24]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_0),
        .I3(apb_wr_rd_pend_r_reg_n_0),
        .O(apb_wr_rd_r_i_1_n_0));
  FDCE apb_wr_rd_r_reg
       (.C(APB_0_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(apb_wr_rd_r_i_1_n_0),
        .Q(\TWO_STACK_HBM.gen_apb_wr_rd_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \curr_state[1]_i_4 
       (.I0(init_seq_complete_r),
        .I1(gen_poll_r),
        .I2(gen_apb_tran_0),
        .O(init_seq_complete_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0F08)) 
    data_rcvd_r_i_1
       (.I0(xpm_ena_0),
        .I1(apb_poll_r_i_3_n_0),
        .I2(init_seq_complete_r),
        .I3(data_rcvd_r_reg_n_0),
        .O(data_rcvd_r_i_1_n_0));
  FDCE data_rcvd_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(data_rcvd_r_i_1_n_0),
        .Q(data_rcvd_r_reg_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    gen_poll_r_i_1
       (.I0(addr_data_toggle_r_reg_0),
        .I1(gen_poll_0),
        .I2(data_rcvd_r_reg_n_0),
        .O(gen_poll_r0));
  FDCE gen_poll_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(gen_poll_r0),
        .Q(gen_poll_r));
  FDCE init_seq_complete_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(init_seq_complete_r_reg_1),
        .Q(init_seq_complete_r));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \xpm_addra_r[0]_i_1 
       (.I0(Q[0]),
        .I1(init_seq_complete_r),
        .O(\xpm_addra_r[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \xpm_addra_r[10]_i_1 
       (.I0(apb_poll_pend_r_reg_n_0),
        .I1(xpm_ena_0),
        .I2(init_seq_complete_r),
        .O(\xpm_addra_r[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \xpm_addra_r[10]_i_2 
       (.I0(Q[10]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(\xpm_addra_r[10]_i_3_n_0 ),
        .I5(init_seq_complete_r),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_addra_r[10]_i_3 
       (.I0(\xpm_addra_r[6]_i_2_n_0 ),
        .I1(Q[6]),
        .O(\xpm_addra_r[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \xpm_addra_r[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(init_seq_complete_r),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \xpm_addra_r[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(init_seq_complete_r),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \xpm_addra_r[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(init_seq_complete_r),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \xpm_addra_r[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(init_seq_complete_r),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \xpm_addra_r[5]_i_1 
       (.I0(Q[5]),
        .I1(\xpm_addra_r[5]_i_2_n_0 ),
        .I2(init_seq_complete_r),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \xpm_addra_r[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\xpm_addra_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \xpm_addra_r[6]_i_1 
       (.I0(Q[6]),
        .I1(\xpm_addra_r[6]_i_2_n_0 ),
        .I2(init_seq_complete_r),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xpm_addra_r[6]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\xpm_addra_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \xpm_addra_r[7]_i_1 
       (.I0(Q[7]),
        .I1(\xpm_addra_r[10]_i_3_n_0 ),
        .I2(init_seq_complete_r),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \xpm_addra_r[8]_i_1 
       (.I0(Q[8]),
        .I1(\xpm_addra_r[10]_i_3_n_0 ),
        .I2(Q[7]),
        .I3(init_seq_complete_r),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \xpm_addra_r[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\xpm_addra_r[10]_i_3_n_0 ),
        .I4(init_seq_complete_r),
        .O(p_0_in[9]));
  FDCE \xpm_addra_r_reg[0] 
       (.C(APB_0_PCLK),
        .CE(\xpm_addra_r[10]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\xpm_addra_r[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \xpm_addra_r_reg[10] 
       (.C(APB_0_PCLK),
        .CE(\xpm_addra_r[10]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(p_0_in[10]),
        .Q(Q[10]));
  FDCE \xpm_addra_r_reg[1] 
       (.C(APB_0_PCLK),
        .CE(\xpm_addra_r[10]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(p_0_in[1]),
        .Q(Q[1]));
  FDCE \xpm_addra_r_reg[2] 
       (.C(APB_0_PCLK),
        .CE(\xpm_addra_r[10]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(p_0_in[2]),
        .Q(Q[2]));
  FDCE \xpm_addra_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(\xpm_addra_r[10]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(p_0_in[3]),
        .Q(Q[3]));
  FDCE \xpm_addra_r_reg[4] 
       (.C(APB_0_PCLK),
        .CE(\xpm_addra_r[10]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(p_0_in[4]),
        .Q(Q[4]));
  FDCE \xpm_addra_r_reg[5] 
       (.C(APB_0_PCLK),
        .CE(\xpm_addra_r[10]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(p_0_in[5]),
        .Q(Q[5]));
  FDCE \xpm_addra_r_reg[6] 
       (.C(APB_0_PCLK),
        .CE(\xpm_addra_r[10]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(p_0_in[6]),
        .Q(Q[6]));
  FDCE \xpm_addra_r_reg[7] 
       (.C(APB_0_PCLK),
        .CE(\xpm_addra_r[10]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(p_0_in[7]),
        .Q(Q[7]));
  FDCE \xpm_addra_r_reg[8] 
       (.C(APB_0_PCLK),
        .CE(\xpm_addra_r[10]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(p_0_in[8]),
        .Q(Q[8]));
  FDCE \xpm_addra_r_reg[9] 
       (.C(APB_0_PCLK),
        .CE(\xpm_addra_r[10]_i_1_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(p_0_in[9]),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    xpm_ena_r_i_1
       (.I0(apb_back_press_0),
        .I1(addr_data_toggle_r1),
        .I2(gen_apb_tran_0),
        .I3(addr_data_toggle_r_reg_0),
        .I4(init_seq_complete_r),
        .O(xpm_ena_r_i_1_n_0));
  FDCE xpm_ena_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(xpm_ena_r_i_1_n_0),
        .Q(xpm_ena_0));
endmodule

(* ORIG_REF_NAME = "hbm_data_fetch" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_data_fetch_2
   (addr_data_toggle_r_reg_0,
    gen_apb_tran_1,
    xpm_ena_1,
    gen_poll_1,
    gen_poll_r,
    \TWO_STACK_HBM.gen_apb_wr_rd_1 ,
    init_seq_complete_r,
    Q,
    gen_poll_r_reg_0,
    init_seq_complete_r_reg_0,
    \apb_addr_r_reg[21]_0 ,
    \apb_data_r_reg[31]_0 ,
    APB_1_PCLK,
    \apb_data_pend_r_reg[0]_0 ,
    D,
    init_seq_complete_r_reg_1,
    \apb_data_pend_r_reg[0]_1 ,
    douta,
    \apb_paddr_r[21]_i_4__0 ,
    apb_back_press_1);
  output addr_data_toggle_r_reg_0;
  output gen_apb_tran_1;
  output xpm_ena_1;
  output gen_poll_1;
  output gen_poll_r;
  output \TWO_STACK_HBM.gen_apb_wr_rd_1 ;
  output init_seq_complete_r;
  output [10:0]Q;
  output gen_poll_r_reg_0;
  output init_seq_complete_r_reg_0;
  output [21:0]\apb_addr_r_reg[21]_0 ;
  output [31:0]\apb_data_r_reg[31]_0 ;
  input APB_1_PCLK;
  input \apb_data_pend_r_reg[0]_0 ;
  input [31:0]D;
  input init_seq_complete_r_reg_1;
  input \apb_data_pend_r_reg[0]_1 ;
  input [31:0]douta;
  input [2:0]\apb_paddr_r[21]_i_4__0 ;
  input apb_back_press_1;

  wire APB_1_PCLK;
  wire [31:0]D;
  wire [10:0]Q;
  wire \TWO_STACK_HBM.gen_apb_wr_rd_1 ;
  wire addr_data_toggle_r;
  wire addr_data_toggle_r1;
  wire addr_data_toggle_r_reg_0;
  wire [21:0]apb_addr_pend_r;
  wire \apb_addr_r[0]_i_1__0_n_0 ;
  wire \apb_addr_r[10]_i_1__0_n_0 ;
  wire \apb_addr_r[11]_i_1__0_n_0 ;
  wire \apb_addr_r[12]_i_1__0_n_0 ;
  wire \apb_addr_r[13]_i_1__0_n_0 ;
  wire \apb_addr_r[14]_i_1__0_n_0 ;
  wire \apb_addr_r[15]_i_1__0_n_0 ;
  wire \apb_addr_r[16]_i_1__0_n_0 ;
  wire \apb_addr_r[17]_i_1__0_n_0 ;
  wire \apb_addr_r[18]_i_1__0_n_0 ;
  wire \apb_addr_r[19]_i_1__0_n_0 ;
  wire \apb_addr_r[1]_i_1__0_n_0 ;
  wire \apb_addr_r[20]_i_1__0_n_0 ;
  wire \apb_addr_r[21]_i_1__0_n_0 ;
  wire \apb_addr_r[2]_i_1__0_n_0 ;
  wire \apb_addr_r[3]_i_1__0_n_0 ;
  wire \apb_addr_r[4]_i_1__0_n_0 ;
  wire \apb_addr_r[5]_i_1__0_n_0 ;
  wire \apb_addr_r[6]_i_1__0_n_0 ;
  wire \apb_addr_r[7]_i_1__0_n_0 ;
  wire \apb_addr_r[8]_i_1__0_n_0 ;
  wire \apb_addr_r[9]_i_1__0_n_0 ;
  wire [21:0]\apb_addr_r_reg[21]_0 ;
  wire apb_back_press_1;
  wire \apb_data_pend_r[31]_i_1__0_n_0 ;
  wire [31:0]apb_data_pend_r__0;
  wire \apb_data_pend_r_reg[0]_0 ;
  wire \apb_data_pend_r_reg[0]_1 ;
  wire \apb_data_r[0]_i_1__0_n_0 ;
  wire \apb_data_r[10]_i_1__0_n_0 ;
  wire \apb_data_r[11]_i_1__0_n_0 ;
  wire \apb_data_r[12]_i_1__0_n_0 ;
  wire \apb_data_r[13]_i_1__0_n_0 ;
  wire \apb_data_r[14]_i_1__0_n_0 ;
  wire \apb_data_r[15]_i_1__0_n_0 ;
  wire \apb_data_r[16]_i_1__0_n_0 ;
  wire \apb_data_r[17]_i_1__0_n_0 ;
  wire \apb_data_r[18]_i_1__0_n_0 ;
  wire \apb_data_r[19]_i_1__0_n_0 ;
  wire \apb_data_r[1]_i_1__0_n_0 ;
  wire \apb_data_r[20]_i_1__0_n_0 ;
  wire \apb_data_r[21]_i_1__0_n_0 ;
  wire \apb_data_r[22]_i_1__0_n_0 ;
  wire \apb_data_r[23]_i_1__0_n_0 ;
  wire \apb_data_r[24]_i_1__0_n_0 ;
  wire \apb_data_r[25]_i_1__0_n_0 ;
  wire \apb_data_r[26]_i_1__0_n_0 ;
  wire \apb_data_r[27]_i_1__0_n_0 ;
  wire \apb_data_r[28]_i_1__0_n_0 ;
  wire \apb_data_r[29]_i_1__0_n_0 ;
  wire \apb_data_r[2]_i_1__0_n_0 ;
  wire \apb_data_r[30]_i_1__0_n_0 ;
  wire \apb_data_r[31]_i_1__0_n_0 ;
  wire \apb_data_r[31]_i_2__0_n_0 ;
  wire \apb_data_r[3]_i_1__0_n_0 ;
  wire \apb_data_r[4]_i_1__0_n_0 ;
  wire \apb_data_r[5]_i_1__0_n_0 ;
  wire \apb_data_r[6]_i_1__0_n_0 ;
  wire \apb_data_r[7]_i_1__0_n_0 ;
  wire \apb_data_r[8]_i_1__0_n_0 ;
  wire \apb_data_r[9]_i_1__0_n_0 ;
  wire [31:0]\apb_data_r_reg[31]_0 ;
  wire [2:0]\apb_paddr_r[21]_i_4__0 ;
  wire apb_poll_pend_r_reg_n_0;
  wire apb_poll_r;
  wire apb_poll_r_i_2__0_n_0;
  wire apb_poll_r_i_3__0_n_0;
  wire apb_poll_r_i_5__0_n_0;
  wire apb_poll_r_i_6__0_n_0;
  wire apb_wr_rd_pend_r;
  wire apb_wr_rd_pend_r_reg_n_0;
  wire apb_wr_rd_r_i_1__0_n_0;
  wire data_rcvd_r_i_1__0_n_0;
  wire data_rcvd_r_reg_n_0;
  wire [31:0]douta;
  wire gen_apb_tran_1;
  wire gen_poll_1;
  wire gen_poll_r;
  wire gen_poll_r0;
  wire gen_poll_r_reg_0;
  wire init_seq_complete_r;
  wire init_seq_complete_r_reg_0;
  wire init_seq_complete_r_reg_1;
  wire \xpm_addra_r[0]_i_1__0_n_0 ;
  wire \xpm_addra_r[10]_i_1__0_n_0 ;
  wire \xpm_addra_r[10]_i_2__0_n_0 ;
  wire \xpm_addra_r[10]_i_3__0_n_0 ;
  wire \xpm_addra_r[1]_i_1__0_n_0 ;
  wire \xpm_addra_r[2]_i_1__0_n_0 ;
  wire \xpm_addra_r[3]_i_1__0_n_0 ;
  wire \xpm_addra_r[4]_i_1__0_n_0 ;
  wire \xpm_addra_r[5]_i_1__0_n_0 ;
  wire \xpm_addra_r[5]_i_2__0_n_0 ;
  wire \xpm_addra_r[6]_i_1__0_n_0 ;
  wire \xpm_addra_r[6]_i_2__0_n_0 ;
  wire \xpm_addra_r[7]_i_1__0_n_0 ;
  wire \xpm_addra_r[8]_i_1__0_n_0 ;
  wire \xpm_addra_r[9]_i_1__0_n_0 ;
  wire xpm_ena_1;
  wire xpm_ena_r_i_1__0_n_0;

  FDCE addr_data_toggle_r1_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(addr_data_toggle_r_reg_0),
        .Q(addr_data_toggle_r1));
  FDCE addr_data_toggle_r2_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(addr_data_toggle_r1),
        .Q(gen_apb_tran_1));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    addr_data_toggle_r_i_1__0
       (.I0(xpm_ena_1),
        .I1(addr_data_toggle_r_reg_0),
        .O(addr_data_toggle_r));
  FDCE addr_data_toggle_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(addr_data_toggle_r),
        .Q(addr_data_toggle_r_reg_0));
  FDCE \apb_addr_pend_r_reg[0] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[0]),
        .Q(apb_addr_pend_r[0]));
  FDCE \apb_addr_pend_r_reg[10] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[10]),
        .Q(apb_addr_pend_r[10]));
  FDCE \apb_addr_pend_r_reg[11] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[11]),
        .Q(apb_addr_pend_r[11]));
  FDCE \apb_addr_pend_r_reg[12] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[12]),
        .Q(apb_addr_pend_r[12]));
  FDCE \apb_addr_pend_r_reg[13] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[13]),
        .Q(apb_addr_pend_r[13]));
  FDCE \apb_addr_pend_r_reg[14] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[14]),
        .Q(apb_addr_pend_r[14]));
  FDCE \apb_addr_pend_r_reg[15] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[15]),
        .Q(apb_addr_pend_r[15]));
  FDCE \apb_addr_pend_r_reg[16] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[16]),
        .Q(apb_addr_pend_r[16]));
  FDCE \apb_addr_pend_r_reg[17] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[17]),
        .Q(apb_addr_pend_r[17]));
  FDCE \apb_addr_pend_r_reg[18] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[18]),
        .Q(apb_addr_pend_r[18]));
  FDCE \apb_addr_pend_r_reg[19] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[19]),
        .Q(apb_addr_pend_r[19]));
  FDCE \apb_addr_pend_r_reg[1] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[1]),
        .Q(apb_addr_pend_r[1]));
  FDCE \apb_addr_pend_r_reg[20] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[20]),
        .Q(apb_addr_pend_r[20]));
  FDCE \apb_addr_pend_r_reg[21] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[21]),
        .Q(apb_addr_pend_r[21]));
  FDCE \apb_addr_pend_r_reg[2] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[2]),
        .Q(apb_addr_pend_r[2]));
  FDCE \apb_addr_pend_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[3]),
        .Q(apb_addr_pend_r[3]));
  FDCE \apb_addr_pend_r_reg[4] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[4]),
        .Q(apb_addr_pend_r[4]));
  FDCE \apb_addr_pend_r_reg[5] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[5]),
        .Q(apb_addr_pend_r[5]));
  FDCE \apb_addr_pend_r_reg[6] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[6]),
        .Q(apb_addr_pend_r[6]));
  FDCE \apb_addr_pend_r_reg[7] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[7]),
        .Q(apb_addr_pend_r[7]));
  FDCE \apb_addr_pend_r_reg[8] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[8]),
        .Q(apb_addr_pend_r[8]));
  FDCE \apb_addr_pend_r_reg[9] 
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[9]),
        .Q(apb_addr_pend_r[9]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[0]_i_1__0 
       (.I0(douta[0]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[0]),
        .O(\apb_addr_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[10]_i_1__0 
       (.I0(douta[10]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[10]),
        .O(\apb_addr_r[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[11]_i_1__0 
       (.I0(douta[11]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[11]),
        .O(\apb_addr_r[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[12]_i_1__0 
       (.I0(douta[12]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[12]),
        .O(\apb_addr_r[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[13]_i_1__0 
       (.I0(douta[13]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[13]),
        .O(\apb_addr_r[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[14]_i_1__0 
       (.I0(douta[14]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[14]),
        .O(\apb_addr_r[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[15]_i_1__0 
       (.I0(douta[15]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[15]),
        .O(\apb_addr_r[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[16]_i_1__0 
       (.I0(douta[16]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[16]),
        .O(\apb_addr_r[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[17]_i_1__0 
       (.I0(douta[17]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[17]),
        .O(\apb_addr_r[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[18]_i_1__0 
       (.I0(douta[18]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[18]),
        .O(\apb_addr_r[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[19]_i_1__0 
       (.I0(douta[19]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[19]),
        .O(\apb_addr_r[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[1]_i_1__0 
       (.I0(douta[1]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[1]),
        .O(\apb_addr_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[20]_i_1__0 
       (.I0(douta[20]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[20]),
        .O(\apb_addr_r[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[21]_i_1__0 
       (.I0(douta[21]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[21]),
        .O(\apb_addr_r[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[2]_i_1__0 
       (.I0(douta[2]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[2]),
        .O(\apb_addr_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[3]_i_1__0 
       (.I0(douta[3]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[3]),
        .O(\apb_addr_r[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[4]_i_1__0 
       (.I0(douta[4]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[4]),
        .O(\apb_addr_r[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[5]_i_1__0 
       (.I0(douta[5]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[5]),
        .O(\apb_addr_r[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[6]_i_1__0 
       (.I0(douta[6]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[6]),
        .O(\apb_addr_r[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[7]_i_1__0 
       (.I0(douta[7]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[7]),
        .O(\apb_addr_r[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[8]_i_1__0 
       (.I0(douta[8]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[8]),
        .O(\apb_addr_r[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_addr_r[9]_i_1__0 
       (.I0(douta[9]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_addr_pend_r[9]),
        .O(\apb_addr_r[9]_i_1__0_n_0 ));
  FDCE \apb_addr_r_reg[0] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[0]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [0]));
  FDCE \apb_addr_r_reg[10] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[10]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [10]));
  FDCE \apb_addr_r_reg[11] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[11]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [11]));
  FDCE \apb_addr_r_reg[12] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[12]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [12]));
  FDCE \apb_addr_r_reg[13] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[13]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [13]));
  FDCE \apb_addr_r_reg[14] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[14]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [14]));
  FDCE \apb_addr_r_reg[15] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[15]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [15]));
  FDCE \apb_addr_r_reg[16] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[16]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [16]));
  FDCE \apb_addr_r_reg[17] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[17]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [17]));
  FDCE \apb_addr_r_reg[18] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[18]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [18]));
  FDCE \apb_addr_r_reg[19] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[19]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [19]));
  FDCE \apb_addr_r_reg[1] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[1]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [1]));
  FDCE \apb_addr_r_reg[20] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[20]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [20]));
  FDCE \apb_addr_r_reg[21] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[21]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [21]));
  FDCE \apb_addr_r_reg[2] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[2]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [2]));
  FDCE \apb_addr_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[3]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [3]));
  FDCE \apb_addr_r_reg[4] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[4]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [4]));
  FDCE \apb_addr_r_reg[5] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[5]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [5]));
  FDCE \apb_addr_r_reg[6] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[6]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [6]));
  FDCE \apb_addr_r_reg[7] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[7]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [7]));
  FDCE \apb_addr_r_reg[8] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[8]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [8]));
  FDCE \apb_addr_r_reg[9] 
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_addr_r[9]_i_1__0_n_0 ),
        .Q(\apb_addr_r_reg[21]_0 [9]));
  LUT4 #(
    .INIT(16'h08FF)) 
    \apb_data_pend_r[31]_i_1__0 
       (.I0(apb_poll_r_i_3__0_n_0),
        .I1(gen_poll_1),
        .I2(addr_data_toggle_r_reg_0),
        .I3(\apb_data_pend_r_reg[0]_1 ),
        .O(\apb_data_pend_r[31]_i_1__0_n_0 ));
  FDCE \apb_data_pend_r_reg[0] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[0]),
        .Q(apb_data_pend_r__0[0]));
  FDCE \apb_data_pend_r_reg[10] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[10]),
        .Q(apb_data_pend_r__0[10]));
  FDCE \apb_data_pend_r_reg[11] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[11]),
        .Q(apb_data_pend_r__0[11]));
  FDCE \apb_data_pend_r_reg[12] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[12]),
        .Q(apb_data_pend_r__0[12]));
  FDCE \apb_data_pend_r_reg[13] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[13]),
        .Q(apb_data_pend_r__0[13]));
  FDCE \apb_data_pend_r_reg[14] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[14]),
        .Q(apb_data_pend_r__0[14]));
  FDCE \apb_data_pend_r_reg[15] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[15]),
        .Q(apb_data_pend_r__0[15]));
  FDCE \apb_data_pend_r_reg[16] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[16]),
        .Q(apb_data_pend_r__0[16]));
  FDCE \apb_data_pend_r_reg[17] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[17]),
        .Q(apb_data_pend_r__0[17]));
  FDCE \apb_data_pend_r_reg[18] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[18]),
        .Q(apb_data_pend_r__0[18]));
  FDCE \apb_data_pend_r_reg[19] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[19]),
        .Q(apb_data_pend_r__0[19]));
  FDCE \apb_data_pend_r_reg[1] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[1]),
        .Q(apb_data_pend_r__0[1]));
  FDCE \apb_data_pend_r_reg[20] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[20]),
        .Q(apb_data_pend_r__0[20]));
  FDCE \apb_data_pend_r_reg[21] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[21]),
        .Q(apb_data_pend_r__0[21]));
  FDCE \apb_data_pend_r_reg[22] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[22]),
        .Q(apb_data_pend_r__0[22]));
  FDCE \apb_data_pend_r_reg[23] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[23]),
        .Q(apb_data_pend_r__0[23]));
  FDCE \apb_data_pend_r_reg[24] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[24]),
        .Q(apb_data_pend_r__0[24]));
  FDCE \apb_data_pend_r_reg[25] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[25]),
        .Q(apb_data_pend_r__0[25]));
  FDCE \apb_data_pend_r_reg[26] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[26]),
        .Q(apb_data_pend_r__0[26]));
  FDCE \apb_data_pend_r_reg[27] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[27]),
        .Q(apb_data_pend_r__0[27]));
  FDCE \apb_data_pend_r_reg[28] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[28]),
        .Q(apb_data_pend_r__0[28]));
  FDCE \apb_data_pend_r_reg[29] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[29]),
        .Q(apb_data_pend_r__0[29]));
  FDCE \apb_data_pend_r_reg[2] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[2]),
        .Q(apb_data_pend_r__0[2]));
  FDCE \apb_data_pend_r_reg[30] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[30]),
        .Q(apb_data_pend_r__0[30]));
  FDCE \apb_data_pend_r_reg[31] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[31]),
        .Q(apb_data_pend_r__0[31]));
  FDCE \apb_data_pend_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[3]),
        .Q(apb_data_pend_r__0[3]));
  FDCE \apb_data_pend_r_reg[4] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[4]),
        .Q(apb_data_pend_r__0[4]));
  FDCE \apb_data_pend_r_reg[5] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[5]),
        .Q(apb_data_pend_r__0[5]));
  FDCE \apb_data_pend_r_reg[6] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[6]),
        .Q(apb_data_pend_r__0[6]));
  FDCE \apb_data_pend_r_reg[7] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[7]),
        .Q(apb_data_pend_r__0[7]));
  FDCE \apb_data_pend_r_reg[8] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[8]),
        .Q(apb_data_pend_r__0[8]));
  FDCE \apb_data_pend_r_reg[9] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_pend_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[9]),
        .Q(apb_data_pend_r__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[0]_i_1__0 
       (.I0(douta[0]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[0]),
        .O(\apb_data_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[10]_i_1__0 
       (.I0(douta[10]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[10]),
        .O(\apb_data_r[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[11]_i_1__0 
       (.I0(douta[11]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[11]),
        .O(\apb_data_r[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[12]_i_1__0 
       (.I0(douta[12]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[12]),
        .O(\apb_data_r[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[13]_i_1__0 
       (.I0(douta[13]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[13]),
        .O(\apb_data_r[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[14]_i_1__0 
       (.I0(douta[14]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[14]),
        .O(\apb_data_r[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[15]_i_1__0 
       (.I0(douta[15]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[15]),
        .O(\apb_data_r[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[16]_i_1__0 
       (.I0(douta[16]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[16]),
        .O(\apb_data_r[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[17]_i_1__0 
       (.I0(douta[17]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[17]),
        .O(\apb_data_r[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[18]_i_1__0 
       (.I0(douta[18]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[18]),
        .O(\apb_data_r[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[19]_i_1__0 
       (.I0(douta[19]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[19]),
        .O(\apb_data_r[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[1]_i_1__0 
       (.I0(douta[1]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[1]),
        .O(\apb_data_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[20]_i_1__0 
       (.I0(douta[20]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[20]),
        .O(\apb_data_r[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[21]_i_1__0 
       (.I0(douta[21]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[21]),
        .O(\apb_data_r[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[22]_i_1__0 
       (.I0(douta[22]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[22]),
        .O(\apb_data_r[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[23]_i_1__0 
       (.I0(douta[23]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[23]),
        .O(\apb_data_r[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[24]_i_1__0 
       (.I0(douta[24]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[24]),
        .O(\apb_data_r[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[25]_i_1__0 
       (.I0(douta[25]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[25]),
        .O(\apb_data_r[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[26]_i_1__0 
       (.I0(douta[26]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[26]),
        .O(\apb_data_r[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[27]_i_1__0 
       (.I0(douta[27]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[27]),
        .O(\apb_data_r[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[28]_i_1__0 
       (.I0(douta[28]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[28]),
        .O(\apb_data_r[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[29]_i_1__0 
       (.I0(douta[29]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[29]),
        .O(\apb_data_r[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[2]_i_1__0 
       (.I0(douta[2]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[2]),
        .O(\apb_data_r[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[30]_i_1__0 
       (.I0(douta[30]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[30]),
        .O(\apb_data_r[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h44F4)) 
    \apb_data_r[31]_i_1__0 
       (.I0(addr_data_toggle_r_reg_0),
        .I1(apb_poll_r_i_3__0_n_0),
        .I2(gen_poll_1),
        .I3(\apb_data_pend_r_reg[0]_1 ),
        .O(\apb_data_r[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[31]_i_2__0 
       (.I0(douta[31]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[31]),
        .O(\apb_data_r[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[3]_i_1__0 
       (.I0(douta[3]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[3]),
        .O(\apb_data_r[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[4]_i_1__0 
       (.I0(douta[4]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[4]),
        .O(\apb_data_r[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[5]_i_1__0 
       (.I0(douta[5]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[5]),
        .O(\apb_data_r[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[6]_i_1__0 
       (.I0(douta[6]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[6]),
        .O(\apb_data_r[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[7]_i_1__0 
       (.I0(douta[7]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[7]),
        .O(\apb_data_r[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[8]_i_1__0 
       (.I0(douta[8]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[8]),
        .O(\apb_data_r[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \apb_data_r[9]_i_1__0 
       (.I0(douta[9]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_data_pend_r__0[9]),
        .O(\apb_data_r[9]_i_1__0_n_0 ));
  FDCE \apb_data_r_reg[0] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[0]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [0]));
  FDCE \apb_data_r_reg[10] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[10]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [10]));
  FDCE \apb_data_r_reg[11] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[11]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [11]));
  FDCE \apb_data_r_reg[12] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[12]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [12]));
  FDCE \apb_data_r_reg[13] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[13]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [13]));
  FDCE \apb_data_r_reg[14] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[14]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [14]));
  FDCE \apb_data_r_reg[15] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[15]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [15]));
  FDCE \apb_data_r_reg[16] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[16]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [16]));
  FDCE \apb_data_r_reg[17] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[17]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [17]));
  FDCE \apb_data_r_reg[18] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[18]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [18]));
  FDCE \apb_data_r_reg[19] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[19]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [19]));
  FDCE \apb_data_r_reg[1] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[1]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [1]));
  FDCE \apb_data_r_reg[20] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[20]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [20]));
  FDCE \apb_data_r_reg[21] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[21]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [21]));
  FDCE \apb_data_r_reg[22] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[22]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [22]));
  FDCE \apb_data_r_reg[23] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[23]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [23]));
  FDCE \apb_data_r_reg[24] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[24]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [24]));
  FDCE \apb_data_r_reg[25] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[25]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [25]));
  FDCE \apb_data_r_reg[26] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[26]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [26]));
  FDCE \apb_data_r_reg[27] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[27]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [27]));
  FDCE \apb_data_r_reg[28] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[28]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [28]));
  FDCE \apb_data_r_reg[29] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[29]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [29]));
  FDCE \apb_data_r_reg[2] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[2]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [2]));
  FDCE \apb_data_r_reg[30] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[30]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [30]));
  FDCE \apb_data_r_reg[31] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[31]_i_2__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [31]));
  FDCE \apb_data_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[3]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [3]));
  FDCE \apb_data_r_reg[4] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[4]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [4]));
  FDCE \apb_data_r_reg[5] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[5]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [5]));
  FDCE \apb_data_r_reg[6] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[6]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [6]));
  FDCE \apb_data_r_reg[7] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[7]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [7]));
  FDCE \apb_data_r_reg[8] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[8]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [8]));
  FDCE \apb_data_r_reg[9] 
       (.C(APB_1_PCLK),
        .CE(\apb_data_r[31]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\apb_data_r[9]_i_1__0_n_0 ),
        .Q(\apb_data_r_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h000000000B000000)) 
    \apb_paddr_r[21]_i_9__0 
       (.I0(gen_poll_r),
        .I1(init_seq_complete_r),
        .I2(\apb_paddr_r[21]_i_4__0 [1]),
        .I3(\apb_paddr_r[21]_i_4__0 [0]),
        .I4(gen_apb_tran_1),
        .I5(\apb_paddr_r[21]_i_4__0 [2]),
        .O(gen_poll_r_reg_0));
  LUT5 #(
    .INIT(32'h2000FFFF)) 
    apb_poll_pend_r_i_1__0
       (.I0(apb_poll_r_i_3__0_n_0),
        .I1(apb_poll_pend_r_reg_n_0),
        .I2(addr_data_toggle_r_reg_0),
        .I3(gen_poll_1),
        .I4(\apb_data_pend_r_reg[0]_1 ),
        .O(apb_wr_rd_pend_r));
  FDCE apb_poll_pend_r_reg
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[25]),
        .Q(apb_poll_pend_r_reg_n_0));
  LUT5 #(
    .INIT(32'h2020FF20)) 
    apb_poll_r_i_1__0
       (.I0(addr_data_toggle_r_reg_0),
        .I1(apb_poll_pend_r_reg_n_0),
        .I2(apb_poll_r_i_3__0_n_0),
        .I3(gen_poll_1),
        .I4(\apb_data_pend_r_reg[0]_1 ),
        .O(apb_poll_r));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    apb_poll_r_i_2__0
       (.I0(douta[25]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_poll_pend_r_reg_n_0),
        .O(apb_poll_r_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    apb_poll_r_i_3__0
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[0]),
        .I3(apb_poll_r_i_5__0_n_0),
        .I4(apb_poll_r_i_6__0_n_0),
        .O(apb_poll_r_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    apb_poll_r_i_5__0
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(apb_poll_r_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    apb_poll_r_i_6__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(apb_poll_r_i_6__0_n_0));
  FDCE apb_poll_r_reg
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(apb_poll_r_i_2__0_n_0),
        .Q(gen_poll_1));
  FDCE apb_wr_rd_pend_r_reg
       (.C(APB_1_PCLK),
        .CE(apb_wr_rd_pend_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(D[24]),
        .Q(apb_wr_rd_pend_r_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    apb_wr_rd_r_i_1__0
       (.I0(douta[24]),
        .I1(\apb_data_pend_r_reg[0]_1 ),
        .I2(gen_poll_1),
        .I3(apb_wr_rd_pend_r_reg_n_0),
        .O(apb_wr_rd_r_i_1__0_n_0));
  FDCE apb_wr_rd_r_reg
       (.C(APB_1_PCLK),
        .CE(apb_poll_r),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(apb_wr_rd_r_i_1__0_n_0),
        .Q(\TWO_STACK_HBM.gen_apb_wr_rd_1 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \curr_state[1]_i_4__0 
       (.I0(init_seq_complete_r),
        .I1(gen_poll_r),
        .I2(gen_apb_tran_1),
        .O(init_seq_complete_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0F08)) 
    data_rcvd_r_i_1__0
       (.I0(xpm_ena_1),
        .I1(apb_poll_r_i_3__0_n_0),
        .I2(init_seq_complete_r),
        .I3(data_rcvd_r_reg_n_0),
        .O(data_rcvd_r_i_1__0_n_0));
  FDCE data_rcvd_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(data_rcvd_r_i_1__0_n_0),
        .Q(data_rcvd_r_reg_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    gen_poll_r_i_1__0
       (.I0(addr_data_toggle_r_reg_0),
        .I1(gen_poll_1),
        .I2(data_rcvd_r_reg_n_0),
        .O(gen_poll_r0));
  FDCE gen_poll_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(gen_poll_r0),
        .Q(gen_poll_r));
  FDCE init_seq_complete_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(init_seq_complete_r_reg_1),
        .Q(init_seq_complete_r));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \xpm_addra_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(init_seq_complete_r),
        .O(\xpm_addra_r[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \xpm_addra_r[10]_i_1__0 
       (.I0(apb_poll_pend_r_reg_n_0),
        .I1(xpm_ena_1),
        .I2(init_seq_complete_r),
        .O(\xpm_addra_r[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \xpm_addra_r[10]_i_2__0 
       (.I0(Q[10]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(\xpm_addra_r[10]_i_3__0_n_0 ),
        .I5(init_seq_complete_r),
        .O(\xpm_addra_r[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_addra_r[10]_i_3__0 
       (.I0(\xpm_addra_r[6]_i_2__0_n_0 ),
        .I1(Q[6]),
        .O(\xpm_addra_r[10]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \xpm_addra_r[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(init_seq_complete_r),
        .O(\xpm_addra_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \xpm_addra_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(init_seq_complete_r),
        .O(\xpm_addra_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \xpm_addra_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(init_seq_complete_r),
        .O(\xpm_addra_r[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \xpm_addra_r[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(init_seq_complete_r),
        .O(\xpm_addra_r[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \xpm_addra_r[5]_i_1__0 
       (.I0(Q[5]),
        .I1(\xpm_addra_r[5]_i_2__0_n_0 ),
        .I2(init_seq_complete_r),
        .O(\xpm_addra_r[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \xpm_addra_r[5]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\xpm_addra_r[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \xpm_addra_r[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\xpm_addra_r[6]_i_2__0_n_0 ),
        .I2(init_seq_complete_r),
        .O(\xpm_addra_r[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xpm_addra_r[6]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\xpm_addra_r[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \xpm_addra_r[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\xpm_addra_r[10]_i_3__0_n_0 ),
        .I2(init_seq_complete_r),
        .O(\xpm_addra_r[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \xpm_addra_r[8]_i_1__0 
       (.I0(Q[8]),
        .I1(\xpm_addra_r[10]_i_3__0_n_0 ),
        .I2(Q[7]),
        .I3(init_seq_complete_r),
        .O(\xpm_addra_r[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \xpm_addra_r[9]_i_1__0 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\xpm_addra_r[10]_i_3__0_n_0 ),
        .I4(init_seq_complete_r),
        .O(\xpm_addra_r[9]_i_1__0_n_0 ));
  FDCE \xpm_addra_r_reg[0] 
       (.C(APB_1_PCLK),
        .CE(\xpm_addra_r[10]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\xpm_addra_r[0]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE \xpm_addra_r_reg[10] 
       (.C(APB_1_PCLK),
        .CE(\xpm_addra_r[10]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\xpm_addra_r[10]_i_2__0_n_0 ),
        .Q(Q[10]));
  FDCE \xpm_addra_r_reg[1] 
       (.C(APB_1_PCLK),
        .CE(\xpm_addra_r[10]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\xpm_addra_r[1]_i_1__0_n_0 ),
        .Q(Q[1]));
  FDCE \xpm_addra_r_reg[2] 
       (.C(APB_1_PCLK),
        .CE(\xpm_addra_r[10]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\xpm_addra_r[2]_i_1__0_n_0 ),
        .Q(Q[2]));
  FDCE \xpm_addra_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(\xpm_addra_r[10]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\xpm_addra_r[3]_i_1__0_n_0 ),
        .Q(Q[3]));
  FDCE \xpm_addra_r_reg[4] 
       (.C(APB_1_PCLK),
        .CE(\xpm_addra_r[10]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\xpm_addra_r[4]_i_1__0_n_0 ),
        .Q(Q[4]));
  FDCE \xpm_addra_r_reg[5] 
       (.C(APB_1_PCLK),
        .CE(\xpm_addra_r[10]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\xpm_addra_r[5]_i_1__0_n_0 ),
        .Q(Q[5]));
  FDCE \xpm_addra_r_reg[6] 
       (.C(APB_1_PCLK),
        .CE(\xpm_addra_r[10]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\xpm_addra_r[6]_i_1__0_n_0 ),
        .Q(Q[6]));
  FDCE \xpm_addra_r_reg[7] 
       (.C(APB_1_PCLK),
        .CE(\xpm_addra_r[10]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\xpm_addra_r[7]_i_1__0_n_0 ),
        .Q(Q[7]));
  FDCE \xpm_addra_r_reg[8] 
       (.C(APB_1_PCLK),
        .CE(\xpm_addra_r[10]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\xpm_addra_r[8]_i_1__0_n_0 ),
        .Q(Q[8]));
  FDCE \xpm_addra_r_reg[9] 
       (.C(APB_1_PCLK),
        .CE(\xpm_addra_r[10]_i_1__0_n_0 ),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(\xpm_addra_r[9]_i_1__0_n_0 ),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    xpm_ena_r_i_1__0
       (.I0(apb_back_press_1),
        .I1(addr_data_toggle_r1),
        .I2(gen_apb_tran_1),
        .I3(addr_data_toggle_r_reg_0),
        .I4(init_seq_complete_r),
        .O(xpm_ena_r_i_1__0_n_0));
  FDCE xpm_ena_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_data_pend_r_reg[0]_0 ),
        .D(xpm_ena_r_i_1__0_n_0),
        .Q(xpm_ena_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_temp_rd
   (temp_apb_req_0_s,
    temp_apb_psel_0_s,
    temp_apb_penable_0_s,
    temp_apb_paddr_0_s,
    temp_apb_pwdata_0_s,
    \gen_apb_data_r_reg[21]_0 ,
    temp_apb_pwrite_0_s,
    DI,
    Q,
    DRAM_0_STAT_TEMP,
    \main_fsm_curr_state_reg[2]_0 ,
    \temp_value_r_reg[4]_0 ,
    \temp_value_r_reg[6]_0 ,
    APB_0_PCLK,
    \apb_pwdata_r_reg[23]_0 ,
    S,
    \DRAM_0_STAT_TEMP[6] ,
    DRAM_0_STAT_TEMP_0_sp_1,
    CO,
    \DRAM_0_STAT_TEMP[0]_0 ,
    \main_fsm_curr_state_reg[2]_1 ,
    \main_fsm_curr_state_reg[2]_2 ,
    APB_0_PRDATA,
    \main_fsm_curr_state_reg[3]_0 ,
    reading_r_reg_0,
    pready_0,
    \gen_apb_data_r_reg[23]_0 ,
    apb_complete_0,
    D);
  output temp_apb_req_0_s;
  output temp_apb_psel_0_s;
  output temp_apb_penable_0_s;
  output [1:0]temp_apb_paddr_0_s;
  output [0:0]temp_apb_pwdata_0_s;
  output \gen_apb_data_r_reg[21]_0 ;
  output temp_apb_pwrite_0_s;
  output [3:0]DI;
  output [6:0]Q;
  output [6:0]DRAM_0_STAT_TEMP;
  output [0:0]\main_fsm_curr_state_reg[2]_0 ;
  output [2:0]\temp_value_r_reg[4]_0 ;
  output [0:0]\temp_value_r_reg[6]_0 ;
  input APB_0_PCLK;
  input \apb_pwdata_r_reg[23]_0 ;
  input [6:0]S;
  input [6:0]\DRAM_0_STAT_TEMP[6] ;
  input DRAM_0_STAT_TEMP_0_sp_1;
  input [0:0]CO;
  input [0:0]\DRAM_0_STAT_TEMP[0]_0 ;
  input \main_fsm_curr_state_reg[2]_1 ;
  input \main_fsm_curr_state_reg[2]_2 ;
  input [2:0]APB_0_PRDATA;
  input \main_fsm_curr_state_reg[3]_0 ;
  input reading_r_reg_0;
  input pready_0;
  input \gen_apb_data_r_reg[23]_0 ;
  input apb_complete_0;
  input [6:0]D;

  wire APB_0_PCLK;
  wire [2:0]APB_0_PRDATA;
  wire [0:0]CO;
  wire [6:0]D;
  wire [3:0]DI;
  wire [6:0]DRAM_0_STAT_TEMP;
  wire [0:0]\DRAM_0_STAT_TEMP[0]_0 ;
  wire [6:0]\DRAM_0_STAT_TEMP[6] ;
  wire DRAM_0_STAT_TEMP_0_sn_1;
  wire \DRAM_1_STAT_TEMP[6]_INST_0_i_1_n_0 ;
  wire [6:0]Q;
  wire [6:0]S;
  wire [3:3]addr_store_r;
  wire apb_busy_r_i_1_n_0;
  wire apb_busy_r_i_2_n_0;
  wire apb_busy_r_i_3_n_0;
  wire apb_busy_r_reg_n_0;
  wire apb_complete_0;
  wire [2:0]apb_fsm_curr_state;
  wire \apb_fsm_curr_state[0]_i_2_n_0 ;
  wire \apb_fsm_curr_state[0]_i_3_n_0 ;
  wire \apb_fsm_curr_state[1]_i_2_n_0 ;
  wire \apb_fsm_curr_state[2]_i_2_n_0 ;
  wire [2:0]apb_fsm_nxt_state__0;
  wire \apb_paddr_r[21]_i_1__0_n_0 ;
  wire \apb_paddr_r[3]_i_1__0_n_0 ;
  wire \apb_paddr_r[3]_i_2_n_0 ;
  wire \apb_paddr_r[3]_i_3_n_0 ;
  wire apb_penable_r;
  wire apb_penable_r_i_1__0_n_0;
  wire apb_poll_complete_r0;
  wire apb_poll_complete_r0_carry_i_1__0_n_0;
  wire apb_poll_complete_r0_carry_n_1;
  wire apb_poll_complete_r0_carry_n_2;
  wire apb_poll_complete_r0_carry_n_3;
  wire apb_poll_complete_r0_carry_n_4;
  wire apb_poll_complete_r0_carry_n_5;
  wire apb_poll_complete_r0_carry_n_6;
  wire apb_poll_complete_r0_carry_n_7;
  wire apb_psel_r_i_2__0_n_0;
  wire apb_psel_r_i_3__0_n_0;
  wire apb_psel_r_i_4_n_0;
  wire apb_psel_r_i_5_n_0;
  wire \apb_pwdata_r[23]_i_1__0_n_0 ;
  wire \apb_pwdata_r_reg[23]_0 ;
  wire apb_pwrite_r_i_1__0_n_0;
  wire [23:21]data_store_r;
  wire [3:3]gen_apb_addr_r;
  wire \gen_apb_addr_r_reg_n_0_[3] ;
  wire [21:21]gen_apb_data_r;
  wire \gen_apb_data_r[21]_i_2_n_0 ;
  wire \gen_apb_data_r[23]_i_2_n_0 ;
  wire \gen_apb_data_r_reg[21]_0 ;
  wire \gen_apb_data_r_reg[23]_0 ;
  wire \gen_apb_data_r_reg_n_0_[23] ;
  wire gen_apb_poll_r;
  wire gen_apb_poll_r22_out;
  wire gen_apb_tran_r141_out;
  wire gen_apb_tran_r_i_1_n_0;
  wire gen_apb_tran_r_i_2_n_0;
  wire gen_apb_tran_r_i_3_n_0;
  wire gen_apb_tran_r_reg_n_0;
  wire gen_apb_wr_rd_r14_out;
  wire gen_apb_wr_rd_r_reg_n_0;
  wire gen_poll_r_i_1__2_n_0;
  wire gen_poll_r_i_2_n_0;
  wire gen_poll_r_reg_n_0;
  wire gen_wr_rd_r_i_1_n_0;
  wire gen_wr_rd_r_i_2_n_0;
  wire gen_wr_rd_r_reg_n_0;
  wire [5:0]main_fsm_curr_state;
  wire \main_fsm_curr_state[1]_i_2_n_0 ;
  wire \main_fsm_curr_state[2]_i_10_n_0 ;
  wire \main_fsm_curr_state[2]_i_2_n_0 ;
  wire \main_fsm_curr_state[2]_i_3_n_0 ;
  wire \main_fsm_curr_state[2]_i_4_n_0 ;
  wire \main_fsm_curr_state[2]_i_5_n_0 ;
  wire \main_fsm_curr_state[2]_i_6_n_0 ;
  wire \main_fsm_curr_state[2]_i_7_n_0 ;
  wire \main_fsm_curr_state[2]_i_8_n_0 ;
  wire \main_fsm_curr_state[2]_i_9_n_0 ;
  wire \main_fsm_curr_state[5]_i_2_n_0 ;
  wire [0:0]\main_fsm_curr_state_reg[2]_0 ;
  wire \main_fsm_curr_state_reg[2]_1 ;
  wire \main_fsm_curr_state_reg[2]_2 ;
  wire \main_fsm_curr_state_reg[3]_0 ;
  wire [5:0]main_fsm_nxt_state__0;
  wire polling_r;
  wire polling_r_i_1__0_n_0;
  wire polling_r_i_2__0_n_0;
  wire pready_0;
  wire reading_r_i_1__0_n_0;
  wire reading_r_reg_0;
  wire reading_r_reg_n_0;
  wire [1:0]temp_apb_paddr_0_s;
  wire temp_apb_penable_0_s;
  wire temp_apb_psel_0_s;
  wire [0:0]temp_apb_pwdata_0_s;
  wire temp_apb_pwrite_0_s;
  wire temp_apb_req_0_s;
  wire temp_apb_req_r0;
  wire temp_valid_r1;
  wire [2:0]\temp_value_r_reg[4]_0 ;
  wire [0:0]\temp_value_r_reg[6]_0 ;
  wire \wait_cnt_r[0]_i_10_n_0 ;
  wire \wait_cnt_r[0]_i_2_n_0 ;
  wire \wait_cnt_r[0]_i_3_n_0 ;
  wire \wait_cnt_r[0]_i_4_n_0 ;
  wire \wait_cnt_r[0]_i_5_n_0 ;
  wire \wait_cnt_r[0]_i_6_n_0 ;
  wire \wait_cnt_r[0]_i_7_n_0 ;
  wire \wait_cnt_r[0]_i_8_n_0 ;
  wire \wait_cnt_r[0]_i_9_n_0 ;
  wire \wait_cnt_r[16]_i_2_n_0 ;
  wire \wait_cnt_r[16]_i_3_n_0 ;
  wire \wait_cnt_r[16]_i_4_n_0 ;
  wire \wait_cnt_r[16]_i_5_n_0 ;
  wire \wait_cnt_r[16]_i_6_n_0 ;
  wire \wait_cnt_r[16]_i_7_n_0 ;
  wire \wait_cnt_r[16]_i_8_n_0 ;
  wire \wait_cnt_r[16]_i_9_n_0 ;
  wire \wait_cnt_r[24]_i_2_n_0 ;
  wire \wait_cnt_r[24]_i_3_n_0 ;
  wire \wait_cnt_r[24]_i_4_n_0 ;
  wire \wait_cnt_r[24]_i_5_n_0 ;
  wire \wait_cnt_r[24]_i_6_n_0 ;
  wire \wait_cnt_r[24]_i_7_n_0 ;
  wire \wait_cnt_r[24]_i_8_n_0 ;
  wire \wait_cnt_r[24]_i_9_n_0 ;
  wire \wait_cnt_r[8]_i_2_n_0 ;
  wire \wait_cnt_r[8]_i_3_n_0 ;
  wire \wait_cnt_r[8]_i_4_n_0 ;
  wire \wait_cnt_r[8]_i_5_n_0 ;
  wire \wait_cnt_r[8]_i_6_n_0 ;
  wire \wait_cnt_r[8]_i_7_n_0 ;
  wire \wait_cnt_r[8]_i_8_n_0 ;
  wire \wait_cnt_r[8]_i_9_n_0 ;
  wire [31:0]wait_cnt_r_reg;
  wire \wait_cnt_r_reg[0]_i_1_n_0 ;
  wire \wait_cnt_r_reg[0]_i_1_n_1 ;
  wire \wait_cnt_r_reg[0]_i_1_n_10 ;
  wire \wait_cnt_r_reg[0]_i_1_n_11 ;
  wire \wait_cnt_r_reg[0]_i_1_n_12 ;
  wire \wait_cnt_r_reg[0]_i_1_n_13 ;
  wire \wait_cnt_r_reg[0]_i_1_n_14 ;
  wire \wait_cnt_r_reg[0]_i_1_n_15 ;
  wire \wait_cnt_r_reg[0]_i_1_n_2 ;
  wire \wait_cnt_r_reg[0]_i_1_n_3 ;
  wire \wait_cnt_r_reg[0]_i_1_n_4 ;
  wire \wait_cnt_r_reg[0]_i_1_n_5 ;
  wire \wait_cnt_r_reg[0]_i_1_n_6 ;
  wire \wait_cnt_r_reg[0]_i_1_n_7 ;
  wire \wait_cnt_r_reg[0]_i_1_n_8 ;
  wire \wait_cnt_r_reg[0]_i_1_n_9 ;
  wire \wait_cnt_r_reg[16]_i_1_n_0 ;
  wire \wait_cnt_r_reg[16]_i_1_n_1 ;
  wire \wait_cnt_r_reg[16]_i_1_n_10 ;
  wire \wait_cnt_r_reg[16]_i_1_n_11 ;
  wire \wait_cnt_r_reg[16]_i_1_n_12 ;
  wire \wait_cnt_r_reg[16]_i_1_n_13 ;
  wire \wait_cnt_r_reg[16]_i_1_n_14 ;
  wire \wait_cnt_r_reg[16]_i_1_n_15 ;
  wire \wait_cnt_r_reg[16]_i_1_n_2 ;
  wire \wait_cnt_r_reg[16]_i_1_n_3 ;
  wire \wait_cnt_r_reg[16]_i_1_n_4 ;
  wire \wait_cnt_r_reg[16]_i_1_n_5 ;
  wire \wait_cnt_r_reg[16]_i_1_n_6 ;
  wire \wait_cnt_r_reg[16]_i_1_n_7 ;
  wire \wait_cnt_r_reg[16]_i_1_n_8 ;
  wire \wait_cnt_r_reg[16]_i_1_n_9 ;
  wire \wait_cnt_r_reg[24]_i_1_n_1 ;
  wire \wait_cnt_r_reg[24]_i_1_n_10 ;
  wire \wait_cnt_r_reg[24]_i_1_n_11 ;
  wire \wait_cnt_r_reg[24]_i_1_n_12 ;
  wire \wait_cnt_r_reg[24]_i_1_n_13 ;
  wire \wait_cnt_r_reg[24]_i_1_n_14 ;
  wire \wait_cnt_r_reg[24]_i_1_n_15 ;
  wire \wait_cnt_r_reg[24]_i_1_n_2 ;
  wire \wait_cnt_r_reg[24]_i_1_n_3 ;
  wire \wait_cnt_r_reg[24]_i_1_n_4 ;
  wire \wait_cnt_r_reg[24]_i_1_n_5 ;
  wire \wait_cnt_r_reg[24]_i_1_n_6 ;
  wire \wait_cnt_r_reg[24]_i_1_n_7 ;
  wire \wait_cnt_r_reg[24]_i_1_n_8 ;
  wire \wait_cnt_r_reg[24]_i_1_n_9 ;
  wire \wait_cnt_r_reg[8]_i_1_n_0 ;
  wire \wait_cnt_r_reg[8]_i_1_n_1 ;
  wire \wait_cnt_r_reg[8]_i_1_n_10 ;
  wire \wait_cnt_r_reg[8]_i_1_n_11 ;
  wire \wait_cnt_r_reg[8]_i_1_n_12 ;
  wire \wait_cnt_r_reg[8]_i_1_n_13 ;
  wire \wait_cnt_r_reg[8]_i_1_n_14 ;
  wire \wait_cnt_r_reg[8]_i_1_n_15 ;
  wire \wait_cnt_r_reg[8]_i_1_n_2 ;
  wire \wait_cnt_r_reg[8]_i_1_n_3 ;
  wire \wait_cnt_r_reg[8]_i_1_n_4 ;
  wire \wait_cnt_r_reg[8]_i_1_n_5 ;
  wire \wait_cnt_r_reg[8]_i_1_n_6 ;
  wire \wait_cnt_r_reg[8]_i_1_n_7 ;
  wire \wait_cnt_r_reg[8]_i_1_n_8 ;
  wire \wait_cnt_r_reg[8]_i_1_n_9 ;
  wire wr_rd_store_r;
  wire [7:0]NLW_apb_poll_complete_r0_carry_O_UNCONNECTED;
  wire [7:7]\NLW_wait_cnt_r_reg[24]_i_1_CO_UNCONNECTED ;

  assign DRAM_0_STAT_TEMP_0_sn_1 = DRAM_0_STAT_TEMP_0_sp_1;
  LUT6 #(
    .INIT(64'hFF08FF7FF7008000)) 
    \DRAM_1_STAT_TEMP[0]_INST_0 
       (.I0(\DRAM_1_STAT_TEMP[6]_INST_0_i_1_n_0 ),
        .I1(DRAM_0_STAT_TEMP_0_sn_1),
        .I2(CO),
        .I3(Q[0]),
        .I4(\DRAM_0_STAT_TEMP[0]_0 ),
        .I5(\DRAM_0_STAT_TEMP[6] [0]),
        .O(DRAM_0_STAT_TEMP[0]));
  LUT6 #(
    .INIT(64'hFF08FF7FF7008000)) 
    \DRAM_1_STAT_TEMP[1]_INST_0 
       (.I0(\DRAM_1_STAT_TEMP[6]_INST_0_i_1_n_0 ),
        .I1(DRAM_0_STAT_TEMP_0_sn_1),
        .I2(CO),
        .I3(Q[1]),
        .I4(\DRAM_0_STAT_TEMP[0]_0 ),
        .I5(\DRAM_0_STAT_TEMP[6] [1]),
        .O(DRAM_0_STAT_TEMP[1]));
  LUT6 #(
    .INIT(64'hFF08FF7FF7008000)) 
    \DRAM_1_STAT_TEMP[2]_INST_0 
       (.I0(\DRAM_1_STAT_TEMP[6]_INST_0_i_1_n_0 ),
        .I1(DRAM_0_STAT_TEMP_0_sn_1),
        .I2(CO),
        .I3(Q[2]),
        .I4(\DRAM_0_STAT_TEMP[0]_0 ),
        .I5(\DRAM_0_STAT_TEMP[6] [2]),
        .O(DRAM_0_STAT_TEMP[2]));
  LUT6 #(
    .INIT(64'hFF08FF7FF7008000)) 
    \DRAM_1_STAT_TEMP[3]_INST_0 
       (.I0(\DRAM_1_STAT_TEMP[6]_INST_0_i_1_n_0 ),
        .I1(DRAM_0_STAT_TEMP_0_sn_1),
        .I2(CO),
        .I3(Q[3]),
        .I4(\DRAM_0_STAT_TEMP[0]_0 ),
        .I5(\DRAM_0_STAT_TEMP[6] [3]),
        .O(DRAM_0_STAT_TEMP[3]));
  LUT6 #(
    .INIT(64'hFF08FF7FF7008000)) 
    \DRAM_1_STAT_TEMP[4]_INST_0 
       (.I0(\DRAM_1_STAT_TEMP[6]_INST_0_i_1_n_0 ),
        .I1(DRAM_0_STAT_TEMP_0_sn_1),
        .I2(CO),
        .I3(Q[4]),
        .I4(\DRAM_0_STAT_TEMP[0]_0 ),
        .I5(\DRAM_0_STAT_TEMP[6] [4]),
        .O(DRAM_0_STAT_TEMP[4]));
  LUT6 #(
    .INIT(64'hFF08FF7FF7008000)) 
    \DRAM_1_STAT_TEMP[5]_INST_0 
       (.I0(\DRAM_1_STAT_TEMP[6]_INST_0_i_1_n_0 ),
        .I1(DRAM_0_STAT_TEMP_0_sn_1),
        .I2(CO),
        .I3(Q[5]),
        .I4(\DRAM_0_STAT_TEMP[0]_0 ),
        .I5(\DRAM_0_STAT_TEMP[6] [5]),
        .O(DRAM_0_STAT_TEMP[5]));
  LUT6 #(
    .INIT(64'hFF08FF7FF7008000)) 
    \DRAM_1_STAT_TEMP[6]_INST_0 
       (.I0(\DRAM_1_STAT_TEMP[6]_INST_0_i_1_n_0 ),
        .I1(DRAM_0_STAT_TEMP_0_sn_1),
        .I2(CO),
        .I3(Q[6]),
        .I4(\DRAM_0_STAT_TEMP[0]_0 ),
        .I5(\DRAM_0_STAT_TEMP[6] [6]),
        .O(DRAM_0_STAT_TEMP[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \DRAM_1_STAT_TEMP[6]_INST_0_i_1 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\DRAM_1_STAT_TEMP[6]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    TEMP_STATUS_ST02_carry_i_5
       (.I0(Q[6]),
        .I1(\DRAM_0_STAT_TEMP[6] [6]),
        .O(\temp_value_r_reg[6]_0 ));
  FDCE \addr_store_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_r_reg_n_0),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\gen_apb_addr_r_reg_n_0_[3] ),
        .Q(addr_store_r));
  LUT6 #(
    .INIT(64'hFFFFFFF4FF00FFF4)) 
    apb_busy_r_i_1
       (.I0(apb_poll_complete_r0),
        .I1(polling_r),
        .I2(\apb_fsm_curr_state[2]_i_2_n_0 ),
        .I3(apb_busy_r_i_2_n_0),
        .I4(apb_busy_r_i_3_n_0),
        .I5(apb_busy_r_reg_n_0),
        .O(apb_busy_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0062)) 
    apb_busy_r_i_2
       (.I0(apb_fsm_curr_state[1]),
        .I1(apb_fsm_curr_state[0]),
        .I2(gen_apb_tran_r_reg_n_0),
        .I3(apb_fsm_curr_state[2]),
        .O(apb_busy_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    apb_busy_r_i_3
       (.I0(apb_fsm_curr_state[2]),
        .I1(apb_fsm_curr_state[0]),
        .I2(apb_fsm_curr_state[1]),
        .O(apb_busy_r_i_3_n_0));
  FDCE apb_busy_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(apb_busy_r_i_1_n_0),
        .Q(apb_busy_r_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEDFEEF)) 
    \apb_fsm_curr_state[0]_i_1 
       (.I0(apb_fsm_curr_state[0]),
        .I1(\apb_fsm_curr_state[0]_i_2_n_0 ),
        .I2(apb_fsm_curr_state[1]),
        .I3(apb_fsm_curr_state[2]),
        .I4(gen_apb_tran_r_reg_n_0),
        .I5(\apb_fsm_curr_state[0]_i_3_n_0 ),
        .O(apb_fsm_nxt_state__0[0]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \apb_fsm_curr_state[0]_i_2 
       (.I0(apb_fsm_curr_state[0]),
        .I1(apb_fsm_curr_state[2]),
        .I2(apb_poll_complete_r0),
        .I3(polling_r),
        .I4(gen_wr_rd_r_reg_n_0),
        .I5(reading_r_reg_0),
        .O(\apb_fsm_curr_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \apb_fsm_curr_state[0]_i_3 
       (.I0(apb_fsm_curr_state[2]),
        .I1(reading_r_reg_n_0),
        .I2(polling_r),
        .I3(pready_0),
        .I4(\main_fsm_curr_state_reg[2]_1 ),
        .I5(\main_fsm_curr_state_reg[2]_2 ),
        .O(\apb_fsm_curr_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h111F111111111111)) 
    \apb_fsm_curr_state[1]_i_1 
       (.I0(apb_poll_complete_r0),
        .I1(\apb_fsm_curr_state[1]_i_2_n_0 ),
        .I2(apb_fsm_curr_state[2]),
        .I3(apb_fsm_curr_state[1]),
        .I4(apb_fsm_curr_state[0]),
        .I5(gen_apb_tran_r_reg_n_0),
        .O(apb_fsm_nxt_state__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \apb_fsm_curr_state[1]_i_2 
       (.I0(\main_fsm_curr_state_reg[3]_0 ),
        .I1(pready_0),
        .I2(apb_fsm_curr_state[2]),
        .I3(apb_fsm_curr_state[0]),
        .I4(apb_fsm_curr_state[1]),
        .I5(polling_r),
        .O(\apb_fsm_curr_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \apb_fsm_curr_state[2]_i_1 
       (.I0(\apb_fsm_curr_state[2]_i_2_n_0 ),
        .I1(apb_fsm_curr_state[2]),
        .I2(apb_fsm_curr_state[1]),
        .I3(apb_fsm_curr_state[0]),
        .O(apb_fsm_nxt_state__0[2]));
  LUT6 #(
    .INIT(64'h00000000BBBBBBFB)) 
    \apb_fsm_curr_state[2]_i_2 
       (.I0(\main_fsm_curr_state_reg[3]_0 ),
        .I1(pready_0),
        .I2(reading_r_reg_n_0),
        .I3(gen_wr_rd_r_reg_n_0),
        .I4(polling_r),
        .I5(apb_busy_r_i_3_n_0),
        .O(\apb_fsm_curr_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "C_APB_IDLE:001,C_APB_ACCESS:100,C_APB_SETUP:010" *) 
  FDPE \apb_fsm_curr_state_reg[0] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .D(apb_fsm_nxt_state__0[0]),
        .PRE(\apb_pwdata_r_reg[23]_0 ),
        .Q(apb_fsm_curr_state[0]));
  (* FSM_ENCODED_STATES = "C_APB_IDLE:001,C_APB_ACCESS:100,C_APB_SETUP:010" *) 
  FDCE \apb_fsm_curr_state_reg[1] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(apb_fsm_nxt_state__0[1]),
        .Q(apb_fsm_curr_state[1]));
  (* FSM_ENCODED_STATES = "C_APB_IDLE:001,C_APB_ACCESS:100,C_APB_SETUP:010" *) 
  FDCE \apb_fsm_curr_state_reg[2] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(apb_fsm_nxt_state__0[2]),
        .Q(apb_fsm_curr_state[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \apb_paddr_r[21]_i_1__0 
       (.I0(data_store_r[21]),
        .I1(apb_psel_r_i_4_n_0),
        .I2(\gen_apb_data_r_reg[21]_0 ),
        .I3(\apb_paddr_r[3]_i_3_n_0 ),
        .O(\apb_paddr_r[21]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \apb_paddr_r[3]_i_1__0 
       (.I0(apb_psel_r_i_3__0_n_0),
        .I1(apb_fsm_curr_state[1]),
        .I2(apb_fsm_curr_state[0]),
        .I3(apb_fsm_curr_state[2]),
        .I4(gen_apb_tran_r_reg_n_0),
        .O(\apb_paddr_r[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \apb_paddr_r[3]_i_2 
       (.I0(addr_store_r),
        .I1(apb_psel_r_i_4_n_0),
        .I2(\gen_apb_addr_r_reg_n_0_[3] ),
        .I3(\apb_paddr_r[3]_i_3_n_0 ),
        .O(\apb_paddr_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \apb_paddr_r[3]_i_3 
       (.I0(gen_apb_tran_r_reg_n_0),
        .I1(apb_fsm_curr_state[2]),
        .I2(apb_fsm_curr_state[0]),
        .I3(apb_fsm_curr_state[1]),
        .O(\apb_paddr_r[3]_i_3_n_0 ));
  FDCE \apb_paddr_r_reg[21] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[3]_i_1__0_n_0 ),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\apb_paddr_r[21]_i_1__0_n_0 ),
        .Q(temp_apb_paddr_0_s[1]));
  FDCE \apb_paddr_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[3]_i_1__0_n_0 ),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\apb_paddr_r[3]_i_2_n_0 ),
        .Q(temp_apb_paddr_0_s[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h10)) 
    apb_penable_r_i_1__0
       (.I0(apb_fsm_curr_state[2]),
        .I1(apb_fsm_curr_state[0]),
        .I2(apb_fsm_curr_state[1]),
        .O(apb_penable_r_i_1__0_n_0));
  FDCE apb_penable_r_reg
       (.C(APB_0_PCLK),
        .CE(apb_penable_r),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(apb_penable_r_i_1__0_n_0),
        .Q(temp_apb_penable_0_s));
  CARRY8 apb_poll_complete_r0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({apb_poll_complete_r0,apb_poll_complete_r0_carry_n_1,apb_poll_complete_r0_carry_n_2,apb_poll_complete_r0_carry_n_3,apb_poll_complete_r0_carry_n_4,apb_poll_complete_r0_carry_n_5,apb_poll_complete_r0_carry_n_6,apb_poll_complete_r0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_apb_poll_complete_r0_carry_O_UNCONNECTED[7:0]),
        .S({apb_poll_complete_r0_carry_i_1__0_n_0,S}));
  LUT6 #(
    .INIT(64'h0505050500009009)) 
    apb_poll_complete_r0_carry_i_1__0
       (.I0(\gen_apb_data_r_reg_n_0_[23] ),
        .I1(APB_0_PRDATA[2]),
        .I2(\gen_apb_data_r_reg[21]_0 ),
        .I3(APB_0_PRDATA[0]),
        .I4(APB_0_PRDATA[1]),
        .I5(\main_fsm_curr_state_reg[3]_0 ),
        .O(apb_poll_complete_r0_carry_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF0038)) 
    apb_psel_r_i_1__0
       (.I0(gen_apb_tran_r_reg_n_0),
        .I1(apb_fsm_curr_state[0]),
        .I2(apb_fsm_curr_state[1]),
        .I3(apb_fsm_curr_state[2]),
        .I4(apb_psel_r_i_3__0_n_0),
        .O(apb_penable_r));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hFFFF0038)) 
    apb_psel_r_i_2__0
       (.I0(gen_apb_tran_r_reg_n_0),
        .I1(apb_fsm_curr_state[0]),
        .I2(apb_fsm_curr_state[1]),
        .I3(apb_fsm_curr_state[2]),
        .I4(apb_psel_r_i_4_n_0),
        .O(apb_psel_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000AAFF0000CFCF)) 
    apb_psel_r_i_3__0
       (.I0(apb_poll_complete_r0),
        .I1(gen_wr_rd_r_reg_n_0),
        .I2(reading_r_reg_n_0),
        .I3(apb_psel_r_i_5_n_0),
        .I4(gen_wr_rd_r_i_2_n_0),
        .I5(polling_r),
        .O(apb_psel_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    apb_psel_r_i_4
       (.I0(apb_fsm_curr_state[0]),
        .I1(apb_fsm_curr_state[2]),
        .I2(apb_fsm_curr_state[1]),
        .I3(reading_r_reg_0),
        .I4(polling_r),
        .I5(apb_poll_complete_r0),
        .O(apb_psel_r_i_4_n_0));
  LUT3 #(
    .INIT(8'hA9)) 
    apb_psel_r_i_5
       (.I0(apb_fsm_curr_state[0]),
        .I1(apb_fsm_curr_state[2]),
        .I2(apb_fsm_curr_state[1]),
        .O(apb_psel_r_i_5_n_0));
  FDCE apb_psel_r_reg
       (.C(APB_0_PCLK),
        .CE(apb_penable_r),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(apb_psel_r_i_2__0_n_0),
        .Q(temp_apb_psel_0_s));
  LUT4 #(
    .INIT(16'hF888)) 
    \apb_pwdata_r[23]_i_1__0 
       (.I0(data_store_r[23]),
        .I1(apb_psel_r_i_4_n_0),
        .I2(\gen_apb_data_r_reg_n_0_[23] ),
        .I3(\apb_paddr_r[3]_i_3_n_0 ),
        .O(\apb_pwdata_r[23]_i_1__0_n_0 ));
  FDCE \apb_pwdata_r_reg[23] 
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[3]_i_1__0_n_0 ),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\apb_pwdata_r[23]_i_1__0_n_0 ),
        .Q(temp_apb_pwdata_0_s));
  LUT4 #(
    .INIT(16'h4F44)) 
    apb_pwrite_r_i_1__0
       (.I0(wr_rd_store_r),
        .I1(apb_psel_r_i_4_n_0),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(\apb_paddr_r[3]_i_3_n_0 ),
        .O(apb_pwrite_r_i_1__0_n_0));
  FDCE apb_pwrite_r_reg
       (.C(APB_0_PCLK),
        .CE(\apb_paddr_r[3]_i_1__0_n_0 ),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(apb_pwrite_r_i_1__0_n_0),
        .Q(temp_apb_pwrite_0_s));
  FDCE \data_store_r_reg[21] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_r_reg_n_0),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\gen_apb_data_r_reg[21]_0 ),
        .Q(data_store_r[21]));
  FDCE \data_store_r_reg[23] 
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_r_reg_n_0),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\gen_apb_data_r_reg_n_0_[23] ),
        .Q(data_store_r[23]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_apb_addr_r[3]_i_1 
       (.I0(main_fsm_curr_state[3]),
        .I1(main_fsm_curr_state[4]),
        .I2(gen_apb_tran_r_i_2_n_0),
        .O(gen_apb_addr_r));
  FDCE \gen_apb_addr_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_addr_r),
        .Q(\gen_apb_addr_r_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hAAAAEEEEAAAEAAAA)) 
    \gen_apb_data_r[21]_i_1 
       (.I0(gen_apb_tran_r141_out),
        .I1(\gen_apb_data_r[21]_i_2_n_0 ),
        .I2(gen_apb_tran_r_reg_n_0),
        .I3(apb_busy_r_reg_n_0),
        .I4(main_fsm_curr_state[3]),
        .I5(main_fsm_curr_state[4]),
        .O(gen_apb_data_r));
  LUT5 #(
    .INIT(32'h00000004)) 
    \gen_apb_data_r[21]_i_2 
       (.I0(main_fsm_curr_state[1]),
        .I1(\main_fsm_curr_state[5]_i_2_n_0 ),
        .I2(\main_fsm_curr_state_reg[2]_0 ),
        .I3(main_fsm_curr_state[0]),
        .I4(main_fsm_curr_state[5]),
        .O(\gen_apb_data_r[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \gen_apb_data_r[23]_i_1 
       (.I0(\main_fsm_curr_state[5]_i_2_n_0 ),
        .I1(main_fsm_curr_state[1]),
        .I2(main_fsm_curr_state[5]),
        .I3(main_fsm_curr_state[0]),
        .I4(\gen_apb_data_r[23]_i_2_n_0 ),
        .I5(\gen_apb_data_r_reg[23]_0 ),
        .O(gen_apb_tran_r141_out));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_apb_data_r[23]_i_2 
       (.I0(main_fsm_curr_state[3]),
        .I1(main_fsm_curr_state[4]),
        .O(\gen_apb_data_r[23]_i_2_n_0 ));
  FDCE \gen_apb_data_r_reg[21] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_data_r),
        .Q(\gen_apb_data_r_reg[21]_0 ));
  FDCE \gen_apb_data_r_reg[23] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_tran_r141_out),
        .Q(\gen_apb_data_r_reg_n_0_[23] ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h40)) 
    gen_apb_poll_r_i_1
       (.I0(main_fsm_curr_state[4]),
        .I1(main_fsm_curr_state[3]),
        .I2(gen_apb_tran_r_i_2_n_0),
        .O(gen_apb_poll_r22_out));
  FDCE gen_apb_poll_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_poll_r22_out),
        .Q(gen_apb_poll_r));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hBEAA)) 
    gen_apb_tran_r_i_1
       (.I0(gen_apb_tran_r141_out),
        .I1(main_fsm_curr_state[3]),
        .I2(main_fsm_curr_state[4]),
        .I3(gen_apb_tran_r_i_2_n_0),
        .O(gen_apb_tran_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    gen_apb_tran_r_i_2
       (.I0(main_fsm_curr_state[5]),
        .I1(main_fsm_curr_state[0]),
        .I2(\main_fsm_curr_state_reg[2]_0 ),
        .I3(\main_fsm_curr_state[5]_i_2_n_0 ),
        .I4(main_fsm_curr_state[1]),
        .I5(gen_apb_tran_r_i_3_n_0),
        .O(gen_apb_tran_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gen_apb_tran_r_i_3
       (.I0(apb_busy_r_reg_n_0),
        .I1(gen_apb_tran_r_reg_n_0),
        .O(gen_apb_tran_r_i_3_n_0));
  FDCE gen_apb_tran_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_tran_r_i_1_n_0),
        .Q(gen_apb_tran_r_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h28)) 
    gen_apb_wr_rd_r_i_1
       (.I0(gen_apb_tran_r_i_2_n_0),
        .I1(main_fsm_curr_state[4]),
        .I2(main_fsm_curr_state[3]),
        .O(gen_apb_wr_rd_r14_out));
  FDCE gen_apb_wr_rd_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_wr_rd_r14_out),
        .Q(gen_apb_wr_rd_r_reg_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    gen_poll_r_i_1__2
       (.I0(gen_poll_r_i_2_n_0),
        .I1(gen_apb_poll_r),
        .I2(gen_poll_r_reg_n_0),
        .O(gen_poll_r_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    gen_poll_r_i_2
       (.I0(apb_poll_complete_r0),
        .I1(polling_r),
        .I2(apb_fsm_curr_state[1]),
        .I3(apb_fsm_curr_state[0]),
        .I4(apb_fsm_curr_state[2]),
        .I5(reading_r_reg_0),
        .O(gen_poll_r_i_2_n_0));
  FDCE gen_poll_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_poll_r_i_1__2_n_0),
        .Q(gen_poll_r_reg_n_0));
  LUT5 #(
    .INIT(32'hF0FF8888)) 
    gen_wr_rd_r_i_1
       (.I0(gen_apb_tran_r_reg_n_0),
        .I1(gen_apb_wr_rd_r_reg_n_0),
        .I2(gen_wr_rd_r_i_2_n_0),
        .I3(reading_r_reg_n_0),
        .I4(gen_wr_rd_r_reg_n_0),
        .O(gen_wr_rd_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    gen_wr_rd_r_i_2
       (.I0(apb_fsm_curr_state[1]),
        .I1(apb_fsm_curr_state[0]),
        .I2(apb_fsm_curr_state[2]),
        .I3(pready_0),
        .I4(\main_fsm_curr_state_reg[2]_1 ),
        .I5(\main_fsm_curr_state_reg[2]_2 ),
        .O(gen_wr_rd_r_i_2_n_0));
  FDCE gen_wr_rd_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_wr_rd_r_i_1_n_0),
        .Q(gen_wr_rd_r_reg_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1
       (.I0(Q[6]),
        .I1(\DRAM_0_STAT_TEMP[6] [6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2
       (.I0(Q[4]),
        .I1(\DRAM_0_STAT_TEMP[6] [4]),
        .I2(\DRAM_0_STAT_TEMP[6] [5]),
        .I3(Q[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3
       (.I0(Q[2]),
        .I1(\DRAM_0_STAT_TEMP[6] [2]),
        .I2(\DRAM_0_STAT_TEMP[6] [3]),
        .I3(Q[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4
       (.I0(Q[0]),
        .I1(\DRAM_0_STAT_TEMP[6] [0]),
        .I2(\DRAM_0_STAT_TEMP[6] [1]),
        .I3(Q[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(Q[4]),
        .I1(\DRAM_0_STAT_TEMP[6] [4]),
        .I2(Q[5]),
        .I3(\DRAM_0_STAT_TEMP[6] [5]),
        .O(\temp_value_r_reg[4]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(Q[2]),
        .I1(\DRAM_0_STAT_TEMP[6] [2]),
        .I2(Q[3]),
        .I3(\DRAM_0_STAT_TEMP[6] [3]),
        .O(\temp_value_r_reg[4]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(Q[0]),
        .I1(\DRAM_0_STAT_TEMP[6] [0]),
        .I2(Q[1]),
        .I3(\DRAM_0_STAT_TEMP[6] [1]),
        .O(\temp_value_r_reg[4]_0 [0]));
  LUT3 #(
    .INIT(8'h4F)) 
    \main_fsm_curr_state[0]_i_1 
       (.I0(apb_complete_0),
        .I1(main_fsm_curr_state[0]),
        .I2(\main_fsm_curr_state[5]_i_2_n_0 ),
        .O(main_fsm_nxt_state__0[0]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \main_fsm_curr_state[1]_i_1 
       (.I0(\main_fsm_curr_state[5]_i_2_n_0 ),
        .I1(main_fsm_curr_state[1]),
        .I2(\main_fsm_curr_state[2]_i_2_n_0 ),
        .I3(\main_fsm_curr_state[1]_i_2_n_0 ),
        .O(main_fsm_nxt_state__0[1]));
  LUT6 #(
    .INIT(64'hFF00100010001000)) 
    \main_fsm_curr_state[1]_i_2 
       (.I0(apb_busy_r_reg_n_0),
        .I1(gen_apb_tran_r_reg_n_0),
        .I2(main_fsm_curr_state[5]),
        .I3(\main_fsm_curr_state[5]_i_2_n_0 ),
        .I4(main_fsm_curr_state[0]),
        .I5(apb_complete_0),
        .O(\main_fsm_curr_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h70FF000070700000)) 
    \main_fsm_curr_state[2]_i_1 
       (.I0(\main_fsm_curr_state_reg[2]_1 ),
        .I1(\main_fsm_curr_state_reg[2]_2 ),
        .I2(\main_fsm_curr_state_reg[2]_0 ),
        .I3(\main_fsm_curr_state[2]_i_2_n_0 ),
        .I4(\main_fsm_curr_state[5]_i_2_n_0 ),
        .I5(main_fsm_curr_state[1]),
        .O(main_fsm_nxt_state__0[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \main_fsm_curr_state[2]_i_10 
       (.I0(wait_cnt_r_reg[21]),
        .I1(wait_cnt_r_reg[20]),
        .I2(wait_cnt_r_reg[23]),
        .I3(wait_cnt_r_reg[22]),
        .O(\main_fsm_curr_state[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \main_fsm_curr_state[2]_i_2 
       (.I0(\main_fsm_curr_state[2]_i_3_n_0 ),
        .I1(\main_fsm_curr_state[2]_i_4_n_0 ),
        .I2(\main_fsm_curr_state[2]_i_5_n_0 ),
        .I3(\main_fsm_curr_state[2]_i_6_n_0 ),
        .O(\main_fsm_curr_state[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \main_fsm_curr_state[2]_i_3 
       (.I0(wait_cnt_r_reg[11]),
        .I1(wait_cnt_r_reg[10]),
        .I2(wait_cnt_r_reg[8]),
        .I3(wait_cnt_r_reg[9]),
        .I4(\main_fsm_curr_state[2]_i_7_n_0 ),
        .O(\main_fsm_curr_state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \main_fsm_curr_state[2]_i_4 
       (.I0(wait_cnt_r_reg[2]),
        .I1(wait_cnt_r_reg[3]),
        .I2(wait_cnt_r_reg[0]),
        .I3(wait_cnt_r_reg[1]),
        .I4(\main_fsm_curr_state[2]_i_8_n_0 ),
        .O(\main_fsm_curr_state[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \main_fsm_curr_state[2]_i_5 
       (.I0(wait_cnt_r_reg[26]),
        .I1(wait_cnt_r_reg[27]),
        .I2(wait_cnt_r_reg[24]),
        .I3(wait_cnt_r_reg[25]),
        .I4(\main_fsm_curr_state[2]_i_9_n_0 ),
        .O(\main_fsm_curr_state[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \main_fsm_curr_state[2]_i_6 
       (.I0(wait_cnt_r_reg[18]),
        .I1(wait_cnt_r_reg[19]),
        .I2(wait_cnt_r_reg[17]),
        .I3(wait_cnt_r_reg[16]),
        .I4(\main_fsm_curr_state[2]_i_10_n_0 ),
        .O(\main_fsm_curr_state[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \main_fsm_curr_state[2]_i_7 
       (.I0(wait_cnt_r_reg[13]),
        .I1(wait_cnt_r_reg[12]),
        .I2(wait_cnt_r_reg[15]),
        .I3(wait_cnt_r_reg[14]),
        .O(\main_fsm_curr_state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \main_fsm_curr_state[2]_i_8 
       (.I0(wait_cnt_r_reg[5]),
        .I1(wait_cnt_r_reg[4]),
        .I2(wait_cnt_r_reg[7]),
        .I3(wait_cnt_r_reg[6]),
        .O(\main_fsm_curr_state[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \main_fsm_curr_state[2]_i_9 
       (.I0(wait_cnt_r_reg[29]),
        .I1(wait_cnt_r_reg[28]),
        .I2(wait_cnt_r_reg[31]),
        .I3(wait_cnt_r_reg[30]),
        .O(\main_fsm_curr_state[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2000022220000)) 
    \main_fsm_curr_state[3]_i_1 
       (.I0(\main_fsm_curr_state_reg[2]_0 ),
        .I1(\main_fsm_curr_state_reg[3]_0 ),
        .I2(apb_busy_r_reg_n_0),
        .I3(gen_apb_tran_r_reg_n_0),
        .I4(\main_fsm_curr_state[5]_i_2_n_0 ),
        .I5(main_fsm_curr_state[3]),
        .O(main_fsm_nxt_state__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hAB00A800)) 
    \main_fsm_curr_state[4]_i_1 
       (.I0(main_fsm_curr_state[4]),
        .I1(apb_busy_r_reg_n_0),
        .I2(gen_apb_tran_r_reg_n_0),
        .I3(\main_fsm_curr_state[5]_i_2_n_0 ),
        .I4(main_fsm_curr_state[3]),
        .O(main_fsm_nxt_state__0[4]));
  LUT5 #(
    .INIT(32'hAB00A800)) 
    \main_fsm_curr_state[5]_i_1 
       (.I0(main_fsm_curr_state[5]),
        .I1(apb_busy_r_reg_n_0),
        .I2(gen_apb_tran_r_reg_n_0),
        .I3(\main_fsm_curr_state[5]_i_2_n_0 ),
        .I4(main_fsm_curr_state[4]),
        .O(main_fsm_nxt_state__0[5]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \main_fsm_curr_state[5]_i_2 
       (.I0(main_fsm_curr_state[0]),
        .I1(main_fsm_curr_state[1]),
        .I2(\main_fsm_curr_state_reg[2]_0 ),
        .I3(main_fsm_curr_state[3]),
        .I4(main_fsm_curr_state[4]),
        .I5(main_fsm_curr_state[5]),
        .O(\main_fsm_curr_state[5]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010" *) 
  FDPE \main_fsm_curr_state_reg[0] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .D(main_fsm_nxt_state__0[0]),
        .PRE(\apb_pwdata_r_reg[23]_0 ),
        .Q(main_fsm_curr_state[0]));
  (* FSM_ENCODED_STATES = "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010" *) 
  FDCE \main_fsm_curr_state_reg[1] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(main_fsm_nxt_state__0[1]),
        .Q(main_fsm_curr_state[1]));
  (* FSM_ENCODED_STATES = "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010" *) 
  FDCE \main_fsm_curr_state_reg[2] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(main_fsm_nxt_state__0[2]),
        .Q(\main_fsm_curr_state_reg[2]_0 ));
  (* FSM_ENCODED_STATES = "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010" *) 
  FDCE \main_fsm_curr_state_reg[3] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(main_fsm_nxt_state__0[3]),
        .Q(main_fsm_curr_state[3]));
  (* FSM_ENCODED_STATES = "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010" *) 
  FDCE \main_fsm_curr_state_reg[4] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(main_fsm_nxt_state__0[4]),
        .Q(main_fsm_curr_state[4]));
  (* FSM_ENCODED_STATES = "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010" *) 
  FDCE \main_fsm_curr_state_reg[5] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(main_fsm_nxt_state__0[5]),
        .Q(main_fsm_curr_state[5]));
  LUT6 #(
    .INIT(64'hF533F333F500F000)) 
    polling_r_i_1__0
       (.I0(apb_poll_complete_r0),
        .I1(gen_poll_r_i_2_n_0),
        .I2(apb_penable_r_i_1__0_n_0),
        .I3(gen_poll_r_reg_n_0),
        .I4(polling_r_i_2__0_n_0),
        .I5(polling_r),
        .O(polling_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    polling_r_i_2__0
       (.I0(polling_r),
        .I1(pready_0),
        .I2(\main_fsm_curr_state_reg[3]_0 ),
        .I3(apb_fsm_curr_state[1]),
        .I4(apb_fsm_curr_state[2]),
        .I5(apb_fsm_curr_state[0]),
        .O(polling_r_i_2__0_n_0));
  FDCE polling_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(polling_r_i_1__0_n_0),
        .Q(polling_r));
  LUT6 #(
    .INIT(64'hFFEF0202FFFF0000)) 
    reading_r_i_1__0
       (.I0(apb_fsm_curr_state[1]),
        .I1(apb_fsm_curr_state[0]),
        .I2(apb_fsm_curr_state[2]),
        .I3(reading_r_reg_0),
        .I4(reading_r_reg_n_0),
        .I5(gen_wr_rd_r_reg_n_0),
        .O(reading_r_i_1__0_n_0));
  FDCE reading_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(reading_r_i_1__0_n_0),
        .Q(reading_r_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEF)) 
    temp_apb_req_r_i_1
       (.I0(main_fsm_curr_state[3]),
        .I1(main_fsm_curr_state[4]),
        .I2(main_fsm_curr_state[0]),
        .I3(main_fsm_curr_state[1]),
        .I4(main_fsm_curr_state[5]),
        .I5(\main_fsm_curr_state_reg[2]_0 ),
        .O(temp_apb_req_r0));
  FDCE temp_apb_req_r_reg
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(temp_apb_req_r0),
        .Q(temp_apb_req_0_s));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \temp_value_r[6]_i_1 
       (.I0(\gen_apb_data_r[23]_i_2_n_0 ),
        .I1(main_fsm_curr_state[1]),
        .I2(main_fsm_curr_state[0]),
        .I3(\main_fsm_curr_state_reg[2]_0 ),
        .I4(main_fsm_curr_state[5]),
        .I5(reading_r_reg_0),
        .O(temp_valid_r1));
  FDCE \temp_value_r_reg[0] 
       (.C(APB_0_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \temp_value_r_reg[1] 
       (.C(APB_0_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \temp_value_r_reg[2] 
       (.C(APB_0_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \temp_value_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \temp_value_r_reg[4] 
       (.C(APB_0_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \temp_value_r_reg[5] 
       (.C(APB_0_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \temp_value_r_reg[6] 
       (.C(APB_0_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[6]),
        .Q(Q[6]));
  LUT2 #(
    .INIT(4'h4)) 
    \wait_cnt_r[0]_i_10 
       (.I0(wait_cnt_r_reg[0]),
        .I1(\wait_cnt_r[0]_i_2_n_0 ),
        .O(\wait_cnt_r[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \wait_cnt_r[0]_i_2 
       (.I0(main_fsm_curr_state[3]),
        .I1(main_fsm_curr_state[4]),
        .I2(main_fsm_curr_state[5]),
        .I3(main_fsm_curr_state[0]),
        .I4(\main_fsm_curr_state_reg[2]_0 ),
        .I5(main_fsm_curr_state[1]),
        .O(\wait_cnt_r[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_3 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[7]),
        .O(\wait_cnt_r[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_4 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[6]),
        .O(\wait_cnt_r[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_5 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[5]),
        .O(\wait_cnt_r[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_6 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[4]),
        .O(\wait_cnt_r[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_7 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[3]),
        .O(\wait_cnt_r[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_8 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[2]),
        .O(\wait_cnt_r[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_9 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[1]),
        .O(\wait_cnt_r[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_2 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[23]),
        .O(\wait_cnt_r[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_3 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[22]),
        .O(\wait_cnt_r[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_4 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[21]),
        .O(\wait_cnt_r[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_5 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[20]),
        .O(\wait_cnt_r[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_6 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[19]),
        .O(\wait_cnt_r[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_7 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[18]),
        .O(\wait_cnt_r[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_8 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[17]),
        .O(\wait_cnt_r[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_9 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[16]),
        .O(\wait_cnt_r[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_2 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[31]),
        .O(\wait_cnt_r[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_3 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[30]),
        .O(\wait_cnt_r[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_4 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[29]),
        .O(\wait_cnt_r[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_5 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[28]),
        .O(\wait_cnt_r[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_6 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[27]),
        .O(\wait_cnt_r[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_7 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[26]),
        .O(\wait_cnt_r[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_8 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[25]),
        .O(\wait_cnt_r[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_9 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[24]),
        .O(\wait_cnt_r[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_2 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[15]),
        .O(\wait_cnt_r[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_3 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[14]),
        .O(\wait_cnt_r[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_4 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[13]),
        .O(\wait_cnt_r[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_5 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[12]),
        .O(\wait_cnt_r[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_6 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[11]),
        .O(\wait_cnt_r[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_7 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[10]),
        .O(\wait_cnt_r[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_8 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[9]),
        .O(\wait_cnt_r[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_9 
       (.I0(\wait_cnt_r[0]_i_2_n_0 ),
        .I1(wait_cnt_r_reg[8]),
        .O(\wait_cnt_r[8]_i_9_n_0 ));
  FDCE \wait_cnt_r_reg[0] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1_n_15 ),
        .Q(wait_cnt_r_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \wait_cnt_r_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\wait_cnt_r_reg[0]_i_1_n_0 ,\wait_cnt_r_reg[0]_i_1_n_1 ,\wait_cnt_r_reg[0]_i_1_n_2 ,\wait_cnt_r_reg[0]_i_1_n_3 ,\wait_cnt_r_reg[0]_i_1_n_4 ,\wait_cnt_r_reg[0]_i_1_n_5 ,\wait_cnt_r_reg[0]_i_1_n_6 ,\wait_cnt_r_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\wait_cnt_r[0]_i_2_n_0 }),
        .O({\wait_cnt_r_reg[0]_i_1_n_8 ,\wait_cnt_r_reg[0]_i_1_n_9 ,\wait_cnt_r_reg[0]_i_1_n_10 ,\wait_cnt_r_reg[0]_i_1_n_11 ,\wait_cnt_r_reg[0]_i_1_n_12 ,\wait_cnt_r_reg[0]_i_1_n_13 ,\wait_cnt_r_reg[0]_i_1_n_14 ,\wait_cnt_r_reg[0]_i_1_n_15 }),
        .S({\wait_cnt_r[0]_i_3_n_0 ,\wait_cnt_r[0]_i_4_n_0 ,\wait_cnt_r[0]_i_5_n_0 ,\wait_cnt_r[0]_i_6_n_0 ,\wait_cnt_r[0]_i_7_n_0 ,\wait_cnt_r[0]_i_8_n_0 ,\wait_cnt_r[0]_i_9_n_0 ,\wait_cnt_r[0]_i_10_n_0 }));
  FDCE \wait_cnt_r_reg[10] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1_n_13 ),
        .Q(wait_cnt_r_reg[10]));
  FDCE \wait_cnt_r_reg[11] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1_n_12 ),
        .Q(wait_cnt_r_reg[11]));
  FDCE \wait_cnt_r_reg[12] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1_n_11 ),
        .Q(wait_cnt_r_reg[12]));
  FDCE \wait_cnt_r_reg[13] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1_n_10 ),
        .Q(wait_cnt_r_reg[13]));
  FDCE \wait_cnt_r_reg[14] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1_n_9 ),
        .Q(wait_cnt_r_reg[14]));
  FDCE \wait_cnt_r_reg[15] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1_n_8 ),
        .Q(wait_cnt_r_reg[15]));
  FDCE \wait_cnt_r_reg[16] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1_n_15 ),
        .Q(wait_cnt_r_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \wait_cnt_r_reg[16]_i_1 
       (.CI(\wait_cnt_r_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\wait_cnt_r_reg[16]_i_1_n_0 ,\wait_cnt_r_reg[16]_i_1_n_1 ,\wait_cnt_r_reg[16]_i_1_n_2 ,\wait_cnt_r_reg[16]_i_1_n_3 ,\wait_cnt_r_reg[16]_i_1_n_4 ,\wait_cnt_r_reg[16]_i_1_n_5 ,\wait_cnt_r_reg[16]_i_1_n_6 ,\wait_cnt_r_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_cnt_r_reg[16]_i_1_n_8 ,\wait_cnt_r_reg[16]_i_1_n_9 ,\wait_cnt_r_reg[16]_i_1_n_10 ,\wait_cnt_r_reg[16]_i_1_n_11 ,\wait_cnt_r_reg[16]_i_1_n_12 ,\wait_cnt_r_reg[16]_i_1_n_13 ,\wait_cnt_r_reg[16]_i_1_n_14 ,\wait_cnt_r_reg[16]_i_1_n_15 }),
        .S({\wait_cnt_r[16]_i_2_n_0 ,\wait_cnt_r[16]_i_3_n_0 ,\wait_cnt_r[16]_i_4_n_0 ,\wait_cnt_r[16]_i_5_n_0 ,\wait_cnt_r[16]_i_6_n_0 ,\wait_cnt_r[16]_i_7_n_0 ,\wait_cnt_r[16]_i_8_n_0 ,\wait_cnt_r[16]_i_9_n_0 }));
  FDCE \wait_cnt_r_reg[17] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1_n_14 ),
        .Q(wait_cnt_r_reg[17]));
  FDCE \wait_cnt_r_reg[18] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1_n_13 ),
        .Q(wait_cnt_r_reg[18]));
  FDCE \wait_cnt_r_reg[19] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1_n_12 ),
        .Q(wait_cnt_r_reg[19]));
  FDCE \wait_cnt_r_reg[1] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1_n_14 ),
        .Q(wait_cnt_r_reg[1]));
  FDCE \wait_cnt_r_reg[20] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1_n_11 ),
        .Q(wait_cnt_r_reg[20]));
  FDCE \wait_cnt_r_reg[21] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1_n_10 ),
        .Q(wait_cnt_r_reg[21]));
  FDCE \wait_cnt_r_reg[22] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1_n_9 ),
        .Q(wait_cnt_r_reg[22]));
  FDCE \wait_cnt_r_reg[23] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1_n_8 ),
        .Q(wait_cnt_r_reg[23]));
  FDCE \wait_cnt_r_reg[24] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1_n_15 ),
        .Q(wait_cnt_r_reg[24]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \wait_cnt_r_reg[24]_i_1 
       (.CI(\wait_cnt_r_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_wait_cnt_r_reg[24]_i_1_CO_UNCONNECTED [7],\wait_cnt_r_reg[24]_i_1_n_1 ,\wait_cnt_r_reg[24]_i_1_n_2 ,\wait_cnt_r_reg[24]_i_1_n_3 ,\wait_cnt_r_reg[24]_i_1_n_4 ,\wait_cnt_r_reg[24]_i_1_n_5 ,\wait_cnt_r_reg[24]_i_1_n_6 ,\wait_cnt_r_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_cnt_r_reg[24]_i_1_n_8 ,\wait_cnt_r_reg[24]_i_1_n_9 ,\wait_cnt_r_reg[24]_i_1_n_10 ,\wait_cnt_r_reg[24]_i_1_n_11 ,\wait_cnt_r_reg[24]_i_1_n_12 ,\wait_cnt_r_reg[24]_i_1_n_13 ,\wait_cnt_r_reg[24]_i_1_n_14 ,\wait_cnt_r_reg[24]_i_1_n_15 }),
        .S({\wait_cnt_r[24]_i_2_n_0 ,\wait_cnt_r[24]_i_3_n_0 ,\wait_cnt_r[24]_i_4_n_0 ,\wait_cnt_r[24]_i_5_n_0 ,\wait_cnt_r[24]_i_6_n_0 ,\wait_cnt_r[24]_i_7_n_0 ,\wait_cnt_r[24]_i_8_n_0 ,\wait_cnt_r[24]_i_9_n_0 }));
  FDCE \wait_cnt_r_reg[25] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1_n_14 ),
        .Q(wait_cnt_r_reg[25]));
  FDCE \wait_cnt_r_reg[26] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1_n_13 ),
        .Q(wait_cnt_r_reg[26]));
  FDCE \wait_cnt_r_reg[27] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1_n_12 ),
        .Q(wait_cnt_r_reg[27]));
  FDCE \wait_cnt_r_reg[28] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1_n_11 ),
        .Q(wait_cnt_r_reg[28]));
  FDCE \wait_cnt_r_reg[29] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1_n_10 ),
        .Q(wait_cnt_r_reg[29]));
  FDCE \wait_cnt_r_reg[2] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1_n_13 ),
        .Q(wait_cnt_r_reg[2]));
  FDCE \wait_cnt_r_reg[30] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1_n_9 ),
        .Q(wait_cnt_r_reg[30]));
  FDCE \wait_cnt_r_reg[31] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1_n_8 ),
        .Q(wait_cnt_r_reg[31]));
  FDCE \wait_cnt_r_reg[3] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1_n_12 ),
        .Q(wait_cnt_r_reg[3]));
  FDCE \wait_cnt_r_reg[4] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1_n_11 ),
        .Q(wait_cnt_r_reg[4]));
  FDCE \wait_cnt_r_reg[5] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1_n_10 ),
        .Q(wait_cnt_r_reg[5]));
  FDCE \wait_cnt_r_reg[6] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1_n_9 ),
        .Q(wait_cnt_r_reg[6]));
  FDCE \wait_cnt_r_reg[7] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1_n_8 ),
        .Q(wait_cnt_r_reg[7]));
  FDCE \wait_cnt_r_reg[8] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1_n_15 ),
        .Q(wait_cnt_r_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \wait_cnt_r_reg[8]_i_1 
       (.CI(\wait_cnt_r_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\wait_cnt_r_reg[8]_i_1_n_0 ,\wait_cnt_r_reg[8]_i_1_n_1 ,\wait_cnt_r_reg[8]_i_1_n_2 ,\wait_cnt_r_reg[8]_i_1_n_3 ,\wait_cnt_r_reg[8]_i_1_n_4 ,\wait_cnt_r_reg[8]_i_1_n_5 ,\wait_cnt_r_reg[8]_i_1_n_6 ,\wait_cnt_r_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_cnt_r_reg[8]_i_1_n_8 ,\wait_cnt_r_reg[8]_i_1_n_9 ,\wait_cnt_r_reg[8]_i_1_n_10 ,\wait_cnt_r_reg[8]_i_1_n_11 ,\wait_cnt_r_reg[8]_i_1_n_12 ,\wait_cnt_r_reg[8]_i_1_n_13 ,\wait_cnt_r_reg[8]_i_1_n_14 ,\wait_cnt_r_reg[8]_i_1_n_15 }),
        .S({\wait_cnt_r[8]_i_2_n_0 ,\wait_cnt_r[8]_i_3_n_0 ,\wait_cnt_r[8]_i_4_n_0 ,\wait_cnt_r[8]_i_5_n_0 ,\wait_cnt_r[8]_i_6_n_0 ,\wait_cnt_r[8]_i_7_n_0 ,\wait_cnt_r[8]_i_8_n_0 ,\wait_cnt_r[8]_i_9_n_0 }));
  FDCE \wait_cnt_r_reg[9] 
       (.C(APB_0_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1_n_14 ),
        .Q(wait_cnt_r_reg[9]));
  FDCE wr_rd_store_r_reg
       (.C(APB_0_PCLK),
        .CE(gen_apb_tran_r_reg_n_0),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_wr_rd_r_reg_n_0),
        .Q(wr_rd_store_r));
endmodule

(* ORIG_REF_NAME = "hbm_temp_rd" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_temp_rd_3
   (temp_apb_req_1_s,
    temp_apb_psel_1_s,
    temp_apb_penable_1_s,
    temp_apb_paddr_1_s,
    temp_apb_pwdata_1_s,
    \gen_apb_data_r_reg[21]_0 ,
    temp_apb_pwrite_1_s,
    DI,
    Q,
    \main_fsm_curr_state_reg[2]_0 ,
    \temp_value_r_reg[4]_0 ,
    \temp_value_r_reg[3]_0 ,
    \temp_value_r_reg[6]_0 ,
    APB_1_PCLK,
    \apb_pwdata_r_reg[23]_0 ,
    S,
    TEMP_STATUS_ST02_carry,
    \main_fsm_curr_state_reg[2]_1 ,
    \main_fsm_curr_state_reg[2]_2 ,
    APB_1_PRDATA,
    \main_fsm_curr_state_reg[3]_0 ,
    reading_r_reg_0,
    pready_1,
    \gen_apb_data_r_reg[23]_0 ,
    apb_complete_1,
    D);
  output temp_apb_req_1_s;
  output temp_apb_psel_1_s;
  output temp_apb_penable_1_s;
  output [1:0]temp_apb_paddr_1_s;
  output [0:0]temp_apb_pwdata_1_s;
  output \gen_apb_data_r_reg[21]_0 ;
  output temp_apb_pwrite_1_s;
  output [3:0]DI;
  output [6:0]Q;
  output [0:0]\main_fsm_curr_state_reg[2]_0 ;
  output [2:0]\temp_value_r_reg[4]_0 ;
  output \temp_value_r_reg[3]_0 ;
  output [0:0]\temp_value_r_reg[6]_0 ;
  input APB_1_PCLK;
  input \apb_pwdata_r_reg[23]_0 ;
  input [6:0]S;
  input [6:0]TEMP_STATUS_ST02_carry;
  input \main_fsm_curr_state_reg[2]_1 ;
  input \main_fsm_curr_state_reg[2]_2 ;
  input [2:0]APB_1_PRDATA;
  input \main_fsm_curr_state_reg[3]_0 ;
  input reading_r_reg_0;
  input pready_1;
  input \gen_apb_data_r_reg[23]_0 ;
  input apb_complete_1;
  input [6:0]D;

  wire APB_1_PCLK;
  wire [2:0]APB_1_PRDATA;
  wire [6:0]D;
  wire [3:0]DI;
  wire [6:0]Q;
  wire [6:0]S;
  wire [6:0]TEMP_STATUS_ST02_carry;
  wire [3:3]addr_store_r;
  wire apb_busy_r_i_1__0_n_0;
  wire apb_busy_r_i_2__0_n_0;
  wire apb_busy_r_i_3__0_n_0;
  wire apb_busy_r_reg_n_0;
  wire apb_complete_1;
  wire [2:0]apb_fsm_curr_state;
  wire \apb_fsm_curr_state[0]_i_2__0_n_0 ;
  wire \apb_fsm_curr_state[0]_i_3__0_n_0 ;
  wire \apb_fsm_curr_state[1]_i_2__0_n_0 ;
  wire \apb_fsm_curr_state[2]_i_2__0_n_0 ;
  wire [2:0]apb_fsm_nxt_state__0;
  wire \apb_paddr_r[21]_i_1__2_n_0 ;
  wire \apb_paddr_r[3]_i_1__2_n_0 ;
  wire \apb_paddr_r[3]_i_2__0_n_0 ;
  wire \apb_paddr_r[3]_i_3__0_n_0 ;
  wire apb_penable_r;
  wire apb_penable_r_i_1__2_n_0;
  wire apb_poll_complete_r0;
  wire apb_poll_complete_r0_carry_i_1__2_n_0;
  wire apb_poll_complete_r0_carry_n_1;
  wire apb_poll_complete_r0_carry_n_2;
  wire apb_poll_complete_r0_carry_n_3;
  wire apb_poll_complete_r0_carry_n_4;
  wire apb_poll_complete_r0_carry_n_5;
  wire apb_poll_complete_r0_carry_n_6;
  wire apb_poll_complete_r0_carry_n_7;
  wire apb_psel_r_i_2__2_n_0;
  wire apb_psel_r_i_3__2_n_0;
  wire apb_psel_r_i_4__0_n_0;
  wire apb_psel_r_i_5__0_n_0;
  wire \apb_pwdata_r[23]_i_1__2_n_0 ;
  wire \apb_pwdata_r_reg[23]_0 ;
  wire apb_pwrite_r_i_1__2_n_0;
  wire [23:21]data_store_r;
  wire [3:3]gen_apb_addr_r;
  wire \gen_apb_addr_r_reg_n_0_[3] ;
  wire [21:21]gen_apb_data_r;
  wire \gen_apb_data_r[21]_i_2__0_n_0 ;
  wire \gen_apb_data_r[23]_i_2__0_n_0 ;
  wire \gen_apb_data_r_reg[21]_0 ;
  wire \gen_apb_data_r_reg[23]_0 ;
  wire \gen_apb_data_r_reg_n_0_[23] ;
  wire gen_apb_poll_r;
  wire gen_apb_poll_r22_out;
  wire gen_apb_tran_r141_out;
  wire gen_apb_tran_r_i_1__0_n_0;
  wire gen_apb_tran_r_i_2__0_n_0;
  wire gen_apb_tran_r_i_3__0_n_0;
  wire gen_apb_tran_r_reg_n_0;
  wire gen_apb_wr_rd_r14_out;
  wire gen_apb_wr_rd_r_reg_n_0;
  wire gen_poll_r_i_1__4_n_0;
  wire gen_poll_r_i_2__0_n_0;
  wire gen_poll_r_reg_n_0;
  wire gen_wr_rd_r_i_1__0_n_0;
  wire gen_wr_rd_r_i_2__0_n_0;
  wire gen_wr_rd_r_reg_n_0;
  wire [5:0]main_fsm_curr_state;
  wire \main_fsm_curr_state[1]_i_2__0_n_0 ;
  wire \main_fsm_curr_state[2]_i_10__0_n_0 ;
  wire \main_fsm_curr_state[2]_i_2__0_n_0 ;
  wire \main_fsm_curr_state[2]_i_3__0_n_0 ;
  wire \main_fsm_curr_state[2]_i_4__0_n_0 ;
  wire \main_fsm_curr_state[2]_i_5__0_n_0 ;
  wire \main_fsm_curr_state[2]_i_6__0_n_0 ;
  wire \main_fsm_curr_state[2]_i_7__0_n_0 ;
  wire \main_fsm_curr_state[2]_i_8__0_n_0 ;
  wire \main_fsm_curr_state[2]_i_9__0_n_0 ;
  wire \main_fsm_curr_state[5]_i_2__0_n_0 ;
  wire [0:0]\main_fsm_curr_state_reg[2]_0 ;
  wire \main_fsm_curr_state_reg[2]_1 ;
  wire \main_fsm_curr_state_reg[2]_2 ;
  wire \main_fsm_curr_state_reg[3]_0 ;
  wire [5:0]main_fsm_nxt_state__0;
  wire polling_r;
  wire polling_r_i_1__2_n_0;
  wire polling_r_i_2__2_n_0;
  wire pready_1;
  wire reading_r_i_1__2_n_0;
  wire reading_r_reg_0;
  wire reading_r_reg_n_0;
  wire [1:0]temp_apb_paddr_1_s;
  wire temp_apb_penable_1_s;
  wire temp_apb_psel_1_s;
  wire [0:0]temp_apb_pwdata_1_s;
  wire temp_apb_pwrite_1_s;
  wire temp_apb_req_1_s;
  wire temp_apb_req_r0;
  wire temp_valid_r1;
  wire \temp_value_r_reg[3]_0 ;
  wire [2:0]\temp_value_r_reg[4]_0 ;
  wire [0:0]\temp_value_r_reg[6]_0 ;
  wire \wait_cnt_r[0]_i_10__0_n_0 ;
  wire \wait_cnt_r[0]_i_2__0_n_0 ;
  wire \wait_cnt_r[0]_i_3__0_n_0 ;
  wire \wait_cnt_r[0]_i_4__0_n_0 ;
  wire \wait_cnt_r[0]_i_5__0_n_0 ;
  wire \wait_cnt_r[0]_i_6__0_n_0 ;
  wire \wait_cnt_r[0]_i_7__0_n_0 ;
  wire \wait_cnt_r[0]_i_8__0_n_0 ;
  wire \wait_cnt_r[0]_i_9__0_n_0 ;
  wire \wait_cnt_r[16]_i_2__0_n_0 ;
  wire \wait_cnt_r[16]_i_3__0_n_0 ;
  wire \wait_cnt_r[16]_i_4__0_n_0 ;
  wire \wait_cnt_r[16]_i_5__0_n_0 ;
  wire \wait_cnt_r[16]_i_6__0_n_0 ;
  wire \wait_cnt_r[16]_i_7__0_n_0 ;
  wire \wait_cnt_r[16]_i_8__0_n_0 ;
  wire \wait_cnt_r[16]_i_9__0_n_0 ;
  wire \wait_cnt_r[24]_i_2__0_n_0 ;
  wire \wait_cnt_r[24]_i_3__0_n_0 ;
  wire \wait_cnt_r[24]_i_4__0_n_0 ;
  wire \wait_cnt_r[24]_i_5__0_n_0 ;
  wire \wait_cnt_r[24]_i_6__0_n_0 ;
  wire \wait_cnt_r[24]_i_7__0_n_0 ;
  wire \wait_cnt_r[24]_i_8__0_n_0 ;
  wire \wait_cnt_r[24]_i_9__0_n_0 ;
  wire \wait_cnt_r[8]_i_2__0_n_0 ;
  wire \wait_cnt_r[8]_i_3__0_n_0 ;
  wire \wait_cnt_r[8]_i_4__0_n_0 ;
  wire \wait_cnt_r[8]_i_5__0_n_0 ;
  wire \wait_cnt_r[8]_i_6__0_n_0 ;
  wire \wait_cnt_r[8]_i_7__0_n_0 ;
  wire \wait_cnt_r[8]_i_8__0_n_0 ;
  wire \wait_cnt_r[8]_i_9__0_n_0 ;
  wire [31:0]wait_cnt_r_reg;
  wire \wait_cnt_r_reg[0]_i_1__0_n_0 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_1 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_10 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_11 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_12 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_13 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_14 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_15 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_2 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_3 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_4 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_5 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_6 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_7 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_8 ;
  wire \wait_cnt_r_reg[0]_i_1__0_n_9 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_0 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_1 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_10 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_11 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_12 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_13 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_14 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_15 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_2 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_3 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_4 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_5 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_6 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_7 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_8 ;
  wire \wait_cnt_r_reg[16]_i_1__0_n_9 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_1 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_10 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_11 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_12 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_13 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_14 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_15 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_2 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_3 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_4 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_5 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_6 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_7 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_8 ;
  wire \wait_cnt_r_reg[24]_i_1__0_n_9 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_0 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_1 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_10 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_11 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_12 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_13 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_14 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_15 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_2 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_3 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_4 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_5 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_6 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_7 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_8 ;
  wire \wait_cnt_r_reg[8]_i_1__0_n_9 ;
  wire wr_rd_store_r;
  wire [7:0]NLW_apb_poll_complete_r0_carry_O_UNCONNECTED;
  wire [7:7]\NLW_wait_cnt_r_reg[24]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \DRAM_1_STAT_TEMP[6]_INST_0_i_2 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\temp_value_r_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    TEMP_STATUS_ST02_carry_i_1
       (.I0(Q[6]),
        .I1(TEMP_STATUS_ST02_carry[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    TEMP_STATUS_ST02_carry_i_2
       (.I0(Q[4]),
        .I1(TEMP_STATUS_ST02_carry[4]),
        .I2(TEMP_STATUS_ST02_carry[5]),
        .I3(Q[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    TEMP_STATUS_ST02_carry_i_3
       (.I0(Q[2]),
        .I1(TEMP_STATUS_ST02_carry[2]),
        .I2(TEMP_STATUS_ST02_carry[3]),
        .I3(Q[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    TEMP_STATUS_ST02_carry_i_4
       (.I0(Q[0]),
        .I1(TEMP_STATUS_ST02_carry[0]),
        .I2(TEMP_STATUS_ST02_carry[1]),
        .I3(Q[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    TEMP_STATUS_ST02_carry_i_6
       (.I0(Q[4]),
        .I1(TEMP_STATUS_ST02_carry[4]),
        .I2(Q[5]),
        .I3(TEMP_STATUS_ST02_carry[5]),
        .O(\temp_value_r_reg[4]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    TEMP_STATUS_ST02_carry_i_7
       (.I0(Q[2]),
        .I1(TEMP_STATUS_ST02_carry[2]),
        .I2(Q[3]),
        .I3(TEMP_STATUS_ST02_carry[3]),
        .O(\temp_value_r_reg[4]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    TEMP_STATUS_ST02_carry_i_8
       (.I0(Q[0]),
        .I1(TEMP_STATUS_ST02_carry[0]),
        .I2(Q[1]),
        .I3(TEMP_STATUS_ST02_carry[1]),
        .O(\temp_value_r_reg[4]_0 [0]));
  FDCE \addr_store_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_r_reg_n_0),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\gen_apb_addr_r_reg_n_0_[3] ),
        .Q(addr_store_r));
  LUT6 #(
    .INIT(64'hFFFFFFF4FF00FFF4)) 
    apb_busy_r_i_1__0
       (.I0(apb_poll_complete_r0),
        .I1(polling_r),
        .I2(\apb_fsm_curr_state[2]_i_2__0_n_0 ),
        .I3(apb_busy_r_i_2__0_n_0),
        .I4(apb_busy_r_i_3__0_n_0),
        .I5(apb_busy_r_reg_n_0),
        .O(apb_busy_r_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0062)) 
    apb_busy_r_i_2__0
       (.I0(apb_fsm_curr_state[1]),
        .I1(apb_fsm_curr_state[0]),
        .I2(gen_apb_tran_r_reg_n_0),
        .I3(apb_fsm_curr_state[2]),
        .O(apb_busy_r_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    apb_busy_r_i_3__0
       (.I0(apb_fsm_curr_state[2]),
        .I1(apb_fsm_curr_state[0]),
        .I2(apb_fsm_curr_state[1]),
        .O(apb_busy_r_i_3__0_n_0));
  FDCE apb_busy_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(apb_busy_r_i_1__0_n_0),
        .Q(apb_busy_r_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEDFEEF)) 
    \apb_fsm_curr_state[0]_i_1__0 
       (.I0(apb_fsm_curr_state[0]),
        .I1(\apb_fsm_curr_state[0]_i_2__0_n_0 ),
        .I2(apb_fsm_curr_state[1]),
        .I3(apb_fsm_curr_state[2]),
        .I4(gen_apb_tran_r_reg_n_0),
        .I5(\apb_fsm_curr_state[0]_i_3__0_n_0 ),
        .O(apb_fsm_nxt_state__0[0]));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \apb_fsm_curr_state[0]_i_2__0 
       (.I0(apb_fsm_curr_state[0]),
        .I1(apb_fsm_curr_state[2]),
        .I2(apb_poll_complete_r0),
        .I3(polling_r),
        .I4(gen_wr_rd_r_reg_n_0),
        .I5(reading_r_reg_0),
        .O(\apb_fsm_curr_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \apb_fsm_curr_state[0]_i_3__0 
       (.I0(apb_fsm_curr_state[2]),
        .I1(reading_r_reg_n_0),
        .I2(polling_r),
        .I3(pready_1),
        .I4(\main_fsm_curr_state_reg[2]_1 ),
        .I5(\main_fsm_curr_state_reg[2]_2 ),
        .O(\apb_fsm_curr_state[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h111F111111111111)) 
    \apb_fsm_curr_state[1]_i_1__0 
       (.I0(apb_poll_complete_r0),
        .I1(\apb_fsm_curr_state[1]_i_2__0_n_0 ),
        .I2(apb_fsm_curr_state[2]),
        .I3(apb_fsm_curr_state[1]),
        .I4(apb_fsm_curr_state[0]),
        .I5(gen_apb_tran_r_reg_n_0),
        .O(apb_fsm_nxt_state__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \apb_fsm_curr_state[1]_i_2__0 
       (.I0(\main_fsm_curr_state_reg[3]_0 ),
        .I1(pready_1),
        .I2(apb_fsm_curr_state[2]),
        .I3(apb_fsm_curr_state[0]),
        .I4(apb_fsm_curr_state[1]),
        .I5(polling_r),
        .O(\apb_fsm_curr_state[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \apb_fsm_curr_state[2]_i_1__0 
       (.I0(\apb_fsm_curr_state[2]_i_2__0_n_0 ),
        .I1(apb_fsm_curr_state[2]),
        .I2(apb_fsm_curr_state[1]),
        .I3(apb_fsm_curr_state[0]),
        .O(apb_fsm_nxt_state__0[2]));
  LUT6 #(
    .INIT(64'h00000000BBBBBBFB)) 
    \apb_fsm_curr_state[2]_i_2__0 
       (.I0(\main_fsm_curr_state_reg[3]_0 ),
        .I1(pready_1),
        .I2(reading_r_reg_n_0),
        .I3(gen_wr_rd_r_reg_n_0),
        .I4(polling_r),
        .I5(apb_busy_r_i_3__0_n_0),
        .O(\apb_fsm_curr_state[2]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "C_APB_IDLE:001,C_APB_ACCESS:100,C_APB_SETUP:010" *) 
  FDPE \apb_fsm_curr_state_reg[0] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .D(apb_fsm_nxt_state__0[0]),
        .PRE(\apb_pwdata_r_reg[23]_0 ),
        .Q(apb_fsm_curr_state[0]));
  (* FSM_ENCODED_STATES = "C_APB_IDLE:001,C_APB_ACCESS:100,C_APB_SETUP:010" *) 
  FDCE \apb_fsm_curr_state_reg[1] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(apb_fsm_nxt_state__0[1]),
        .Q(apb_fsm_curr_state[1]));
  (* FSM_ENCODED_STATES = "C_APB_IDLE:001,C_APB_ACCESS:100,C_APB_SETUP:010" *) 
  FDCE \apb_fsm_curr_state_reg[2] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(apb_fsm_nxt_state__0[2]),
        .Q(apb_fsm_curr_state[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \apb_paddr_r[21]_i_1__2 
       (.I0(data_store_r[21]),
        .I1(apb_psel_r_i_4__0_n_0),
        .I2(\gen_apb_data_r_reg[21]_0 ),
        .I3(\apb_paddr_r[3]_i_3__0_n_0 ),
        .O(\apb_paddr_r[21]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \apb_paddr_r[3]_i_1__2 
       (.I0(apb_psel_r_i_3__2_n_0),
        .I1(apb_fsm_curr_state[1]),
        .I2(apb_fsm_curr_state[0]),
        .I3(apb_fsm_curr_state[2]),
        .I4(gen_apb_tran_r_reg_n_0),
        .O(\apb_paddr_r[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \apb_paddr_r[3]_i_2__0 
       (.I0(addr_store_r),
        .I1(apb_psel_r_i_4__0_n_0),
        .I2(\gen_apb_addr_r_reg_n_0_[3] ),
        .I3(\apb_paddr_r[3]_i_3__0_n_0 ),
        .O(\apb_paddr_r[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \apb_paddr_r[3]_i_3__0 
       (.I0(gen_apb_tran_r_reg_n_0),
        .I1(apb_fsm_curr_state[2]),
        .I2(apb_fsm_curr_state[0]),
        .I3(apb_fsm_curr_state[1]),
        .O(\apb_paddr_r[3]_i_3__0_n_0 ));
  FDCE \apb_paddr_r_reg[21] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[3]_i_1__2_n_0 ),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\apb_paddr_r[21]_i_1__2_n_0 ),
        .Q(temp_apb_paddr_1_s[1]));
  FDCE \apb_paddr_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[3]_i_1__2_n_0 ),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\apb_paddr_r[3]_i_2__0_n_0 ),
        .Q(temp_apb_paddr_1_s[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h10)) 
    apb_penable_r_i_1__2
       (.I0(apb_fsm_curr_state[2]),
        .I1(apb_fsm_curr_state[0]),
        .I2(apb_fsm_curr_state[1]),
        .O(apb_penable_r_i_1__2_n_0));
  FDCE apb_penable_r_reg
       (.C(APB_1_PCLK),
        .CE(apb_penable_r),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(apb_penable_r_i_1__2_n_0),
        .Q(temp_apb_penable_1_s));
  CARRY8 apb_poll_complete_r0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({apb_poll_complete_r0,apb_poll_complete_r0_carry_n_1,apb_poll_complete_r0_carry_n_2,apb_poll_complete_r0_carry_n_3,apb_poll_complete_r0_carry_n_4,apb_poll_complete_r0_carry_n_5,apb_poll_complete_r0_carry_n_6,apb_poll_complete_r0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_apb_poll_complete_r0_carry_O_UNCONNECTED[7:0]),
        .S({apb_poll_complete_r0_carry_i_1__2_n_0,S}));
  LUT6 #(
    .INIT(64'h0505050500009009)) 
    apb_poll_complete_r0_carry_i_1__2
       (.I0(\gen_apb_data_r_reg_n_0_[23] ),
        .I1(APB_1_PRDATA[2]),
        .I2(\gen_apb_data_r_reg[21]_0 ),
        .I3(APB_1_PRDATA[0]),
        .I4(APB_1_PRDATA[1]),
        .I5(\main_fsm_curr_state_reg[3]_0 ),
        .O(apb_poll_complete_r0_carry_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hFFFF0038)) 
    apb_psel_r_i_1__2
       (.I0(gen_apb_tran_r_reg_n_0),
        .I1(apb_fsm_curr_state[0]),
        .I2(apb_fsm_curr_state[1]),
        .I3(apb_fsm_curr_state[2]),
        .I4(apb_psel_r_i_3__2_n_0),
        .O(apb_penable_r));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFFF0038)) 
    apb_psel_r_i_2__2
       (.I0(gen_apb_tran_r_reg_n_0),
        .I1(apb_fsm_curr_state[0]),
        .I2(apb_fsm_curr_state[1]),
        .I3(apb_fsm_curr_state[2]),
        .I4(apb_psel_r_i_4__0_n_0),
        .O(apb_psel_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0000AAFF0000CFCF)) 
    apb_psel_r_i_3__2
       (.I0(apb_poll_complete_r0),
        .I1(gen_wr_rd_r_reg_n_0),
        .I2(reading_r_reg_n_0),
        .I3(apb_psel_r_i_5__0_n_0),
        .I4(gen_wr_rd_r_i_2__0_n_0),
        .I5(polling_r),
        .O(apb_psel_r_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    apb_psel_r_i_4__0
       (.I0(apb_fsm_curr_state[0]),
        .I1(apb_fsm_curr_state[2]),
        .I2(apb_fsm_curr_state[1]),
        .I3(reading_r_reg_0),
        .I4(polling_r),
        .I5(apb_poll_complete_r0),
        .O(apb_psel_r_i_4__0_n_0));
  LUT3 #(
    .INIT(8'hA9)) 
    apb_psel_r_i_5__0
       (.I0(apb_fsm_curr_state[0]),
        .I1(apb_fsm_curr_state[2]),
        .I2(apb_fsm_curr_state[1]),
        .O(apb_psel_r_i_5__0_n_0));
  FDCE apb_psel_r_reg
       (.C(APB_1_PCLK),
        .CE(apb_penable_r),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(apb_psel_r_i_2__2_n_0),
        .Q(temp_apb_psel_1_s));
  LUT4 #(
    .INIT(16'hF888)) 
    \apb_pwdata_r[23]_i_1__2 
       (.I0(data_store_r[23]),
        .I1(apb_psel_r_i_4__0_n_0),
        .I2(\gen_apb_data_r_reg_n_0_[23] ),
        .I3(\apb_paddr_r[3]_i_3__0_n_0 ),
        .O(\apb_pwdata_r[23]_i_1__2_n_0 ));
  FDCE \apb_pwdata_r_reg[23] 
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[3]_i_1__2_n_0 ),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\apb_pwdata_r[23]_i_1__2_n_0 ),
        .Q(temp_apb_pwdata_1_s));
  LUT4 #(
    .INIT(16'h4F44)) 
    apb_pwrite_r_i_1__2
       (.I0(wr_rd_store_r),
        .I1(apb_psel_r_i_4__0_n_0),
        .I2(gen_apb_wr_rd_r_reg_n_0),
        .I3(\apb_paddr_r[3]_i_3__0_n_0 ),
        .O(apb_pwrite_r_i_1__2_n_0));
  FDCE apb_pwrite_r_reg
       (.C(APB_1_PCLK),
        .CE(\apb_paddr_r[3]_i_1__2_n_0 ),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(apb_pwrite_r_i_1__2_n_0),
        .Q(temp_apb_pwrite_1_s));
  FDCE \data_store_r_reg[21] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_r_reg_n_0),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\gen_apb_data_r_reg[21]_0 ),
        .Q(data_store_r[21]));
  FDCE \data_store_r_reg[23] 
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_r_reg_n_0),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\gen_apb_data_r_reg_n_0_[23] ),
        .Q(data_store_r[23]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_apb_addr_r[3]_i_1__0 
       (.I0(main_fsm_curr_state[3]),
        .I1(main_fsm_curr_state[4]),
        .I2(gen_apb_tran_r_i_2__0_n_0),
        .O(gen_apb_addr_r));
  FDCE \gen_apb_addr_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_addr_r),
        .Q(\gen_apb_addr_r_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hAAAAEEEEAAAEAAAA)) 
    \gen_apb_data_r[21]_i_1__0 
       (.I0(gen_apb_tran_r141_out),
        .I1(\gen_apb_data_r[21]_i_2__0_n_0 ),
        .I2(gen_apb_tran_r_reg_n_0),
        .I3(apb_busy_r_reg_n_0),
        .I4(main_fsm_curr_state[3]),
        .I5(main_fsm_curr_state[4]),
        .O(gen_apb_data_r));
  LUT5 #(
    .INIT(32'h00000004)) 
    \gen_apb_data_r[21]_i_2__0 
       (.I0(main_fsm_curr_state[1]),
        .I1(\main_fsm_curr_state[5]_i_2__0_n_0 ),
        .I2(\main_fsm_curr_state_reg[2]_0 ),
        .I3(main_fsm_curr_state[0]),
        .I4(main_fsm_curr_state[5]),
        .O(\gen_apb_data_r[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \gen_apb_data_r[23]_i_1__0 
       (.I0(\main_fsm_curr_state[5]_i_2__0_n_0 ),
        .I1(main_fsm_curr_state[1]),
        .I2(main_fsm_curr_state[5]),
        .I3(main_fsm_curr_state[0]),
        .I4(\gen_apb_data_r[23]_i_2__0_n_0 ),
        .I5(\gen_apb_data_r_reg[23]_0 ),
        .O(gen_apb_tran_r141_out));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_apb_data_r[23]_i_2__0 
       (.I0(main_fsm_curr_state[3]),
        .I1(main_fsm_curr_state[4]),
        .O(\gen_apb_data_r[23]_i_2__0_n_0 ));
  FDCE \gen_apb_data_r_reg[21] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_data_r),
        .Q(\gen_apb_data_r_reg[21]_0 ));
  FDCE \gen_apb_data_r_reg[23] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_tran_r141_out),
        .Q(\gen_apb_data_r_reg_n_0_[23] ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h40)) 
    gen_apb_poll_r_i_1__0
       (.I0(main_fsm_curr_state[4]),
        .I1(main_fsm_curr_state[3]),
        .I2(gen_apb_tran_r_i_2__0_n_0),
        .O(gen_apb_poll_r22_out));
  FDCE gen_apb_poll_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_poll_r22_out),
        .Q(gen_apb_poll_r));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hBEAA)) 
    gen_apb_tran_r_i_1__0
       (.I0(gen_apb_tran_r141_out),
        .I1(main_fsm_curr_state[3]),
        .I2(main_fsm_curr_state[4]),
        .I3(gen_apb_tran_r_i_2__0_n_0),
        .O(gen_apb_tran_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    gen_apb_tran_r_i_2__0
       (.I0(main_fsm_curr_state[5]),
        .I1(main_fsm_curr_state[0]),
        .I2(\main_fsm_curr_state_reg[2]_0 ),
        .I3(\main_fsm_curr_state[5]_i_2__0_n_0 ),
        .I4(main_fsm_curr_state[1]),
        .I5(gen_apb_tran_r_i_3__0_n_0),
        .O(gen_apb_tran_r_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'hE)) 
    gen_apb_tran_r_i_3__0
       (.I0(apb_busy_r_reg_n_0),
        .I1(gen_apb_tran_r_reg_n_0),
        .O(gen_apb_tran_r_i_3__0_n_0));
  FDCE gen_apb_tran_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_tran_r_i_1__0_n_0),
        .Q(gen_apb_tran_r_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h28)) 
    gen_apb_wr_rd_r_i_1__0
       (.I0(gen_apb_tran_r_i_2__0_n_0),
        .I1(main_fsm_curr_state[4]),
        .I2(main_fsm_curr_state[3]),
        .O(gen_apb_wr_rd_r14_out));
  FDCE gen_apb_wr_rd_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_wr_rd_r14_out),
        .Q(gen_apb_wr_rd_r_reg_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    gen_poll_r_i_1__4
       (.I0(gen_poll_r_i_2__0_n_0),
        .I1(gen_apb_poll_r),
        .I2(gen_poll_r_reg_n_0),
        .O(gen_poll_r_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    gen_poll_r_i_2__0
       (.I0(apb_poll_complete_r0),
        .I1(polling_r),
        .I2(apb_fsm_curr_state[1]),
        .I3(apb_fsm_curr_state[0]),
        .I4(apb_fsm_curr_state[2]),
        .I5(reading_r_reg_0),
        .O(gen_poll_r_i_2__0_n_0));
  FDCE gen_poll_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_poll_r_i_1__4_n_0),
        .Q(gen_poll_r_reg_n_0));
  LUT5 #(
    .INIT(32'hF0FF8888)) 
    gen_wr_rd_r_i_1__0
       (.I0(gen_apb_tran_r_reg_n_0),
        .I1(gen_apb_wr_rd_r_reg_n_0),
        .I2(gen_wr_rd_r_i_2__0_n_0),
        .I3(reading_r_reg_n_0),
        .I4(gen_wr_rd_r_reg_n_0),
        .O(gen_wr_rd_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    gen_wr_rd_r_i_2__0
       (.I0(apb_fsm_curr_state[1]),
        .I1(apb_fsm_curr_state[0]),
        .I2(apb_fsm_curr_state[2]),
        .I3(pready_1),
        .I4(\main_fsm_curr_state_reg[2]_1 ),
        .I5(\main_fsm_curr_state_reg[2]_2 ),
        .O(gen_wr_rd_r_i_2__0_n_0));
  FDCE gen_wr_rd_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_wr_rd_r_i_1__0_n_0),
        .Q(gen_wr_rd_r_reg_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5
       (.I0(Q[6]),
        .I1(TEMP_STATUS_ST02_carry[6]),
        .O(\temp_value_r_reg[6]_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \main_fsm_curr_state[0]_i_1__0 
       (.I0(apb_complete_1),
        .I1(main_fsm_curr_state[0]),
        .I2(\main_fsm_curr_state[5]_i_2__0_n_0 ),
        .O(main_fsm_nxt_state__0[0]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \main_fsm_curr_state[1]_i_1__0 
       (.I0(\main_fsm_curr_state[5]_i_2__0_n_0 ),
        .I1(main_fsm_curr_state[1]),
        .I2(\main_fsm_curr_state[2]_i_2__0_n_0 ),
        .I3(\main_fsm_curr_state[1]_i_2__0_n_0 ),
        .O(main_fsm_nxt_state__0[1]));
  LUT6 #(
    .INIT(64'hFF00100010001000)) 
    \main_fsm_curr_state[1]_i_2__0 
       (.I0(apb_busy_r_reg_n_0),
        .I1(gen_apb_tran_r_reg_n_0),
        .I2(main_fsm_curr_state[5]),
        .I3(\main_fsm_curr_state[5]_i_2__0_n_0 ),
        .I4(main_fsm_curr_state[0]),
        .I5(apb_complete_1),
        .O(\main_fsm_curr_state[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \main_fsm_curr_state[2]_i_10__0 
       (.I0(wait_cnt_r_reg[21]),
        .I1(wait_cnt_r_reg[20]),
        .I2(wait_cnt_r_reg[23]),
        .I3(wait_cnt_r_reg[22]),
        .O(\main_fsm_curr_state[2]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h70FF000070700000)) 
    \main_fsm_curr_state[2]_i_1__0 
       (.I0(\main_fsm_curr_state_reg[2]_1 ),
        .I1(\main_fsm_curr_state_reg[2]_2 ),
        .I2(\main_fsm_curr_state_reg[2]_0 ),
        .I3(\main_fsm_curr_state[2]_i_2__0_n_0 ),
        .I4(\main_fsm_curr_state[5]_i_2__0_n_0 ),
        .I5(main_fsm_curr_state[1]),
        .O(main_fsm_nxt_state__0[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \main_fsm_curr_state[2]_i_2__0 
       (.I0(\main_fsm_curr_state[2]_i_3__0_n_0 ),
        .I1(\main_fsm_curr_state[2]_i_4__0_n_0 ),
        .I2(\main_fsm_curr_state[2]_i_5__0_n_0 ),
        .I3(\main_fsm_curr_state[2]_i_6__0_n_0 ),
        .O(\main_fsm_curr_state[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \main_fsm_curr_state[2]_i_3__0 
       (.I0(wait_cnt_r_reg[11]),
        .I1(wait_cnt_r_reg[10]),
        .I2(wait_cnt_r_reg[8]),
        .I3(wait_cnt_r_reg[9]),
        .I4(\main_fsm_curr_state[2]_i_7__0_n_0 ),
        .O(\main_fsm_curr_state[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \main_fsm_curr_state[2]_i_4__0 
       (.I0(wait_cnt_r_reg[2]),
        .I1(wait_cnt_r_reg[3]),
        .I2(wait_cnt_r_reg[0]),
        .I3(wait_cnt_r_reg[1]),
        .I4(\main_fsm_curr_state[2]_i_8__0_n_0 ),
        .O(\main_fsm_curr_state[2]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \main_fsm_curr_state[2]_i_5__0 
       (.I0(wait_cnt_r_reg[26]),
        .I1(wait_cnt_r_reg[27]),
        .I2(wait_cnt_r_reg[24]),
        .I3(wait_cnt_r_reg[25]),
        .I4(\main_fsm_curr_state[2]_i_9__0_n_0 ),
        .O(\main_fsm_curr_state[2]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \main_fsm_curr_state[2]_i_6__0 
       (.I0(wait_cnt_r_reg[18]),
        .I1(wait_cnt_r_reg[19]),
        .I2(wait_cnt_r_reg[17]),
        .I3(wait_cnt_r_reg[16]),
        .I4(\main_fsm_curr_state[2]_i_10__0_n_0 ),
        .O(\main_fsm_curr_state[2]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \main_fsm_curr_state[2]_i_7__0 
       (.I0(wait_cnt_r_reg[13]),
        .I1(wait_cnt_r_reg[12]),
        .I2(wait_cnt_r_reg[15]),
        .I3(wait_cnt_r_reg[14]),
        .O(\main_fsm_curr_state[2]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \main_fsm_curr_state[2]_i_8__0 
       (.I0(wait_cnt_r_reg[5]),
        .I1(wait_cnt_r_reg[4]),
        .I2(wait_cnt_r_reg[7]),
        .I3(wait_cnt_r_reg[6]),
        .O(\main_fsm_curr_state[2]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \main_fsm_curr_state[2]_i_9__0 
       (.I0(wait_cnt_r_reg[29]),
        .I1(wait_cnt_r_reg[28]),
        .I2(wait_cnt_r_reg[31]),
        .I3(wait_cnt_r_reg[30]),
        .O(\main_fsm_curr_state[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF2000022220000)) 
    \main_fsm_curr_state[3]_i_1__0 
       (.I0(\main_fsm_curr_state_reg[2]_0 ),
        .I1(\main_fsm_curr_state_reg[3]_0 ),
        .I2(apb_busy_r_reg_n_0),
        .I3(gen_apb_tran_r_reg_n_0),
        .I4(\main_fsm_curr_state[5]_i_2__0_n_0 ),
        .I5(main_fsm_curr_state[3]),
        .O(main_fsm_nxt_state__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hAB00A800)) 
    \main_fsm_curr_state[4]_i_1__0 
       (.I0(main_fsm_curr_state[4]),
        .I1(apb_busy_r_reg_n_0),
        .I2(gen_apb_tran_r_reg_n_0),
        .I3(\main_fsm_curr_state[5]_i_2__0_n_0 ),
        .I4(main_fsm_curr_state[3]),
        .O(main_fsm_nxt_state__0[4]));
  LUT5 #(
    .INIT(32'hAB00A800)) 
    \main_fsm_curr_state[5]_i_1__0 
       (.I0(main_fsm_curr_state[5]),
        .I1(apb_busy_r_reg_n_0),
        .I2(gen_apb_tran_r_reg_n_0),
        .I3(\main_fsm_curr_state[5]_i_2__0_n_0 ),
        .I4(main_fsm_curr_state[4]),
        .O(main_fsm_nxt_state__0[5]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \main_fsm_curr_state[5]_i_2__0 
       (.I0(main_fsm_curr_state[0]),
        .I1(main_fsm_curr_state[1]),
        .I2(\main_fsm_curr_state_reg[2]_0 ),
        .I3(main_fsm_curr_state[3]),
        .I4(main_fsm_curr_state[4]),
        .I5(main_fsm_curr_state[5]),
        .O(\main_fsm_curr_state[5]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010" *) 
  FDPE \main_fsm_curr_state_reg[0] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .D(main_fsm_nxt_state__0[0]),
        .PRE(\apb_pwdata_r_reg[23]_0 ),
        .Q(main_fsm_curr_state[0]));
  (* FSM_ENCODED_STATES = "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010" *) 
  FDCE \main_fsm_curr_state_reg[1] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(main_fsm_nxt_state__0[1]),
        .Q(main_fsm_curr_state[1]));
  (* FSM_ENCODED_STATES = "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010" *) 
  FDCE \main_fsm_curr_state_reg[2] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(main_fsm_nxt_state__0[2]),
        .Q(\main_fsm_curr_state_reg[2]_0 ));
  (* FSM_ENCODED_STATES = "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010" *) 
  FDCE \main_fsm_curr_state_reg[3] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(main_fsm_nxt_state__0[3]),
        .Q(main_fsm_curr_state[3]));
  (* FSM_ENCODED_STATES = "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010" *) 
  FDCE \main_fsm_curr_state_reg[4] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(main_fsm_nxt_state__0[4]),
        .Q(main_fsm_curr_state[4]));
  (* FSM_ENCODED_STATES = "C_IDLE:000001,C_APB_ACC_REQ:000100,C_SEND_TEMP_ACC_CMD:001000,C_POLL_TEMP_ACC_CMD_ST:010000,C_READ_TEMP:100000,C_WAIT_INTRVL:000010" *) 
  FDCE \main_fsm_curr_state_reg[5] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(main_fsm_nxt_state__0[5]),
        .Q(main_fsm_curr_state[5]));
  LUT6 #(
    .INIT(64'hF533F333F500F000)) 
    polling_r_i_1__2
       (.I0(apb_poll_complete_r0),
        .I1(gen_poll_r_i_2__0_n_0),
        .I2(apb_penable_r_i_1__2_n_0),
        .I3(gen_poll_r_reg_n_0),
        .I4(polling_r_i_2__2_n_0),
        .I5(polling_r),
        .O(polling_r_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    polling_r_i_2__2
       (.I0(polling_r),
        .I1(pready_1),
        .I2(\main_fsm_curr_state_reg[3]_0 ),
        .I3(apb_fsm_curr_state[1]),
        .I4(apb_fsm_curr_state[2]),
        .I5(apb_fsm_curr_state[0]),
        .O(polling_r_i_2__2_n_0));
  FDCE polling_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(polling_r_i_1__2_n_0),
        .Q(polling_r));
  LUT6 #(
    .INIT(64'hFFEF0202FFFF0000)) 
    reading_r_i_1__2
       (.I0(apb_fsm_curr_state[1]),
        .I1(apb_fsm_curr_state[0]),
        .I2(apb_fsm_curr_state[2]),
        .I3(reading_r_reg_0),
        .I4(reading_r_reg_n_0),
        .I5(gen_wr_rd_r_reg_n_0),
        .O(reading_r_i_1__2_n_0));
  FDCE reading_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(reading_r_i_1__2_n_0),
        .Q(reading_r_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEF)) 
    temp_apb_req_r_i_1__0
       (.I0(main_fsm_curr_state[3]),
        .I1(main_fsm_curr_state[4]),
        .I2(main_fsm_curr_state[0]),
        .I3(main_fsm_curr_state[1]),
        .I4(main_fsm_curr_state[5]),
        .I5(\main_fsm_curr_state_reg[2]_0 ),
        .O(temp_apb_req_r0));
  FDCE temp_apb_req_r_reg
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(temp_apb_req_r0),
        .Q(temp_apb_req_1_s));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \temp_value_r[6]_i_1__0 
       (.I0(\gen_apb_data_r[23]_i_2__0_n_0 ),
        .I1(main_fsm_curr_state[1]),
        .I2(main_fsm_curr_state[0]),
        .I3(\main_fsm_curr_state_reg[2]_0 ),
        .I4(main_fsm_curr_state[5]),
        .I5(reading_r_reg_0),
        .O(temp_valid_r1));
  FDCE \temp_value_r_reg[0] 
       (.C(APB_1_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \temp_value_r_reg[1] 
       (.C(APB_1_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \temp_value_r_reg[2] 
       (.C(APB_1_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \temp_value_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \temp_value_r_reg[4] 
       (.C(APB_1_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \temp_value_r_reg[5] 
       (.C(APB_1_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \temp_value_r_reg[6] 
       (.C(APB_1_PCLK),
        .CE(temp_valid_r1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(D[6]),
        .Q(Q[6]));
  LUT2 #(
    .INIT(4'h4)) 
    \wait_cnt_r[0]_i_10__0 
       (.I0(wait_cnt_r_reg[0]),
        .I1(\wait_cnt_r[0]_i_2__0_n_0 ),
        .O(\wait_cnt_r[0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \wait_cnt_r[0]_i_2__0 
       (.I0(main_fsm_curr_state[3]),
        .I1(main_fsm_curr_state[4]),
        .I2(main_fsm_curr_state[5]),
        .I3(main_fsm_curr_state[0]),
        .I4(\main_fsm_curr_state_reg[2]_0 ),
        .I5(main_fsm_curr_state[1]),
        .O(\wait_cnt_r[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_3__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[7]),
        .O(\wait_cnt_r[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_4__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[6]),
        .O(\wait_cnt_r[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_5__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[5]),
        .O(\wait_cnt_r[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_6__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[4]),
        .O(\wait_cnt_r[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_7__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[3]),
        .O(\wait_cnt_r[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_8__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[2]),
        .O(\wait_cnt_r[0]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[0]_i_9__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[1]),
        .O(\wait_cnt_r[0]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_2__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[23]),
        .O(\wait_cnt_r[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_3__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[22]),
        .O(\wait_cnt_r[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_4__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[21]),
        .O(\wait_cnt_r[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_5__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[20]),
        .O(\wait_cnt_r[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_6__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[19]),
        .O(\wait_cnt_r[16]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_7__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[18]),
        .O(\wait_cnt_r[16]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_8__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[17]),
        .O(\wait_cnt_r[16]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[16]_i_9__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[16]),
        .O(\wait_cnt_r[16]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_2__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[31]),
        .O(\wait_cnt_r[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_3__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[30]),
        .O(\wait_cnt_r[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_4__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[29]),
        .O(\wait_cnt_r[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_5__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[28]),
        .O(\wait_cnt_r[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_6__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[27]),
        .O(\wait_cnt_r[24]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_7__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[26]),
        .O(\wait_cnt_r[24]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_8__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[25]),
        .O(\wait_cnt_r[24]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[24]_i_9__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[24]),
        .O(\wait_cnt_r[24]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_2__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[15]),
        .O(\wait_cnt_r[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_3__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[14]),
        .O(\wait_cnt_r[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_4__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[13]),
        .O(\wait_cnt_r[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_5__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[12]),
        .O(\wait_cnt_r[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_6__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[11]),
        .O(\wait_cnt_r[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_7__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[10]),
        .O(\wait_cnt_r[8]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_8__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[9]),
        .O(\wait_cnt_r[8]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wait_cnt_r[8]_i_9__0 
       (.I0(\wait_cnt_r[0]_i_2__0_n_0 ),
        .I1(wait_cnt_r_reg[8]),
        .O(\wait_cnt_r[8]_i_9__0_n_0 ));
  FDCE \wait_cnt_r_reg[0] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1__0_n_15 ),
        .Q(wait_cnt_r_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \wait_cnt_r_reg[0]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\wait_cnt_r_reg[0]_i_1__0_n_0 ,\wait_cnt_r_reg[0]_i_1__0_n_1 ,\wait_cnt_r_reg[0]_i_1__0_n_2 ,\wait_cnt_r_reg[0]_i_1__0_n_3 ,\wait_cnt_r_reg[0]_i_1__0_n_4 ,\wait_cnt_r_reg[0]_i_1__0_n_5 ,\wait_cnt_r_reg[0]_i_1__0_n_6 ,\wait_cnt_r_reg[0]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\wait_cnt_r[0]_i_2__0_n_0 }),
        .O({\wait_cnt_r_reg[0]_i_1__0_n_8 ,\wait_cnt_r_reg[0]_i_1__0_n_9 ,\wait_cnt_r_reg[0]_i_1__0_n_10 ,\wait_cnt_r_reg[0]_i_1__0_n_11 ,\wait_cnt_r_reg[0]_i_1__0_n_12 ,\wait_cnt_r_reg[0]_i_1__0_n_13 ,\wait_cnt_r_reg[0]_i_1__0_n_14 ,\wait_cnt_r_reg[0]_i_1__0_n_15 }),
        .S({\wait_cnt_r[0]_i_3__0_n_0 ,\wait_cnt_r[0]_i_4__0_n_0 ,\wait_cnt_r[0]_i_5__0_n_0 ,\wait_cnt_r[0]_i_6__0_n_0 ,\wait_cnt_r[0]_i_7__0_n_0 ,\wait_cnt_r[0]_i_8__0_n_0 ,\wait_cnt_r[0]_i_9__0_n_0 ,\wait_cnt_r[0]_i_10__0_n_0 }));
  FDCE \wait_cnt_r_reg[10] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1__0_n_13 ),
        .Q(wait_cnt_r_reg[10]));
  FDCE \wait_cnt_r_reg[11] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1__0_n_12 ),
        .Q(wait_cnt_r_reg[11]));
  FDCE \wait_cnt_r_reg[12] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1__0_n_11 ),
        .Q(wait_cnt_r_reg[12]));
  FDCE \wait_cnt_r_reg[13] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1__0_n_10 ),
        .Q(wait_cnt_r_reg[13]));
  FDCE \wait_cnt_r_reg[14] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1__0_n_9 ),
        .Q(wait_cnt_r_reg[14]));
  FDCE \wait_cnt_r_reg[15] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1__0_n_8 ),
        .Q(wait_cnt_r_reg[15]));
  FDCE \wait_cnt_r_reg[16] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1__0_n_15 ),
        .Q(wait_cnt_r_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \wait_cnt_r_reg[16]_i_1__0 
       (.CI(\wait_cnt_r_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\wait_cnt_r_reg[16]_i_1__0_n_0 ,\wait_cnt_r_reg[16]_i_1__0_n_1 ,\wait_cnt_r_reg[16]_i_1__0_n_2 ,\wait_cnt_r_reg[16]_i_1__0_n_3 ,\wait_cnt_r_reg[16]_i_1__0_n_4 ,\wait_cnt_r_reg[16]_i_1__0_n_5 ,\wait_cnt_r_reg[16]_i_1__0_n_6 ,\wait_cnt_r_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_cnt_r_reg[16]_i_1__0_n_8 ,\wait_cnt_r_reg[16]_i_1__0_n_9 ,\wait_cnt_r_reg[16]_i_1__0_n_10 ,\wait_cnt_r_reg[16]_i_1__0_n_11 ,\wait_cnt_r_reg[16]_i_1__0_n_12 ,\wait_cnt_r_reg[16]_i_1__0_n_13 ,\wait_cnt_r_reg[16]_i_1__0_n_14 ,\wait_cnt_r_reg[16]_i_1__0_n_15 }),
        .S({\wait_cnt_r[16]_i_2__0_n_0 ,\wait_cnt_r[16]_i_3__0_n_0 ,\wait_cnt_r[16]_i_4__0_n_0 ,\wait_cnt_r[16]_i_5__0_n_0 ,\wait_cnt_r[16]_i_6__0_n_0 ,\wait_cnt_r[16]_i_7__0_n_0 ,\wait_cnt_r[16]_i_8__0_n_0 ,\wait_cnt_r[16]_i_9__0_n_0 }));
  FDCE \wait_cnt_r_reg[17] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1__0_n_14 ),
        .Q(wait_cnt_r_reg[17]));
  FDCE \wait_cnt_r_reg[18] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1__0_n_13 ),
        .Q(wait_cnt_r_reg[18]));
  FDCE \wait_cnt_r_reg[19] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1__0_n_12 ),
        .Q(wait_cnt_r_reg[19]));
  FDCE \wait_cnt_r_reg[1] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1__0_n_14 ),
        .Q(wait_cnt_r_reg[1]));
  FDCE \wait_cnt_r_reg[20] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1__0_n_11 ),
        .Q(wait_cnt_r_reg[20]));
  FDCE \wait_cnt_r_reg[21] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1__0_n_10 ),
        .Q(wait_cnt_r_reg[21]));
  FDCE \wait_cnt_r_reg[22] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1__0_n_9 ),
        .Q(wait_cnt_r_reg[22]));
  FDCE \wait_cnt_r_reg[23] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[16]_i_1__0_n_8 ),
        .Q(wait_cnt_r_reg[23]));
  FDCE \wait_cnt_r_reg[24] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1__0_n_15 ),
        .Q(wait_cnt_r_reg[24]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \wait_cnt_r_reg[24]_i_1__0 
       (.CI(\wait_cnt_r_reg[16]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_wait_cnt_r_reg[24]_i_1__0_CO_UNCONNECTED [7],\wait_cnt_r_reg[24]_i_1__0_n_1 ,\wait_cnt_r_reg[24]_i_1__0_n_2 ,\wait_cnt_r_reg[24]_i_1__0_n_3 ,\wait_cnt_r_reg[24]_i_1__0_n_4 ,\wait_cnt_r_reg[24]_i_1__0_n_5 ,\wait_cnt_r_reg[24]_i_1__0_n_6 ,\wait_cnt_r_reg[24]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_cnt_r_reg[24]_i_1__0_n_8 ,\wait_cnt_r_reg[24]_i_1__0_n_9 ,\wait_cnt_r_reg[24]_i_1__0_n_10 ,\wait_cnt_r_reg[24]_i_1__0_n_11 ,\wait_cnt_r_reg[24]_i_1__0_n_12 ,\wait_cnt_r_reg[24]_i_1__0_n_13 ,\wait_cnt_r_reg[24]_i_1__0_n_14 ,\wait_cnt_r_reg[24]_i_1__0_n_15 }),
        .S({\wait_cnt_r[24]_i_2__0_n_0 ,\wait_cnt_r[24]_i_3__0_n_0 ,\wait_cnt_r[24]_i_4__0_n_0 ,\wait_cnt_r[24]_i_5__0_n_0 ,\wait_cnt_r[24]_i_6__0_n_0 ,\wait_cnt_r[24]_i_7__0_n_0 ,\wait_cnt_r[24]_i_8__0_n_0 ,\wait_cnt_r[24]_i_9__0_n_0 }));
  FDCE \wait_cnt_r_reg[25] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1__0_n_14 ),
        .Q(wait_cnt_r_reg[25]));
  FDCE \wait_cnt_r_reg[26] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1__0_n_13 ),
        .Q(wait_cnt_r_reg[26]));
  FDCE \wait_cnt_r_reg[27] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1__0_n_12 ),
        .Q(wait_cnt_r_reg[27]));
  FDCE \wait_cnt_r_reg[28] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1__0_n_11 ),
        .Q(wait_cnt_r_reg[28]));
  FDCE \wait_cnt_r_reg[29] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1__0_n_10 ),
        .Q(wait_cnt_r_reg[29]));
  FDCE \wait_cnt_r_reg[2] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1__0_n_13 ),
        .Q(wait_cnt_r_reg[2]));
  FDCE \wait_cnt_r_reg[30] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1__0_n_9 ),
        .Q(wait_cnt_r_reg[30]));
  FDCE \wait_cnt_r_reg[31] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[24]_i_1__0_n_8 ),
        .Q(wait_cnt_r_reg[31]));
  FDCE \wait_cnt_r_reg[3] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1__0_n_12 ),
        .Q(wait_cnt_r_reg[3]));
  FDCE \wait_cnt_r_reg[4] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1__0_n_11 ),
        .Q(wait_cnt_r_reg[4]));
  FDCE \wait_cnt_r_reg[5] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1__0_n_10 ),
        .Q(wait_cnt_r_reg[5]));
  FDCE \wait_cnt_r_reg[6] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1__0_n_9 ),
        .Q(wait_cnt_r_reg[6]));
  FDCE \wait_cnt_r_reg[7] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[0]_i_1__0_n_8 ),
        .Q(wait_cnt_r_reg[7]));
  FDCE \wait_cnt_r_reg[8] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1__0_n_15 ),
        .Q(wait_cnt_r_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \wait_cnt_r_reg[8]_i_1__0 
       (.CI(\wait_cnt_r_reg[0]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\wait_cnt_r_reg[8]_i_1__0_n_0 ,\wait_cnt_r_reg[8]_i_1__0_n_1 ,\wait_cnt_r_reg[8]_i_1__0_n_2 ,\wait_cnt_r_reg[8]_i_1__0_n_3 ,\wait_cnt_r_reg[8]_i_1__0_n_4 ,\wait_cnt_r_reg[8]_i_1__0_n_5 ,\wait_cnt_r_reg[8]_i_1__0_n_6 ,\wait_cnt_r_reg[8]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_cnt_r_reg[8]_i_1__0_n_8 ,\wait_cnt_r_reg[8]_i_1__0_n_9 ,\wait_cnt_r_reg[8]_i_1__0_n_10 ,\wait_cnt_r_reg[8]_i_1__0_n_11 ,\wait_cnt_r_reg[8]_i_1__0_n_12 ,\wait_cnt_r_reg[8]_i_1__0_n_13 ,\wait_cnt_r_reg[8]_i_1__0_n_14 ,\wait_cnt_r_reg[8]_i_1__0_n_15 }),
        .S({\wait_cnt_r[8]_i_2__0_n_0 ,\wait_cnt_r[8]_i_3__0_n_0 ,\wait_cnt_r[8]_i_4__0_n_0 ,\wait_cnt_r[8]_i_5__0_n_0 ,\wait_cnt_r[8]_i_6__0_n_0 ,\wait_cnt_r[8]_i_7__0_n_0 ,\wait_cnt_r[8]_i_8__0_n_0 ,\wait_cnt_r[8]_i_9__0_n_0 }));
  FDCE \wait_cnt_r_reg[9] 
       (.C(APB_1_PCLK),
        .CE(1'b1),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(\wait_cnt_r_reg[8]_i_1__0_n_14 ),
        .Q(wait_cnt_r_reg[9]));
  FDCE wr_rd_store_r_reg
       (.C(APB_1_PCLK),
        .CE(gen_apb_tran_r_reg_n_0),
        .CLR(\apb_pwdata_r_reg[23]_0 ),
        .D(gen_apb_wr_rd_r_reg_n_0),
        .Q(wr_rd_store_r));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_top
   (DRAM_0_STAT_TEMP,
    apb_complete_0,
    apb_complete_1,
    AXI_00_ARREADY,
    AXI_00_AWREADY,
    AXI_00_BVALID,
    AXI_00_RLAST,
    AXI_00_RVALID,
    AXI_00_WREADY,
    AXI_01_ARREADY,
    AXI_01_AWREADY,
    AXI_01_BVALID,
    AXI_01_RLAST,
    AXI_01_RVALID,
    AXI_01_WREADY,
    AXI_02_ARREADY,
    AXI_02_AWREADY,
    AXI_02_BVALID,
    AXI_02_RLAST,
    AXI_02_RVALID,
    AXI_02_WREADY,
    AXI_03_ARREADY,
    AXI_03_AWREADY,
    AXI_03_BVALID,
    AXI_03_RLAST,
    AXI_03_RVALID,
    AXI_03_WREADY,
    AXI_04_ARREADY,
    AXI_04_AWREADY,
    AXI_04_BVALID,
    AXI_04_RLAST,
    AXI_04_RVALID,
    AXI_04_WREADY,
    AXI_05_ARREADY,
    AXI_05_AWREADY,
    AXI_05_BVALID,
    AXI_05_RLAST,
    AXI_05_RVALID,
    AXI_05_WREADY,
    AXI_06_ARREADY,
    AXI_06_AWREADY,
    AXI_06_BVALID,
    AXI_06_RLAST,
    AXI_06_RVALID,
    AXI_06_WREADY,
    AXI_07_ARREADY,
    AXI_07_AWREADY,
    AXI_07_BVALID,
    AXI_07_RLAST,
    AXI_07_RVALID,
    AXI_07_WREADY,
    AXI_08_ARREADY,
    AXI_08_AWREADY,
    AXI_08_BVALID,
    AXI_08_RLAST,
    AXI_08_RVALID,
    AXI_08_WREADY,
    AXI_09_ARREADY,
    AXI_09_AWREADY,
    AXI_09_BVALID,
    AXI_09_RLAST,
    AXI_09_RVALID,
    AXI_09_WREADY,
    AXI_10_ARREADY,
    AXI_10_AWREADY,
    AXI_10_BVALID,
    AXI_10_RLAST,
    AXI_10_RVALID,
    AXI_10_WREADY,
    AXI_11_ARREADY,
    AXI_11_AWREADY,
    AXI_11_BVALID,
    AXI_11_RLAST,
    AXI_11_RVALID,
    AXI_11_WREADY,
    AXI_12_ARREADY,
    AXI_12_AWREADY,
    AXI_12_BVALID,
    AXI_12_RLAST,
    AXI_12_RVALID,
    AXI_12_WREADY,
    AXI_13_ARREADY,
    AXI_13_AWREADY,
    AXI_13_BVALID,
    AXI_13_RLAST,
    AXI_13_RVALID,
    AXI_13_WREADY,
    AXI_14_ARREADY,
    AXI_14_AWREADY,
    AXI_14_BVALID,
    AXI_14_RLAST,
    AXI_14_RVALID,
    AXI_14_WREADY,
    AXI_15_ARREADY,
    AXI_15_AWREADY,
    AXI_15_BVALID,
    AXI_15_RLAST,
    AXI_15_RVALID,
    AXI_15_WREADY,
    AXI_16_ARREADY,
    AXI_16_AWREADY,
    AXI_16_BVALID,
    AXI_16_RLAST,
    AXI_16_RVALID,
    AXI_16_WREADY,
    AXI_17_ARREADY,
    AXI_17_AWREADY,
    AXI_17_BVALID,
    AXI_17_RLAST,
    AXI_17_RVALID,
    AXI_17_WREADY,
    AXI_18_ARREADY,
    AXI_18_AWREADY,
    AXI_18_BVALID,
    AXI_18_RLAST,
    AXI_18_RVALID,
    AXI_18_WREADY,
    AXI_19_ARREADY,
    AXI_19_AWREADY,
    AXI_19_BVALID,
    AXI_19_RLAST,
    AXI_19_RVALID,
    AXI_19_WREADY,
    AXI_20_ARREADY,
    AXI_20_AWREADY,
    AXI_20_BVALID,
    AXI_20_RLAST,
    AXI_20_RVALID,
    AXI_20_WREADY,
    AXI_21_ARREADY,
    AXI_21_AWREADY,
    AXI_21_BVALID,
    AXI_21_RLAST,
    AXI_21_RVALID,
    AXI_21_WREADY,
    AXI_22_ARREADY,
    AXI_22_AWREADY,
    AXI_22_BVALID,
    AXI_22_RLAST,
    AXI_22_RVALID,
    AXI_22_WREADY,
    AXI_23_ARREADY,
    AXI_23_AWREADY,
    AXI_23_BVALID,
    AXI_23_RLAST,
    AXI_23_RVALID,
    AXI_23_WREADY,
    AXI_24_ARREADY,
    AXI_24_AWREADY,
    AXI_24_BVALID,
    AXI_24_RLAST,
    AXI_24_RVALID,
    AXI_24_WREADY,
    AXI_25_ARREADY,
    AXI_25_AWREADY,
    AXI_25_BVALID,
    AXI_25_RLAST,
    AXI_25_RVALID,
    AXI_25_WREADY,
    AXI_26_ARREADY,
    AXI_26_AWREADY,
    AXI_26_BVALID,
    AXI_26_RLAST,
    AXI_26_RVALID,
    AXI_26_WREADY,
    AXI_27_ARREADY,
    AXI_27_AWREADY,
    AXI_27_BVALID,
    AXI_27_RLAST,
    AXI_27_RVALID,
    AXI_27_WREADY,
    AXI_28_ARREADY,
    AXI_28_AWREADY,
    AXI_28_BVALID,
    AXI_28_RLAST,
    AXI_28_RVALID,
    AXI_28_WREADY,
    AXI_29_ARREADY,
    AXI_29_AWREADY,
    AXI_29_BVALID,
    AXI_29_RLAST,
    AXI_29_RVALID,
    AXI_29_WREADY,
    AXI_30_ARREADY,
    AXI_30_AWREADY,
    AXI_30_BVALID,
    AXI_30_RLAST,
    AXI_30_RVALID,
    AXI_30_WREADY,
    AXI_31_ARREADY,
    AXI_31_AWREADY,
    AXI_31_BVALID,
    AXI_31_RLAST,
    AXI_31_RVALID,
    AXI_31_WREADY,
    DRAM_0_STAT_CATTRIP,
    DRAM_1_STAT_CATTRIP,
    AXI_00_BRESP,
    AXI_00_RRESP,
    AXI_01_BRESP,
    AXI_01_RRESP,
    AXI_02_BRESP,
    AXI_02_RRESP,
    AXI_03_BRESP,
    AXI_03_RRESP,
    AXI_04_BRESP,
    AXI_04_RRESP,
    AXI_05_BRESP,
    AXI_05_RRESP,
    AXI_06_BRESP,
    AXI_06_RRESP,
    AXI_07_BRESP,
    AXI_07_RRESP,
    AXI_08_BRESP,
    AXI_08_RRESP,
    AXI_09_BRESP,
    AXI_09_RRESP,
    AXI_10_BRESP,
    AXI_10_RRESP,
    AXI_11_BRESP,
    AXI_11_RRESP,
    AXI_12_BRESP,
    AXI_12_RRESP,
    AXI_13_BRESP,
    AXI_13_RRESP,
    AXI_14_BRESP,
    AXI_14_RRESP,
    AXI_15_BRESP,
    AXI_15_RRESP,
    AXI_16_BRESP,
    AXI_16_RRESP,
    AXI_17_BRESP,
    AXI_17_RRESP,
    AXI_18_BRESP,
    AXI_18_RRESP,
    AXI_19_BRESP,
    AXI_19_RRESP,
    AXI_20_BRESP,
    AXI_20_RRESP,
    AXI_21_BRESP,
    AXI_21_RRESP,
    AXI_22_BRESP,
    AXI_22_RRESP,
    AXI_23_BRESP,
    AXI_23_RRESP,
    AXI_24_BRESP,
    AXI_24_RRESP,
    AXI_25_BRESP,
    AXI_25_RRESP,
    AXI_26_BRESP,
    AXI_26_RRESP,
    AXI_27_BRESP,
    AXI_27_RRESP,
    AXI_28_BRESP,
    AXI_28_RRESP,
    AXI_29_BRESP,
    AXI_29_RRESP,
    AXI_30_BRESP,
    AXI_30_RRESP,
    AXI_31_BRESP,
    AXI_31_RRESP,
    AXI_00_RDATA,
    AXI_01_RDATA,
    AXI_02_RDATA,
    AXI_03_RDATA,
    AXI_04_RDATA,
    AXI_05_RDATA,
    AXI_06_RDATA,
    AXI_07_RDATA,
    AXI_08_RDATA,
    AXI_09_RDATA,
    AXI_10_RDATA,
    AXI_11_RDATA,
    AXI_12_RDATA,
    AXI_13_RDATA,
    AXI_14_RDATA,
    AXI_15_RDATA,
    AXI_16_RDATA,
    AXI_17_RDATA,
    AXI_18_RDATA,
    AXI_19_RDATA,
    AXI_20_RDATA,
    AXI_21_RDATA,
    AXI_22_RDATA,
    AXI_23_RDATA,
    AXI_24_RDATA,
    AXI_25_RDATA,
    AXI_26_RDATA,
    AXI_27_RDATA,
    AXI_28_RDATA,
    AXI_29_RDATA,
    AXI_30_RDATA,
    AXI_31_RDATA,
    AXI_00_RDATA_PARITY,
    AXI_01_RDATA_PARITY,
    AXI_02_RDATA_PARITY,
    AXI_03_RDATA_PARITY,
    AXI_04_RDATA_PARITY,
    AXI_05_RDATA_PARITY,
    AXI_06_RDATA_PARITY,
    AXI_07_RDATA_PARITY,
    AXI_08_RDATA_PARITY,
    AXI_09_RDATA_PARITY,
    AXI_10_RDATA_PARITY,
    AXI_11_RDATA_PARITY,
    AXI_12_RDATA_PARITY,
    AXI_13_RDATA_PARITY,
    AXI_14_RDATA_PARITY,
    AXI_15_RDATA_PARITY,
    AXI_16_RDATA_PARITY,
    AXI_17_RDATA_PARITY,
    AXI_18_RDATA_PARITY,
    AXI_19_RDATA_PARITY,
    AXI_20_RDATA_PARITY,
    AXI_21_RDATA_PARITY,
    AXI_22_RDATA_PARITY,
    AXI_23_RDATA_PARITY,
    AXI_24_RDATA_PARITY,
    AXI_25_RDATA_PARITY,
    AXI_26_RDATA_PARITY,
    AXI_27_RDATA_PARITY,
    AXI_28_RDATA_PARITY,
    AXI_29_RDATA_PARITY,
    AXI_30_RDATA_PARITY,
    AXI_31_RDATA_PARITY,
    AXI_00_BID,
    AXI_00_RID,
    AXI_01_BID,
    AXI_01_RID,
    AXI_02_BID,
    AXI_02_RID,
    AXI_03_BID,
    AXI_03_RID,
    AXI_04_BID,
    AXI_04_RID,
    AXI_05_BID,
    AXI_05_RID,
    AXI_06_BID,
    AXI_06_RID,
    AXI_07_BID,
    AXI_07_RID,
    AXI_08_BID,
    AXI_08_RID,
    AXI_09_BID,
    AXI_09_RID,
    AXI_10_BID,
    AXI_10_RID,
    AXI_11_BID,
    AXI_11_RID,
    AXI_12_BID,
    AXI_12_RID,
    AXI_13_BID,
    AXI_13_RID,
    AXI_14_BID,
    AXI_14_RID,
    AXI_15_BID,
    AXI_15_RID,
    AXI_16_BID,
    AXI_16_RID,
    AXI_17_BID,
    AXI_17_RID,
    AXI_18_BID,
    AXI_18_RID,
    AXI_19_BID,
    AXI_19_RID,
    AXI_20_BID,
    AXI_20_RID,
    AXI_21_BID,
    AXI_21_RID,
    AXI_22_BID,
    AXI_22_RID,
    AXI_23_BID,
    AXI_23_RID,
    AXI_24_BID,
    AXI_24_RID,
    AXI_25_BID,
    AXI_25_RID,
    AXI_26_BID,
    AXI_26_RID,
    AXI_27_BID,
    AXI_27_RID,
    AXI_28_BID,
    AXI_28_RID,
    AXI_29_BID,
    AXI_29_RID,
    AXI_30_BID,
    AXI_30_RID,
    AXI_31_BID,
    AXI_31_RID,
    sl_oport0,
    sl_oport1,
    APB_0_PRDATA,
    APB_0_PSLVERR,
    APB_0_PREADY,
    APB_1_PRDATA,
    APB_1_PSLVERR,
    APB_1_PREADY,
    APB_0_PCLK,
    APB_1_PCLK,
    APB_0_PRESET_N,
    APB_1_PRESET_N,
    AXI_00_ACLK,
    AXI_00_ARESET_N,
    AXI_00_ARVALID,
    AXI_00_AWVALID,
    AXI_00_WLAST,
    AXI_00_WVALID,
    AXI_01_ACLK,
    AXI_01_ARESET_N,
    AXI_01_ARVALID,
    AXI_01_AWVALID,
    AXI_01_WLAST,
    AXI_01_WVALID,
    AXI_02_ACLK,
    AXI_02_ARESET_N,
    AXI_02_ARVALID,
    AXI_02_AWVALID,
    AXI_02_WLAST,
    AXI_02_WVALID,
    AXI_03_ACLK,
    AXI_03_ARESET_N,
    AXI_03_ARVALID,
    AXI_03_AWVALID,
    AXI_03_WLAST,
    AXI_03_WVALID,
    AXI_04_ACLK,
    AXI_04_ARESET_N,
    AXI_04_ARVALID,
    AXI_04_AWVALID,
    AXI_04_WLAST,
    AXI_04_WVALID,
    AXI_05_ACLK,
    AXI_05_ARESET_N,
    AXI_05_ARVALID,
    AXI_05_AWVALID,
    AXI_05_WLAST,
    AXI_05_WVALID,
    AXI_06_ACLK,
    AXI_06_ARESET_N,
    AXI_06_ARVALID,
    AXI_06_AWVALID,
    AXI_06_WLAST,
    AXI_06_WVALID,
    AXI_07_ACLK,
    AXI_07_ARESET_N,
    AXI_07_ARVALID,
    AXI_07_AWVALID,
    AXI_07_WLAST,
    AXI_07_WVALID,
    AXI_08_ACLK,
    AXI_08_ARESET_N,
    AXI_08_ARVALID,
    AXI_08_AWVALID,
    AXI_08_WLAST,
    AXI_08_WVALID,
    AXI_09_ACLK,
    AXI_09_ARESET_N,
    AXI_09_ARVALID,
    AXI_09_AWVALID,
    AXI_09_WLAST,
    AXI_09_WVALID,
    AXI_10_ACLK,
    AXI_10_ARESET_N,
    AXI_10_ARVALID,
    AXI_10_AWVALID,
    AXI_10_WLAST,
    AXI_10_WVALID,
    AXI_11_ACLK,
    AXI_11_ARESET_N,
    AXI_11_ARVALID,
    AXI_11_AWVALID,
    AXI_11_WLAST,
    AXI_11_WVALID,
    AXI_12_ACLK,
    AXI_12_ARESET_N,
    AXI_12_ARVALID,
    AXI_12_AWVALID,
    AXI_12_WLAST,
    AXI_12_WVALID,
    AXI_13_ACLK,
    AXI_13_ARESET_N,
    AXI_13_ARVALID,
    AXI_13_AWVALID,
    AXI_13_WLAST,
    AXI_13_WVALID,
    AXI_14_ACLK,
    AXI_14_ARESET_N,
    AXI_14_ARVALID,
    AXI_14_AWVALID,
    AXI_14_WLAST,
    AXI_14_WVALID,
    AXI_15_ACLK,
    AXI_15_ARESET_N,
    AXI_15_ARVALID,
    AXI_15_AWVALID,
    AXI_15_WLAST,
    AXI_15_WVALID,
    AXI_16_ACLK,
    AXI_16_ARESET_N,
    AXI_16_ARVALID,
    AXI_16_AWVALID,
    AXI_16_WLAST,
    AXI_16_WVALID,
    AXI_17_ACLK,
    AXI_17_ARESET_N,
    AXI_17_ARVALID,
    AXI_17_AWVALID,
    AXI_17_WLAST,
    AXI_17_WVALID,
    AXI_18_ACLK,
    AXI_18_ARESET_N,
    AXI_18_ARVALID,
    AXI_18_AWVALID,
    AXI_18_WLAST,
    AXI_18_WVALID,
    AXI_19_ACLK,
    AXI_19_ARESET_N,
    AXI_19_ARVALID,
    AXI_19_AWVALID,
    AXI_19_WLAST,
    AXI_19_WVALID,
    AXI_20_ACLK,
    AXI_20_ARESET_N,
    AXI_20_ARVALID,
    AXI_20_AWVALID,
    AXI_20_WLAST,
    AXI_20_WVALID,
    AXI_21_ACLK,
    AXI_21_ARESET_N,
    AXI_21_ARVALID,
    AXI_21_AWVALID,
    AXI_21_WLAST,
    AXI_21_WVALID,
    AXI_22_ACLK,
    AXI_22_ARESET_N,
    AXI_22_ARVALID,
    AXI_22_AWVALID,
    AXI_22_WLAST,
    AXI_22_WVALID,
    AXI_23_ACLK,
    AXI_23_ARESET_N,
    AXI_23_ARVALID,
    AXI_23_AWVALID,
    AXI_23_WLAST,
    AXI_23_WVALID,
    AXI_24_ACLK,
    AXI_24_ARESET_N,
    AXI_24_ARVALID,
    AXI_24_AWVALID,
    AXI_24_WLAST,
    AXI_24_WVALID,
    AXI_25_ACLK,
    AXI_25_ARESET_N,
    AXI_25_ARVALID,
    AXI_25_AWVALID,
    AXI_25_WLAST,
    AXI_25_WVALID,
    AXI_26_ACLK,
    AXI_26_ARESET_N,
    AXI_26_ARVALID,
    AXI_26_AWVALID,
    AXI_26_WLAST,
    AXI_26_WVALID,
    AXI_27_ACLK,
    AXI_27_ARESET_N,
    AXI_27_ARVALID,
    AXI_27_AWVALID,
    AXI_27_WLAST,
    AXI_27_WVALID,
    AXI_28_ACLK,
    AXI_28_ARESET_N,
    AXI_28_ARVALID,
    AXI_28_AWVALID,
    AXI_28_WLAST,
    AXI_28_WVALID,
    AXI_29_ACLK,
    AXI_29_ARESET_N,
    AXI_29_ARVALID,
    AXI_29_AWVALID,
    AXI_29_WLAST,
    AXI_29_WVALID,
    AXI_30_ACLK,
    AXI_30_ARESET_N,
    AXI_30_ARVALID,
    AXI_30_AWVALID,
    AXI_30_WLAST,
    AXI_30_WVALID,
    AXI_31_ARVALID,
    AXI_31_AWVALID,
    AXI_31_WLAST,
    AXI_31_WVALID,
    HBM_REF_CLK_0,
    HBM_REF_CLK_1,
    AXI_00_ARBURST,
    AXI_00_AWBURST,
    AXI_01_ARBURST,
    AXI_01_AWBURST,
    AXI_02_ARBURST,
    AXI_02_AWBURST,
    AXI_03_ARBURST,
    AXI_03_AWBURST,
    AXI_04_ARBURST,
    AXI_04_AWBURST,
    AXI_05_ARBURST,
    AXI_05_AWBURST,
    AXI_06_ARBURST,
    AXI_06_AWBURST,
    AXI_07_ARBURST,
    AXI_07_AWBURST,
    AXI_08_ARBURST,
    AXI_08_AWBURST,
    AXI_09_ARBURST,
    AXI_09_AWBURST,
    AXI_10_ARBURST,
    AXI_10_AWBURST,
    AXI_11_ARBURST,
    AXI_11_AWBURST,
    AXI_12_ARBURST,
    AXI_12_AWBURST,
    AXI_13_ARBURST,
    AXI_13_AWBURST,
    AXI_14_ARBURST,
    AXI_14_AWBURST,
    AXI_15_ARBURST,
    AXI_15_AWBURST,
    AXI_16_ARBURST,
    AXI_16_AWBURST,
    AXI_17_ARBURST,
    AXI_17_AWBURST,
    AXI_18_ARBURST,
    AXI_18_AWBURST,
    AXI_19_ARBURST,
    AXI_19_AWBURST,
    AXI_20_ARBURST,
    AXI_20_AWBURST,
    AXI_21_ARBURST,
    AXI_21_AWBURST,
    AXI_22_ARBURST,
    AXI_22_AWBURST,
    AXI_23_ARBURST,
    AXI_23_AWBURST,
    AXI_24_ARBURST,
    AXI_24_AWBURST,
    AXI_25_ARBURST,
    AXI_25_AWBURST,
    AXI_26_ARBURST,
    AXI_26_AWBURST,
    AXI_27_ARBURST,
    AXI_27_AWBURST,
    AXI_28_ARBURST,
    AXI_28_AWBURST,
    AXI_29_ARBURST,
    AXI_29_AWBURST,
    AXI_30_ARBURST,
    AXI_30_AWBURST,
    AXI_31_ARBURST,
    AXI_31_AWBURST,
    AXI_00_WDATA,
    AXI_01_WDATA,
    AXI_02_WDATA,
    AXI_03_WDATA,
    AXI_04_WDATA,
    AXI_05_WDATA,
    AXI_06_WDATA,
    AXI_07_WDATA,
    AXI_08_WDATA,
    AXI_09_WDATA,
    AXI_10_WDATA,
    AXI_11_WDATA,
    AXI_12_WDATA,
    AXI_13_WDATA,
    AXI_14_WDATA,
    AXI_15_WDATA,
    AXI_16_WDATA,
    AXI_17_WDATA,
    AXI_18_WDATA,
    AXI_19_WDATA,
    AXI_20_WDATA,
    AXI_21_WDATA,
    AXI_22_WDATA,
    AXI_23_WDATA,
    AXI_24_WDATA,
    AXI_25_WDATA,
    AXI_26_WDATA,
    AXI_27_WDATA,
    AXI_28_WDATA,
    AXI_29_WDATA,
    AXI_30_WDATA,
    AXI_31_WDATA,
    AXI_00_ARSIZE,
    AXI_00_AWSIZE,
    AXI_01_ARSIZE,
    AXI_01_AWSIZE,
    AXI_02_ARSIZE,
    AXI_02_AWSIZE,
    AXI_03_ARSIZE,
    AXI_03_AWSIZE,
    AXI_04_ARSIZE,
    AXI_04_AWSIZE,
    AXI_05_ARSIZE,
    AXI_05_AWSIZE,
    AXI_06_ARSIZE,
    AXI_06_AWSIZE,
    AXI_07_ARSIZE,
    AXI_07_AWSIZE,
    AXI_08_ARSIZE,
    AXI_08_AWSIZE,
    AXI_09_ARSIZE,
    AXI_09_AWSIZE,
    AXI_10_ARSIZE,
    AXI_10_AWSIZE,
    AXI_11_ARSIZE,
    AXI_11_AWSIZE,
    AXI_12_ARSIZE,
    AXI_12_AWSIZE,
    AXI_13_ARSIZE,
    AXI_13_AWSIZE,
    AXI_14_ARSIZE,
    AXI_14_AWSIZE,
    AXI_15_ARSIZE,
    AXI_15_AWSIZE,
    AXI_16_ARSIZE,
    AXI_16_AWSIZE,
    AXI_17_ARSIZE,
    AXI_17_AWSIZE,
    AXI_18_ARSIZE,
    AXI_18_AWSIZE,
    AXI_19_ARSIZE,
    AXI_19_AWSIZE,
    AXI_20_ARSIZE,
    AXI_20_AWSIZE,
    AXI_21_ARSIZE,
    AXI_21_AWSIZE,
    AXI_22_ARSIZE,
    AXI_22_AWSIZE,
    AXI_23_ARSIZE,
    AXI_23_AWSIZE,
    AXI_24_ARSIZE,
    AXI_24_AWSIZE,
    AXI_25_ARSIZE,
    AXI_25_AWSIZE,
    AXI_26_ARSIZE,
    AXI_26_AWSIZE,
    AXI_27_ARSIZE,
    AXI_27_AWSIZE,
    AXI_28_ARSIZE,
    AXI_28_AWSIZE,
    AXI_29_ARSIZE,
    AXI_29_AWSIZE,
    AXI_30_ARSIZE,
    AXI_30_AWSIZE,
    AXI_31_ARSIZE,
    AXI_31_AWSIZE,
    AXI_00_WDATA_PARITY,
    AXI_00_WSTRB,
    AXI_01_WDATA_PARITY,
    AXI_01_WSTRB,
    AXI_02_WDATA_PARITY,
    AXI_02_WSTRB,
    AXI_03_WDATA_PARITY,
    AXI_03_WSTRB,
    AXI_04_WDATA_PARITY,
    AXI_04_WSTRB,
    AXI_05_WDATA_PARITY,
    AXI_05_WSTRB,
    AXI_06_WDATA_PARITY,
    AXI_06_WSTRB,
    AXI_07_WDATA_PARITY,
    AXI_07_WSTRB,
    AXI_08_WDATA_PARITY,
    AXI_08_WSTRB,
    AXI_09_WDATA_PARITY,
    AXI_09_WSTRB,
    AXI_10_WDATA_PARITY,
    AXI_10_WSTRB,
    AXI_11_WDATA_PARITY,
    AXI_11_WSTRB,
    AXI_12_WDATA_PARITY,
    AXI_12_WSTRB,
    AXI_13_WDATA_PARITY,
    AXI_13_WSTRB,
    AXI_14_WDATA_PARITY,
    AXI_14_WSTRB,
    AXI_15_WDATA_PARITY,
    AXI_15_WSTRB,
    AXI_16_WDATA_PARITY,
    AXI_16_WSTRB,
    AXI_17_WDATA_PARITY,
    AXI_17_WSTRB,
    AXI_18_WDATA_PARITY,
    AXI_18_WSTRB,
    AXI_19_WDATA_PARITY,
    AXI_19_WSTRB,
    AXI_20_WDATA_PARITY,
    AXI_20_WSTRB,
    AXI_21_WDATA_PARITY,
    AXI_21_WSTRB,
    AXI_22_WDATA_PARITY,
    AXI_22_WSTRB,
    AXI_23_WDATA_PARITY,
    AXI_23_WSTRB,
    AXI_24_WDATA_PARITY,
    AXI_24_WSTRB,
    AXI_25_WDATA_PARITY,
    AXI_25_WSTRB,
    AXI_26_WDATA_PARITY,
    AXI_26_WSTRB,
    AXI_27_WDATA_PARITY,
    AXI_27_WSTRB,
    AXI_28_WDATA_PARITY,
    AXI_28_WSTRB,
    AXI_29_WDATA_PARITY,
    AXI_29_WSTRB,
    AXI_30_WDATA_PARITY,
    AXI_30_WSTRB,
    AXI_31_WDATA_PARITY,
    AXI_31_WSTRB,
    AXI_00_ARADDR,
    AXI_00_AWADDR,
    AXI_01_ARADDR,
    AXI_01_AWADDR,
    AXI_02_ARADDR,
    AXI_02_AWADDR,
    AXI_03_ARADDR,
    AXI_03_AWADDR,
    AXI_04_ARADDR,
    AXI_04_AWADDR,
    AXI_05_ARADDR,
    AXI_05_AWADDR,
    AXI_06_ARADDR,
    AXI_06_AWADDR,
    AXI_07_ARADDR,
    AXI_07_AWADDR,
    AXI_08_ARADDR,
    AXI_08_AWADDR,
    AXI_09_ARADDR,
    AXI_09_AWADDR,
    AXI_10_ARADDR,
    AXI_10_AWADDR,
    AXI_11_ARADDR,
    AXI_11_AWADDR,
    AXI_12_ARADDR,
    AXI_12_AWADDR,
    AXI_13_ARADDR,
    AXI_13_AWADDR,
    AXI_14_ARADDR,
    AXI_14_AWADDR,
    AXI_15_ARADDR,
    AXI_15_AWADDR,
    AXI_16_ARADDR,
    AXI_16_AWADDR,
    AXI_17_ARADDR,
    AXI_17_AWADDR,
    AXI_18_ARADDR,
    AXI_18_AWADDR,
    AXI_19_ARADDR,
    AXI_19_AWADDR,
    AXI_20_ARADDR,
    AXI_20_AWADDR,
    AXI_21_ARADDR,
    AXI_21_AWADDR,
    AXI_22_ARADDR,
    AXI_22_AWADDR,
    AXI_23_ARADDR,
    AXI_23_AWADDR,
    AXI_24_ARADDR,
    AXI_24_AWADDR,
    AXI_25_ARADDR,
    AXI_25_AWADDR,
    AXI_26_ARADDR,
    AXI_26_AWADDR,
    AXI_27_ARADDR,
    AXI_27_AWADDR,
    AXI_28_ARADDR,
    AXI_28_AWADDR,
    AXI_29_ARADDR,
    AXI_29_AWADDR,
    AXI_30_ARADDR,
    AXI_30_AWADDR,
    AXI_31_ARADDR,
    AXI_31_AWADDR,
    AXI_00_ARLEN,
    AXI_00_AWLEN,
    AXI_01_ARLEN,
    AXI_01_AWLEN,
    AXI_02_ARLEN,
    AXI_02_AWLEN,
    AXI_03_ARLEN,
    AXI_03_AWLEN,
    AXI_04_ARLEN,
    AXI_04_AWLEN,
    AXI_05_ARLEN,
    AXI_05_AWLEN,
    AXI_06_ARLEN,
    AXI_06_AWLEN,
    AXI_07_ARLEN,
    AXI_07_AWLEN,
    AXI_08_ARLEN,
    AXI_08_AWLEN,
    AXI_09_ARLEN,
    AXI_09_AWLEN,
    AXI_10_ARLEN,
    AXI_10_AWLEN,
    AXI_11_ARLEN,
    AXI_11_AWLEN,
    AXI_12_ARLEN,
    AXI_12_AWLEN,
    AXI_13_ARLEN,
    AXI_13_AWLEN,
    AXI_14_ARLEN,
    AXI_14_AWLEN,
    AXI_15_ARLEN,
    AXI_15_AWLEN,
    AXI_16_ARLEN,
    AXI_16_AWLEN,
    AXI_17_ARLEN,
    AXI_17_AWLEN,
    AXI_18_ARLEN,
    AXI_18_AWLEN,
    AXI_19_ARLEN,
    AXI_19_AWLEN,
    AXI_20_ARLEN,
    AXI_20_AWLEN,
    AXI_21_ARLEN,
    AXI_21_AWLEN,
    AXI_22_ARLEN,
    AXI_22_AWLEN,
    AXI_23_ARLEN,
    AXI_23_AWLEN,
    AXI_24_ARLEN,
    AXI_24_AWLEN,
    AXI_25_ARLEN,
    AXI_25_AWLEN,
    AXI_26_ARLEN,
    AXI_26_AWLEN,
    AXI_27_ARLEN,
    AXI_27_AWLEN,
    AXI_28_ARLEN,
    AXI_28_AWLEN,
    AXI_29_ARLEN,
    AXI_29_AWLEN,
    AXI_30_ARLEN,
    AXI_30_AWLEN,
    AXI_31_ARLEN,
    AXI_31_AWLEN,
    AXI_00_ARID,
    AXI_00_AWID,
    AXI_01_ARID,
    AXI_01_AWID,
    AXI_02_ARID,
    AXI_02_AWID,
    AXI_03_ARID,
    AXI_03_AWID,
    AXI_04_ARID,
    AXI_04_AWID,
    AXI_05_ARID,
    AXI_05_AWID,
    AXI_06_ARID,
    AXI_06_AWID,
    AXI_07_ARID,
    AXI_07_AWID,
    AXI_08_ARID,
    AXI_08_AWID,
    AXI_09_ARID,
    AXI_09_AWID,
    AXI_10_ARID,
    AXI_10_AWID,
    AXI_11_ARID,
    AXI_11_AWID,
    AXI_12_ARID,
    AXI_12_AWID,
    AXI_13_ARID,
    AXI_13_AWID,
    AXI_14_ARID,
    AXI_14_AWID,
    AXI_15_ARID,
    AXI_15_AWID,
    AXI_16_ARID,
    AXI_16_AWID,
    AXI_17_ARID,
    AXI_17_AWID,
    AXI_18_ARID,
    AXI_18_AWID,
    AXI_19_ARID,
    AXI_19_AWID,
    AXI_20_ARID,
    AXI_20_AWID,
    AXI_21_ARID,
    AXI_21_AWID,
    AXI_22_ARID,
    AXI_22_AWID,
    AXI_23_ARID,
    AXI_23_AWID,
    AXI_24_ARID,
    AXI_24_AWID,
    AXI_25_ARID,
    AXI_25_AWID,
    AXI_26_ARID,
    AXI_26_AWID,
    AXI_27_ARID,
    AXI_27_AWID,
    AXI_28_ARID,
    AXI_28_AWID,
    AXI_29_ARID,
    AXI_29_AWID,
    AXI_30_ARID,
    AXI_30_AWID,
    AXI_31_ARID,
    AXI_31_AWID,
    sl_iport0,
    sl_iport1,
    APB_0_PWDATA,
    APB_0_PADDR,
    APB_0_PENABLE,
    APB_0_PWRITE,
    APB_0_PSEL,
    APB_1_PWDATA,
    APB_1_PADDR,
    APB_1_PENABLE,
    APB_1_PWRITE,
    APB_1_PSEL,
    AXI_00_BREADY,
    AXI_00_RREADY,
    AXI_01_BREADY,
    AXI_01_RREADY,
    AXI_02_BREADY,
    AXI_02_RREADY,
    AXI_03_BREADY,
    AXI_03_RREADY,
    AXI_04_BREADY,
    AXI_04_RREADY,
    AXI_05_BREADY,
    AXI_05_RREADY,
    AXI_06_BREADY,
    AXI_06_RREADY,
    AXI_07_BREADY,
    AXI_07_RREADY,
    AXI_08_BREADY,
    AXI_08_RREADY,
    AXI_09_BREADY,
    AXI_09_RREADY,
    AXI_10_BREADY,
    AXI_10_RREADY,
    AXI_11_BREADY,
    AXI_11_RREADY,
    AXI_12_BREADY,
    AXI_12_RREADY,
    AXI_13_BREADY,
    AXI_13_RREADY,
    AXI_14_BREADY,
    AXI_14_RREADY,
    AXI_15_BREADY,
    AXI_15_RREADY,
    AXI_16_BREADY,
    AXI_16_RREADY,
    AXI_17_BREADY,
    AXI_17_RREADY,
    AXI_18_BREADY,
    AXI_18_RREADY,
    AXI_19_BREADY,
    AXI_19_RREADY,
    AXI_20_BREADY,
    AXI_20_RREADY,
    AXI_21_BREADY,
    AXI_21_RREADY,
    AXI_22_BREADY,
    AXI_22_RREADY,
    AXI_23_BREADY,
    AXI_23_RREADY,
    AXI_24_BREADY,
    AXI_24_RREADY,
    AXI_25_BREADY,
    AXI_25_RREADY,
    AXI_26_BREADY,
    AXI_26_RREADY,
    AXI_27_BREADY,
    AXI_27_RREADY,
    AXI_28_BREADY,
    AXI_28_RREADY,
    AXI_29_BREADY,
    AXI_29_RREADY,
    AXI_30_BREADY,
    AXI_30_RREADY,
    AXI_31_BREADY,
    AXI_31_RREADY);
  output [6:0]DRAM_0_STAT_TEMP;
  output apb_complete_0;
  output apb_complete_1;
  output AXI_00_ARREADY;
  output AXI_00_AWREADY;
  output AXI_00_BVALID;
  output AXI_00_RLAST;
  output AXI_00_RVALID;
  output AXI_00_WREADY;
  output AXI_01_ARREADY;
  output AXI_01_AWREADY;
  output AXI_01_BVALID;
  output AXI_01_RLAST;
  output AXI_01_RVALID;
  output AXI_01_WREADY;
  output AXI_02_ARREADY;
  output AXI_02_AWREADY;
  output AXI_02_BVALID;
  output AXI_02_RLAST;
  output AXI_02_RVALID;
  output AXI_02_WREADY;
  output AXI_03_ARREADY;
  output AXI_03_AWREADY;
  output AXI_03_BVALID;
  output AXI_03_RLAST;
  output AXI_03_RVALID;
  output AXI_03_WREADY;
  output AXI_04_ARREADY;
  output AXI_04_AWREADY;
  output AXI_04_BVALID;
  output AXI_04_RLAST;
  output AXI_04_RVALID;
  output AXI_04_WREADY;
  output AXI_05_ARREADY;
  output AXI_05_AWREADY;
  output AXI_05_BVALID;
  output AXI_05_RLAST;
  output AXI_05_RVALID;
  output AXI_05_WREADY;
  output AXI_06_ARREADY;
  output AXI_06_AWREADY;
  output AXI_06_BVALID;
  output AXI_06_RLAST;
  output AXI_06_RVALID;
  output AXI_06_WREADY;
  output AXI_07_ARREADY;
  output AXI_07_AWREADY;
  output AXI_07_BVALID;
  output AXI_07_RLAST;
  output AXI_07_RVALID;
  output AXI_07_WREADY;
  output AXI_08_ARREADY;
  output AXI_08_AWREADY;
  output AXI_08_BVALID;
  output AXI_08_RLAST;
  output AXI_08_RVALID;
  output AXI_08_WREADY;
  output AXI_09_ARREADY;
  output AXI_09_AWREADY;
  output AXI_09_BVALID;
  output AXI_09_RLAST;
  output AXI_09_RVALID;
  output AXI_09_WREADY;
  output AXI_10_ARREADY;
  output AXI_10_AWREADY;
  output AXI_10_BVALID;
  output AXI_10_RLAST;
  output AXI_10_RVALID;
  output AXI_10_WREADY;
  output AXI_11_ARREADY;
  output AXI_11_AWREADY;
  output AXI_11_BVALID;
  output AXI_11_RLAST;
  output AXI_11_RVALID;
  output AXI_11_WREADY;
  output AXI_12_ARREADY;
  output AXI_12_AWREADY;
  output AXI_12_BVALID;
  output AXI_12_RLAST;
  output AXI_12_RVALID;
  output AXI_12_WREADY;
  output AXI_13_ARREADY;
  output AXI_13_AWREADY;
  output AXI_13_BVALID;
  output AXI_13_RLAST;
  output AXI_13_RVALID;
  output AXI_13_WREADY;
  output AXI_14_ARREADY;
  output AXI_14_AWREADY;
  output AXI_14_BVALID;
  output AXI_14_RLAST;
  output AXI_14_RVALID;
  output AXI_14_WREADY;
  output AXI_15_ARREADY;
  output AXI_15_AWREADY;
  output AXI_15_BVALID;
  output AXI_15_RLAST;
  output AXI_15_RVALID;
  output AXI_15_WREADY;
  output AXI_16_ARREADY;
  output AXI_16_AWREADY;
  output AXI_16_BVALID;
  output AXI_16_RLAST;
  output AXI_16_RVALID;
  output AXI_16_WREADY;
  output AXI_17_ARREADY;
  output AXI_17_AWREADY;
  output AXI_17_BVALID;
  output AXI_17_RLAST;
  output AXI_17_RVALID;
  output AXI_17_WREADY;
  output AXI_18_ARREADY;
  output AXI_18_AWREADY;
  output AXI_18_BVALID;
  output AXI_18_RLAST;
  output AXI_18_RVALID;
  output AXI_18_WREADY;
  output AXI_19_ARREADY;
  output AXI_19_AWREADY;
  output AXI_19_BVALID;
  output AXI_19_RLAST;
  output AXI_19_RVALID;
  output AXI_19_WREADY;
  output AXI_20_ARREADY;
  output AXI_20_AWREADY;
  output AXI_20_BVALID;
  output AXI_20_RLAST;
  output AXI_20_RVALID;
  output AXI_20_WREADY;
  output AXI_21_ARREADY;
  output AXI_21_AWREADY;
  output AXI_21_BVALID;
  output AXI_21_RLAST;
  output AXI_21_RVALID;
  output AXI_21_WREADY;
  output AXI_22_ARREADY;
  output AXI_22_AWREADY;
  output AXI_22_BVALID;
  output AXI_22_RLAST;
  output AXI_22_RVALID;
  output AXI_22_WREADY;
  output AXI_23_ARREADY;
  output AXI_23_AWREADY;
  output AXI_23_BVALID;
  output AXI_23_RLAST;
  output AXI_23_RVALID;
  output AXI_23_WREADY;
  output AXI_24_ARREADY;
  output AXI_24_AWREADY;
  output AXI_24_BVALID;
  output AXI_24_RLAST;
  output AXI_24_RVALID;
  output AXI_24_WREADY;
  output AXI_25_ARREADY;
  output AXI_25_AWREADY;
  output AXI_25_BVALID;
  output AXI_25_RLAST;
  output AXI_25_RVALID;
  output AXI_25_WREADY;
  output AXI_26_ARREADY;
  output AXI_26_AWREADY;
  output AXI_26_BVALID;
  output AXI_26_RLAST;
  output AXI_26_RVALID;
  output AXI_26_WREADY;
  output AXI_27_ARREADY;
  output AXI_27_AWREADY;
  output AXI_27_BVALID;
  output AXI_27_RLAST;
  output AXI_27_RVALID;
  output AXI_27_WREADY;
  output AXI_28_ARREADY;
  output AXI_28_AWREADY;
  output AXI_28_BVALID;
  output AXI_28_RLAST;
  output AXI_28_RVALID;
  output AXI_28_WREADY;
  output AXI_29_ARREADY;
  output AXI_29_AWREADY;
  output AXI_29_BVALID;
  output AXI_29_RLAST;
  output AXI_29_RVALID;
  output AXI_29_WREADY;
  output AXI_30_ARREADY;
  output AXI_30_AWREADY;
  output AXI_30_BVALID;
  output AXI_30_RLAST;
  output AXI_30_RVALID;
  output AXI_30_WREADY;
  output AXI_31_ARREADY;
  output AXI_31_AWREADY;
  output AXI_31_BVALID;
  output AXI_31_RLAST;
  output AXI_31_RVALID;
  output AXI_31_WREADY;
  output DRAM_0_STAT_CATTRIP;
  output DRAM_1_STAT_CATTRIP;
  output [1:0]AXI_00_BRESP;
  output [1:0]AXI_00_RRESP;
  output [1:0]AXI_01_BRESP;
  output [1:0]AXI_01_RRESP;
  output [1:0]AXI_02_BRESP;
  output [1:0]AXI_02_RRESP;
  output [1:0]AXI_03_BRESP;
  output [1:0]AXI_03_RRESP;
  output [1:0]AXI_04_BRESP;
  output [1:0]AXI_04_RRESP;
  output [1:0]AXI_05_BRESP;
  output [1:0]AXI_05_RRESP;
  output [1:0]AXI_06_BRESP;
  output [1:0]AXI_06_RRESP;
  output [1:0]AXI_07_BRESP;
  output [1:0]AXI_07_RRESP;
  output [1:0]AXI_08_BRESP;
  output [1:0]AXI_08_RRESP;
  output [1:0]AXI_09_BRESP;
  output [1:0]AXI_09_RRESP;
  output [1:0]AXI_10_BRESP;
  output [1:0]AXI_10_RRESP;
  output [1:0]AXI_11_BRESP;
  output [1:0]AXI_11_RRESP;
  output [1:0]AXI_12_BRESP;
  output [1:0]AXI_12_RRESP;
  output [1:0]AXI_13_BRESP;
  output [1:0]AXI_13_RRESP;
  output [1:0]AXI_14_BRESP;
  output [1:0]AXI_14_RRESP;
  output [1:0]AXI_15_BRESP;
  output [1:0]AXI_15_RRESP;
  output [1:0]AXI_16_BRESP;
  output [1:0]AXI_16_RRESP;
  output [1:0]AXI_17_BRESP;
  output [1:0]AXI_17_RRESP;
  output [1:0]AXI_18_BRESP;
  output [1:0]AXI_18_RRESP;
  output [1:0]AXI_19_BRESP;
  output [1:0]AXI_19_RRESP;
  output [1:0]AXI_20_BRESP;
  output [1:0]AXI_20_RRESP;
  output [1:0]AXI_21_BRESP;
  output [1:0]AXI_21_RRESP;
  output [1:0]AXI_22_BRESP;
  output [1:0]AXI_22_RRESP;
  output [1:0]AXI_23_BRESP;
  output [1:0]AXI_23_RRESP;
  output [1:0]AXI_24_BRESP;
  output [1:0]AXI_24_RRESP;
  output [1:0]AXI_25_BRESP;
  output [1:0]AXI_25_RRESP;
  output [1:0]AXI_26_BRESP;
  output [1:0]AXI_26_RRESP;
  output [1:0]AXI_27_BRESP;
  output [1:0]AXI_27_RRESP;
  output [1:0]AXI_28_BRESP;
  output [1:0]AXI_28_RRESP;
  output [1:0]AXI_29_BRESP;
  output [1:0]AXI_29_RRESP;
  output [1:0]AXI_30_BRESP;
  output [1:0]AXI_30_RRESP;
  output [1:0]AXI_31_BRESP;
  output [1:0]AXI_31_RRESP;
  output [255:0]AXI_00_RDATA;
  output [255:0]AXI_01_RDATA;
  output [255:0]AXI_02_RDATA;
  output [255:0]AXI_03_RDATA;
  output [255:0]AXI_04_RDATA;
  output [255:0]AXI_05_RDATA;
  output [255:0]AXI_06_RDATA;
  output [255:0]AXI_07_RDATA;
  output [255:0]AXI_08_RDATA;
  output [255:0]AXI_09_RDATA;
  output [255:0]AXI_10_RDATA;
  output [255:0]AXI_11_RDATA;
  output [255:0]AXI_12_RDATA;
  output [255:0]AXI_13_RDATA;
  output [255:0]AXI_14_RDATA;
  output [255:0]AXI_15_RDATA;
  output [255:0]AXI_16_RDATA;
  output [255:0]AXI_17_RDATA;
  output [255:0]AXI_18_RDATA;
  output [255:0]AXI_19_RDATA;
  output [255:0]AXI_20_RDATA;
  output [255:0]AXI_21_RDATA;
  output [255:0]AXI_22_RDATA;
  output [255:0]AXI_23_RDATA;
  output [255:0]AXI_24_RDATA;
  output [255:0]AXI_25_RDATA;
  output [255:0]AXI_26_RDATA;
  output [255:0]AXI_27_RDATA;
  output [255:0]AXI_28_RDATA;
  output [255:0]AXI_29_RDATA;
  output [255:0]AXI_30_RDATA;
  output [255:0]AXI_31_RDATA;
  output [31:0]AXI_00_RDATA_PARITY;
  output [31:0]AXI_01_RDATA_PARITY;
  output [31:0]AXI_02_RDATA_PARITY;
  output [31:0]AXI_03_RDATA_PARITY;
  output [31:0]AXI_04_RDATA_PARITY;
  output [31:0]AXI_05_RDATA_PARITY;
  output [31:0]AXI_06_RDATA_PARITY;
  output [31:0]AXI_07_RDATA_PARITY;
  output [31:0]AXI_08_RDATA_PARITY;
  output [31:0]AXI_09_RDATA_PARITY;
  output [31:0]AXI_10_RDATA_PARITY;
  output [31:0]AXI_11_RDATA_PARITY;
  output [31:0]AXI_12_RDATA_PARITY;
  output [31:0]AXI_13_RDATA_PARITY;
  output [31:0]AXI_14_RDATA_PARITY;
  output [31:0]AXI_15_RDATA_PARITY;
  output [31:0]AXI_16_RDATA_PARITY;
  output [31:0]AXI_17_RDATA_PARITY;
  output [31:0]AXI_18_RDATA_PARITY;
  output [31:0]AXI_19_RDATA_PARITY;
  output [31:0]AXI_20_RDATA_PARITY;
  output [31:0]AXI_21_RDATA_PARITY;
  output [31:0]AXI_22_RDATA_PARITY;
  output [31:0]AXI_23_RDATA_PARITY;
  output [31:0]AXI_24_RDATA_PARITY;
  output [31:0]AXI_25_RDATA_PARITY;
  output [31:0]AXI_26_RDATA_PARITY;
  output [31:0]AXI_27_RDATA_PARITY;
  output [31:0]AXI_28_RDATA_PARITY;
  output [31:0]AXI_29_RDATA_PARITY;
  output [31:0]AXI_30_RDATA_PARITY;
  output [31:0]AXI_31_RDATA_PARITY;
  output [5:0]AXI_00_BID;
  output [5:0]AXI_00_RID;
  output [5:0]AXI_01_BID;
  output [5:0]AXI_01_RID;
  output [5:0]AXI_02_BID;
  output [5:0]AXI_02_RID;
  output [5:0]AXI_03_BID;
  output [5:0]AXI_03_RID;
  output [5:0]AXI_04_BID;
  output [5:0]AXI_04_RID;
  output [5:0]AXI_05_BID;
  output [5:0]AXI_05_RID;
  output [5:0]AXI_06_BID;
  output [5:0]AXI_06_RID;
  output [5:0]AXI_07_BID;
  output [5:0]AXI_07_RID;
  output [5:0]AXI_08_BID;
  output [5:0]AXI_08_RID;
  output [5:0]AXI_09_BID;
  output [5:0]AXI_09_RID;
  output [5:0]AXI_10_BID;
  output [5:0]AXI_10_RID;
  output [5:0]AXI_11_BID;
  output [5:0]AXI_11_RID;
  output [5:0]AXI_12_BID;
  output [5:0]AXI_12_RID;
  output [5:0]AXI_13_BID;
  output [5:0]AXI_13_RID;
  output [5:0]AXI_14_BID;
  output [5:0]AXI_14_RID;
  output [5:0]AXI_15_BID;
  output [5:0]AXI_15_RID;
  output [5:0]AXI_16_BID;
  output [5:0]AXI_16_RID;
  output [5:0]AXI_17_BID;
  output [5:0]AXI_17_RID;
  output [5:0]AXI_18_BID;
  output [5:0]AXI_18_RID;
  output [5:0]AXI_19_BID;
  output [5:0]AXI_19_RID;
  output [5:0]AXI_20_BID;
  output [5:0]AXI_20_RID;
  output [5:0]AXI_21_BID;
  output [5:0]AXI_21_RID;
  output [5:0]AXI_22_BID;
  output [5:0]AXI_22_RID;
  output [5:0]AXI_23_BID;
  output [5:0]AXI_23_RID;
  output [5:0]AXI_24_BID;
  output [5:0]AXI_24_RID;
  output [5:0]AXI_25_BID;
  output [5:0]AXI_25_RID;
  output [5:0]AXI_26_BID;
  output [5:0]AXI_26_RID;
  output [5:0]AXI_27_BID;
  output [5:0]AXI_27_RID;
  output [5:0]AXI_28_BID;
  output [5:0]AXI_28_RID;
  output [5:0]AXI_29_BID;
  output [5:0]AXI_29_RID;
  output [5:0]AXI_30_BID;
  output [5:0]AXI_30_RID;
  output [5:0]AXI_31_BID;
  output [5:0]AXI_31_RID;
  output [16:0]sl_oport0;
  output [16:0]sl_oport1;
  output [31:0]APB_0_PRDATA;
  output APB_0_PSLVERR;
  output APB_0_PREADY;
  output [31:0]APB_1_PRDATA;
  output APB_1_PSLVERR;
  output APB_1_PREADY;
  input APB_0_PCLK;
  input APB_1_PCLK;
  input APB_0_PRESET_N;
  input APB_1_PRESET_N;
  input AXI_00_ACLK;
  input AXI_00_ARESET_N;
  input AXI_00_ARVALID;
  input AXI_00_AWVALID;
  input AXI_00_WLAST;
  input AXI_00_WVALID;
  input AXI_01_ACLK;
  input AXI_01_ARESET_N;
  input AXI_01_ARVALID;
  input AXI_01_AWVALID;
  input AXI_01_WLAST;
  input AXI_01_WVALID;
  input AXI_02_ACLK;
  input AXI_02_ARESET_N;
  input AXI_02_ARVALID;
  input AXI_02_AWVALID;
  input AXI_02_WLAST;
  input AXI_02_WVALID;
  input AXI_03_ACLK;
  input AXI_03_ARESET_N;
  input AXI_03_ARVALID;
  input AXI_03_AWVALID;
  input AXI_03_WLAST;
  input AXI_03_WVALID;
  input AXI_04_ACLK;
  input AXI_04_ARESET_N;
  input AXI_04_ARVALID;
  input AXI_04_AWVALID;
  input AXI_04_WLAST;
  input AXI_04_WVALID;
  input AXI_05_ACLK;
  input AXI_05_ARESET_N;
  input AXI_05_ARVALID;
  input AXI_05_AWVALID;
  input AXI_05_WLAST;
  input AXI_05_WVALID;
  input AXI_06_ACLK;
  input AXI_06_ARESET_N;
  input AXI_06_ARVALID;
  input AXI_06_AWVALID;
  input AXI_06_WLAST;
  input AXI_06_WVALID;
  input AXI_07_ACLK;
  input AXI_07_ARESET_N;
  input AXI_07_ARVALID;
  input AXI_07_AWVALID;
  input AXI_07_WLAST;
  input AXI_07_WVALID;
  input AXI_08_ACLK;
  input AXI_08_ARESET_N;
  input AXI_08_ARVALID;
  input AXI_08_AWVALID;
  input AXI_08_WLAST;
  input AXI_08_WVALID;
  input AXI_09_ACLK;
  input AXI_09_ARESET_N;
  input AXI_09_ARVALID;
  input AXI_09_AWVALID;
  input AXI_09_WLAST;
  input AXI_09_WVALID;
  input AXI_10_ACLK;
  input AXI_10_ARESET_N;
  input AXI_10_ARVALID;
  input AXI_10_AWVALID;
  input AXI_10_WLAST;
  input AXI_10_WVALID;
  input AXI_11_ACLK;
  input AXI_11_ARESET_N;
  input AXI_11_ARVALID;
  input AXI_11_AWVALID;
  input AXI_11_WLAST;
  input AXI_11_WVALID;
  input AXI_12_ACLK;
  input AXI_12_ARESET_N;
  input AXI_12_ARVALID;
  input AXI_12_AWVALID;
  input AXI_12_WLAST;
  input AXI_12_WVALID;
  input AXI_13_ACLK;
  input AXI_13_ARESET_N;
  input AXI_13_ARVALID;
  input AXI_13_AWVALID;
  input AXI_13_WLAST;
  input AXI_13_WVALID;
  input AXI_14_ACLK;
  input AXI_14_ARESET_N;
  input AXI_14_ARVALID;
  input AXI_14_AWVALID;
  input AXI_14_WLAST;
  input AXI_14_WVALID;
  input AXI_15_ACLK;
  input AXI_15_ARESET_N;
  input AXI_15_ARVALID;
  input AXI_15_AWVALID;
  input AXI_15_WLAST;
  input AXI_15_WVALID;
  input AXI_16_ACLK;
  input AXI_16_ARESET_N;
  input AXI_16_ARVALID;
  input AXI_16_AWVALID;
  input AXI_16_WLAST;
  input AXI_16_WVALID;
  input AXI_17_ACLK;
  input AXI_17_ARESET_N;
  input AXI_17_ARVALID;
  input AXI_17_AWVALID;
  input AXI_17_WLAST;
  input AXI_17_WVALID;
  input AXI_18_ACLK;
  input AXI_18_ARESET_N;
  input AXI_18_ARVALID;
  input AXI_18_AWVALID;
  input AXI_18_WLAST;
  input AXI_18_WVALID;
  input AXI_19_ACLK;
  input AXI_19_ARESET_N;
  input AXI_19_ARVALID;
  input AXI_19_AWVALID;
  input AXI_19_WLAST;
  input AXI_19_WVALID;
  input AXI_20_ACLK;
  input AXI_20_ARESET_N;
  input AXI_20_ARVALID;
  input AXI_20_AWVALID;
  input AXI_20_WLAST;
  input AXI_20_WVALID;
  input AXI_21_ACLK;
  input AXI_21_ARESET_N;
  input AXI_21_ARVALID;
  input AXI_21_AWVALID;
  input AXI_21_WLAST;
  input AXI_21_WVALID;
  input AXI_22_ACLK;
  input AXI_22_ARESET_N;
  input AXI_22_ARVALID;
  input AXI_22_AWVALID;
  input AXI_22_WLAST;
  input AXI_22_WVALID;
  input AXI_23_ACLK;
  input AXI_23_ARESET_N;
  input AXI_23_ARVALID;
  input AXI_23_AWVALID;
  input AXI_23_WLAST;
  input AXI_23_WVALID;
  input AXI_24_ACLK;
  input AXI_24_ARESET_N;
  input AXI_24_ARVALID;
  input AXI_24_AWVALID;
  input AXI_24_WLAST;
  input AXI_24_WVALID;
  input AXI_25_ACLK;
  input AXI_25_ARESET_N;
  input AXI_25_ARVALID;
  input AXI_25_AWVALID;
  input AXI_25_WLAST;
  input AXI_25_WVALID;
  input AXI_26_ACLK;
  input AXI_26_ARESET_N;
  input AXI_26_ARVALID;
  input AXI_26_AWVALID;
  input AXI_26_WLAST;
  input AXI_26_WVALID;
  input AXI_27_ACLK;
  input AXI_27_ARESET_N;
  input AXI_27_ARVALID;
  input AXI_27_AWVALID;
  input AXI_27_WLAST;
  input AXI_27_WVALID;
  input AXI_28_ACLK;
  input AXI_28_ARESET_N;
  input AXI_28_ARVALID;
  input AXI_28_AWVALID;
  input AXI_28_WLAST;
  input AXI_28_WVALID;
  input AXI_29_ACLK;
  input AXI_29_ARESET_N;
  input AXI_29_ARVALID;
  input AXI_29_AWVALID;
  input AXI_29_WLAST;
  input AXI_29_WVALID;
  input AXI_30_ACLK;
  input AXI_30_ARESET_N;
  input AXI_30_ARVALID;
  input AXI_30_AWVALID;
  input AXI_30_WLAST;
  input AXI_30_WVALID;
  input AXI_31_ARVALID;
  input AXI_31_AWVALID;
  input AXI_31_WLAST;
  input AXI_31_WVALID;
  input HBM_REF_CLK_0;
  input HBM_REF_CLK_1;
  input [1:0]AXI_00_ARBURST;
  input [1:0]AXI_00_AWBURST;
  input [1:0]AXI_01_ARBURST;
  input [1:0]AXI_01_AWBURST;
  input [1:0]AXI_02_ARBURST;
  input [1:0]AXI_02_AWBURST;
  input [1:0]AXI_03_ARBURST;
  input [1:0]AXI_03_AWBURST;
  input [1:0]AXI_04_ARBURST;
  input [1:0]AXI_04_AWBURST;
  input [1:0]AXI_05_ARBURST;
  input [1:0]AXI_05_AWBURST;
  input [1:0]AXI_06_ARBURST;
  input [1:0]AXI_06_AWBURST;
  input [1:0]AXI_07_ARBURST;
  input [1:0]AXI_07_AWBURST;
  input [1:0]AXI_08_ARBURST;
  input [1:0]AXI_08_AWBURST;
  input [1:0]AXI_09_ARBURST;
  input [1:0]AXI_09_AWBURST;
  input [1:0]AXI_10_ARBURST;
  input [1:0]AXI_10_AWBURST;
  input [1:0]AXI_11_ARBURST;
  input [1:0]AXI_11_AWBURST;
  input [1:0]AXI_12_ARBURST;
  input [1:0]AXI_12_AWBURST;
  input [1:0]AXI_13_ARBURST;
  input [1:0]AXI_13_AWBURST;
  input [1:0]AXI_14_ARBURST;
  input [1:0]AXI_14_AWBURST;
  input [1:0]AXI_15_ARBURST;
  input [1:0]AXI_15_AWBURST;
  input [1:0]AXI_16_ARBURST;
  input [1:0]AXI_16_AWBURST;
  input [1:0]AXI_17_ARBURST;
  input [1:0]AXI_17_AWBURST;
  input [1:0]AXI_18_ARBURST;
  input [1:0]AXI_18_AWBURST;
  input [1:0]AXI_19_ARBURST;
  input [1:0]AXI_19_AWBURST;
  input [1:0]AXI_20_ARBURST;
  input [1:0]AXI_20_AWBURST;
  input [1:0]AXI_21_ARBURST;
  input [1:0]AXI_21_AWBURST;
  input [1:0]AXI_22_ARBURST;
  input [1:0]AXI_22_AWBURST;
  input [1:0]AXI_23_ARBURST;
  input [1:0]AXI_23_AWBURST;
  input [1:0]AXI_24_ARBURST;
  input [1:0]AXI_24_AWBURST;
  input [1:0]AXI_25_ARBURST;
  input [1:0]AXI_25_AWBURST;
  input [1:0]AXI_26_ARBURST;
  input [1:0]AXI_26_AWBURST;
  input [1:0]AXI_27_ARBURST;
  input [1:0]AXI_27_AWBURST;
  input [1:0]AXI_28_ARBURST;
  input [1:0]AXI_28_AWBURST;
  input [1:0]AXI_29_ARBURST;
  input [1:0]AXI_29_AWBURST;
  input [1:0]AXI_30_ARBURST;
  input [1:0]AXI_30_AWBURST;
  input [1:0]AXI_31_ARBURST;
  input [1:0]AXI_31_AWBURST;
  input [255:0]AXI_00_WDATA;
  input [255:0]AXI_01_WDATA;
  input [255:0]AXI_02_WDATA;
  input [255:0]AXI_03_WDATA;
  input [255:0]AXI_04_WDATA;
  input [255:0]AXI_05_WDATA;
  input [255:0]AXI_06_WDATA;
  input [255:0]AXI_07_WDATA;
  input [255:0]AXI_08_WDATA;
  input [255:0]AXI_09_WDATA;
  input [255:0]AXI_10_WDATA;
  input [255:0]AXI_11_WDATA;
  input [255:0]AXI_12_WDATA;
  input [255:0]AXI_13_WDATA;
  input [255:0]AXI_14_WDATA;
  input [255:0]AXI_15_WDATA;
  input [255:0]AXI_16_WDATA;
  input [255:0]AXI_17_WDATA;
  input [255:0]AXI_18_WDATA;
  input [255:0]AXI_19_WDATA;
  input [255:0]AXI_20_WDATA;
  input [255:0]AXI_21_WDATA;
  input [255:0]AXI_22_WDATA;
  input [255:0]AXI_23_WDATA;
  input [255:0]AXI_24_WDATA;
  input [255:0]AXI_25_WDATA;
  input [255:0]AXI_26_WDATA;
  input [255:0]AXI_27_WDATA;
  input [255:0]AXI_28_WDATA;
  input [255:0]AXI_29_WDATA;
  input [255:0]AXI_30_WDATA;
  input [255:0]AXI_31_WDATA;
  input [2:0]AXI_00_ARSIZE;
  input [2:0]AXI_00_AWSIZE;
  input [2:0]AXI_01_ARSIZE;
  input [2:0]AXI_01_AWSIZE;
  input [2:0]AXI_02_ARSIZE;
  input [2:0]AXI_02_AWSIZE;
  input [2:0]AXI_03_ARSIZE;
  input [2:0]AXI_03_AWSIZE;
  input [2:0]AXI_04_ARSIZE;
  input [2:0]AXI_04_AWSIZE;
  input [2:0]AXI_05_ARSIZE;
  input [2:0]AXI_05_AWSIZE;
  input [2:0]AXI_06_ARSIZE;
  input [2:0]AXI_06_AWSIZE;
  input [2:0]AXI_07_ARSIZE;
  input [2:0]AXI_07_AWSIZE;
  input [2:0]AXI_08_ARSIZE;
  input [2:0]AXI_08_AWSIZE;
  input [2:0]AXI_09_ARSIZE;
  input [2:0]AXI_09_AWSIZE;
  input [2:0]AXI_10_ARSIZE;
  input [2:0]AXI_10_AWSIZE;
  input [2:0]AXI_11_ARSIZE;
  input [2:0]AXI_11_AWSIZE;
  input [2:0]AXI_12_ARSIZE;
  input [2:0]AXI_12_AWSIZE;
  input [2:0]AXI_13_ARSIZE;
  input [2:0]AXI_13_AWSIZE;
  input [2:0]AXI_14_ARSIZE;
  input [2:0]AXI_14_AWSIZE;
  input [2:0]AXI_15_ARSIZE;
  input [2:0]AXI_15_AWSIZE;
  input [2:0]AXI_16_ARSIZE;
  input [2:0]AXI_16_AWSIZE;
  input [2:0]AXI_17_ARSIZE;
  input [2:0]AXI_17_AWSIZE;
  input [2:0]AXI_18_ARSIZE;
  input [2:0]AXI_18_AWSIZE;
  input [2:0]AXI_19_ARSIZE;
  input [2:0]AXI_19_AWSIZE;
  input [2:0]AXI_20_ARSIZE;
  input [2:0]AXI_20_AWSIZE;
  input [2:0]AXI_21_ARSIZE;
  input [2:0]AXI_21_AWSIZE;
  input [2:0]AXI_22_ARSIZE;
  input [2:0]AXI_22_AWSIZE;
  input [2:0]AXI_23_ARSIZE;
  input [2:0]AXI_23_AWSIZE;
  input [2:0]AXI_24_ARSIZE;
  input [2:0]AXI_24_AWSIZE;
  input [2:0]AXI_25_ARSIZE;
  input [2:0]AXI_25_AWSIZE;
  input [2:0]AXI_26_ARSIZE;
  input [2:0]AXI_26_AWSIZE;
  input [2:0]AXI_27_ARSIZE;
  input [2:0]AXI_27_AWSIZE;
  input [2:0]AXI_28_ARSIZE;
  input [2:0]AXI_28_AWSIZE;
  input [2:0]AXI_29_ARSIZE;
  input [2:0]AXI_29_AWSIZE;
  input [2:0]AXI_30_ARSIZE;
  input [2:0]AXI_30_AWSIZE;
  input [2:0]AXI_31_ARSIZE;
  input [2:0]AXI_31_AWSIZE;
  input [31:0]AXI_00_WDATA_PARITY;
  input [31:0]AXI_00_WSTRB;
  input [31:0]AXI_01_WDATA_PARITY;
  input [31:0]AXI_01_WSTRB;
  input [31:0]AXI_02_WDATA_PARITY;
  input [31:0]AXI_02_WSTRB;
  input [31:0]AXI_03_WDATA_PARITY;
  input [31:0]AXI_03_WSTRB;
  input [31:0]AXI_04_WDATA_PARITY;
  input [31:0]AXI_04_WSTRB;
  input [31:0]AXI_05_WDATA_PARITY;
  input [31:0]AXI_05_WSTRB;
  input [31:0]AXI_06_WDATA_PARITY;
  input [31:0]AXI_06_WSTRB;
  input [31:0]AXI_07_WDATA_PARITY;
  input [31:0]AXI_07_WSTRB;
  input [31:0]AXI_08_WDATA_PARITY;
  input [31:0]AXI_08_WSTRB;
  input [31:0]AXI_09_WDATA_PARITY;
  input [31:0]AXI_09_WSTRB;
  input [31:0]AXI_10_WDATA_PARITY;
  input [31:0]AXI_10_WSTRB;
  input [31:0]AXI_11_WDATA_PARITY;
  input [31:0]AXI_11_WSTRB;
  input [31:0]AXI_12_WDATA_PARITY;
  input [31:0]AXI_12_WSTRB;
  input [31:0]AXI_13_WDATA_PARITY;
  input [31:0]AXI_13_WSTRB;
  input [31:0]AXI_14_WDATA_PARITY;
  input [31:0]AXI_14_WSTRB;
  input [31:0]AXI_15_WDATA_PARITY;
  input [31:0]AXI_15_WSTRB;
  input [31:0]AXI_16_WDATA_PARITY;
  input [31:0]AXI_16_WSTRB;
  input [31:0]AXI_17_WDATA_PARITY;
  input [31:0]AXI_17_WSTRB;
  input [31:0]AXI_18_WDATA_PARITY;
  input [31:0]AXI_18_WSTRB;
  input [31:0]AXI_19_WDATA_PARITY;
  input [31:0]AXI_19_WSTRB;
  input [31:0]AXI_20_WDATA_PARITY;
  input [31:0]AXI_20_WSTRB;
  input [31:0]AXI_21_WDATA_PARITY;
  input [31:0]AXI_21_WSTRB;
  input [31:0]AXI_22_WDATA_PARITY;
  input [31:0]AXI_22_WSTRB;
  input [31:0]AXI_23_WDATA_PARITY;
  input [31:0]AXI_23_WSTRB;
  input [31:0]AXI_24_WDATA_PARITY;
  input [31:0]AXI_24_WSTRB;
  input [31:0]AXI_25_WDATA_PARITY;
  input [31:0]AXI_25_WSTRB;
  input [31:0]AXI_26_WDATA_PARITY;
  input [31:0]AXI_26_WSTRB;
  input [31:0]AXI_27_WDATA_PARITY;
  input [31:0]AXI_27_WSTRB;
  input [31:0]AXI_28_WDATA_PARITY;
  input [31:0]AXI_28_WSTRB;
  input [31:0]AXI_29_WDATA_PARITY;
  input [31:0]AXI_29_WSTRB;
  input [31:0]AXI_30_WDATA_PARITY;
  input [31:0]AXI_30_WSTRB;
  input [31:0]AXI_31_WDATA_PARITY;
  input [31:0]AXI_31_WSTRB;
  input [32:0]AXI_00_ARADDR;
  input [32:0]AXI_00_AWADDR;
  input [32:0]AXI_01_ARADDR;
  input [32:0]AXI_01_AWADDR;
  input [32:0]AXI_02_ARADDR;
  input [32:0]AXI_02_AWADDR;
  input [32:0]AXI_03_ARADDR;
  input [32:0]AXI_03_AWADDR;
  input [32:0]AXI_04_ARADDR;
  input [32:0]AXI_04_AWADDR;
  input [32:0]AXI_05_ARADDR;
  input [32:0]AXI_05_AWADDR;
  input [32:0]AXI_06_ARADDR;
  input [32:0]AXI_06_AWADDR;
  input [32:0]AXI_07_ARADDR;
  input [32:0]AXI_07_AWADDR;
  input [32:0]AXI_08_ARADDR;
  input [32:0]AXI_08_AWADDR;
  input [32:0]AXI_09_ARADDR;
  input [32:0]AXI_09_AWADDR;
  input [32:0]AXI_10_ARADDR;
  input [32:0]AXI_10_AWADDR;
  input [32:0]AXI_11_ARADDR;
  input [32:0]AXI_11_AWADDR;
  input [32:0]AXI_12_ARADDR;
  input [32:0]AXI_12_AWADDR;
  input [32:0]AXI_13_ARADDR;
  input [32:0]AXI_13_AWADDR;
  input [32:0]AXI_14_ARADDR;
  input [32:0]AXI_14_AWADDR;
  input [32:0]AXI_15_ARADDR;
  input [32:0]AXI_15_AWADDR;
  input [32:0]AXI_16_ARADDR;
  input [32:0]AXI_16_AWADDR;
  input [32:0]AXI_17_ARADDR;
  input [32:0]AXI_17_AWADDR;
  input [32:0]AXI_18_ARADDR;
  input [32:0]AXI_18_AWADDR;
  input [32:0]AXI_19_ARADDR;
  input [32:0]AXI_19_AWADDR;
  input [32:0]AXI_20_ARADDR;
  input [32:0]AXI_20_AWADDR;
  input [32:0]AXI_21_ARADDR;
  input [32:0]AXI_21_AWADDR;
  input [32:0]AXI_22_ARADDR;
  input [32:0]AXI_22_AWADDR;
  input [32:0]AXI_23_ARADDR;
  input [32:0]AXI_23_AWADDR;
  input [32:0]AXI_24_ARADDR;
  input [32:0]AXI_24_AWADDR;
  input [32:0]AXI_25_ARADDR;
  input [32:0]AXI_25_AWADDR;
  input [32:0]AXI_26_ARADDR;
  input [32:0]AXI_26_AWADDR;
  input [32:0]AXI_27_ARADDR;
  input [32:0]AXI_27_AWADDR;
  input [32:0]AXI_28_ARADDR;
  input [32:0]AXI_28_AWADDR;
  input [32:0]AXI_29_ARADDR;
  input [32:0]AXI_29_AWADDR;
  input [32:0]AXI_30_ARADDR;
  input [32:0]AXI_30_AWADDR;
  input [32:0]AXI_31_ARADDR;
  input [32:0]AXI_31_AWADDR;
  input [3:0]AXI_00_ARLEN;
  input [3:0]AXI_00_AWLEN;
  input [3:0]AXI_01_ARLEN;
  input [3:0]AXI_01_AWLEN;
  input [3:0]AXI_02_ARLEN;
  input [3:0]AXI_02_AWLEN;
  input [3:0]AXI_03_ARLEN;
  input [3:0]AXI_03_AWLEN;
  input [3:0]AXI_04_ARLEN;
  input [3:0]AXI_04_AWLEN;
  input [3:0]AXI_05_ARLEN;
  input [3:0]AXI_05_AWLEN;
  input [3:0]AXI_06_ARLEN;
  input [3:0]AXI_06_AWLEN;
  input [3:0]AXI_07_ARLEN;
  input [3:0]AXI_07_AWLEN;
  input [3:0]AXI_08_ARLEN;
  input [3:0]AXI_08_AWLEN;
  input [3:0]AXI_09_ARLEN;
  input [3:0]AXI_09_AWLEN;
  input [3:0]AXI_10_ARLEN;
  input [3:0]AXI_10_AWLEN;
  input [3:0]AXI_11_ARLEN;
  input [3:0]AXI_11_AWLEN;
  input [3:0]AXI_12_ARLEN;
  input [3:0]AXI_12_AWLEN;
  input [3:0]AXI_13_ARLEN;
  input [3:0]AXI_13_AWLEN;
  input [3:0]AXI_14_ARLEN;
  input [3:0]AXI_14_AWLEN;
  input [3:0]AXI_15_ARLEN;
  input [3:0]AXI_15_AWLEN;
  input [3:0]AXI_16_ARLEN;
  input [3:0]AXI_16_AWLEN;
  input [3:0]AXI_17_ARLEN;
  input [3:0]AXI_17_AWLEN;
  input [3:0]AXI_18_ARLEN;
  input [3:0]AXI_18_AWLEN;
  input [3:0]AXI_19_ARLEN;
  input [3:0]AXI_19_AWLEN;
  input [3:0]AXI_20_ARLEN;
  input [3:0]AXI_20_AWLEN;
  input [3:0]AXI_21_ARLEN;
  input [3:0]AXI_21_AWLEN;
  input [3:0]AXI_22_ARLEN;
  input [3:0]AXI_22_AWLEN;
  input [3:0]AXI_23_ARLEN;
  input [3:0]AXI_23_AWLEN;
  input [3:0]AXI_24_ARLEN;
  input [3:0]AXI_24_AWLEN;
  input [3:0]AXI_25_ARLEN;
  input [3:0]AXI_25_AWLEN;
  input [3:0]AXI_26_ARLEN;
  input [3:0]AXI_26_AWLEN;
  input [3:0]AXI_27_ARLEN;
  input [3:0]AXI_27_AWLEN;
  input [3:0]AXI_28_ARLEN;
  input [3:0]AXI_28_AWLEN;
  input [3:0]AXI_29_ARLEN;
  input [3:0]AXI_29_AWLEN;
  input [3:0]AXI_30_ARLEN;
  input [3:0]AXI_30_AWLEN;
  input [3:0]AXI_31_ARLEN;
  input [3:0]AXI_31_AWLEN;
  input [5:0]AXI_00_ARID;
  input [5:0]AXI_00_AWID;
  input [5:0]AXI_01_ARID;
  input [5:0]AXI_01_AWID;
  input [5:0]AXI_02_ARID;
  input [5:0]AXI_02_AWID;
  input [5:0]AXI_03_ARID;
  input [5:0]AXI_03_AWID;
  input [5:0]AXI_04_ARID;
  input [5:0]AXI_04_AWID;
  input [5:0]AXI_05_ARID;
  input [5:0]AXI_05_AWID;
  input [5:0]AXI_06_ARID;
  input [5:0]AXI_06_AWID;
  input [5:0]AXI_07_ARID;
  input [5:0]AXI_07_AWID;
  input [5:0]AXI_08_ARID;
  input [5:0]AXI_08_AWID;
  input [5:0]AXI_09_ARID;
  input [5:0]AXI_09_AWID;
  input [5:0]AXI_10_ARID;
  input [5:0]AXI_10_AWID;
  input [5:0]AXI_11_ARID;
  input [5:0]AXI_11_AWID;
  input [5:0]AXI_12_ARID;
  input [5:0]AXI_12_AWID;
  input [5:0]AXI_13_ARID;
  input [5:0]AXI_13_AWID;
  input [5:0]AXI_14_ARID;
  input [5:0]AXI_14_AWID;
  input [5:0]AXI_15_ARID;
  input [5:0]AXI_15_AWID;
  input [5:0]AXI_16_ARID;
  input [5:0]AXI_16_AWID;
  input [5:0]AXI_17_ARID;
  input [5:0]AXI_17_AWID;
  input [5:0]AXI_18_ARID;
  input [5:0]AXI_18_AWID;
  input [5:0]AXI_19_ARID;
  input [5:0]AXI_19_AWID;
  input [5:0]AXI_20_ARID;
  input [5:0]AXI_20_AWID;
  input [5:0]AXI_21_ARID;
  input [5:0]AXI_21_AWID;
  input [5:0]AXI_22_ARID;
  input [5:0]AXI_22_AWID;
  input [5:0]AXI_23_ARID;
  input [5:0]AXI_23_AWID;
  input [5:0]AXI_24_ARID;
  input [5:0]AXI_24_AWID;
  input [5:0]AXI_25_ARID;
  input [5:0]AXI_25_AWID;
  input [5:0]AXI_26_ARID;
  input [5:0]AXI_26_AWID;
  input [5:0]AXI_27_ARID;
  input [5:0]AXI_27_AWID;
  input [5:0]AXI_28_ARID;
  input [5:0]AXI_28_AWID;
  input [5:0]AXI_29_ARID;
  input [5:0]AXI_29_AWID;
  input [5:0]AXI_30_ARID;
  input [5:0]AXI_30_AWID;
  input [5:0]AXI_31_ARID;
  input [5:0]AXI_31_AWID;
  input [36:0]sl_iport0;
  input [36:0]sl_iport1;
  input [31:0]APB_0_PWDATA;
  input [21:0]APB_0_PADDR;
  input APB_0_PENABLE;
  input APB_0_PWRITE;
  input APB_0_PSEL;
  input [31:0]APB_1_PWDATA;
  input [21:0]APB_1_PADDR;
  input APB_1_PENABLE;
  input APB_1_PWRITE;
  input APB_1_PSEL;
  input AXI_00_BREADY;
  input AXI_00_RREADY;
  input AXI_01_BREADY;
  input AXI_01_RREADY;
  input AXI_02_BREADY;
  input AXI_02_RREADY;
  input AXI_03_BREADY;
  input AXI_03_RREADY;
  input AXI_04_BREADY;
  input AXI_04_RREADY;
  input AXI_05_BREADY;
  input AXI_05_RREADY;
  input AXI_06_BREADY;
  input AXI_06_RREADY;
  input AXI_07_BREADY;
  input AXI_07_RREADY;
  input AXI_08_BREADY;
  input AXI_08_RREADY;
  input AXI_09_BREADY;
  input AXI_09_RREADY;
  input AXI_10_BREADY;
  input AXI_10_RREADY;
  input AXI_11_BREADY;
  input AXI_11_RREADY;
  input AXI_12_BREADY;
  input AXI_12_RREADY;
  input AXI_13_BREADY;
  input AXI_13_RREADY;
  input AXI_14_BREADY;
  input AXI_14_RREADY;
  input AXI_15_BREADY;
  input AXI_15_RREADY;
  input AXI_16_BREADY;
  input AXI_16_RREADY;
  input AXI_17_BREADY;
  input AXI_17_RREADY;
  input AXI_18_BREADY;
  input AXI_18_RREADY;
  input AXI_19_BREADY;
  input AXI_19_RREADY;
  input AXI_20_BREADY;
  input AXI_20_RREADY;
  input AXI_21_BREADY;
  input AXI_21_RREADY;
  input AXI_22_BREADY;
  input AXI_22_RREADY;
  input AXI_23_BREADY;
  input AXI_23_RREADY;
  input AXI_24_BREADY;
  input AXI_24_RREADY;
  input AXI_25_BREADY;
  input AXI_25_RREADY;
  input AXI_26_BREADY;
  input AXI_26_RREADY;
  input AXI_27_BREADY;
  input AXI_27_RREADY;
  input AXI_28_BREADY;
  input AXI_28_RREADY;
  input AXI_29_BREADY;
  input AXI_29_RREADY;
  input AXI_30_BREADY;
  input AXI_30_RREADY;
  input AXI_31_BREADY;
  input AXI_31_RREADY;

  wire [21:0]APB_0_PADDR;
  wire APB_0_PCLK;
  wire APB_0_PENABLE;
  wire [31:0]APB_0_PRDATA;
  wire APB_0_PREADY;
  wire APB_0_PRESET_N;
  wire APB_0_PSEL;
  wire APB_0_PSLVERR;
  wire [31:0]APB_0_PWDATA;
  wire APB_0_PWRITE;
  wire [21:0]APB_1_PADDR;
  wire APB_1_PCLK;
  wire APB_1_PENABLE;
  wire [31:0]APB_1_PRDATA;
  wire APB_1_PREADY;
  wire APB_1_PRESET_N;
  wire APB_1_PSEL;
  wire APB_1_PSLVERR;
  wire [31:0]APB_1_PWDATA;
  wire APB_1_PWRITE;
  wire AXI_00_ACLK;
  wire [32:0]AXI_00_ARADDR;
  wire [1:0]AXI_00_ARBURST;
  wire AXI_00_ARESET_N;
  wire [5:0]AXI_00_ARID;
  wire [3:0]AXI_00_ARLEN;
  wire AXI_00_ARREADY;
  wire [2:0]AXI_00_ARSIZE;
  wire AXI_00_ARVALID;
  wire [32:0]AXI_00_AWADDR;
  wire [1:0]AXI_00_AWBURST;
  wire [5:0]AXI_00_AWID;
  wire [3:0]AXI_00_AWLEN;
  wire AXI_00_AWREADY;
  wire [2:0]AXI_00_AWSIZE;
  wire AXI_00_AWVALID;
  wire [5:0]AXI_00_BID;
  wire AXI_00_BREADY;
  wire [1:0]AXI_00_BRESP;
  wire AXI_00_BVALID;
  wire [255:0]AXI_00_RDATA;
  wire [31:0]AXI_00_RDATA_PARITY;
  wire [5:0]AXI_00_RID;
  wire AXI_00_RLAST;
  wire AXI_00_RREADY;
  wire [1:0]AXI_00_RRESP;
  wire AXI_00_RVALID;
  wire [255:0]AXI_00_WDATA;
  wire [31:0]AXI_00_WDATA_PARITY;
  wire AXI_00_WLAST;
  wire AXI_00_WREADY;
  wire [31:0]AXI_00_WSTRB;
  wire AXI_00_WVALID;
  wire AXI_01_ACLK;
  wire [32:0]AXI_01_ARADDR;
  wire [1:0]AXI_01_ARBURST;
  wire AXI_01_ARESET_N;
  wire [5:0]AXI_01_ARID;
  wire [3:0]AXI_01_ARLEN;
  wire AXI_01_ARREADY;
  wire [2:0]AXI_01_ARSIZE;
  wire AXI_01_ARVALID;
  wire [32:0]AXI_01_AWADDR;
  wire [1:0]AXI_01_AWBURST;
  wire [5:0]AXI_01_AWID;
  wire [3:0]AXI_01_AWLEN;
  wire AXI_01_AWREADY;
  wire [2:0]AXI_01_AWSIZE;
  wire AXI_01_AWVALID;
  wire [5:0]AXI_01_BID;
  wire AXI_01_BREADY;
  wire [1:0]AXI_01_BRESP;
  wire AXI_01_BVALID;
  wire [255:0]AXI_01_RDATA;
  wire [31:0]AXI_01_RDATA_PARITY;
  wire [5:0]AXI_01_RID;
  wire AXI_01_RLAST;
  wire AXI_01_RREADY;
  wire [1:0]AXI_01_RRESP;
  wire AXI_01_RVALID;
  wire [255:0]AXI_01_WDATA;
  wire [31:0]AXI_01_WDATA_PARITY;
  wire AXI_01_WLAST;
  wire AXI_01_WREADY;
  wire [31:0]AXI_01_WSTRB;
  wire AXI_01_WVALID;
  wire AXI_02_ACLK;
  wire [32:0]AXI_02_ARADDR;
  wire [1:0]AXI_02_ARBURST;
  wire AXI_02_ARESET_N;
  wire [5:0]AXI_02_ARID;
  wire [3:0]AXI_02_ARLEN;
  wire AXI_02_ARREADY;
  wire [2:0]AXI_02_ARSIZE;
  wire AXI_02_ARVALID;
  wire [32:0]AXI_02_AWADDR;
  wire [1:0]AXI_02_AWBURST;
  wire [5:0]AXI_02_AWID;
  wire [3:0]AXI_02_AWLEN;
  wire AXI_02_AWREADY;
  wire [2:0]AXI_02_AWSIZE;
  wire AXI_02_AWVALID;
  wire [5:0]AXI_02_BID;
  wire AXI_02_BREADY;
  wire [1:0]AXI_02_BRESP;
  wire AXI_02_BVALID;
  wire [255:0]AXI_02_RDATA;
  wire [31:0]AXI_02_RDATA_PARITY;
  wire [5:0]AXI_02_RID;
  wire AXI_02_RLAST;
  wire AXI_02_RREADY;
  wire [1:0]AXI_02_RRESP;
  wire AXI_02_RVALID;
  wire [255:0]AXI_02_WDATA;
  wire [31:0]AXI_02_WDATA_PARITY;
  wire AXI_02_WLAST;
  wire AXI_02_WREADY;
  wire [31:0]AXI_02_WSTRB;
  wire AXI_02_WVALID;
  wire AXI_03_ACLK;
  wire [32:0]AXI_03_ARADDR;
  wire [1:0]AXI_03_ARBURST;
  wire AXI_03_ARESET_N;
  wire [5:0]AXI_03_ARID;
  wire [3:0]AXI_03_ARLEN;
  wire AXI_03_ARREADY;
  wire [2:0]AXI_03_ARSIZE;
  wire AXI_03_ARVALID;
  wire [32:0]AXI_03_AWADDR;
  wire [1:0]AXI_03_AWBURST;
  wire [5:0]AXI_03_AWID;
  wire [3:0]AXI_03_AWLEN;
  wire AXI_03_AWREADY;
  wire [2:0]AXI_03_AWSIZE;
  wire AXI_03_AWVALID;
  wire [5:0]AXI_03_BID;
  wire AXI_03_BREADY;
  wire [1:0]AXI_03_BRESP;
  wire AXI_03_BVALID;
  wire [255:0]AXI_03_RDATA;
  wire [31:0]AXI_03_RDATA_PARITY;
  wire [5:0]AXI_03_RID;
  wire AXI_03_RLAST;
  wire AXI_03_RREADY;
  wire [1:0]AXI_03_RRESP;
  wire AXI_03_RVALID;
  wire [255:0]AXI_03_WDATA;
  wire [31:0]AXI_03_WDATA_PARITY;
  wire AXI_03_WLAST;
  wire AXI_03_WREADY;
  wire [31:0]AXI_03_WSTRB;
  wire AXI_03_WVALID;
  wire AXI_04_ACLK;
  wire [32:0]AXI_04_ARADDR;
  wire [1:0]AXI_04_ARBURST;
  wire AXI_04_ARESET_N;
  wire [5:0]AXI_04_ARID;
  wire [3:0]AXI_04_ARLEN;
  wire AXI_04_ARREADY;
  wire [2:0]AXI_04_ARSIZE;
  wire AXI_04_ARVALID;
  wire [32:0]AXI_04_AWADDR;
  wire [1:0]AXI_04_AWBURST;
  wire [5:0]AXI_04_AWID;
  wire [3:0]AXI_04_AWLEN;
  wire AXI_04_AWREADY;
  wire [2:0]AXI_04_AWSIZE;
  wire AXI_04_AWVALID;
  wire [5:0]AXI_04_BID;
  wire AXI_04_BREADY;
  wire [1:0]AXI_04_BRESP;
  wire AXI_04_BVALID;
  wire [255:0]AXI_04_RDATA;
  wire [31:0]AXI_04_RDATA_PARITY;
  wire [5:0]AXI_04_RID;
  wire AXI_04_RLAST;
  wire AXI_04_RREADY;
  wire [1:0]AXI_04_RRESP;
  wire AXI_04_RVALID;
  wire [255:0]AXI_04_WDATA;
  wire [31:0]AXI_04_WDATA_PARITY;
  wire AXI_04_WLAST;
  wire AXI_04_WREADY;
  wire [31:0]AXI_04_WSTRB;
  wire AXI_04_WVALID;
  wire AXI_05_ACLK;
  wire [32:0]AXI_05_ARADDR;
  wire [1:0]AXI_05_ARBURST;
  wire AXI_05_ARESET_N;
  wire [5:0]AXI_05_ARID;
  wire [3:0]AXI_05_ARLEN;
  wire AXI_05_ARREADY;
  wire [2:0]AXI_05_ARSIZE;
  wire AXI_05_ARVALID;
  wire [32:0]AXI_05_AWADDR;
  wire [1:0]AXI_05_AWBURST;
  wire [5:0]AXI_05_AWID;
  wire [3:0]AXI_05_AWLEN;
  wire AXI_05_AWREADY;
  wire [2:0]AXI_05_AWSIZE;
  wire AXI_05_AWVALID;
  wire [5:0]AXI_05_BID;
  wire AXI_05_BREADY;
  wire [1:0]AXI_05_BRESP;
  wire AXI_05_BVALID;
  wire [255:0]AXI_05_RDATA;
  wire [31:0]AXI_05_RDATA_PARITY;
  wire [5:0]AXI_05_RID;
  wire AXI_05_RLAST;
  wire AXI_05_RREADY;
  wire [1:0]AXI_05_RRESP;
  wire AXI_05_RVALID;
  wire [255:0]AXI_05_WDATA;
  wire [31:0]AXI_05_WDATA_PARITY;
  wire AXI_05_WLAST;
  wire AXI_05_WREADY;
  wire [31:0]AXI_05_WSTRB;
  wire AXI_05_WVALID;
  wire AXI_06_ACLK;
  wire [32:0]AXI_06_ARADDR;
  wire [1:0]AXI_06_ARBURST;
  wire AXI_06_ARESET_N;
  wire [5:0]AXI_06_ARID;
  wire [3:0]AXI_06_ARLEN;
  wire AXI_06_ARREADY;
  wire [2:0]AXI_06_ARSIZE;
  wire AXI_06_ARVALID;
  wire [32:0]AXI_06_AWADDR;
  wire [1:0]AXI_06_AWBURST;
  wire [5:0]AXI_06_AWID;
  wire [3:0]AXI_06_AWLEN;
  wire AXI_06_AWREADY;
  wire [2:0]AXI_06_AWSIZE;
  wire AXI_06_AWVALID;
  wire [5:0]AXI_06_BID;
  wire AXI_06_BREADY;
  wire [1:0]AXI_06_BRESP;
  wire AXI_06_BVALID;
  wire [255:0]AXI_06_RDATA;
  wire [31:0]AXI_06_RDATA_PARITY;
  wire [5:0]AXI_06_RID;
  wire AXI_06_RLAST;
  wire AXI_06_RREADY;
  wire [1:0]AXI_06_RRESP;
  wire AXI_06_RVALID;
  wire [255:0]AXI_06_WDATA;
  wire [31:0]AXI_06_WDATA_PARITY;
  wire AXI_06_WLAST;
  wire AXI_06_WREADY;
  wire [31:0]AXI_06_WSTRB;
  wire AXI_06_WVALID;
  wire AXI_07_ACLK;
  wire [32:0]AXI_07_ARADDR;
  wire [1:0]AXI_07_ARBURST;
  wire AXI_07_ARESET_N;
  wire [5:0]AXI_07_ARID;
  wire [3:0]AXI_07_ARLEN;
  wire AXI_07_ARREADY;
  wire [2:0]AXI_07_ARSIZE;
  wire AXI_07_ARVALID;
  wire [32:0]AXI_07_AWADDR;
  wire [1:0]AXI_07_AWBURST;
  wire [5:0]AXI_07_AWID;
  wire [3:0]AXI_07_AWLEN;
  wire AXI_07_AWREADY;
  wire [2:0]AXI_07_AWSIZE;
  wire AXI_07_AWVALID;
  wire [5:0]AXI_07_BID;
  wire AXI_07_BREADY;
  wire [1:0]AXI_07_BRESP;
  wire AXI_07_BVALID;
  wire [255:0]AXI_07_RDATA;
  wire [31:0]AXI_07_RDATA_PARITY;
  wire [5:0]AXI_07_RID;
  wire AXI_07_RLAST;
  wire AXI_07_RREADY;
  wire [1:0]AXI_07_RRESP;
  wire AXI_07_RVALID;
  wire [255:0]AXI_07_WDATA;
  wire [31:0]AXI_07_WDATA_PARITY;
  wire AXI_07_WLAST;
  wire AXI_07_WREADY;
  wire [31:0]AXI_07_WSTRB;
  wire AXI_07_WVALID;
  wire AXI_08_ACLK;
  wire [32:0]AXI_08_ARADDR;
  wire [1:0]AXI_08_ARBURST;
  wire AXI_08_ARESET_N;
  wire [5:0]AXI_08_ARID;
  wire [3:0]AXI_08_ARLEN;
  wire AXI_08_ARREADY;
  wire [2:0]AXI_08_ARSIZE;
  wire AXI_08_ARVALID;
  wire [32:0]AXI_08_AWADDR;
  wire [1:0]AXI_08_AWBURST;
  wire [5:0]AXI_08_AWID;
  wire [3:0]AXI_08_AWLEN;
  wire AXI_08_AWREADY;
  wire [2:0]AXI_08_AWSIZE;
  wire AXI_08_AWVALID;
  wire [5:0]AXI_08_BID;
  wire AXI_08_BREADY;
  wire [1:0]AXI_08_BRESP;
  wire AXI_08_BVALID;
  wire [255:0]AXI_08_RDATA;
  wire [31:0]AXI_08_RDATA_PARITY;
  wire [5:0]AXI_08_RID;
  wire AXI_08_RLAST;
  wire AXI_08_RREADY;
  wire [1:0]AXI_08_RRESP;
  wire AXI_08_RVALID;
  wire [255:0]AXI_08_WDATA;
  wire [31:0]AXI_08_WDATA_PARITY;
  wire AXI_08_WLAST;
  wire AXI_08_WREADY;
  wire [31:0]AXI_08_WSTRB;
  wire AXI_08_WVALID;
  wire AXI_09_ACLK;
  wire [32:0]AXI_09_ARADDR;
  wire [1:0]AXI_09_ARBURST;
  wire AXI_09_ARESET_N;
  wire [5:0]AXI_09_ARID;
  wire [3:0]AXI_09_ARLEN;
  wire AXI_09_ARREADY;
  wire [2:0]AXI_09_ARSIZE;
  wire AXI_09_ARVALID;
  wire [32:0]AXI_09_AWADDR;
  wire [1:0]AXI_09_AWBURST;
  wire [5:0]AXI_09_AWID;
  wire [3:0]AXI_09_AWLEN;
  wire AXI_09_AWREADY;
  wire [2:0]AXI_09_AWSIZE;
  wire AXI_09_AWVALID;
  wire [5:0]AXI_09_BID;
  wire AXI_09_BREADY;
  wire [1:0]AXI_09_BRESP;
  wire AXI_09_BVALID;
  wire [255:0]AXI_09_RDATA;
  wire [31:0]AXI_09_RDATA_PARITY;
  wire [5:0]AXI_09_RID;
  wire AXI_09_RLAST;
  wire AXI_09_RREADY;
  wire [1:0]AXI_09_RRESP;
  wire AXI_09_RVALID;
  wire [255:0]AXI_09_WDATA;
  wire [31:0]AXI_09_WDATA_PARITY;
  wire AXI_09_WLAST;
  wire AXI_09_WREADY;
  wire [31:0]AXI_09_WSTRB;
  wire AXI_09_WVALID;
  wire AXI_10_ACLK;
  wire [32:0]AXI_10_ARADDR;
  wire [1:0]AXI_10_ARBURST;
  wire AXI_10_ARESET_N;
  wire [5:0]AXI_10_ARID;
  wire [3:0]AXI_10_ARLEN;
  wire AXI_10_ARREADY;
  wire [2:0]AXI_10_ARSIZE;
  wire AXI_10_ARVALID;
  wire [32:0]AXI_10_AWADDR;
  wire [1:0]AXI_10_AWBURST;
  wire [5:0]AXI_10_AWID;
  wire [3:0]AXI_10_AWLEN;
  wire AXI_10_AWREADY;
  wire [2:0]AXI_10_AWSIZE;
  wire AXI_10_AWVALID;
  wire [5:0]AXI_10_BID;
  wire AXI_10_BREADY;
  wire [1:0]AXI_10_BRESP;
  wire AXI_10_BVALID;
  wire [255:0]AXI_10_RDATA;
  wire [31:0]AXI_10_RDATA_PARITY;
  wire [5:0]AXI_10_RID;
  wire AXI_10_RLAST;
  wire AXI_10_RREADY;
  wire [1:0]AXI_10_RRESP;
  wire AXI_10_RVALID;
  wire [255:0]AXI_10_WDATA;
  wire [31:0]AXI_10_WDATA_PARITY;
  wire AXI_10_WLAST;
  wire AXI_10_WREADY;
  wire [31:0]AXI_10_WSTRB;
  wire AXI_10_WVALID;
  wire AXI_11_ACLK;
  wire [32:0]AXI_11_ARADDR;
  wire [1:0]AXI_11_ARBURST;
  wire AXI_11_ARESET_N;
  wire [5:0]AXI_11_ARID;
  wire [3:0]AXI_11_ARLEN;
  wire AXI_11_ARREADY;
  wire [2:0]AXI_11_ARSIZE;
  wire AXI_11_ARVALID;
  wire [32:0]AXI_11_AWADDR;
  wire [1:0]AXI_11_AWBURST;
  wire [5:0]AXI_11_AWID;
  wire [3:0]AXI_11_AWLEN;
  wire AXI_11_AWREADY;
  wire [2:0]AXI_11_AWSIZE;
  wire AXI_11_AWVALID;
  wire [5:0]AXI_11_BID;
  wire AXI_11_BREADY;
  wire [1:0]AXI_11_BRESP;
  wire AXI_11_BVALID;
  wire [255:0]AXI_11_RDATA;
  wire [31:0]AXI_11_RDATA_PARITY;
  wire [5:0]AXI_11_RID;
  wire AXI_11_RLAST;
  wire AXI_11_RREADY;
  wire [1:0]AXI_11_RRESP;
  wire AXI_11_RVALID;
  wire [255:0]AXI_11_WDATA;
  wire [31:0]AXI_11_WDATA_PARITY;
  wire AXI_11_WLAST;
  wire AXI_11_WREADY;
  wire [31:0]AXI_11_WSTRB;
  wire AXI_11_WVALID;
  wire AXI_12_ACLK;
  wire [32:0]AXI_12_ARADDR;
  wire [1:0]AXI_12_ARBURST;
  wire AXI_12_ARESET_N;
  wire [5:0]AXI_12_ARID;
  wire [3:0]AXI_12_ARLEN;
  wire AXI_12_ARREADY;
  wire [2:0]AXI_12_ARSIZE;
  wire AXI_12_ARVALID;
  wire [32:0]AXI_12_AWADDR;
  wire [1:0]AXI_12_AWBURST;
  wire [5:0]AXI_12_AWID;
  wire [3:0]AXI_12_AWLEN;
  wire AXI_12_AWREADY;
  wire [2:0]AXI_12_AWSIZE;
  wire AXI_12_AWVALID;
  wire [5:0]AXI_12_BID;
  wire AXI_12_BREADY;
  wire [1:0]AXI_12_BRESP;
  wire AXI_12_BVALID;
  wire [255:0]AXI_12_RDATA;
  wire [31:0]AXI_12_RDATA_PARITY;
  wire [5:0]AXI_12_RID;
  wire AXI_12_RLAST;
  wire AXI_12_RREADY;
  wire [1:0]AXI_12_RRESP;
  wire AXI_12_RVALID;
  wire [255:0]AXI_12_WDATA;
  wire [31:0]AXI_12_WDATA_PARITY;
  wire AXI_12_WLAST;
  wire AXI_12_WREADY;
  wire [31:0]AXI_12_WSTRB;
  wire AXI_12_WVALID;
  wire AXI_13_ACLK;
  wire [32:0]AXI_13_ARADDR;
  wire [1:0]AXI_13_ARBURST;
  wire AXI_13_ARESET_N;
  wire [5:0]AXI_13_ARID;
  wire [3:0]AXI_13_ARLEN;
  wire AXI_13_ARREADY;
  wire [2:0]AXI_13_ARSIZE;
  wire AXI_13_ARVALID;
  wire [32:0]AXI_13_AWADDR;
  wire [1:0]AXI_13_AWBURST;
  wire [5:0]AXI_13_AWID;
  wire [3:0]AXI_13_AWLEN;
  wire AXI_13_AWREADY;
  wire [2:0]AXI_13_AWSIZE;
  wire AXI_13_AWVALID;
  wire [5:0]AXI_13_BID;
  wire AXI_13_BREADY;
  wire [1:0]AXI_13_BRESP;
  wire AXI_13_BVALID;
  wire [255:0]AXI_13_RDATA;
  wire [31:0]AXI_13_RDATA_PARITY;
  wire [5:0]AXI_13_RID;
  wire AXI_13_RLAST;
  wire AXI_13_RREADY;
  wire [1:0]AXI_13_RRESP;
  wire AXI_13_RVALID;
  wire [255:0]AXI_13_WDATA;
  wire [31:0]AXI_13_WDATA_PARITY;
  wire AXI_13_WLAST;
  wire AXI_13_WREADY;
  wire [31:0]AXI_13_WSTRB;
  wire AXI_13_WVALID;
  wire AXI_14_ACLK;
  wire [32:0]AXI_14_ARADDR;
  wire [1:0]AXI_14_ARBURST;
  wire AXI_14_ARESET_N;
  wire [5:0]AXI_14_ARID;
  wire [3:0]AXI_14_ARLEN;
  wire AXI_14_ARREADY;
  wire [2:0]AXI_14_ARSIZE;
  wire AXI_14_ARVALID;
  wire [32:0]AXI_14_AWADDR;
  wire [1:0]AXI_14_AWBURST;
  wire [5:0]AXI_14_AWID;
  wire [3:0]AXI_14_AWLEN;
  wire AXI_14_AWREADY;
  wire [2:0]AXI_14_AWSIZE;
  wire AXI_14_AWVALID;
  wire [5:0]AXI_14_BID;
  wire AXI_14_BREADY;
  wire [1:0]AXI_14_BRESP;
  wire AXI_14_BVALID;
  wire [255:0]AXI_14_RDATA;
  wire [31:0]AXI_14_RDATA_PARITY;
  wire [5:0]AXI_14_RID;
  wire AXI_14_RLAST;
  wire AXI_14_RREADY;
  wire [1:0]AXI_14_RRESP;
  wire AXI_14_RVALID;
  wire [255:0]AXI_14_WDATA;
  wire [31:0]AXI_14_WDATA_PARITY;
  wire AXI_14_WLAST;
  wire AXI_14_WREADY;
  wire [31:0]AXI_14_WSTRB;
  wire AXI_14_WVALID;
  wire AXI_15_ACLK;
  wire [32:0]AXI_15_ARADDR;
  wire [1:0]AXI_15_ARBURST;
  wire AXI_15_ARESET_N;
  wire [5:0]AXI_15_ARID;
  wire [3:0]AXI_15_ARLEN;
  wire AXI_15_ARREADY;
  wire [2:0]AXI_15_ARSIZE;
  wire AXI_15_ARVALID;
  wire [32:0]AXI_15_AWADDR;
  wire [1:0]AXI_15_AWBURST;
  wire [5:0]AXI_15_AWID;
  wire [3:0]AXI_15_AWLEN;
  wire AXI_15_AWREADY;
  wire [2:0]AXI_15_AWSIZE;
  wire AXI_15_AWVALID;
  wire [5:0]AXI_15_BID;
  wire AXI_15_BREADY;
  wire [1:0]AXI_15_BRESP;
  wire AXI_15_BVALID;
  wire [255:0]AXI_15_RDATA;
  wire [31:0]AXI_15_RDATA_PARITY;
  wire [5:0]AXI_15_RID;
  wire AXI_15_RLAST;
  wire AXI_15_RREADY;
  wire [1:0]AXI_15_RRESP;
  wire AXI_15_RVALID;
  wire [255:0]AXI_15_WDATA;
  wire [31:0]AXI_15_WDATA_PARITY;
  wire AXI_15_WLAST;
  wire AXI_15_WREADY;
  wire [31:0]AXI_15_WSTRB;
  wire AXI_15_WVALID;
  wire AXI_16_ACLK;
  wire [32:0]AXI_16_ARADDR;
  wire [1:0]AXI_16_ARBURST;
  wire AXI_16_ARESET_N;
  wire [5:0]AXI_16_ARID;
  wire [3:0]AXI_16_ARLEN;
  wire AXI_16_ARREADY;
  wire [2:0]AXI_16_ARSIZE;
  wire AXI_16_ARVALID;
  wire [32:0]AXI_16_AWADDR;
  wire [1:0]AXI_16_AWBURST;
  wire [5:0]AXI_16_AWID;
  wire [3:0]AXI_16_AWLEN;
  wire AXI_16_AWREADY;
  wire [2:0]AXI_16_AWSIZE;
  wire AXI_16_AWVALID;
  wire [5:0]AXI_16_BID;
  wire AXI_16_BREADY;
  wire [1:0]AXI_16_BRESP;
  wire AXI_16_BVALID;
  wire [255:0]AXI_16_RDATA;
  wire [31:0]AXI_16_RDATA_PARITY;
  wire [5:0]AXI_16_RID;
  wire AXI_16_RLAST;
  wire AXI_16_RREADY;
  wire [1:0]AXI_16_RRESP;
  wire AXI_16_RVALID;
  wire [255:0]AXI_16_WDATA;
  wire [31:0]AXI_16_WDATA_PARITY;
  wire AXI_16_WLAST;
  wire AXI_16_WREADY;
  wire [31:0]AXI_16_WSTRB;
  wire AXI_16_WVALID;
  wire AXI_17_ACLK;
  wire [32:0]AXI_17_ARADDR;
  wire [1:0]AXI_17_ARBURST;
  wire AXI_17_ARESET_N;
  wire [5:0]AXI_17_ARID;
  wire [3:0]AXI_17_ARLEN;
  wire AXI_17_ARREADY;
  wire [2:0]AXI_17_ARSIZE;
  wire AXI_17_ARVALID;
  wire [32:0]AXI_17_AWADDR;
  wire [1:0]AXI_17_AWBURST;
  wire [5:0]AXI_17_AWID;
  wire [3:0]AXI_17_AWLEN;
  wire AXI_17_AWREADY;
  wire [2:0]AXI_17_AWSIZE;
  wire AXI_17_AWVALID;
  wire [5:0]AXI_17_BID;
  wire AXI_17_BREADY;
  wire [1:0]AXI_17_BRESP;
  wire AXI_17_BVALID;
  wire [255:0]AXI_17_RDATA;
  wire [31:0]AXI_17_RDATA_PARITY;
  wire [5:0]AXI_17_RID;
  wire AXI_17_RLAST;
  wire AXI_17_RREADY;
  wire [1:0]AXI_17_RRESP;
  wire AXI_17_RVALID;
  wire [255:0]AXI_17_WDATA;
  wire [31:0]AXI_17_WDATA_PARITY;
  wire AXI_17_WLAST;
  wire AXI_17_WREADY;
  wire [31:0]AXI_17_WSTRB;
  wire AXI_17_WVALID;
  wire AXI_18_ACLK;
  wire [32:0]AXI_18_ARADDR;
  wire [1:0]AXI_18_ARBURST;
  wire AXI_18_ARESET_N;
  wire [5:0]AXI_18_ARID;
  wire [3:0]AXI_18_ARLEN;
  wire AXI_18_ARREADY;
  wire [2:0]AXI_18_ARSIZE;
  wire AXI_18_ARVALID;
  wire [32:0]AXI_18_AWADDR;
  wire [1:0]AXI_18_AWBURST;
  wire [5:0]AXI_18_AWID;
  wire [3:0]AXI_18_AWLEN;
  wire AXI_18_AWREADY;
  wire [2:0]AXI_18_AWSIZE;
  wire AXI_18_AWVALID;
  wire [5:0]AXI_18_BID;
  wire AXI_18_BREADY;
  wire [1:0]AXI_18_BRESP;
  wire AXI_18_BVALID;
  wire [255:0]AXI_18_RDATA;
  wire [31:0]AXI_18_RDATA_PARITY;
  wire [5:0]AXI_18_RID;
  wire AXI_18_RLAST;
  wire AXI_18_RREADY;
  wire [1:0]AXI_18_RRESP;
  wire AXI_18_RVALID;
  wire [255:0]AXI_18_WDATA;
  wire [31:0]AXI_18_WDATA_PARITY;
  wire AXI_18_WLAST;
  wire AXI_18_WREADY;
  wire [31:0]AXI_18_WSTRB;
  wire AXI_18_WVALID;
  wire AXI_19_ACLK;
  wire [32:0]AXI_19_ARADDR;
  wire [1:0]AXI_19_ARBURST;
  wire AXI_19_ARESET_N;
  wire [5:0]AXI_19_ARID;
  wire [3:0]AXI_19_ARLEN;
  wire AXI_19_ARREADY;
  wire [2:0]AXI_19_ARSIZE;
  wire AXI_19_ARVALID;
  wire [32:0]AXI_19_AWADDR;
  wire [1:0]AXI_19_AWBURST;
  wire [5:0]AXI_19_AWID;
  wire [3:0]AXI_19_AWLEN;
  wire AXI_19_AWREADY;
  wire [2:0]AXI_19_AWSIZE;
  wire AXI_19_AWVALID;
  wire [5:0]AXI_19_BID;
  wire AXI_19_BREADY;
  wire [1:0]AXI_19_BRESP;
  wire AXI_19_BVALID;
  wire [255:0]AXI_19_RDATA;
  wire [31:0]AXI_19_RDATA_PARITY;
  wire [5:0]AXI_19_RID;
  wire AXI_19_RLAST;
  wire AXI_19_RREADY;
  wire [1:0]AXI_19_RRESP;
  wire AXI_19_RVALID;
  wire [255:0]AXI_19_WDATA;
  wire [31:0]AXI_19_WDATA_PARITY;
  wire AXI_19_WLAST;
  wire AXI_19_WREADY;
  wire [31:0]AXI_19_WSTRB;
  wire AXI_19_WVALID;
  wire AXI_20_ACLK;
  wire [32:0]AXI_20_ARADDR;
  wire [1:0]AXI_20_ARBURST;
  wire AXI_20_ARESET_N;
  wire [5:0]AXI_20_ARID;
  wire [3:0]AXI_20_ARLEN;
  wire AXI_20_ARREADY;
  wire [2:0]AXI_20_ARSIZE;
  wire AXI_20_ARVALID;
  wire [32:0]AXI_20_AWADDR;
  wire [1:0]AXI_20_AWBURST;
  wire [5:0]AXI_20_AWID;
  wire [3:0]AXI_20_AWLEN;
  wire AXI_20_AWREADY;
  wire [2:0]AXI_20_AWSIZE;
  wire AXI_20_AWVALID;
  wire [5:0]AXI_20_BID;
  wire AXI_20_BREADY;
  wire [1:0]AXI_20_BRESP;
  wire AXI_20_BVALID;
  wire [255:0]AXI_20_RDATA;
  wire [31:0]AXI_20_RDATA_PARITY;
  wire [5:0]AXI_20_RID;
  wire AXI_20_RLAST;
  wire AXI_20_RREADY;
  wire [1:0]AXI_20_RRESP;
  wire AXI_20_RVALID;
  wire [255:0]AXI_20_WDATA;
  wire [31:0]AXI_20_WDATA_PARITY;
  wire AXI_20_WLAST;
  wire AXI_20_WREADY;
  wire [31:0]AXI_20_WSTRB;
  wire AXI_20_WVALID;
  wire AXI_21_ACLK;
  wire [32:0]AXI_21_ARADDR;
  wire [1:0]AXI_21_ARBURST;
  wire AXI_21_ARESET_N;
  wire [5:0]AXI_21_ARID;
  wire [3:0]AXI_21_ARLEN;
  wire AXI_21_ARREADY;
  wire [2:0]AXI_21_ARSIZE;
  wire AXI_21_ARVALID;
  wire [32:0]AXI_21_AWADDR;
  wire [1:0]AXI_21_AWBURST;
  wire [5:0]AXI_21_AWID;
  wire [3:0]AXI_21_AWLEN;
  wire AXI_21_AWREADY;
  wire [2:0]AXI_21_AWSIZE;
  wire AXI_21_AWVALID;
  wire [5:0]AXI_21_BID;
  wire AXI_21_BREADY;
  wire [1:0]AXI_21_BRESP;
  wire AXI_21_BVALID;
  wire [255:0]AXI_21_RDATA;
  wire [31:0]AXI_21_RDATA_PARITY;
  wire [5:0]AXI_21_RID;
  wire AXI_21_RLAST;
  wire AXI_21_RREADY;
  wire [1:0]AXI_21_RRESP;
  wire AXI_21_RVALID;
  wire [255:0]AXI_21_WDATA;
  wire [31:0]AXI_21_WDATA_PARITY;
  wire AXI_21_WLAST;
  wire AXI_21_WREADY;
  wire [31:0]AXI_21_WSTRB;
  wire AXI_21_WVALID;
  wire AXI_22_ACLK;
  wire [32:0]AXI_22_ARADDR;
  wire [1:0]AXI_22_ARBURST;
  wire AXI_22_ARESET_N;
  wire [5:0]AXI_22_ARID;
  wire [3:0]AXI_22_ARLEN;
  wire AXI_22_ARREADY;
  wire [2:0]AXI_22_ARSIZE;
  wire AXI_22_ARVALID;
  wire [32:0]AXI_22_AWADDR;
  wire [1:0]AXI_22_AWBURST;
  wire [5:0]AXI_22_AWID;
  wire [3:0]AXI_22_AWLEN;
  wire AXI_22_AWREADY;
  wire [2:0]AXI_22_AWSIZE;
  wire AXI_22_AWVALID;
  wire [5:0]AXI_22_BID;
  wire AXI_22_BREADY;
  wire [1:0]AXI_22_BRESP;
  wire AXI_22_BVALID;
  wire [255:0]AXI_22_RDATA;
  wire [31:0]AXI_22_RDATA_PARITY;
  wire [5:0]AXI_22_RID;
  wire AXI_22_RLAST;
  wire AXI_22_RREADY;
  wire [1:0]AXI_22_RRESP;
  wire AXI_22_RVALID;
  wire [255:0]AXI_22_WDATA;
  wire [31:0]AXI_22_WDATA_PARITY;
  wire AXI_22_WLAST;
  wire AXI_22_WREADY;
  wire [31:0]AXI_22_WSTRB;
  wire AXI_22_WVALID;
  wire AXI_23_ACLK;
  wire [32:0]AXI_23_ARADDR;
  wire [1:0]AXI_23_ARBURST;
  wire AXI_23_ARESET_N;
  wire [5:0]AXI_23_ARID;
  wire [3:0]AXI_23_ARLEN;
  wire AXI_23_ARREADY;
  wire [2:0]AXI_23_ARSIZE;
  wire AXI_23_ARVALID;
  wire [32:0]AXI_23_AWADDR;
  wire [1:0]AXI_23_AWBURST;
  wire [5:0]AXI_23_AWID;
  wire [3:0]AXI_23_AWLEN;
  wire AXI_23_AWREADY;
  wire [2:0]AXI_23_AWSIZE;
  wire AXI_23_AWVALID;
  wire [5:0]AXI_23_BID;
  wire AXI_23_BREADY;
  wire [1:0]AXI_23_BRESP;
  wire AXI_23_BVALID;
  wire [255:0]AXI_23_RDATA;
  wire [31:0]AXI_23_RDATA_PARITY;
  wire [5:0]AXI_23_RID;
  wire AXI_23_RLAST;
  wire AXI_23_RREADY;
  wire [1:0]AXI_23_RRESP;
  wire AXI_23_RVALID;
  wire [255:0]AXI_23_WDATA;
  wire [31:0]AXI_23_WDATA_PARITY;
  wire AXI_23_WLAST;
  wire AXI_23_WREADY;
  wire [31:0]AXI_23_WSTRB;
  wire AXI_23_WVALID;
  wire AXI_24_ACLK;
  wire [32:0]AXI_24_ARADDR;
  wire [1:0]AXI_24_ARBURST;
  wire AXI_24_ARESET_N;
  wire [5:0]AXI_24_ARID;
  wire [3:0]AXI_24_ARLEN;
  wire AXI_24_ARREADY;
  wire [2:0]AXI_24_ARSIZE;
  wire AXI_24_ARVALID;
  wire [32:0]AXI_24_AWADDR;
  wire [1:0]AXI_24_AWBURST;
  wire [5:0]AXI_24_AWID;
  wire [3:0]AXI_24_AWLEN;
  wire AXI_24_AWREADY;
  wire [2:0]AXI_24_AWSIZE;
  wire AXI_24_AWVALID;
  wire [5:0]AXI_24_BID;
  wire AXI_24_BREADY;
  wire [1:0]AXI_24_BRESP;
  wire AXI_24_BVALID;
  wire [255:0]AXI_24_RDATA;
  wire [31:0]AXI_24_RDATA_PARITY;
  wire [5:0]AXI_24_RID;
  wire AXI_24_RLAST;
  wire AXI_24_RREADY;
  wire [1:0]AXI_24_RRESP;
  wire AXI_24_RVALID;
  wire [255:0]AXI_24_WDATA;
  wire [31:0]AXI_24_WDATA_PARITY;
  wire AXI_24_WLAST;
  wire AXI_24_WREADY;
  wire [31:0]AXI_24_WSTRB;
  wire AXI_24_WVALID;
  wire AXI_25_ACLK;
  wire [32:0]AXI_25_ARADDR;
  wire [1:0]AXI_25_ARBURST;
  wire AXI_25_ARESET_N;
  wire [5:0]AXI_25_ARID;
  wire [3:0]AXI_25_ARLEN;
  wire AXI_25_ARREADY;
  wire [2:0]AXI_25_ARSIZE;
  wire AXI_25_ARVALID;
  wire [32:0]AXI_25_AWADDR;
  wire [1:0]AXI_25_AWBURST;
  wire [5:0]AXI_25_AWID;
  wire [3:0]AXI_25_AWLEN;
  wire AXI_25_AWREADY;
  wire [2:0]AXI_25_AWSIZE;
  wire AXI_25_AWVALID;
  wire [5:0]AXI_25_BID;
  wire AXI_25_BREADY;
  wire [1:0]AXI_25_BRESP;
  wire AXI_25_BVALID;
  wire [255:0]AXI_25_RDATA;
  wire [31:0]AXI_25_RDATA_PARITY;
  wire [5:0]AXI_25_RID;
  wire AXI_25_RLAST;
  wire AXI_25_RREADY;
  wire [1:0]AXI_25_RRESP;
  wire AXI_25_RVALID;
  wire [255:0]AXI_25_WDATA;
  wire [31:0]AXI_25_WDATA_PARITY;
  wire AXI_25_WLAST;
  wire AXI_25_WREADY;
  wire [31:0]AXI_25_WSTRB;
  wire AXI_25_WVALID;
  wire AXI_26_ACLK;
  wire [32:0]AXI_26_ARADDR;
  wire [1:0]AXI_26_ARBURST;
  wire AXI_26_ARESET_N;
  wire [5:0]AXI_26_ARID;
  wire [3:0]AXI_26_ARLEN;
  wire AXI_26_ARREADY;
  wire [2:0]AXI_26_ARSIZE;
  wire AXI_26_ARVALID;
  wire [32:0]AXI_26_AWADDR;
  wire [1:0]AXI_26_AWBURST;
  wire [5:0]AXI_26_AWID;
  wire [3:0]AXI_26_AWLEN;
  wire AXI_26_AWREADY;
  wire [2:0]AXI_26_AWSIZE;
  wire AXI_26_AWVALID;
  wire [5:0]AXI_26_BID;
  wire AXI_26_BREADY;
  wire [1:0]AXI_26_BRESP;
  wire AXI_26_BVALID;
  wire [255:0]AXI_26_RDATA;
  wire [31:0]AXI_26_RDATA_PARITY;
  wire [5:0]AXI_26_RID;
  wire AXI_26_RLAST;
  wire AXI_26_RREADY;
  wire [1:0]AXI_26_RRESP;
  wire AXI_26_RVALID;
  wire [255:0]AXI_26_WDATA;
  wire [31:0]AXI_26_WDATA_PARITY;
  wire AXI_26_WLAST;
  wire AXI_26_WREADY;
  wire [31:0]AXI_26_WSTRB;
  wire AXI_26_WVALID;
  wire AXI_27_ACLK;
  wire [32:0]AXI_27_ARADDR;
  wire [1:0]AXI_27_ARBURST;
  wire AXI_27_ARESET_N;
  wire [5:0]AXI_27_ARID;
  wire [3:0]AXI_27_ARLEN;
  wire AXI_27_ARREADY;
  wire [2:0]AXI_27_ARSIZE;
  wire AXI_27_ARVALID;
  wire [32:0]AXI_27_AWADDR;
  wire [1:0]AXI_27_AWBURST;
  wire [5:0]AXI_27_AWID;
  wire [3:0]AXI_27_AWLEN;
  wire AXI_27_AWREADY;
  wire [2:0]AXI_27_AWSIZE;
  wire AXI_27_AWVALID;
  wire [5:0]AXI_27_BID;
  wire AXI_27_BREADY;
  wire [1:0]AXI_27_BRESP;
  wire AXI_27_BVALID;
  wire [255:0]AXI_27_RDATA;
  wire [31:0]AXI_27_RDATA_PARITY;
  wire [5:0]AXI_27_RID;
  wire AXI_27_RLAST;
  wire AXI_27_RREADY;
  wire [1:0]AXI_27_RRESP;
  wire AXI_27_RVALID;
  wire [255:0]AXI_27_WDATA;
  wire [31:0]AXI_27_WDATA_PARITY;
  wire AXI_27_WLAST;
  wire AXI_27_WREADY;
  wire [31:0]AXI_27_WSTRB;
  wire AXI_27_WVALID;
  wire AXI_28_ACLK;
  wire [32:0]AXI_28_ARADDR;
  wire [1:0]AXI_28_ARBURST;
  wire AXI_28_ARESET_N;
  wire [5:0]AXI_28_ARID;
  wire [3:0]AXI_28_ARLEN;
  wire AXI_28_ARREADY;
  wire [2:0]AXI_28_ARSIZE;
  wire AXI_28_ARVALID;
  wire [32:0]AXI_28_AWADDR;
  wire [1:0]AXI_28_AWBURST;
  wire [5:0]AXI_28_AWID;
  wire [3:0]AXI_28_AWLEN;
  wire AXI_28_AWREADY;
  wire [2:0]AXI_28_AWSIZE;
  wire AXI_28_AWVALID;
  wire [5:0]AXI_28_BID;
  wire AXI_28_BREADY;
  wire [1:0]AXI_28_BRESP;
  wire AXI_28_BVALID;
  wire [255:0]AXI_28_RDATA;
  wire [31:0]AXI_28_RDATA_PARITY;
  wire [5:0]AXI_28_RID;
  wire AXI_28_RLAST;
  wire AXI_28_RREADY;
  wire [1:0]AXI_28_RRESP;
  wire AXI_28_RVALID;
  wire [255:0]AXI_28_WDATA;
  wire [31:0]AXI_28_WDATA_PARITY;
  wire AXI_28_WLAST;
  wire AXI_28_WREADY;
  wire [31:0]AXI_28_WSTRB;
  wire AXI_28_WVALID;
  wire AXI_29_ACLK;
  wire [32:0]AXI_29_ARADDR;
  wire [1:0]AXI_29_ARBURST;
  wire AXI_29_ARESET_N;
  wire [5:0]AXI_29_ARID;
  wire [3:0]AXI_29_ARLEN;
  wire AXI_29_ARREADY;
  wire [2:0]AXI_29_ARSIZE;
  wire AXI_29_ARVALID;
  wire [32:0]AXI_29_AWADDR;
  wire [1:0]AXI_29_AWBURST;
  wire [5:0]AXI_29_AWID;
  wire [3:0]AXI_29_AWLEN;
  wire AXI_29_AWREADY;
  wire [2:0]AXI_29_AWSIZE;
  wire AXI_29_AWVALID;
  wire [5:0]AXI_29_BID;
  wire AXI_29_BREADY;
  wire [1:0]AXI_29_BRESP;
  wire AXI_29_BVALID;
  wire [255:0]AXI_29_RDATA;
  wire [31:0]AXI_29_RDATA_PARITY;
  wire [5:0]AXI_29_RID;
  wire AXI_29_RLAST;
  wire AXI_29_RREADY;
  wire [1:0]AXI_29_RRESP;
  wire AXI_29_RVALID;
  wire [255:0]AXI_29_WDATA;
  wire [31:0]AXI_29_WDATA_PARITY;
  wire AXI_29_WLAST;
  wire AXI_29_WREADY;
  wire [31:0]AXI_29_WSTRB;
  wire AXI_29_WVALID;
  wire AXI_30_ACLK;
  wire [32:0]AXI_30_ARADDR;
  wire [1:0]AXI_30_ARBURST;
  wire AXI_30_ARESET_N;
  wire [5:0]AXI_30_ARID;
  wire [3:0]AXI_30_ARLEN;
  wire AXI_30_ARREADY;
  wire [2:0]AXI_30_ARSIZE;
  wire AXI_30_ARVALID;
  wire [32:0]AXI_30_AWADDR;
  wire [1:0]AXI_30_AWBURST;
  wire [5:0]AXI_30_AWID;
  wire [3:0]AXI_30_AWLEN;
  wire AXI_30_AWREADY;
  wire [2:0]AXI_30_AWSIZE;
  wire AXI_30_AWVALID;
  wire [5:0]AXI_30_BID;
  wire AXI_30_BREADY;
  wire [1:0]AXI_30_BRESP;
  wire AXI_30_BVALID;
  wire [255:0]AXI_30_RDATA;
  wire [31:0]AXI_30_RDATA_PARITY;
  wire [5:0]AXI_30_RID;
  wire AXI_30_RLAST;
  wire AXI_30_RREADY;
  wire [1:0]AXI_30_RRESP;
  wire AXI_30_RVALID;
  wire [255:0]AXI_30_WDATA;
  wire [31:0]AXI_30_WDATA_PARITY;
  wire AXI_30_WLAST;
  wire AXI_30_WREADY;
  wire [31:0]AXI_30_WSTRB;
  wire AXI_30_WVALID;
  wire [32:0]AXI_31_ARADDR;
  wire [1:0]AXI_31_ARBURST;
  wire [5:0]AXI_31_ARID;
  wire [3:0]AXI_31_ARLEN;
  wire AXI_31_ARREADY;
  wire [2:0]AXI_31_ARSIZE;
  wire AXI_31_ARVALID;
  wire [32:0]AXI_31_AWADDR;
  wire [1:0]AXI_31_AWBURST;
  wire [5:0]AXI_31_AWID;
  wire [3:0]AXI_31_AWLEN;
  wire AXI_31_AWREADY;
  wire [2:0]AXI_31_AWSIZE;
  wire AXI_31_AWVALID;
  wire [5:0]AXI_31_BID;
  wire AXI_31_BREADY;
  wire [1:0]AXI_31_BRESP;
  wire AXI_31_BVALID;
  wire [255:0]AXI_31_RDATA;
  wire [31:0]AXI_31_RDATA_PARITY;
  wire [5:0]AXI_31_RID;
  wire AXI_31_RLAST;
  wire AXI_31_RREADY;
  wire [1:0]AXI_31_RRESP;
  wire AXI_31_RVALID;
  wire [255:0]AXI_31_WDATA;
  wire [31:0]AXI_31_WDATA_PARITY;
  wire AXI_31_WLAST;
  wire AXI_31_WREADY;
  wire [31:0]AXI_31_WSTRB;
  wire AXI_31_WVALID;
  wire DRAM_0_STAT_CATTRIP;
  wire [6:0]DRAM_0_STAT_TEMP;
  wire DRAM_1_STAT_CATTRIP;
  wire HBM_REF_CLK_0;
  wire HBM_REF_CLK_1;
  wire TEMP_STATUS_ST02;
  wire TEMP_STATUS_ST020_in;
  wire TEMP_STATUS_ST02_carry_n_5;
  wire TEMP_STATUS_ST02_carry_n_6;
  wire TEMP_STATUS_ST02_carry_n_7;
  wire \TEMP_STATUS_ST02_inferred__0/i__carry_n_5 ;
  wire \TEMP_STATUS_ST02_inferred__0/i__carry_n_6 ;
  wire \TEMP_STATUS_ST02_inferred__0/i__carry_n_7 ;
  wire \TWO_STACK_HBM.gen_apb_wr_rd_0 ;
  wire \TWO_STACK_HBM.gen_apb_wr_rd_1 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_32 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_33 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_59 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_60 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_68 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_69 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_70 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_71 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_72 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_73 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_74 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_75 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_76 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_0_n_77 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_32 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_33 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_59 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_60 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_68 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_69 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_70 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_71 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_72 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_73 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_74 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_75 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_76 ;
  wire \TWO_STACK_HBM.hbm_apb_arbiter_1_n_77 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_0_n_1 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_0_n_10 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_0_n_11 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_0_n_12 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_0_n_13 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_0_n_14 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_0_n_15 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_0_n_17 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_0_n_18 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_0_n_19 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_0_n_9 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_1_n_1 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_1_n_10 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_1_n_11 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_1_n_12 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_1_n_13 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_1_n_14 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_1_n_15 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_1_n_17 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_1_n_18 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_1_n_19 ;
  wire \TWO_STACK_HBM.hbm_apb_mst_1_n_9 ;
  wire \TWO_STACK_HBM.hbm_data_fetch_0_n_0 ;
  wire \TWO_STACK_HBM.hbm_data_fetch_0_n_18 ;
  wire \TWO_STACK_HBM.hbm_data_fetch_0_n_19 ;
  wire \TWO_STACK_HBM.hbm_data_fetch_1_n_0 ;
  wire \TWO_STACK_HBM.hbm_data_fetch_1_n_18 ;
  wire \TWO_STACK_HBM.hbm_data_fetch_1_n_19 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1000 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1001 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1002 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1003 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1004 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1005 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1006 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1007 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1008 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1009 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1010 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1011 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1012 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1013 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1014 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1015 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1016 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1017 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1018 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1019 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1020 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1021 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1022 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1023 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1024 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1025 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1026 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1027 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1028 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1029 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1030 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1031 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1032 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1033 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1034 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1035 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1036 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1037 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1038 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1039 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1040 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1041 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1042 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1043 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1044 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1045 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1046 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1047 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1048 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1049 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1050 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1051 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1052 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1053 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1054 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1055 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1056 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1057 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10578 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10579 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1058 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10580 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10581 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10582 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10583 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1059 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_106 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1060 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10608 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10609 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1061 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10610 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10611 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10612 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10613 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1062 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1063 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10638 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10639 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1064 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10640 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10641 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10642 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10643 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1065 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1066 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10668 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10669 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1067 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10670 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10671 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10672 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10673 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1068 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1069 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10698 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10699 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_107 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1070 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10700 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10701 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10702 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10703 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1071 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1072 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10728 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10729 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1073 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10730 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10731 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10732 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10733 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1074 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1075 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10758 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10759 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1076 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10760 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10761 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10762 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10763 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1077 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1078 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10788 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10789 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1079 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10790 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10791 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10792 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10793 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_108 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1080 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1081 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10818 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10819 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1082 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10820 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10821 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10822 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10823 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1083 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1084 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10848 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10849 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1085 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10850 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10851 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10852 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10853 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1086 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1087 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10878 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10879 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1088 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10880 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10881 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10882 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10883 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1089 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_109 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1090 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10908 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10909 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1091 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10910 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10911 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10912 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10913 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1092 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1093 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10938 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10939 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1094 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10940 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10941 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10942 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10943 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1095 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1096 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10968 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10969 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1097 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10970 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10971 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10972 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10973 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1098 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1099 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10998 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_10999 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_110 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1100 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11000 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11001 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11002 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11003 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1101 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1102 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11028 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11029 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1103 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11030 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11031 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11032 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11033 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1104 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1105 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11052 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11053 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11054 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11055 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11056 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11057 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11058 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11059 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1106 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11060 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11061 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11062 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11063 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11064 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11065 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11066 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11067 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11068 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11069 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1107 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11070 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11071 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11072 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11073 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11074 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11075 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11076 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11077 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11078 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11079 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1108 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11080 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11081 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11082 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11083 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11084 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11085 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11086 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11087 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11088 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11089 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1109 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11090 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11091 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11092 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11093 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11094 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11095 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11096 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11097 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11098 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11099 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1110 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11100 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11101 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11102 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11103 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11104 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11105 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11106 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11107 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11108 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11109 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1111 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11110 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11111 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11112 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11113 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11114 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11115 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11116 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11117 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11118 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11119 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1112 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11120 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11121 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11122 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11123 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11124 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11125 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11126 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11127 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11128 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11129 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1113 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11130 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11131 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11132 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11133 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11134 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11135 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11136 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11137 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11138 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11139 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1114 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11140 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11141 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11142 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11143 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11144 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11145 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11146 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11147 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11148 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11149 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1115 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11150 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11151 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11152 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11153 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11154 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11155 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11156 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11157 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11158 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11159 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1116 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11160 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11161 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11162 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11163 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11164 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11165 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11166 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11167 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11168 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11169 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1117 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11170 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11171 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11172 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11173 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11174 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11175 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11176 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11177 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11178 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11179 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1118 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11180 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11181 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11182 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11183 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11184 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11185 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11186 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11187 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11188 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11189 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1119 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11190 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11191 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11192 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11193 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11194 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11195 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11196 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11197 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11198 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11199 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1120 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11200 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11201 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11202 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11203 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11204 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11205 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11206 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11207 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11208 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11209 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1121 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11210 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11211 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11212 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11213 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11214 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11215 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11216 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11217 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11218 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11219 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1122 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11220 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11221 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11222 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11223 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11224 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11225 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11226 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11227 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11228 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11229 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1123 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11230 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11231 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11232 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11233 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11234 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11235 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11236 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11237 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11238 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11239 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1124 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11240 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11241 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11242 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11243 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11244 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11245 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11246 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11247 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11248 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11249 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1125 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11250 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11251 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11252 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11253 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11254 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11255 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11256 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11257 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11258 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11259 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1126 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11260 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11261 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11262 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11263 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11264 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11265 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11266 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11267 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11268 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11269 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1127 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11270 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11271 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11272 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11273 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11274 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11275 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11276 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11277 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11278 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11279 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1128 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11280 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11281 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11282 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11283 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11284 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11285 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11286 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11287 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11288 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11289 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1129 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11290 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11291 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11292 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11293 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11294 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11295 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11296 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11297 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11298 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11299 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1130 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11300 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11301 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11302 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11303 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11304 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11305 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11306 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11307 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11308 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11309 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1131 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11310 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11311 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11312 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11313 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11314 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11315 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11316 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11317 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11318 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11319 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1132 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11320 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11321 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11322 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11323 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11324 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11325 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11326 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11327 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11328 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11329 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1133 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11330 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11331 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11332 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11333 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11334 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11335 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11336 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11337 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11338 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11339 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1134 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11340 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11341 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11342 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11343 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11344 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11345 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11346 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11347 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11348 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11349 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1135 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11350 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11351 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11352 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11353 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11354 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11355 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11356 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11357 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11358 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11359 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1136 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11360 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11361 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11362 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11363 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11364 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11365 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11366 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11367 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11368 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11369 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1137 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11370 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11371 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11372 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11373 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11374 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11375 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11376 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11377 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11378 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11379 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1138 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11380 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11381 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11382 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11383 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11384 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11385 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11386 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11387 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11388 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11389 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1139 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11390 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11391 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11392 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11393 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11394 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11395 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11396 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11397 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11398 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11399 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1140 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11400 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11401 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11402 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11403 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11404 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11405 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11406 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11407 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11408 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11409 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1141 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11410 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11411 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11412 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11413 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11414 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11415 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11416 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11417 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11418 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11419 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1142 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11420 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11421 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11422 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11423 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11424 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11425 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11426 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11427 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11428 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11429 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1143 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11430 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11431 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11432 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11433 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11434 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11435 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11436 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11437 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11438 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11439 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1144 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11440 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11441 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11442 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11443 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11444 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11445 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11446 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11447 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11448 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11449 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1145 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11450 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11451 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11452 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11453 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11454 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11455 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11456 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11457 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11458 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11459 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1146 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11460 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11461 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11462 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11463 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11464 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11465 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11466 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11467 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11468 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11469 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1147 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11470 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11471 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11472 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11473 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11474 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11475 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11476 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11477 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11478 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11479 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1148 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11480 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11481 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11482 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11483 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11484 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11485 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11486 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11487 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11488 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11489 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1149 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11490 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11491 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11492 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11493 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11494 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11495 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11496 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11497 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11498 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11499 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1150 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11500 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11501 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11502 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11503 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11504 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11505 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11506 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11507 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11508 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11509 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1151 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11510 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11511 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11512 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11513 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11514 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11515 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11516 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11517 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11518 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11519 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1152 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11520 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11521 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11522 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11523 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11524 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11525 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11526 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11527 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11528 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11529 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1153 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11530 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11531 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11532 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11533 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11534 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11535 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11536 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11537 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11538 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11539 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1154 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11540 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11541 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11542 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11543 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11544 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11545 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11546 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11547 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11548 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11549 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1155 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11550 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11551 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11552 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11553 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11554 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11555 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11556 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11557 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11558 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11559 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1156 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11560 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11561 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11562 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11563 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11564 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11565 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11566 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11567 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11568 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11569 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1157 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11570 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11571 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11572 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11573 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11574 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11575 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11576 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11577 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11578 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11579 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1158 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11580 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11581 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11582 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11583 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11584 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11585 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11586 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11587 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11588 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11589 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1159 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11590 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11591 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11592 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11593 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11594 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11595 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11596 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11597 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11598 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11599 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1160 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11600 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11601 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11602 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11603 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11604 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11605 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11606 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11607 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11608 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11609 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1161 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11610 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11611 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11612 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11613 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11614 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11615 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11616 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11617 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11618 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11619 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1162 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11620 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11621 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11622 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11623 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11624 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11625 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11626 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11627 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11628 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11629 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1163 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11630 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11631 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11632 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11633 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11634 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11635 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11636 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11637 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11638 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11639 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1164 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11640 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11641 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11642 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11643 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11644 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11645 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11646 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11647 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11648 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11649 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1165 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11650 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11651 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11652 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11653 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11654 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11655 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11656 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11657 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11658 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11659 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1166 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11660 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11661 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11662 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11663 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11664 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11665 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11666 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11667 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11668 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11669 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1167 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11670 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11671 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11672 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11673 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11674 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11675 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11676 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11677 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11678 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11679 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1168 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11680 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11681 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11682 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11683 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11684 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11685 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11686 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11687 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11688 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11689 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1169 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11690 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_11691 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_117 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1170 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1171 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1172 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1173 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1174 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1175 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1176 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1177 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1178 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1179 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_118 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1180 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1181 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1182 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1183 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1184 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1185 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1186 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1187 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1188 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1189 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_119 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1190 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1191 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1192 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1193 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1194 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1195 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1196 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1197 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1198 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1199 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_120 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1200 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1201 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1202 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1203 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1204 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1205 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1206 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1207 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1208 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1209 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_121 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1210 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1211 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1212 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1213 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1214 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1215 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1216 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1217 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1218 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1219 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1220 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1221 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1222 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1223 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1224 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1225 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1226 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1227 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1228 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1229 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1230 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1231 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1232 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1233 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1234 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1235 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1236 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1237 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1238 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1239 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1240 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1241 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1242 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1243 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1244 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1245 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1246 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1247 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1248 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1249 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1250 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1251 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1252 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1253 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1254 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1255 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1256 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1257 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1258 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1259 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1260 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1261 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1262 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1263 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1264 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1265 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1266 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1267 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1268 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1269 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1270 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1271 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1272 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1273 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1274 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1275 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1276 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1277 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1278 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1279 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_128 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1280 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1281 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1282 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1283 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1284 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_1285 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_129 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_130 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_131 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_132 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_139 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_140 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_141 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_142 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_143 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_150 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_151 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_152 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_153 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_154 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_161 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_162 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_163 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_164 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_165 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_172 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_173 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_174 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_175 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_176 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_18 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_183 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_184 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_185 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_186 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_187 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_19 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_194 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_195 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_196 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_197 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_198 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_20 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_205 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_206 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_207 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_208 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_209 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_21 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_216 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_217 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_218 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_219 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_22 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_220 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_227 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_228 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_229 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_230 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_231 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_238 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_239 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_240 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_241 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_242 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_249 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_250 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_251 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_252 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_253 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_260 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_261 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_262 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_263 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_264 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_271 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_272 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_273 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_274 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_275 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_282 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_283 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_284 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_285 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_286 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_29 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_293 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_294 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_295 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_296 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_297 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_30 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_304 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_305 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_306 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_307 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_308 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_31 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_315 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_316 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_317 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_318 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_319 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_32 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_326 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_327 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_328 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_329 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_33 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_330 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_337 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_338 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_339 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_340 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_341 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_348 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_349 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_350 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_351 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_352 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_360 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_361 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_362 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_363 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_368 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_369 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_370 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_371 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_376 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_377 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_378 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_379 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_384 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_385 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_386 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_387 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_392 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_393 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_394 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_395 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_40 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_400 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_401 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_402 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_403 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_408 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_409 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_41 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_410 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_411 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_416 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_417 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_418 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_419 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_42 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_424 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_425 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_426 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_427 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_43 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_432 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_433 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_434 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_435 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_44 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_440 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_441 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_442 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_443 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_448 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_449 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_450 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_451 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_456 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_457 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_458 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_459 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_464 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_465 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_466 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_467 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_472 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_473 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_474 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_475 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_480 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_481 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_482 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_483 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_488 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_489 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_490 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_491 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_496 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_497 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_498 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_499 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_504 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_505 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_506 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_507 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_51 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_512 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_513 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_514 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_515 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_52 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_520 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_521 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_522 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_523 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_528 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_529 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_53 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_530 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_531 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_536 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_537 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_538 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_539 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_54 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_544 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_545 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_546 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_547 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_55 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_552 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_553 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_554 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_555 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_560 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_561 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_562 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_563 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_568 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_569 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_570 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_571 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_576 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_577 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_578 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_579 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_584 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_585 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_586 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_587 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_592 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_593 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_594 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_595 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_600 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_601 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_602 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_603 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_608 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_609 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_610 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_611 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_614 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_615 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_616 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_617 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_618 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_619 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_62 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_620 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_621 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_622 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_623 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_624 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_625 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_626 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_627 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_628 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_629 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_63 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_630 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_631 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_632 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_633 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_634 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_635 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_636 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_637 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_638 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_639 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_64 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_640 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_641 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_642 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_643 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_644 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_645 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_646 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_647 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_648 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_649 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_65 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_650 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_651 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_652 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_653 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_654 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_655 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_656 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_657 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_658 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_659 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_66 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_660 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_661 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_662 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_663 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_664 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_665 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_666 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_667 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_668 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_669 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_670 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_671 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_672 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_673 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_674 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_675 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_676 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_677 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_678 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_679 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_680 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_681 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_682 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_683 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_684 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_685 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_686 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_687 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_688 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_689 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_690 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_691 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_692 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_693 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_694 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_695 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_696 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_697 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_698 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_699 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_7 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_700 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_701 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_702 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_703 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_704 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_705 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_706 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_707 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_708 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_709 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_710 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_711 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_712 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_713 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_714 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_715 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_716 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_717 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_718 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_719 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_720 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_721 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_722 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_723 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_724 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_725 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_726 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_727 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_728 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_729 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_73 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_730 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_731 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_732 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_733 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_734 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_735 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_736 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_737 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_738 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_739 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_74 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_740 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_741 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_742 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_743 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_744 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_745 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_746 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_747 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_748 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_749 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_75 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_750 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_751 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_752 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_753 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_754 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_755 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_756 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_757 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_758 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_759 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_76 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_760 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_761 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_762 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_763 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_764 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_765 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_766 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_767 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_768 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_769 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_77 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_770 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_771 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_772 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_773 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_774 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_775 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_776 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_777 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_778 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_779 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_780 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_781 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_782 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_783 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_784 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_785 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_786 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_787 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_788 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_789 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_790 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_791 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_792 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_793 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_794 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_795 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_796 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_797 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_798 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_799 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_8 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_800 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_801 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_802 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_803 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_804 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_805 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_806 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_807 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_808 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_809 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_810 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_811 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_812 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_813 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_814 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_815 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_816 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_817 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_818 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_819 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_820 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_821 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_822 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_823 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_824 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_825 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_826 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_827 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_828 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_829 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_830 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_831 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_832 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_833 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_834 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_835 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_836 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_837 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_838 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_839 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_84 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_840 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_841 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_842 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_843 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_844 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_845 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_846 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_847 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_848 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_849 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_85 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_850 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_851 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_852 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_853 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_854 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_855 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_856 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_857 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_858 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_859 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_86 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_860 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_861 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_862 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_863 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_864 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_865 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_866 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_867 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_868 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_869 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_87 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_870 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_871 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_872 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_873 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_874 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_875 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_876 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_877 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_878 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_879 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_88 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_880 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_881 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_882 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_883 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_884 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_885 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_886 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_887 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_888 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_889 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_890 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_891 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_892 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_893 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_894 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_895 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_896 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_897 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_898 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_899 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_9 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_900 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_901 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_902 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_903 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_904 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_905 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_906 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_907 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_908 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_909 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_910 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_911 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_912 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_913 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_914 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_915 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_916 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_917 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_918 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_919 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_920 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_921 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_922 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_923 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_924 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_925 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_926 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_927 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_928 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_929 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_930 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_931 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_932 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_933 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_934 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_935 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_936 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_937 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_938 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_939 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_940 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_941 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_942 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_943 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_944 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_945 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_946 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_947 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_948 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_949 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_95 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_950 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_951 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_952 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_953 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_954 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_955 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_956 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_957 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_958 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_959 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_96 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_960 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_961 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_962 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_963 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_964 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_965 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_966 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_967 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_968 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_969 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_97 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_970 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_971 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_972 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_973 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_974 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_975 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_976 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_977 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_978 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_979 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_98 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_980 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_981 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_982 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_983 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_984 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_985 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_986 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_987 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_988 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_989 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_99 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_990 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_991 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_992 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_993 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_994 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_995 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_996 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_997 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_998 ;
  wire \TWO_STACK_HBM.hbm_two_stack_intf_n_999 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_0_n_10 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_0_n_11 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_0_n_27 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_0_n_28 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_0_n_29 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_0_n_30 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_0_n_6 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_0_n_8 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_0_n_9 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_1_n_10 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_1_n_11 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_1_n_20 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_1_n_21 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_1_n_22 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_1_n_23 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_1_n_24 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_1_n_6 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_1_n_8 ;
  wire \TWO_STACK_HBM.u_hbm_temp_rd_1_n_9 ;
  wire \TWO_STACK_HBM.xpm_memory_spram_inst_0_n_32 ;
  wire \TWO_STACK_HBM.xpm_memory_spram_inst_1_n_32 ;
  wire apb_back_press_0;
  wire apb_back_press_1;
  wire apb_complete_0;
  wire apb_complete_1;
  wire apb_poll_pend_r;
  wire apb_poll_pend_r_1;
  wire bready_00;
  wire bready_01;
  wire bready_02;
  wire bready_03;
  wire bready_04;
  wire bready_05;
  wire bready_06;
  wire bready_07;
  wire bready_08;
  wire bready_09;
  wire bready_10;
  wire bready_11;
  wire bready_12;
  wire bready_13;
  wire bready_14;
  wire bready_15;
  wire bready_16;
  wire bready_17;
  wire bready_18;
  wire bready_19;
  wire bready_20;
  wire bready_21;
  wire bready_22;
  wire bready_23;
  wire bready_24;
  wire bready_25;
  wire bready_26;
  wire bready_27;
  wire bready_28;
  wire bready_29;
  wire bready_30;
  wire bready_31;
  wire [2:0]curr_state;
  wire [2:0]curr_state_2;
  wire [21:0]gen_apb_addr_0;
  wire [21:0]gen_apb_addr_1;
  wire [31:0]gen_apb_data_0;
  wire [31:0]gen_apb_data_1;
  wire gen_apb_tran_0;
  wire gen_apb_tran_1;
  wire gen_poll_0;
  wire gen_poll_1;
  wire gen_poll_r;
  wire gen_poll_r_4;
  wire init_seq_complete_r;
  wire init_seq_complete_r_3;
  wire [21:0]intrnl_apb_paddr_0_s;
  wire [21:0]intrnl_apb_paddr_1_s;
  wire intrnl_apb_penable_0_s;
  wire intrnl_apb_penable_1_s;
  wire intrnl_apb_psel_0_s;
  wire intrnl_apb_psel_1_s;
  wire [31:0]intrnl_apb_pwdata_0_s;
  wire [31:0]intrnl_apb_pwdata_1_s;
  wire intrnl_apb_pwrite_0_s;
  wire intrnl_apb_pwrite_1_s;
  wire [2:2]main_fsm_curr_state;
  wire [2:2]main_fsm_curr_state_5;
  wire [21:0]p_1_in;
  wire [21:0]p_1_in_0;
  wire [21:0]paddr_0;
  wire [21:0]paddr_1;
  wire penable_0;
  wire penable_1;
  wire [31:0]prdata_0;
  wire [31:0]prdata_1;
  wire pready_0;
  wire pready_1;
  wire psel_0;
  wire psel_1;
  wire pslverr_0;
  wire pslverr_1;
  wire [31:0]pwdata_0;
  wire [31:0]pwdata_1;
  wire pwrite_0;
  wire pwrite_1;
  wire rready_00;
  wire rready_01;
  wire rready_02;
  wire rready_03;
  wire rready_04;
  wire rready_05;
  wire rready_06;
  wire rready_07;
  wire rready_08;
  wire rready_09;
  wire rready_10;
  wire rready_11;
  wire rready_12;
  wire rready_13;
  wire rready_14;
  wire rready_15;
  wire rready_16;
  wire rready_17;
  wire rready_18;
  wire rready_19;
  wire rready_20;
  wire rready_21;
  wire rready_22;
  wire rready_23;
  wire rready_24;
  wire rready_25;
  wire rready_26;
  wire rready_27;
  wire rready_28;
  wire rready_29;
  wire rready_30;
  wire rready_31;
  (* DONT_TOUCH *) wire [36:0]sl_iport0;
  (* DONT_TOUCH *) wire [36:0]sl_iport1;
  (* DONT_TOUCH *) wire [16:0]sl_oport0;
  (* DONT_TOUCH *) wire [16:0]sl_oport1;
  wire [21:3]temp_apb_paddr_0_s;
  wire [21:3]temp_apb_paddr_1_s;
  wire temp_apb_penable_0_s;
  wire temp_apb_penable_1_s;
  wire [30:24]temp_apb_prdata_0_s;
  wire [30:24]temp_apb_prdata_1_s;
  wire temp_apb_psel_0_s;
  wire temp_apb_psel_1_s;
  wire [23:23]temp_apb_pwdata_0_s;
  wire [23:23]temp_apb_pwdata_1_s;
  wire temp_apb_pwrite_0_s;
  wire temp_apb_pwrite_1_s;
  wire temp_apb_req_0_s;
  wire temp_apb_req_1_s;
  wire [6:0]temp_value_0_s;
  wire [6:0]temp_value_1_s;
  wire [10:0]xpm_addra_0;
  wire [10:0]xpm_addra_1;
  wire [31:0]xpm_douta_0;
  wire [31:0]xpm_douta_1;
  wire xpm_ena_0;
  wire xpm_ena_1;
  wire [7:4]NLW_TEMP_STATUS_ST02_carry_CO_UNCONNECTED;
  wire [7:0]NLW_TEMP_STATUS_ST02_carry_O_UNCONNECTED;
  wire [7:4]\NLW_TEMP_STATUS_ST02_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_TEMP_STATUS_ST02_inferred__0/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_TWO_STACK_HBM.hbm_two_stack_intf_DRAM_0_STAT_TEMP_UNCONNECTED ;
  wire [2:0]\NLW_TWO_STACK_HBM.hbm_two_stack_intf_DRAM_1_STAT_TEMP_UNCONNECTED ;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 TEMP_STATUS_ST02_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_TEMP_STATUS_ST02_carry_CO_UNCONNECTED[7:4],TEMP_STATUS_ST02,TEMP_STATUS_ST02_carry_n_5,TEMP_STATUS_ST02_carry_n_6,TEMP_STATUS_ST02_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_8 ,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_9 ,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_10 ,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_11 }),
        .O(NLW_TEMP_STATUS_ST02_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_30 ,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_20 ,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_21 ,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_22 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \TEMP_STATUS_ST02_inferred__0/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_TEMP_STATUS_ST02_inferred__0/i__carry_CO_UNCONNECTED [7:4],TEMP_STATUS_ST020_in,\TEMP_STATUS_ST02_inferred__0/i__carry_n_5 ,\TEMP_STATUS_ST02_inferred__0/i__carry_n_6 ,\TEMP_STATUS_ST02_inferred__0/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_8 ,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_9 ,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_10 ,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_11 }),
        .O(\NLW_TEMP_STATUS_ST02_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_24 ,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_27 ,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_28 ,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_29 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_apb_arbiter \TWO_STACK_HBM.hbm_apb_arbiter_0 
       (.APB_0_PADDR(paddr_0),
        .APB_0_PCLK(APB_0_PCLK),
        .APB_0_PENABLE(APB_0_PENABLE),
        .APB_0_PRDATA(prdata_0),
        .APB_0_PREADY(APB_0_PREADY),
        .APB_0_PSEL(APB_0_PSEL),
        .APB_0_PSLVERR(APB_0_PSLVERR),
        .APB_0_PWDATA(pwdata_0),
        .APB_0_PWRITE(APB_0_PWRITE),
        .AXI_00_ARREADY(APB_0_PWDATA),
        .AXI_00_ARREADY_0(APB_0_PADDR),
        .AXI_00_ARREADY_1(intrnl_apb_paddr_0_s),
        .D(temp_apb_prdata_0_s),
        .Q(intrnl_apb_pwdata_0_s),
        .S({\TWO_STACK_HBM.hbm_apb_arbiter_0_n_68 ,\TWO_STACK_HBM.hbm_apb_arbiter_0_n_69 ,\TWO_STACK_HBM.hbm_apb_arbiter_0_n_70 ,\TWO_STACK_HBM.hbm_apb_arbiter_0_n_71 ,\TWO_STACK_HBM.hbm_apb_arbiter_0_n_72 ,\TWO_STACK_HBM.hbm_apb_arbiter_0_n_73 ,\TWO_STACK_HBM.hbm_apb_arbiter_0_n_74 }),
        .apb_complete_0(apb_complete_0),
        .\apb_mux_sel_r_reg[0]_0 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_32 ),
        .\apb_mux_sel_r_reg[0]_1 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_60 ),
        .\apb_mux_sel_r_reg[0]_2 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_77 ),
        .\apb_mux_sel_r_reg[1]_0 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_33 ),
        .\apb_mux_sel_r_reg[1]_1 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_59 ),
        .\apb_mux_sel_r_reg[1]_2 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_75 ),
        .\apb_mux_sel_r_reg[1]_3 (APB_0_PRDATA),
        .\apb_mux_sel_r_reg[1]_4 (\TWO_STACK_HBM.hbm_apb_mst_0_n_1 ),
        .apb_poll_complete_r0_carry(\TWO_STACK_HBM.u_hbm_temp_rd_0_n_6 ),
        .\gen_apb_data_r_reg[23] (main_fsm_curr_state),
        .intrnl_apb_penable_0_s(intrnl_apb_penable_0_s),
        .intrnl_apb_psel_0_s(intrnl_apb_psel_0_s),
        .intrnl_apb_pwrite_0_s(intrnl_apb_pwrite_0_s),
        .\main_fsm_curr_state_reg[2] (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_76 ),
        .penable_0(penable_0),
        .pready_0(pready_0),
        .psel_0(psel_0),
        .pslverr_0(pslverr_0),
        .pwrite_0(pwrite_0),
        .temp_apb_paddr_0_s({temp_apb_paddr_0_s[21],temp_apb_paddr_0_s[3]}),
        .temp_apb_penable_0_s(temp_apb_penable_0_s),
        .temp_apb_psel_0_s(temp_apb_psel_0_s),
        .temp_apb_pwdata_0_s(temp_apb_pwdata_0_s),
        .temp_apb_pwrite_0_s(temp_apb_pwrite_0_s),
        .temp_apb_req_0_s(temp_apb_req_0_s));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_apb_arbiter_0 \TWO_STACK_HBM.hbm_apb_arbiter_1 
       (.APB_1_PADDR(paddr_1),
        .APB_1_PCLK(APB_1_PCLK),
        .APB_1_PENABLE(APB_1_PENABLE),
        .APB_1_PRDATA(prdata_1),
        .APB_1_PREADY(APB_1_PREADY),
        .APB_1_PSEL(APB_1_PSEL),
        .APB_1_PSLVERR(APB_1_PSLVERR),
        .APB_1_PWDATA(pwdata_1),
        .APB_1_PWRITE(APB_1_PWRITE),
        .AXI_00_ARREADY(APB_1_PWDATA),
        .AXI_00_ARREADY_0(APB_1_PADDR),
        .AXI_00_ARREADY_1(intrnl_apb_paddr_1_s),
        .D(temp_apb_prdata_1_s),
        .Q(intrnl_apb_pwdata_1_s),
        .S({\TWO_STACK_HBM.hbm_apb_arbiter_1_n_68 ,\TWO_STACK_HBM.hbm_apb_arbiter_1_n_69 ,\TWO_STACK_HBM.hbm_apb_arbiter_1_n_70 ,\TWO_STACK_HBM.hbm_apb_arbiter_1_n_71 ,\TWO_STACK_HBM.hbm_apb_arbiter_1_n_72 ,\TWO_STACK_HBM.hbm_apb_arbiter_1_n_73 ,\TWO_STACK_HBM.hbm_apb_arbiter_1_n_74 }),
        .apb_complete_1(apb_complete_1),
        .\apb_mux_sel_r_reg[0]_0 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_32 ),
        .\apb_mux_sel_r_reg[0]_1 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_60 ),
        .\apb_mux_sel_r_reg[0]_2 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_77 ),
        .\apb_mux_sel_r_reg[1]_0 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_33 ),
        .\apb_mux_sel_r_reg[1]_1 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_59 ),
        .\apb_mux_sel_r_reg[1]_2 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_75 ),
        .\apb_mux_sel_r_reg[1]_3 (APB_1_PRDATA),
        .\apb_mux_sel_r_reg[1]_4 (\TWO_STACK_HBM.hbm_apb_mst_1_n_1 ),
        .apb_poll_complete_r0_carry(\TWO_STACK_HBM.u_hbm_temp_rd_1_n_6 ),
        .\gen_apb_data_r_reg[23] (main_fsm_curr_state_5),
        .intrnl_apb_penable_1_s(intrnl_apb_penable_1_s),
        .intrnl_apb_psel_1_s(intrnl_apb_psel_1_s),
        .intrnl_apb_pwrite_1_s(intrnl_apb_pwrite_1_s),
        .\main_fsm_curr_state_reg[2] (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_76 ),
        .penable_1(penable_1),
        .pready_1(pready_1),
        .psel_1(psel_1),
        .pslverr_1(pslverr_1),
        .pwrite_1(pwrite_1),
        .temp_apb_paddr_1_s({temp_apb_paddr_1_s[21],temp_apb_paddr_1_s[3]}),
        .temp_apb_penable_1_s(temp_apb_penable_1_s),
        .temp_apb_psel_1_s(temp_apb_psel_1_s),
        .temp_apb_pwdata_1_s(temp_apb_pwdata_1_s),
        .temp_apb_pwrite_1_s(temp_apb_pwrite_1_s),
        .temp_apb_req_1_s(temp_apb_req_1_s));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_apb_mst \TWO_STACK_HBM.hbm_apb_mst_0 
       (.APB_0_PCLK(APB_0_PCLK),
        .APB_0_PRDATA(prdata_0),
        .APB_0_PRESET_N(APB_0_PRESET_N),
        .APB_0_PRESET_N_0(\TWO_STACK_HBM.hbm_apb_mst_0_n_1 ),
        .D({\TWO_STACK_HBM.hbm_apb_mst_0_n_10 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_11 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_12 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_13 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_14 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_15 ,apb_poll_pend_r,\TWO_STACK_HBM.hbm_apb_mst_0_n_17 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_18 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_19 ,p_1_in}),
        .Q(curr_state),
        .\TWO_STACK_HBM.gen_apb_wr_rd_0 (\TWO_STACK_HBM.gen_apb_wr_rd_0 ),
        .apb_back_press_0(apb_back_press_0),
        .apb_complete_0(apb_complete_0),
        .\apb_paddr_r_reg[21]_0 (intrnl_apb_paddr_0_s),
        .\apb_paddr_r_reg[21]_1 (gen_apb_addr_0),
        .\apb_pwdata_r_reg[31]_0 (intrnl_apb_pwdata_0_s),
        .apb_pwrite_r_reg_0(\TWO_STACK_HBM.hbm_data_fetch_0_n_18 ),
        .\curr_state_reg[0]_0 (\TWO_STACK_HBM.hbm_data_fetch_0_n_19 ),
        .\curr_state_reg[0]_1 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_59 ),
        .\curr_state_reg[0]_2 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_60 ),
        .\curr_state_reg[2]_0 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_32 ),
        .\curr_state_reg[2]_1 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_33 ),
        .douta(xpm_douta_0),
        .\gen_apb_data_r_reg[31]_0 (gen_apb_data_0),
        .gen_apb_tran_0(gen_apb_tran_0),
        .gen_poll_0(gen_poll_0),
        .gen_poll_r(gen_poll_r),
        .init_seq_complete_r(init_seq_complete_r),
        .intrnl_apb_penable_0_s(intrnl_apb_penable_0_s),
        .intrnl_apb_psel_0_s(intrnl_apb_psel_0_s),
        .intrnl_apb_pwrite_0_s(intrnl_apb_pwrite_0_s),
        .polling_r_reg_0(\TWO_STACK_HBM.hbm_apb_mst_0_n_9 ),
        .pready_0(pready_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_apb_mst_1 \TWO_STACK_HBM.hbm_apb_mst_1 
       (.APB_1_PCLK(APB_1_PCLK),
        .APB_1_PRDATA(prdata_1),
        .APB_1_PRESET_N(APB_1_PRESET_N),
        .APB_1_PRESET_N_0(\TWO_STACK_HBM.hbm_apb_mst_1_n_1 ),
        .D({\TWO_STACK_HBM.hbm_apb_mst_1_n_10 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_11 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_12 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_13 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_14 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_15 ,apb_poll_pend_r_1,\TWO_STACK_HBM.hbm_apb_mst_1_n_17 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_18 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_19 ,p_1_in_0}),
        .Q(curr_state_2),
        .\TWO_STACK_HBM.gen_apb_wr_rd_1 (\TWO_STACK_HBM.gen_apb_wr_rd_1 ),
        .apb_back_press_1(apb_back_press_1),
        .apb_complete_1(apb_complete_1),
        .\apb_paddr_r_reg[21]_0 (intrnl_apb_paddr_1_s),
        .\apb_paddr_r_reg[21]_1 (gen_apb_addr_1),
        .\apb_pwdata_r_reg[31]_0 (intrnl_apb_pwdata_1_s),
        .apb_pwrite_r_reg_0(\TWO_STACK_HBM.hbm_data_fetch_1_n_18 ),
        .\curr_state_reg[0]_0 (\TWO_STACK_HBM.hbm_data_fetch_1_n_19 ),
        .\curr_state_reg[0]_1 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_59 ),
        .\curr_state_reg[0]_2 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_60 ),
        .\curr_state_reg[2]_0 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_32 ),
        .\curr_state_reg[2]_1 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_33 ),
        .douta(xpm_douta_1),
        .\gen_apb_data_r_reg[31]_0 (gen_apb_data_1),
        .gen_apb_tran_1(gen_apb_tran_1),
        .gen_poll_1(gen_poll_1),
        .gen_poll_r(gen_poll_r_4),
        .init_seq_complete_r(init_seq_complete_r_3),
        .intrnl_apb_penable_1_s(intrnl_apb_penable_1_s),
        .intrnl_apb_psel_1_s(intrnl_apb_psel_1_s),
        .intrnl_apb_pwrite_1_s(intrnl_apb_pwrite_1_s),
        .polling_r_reg_0(\TWO_STACK_HBM.hbm_apb_mst_1_n_9 ),
        .pready_1(pready_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_data_fetch \TWO_STACK_HBM.hbm_data_fetch_0 
       (.APB_0_PCLK(APB_0_PCLK),
        .D({\TWO_STACK_HBM.hbm_apb_mst_0_n_10 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_11 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_12 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_13 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_14 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_15 ,apb_poll_pend_r,\TWO_STACK_HBM.hbm_apb_mst_0_n_17 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_18 ,\TWO_STACK_HBM.hbm_apb_mst_0_n_19 ,p_1_in}),
        .Q(xpm_addra_0),
        .\TWO_STACK_HBM.gen_apb_wr_rd_0 (\TWO_STACK_HBM.gen_apb_wr_rd_0 ),
        .addr_data_toggle_r_reg_0(\TWO_STACK_HBM.hbm_data_fetch_0_n_0 ),
        .\apb_addr_r_reg[21]_0 (gen_apb_addr_0),
        .apb_back_press_0(apb_back_press_0),
        .\apb_data_pend_r_reg[0]_0 (\TWO_STACK_HBM.hbm_apb_mst_0_n_1 ),
        .\apb_data_pend_r_reg[0]_1 (\TWO_STACK_HBM.hbm_apb_mst_0_n_9 ),
        .\apb_data_r_reg[31]_0 (gen_apb_data_0),
        .\apb_paddr_r[21]_i_4 (curr_state),
        .douta(xpm_douta_0),
        .gen_apb_tran_0(gen_apb_tran_0),
        .gen_poll_0(gen_poll_0),
        .gen_poll_r(gen_poll_r),
        .gen_poll_r_reg_0(\TWO_STACK_HBM.hbm_data_fetch_0_n_18 ),
        .init_seq_complete_r(init_seq_complete_r),
        .init_seq_complete_r_reg_0(\TWO_STACK_HBM.hbm_data_fetch_0_n_19 ),
        .init_seq_complete_r_reg_1(\TWO_STACK_HBM.xpm_memory_spram_inst_0_n_32 ),
        .xpm_ena_0(xpm_ena_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_data_fetch_2 \TWO_STACK_HBM.hbm_data_fetch_1 
       (.APB_1_PCLK(APB_1_PCLK),
        .D({\TWO_STACK_HBM.hbm_apb_mst_1_n_10 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_11 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_12 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_13 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_14 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_15 ,apb_poll_pend_r_1,\TWO_STACK_HBM.hbm_apb_mst_1_n_17 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_18 ,\TWO_STACK_HBM.hbm_apb_mst_1_n_19 ,p_1_in_0}),
        .Q(xpm_addra_1),
        .\TWO_STACK_HBM.gen_apb_wr_rd_1 (\TWO_STACK_HBM.gen_apb_wr_rd_1 ),
        .addr_data_toggle_r_reg_0(\TWO_STACK_HBM.hbm_data_fetch_1_n_0 ),
        .\apb_addr_r_reg[21]_0 (gen_apb_addr_1),
        .apb_back_press_1(apb_back_press_1),
        .\apb_data_pend_r_reg[0]_0 (\TWO_STACK_HBM.hbm_apb_mst_1_n_1 ),
        .\apb_data_pend_r_reg[0]_1 (\TWO_STACK_HBM.hbm_apb_mst_1_n_9 ),
        .\apb_data_r_reg[31]_0 (gen_apb_data_1),
        .\apb_paddr_r[21]_i_4__0 (curr_state_2),
        .douta(xpm_douta_1),
        .gen_apb_tran_1(gen_apb_tran_1),
        .gen_poll_1(gen_poll_1),
        .gen_poll_r(gen_poll_r_4),
        .gen_poll_r_reg_0(\TWO_STACK_HBM.hbm_data_fetch_1_n_18 ),
        .init_seq_complete_r(init_seq_complete_r_3),
        .init_seq_complete_r_reg_0(\TWO_STACK_HBM.hbm_data_fetch_1_n_19 ),
        .init_seq_complete_r_reg_1(\TWO_STACK_HBM.xpm_memory_spram_inst_1_n_32 ),
        .xpm_ena_1(xpm_ena_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HBM_TWO_STACK_INTF #(
    .CLK_SEL_00("FALSE"),
    .CLK_SEL_01("FALSE"),
    .CLK_SEL_02("FALSE"),
    .CLK_SEL_03("FALSE"),
    .CLK_SEL_04("FALSE"),
    .CLK_SEL_05("FALSE"),
    .CLK_SEL_06("FALSE"),
    .CLK_SEL_07("FALSE"),
    .CLK_SEL_08("FALSE"),
    .CLK_SEL_09("FALSE"),
    .CLK_SEL_10("FALSE"),
    .CLK_SEL_11("FALSE"),
    .CLK_SEL_12("FALSE"),
    .CLK_SEL_13("FALSE"),
    .CLK_SEL_14("FALSE"),
    .CLK_SEL_15("TRUE"),
    .CLK_SEL_16("FALSE"),
    .CLK_SEL_17("FALSE"),
    .CLK_SEL_18("FALSE"),
    .CLK_SEL_19("FALSE"),
    .CLK_SEL_20("FALSE"),
    .CLK_SEL_21("FALSE"),
    .CLK_SEL_22("FALSE"),
    .CLK_SEL_23("FALSE"),
    .CLK_SEL_24("FALSE"),
    .CLK_SEL_25("FALSE"),
    .CLK_SEL_26("FALSE"),
    .CLK_SEL_27("FALSE"),
    .CLK_SEL_28("FALSE"),
    .CLK_SEL_29("FALSE"),
    .CLK_SEL_30("TRUE"),
    .CLK_SEL_31("FALSE"),
    .DATARATE_00(1800),
    .DATARATE_01(1800),
    .DATARATE_02(1800),
    .DATARATE_03(1800),
    .DATARATE_04(1800),
    .DATARATE_05(1800),
    .DATARATE_06(1800),
    .DATARATE_07(1800),
    .DATARATE_08(1800),
    .DATARATE_09(1800),
    .DATARATE_10(1800),
    .DATARATE_11(1800),
    .DATARATE_12(1800),
    .DATARATE_13(1800),
    .DATARATE_14(1800),
    .DATARATE_15(1800),
    .DA_LOCKOUT_0("FALSE"),
    .DA_LOCKOUT_1("FALSE"),
    .IS_APB_0_PCLK_INVERTED(1'b0),
    .IS_APB_0_PRESET_N_INVERTED(1'b0),
    .IS_APB_1_PCLK_INVERTED(1'b0),
    .IS_APB_1_PRESET_N_INVERTED(1'b0),
    .IS_AXI_00_ACLK_INVERTED(1'b0),
    .IS_AXI_00_ARESET_N_INVERTED(1'b0),
    .IS_AXI_01_ACLK_INVERTED(1'b0),
    .IS_AXI_01_ARESET_N_INVERTED(1'b0),
    .IS_AXI_02_ACLK_INVERTED(1'b0),
    .IS_AXI_02_ARESET_N_INVERTED(1'b0),
    .IS_AXI_03_ACLK_INVERTED(1'b0),
    .IS_AXI_03_ARESET_N_INVERTED(1'b0),
    .IS_AXI_04_ACLK_INVERTED(1'b0),
    .IS_AXI_04_ARESET_N_INVERTED(1'b0),
    .IS_AXI_05_ACLK_INVERTED(1'b0),
    .IS_AXI_05_ARESET_N_INVERTED(1'b0),
    .IS_AXI_06_ACLK_INVERTED(1'b0),
    .IS_AXI_06_ARESET_N_INVERTED(1'b0),
    .IS_AXI_07_ACLK_INVERTED(1'b0),
    .IS_AXI_07_ARESET_N_INVERTED(1'b0),
    .IS_AXI_08_ACLK_INVERTED(1'b0),
    .IS_AXI_08_ARESET_N_INVERTED(1'b0),
    .IS_AXI_09_ACLK_INVERTED(1'b0),
    .IS_AXI_09_ARESET_N_INVERTED(1'b0),
    .IS_AXI_10_ACLK_INVERTED(1'b0),
    .IS_AXI_10_ARESET_N_INVERTED(1'b0),
    .IS_AXI_11_ACLK_INVERTED(1'b0),
    .IS_AXI_11_ARESET_N_INVERTED(1'b0),
    .IS_AXI_12_ACLK_INVERTED(1'b0),
    .IS_AXI_12_ARESET_N_INVERTED(1'b0),
    .IS_AXI_13_ACLK_INVERTED(1'b0),
    .IS_AXI_13_ARESET_N_INVERTED(1'b0),
    .IS_AXI_14_ACLK_INVERTED(1'b0),
    .IS_AXI_14_ARESET_N_INVERTED(1'b0),
    .IS_AXI_15_ACLK_INVERTED(1'b0),
    .IS_AXI_15_ARESET_N_INVERTED(1'b0),
    .IS_AXI_16_ACLK_INVERTED(1'b0),
    .IS_AXI_16_ARESET_N_INVERTED(1'b0),
    .IS_AXI_17_ACLK_INVERTED(1'b0),
    .IS_AXI_17_ARESET_N_INVERTED(1'b0),
    .IS_AXI_18_ACLK_INVERTED(1'b0),
    .IS_AXI_18_ARESET_N_INVERTED(1'b0),
    .IS_AXI_19_ACLK_INVERTED(1'b0),
    .IS_AXI_19_ARESET_N_INVERTED(1'b0),
    .IS_AXI_20_ACLK_INVERTED(1'b0),
    .IS_AXI_20_ARESET_N_INVERTED(1'b0),
    .IS_AXI_21_ACLK_INVERTED(1'b0),
    .IS_AXI_21_ARESET_N_INVERTED(1'b0),
    .IS_AXI_22_ACLK_INVERTED(1'b0),
    .IS_AXI_22_ARESET_N_INVERTED(1'b0),
    .IS_AXI_23_ACLK_INVERTED(1'b0),
    .IS_AXI_23_ARESET_N_INVERTED(1'b0),
    .IS_AXI_24_ACLK_INVERTED(1'b0),
    .IS_AXI_24_ARESET_N_INVERTED(1'b0),
    .IS_AXI_25_ACLK_INVERTED(1'b0),
    .IS_AXI_25_ARESET_N_INVERTED(1'b0),
    .IS_AXI_26_ACLK_INVERTED(1'b0),
    .IS_AXI_26_ARESET_N_INVERTED(1'b0),
    .IS_AXI_27_ACLK_INVERTED(1'b0),
    .IS_AXI_27_ARESET_N_INVERTED(1'b0),
    .IS_AXI_28_ACLK_INVERTED(1'b0),
    .IS_AXI_28_ARESET_N_INVERTED(1'b0),
    .IS_AXI_29_ACLK_INVERTED(1'b0),
    .IS_AXI_29_ARESET_N_INVERTED(1'b0),
    .IS_AXI_30_ACLK_INVERTED(1'b0),
    .IS_AXI_30_ARESET_N_INVERTED(1'b0),
    .IS_AXI_31_ACLK_INVERTED(1'b0),
    .IS_AXI_31_ARESET_N_INVERTED(1'b0),
    .MC_ENABLE_00("TRUE"),
    .MC_ENABLE_01("TRUE"),
    .MC_ENABLE_02("TRUE"),
    .MC_ENABLE_03("TRUE"),
    .MC_ENABLE_04("TRUE"),
    .MC_ENABLE_05("TRUE"),
    .MC_ENABLE_06("TRUE"),
    .MC_ENABLE_07("TRUE"),
    .MC_ENABLE_08("TRUE"),
    .MC_ENABLE_09("TRUE"),
    .MC_ENABLE_10("TRUE"),
    .MC_ENABLE_11("TRUE"),
    .MC_ENABLE_12("TRUE"),
    .MC_ENABLE_13("TRUE"),
    .MC_ENABLE_14("TRUE"),
    .MC_ENABLE_15("TRUE"),
    .MC_ENABLE_APB_00("TRUE"),
    .MC_ENABLE_APB_01("TRUE"),
    .PAGEHIT_PERCENT_00(75),
    .PAGEHIT_PERCENT_01(75),
    .PHY_ENABLE_00("TRUE"),
    .PHY_ENABLE_01("TRUE"),
    .PHY_ENABLE_02("TRUE"),
    .PHY_ENABLE_03("TRUE"),
    .PHY_ENABLE_04("TRUE"),
    .PHY_ENABLE_05("TRUE"),
    .PHY_ENABLE_06("TRUE"),
    .PHY_ENABLE_07("TRUE"),
    .PHY_ENABLE_08("TRUE"),
    .PHY_ENABLE_09("TRUE"),
    .PHY_ENABLE_10("TRUE"),
    .PHY_ENABLE_11("TRUE"),
    .PHY_ENABLE_12("TRUE"),
    .PHY_ENABLE_13("TRUE"),
    .PHY_ENABLE_14("TRUE"),
    .PHY_ENABLE_15("TRUE"),
    .PHY_ENABLE_16("TRUE"),
    .PHY_ENABLE_17("TRUE"),
    .PHY_ENABLE_18("TRUE"),
    .PHY_ENABLE_19("TRUE"),
    .PHY_ENABLE_20("TRUE"),
    .PHY_ENABLE_21("TRUE"),
    .PHY_ENABLE_22("TRUE"),
    .PHY_ENABLE_23("TRUE"),
    .PHY_ENABLE_24("TRUE"),
    .PHY_ENABLE_25("TRUE"),
    .PHY_ENABLE_26("TRUE"),
    .PHY_ENABLE_27("TRUE"),
    .PHY_ENABLE_28("TRUE"),
    .PHY_ENABLE_29("TRUE"),
    .PHY_ENABLE_30("TRUE"),
    .PHY_ENABLE_31("TRUE"),
    .PHY_ENABLE_APB_00("TRUE"),
    .PHY_ENABLE_APB_01("TRUE"),
    .PHY_PCLK_INVERT_01("FALSE"),
    .PHY_PCLK_INVERT_02("FALSE"),
    .READ_PERCENT_00(40),
    .READ_PERCENT_01(40),
    .READ_PERCENT_02(40),
    .READ_PERCENT_03(40),
    .READ_PERCENT_04(40),
    .READ_PERCENT_05(40),
    .READ_PERCENT_06(40),
    .READ_PERCENT_07(40),
    .READ_PERCENT_08(40),
    .READ_PERCENT_09(40),
    .READ_PERCENT_10(40),
    .READ_PERCENT_11(40),
    .READ_PERCENT_12(40),
    .READ_PERCENT_13(40),
    .READ_PERCENT_14(40),
    .READ_PERCENT_15(40),
    .READ_PERCENT_16(40),
    .READ_PERCENT_17(40),
    .READ_PERCENT_18(40),
    .READ_PERCENT_19(40),
    .READ_PERCENT_20(40),
    .READ_PERCENT_21(40),
    .READ_PERCENT_22(40),
    .READ_PERCENT_23(40),
    .READ_PERCENT_24(40),
    .READ_PERCENT_25(40),
    .READ_PERCENT_26(40),
    .READ_PERCENT_27(40),
    .READ_PERCENT_28(40),
    .READ_PERCENT_29(40),
    .READ_PERCENT_30(40),
    .READ_PERCENT_31(40),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SWITCH_ENABLE_00("TRUE"),
    .SWITCH_ENABLE_01("TRUE"),
    .WRITE_PERCENT_00(40),
    .WRITE_PERCENT_01(40),
    .WRITE_PERCENT_02(40),
    .WRITE_PERCENT_03(40),
    .WRITE_PERCENT_04(40),
    .WRITE_PERCENT_05(40),
    .WRITE_PERCENT_06(40),
    .WRITE_PERCENT_07(40),
    .WRITE_PERCENT_08(40),
    .WRITE_PERCENT_09(40),
    .WRITE_PERCENT_10(40),
    .WRITE_PERCENT_11(40),
    .WRITE_PERCENT_12(40),
    .WRITE_PERCENT_13(40),
    .WRITE_PERCENT_14(40),
    .WRITE_PERCENT_15(40),
    .WRITE_PERCENT_16(40),
    .WRITE_PERCENT_17(40),
    .WRITE_PERCENT_18(40),
    .WRITE_PERCENT_19(40),
    .WRITE_PERCENT_20(40),
    .WRITE_PERCENT_21(40),
    .WRITE_PERCENT_22(40),
    .WRITE_PERCENT_23(40),
    .WRITE_PERCENT_24(40),
    .WRITE_PERCENT_25(40),
    .WRITE_PERCENT_26(40),
    .WRITE_PERCENT_27(40),
    .WRITE_PERCENT_28(40),
    .WRITE_PERCENT_29(40),
    .WRITE_PERCENT_30(40),
    .WRITE_PERCENT_31(40)) 
    \TWO_STACK_HBM.hbm_two_stack_intf 
       (.APB_0_PADDR(paddr_0),
        .APB_0_PCLK(APB_0_PCLK),
        .APB_0_PENABLE(penable_0),
        .APB_0_PRDATA(prdata_0),
        .APB_0_PREADY(pready_0),
        .APB_0_PRESET_N(APB_0_PRESET_N),
        .APB_0_PSEL(psel_0),
        .APB_0_PSLVERR(pslverr_0),
        .APB_0_PWDATA(pwdata_0),
        .APB_0_PWRITE(pwrite_0),
        .APB_1_PADDR(paddr_1),
        .APB_1_PCLK(APB_1_PCLK),
        .APB_1_PENABLE(penable_1),
        .APB_1_PRDATA(prdata_1),
        .APB_1_PREADY(pready_1),
        .APB_1_PRESET_N(APB_1_PRESET_N),
        .APB_1_PSEL(psel_1),
        .APB_1_PSLVERR(pslverr_1),
        .APB_1_PWDATA(pwdata_1),
        .APB_1_PWRITE(pwrite_1),
        .AXI_00_ACLK(AXI_00_ACLK),
        .AXI_00_ARADDR({AXI_00_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_00_ARADDR[27:0]}),
        .AXI_00_ARBURST(AXI_00_ARBURST),
        .AXI_00_ARESET_N(AXI_00_ARESET_N),
        .AXI_00_ARID(AXI_00_ARID),
        .AXI_00_ARLEN(AXI_00_ARLEN),
        .AXI_00_ARREADY(AXI_00_ARREADY),
        .AXI_00_ARSIZE(AXI_00_ARSIZE),
        .AXI_00_ARVALID(AXI_00_ARVALID),
        .AXI_00_AWADDR({AXI_00_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_00_AWADDR[27:0]}),
        .AXI_00_AWBURST(AXI_00_AWBURST),
        .AXI_00_AWID(AXI_00_AWID),
        .AXI_00_AWLEN(AXI_00_AWLEN),
        .AXI_00_AWREADY(AXI_00_AWREADY),
        .AXI_00_AWSIZE(AXI_00_AWSIZE),
        .AXI_00_AWVALID(AXI_00_AWVALID),
        .AXI_00_BID(AXI_00_BID),
        .AXI_00_BREADY(bready_00),
        .AXI_00_BRESP(AXI_00_BRESP),
        .AXI_00_BVALID(AXI_00_BVALID),
        .AXI_00_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_360 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_361 }),
        .AXI_00_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_7 ),
        .AXI_00_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11052 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11053 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11054 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11055 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11056 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11057 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11058 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11059 }),
        .AXI_00_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_614 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_615 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_616 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_617 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_618 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_619 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_620 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_621 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_622 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_623 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_624 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_625 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_626 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_627 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_628 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_629 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_630 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_631 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_632 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_633 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_634 }),
        .AXI_00_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11060 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11061 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11062 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11063 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11064 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11065 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11066 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11067 }),
        .AXI_00_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_362 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_363 }),
        .AXI_00_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_8 ),
        .AXI_00_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_00_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_9 ),
        .AXI_00_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_10 ),
        .AXI_00_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_11 ),
        .AXI_00_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10578 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10579 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10580 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10581 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10582 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10583 }),
        .AXI_00_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11068 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11069 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11070 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11071 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11072 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11073 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11074 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11075 }),
        .AXI_00_RDATA(AXI_00_RDATA),
        .AXI_00_RDATA_PARITY(AXI_00_RDATA_PARITY),
        .AXI_00_RID(AXI_00_RID),
        .AXI_00_RLAST(AXI_00_RLAST),
        .AXI_00_RREADY(rready_00),
        .AXI_00_RRESP(AXI_00_RRESP),
        .AXI_00_RVALID(AXI_00_RVALID),
        .AXI_00_WDATA(AXI_00_WDATA),
        .AXI_00_WDATA_PARITY(AXI_00_WDATA_PARITY),
        .AXI_00_WLAST(AXI_00_WLAST),
        .AXI_00_WREADY(AXI_00_WREADY),
        .AXI_00_WSTRB(AXI_00_WSTRB),
        .AXI_00_WVALID(AXI_00_WVALID),
        .AXI_01_ACLK(AXI_01_ACLK),
        .AXI_01_ARADDR({AXI_01_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_01_ARADDR[27:0]}),
        .AXI_01_ARBURST(AXI_01_ARBURST),
        .AXI_01_ARESET_N(AXI_01_ARESET_N),
        .AXI_01_ARID(AXI_01_ARID),
        .AXI_01_ARLEN(AXI_01_ARLEN),
        .AXI_01_ARREADY(AXI_01_ARREADY),
        .AXI_01_ARSIZE(AXI_01_ARSIZE),
        .AXI_01_ARVALID(AXI_01_ARVALID),
        .AXI_01_AWADDR({AXI_01_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_01_AWADDR[27:0]}),
        .AXI_01_AWBURST(AXI_01_AWBURST),
        .AXI_01_AWID(AXI_01_AWID),
        .AXI_01_AWLEN(AXI_01_AWLEN),
        .AXI_01_AWREADY(AXI_01_AWREADY),
        .AXI_01_AWSIZE(AXI_01_AWSIZE),
        .AXI_01_AWVALID(AXI_01_AWVALID),
        .AXI_01_BID(AXI_01_BID),
        .AXI_01_BREADY(bready_01),
        .AXI_01_BRESP(AXI_01_BRESP),
        .AXI_01_BVALID(AXI_01_BVALID),
        .AXI_01_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_368 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_369 }),
        .AXI_01_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_18 ),
        .AXI_01_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11076 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11077 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11078 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11079 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11080 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11081 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11082 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11083 }),
        .AXI_01_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_635 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_636 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_637 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_638 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_639 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_640 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_641 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_642 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_643 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_644 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_645 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_646 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_647 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_648 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_649 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_650 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_651 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_652 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_653 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_654 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_655 }),
        .AXI_01_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11084 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11085 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11086 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11087 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11088 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11089 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11090 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11091 }),
        .AXI_01_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_370 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_371 }),
        .AXI_01_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_19 ),
        .AXI_01_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_01_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_20 ),
        .AXI_01_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_21 ),
        .AXI_01_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_22 ),
        .AXI_01_RDATA(AXI_01_RDATA),
        .AXI_01_RDATA_PARITY(AXI_01_RDATA_PARITY),
        .AXI_01_RID(AXI_01_RID),
        .AXI_01_RLAST(AXI_01_RLAST),
        .AXI_01_RREADY(rready_01),
        .AXI_01_RRESP(AXI_01_RRESP),
        .AXI_01_RVALID(AXI_01_RVALID),
        .AXI_01_WDATA(AXI_01_WDATA),
        .AXI_01_WDATA_PARITY(AXI_01_WDATA_PARITY),
        .AXI_01_WLAST(AXI_01_WLAST),
        .AXI_01_WREADY(AXI_01_WREADY),
        .AXI_01_WSTRB(AXI_01_WSTRB),
        .AXI_01_WVALID(AXI_01_WVALID),
        .AXI_02_ACLK(AXI_02_ACLK),
        .AXI_02_ARADDR({AXI_02_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_02_ARADDR[27:0]}),
        .AXI_02_ARBURST(AXI_02_ARBURST),
        .AXI_02_ARESET_N(AXI_02_ARESET_N),
        .AXI_02_ARID(AXI_02_ARID),
        .AXI_02_ARLEN(AXI_02_ARLEN),
        .AXI_02_ARREADY(AXI_02_ARREADY),
        .AXI_02_ARSIZE(AXI_02_ARSIZE),
        .AXI_02_ARVALID(AXI_02_ARVALID),
        .AXI_02_AWADDR({AXI_02_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_02_AWADDR[27:0]}),
        .AXI_02_AWBURST(AXI_02_AWBURST),
        .AXI_02_AWID(AXI_02_AWID),
        .AXI_02_AWLEN(AXI_02_AWLEN),
        .AXI_02_AWREADY(AXI_02_AWREADY),
        .AXI_02_AWSIZE(AXI_02_AWSIZE),
        .AXI_02_AWVALID(AXI_02_AWVALID),
        .AXI_02_BID(AXI_02_BID),
        .AXI_02_BREADY(bready_02),
        .AXI_02_BRESP(AXI_02_BRESP),
        .AXI_02_BVALID(AXI_02_BVALID),
        .AXI_02_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_376 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_377 }),
        .AXI_02_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_29 ),
        .AXI_02_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11092 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11093 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11094 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11095 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11096 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11097 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11098 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11099 }),
        .AXI_02_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_656 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_657 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_658 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_659 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_660 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_661 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_662 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_663 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_664 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_665 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_666 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_667 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_668 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_669 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_670 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_671 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_672 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_673 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_674 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_675 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_676 }),
        .AXI_02_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11100 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11101 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11102 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11103 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11104 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11105 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11106 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11107 }),
        .AXI_02_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_378 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_379 }),
        .AXI_02_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_30 ),
        .AXI_02_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_02_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_31 ),
        .AXI_02_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_32 ),
        .AXI_02_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_33 ),
        .AXI_02_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10608 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10609 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10610 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10611 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10612 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10613 }),
        .AXI_02_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11108 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11109 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11110 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11111 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11112 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11113 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11114 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11115 }),
        .AXI_02_RDATA(AXI_02_RDATA),
        .AXI_02_RDATA_PARITY(AXI_02_RDATA_PARITY),
        .AXI_02_RID(AXI_02_RID),
        .AXI_02_RLAST(AXI_02_RLAST),
        .AXI_02_RREADY(rready_02),
        .AXI_02_RRESP(AXI_02_RRESP),
        .AXI_02_RVALID(AXI_02_RVALID),
        .AXI_02_WDATA(AXI_02_WDATA),
        .AXI_02_WDATA_PARITY(AXI_02_WDATA_PARITY),
        .AXI_02_WLAST(AXI_02_WLAST),
        .AXI_02_WREADY(AXI_02_WREADY),
        .AXI_02_WSTRB(AXI_02_WSTRB),
        .AXI_02_WVALID(AXI_02_WVALID),
        .AXI_03_ACLK(AXI_03_ACLK),
        .AXI_03_ARADDR({AXI_03_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_03_ARADDR[27:0]}),
        .AXI_03_ARBURST(AXI_03_ARBURST),
        .AXI_03_ARESET_N(AXI_03_ARESET_N),
        .AXI_03_ARID(AXI_03_ARID),
        .AXI_03_ARLEN(AXI_03_ARLEN),
        .AXI_03_ARREADY(AXI_03_ARREADY),
        .AXI_03_ARSIZE(AXI_03_ARSIZE),
        .AXI_03_ARVALID(AXI_03_ARVALID),
        .AXI_03_AWADDR({AXI_03_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_03_AWADDR[27:0]}),
        .AXI_03_AWBURST(AXI_03_AWBURST),
        .AXI_03_AWID(AXI_03_AWID),
        .AXI_03_AWLEN(AXI_03_AWLEN),
        .AXI_03_AWREADY(AXI_03_AWREADY),
        .AXI_03_AWSIZE(AXI_03_AWSIZE),
        .AXI_03_AWVALID(AXI_03_AWVALID),
        .AXI_03_BID(AXI_03_BID),
        .AXI_03_BREADY(bready_03),
        .AXI_03_BRESP(AXI_03_BRESP),
        .AXI_03_BVALID(AXI_03_BVALID),
        .AXI_03_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_384 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_385 }),
        .AXI_03_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_40 ),
        .AXI_03_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11116 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11117 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11118 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11119 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11120 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11121 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11122 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11123 }),
        .AXI_03_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_677 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_678 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_679 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_680 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_681 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_682 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_683 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_684 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_685 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_686 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_687 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_688 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_689 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_690 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_691 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_692 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_693 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_694 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_695 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_696 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_697 }),
        .AXI_03_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11124 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11125 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11126 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11127 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11128 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11129 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11130 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11131 }),
        .AXI_03_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_386 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_387 }),
        .AXI_03_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_41 ),
        .AXI_03_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_03_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_42 ),
        .AXI_03_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_43 ),
        .AXI_03_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_44 ),
        .AXI_03_RDATA(AXI_03_RDATA),
        .AXI_03_RDATA_PARITY(AXI_03_RDATA_PARITY),
        .AXI_03_RID(AXI_03_RID),
        .AXI_03_RLAST(AXI_03_RLAST),
        .AXI_03_RREADY(rready_03),
        .AXI_03_RRESP(AXI_03_RRESP),
        .AXI_03_RVALID(AXI_03_RVALID),
        .AXI_03_WDATA(AXI_03_WDATA),
        .AXI_03_WDATA_PARITY(AXI_03_WDATA_PARITY),
        .AXI_03_WLAST(AXI_03_WLAST),
        .AXI_03_WREADY(AXI_03_WREADY),
        .AXI_03_WSTRB(AXI_03_WSTRB),
        .AXI_03_WVALID(AXI_03_WVALID),
        .AXI_04_ACLK(AXI_04_ACLK),
        .AXI_04_ARADDR({AXI_04_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_04_ARADDR[27:0]}),
        .AXI_04_ARBURST(AXI_04_ARBURST),
        .AXI_04_ARESET_N(AXI_04_ARESET_N),
        .AXI_04_ARID(AXI_04_ARID),
        .AXI_04_ARLEN(AXI_04_ARLEN),
        .AXI_04_ARREADY(AXI_04_ARREADY),
        .AXI_04_ARSIZE(AXI_04_ARSIZE),
        .AXI_04_ARVALID(AXI_04_ARVALID),
        .AXI_04_AWADDR({AXI_04_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_04_AWADDR[27:0]}),
        .AXI_04_AWBURST(AXI_04_AWBURST),
        .AXI_04_AWID(AXI_04_AWID),
        .AXI_04_AWLEN(AXI_04_AWLEN),
        .AXI_04_AWREADY(AXI_04_AWREADY),
        .AXI_04_AWSIZE(AXI_04_AWSIZE),
        .AXI_04_AWVALID(AXI_04_AWVALID),
        .AXI_04_BID(AXI_04_BID),
        .AXI_04_BREADY(bready_04),
        .AXI_04_BRESP(AXI_04_BRESP),
        .AXI_04_BVALID(AXI_04_BVALID),
        .AXI_04_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_392 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_393 }),
        .AXI_04_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_51 ),
        .AXI_04_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11132 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11133 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11134 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11135 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11136 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11137 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11138 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11139 }),
        .AXI_04_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_698 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_699 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_700 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_701 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_702 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_703 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_704 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_705 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_706 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_707 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_708 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_709 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_710 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_711 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_712 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_713 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_714 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_715 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_716 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_717 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_718 }),
        .AXI_04_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11140 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11141 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11142 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11143 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11144 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11145 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11146 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11147 }),
        .AXI_04_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_394 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_395 }),
        .AXI_04_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_52 ),
        .AXI_04_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_04_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_53 ),
        .AXI_04_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_54 ),
        .AXI_04_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_55 ),
        .AXI_04_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10638 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10639 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10640 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10641 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10642 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10643 }),
        .AXI_04_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11148 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11149 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11150 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11151 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11152 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11153 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11154 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11155 }),
        .AXI_04_RDATA(AXI_04_RDATA),
        .AXI_04_RDATA_PARITY(AXI_04_RDATA_PARITY),
        .AXI_04_RID(AXI_04_RID),
        .AXI_04_RLAST(AXI_04_RLAST),
        .AXI_04_RREADY(rready_04),
        .AXI_04_RRESP(AXI_04_RRESP),
        .AXI_04_RVALID(AXI_04_RVALID),
        .AXI_04_WDATA(AXI_04_WDATA),
        .AXI_04_WDATA_PARITY(AXI_04_WDATA_PARITY),
        .AXI_04_WLAST(AXI_04_WLAST),
        .AXI_04_WREADY(AXI_04_WREADY),
        .AXI_04_WSTRB(AXI_04_WSTRB),
        .AXI_04_WVALID(AXI_04_WVALID),
        .AXI_05_ACLK(AXI_05_ACLK),
        .AXI_05_ARADDR({AXI_05_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_05_ARADDR[27:0]}),
        .AXI_05_ARBURST(AXI_05_ARBURST),
        .AXI_05_ARESET_N(AXI_05_ARESET_N),
        .AXI_05_ARID(AXI_05_ARID),
        .AXI_05_ARLEN(AXI_05_ARLEN),
        .AXI_05_ARREADY(AXI_05_ARREADY),
        .AXI_05_ARSIZE(AXI_05_ARSIZE),
        .AXI_05_ARVALID(AXI_05_ARVALID),
        .AXI_05_AWADDR({AXI_05_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_05_AWADDR[27:0]}),
        .AXI_05_AWBURST(AXI_05_AWBURST),
        .AXI_05_AWID(AXI_05_AWID),
        .AXI_05_AWLEN(AXI_05_AWLEN),
        .AXI_05_AWREADY(AXI_05_AWREADY),
        .AXI_05_AWSIZE(AXI_05_AWSIZE),
        .AXI_05_AWVALID(AXI_05_AWVALID),
        .AXI_05_BID(AXI_05_BID),
        .AXI_05_BREADY(bready_05),
        .AXI_05_BRESP(AXI_05_BRESP),
        .AXI_05_BVALID(AXI_05_BVALID),
        .AXI_05_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_400 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_401 }),
        .AXI_05_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_62 ),
        .AXI_05_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11156 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11157 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11158 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11159 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11160 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11161 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11162 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11163 }),
        .AXI_05_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_719 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_720 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_721 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_722 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_723 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_724 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_725 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_726 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_727 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_728 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_729 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_730 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_731 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_732 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_733 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_734 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_735 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_736 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_737 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_738 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_739 }),
        .AXI_05_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11164 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11165 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11166 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11167 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11168 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11169 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11170 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11171 }),
        .AXI_05_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_402 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_403 }),
        .AXI_05_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_63 ),
        .AXI_05_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_05_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_64 ),
        .AXI_05_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_65 ),
        .AXI_05_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_66 ),
        .AXI_05_RDATA(AXI_05_RDATA),
        .AXI_05_RDATA_PARITY(AXI_05_RDATA_PARITY),
        .AXI_05_RID(AXI_05_RID),
        .AXI_05_RLAST(AXI_05_RLAST),
        .AXI_05_RREADY(rready_05),
        .AXI_05_RRESP(AXI_05_RRESP),
        .AXI_05_RVALID(AXI_05_RVALID),
        .AXI_05_WDATA(AXI_05_WDATA),
        .AXI_05_WDATA_PARITY(AXI_05_WDATA_PARITY),
        .AXI_05_WLAST(AXI_05_WLAST),
        .AXI_05_WREADY(AXI_05_WREADY),
        .AXI_05_WSTRB(AXI_05_WSTRB),
        .AXI_05_WVALID(AXI_05_WVALID),
        .AXI_06_ACLK(AXI_06_ACLK),
        .AXI_06_ARADDR({AXI_06_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_06_ARADDR[27:0]}),
        .AXI_06_ARBURST(AXI_06_ARBURST),
        .AXI_06_ARESET_N(AXI_06_ARESET_N),
        .AXI_06_ARID(AXI_06_ARID),
        .AXI_06_ARLEN(AXI_06_ARLEN),
        .AXI_06_ARREADY(AXI_06_ARREADY),
        .AXI_06_ARSIZE(AXI_06_ARSIZE),
        .AXI_06_ARVALID(AXI_06_ARVALID),
        .AXI_06_AWADDR({AXI_06_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_06_AWADDR[27:0]}),
        .AXI_06_AWBURST(AXI_06_AWBURST),
        .AXI_06_AWID(AXI_06_AWID),
        .AXI_06_AWLEN(AXI_06_AWLEN),
        .AXI_06_AWREADY(AXI_06_AWREADY),
        .AXI_06_AWSIZE(AXI_06_AWSIZE),
        .AXI_06_AWVALID(AXI_06_AWVALID),
        .AXI_06_BID(AXI_06_BID),
        .AXI_06_BREADY(bready_06),
        .AXI_06_BRESP(AXI_06_BRESP),
        .AXI_06_BVALID(AXI_06_BVALID),
        .AXI_06_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_408 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_409 }),
        .AXI_06_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_73 ),
        .AXI_06_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11172 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11173 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11174 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11175 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11176 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11177 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11178 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11179 }),
        .AXI_06_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_740 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_741 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_742 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_743 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_744 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_745 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_746 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_747 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_748 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_749 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_750 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_751 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_752 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_753 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_754 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_755 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_756 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_757 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_758 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_759 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_760 }),
        .AXI_06_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11180 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11181 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11182 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11183 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11184 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11185 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11186 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11187 }),
        .AXI_06_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_410 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_411 }),
        .AXI_06_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_74 ),
        .AXI_06_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_06_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_75 ),
        .AXI_06_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_76 ),
        .AXI_06_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_77 ),
        .AXI_06_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10668 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10669 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10670 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10671 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10672 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10673 }),
        .AXI_06_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11188 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11189 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11190 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11191 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11192 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11193 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11194 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11195 }),
        .AXI_06_RDATA(AXI_06_RDATA),
        .AXI_06_RDATA_PARITY(AXI_06_RDATA_PARITY),
        .AXI_06_RID(AXI_06_RID),
        .AXI_06_RLAST(AXI_06_RLAST),
        .AXI_06_RREADY(rready_06),
        .AXI_06_RRESP(AXI_06_RRESP),
        .AXI_06_RVALID(AXI_06_RVALID),
        .AXI_06_WDATA(AXI_06_WDATA),
        .AXI_06_WDATA_PARITY(AXI_06_WDATA_PARITY),
        .AXI_06_WLAST(AXI_06_WLAST),
        .AXI_06_WREADY(AXI_06_WREADY),
        .AXI_06_WSTRB(AXI_06_WSTRB),
        .AXI_06_WVALID(AXI_06_WVALID),
        .AXI_07_ACLK(AXI_07_ACLK),
        .AXI_07_ARADDR({AXI_07_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_07_ARADDR[27:0]}),
        .AXI_07_ARBURST(AXI_07_ARBURST),
        .AXI_07_ARESET_N(AXI_07_ARESET_N),
        .AXI_07_ARID(AXI_07_ARID),
        .AXI_07_ARLEN(AXI_07_ARLEN),
        .AXI_07_ARREADY(AXI_07_ARREADY),
        .AXI_07_ARSIZE(AXI_07_ARSIZE),
        .AXI_07_ARVALID(AXI_07_ARVALID),
        .AXI_07_AWADDR({AXI_07_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_07_AWADDR[27:0]}),
        .AXI_07_AWBURST(AXI_07_AWBURST),
        .AXI_07_AWID(AXI_07_AWID),
        .AXI_07_AWLEN(AXI_07_AWLEN),
        .AXI_07_AWREADY(AXI_07_AWREADY),
        .AXI_07_AWSIZE(AXI_07_AWSIZE),
        .AXI_07_AWVALID(AXI_07_AWVALID),
        .AXI_07_BID(AXI_07_BID),
        .AXI_07_BREADY(bready_07),
        .AXI_07_BRESP(AXI_07_BRESP),
        .AXI_07_BVALID(AXI_07_BVALID),
        .AXI_07_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_416 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_417 }),
        .AXI_07_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_84 ),
        .AXI_07_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11196 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11197 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11198 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11199 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11200 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11201 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11202 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11203 }),
        .AXI_07_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_761 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_762 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_763 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_764 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_765 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_766 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_767 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_768 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_769 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_770 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_771 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_772 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_773 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_774 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_775 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_776 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_777 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_778 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_779 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_780 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_781 }),
        .AXI_07_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11204 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11205 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11206 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11207 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11208 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11209 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11210 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11211 }),
        .AXI_07_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_418 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_419 }),
        .AXI_07_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_85 ),
        .AXI_07_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_07_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_86 ),
        .AXI_07_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_87 ),
        .AXI_07_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_88 ),
        .AXI_07_RDATA(AXI_07_RDATA),
        .AXI_07_RDATA_PARITY(AXI_07_RDATA_PARITY),
        .AXI_07_RID(AXI_07_RID),
        .AXI_07_RLAST(AXI_07_RLAST),
        .AXI_07_RREADY(rready_07),
        .AXI_07_RRESP(AXI_07_RRESP),
        .AXI_07_RVALID(AXI_07_RVALID),
        .AXI_07_WDATA(AXI_07_WDATA),
        .AXI_07_WDATA_PARITY(AXI_07_WDATA_PARITY),
        .AXI_07_WLAST(AXI_07_WLAST),
        .AXI_07_WREADY(AXI_07_WREADY),
        .AXI_07_WSTRB(AXI_07_WSTRB),
        .AXI_07_WVALID(AXI_07_WVALID),
        .AXI_08_ACLK(AXI_08_ACLK),
        .AXI_08_ARADDR({AXI_08_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_08_ARADDR[27:0]}),
        .AXI_08_ARBURST(AXI_08_ARBURST),
        .AXI_08_ARESET_N(AXI_08_ARESET_N),
        .AXI_08_ARID(AXI_08_ARID),
        .AXI_08_ARLEN(AXI_08_ARLEN),
        .AXI_08_ARREADY(AXI_08_ARREADY),
        .AXI_08_ARSIZE(AXI_08_ARSIZE),
        .AXI_08_ARVALID(AXI_08_ARVALID),
        .AXI_08_AWADDR({AXI_08_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_08_AWADDR[27:0]}),
        .AXI_08_AWBURST(AXI_08_AWBURST),
        .AXI_08_AWID(AXI_08_AWID),
        .AXI_08_AWLEN(AXI_08_AWLEN),
        .AXI_08_AWREADY(AXI_08_AWREADY),
        .AXI_08_AWSIZE(AXI_08_AWSIZE),
        .AXI_08_AWVALID(AXI_08_AWVALID),
        .AXI_08_BID(AXI_08_BID),
        .AXI_08_BREADY(bready_08),
        .AXI_08_BRESP(AXI_08_BRESP),
        .AXI_08_BVALID(AXI_08_BVALID),
        .AXI_08_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_424 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_425 }),
        .AXI_08_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_95 ),
        .AXI_08_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11212 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11213 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11214 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11215 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11216 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11217 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11218 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11219 }),
        .AXI_08_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_782 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_783 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_784 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_785 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_786 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_787 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_788 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_789 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_790 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_791 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_792 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_793 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_794 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_795 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_796 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_797 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_798 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_799 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_800 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_801 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_802 }),
        .AXI_08_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11220 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11221 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11222 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11223 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11224 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11225 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11226 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11227 }),
        .AXI_08_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_426 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_427 }),
        .AXI_08_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_96 ),
        .AXI_08_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_08_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_97 ),
        .AXI_08_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_98 ),
        .AXI_08_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_99 ),
        .AXI_08_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10698 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10699 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10700 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10701 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10702 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10703 }),
        .AXI_08_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11228 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11229 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11230 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11231 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11232 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11233 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11234 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11235 }),
        .AXI_08_RDATA(AXI_08_RDATA),
        .AXI_08_RDATA_PARITY(AXI_08_RDATA_PARITY),
        .AXI_08_RID(AXI_08_RID),
        .AXI_08_RLAST(AXI_08_RLAST),
        .AXI_08_RREADY(rready_08),
        .AXI_08_RRESP(AXI_08_RRESP),
        .AXI_08_RVALID(AXI_08_RVALID),
        .AXI_08_WDATA(AXI_08_WDATA),
        .AXI_08_WDATA_PARITY(AXI_08_WDATA_PARITY),
        .AXI_08_WLAST(AXI_08_WLAST),
        .AXI_08_WREADY(AXI_08_WREADY),
        .AXI_08_WSTRB(AXI_08_WSTRB),
        .AXI_08_WVALID(AXI_08_WVALID),
        .AXI_09_ACLK(AXI_09_ACLK),
        .AXI_09_ARADDR({AXI_09_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_09_ARADDR[27:0]}),
        .AXI_09_ARBURST(AXI_09_ARBURST),
        .AXI_09_ARESET_N(AXI_09_ARESET_N),
        .AXI_09_ARID(AXI_09_ARID),
        .AXI_09_ARLEN(AXI_09_ARLEN),
        .AXI_09_ARREADY(AXI_09_ARREADY),
        .AXI_09_ARSIZE(AXI_09_ARSIZE),
        .AXI_09_ARVALID(AXI_09_ARVALID),
        .AXI_09_AWADDR({AXI_09_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_09_AWADDR[27:0]}),
        .AXI_09_AWBURST(AXI_09_AWBURST),
        .AXI_09_AWID(AXI_09_AWID),
        .AXI_09_AWLEN(AXI_09_AWLEN),
        .AXI_09_AWREADY(AXI_09_AWREADY),
        .AXI_09_AWSIZE(AXI_09_AWSIZE),
        .AXI_09_AWVALID(AXI_09_AWVALID),
        .AXI_09_BID(AXI_09_BID),
        .AXI_09_BREADY(bready_09),
        .AXI_09_BRESP(AXI_09_BRESP),
        .AXI_09_BVALID(AXI_09_BVALID),
        .AXI_09_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_432 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_433 }),
        .AXI_09_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_106 ),
        .AXI_09_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11236 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11237 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11238 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11239 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11240 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11241 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11242 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11243 }),
        .AXI_09_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_803 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_804 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_805 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_806 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_807 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_808 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_809 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_810 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_811 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_812 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_813 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_814 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_815 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_816 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_817 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_818 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_819 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_820 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_821 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_822 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_823 }),
        .AXI_09_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11244 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11245 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11246 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11247 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11248 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11249 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11250 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11251 }),
        .AXI_09_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_434 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_435 }),
        .AXI_09_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_107 ),
        .AXI_09_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_09_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_108 ),
        .AXI_09_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_109 ),
        .AXI_09_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_110 ),
        .AXI_09_RDATA(AXI_09_RDATA),
        .AXI_09_RDATA_PARITY(AXI_09_RDATA_PARITY),
        .AXI_09_RID(AXI_09_RID),
        .AXI_09_RLAST(AXI_09_RLAST),
        .AXI_09_RREADY(rready_09),
        .AXI_09_RRESP(AXI_09_RRESP),
        .AXI_09_RVALID(AXI_09_RVALID),
        .AXI_09_WDATA(AXI_09_WDATA),
        .AXI_09_WDATA_PARITY(AXI_09_WDATA_PARITY),
        .AXI_09_WLAST(AXI_09_WLAST),
        .AXI_09_WREADY(AXI_09_WREADY),
        .AXI_09_WSTRB(AXI_09_WSTRB),
        .AXI_09_WVALID(AXI_09_WVALID),
        .AXI_10_ACLK(AXI_10_ACLK),
        .AXI_10_ARADDR({AXI_10_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_10_ARADDR[27:0]}),
        .AXI_10_ARBURST(AXI_10_ARBURST),
        .AXI_10_ARESET_N(AXI_10_ARESET_N),
        .AXI_10_ARID(AXI_10_ARID),
        .AXI_10_ARLEN(AXI_10_ARLEN),
        .AXI_10_ARREADY(AXI_10_ARREADY),
        .AXI_10_ARSIZE(AXI_10_ARSIZE),
        .AXI_10_ARVALID(AXI_10_ARVALID),
        .AXI_10_AWADDR({AXI_10_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_10_AWADDR[27:0]}),
        .AXI_10_AWBURST(AXI_10_AWBURST),
        .AXI_10_AWID(AXI_10_AWID),
        .AXI_10_AWLEN(AXI_10_AWLEN),
        .AXI_10_AWREADY(AXI_10_AWREADY),
        .AXI_10_AWSIZE(AXI_10_AWSIZE),
        .AXI_10_AWVALID(AXI_10_AWVALID),
        .AXI_10_BID(AXI_10_BID),
        .AXI_10_BREADY(bready_10),
        .AXI_10_BRESP(AXI_10_BRESP),
        .AXI_10_BVALID(AXI_10_BVALID),
        .AXI_10_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_440 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_441 }),
        .AXI_10_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_117 ),
        .AXI_10_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11252 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11253 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11254 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11255 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11256 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11257 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11258 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11259 }),
        .AXI_10_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_824 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_825 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_826 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_827 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_828 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_829 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_830 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_831 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_832 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_833 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_834 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_835 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_836 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_837 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_838 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_839 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_840 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_841 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_842 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_843 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_844 }),
        .AXI_10_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11260 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11261 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11262 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11263 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11264 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11265 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11266 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11267 }),
        .AXI_10_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_442 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_443 }),
        .AXI_10_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_118 ),
        .AXI_10_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_10_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_119 ),
        .AXI_10_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_120 ),
        .AXI_10_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_121 ),
        .AXI_10_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10728 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10729 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10730 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10731 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10732 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10733 }),
        .AXI_10_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11268 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11269 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11270 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11271 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11272 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11273 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11274 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11275 }),
        .AXI_10_RDATA(AXI_10_RDATA),
        .AXI_10_RDATA_PARITY(AXI_10_RDATA_PARITY),
        .AXI_10_RID(AXI_10_RID),
        .AXI_10_RLAST(AXI_10_RLAST),
        .AXI_10_RREADY(rready_10),
        .AXI_10_RRESP(AXI_10_RRESP),
        .AXI_10_RVALID(AXI_10_RVALID),
        .AXI_10_WDATA(AXI_10_WDATA),
        .AXI_10_WDATA_PARITY(AXI_10_WDATA_PARITY),
        .AXI_10_WLAST(AXI_10_WLAST),
        .AXI_10_WREADY(AXI_10_WREADY),
        .AXI_10_WSTRB(AXI_10_WSTRB),
        .AXI_10_WVALID(AXI_10_WVALID),
        .AXI_11_ACLK(AXI_11_ACLK),
        .AXI_11_ARADDR({AXI_11_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_11_ARADDR[27:0]}),
        .AXI_11_ARBURST(AXI_11_ARBURST),
        .AXI_11_ARESET_N(AXI_11_ARESET_N),
        .AXI_11_ARID(AXI_11_ARID),
        .AXI_11_ARLEN(AXI_11_ARLEN),
        .AXI_11_ARREADY(AXI_11_ARREADY),
        .AXI_11_ARSIZE(AXI_11_ARSIZE),
        .AXI_11_ARVALID(AXI_11_ARVALID),
        .AXI_11_AWADDR({AXI_11_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_11_AWADDR[27:0]}),
        .AXI_11_AWBURST(AXI_11_AWBURST),
        .AXI_11_AWID(AXI_11_AWID),
        .AXI_11_AWLEN(AXI_11_AWLEN),
        .AXI_11_AWREADY(AXI_11_AWREADY),
        .AXI_11_AWSIZE(AXI_11_AWSIZE),
        .AXI_11_AWVALID(AXI_11_AWVALID),
        .AXI_11_BID(AXI_11_BID),
        .AXI_11_BREADY(bready_11),
        .AXI_11_BRESP(AXI_11_BRESP),
        .AXI_11_BVALID(AXI_11_BVALID),
        .AXI_11_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_448 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_449 }),
        .AXI_11_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_128 ),
        .AXI_11_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11276 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11277 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11278 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11279 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11280 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11281 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11282 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11283 }),
        .AXI_11_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_845 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_846 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_847 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_848 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_849 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_850 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_851 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_852 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_853 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_854 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_855 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_856 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_857 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_858 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_859 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_860 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_861 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_862 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_863 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_864 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_865 }),
        .AXI_11_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11284 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11285 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11286 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11287 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11288 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11289 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11290 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11291 }),
        .AXI_11_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_450 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_451 }),
        .AXI_11_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_129 ),
        .AXI_11_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_11_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_130 ),
        .AXI_11_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_131 ),
        .AXI_11_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_132 ),
        .AXI_11_RDATA(AXI_11_RDATA),
        .AXI_11_RDATA_PARITY(AXI_11_RDATA_PARITY),
        .AXI_11_RID(AXI_11_RID),
        .AXI_11_RLAST(AXI_11_RLAST),
        .AXI_11_RREADY(rready_11),
        .AXI_11_RRESP(AXI_11_RRESP),
        .AXI_11_RVALID(AXI_11_RVALID),
        .AXI_11_WDATA(AXI_11_WDATA),
        .AXI_11_WDATA_PARITY(AXI_11_WDATA_PARITY),
        .AXI_11_WLAST(AXI_11_WLAST),
        .AXI_11_WREADY(AXI_11_WREADY),
        .AXI_11_WSTRB(AXI_11_WSTRB),
        .AXI_11_WVALID(AXI_11_WVALID),
        .AXI_12_ACLK(AXI_12_ACLK),
        .AXI_12_ARADDR({AXI_12_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_12_ARADDR[27:0]}),
        .AXI_12_ARBURST(AXI_12_ARBURST),
        .AXI_12_ARESET_N(AXI_12_ARESET_N),
        .AXI_12_ARID(AXI_12_ARID),
        .AXI_12_ARLEN(AXI_12_ARLEN),
        .AXI_12_ARREADY(AXI_12_ARREADY),
        .AXI_12_ARSIZE(AXI_12_ARSIZE),
        .AXI_12_ARVALID(AXI_12_ARVALID),
        .AXI_12_AWADDR({AXI_12_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_12_AWADDR[27:0]}),
        .AXI_12_AWBURST(AXI_12_AWBURST),
        .AXI_12_AWID(AXI_12_AWID),
        .AXI_12_AWLEN(AXI_12_AWLEN),
        .AXI_12_AWREADY(AXI_12_AWREADY),
        .AXI_12_AWSIZE(AXI_12_AWSIZE),
        .AXI_12_AWVALID(AXI_12_AWVALID),
        .AXI_12_BID(AXI_12_BID),
        .AXI_12_BREADY(bready_12),
        .AXI_12_BRESP(AXI_12_BRESP),
        .AXI_12_BVALID(AXI_12_BVALID),
        .AXI_12_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_456 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_457 }),
        .AXI_12_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_139 ),
        .AXI_12_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11292 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11293 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11294 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11295 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11296 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11297 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11298 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11299 }),
        .AXI_12_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_866 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_867 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_868 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_869 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_870 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_871 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_872 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_873 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_874 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_875 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_876 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_877 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_878 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_879 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_880 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_881 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_882 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_883 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_884 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_885 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_886 }),
        .AXI_12_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11300 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11301 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11302 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11303 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11304 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11305 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11306 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11307 }),
        .AXI_12_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_458 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_459 }),
        .AXI_12_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_140 ),
        .AXI_12_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_12_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_141 ),
        .AXI_12_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_142 ),
        .AXI_12_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_143 ),
        .AXI_12_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10758 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10759 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10760 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10761 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10762 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10763 }),
        .AXI_12_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11308 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11309 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11310 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11311 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11312 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11313 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11314 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11315 }),
        .AXI_12_RDATA(AXI_12_RDATA),
        .AXI_12_RDATA_PARITY(AXI_12_RDATA_PARITY),
        .AXI_12_RID(AXI_12_RID),
        .AXI_12_RLAST(AXI_12_RLAST),
        .AXI_12_RREADY(rready_12),
        .AXI_12_RRESP(AXI_12_RRESP),
        .AXI_12_RVALID(AXI_12_RVALID),
        .AXI_12_WDATA(AXI_12_WDATA),
        .AXI_12_WDATA_PARITY(AXI_12_WDATA_PARITY),
        .AXI_12_WLAST(AXI_12_WLAST),
        .AXI_12_WREADY(AXI_12_WREADY),
        .AXI_12_WSTRB(AXI_12_WSTRB),
        .AXI_12_WVALID(AXI_12_WVALID),
        .AXI_13_ACLK(AXI_13_ACLK),
        .AXI_13_ARADDR({AXI_13_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_13_ARADDR[27:0]}),
        .AXI_13_ARBURST(AXI_13_ARBURST),
        .AXI_13_ARESET_N(AXI_13_ARESET_N),
        .AXI_13_ARID(AXI_13_ARID),
        .AXI_13_ARLEN(AXI_13_ARLEN),
        .AXI_13_ARREADY(AXI_13_ARREADY),
        .AXI_13_ARSIZE(AXI_13_ARSIZE),
        .AXI_13_ARVALID(AXI_13_ARVALID),
        .AXI_13_AWADDR({AXI_13_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_13_AWADDR[27:0]}),
        .AXI_13_AWBURST(AXI_13_AWBURST),
        .AXI_13_AWID(AXI_13_AWID),
        .AXI_13_AWLEN(AXI_13_AWLEN),
        .AXI_13_AWREADY(AXI_13_AWREADY),
        .AXI_13_AWSIZE(AXI_13_AWSIZE),
        .AXI_13_AWVALID(AXI_13_AWVALID),
        .AXI_13_BID(AXI_13_BID),
        .AXI_13_BREADY(bready_13),
        .AXI_13_BRESP(AXI_13_BRESP),
        .AXI_13_BVALID(AXI_13_BVALID),
        .AXI_13_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_464 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_465 }),
        .AXI_13_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_150 ),
        .AXI_13_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11316 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11317 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11318 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11319 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11320 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11321 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11322 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11323 }),
        .AXI_13_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_887 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_888 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_889 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_890 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_891 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_892 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_893 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_894 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_895 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_896 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_897 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_898 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_899 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_900 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_901 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_902 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_903 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_904 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_905 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_906 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_907 }),
        .AXI_13_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11324 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11325 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11326 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11327 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11328 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11329 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11330 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11331 }),
        .AXI_13_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_466 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_467 }),
        .AXI_13_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_151 ),
        .AXI_13_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_13_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_152 ),
        .AXI_13_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_153 ),
        .AXI_13_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_154 ),
        .AXI_13_RDATA(AXI_13_RDATA),
        .AXI_13_RDATA_PARITY(AXI_13_RDATA_PARITY),
        .AXI_13_RID(AXI_13_RID),
        .AXI_13_RLAST(AXI_13_RLAST),
        .AXI_13_RREADY(rready_13),
        .AXI_13_RRESP(AXI_13_RRESP),
        .AXI_13_RVALID(AXI_13_RVALID),
        .AXI_13_WDATA(AXI_13_WDATA),
        .AXI_13_WDATA_PARITY(AXI_13_WDATA_PARITY),
        .AXI_13_WLAST(AXI_13_WLAST),
        .AXI_13_WREADY(AXI_13_WREADY),
        .AXI_13_WSTRB(AXI_13_WSTRB),
        .AXI_13_WVALID(AXI_13_WVALID),
        .AXI_14_ACLK(AXI_14_ACLK),
        .AXI_14_ARADDR({AXI_14_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_14_ARADDR[27:0]}),
        .AXI_14_ARBURST(AXI_14_ARBURST),
        .AXI_14_ARESET_N(AXI_14_ARESET_N),
        .AXI_14_ARID(AXI_14_ARID),
        .AXI_14_ARLEN(AXI_14_ARLEN),
        .AXI_14_ARREADY(AXI_14_ARREADY),
        .AXI_14_ARSIZE(AXI_14_ARSIZE),
        .AXI_14_ARVALID(AXI_14_ARVALID),
        .AXI_14_AWADDR({AXI_14_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_14_AWADDR[27:0]}),
        .AXI_14_AWBURST(AXI_14_AWBURST),
        .AXI_14_AWID(AXI_14_AWID),
        .AXI_14_AWLEN(AXI_14_AWLEN),
        .AXI_14_AWREADY(AXI_14_AWREADY),
        .AXI_14_AWSIZE(AXI_14_AWSIZE),
        .AXI_14_AWVALID(AXI_14_AWVALID),
        .AXI_14_BID(AXI_14_BID),
        .AXI_14_BREADY(bready_14),
        .AXI_14_BRESP(AXI_14_BRESP),
        .AXI_14_BVALID(AXI_14_BVALID),
        .AXI_14_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_472 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_473 }),
        .AXI_14_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_161 ),
        .AXI_14_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11332 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11333 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11334 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11335 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11336 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11337 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11338 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11339 }),
        .AXI_14_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_908 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_909 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_910 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_911 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_912 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_913 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_914 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_915 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_916 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_917 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_918 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_919 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_920 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_921 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_922 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_923 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_924 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_925 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_926 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_927 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_928 }),
        .AXI_14_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11340 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11341 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11342 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11343 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11344 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11345 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11346 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11347 }),
        .AXI_14_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_474 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_475 }),
        .AXI_14_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_162 ),
        .AXI_14_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_14_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_163 ),
        .AXI_14_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_164 ),
        .AXI_14_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_165 ),
        .AXI_14_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10788 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10789 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10790 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10791 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10792 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10793 }),
        .AXI_14_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11348 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11349 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11350 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11351 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11352 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11353 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11354 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11355 }),
        .AXI_14_RDATA(AXI_14_RDATA),
        .AXI_14_RDATA_PARITY(AXI_14_RDATA_PARITY),
        .AXI_14_RID(AXI_14_RID),
        .AXI_14_RLAST(AXI_14_RLAST),
        .AXI_14_RREADY(rready_14),
        .AXI_14_RRESP(AXI_14_RRESP),
        .AXI_14_RVALID(AXI_14_RVALID),
        .AXI_14_WDATA(AXI_14_WDATA),
        .AXI_14_WDATA_PARITY(AXI_14_WDATA_PARITY),
        .AXI_14_WLAST(AXI_14_WLAST),
        .AXI_14_WREADY(AXI_14_WREADY),
        .AXI_14_WSTRB(AXI_14_WSTRB),
        .AXI_14_WVALID(AXI_14_WVALID),
        .AXI_15_ACLK(AXI_15_ACLK),
        .AXI_15_ARADDR({AXI_15_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_15_ARADDR[27:0]}),
        .AXI_15_ARBURST(AXI_15_ARBURST),
        .AXI_15_ARESET_N(AXI_15_ARESET_N),
        .AXI_15_ARID(AXI_15_ARID),
        .AXI_15_ARLEN(AXI_15_ARLEN),
        .AXI_15_ARREADY(AXI_15_ARREADY),
        .AXI_15_ARSIZE(AXI_15_ARSIZE),
        .AXI_15_ARVALID(AXI_15_ARVALID),
        .AXI_15_AWADDR({AXI_15_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_15_AWADDR[27:0]}),
        .AXI_15_AWBURST(AXI_15_AWBURST),
        .AXI_15_AWID(AXI_15_AWID),
        .AXI_15_AWLEN(AXI_15_AWLEN),
        .AXI_15_AWREADY(AXI_15_AWREADY),
        .AXI_15_AWSIZE(AXI_15_AWSIZE),
        .AXI_15_AWVALID(AXI_15_AWVALID),
        .AXI_15_BID(AXI_15_BID),
        .AXI_15_BREADY(bready_15),
        .AXI_15_BRESP(AXI_15_BRESP),
        .AXI_15_BVALID(AXI_15_BVALID),
        .AXI_15_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_480 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_481 }),
        .AXI_15_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_172 ),
        .AXI_15_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11356 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11357 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11358 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11359 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11360 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11361 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11362 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11363 }),
        .AXI_15_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_929 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_930 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_931 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_932 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_933 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_934 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_935 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_936 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_937 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_938 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_939 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_940 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_941 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_942 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_943 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_944 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_945 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_946 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_947 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_948 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_949 }),
        .AXI_15_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11364 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11365 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11366 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11367 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11368 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11369 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11370 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11371 }),
        .AXI_15_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_482 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_483 }),
        .AXI_15_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_173 ),
        .AXI_15_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_15_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_174 ),
        .AXI_15_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_175 ),
        .AXI_15_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_176 ),
        .AXI_15_RDATA(AXI_15_RDATA),
        .AXI_15_RDATA_PARITY(AXI_15_RDATA_PARITY),
        .AXI_15_RID(AXI_15_RID),
        .AXI_15_RLAST(AXI_15_RLAST),
        .AXI_15_RREADY(rready_15),
        .AXI_15_RRESP(AXI_15_RRESP),
        .AXI_15_RVALID(AXI_15_RVALID),
        .AXI_15_WDATA(AXI_15_WDATA),
        .AXI_15_WDATA_PARITY(AXI_15_WDATA_PARITY),
        .AXI_15_WLAST(AXI_15_WLAST),
        .AXI_15_WREADY(AXI_15_WREADY),
        .AXI_15_WSTRB(AXI_15_WSTRB),
        .AXI_15_WVALID(AXI_15_WVALID),
        .AXI_16_ACLK(AXI_16_ACLK),
        .AXI_16_ARADDR({AXI_16_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_16_ARADDR[27:0]}),
        .AXI_16_ARBURST(AXI_16_ARBURST),
        .AXI_16_ARESET_N(AXI_16_ARESET_N),
        .AXI_16_ARID(AXI_16_ARID),
        .AXI_16_ARLEN(AXI_16_ARLEN),
        .AXI_16_ARREADY(AXI_16_ARREADY),
        .AXI_16_ARSIZE(AXI_16_ARSIZE),
        .AXI_16_ARVALID(AXI_16_ARVALID),
        .AXI_16_AWADDR({AXI_16_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_16_AWADDR[27:0]}),
        .AXI_16_AWBURST(AXI_16_AWBURST),
        .AXI_16_AWID(AXI_16_AWID),
        .AXI_16_AWLEN(AXI_16_AWLEN),
        .AXI_16_AWREADY(AXI_16_AWREADY),
        .AXI_16_AWSIZE(AXI_16_AWSIZE),
        .AXI_16_AWVALID(AXI_16_AWVALID),
        .AXI_16_BID(AXI_16_BID),
        .AXI_16_BREADY(bready_16),
        .AXI_16_BRESP(AXI_16_BRESP),
        .AXI_16_BVALID(AXI_16_BVALID),
        .AXI_16_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_488 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_489 }),
        .AXI_16_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_183 ),
        .AXI_16_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11372 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11373 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11374 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11375 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11376 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11377 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11378 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11379 }),
        .AXI_16_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_950 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_951 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_952 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_953 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_954 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_955 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_956 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_957 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_958 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_959 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_960 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_961 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_962 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_963 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_964 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_965 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_966 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_967 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_968 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_969 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_970 }),
        .AXI_16_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11380 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11381 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11382 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11383 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11384 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11385 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11386 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11387 }),
        .AXI_16_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_490 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_491 }),
        .AXI_16_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_184 ),
        .AXI_16_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_16_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_185 ),
        .AXI_16_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_186 ),
        .AXI_16_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_187 ),
        .AXI_16_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10818 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10819 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10820 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10821 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10822 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10823 }),
        .AXI_16_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11388 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11389 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11390 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11391 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11392 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11393 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11394 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11395 }),
        .AXI_16_RDATA(AXI_16_RDATA),
        .AXI_16_RDATA_PARITY(AXI_16_RDATA_PARITY),
        .AXI_16_RID(AXI_16_RID),
        .AXI_16_RLAST(AXI_16_RLAST),
        .AXI_16_RREADY(rready_16),
        .AXI_16_RRESP(AXI_16_RRESP),
        .AXI_16_RVALID(AXI_16_RVALID),
        .AXI_16_WDATA(AXI_16_WDATA),
        .AXI_16_WDATA_PARITY(AXI_16_WDATA_PARITY),
        .AXI_16_WLAST(AXI_16_WLAST),
        .AXI_16_WREADY(AXI_16_WREADY),
        .AXI_16_WSTRB(AXI_16_WSTRB),
        .AXI_16_WVALID(AXI_16_WVALID),
        .AXI_17_ACLK(AXI_17_ACLK),
        .AXI_17_ARADDR({AXI_17_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_17_ARADDR[27:0]}),
        .AXI_17_ARBURST(AXI_17_ARBURST),
        .AXI_17_ARESET_N(AXI_17_ARESET_N),
        .AXI_17_ARID(AXI_17_ARID),
        .AXI_17_ARLEN(AXI_17_ARLEN),
        .AXI_17_ARREADY(AXI_17_ARREADY),
        .AXI_17_ARSIZE(AXI_17_ARSIZE),
        .AXI_17_ARVALID(AXI_17_ARVALID),
        .AXI_17_AWADDR({AXI_17_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_17_AWADDR[27:0]}),
        .AXI_17_AWBURST(AXI_17_AWBURST),
        .AXI_17_AWID(AXI_17_AWID),
        .AXI_17_AWLEN(AXI_17_AWLEN),
        .AXI_17_AWREADY(AXI_17_AWREADY),
        .AXI_17_AWSIZE(AXI_17_AWSIZE),
        .AXI_17_AWVALID(AXI_17_AWVALID),
        .AXI_17_BID(AXI_17_BID),
        .AXI_17_BREADY(bready_17),
        .AXI_17_BRESP(AXI_17_BRESP),
        .AXI_17_BVALID(AXI_17_BVALID),
        .AXI_17_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_496 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_497 }),
        .AXI_17_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_194 ),
        .AXI_17_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11396 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11397 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11398 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11399 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11400 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11401 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11402 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11403 }),
        .AXI_17_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_971 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_972 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_973 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_974 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_975 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_976 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_977 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_978 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_979 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_980 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_981 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_982 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_983 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_984 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_985 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_986 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_987 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_988 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_989 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_990 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_991 }),
        .AXI_17_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11404 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11405 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11406 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11407 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11408 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11409 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11410 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11411 }),
        .AXI_17_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_498 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_499 }),
        .AXI_17_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_195 ),
        .AXI_17_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_17_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_196 ),
        .AXI_17_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_197 ),
        .AXI_17_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_198 ),
        .AXI_17_RDATA(AXI_17_RDATA),
        .AXI_17_RDATA_PARITY(AXI_17_RDATA_PARITY),
        .AXI_17_RID(AXI_17_RID),
        .AXI_17_RLAST(AXI_17_RLAST),
        .AXI_17_RREADY(rready_17),
        .AXI_17_RRESP(AXI_17_RRESP),
        .AXI_17_RVALID(AXI_17_RVALID),
        .AXI_17_WDATA(AXI_17_WDATA),
        .AXI_17_WDATA_PARITY(AXI_17_WDATA_PARITY),
        .AXI_17_WLAST(AXI_17_WLAST),
        .AXI_17_WREADY(AXI_17_WREADY),
        .AXI_17_WSTRB(AXI_17_WSTRB),
        .AXI_17_WVALID(AXI_17_WVALID),
        .AXI_18_ACLK(AXI_18_ACLK),
        .AXI_18_ARADDR({AXI_18_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_18_ARADDR[27:0]}),
        .AXI_18_ARBURST(AXI_18_ARBURST),
        .AXI_18_ARESET_N(AXI_18_ARESET_N),
        .AXI_18_ARID(AXI_18_ARID),
        .AXI_18_ARLEN(AXI_18_ARLEN),
        .AXI_18_ARREADY(AXI_18_ARREADY),
        .AXI_18_ARSIZE(AXI_18_ARSIZE),
        .AXI_18_ARVALID(AXI_18_ARVALID),
        .AXI_18_AWADDR({AXI_18_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_18_AWADDR[27:0]}),
        .AXI_18_AWBURST(AXI_18_AWBURST),
        .AXI_18_AWID(AXI_18_AWID),
        .AXI_18_AWLEN(AXI_18_AWLEN),
        .AXI_18_AWREADY(AXI_18_AWREADY),
        .AXI_18_AWSIZE(AXI_18_AWSIZE),
        .AXI_18_AWVALID(AXI_18_AWVALID),
        .AXI_18_BID(AXI_18_BID),
        .AXI_18_BREADY(bready_18),
        .AXI_18_BRESP(AXI_18_BRESP),
        .AXI_18_BVALID(AXI_18_BVALID),
        .AXI_18_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_504 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_505 }),
        .AXI_18_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_205 ),
        .AXI_18_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11412 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11413 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11414 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11415 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11416 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11417 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11418 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11419 }),
        .AXI_18_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_992 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_993 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_994 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_995 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_996 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_997 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_998 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_999 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1000 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1001 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1002 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1003 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1004 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1005 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1006 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1007 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1008 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1009 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1010 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1011 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1012 }),
        .AXI_18_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11420 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11421 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11422 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11423 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11424 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11425 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11426 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11427 }),
        .AXI_18_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_506 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_507 }),
        .AXI_18_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_206 ),
        .AXI_18_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_18_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_207 ),
        .AXI_18_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_208 ),
        .AXI_18_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_209 ),
        .AXI_18_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10848 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10849 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10850 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10851 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10852 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10853 }),
        .AXI_18_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11428 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11429 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11430 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11431 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11432 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11433 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11434 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11435 }),
        .AXI_18_RDATA(AXI_18_RDATA),
        .AXI_18_RDATA_PARITY(AXI_18_RDATA_PARITY),
        .AXI_18_RID(AXI_18_RID),
        .AXI_18_RLAST(AXI_18_RLAST),
        .AXI_18_RREADY(rready_18),
        .AXI_18_RRESP(AXI_18_RRESP),
        .AXI_18_RVALID(AXI_18_RVALID),
        .AXI_18_WDATA(AXI_18_WDATA),
        .AXI_18_WDATA_PARITY(AXI_18_WDATA_PARITY),
        .AXI_18_WLAST(AXI_18_WLAST),
        .AXI_18_WREADY(AXI_18_WREADY),
        .AXI_18_WSTRB(AXI_18_WSTRB),
        .AXI_18_WVALID(AXI_18_WVALID),
        .AXI_19_ACLK(AXI_19_ACLK),
        .AXI_19_ARADDR({AXI_19_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_19_ARADDR[27:0]}),
        .AXI_19_ARBURST(AXI_19_ARBURST),
        .AXI_19_ARESET_N(AXI_19_ARESET_N),
        .AXI_19_ARID(AXI_19_ARID),
        .AXI_19_ARLEN(AXI_19_ARLEN),
        .AXI_19_ARREADY(AXI_19_ARREADY),
        .AXI_19_ARSIZE(AXI_19_ARSIZE),
        .AXI_19_ARVALID(AXI_19_ARVALID),
        .AXI_19_AWADDR({AXI_19_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_19_AWADDR[27:0]}),
        .AXI_19_AWBURST(AXI_19_AWBURST),
        .AXI_19_AWID(AXI_19_AWID),
        .AXI_19_AWLEN(AXI_19_AWLEN),
        .AXI_19_AWREADY(AXI_19_AWREADY),
        .AXI_19_AWSIZE(AXI_19_AWSIZE),
        .AXI_19_AWVALID(AXI_19_AWVALID),
        .AXI_19_BID(AXI_19_BID),
        .AXI_19_BREADY(bready_19),
        .AXI_19_BRESP(AXI_19_BRESP),
        .AXI_19_BVALID(AXI_19_BVALID),
        .AXI_19_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_512 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_513 }),
        .AXI_19_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_216 ),
        .AXI_19_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11436 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11437 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11438 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11439 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11440 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11441 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11442 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11443 }),
        .AXI_19_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1013 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1014 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1015 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1016 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1017 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1018 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1019 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1020 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1021 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1022 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1023 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1024 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1025 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1026 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1027 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1028 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1029 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1030 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1031 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1032 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1033 }),
        .AXI_19_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11444 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11445 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11446 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11447 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11448 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11449 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11450 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11451 }),
        .AXI_19_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_514 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_515 }),
        .AXI_19_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_217 ),
        .AXI_19_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_19_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_218 ),
        .AXI_19_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_219 ),
        .AXI_19_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_220 ),
        .AXI_19_RDATA(AXI_19_RDATA),
        .AXI_19_RDATA_PARITY(AXI_19_RDATA_PARITY),
        .AXI_19_RID(AXI_19_RID),
        .AXI_19_RLAST(AXI_19_RLAST),
        .AXI_19_RREADY(rready_19),
        .AXI_19_RRESP(AXI_19_RRESP),
        .AXI_19_RVALID(AXI_19_RVALID),
        .AXI_19_WDATA(AXI_19_WDATA),
        .AXI_19_WDATA_PARITY(AXI_19_WDATA_PARITY),
        .AXI_19_WLAST(AXI_19_WLAST),
        .AXI_19_WREADY(AXI_19_WREADY),
        .AXI_19_WSTRB(AXI_19_WSTRB),
        .AXI_19_WVALID(AXI_19_WVALID),
        .AXI_20_ACLK(AXI_20_ACLK),
        .AXI_20_ARADDR({AXI_20_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_20_ARADDR[27:0]}),
        .AXI_20_ARBURST(AXI_20_ARBURST),
        .AXI_20_ARESET_N(AXI_20_ARESET_N),
        .AXI_20_ARID(AXI_20_ARID),
        .AXI_20_ARLEN(AXI_20_ARLEN),
        .AXI_20_ARREADY(AXI_20_ARREADY),
        .AXI_20_ARSIZE(AXI_20_ARSIZE),
        .AXI_20_ARVALID(AXI_20_ARVALID),
        .AXI_20_AWADDR({AXI_20_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_20_AWADDR[27:0]}),
        .AXI_20_AWBURST(AXI_20_AWBURST),
        .AXI_20_AWID(AXI_20_AWID),
        .AXI_20_AWLEN(AXI_20_AWLEN),
        .AXI_20_AWREADY(AXI_20_AWREADY),
        .AXI_20_AWSIZE(AXI_20_AWSIZE),
        .AXI_20_AWVALID(AXI_20_AWVALID),
        .AXI_20_BID(AXI_20_BID),
        .AXI_20_BREADY(bready_20),
        .AXI_20_BRESP(AXI_20_BRESP),
        .AXI_20_BVALID(AXI_20_BVALID),
        .AXI_20_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_520 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_521 }),
        .AXI_20_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_227 ),
        .AXI_20_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11452 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11453 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11454 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11455 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11456 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11457 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11458 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11459 }),
        .AXI_20_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1034 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1035 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1036 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1037 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1038 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1039 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1040 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1041 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1042 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1043 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1044 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1045 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1046 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1047 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1048 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1049 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1050 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1051 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1052 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1053 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1054 }),
        .AXI_20_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11460 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11461 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11462 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11463 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11464 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11465 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11466 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11467 }),
        .AXI_20_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_522 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_523 }),
        .AXI_20_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_228 ),
        .AXI_20_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_20_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_229 ),
        .AXI_20_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_230 ),
        .AXI_20_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_231 ),
        .AXI_20_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10878 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10879 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10880 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10881 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10882 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10883 }),
        .AXI_20_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11468 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11469 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11470 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11471 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11472 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11473 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11474 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11475 }),
        .AXI_20_RDATA(AXI_20_RDATA),
        .AXI_20_RDATA_PARITY(AXI_20_RDATA_PARITY),
        .AXI_20_RID(AXI_20_RID),
        .AXI_20_RLAST(AXI_20_RLAST),
        .AXI_20_RREADY(rready_20),
        .AXI_20_RRESP(AXI_20_RRESP),
        .AXI_20_RVALID(AXI_20_RVALID),
        .AXI_20_WDATA(AXI_20_WDATA),
        .AXI_20_WDATA_PARITY(AXI_20_WDATA_PARITY),
        .AXI_20_WLAST(AXI_20_WLAST),
        .AXI_20_WREADY(AXI_20_WREADY),
        .AXI_20_WSTRB(AXI_20_WSTRB),
        .AXI_20_WVALID(AXI_20_WVALID),
        .AXI_21_ACLK(AXI_21_ACLK),
        .AXI_21_ARADDR({AXI_21_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_21_ARADDR[27:0]}),
        .AXI_21_ARBURST(AXI_21_ARBURST),
        .AXI_21_ARESET_N(AXI_21_ARESET_N),
        .AXI_21_ARID(AXI_21_ARID),
        .AXI_21_ARLEN(AXI_21_ARLEN),
        .AXI_21_ARREADY(AXI_21_ARREADY),
        .AXI_21_ARSIZE(AXI_21_ARSIZE),
        .AXI_21_ARVALID(AXI_21_ARVALID),
        .AXI_21_AWADDR({AXI_21_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_21_AWADDR[27:0]}),
        .AXI_21_AWBURST(AXI_21_AWBURST),
        .AXI_21_AWID(AXI_21_AWID),
        .AXI_21_AWLEN(AXI_21_AWLEN),
        .AXI_21_AWREADY(AXI_21_AWREADY),
        .AXI_21_AWSIZE(AXI_21_AWSIZE),
        .AXI_21_AWVALID(AXI_21_AWVALID),
        .AXI_21_BID(AXI_21_BID),
        .AXI_21_BREADY(bready_21),
        .AXI_21_BRESP(AXI_21_BRESP),
        .AXI_21_BVALID(AXI_21_BVALID),
        .AXI_21_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_528 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_529 }),
        .AXI_21_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_238 ),
        .AXI_21_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11476 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11477 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11478 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11479 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11480 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11481 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11482 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11483 }),
        .AXI_21_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1055 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1056 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1057 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1058 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1059 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1060 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1061 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1062 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1063 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1064 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1065 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1066 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1067 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1068 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1069 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1070 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1071 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1072 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1073 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1074 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1075 }),
        .AXI_21_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11484 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11485 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11486 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11487 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11488 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11489 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11490 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11491 }),
        .AXI_21_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_530 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_531 }),
        .AXI_21_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_239 ),
        .AXI_21_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_21_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_240 ),
        .AXI_21_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_241 ),
        .AXI_21_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_242 ),
        .AXI_21_RDATA(AXI_21_RDATA),
        .AXI_21_RDATA_PARITY(AXI_21_RDATA_PARITY),
        .AXI_21_RID(AXI_21_RID),
        .AXI_21_RLAST(AXI_21_RLAST),
        .AXI_21_RREADY(rready_21),
        .AXI_21_RRESP(AXI_21_RRESP),
        .AXI_21_RVALID(AXI_21_RVALID),
        .AXI_21_WDATA(AXI_21_WDATA),
        .AXI_21_WDATA_PARITY(AXI_21_WDATA_PARITY),
        .AXI_21_WLAST(AXI_21_WLAST),
        .AXI_21_WREADY(AXI_21_WREADY),
        .AXI_21_WSTRB(AXI_21_WSTRB),
        .AXI_21_WVALID(AXI_21_WVALID),
        .AXI_22_ACLK(AXI_22_ACLK),
        .AXI_22_ARADDR({AXI_22_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_22_ARADDR[27:0]}),
        .AXI_22_ARBURST(AXI_22_ARBURST),
        .AXI_22_ARESET_N(AXI_22_ARESET_N),
        .AXI_22_ARID(AXI_22_ARID),
        .AXI_22_ARLEN(AXI_22_ARLEN),
        .AXI_22_ARREADY(AXI_22_ARREADY),
        .AXI_22_ARSIZE(AXI_22_ARSIZE),
        .AXI_22_ARVALID(AXI_22_ARVALID),
        .AXI_22_AWADDR({AXI_22_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_22_AWADDR[27:0]}),
        .AXI_22_AWBURST(AXI_22_AWBURST),
        .AXI_22_AWID(AXI_22_AWID),
        .AXI_22_AWLEN(AXI_22_AWLEN),
        .AXI_22_AWREADY(AXI_22_AWREADY),
        .AXI_22_AWSIZE(AXI_22_AWSIZE),
        .AXI_22_AWVALID(AXI_22_AWVALID),
        .AXI_22_BID(AXI_22_BID),
        .AXI_22_BREADY(bready_22),
        .AXI_22_BRESP(AXI_22_BRESP),
        .AXI_22_BVALID(AXI_22_BVALID),
        .AXI_22_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_536 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_537 }),
        .AXI_22_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_249 ),
        .AXI_22_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11492 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11493 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11494 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11495 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11496 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11497 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11498 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11499 }),
        .AXI_22_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1076 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1077 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1078 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1079 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1080 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1081 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1082 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1083 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1084 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1085 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1086 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1087 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1088 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1089 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1090 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1091 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1092 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1093 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1094 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1095 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1096 }),
        .AXI_22_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11500 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11501 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11502 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11503 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11504 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11505 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11506 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11507 }),
        .AXI_22_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_538 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_539 }),
        .AXI_22_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_250 ),
        .AXI_22_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_22_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_251 ),
        .AXI_22_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_252 ),
        .AXI_22_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_253 ),
        .AXI_22_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10908 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10909 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10910 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10911 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10912 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10913 }),
        .AXI_22_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11508 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11509 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11510 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11511 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11512 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11513 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11514 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11515 }),
        .AXI_22_RDATA(AXI_22_RDATA),
        .AXI_22_RDATA_PARITY(AXI_22_RDATA_PARITY),
        .AXI_22_RID(AXI_22_RID),
        .AXI_22_RLAST(AXI_22_RLAST),
        .AXI_22_RREADY(rready_22),
        .AXI_22_RRESP(AXI_22_RRESP),
        .AXI_22_RVALID(AXI_22_RVALID),
        .AXI_22_WDATA(AXI_22_WDATA),
        .AXI_22_WDATA_PARITY(AXI_22_WDATA_PARITY),
        .AXI_22_WLAST(AXI_22_WLAST),
        .AXI_22_WREADY(AXI_22_WREADY),
        .AXI_22_WSTRB(AXI_22_WSTRB),
        .AXI_22_WVALID(AXI_22_WVALID),
        .AXI_23_ACLK(AXI_23_ACLK),
        .AXI_23_ARADDR({AXI_23_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_23_ARADDR[27:0]}),
        .AXI_23_ARBURST(AXI_23_ARBURST),
        .AXI_23_ARESET_N(AXI_23_ARESET_N),
        .AXI_23_ARID(AXI_23_ARID),
        .AXI_23_ARLEN(AXI_23_ARLEN),
        .AXI_23_ARREADY(AXI_23_ARREADY),
        .AXI_23_ARSIZE(AXI_23_ARSIZE),
        .AXI_23_ARVALID(AXI_23_ARVALID),
        .AXI_23_AWADDR({AXI_23_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_23_AWADDR[27:0]}),
        .AXI_23_AWBURST(AXI_23_AWBURST),
        .AXI_23_AWID(AXI_23_AWID),
        .AXI_23_AWLEN(AXI_23_AWLEN),
        .AXI_23_AWREADY(AXI_23_AWREADY),
        .AXI_23_AWSIZE(AXI_23_AWSIZE),
        .AXI_23_AWVALID(AXI_23_AWVALID),
        .AXI_23_BID(AXI_23_BID),
        .AXI_23_BREADY(bready_23),
        .AXI_23_BRESP(AXI_23_BRESP),
        .AXI_23_BVALID(AXI_23_BVALID),
        .AXI_23_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_544 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_545 }),
        .AXI_23_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_260 ),
        .AXI_23_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11516 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11517 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11518 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11519 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11520 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11521 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11522 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11523 }),
        .AXI_23_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1097 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1098 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1099 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1100 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1101 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1102 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1103 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1104 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1105 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1106 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1107 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1108 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1109 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1110 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1111 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1112 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1113 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1114 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1115 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1116 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1117 }),
        .AXI_23_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11524 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11525 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11526 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11527 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11528 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11529 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11530 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11531 }),
        .AXI_23_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_546 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_547 }),
        .AXI_23_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_261 ),
        .AXI_23_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_23_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_262 ),
        .AXI_23_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_263 ),
        .AXI_23_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_264 ),
        .AXI_23_RDATA(AXI_23_RDATA),
        .AXI_23_RDATA_PARITY(AXI_23_RDATA_PARITY),
        .AXI_23_RID(AXI_23_RID),
        .AXI_23_RLAST(AXI_23_RLAST),
        .AXI_23_RREADY(rready_23),
        .AXI_23_RRESP(AXI_23_RRESP),
        .AXI_23_RVALID(AXI_23_RVALID),
        .AXI_23_WDATA(AXI_23_WDATA),
        .AXI_23_WDATA_PARITY(AXI_23_WDATA_PARITY),
        .AXI_23_WLAST(AXI_23_WLAST),
        .AXI_23_WREADY(AXI_23_WREADY),
        .AXI_23_WSTRB(AXI_23_WSTRB),
        .AXI_23_WVALID(AXI_23_WVALID),
        .AXI_24_ACLK(AXI_24_ACLK),
        .AXI_24_ARADDR({AXI_24_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_24_ARADDR[27:0]}),
        .AXI_24_ARBURST(AXI_24_ARBURST),
        .AXI_24_ARESET_N(AXI_24_ARESET_N),
        .AXI_24_ARID(AXI_24_ARID),
        .AXI_24_ARLEN(AXI_24_ARLEN),
        .AXI_24_ARREADY(AXI_24_ARREADY),
        .AXI_24_ARSIZE(AXI_24_ARSIZE),
        .AXI_24_ARVALID(AXI_24_ARVALID),
        .AXI_24_AWADDR({AXI_24_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_24_AWADDR[27:0]}),
        .AXI_24_AWBURST(AXI_24_AWBURST),
        .AXI_24_AWID(AXI_24_AWID),
        .AXI_24_AWLEN(AXI_24_AWLEN),
        .AXI_24_AWREADY(AXI_24_AWREADY),
        .AXI_24_AWSIZE(AXI_24_AWSIZE),
        .AXI_24_AWVALID(AXI_24_AWVALID),
        .AXI_24_BID(AXI_24_BID),
        .AXI_24_BREADY(bready_24),
        .AXI_24_BRESP(AXI_24_BRESP),
        .AXI_24_BVALID(AXI_24_BVALID),
        .AXI_24_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_552 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_553 }),
        .AXI_24_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_271 ),
        .AXI_24_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11532 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11533 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11534 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11535 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11536 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11537 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11538 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11539 }),
        .AXI_24_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1118 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1119 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1120 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1121 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1122 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1123 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1124 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1125 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1126 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1127 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1128 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1129 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1130 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1131 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1132 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1133 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1134 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1135 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1136 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1137 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1138 }),
        .AXI_24_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11540 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11541 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11542 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11543 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11544 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11545 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11546 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11547 }),
        .AXI_24_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_554 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_555 }),
        .AXI_24_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_272 ),
        .AXI_24_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_24_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_273 ),
        .AXI_24_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_274 ),
        .AXI_24_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_275 ),
        .AXI_24_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10938 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10939 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10940 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10941 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10942 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10943 }),
        .AXI_24_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11548 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11549 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11550 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11551 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11552 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11553 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11554 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11555 }),
        .AXI_24_RDATA(AXI_24_RDATA),
        .AXI_24_RDATA_PARITY(AXI_24_RDATA_PARITY),
        .AXI_24_RID(AXI_24_RID),
        .AXI_24_RLAST(AXI_24_RLAST),
        .AXI_24_RREADY(rready_24),
        .AXI_24_RRESP(AXI_24_RRESP),
        .AXI_24_RVALID(AXI_24_RVALID),
        .AXI_24_WDATA(AXI_24_WDATA),
        .AXI_24_WDATA_PARITY(AXI_24_WDATA_PARITY),
        .AXI_24_WLAST(AXI_24_WLAST),
        .AXI_24_WREADY(AXI_24_WREADY),
        .AXI_24_WSTRB(AXI_24_WSTRB),
        .AXI_24_WVALID(AXI_24_WVALID),
        .AXI_25_ACLK(AXI_25_ACLK),
        .AXI_25_ARADDR({AXI_25_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_25_ARADDR[27:0]}),
        .AXI_25_ARBURST(AXI_25_ARBURST),
        .AXI_25_ARESET_N(AXI_25_ARESET_N),
        .AXI_25_ARID(AXI_25_ARID),
        .AXI_25_ARLEN(AXI_25_ARLEN),
        .AXI_25_ARREADY(AXI_25_ARREADY),
        .AXI_25_ARSIZE(AXI_25_ARSIZE),
        .AXI_25_ARVALID(AXI_25_ARVALID),
        .AXI_25_AWADDR({AXI_25_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_25_AWADDR[27:0]}),
        .AXI_25_AWBURST(AXI_25_AWBURST),
        .AXI_25_AWID(AXI_25_AWID),
        .AXI_25_AWLEN(AXI_25_AWLEN),
        .AXI_25_AWREADY(AXI_25_AWREADY),
        .AXI_25_AWSIZE(AXI_25_AWSIZE),
        .AXI_25_AWVALID(AXI_25_AWVALID),
        .AXI_25_BID(AXI_25_BID),
        .AXI_25_BREADY(bready_25),
        .AXI_25_BRESP(AXI_25_BRESP),
        .AXI_25_BVALID(AXI_25_BVALID),
        .AXI_25_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_560 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_561 }),
        .AXI_25_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_282 ),
        .AXI_25_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11556 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11557 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11558 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11559 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11560 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11561 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11562 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11563 }),
        .AXI_25_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1139 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1140 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1141 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1142 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1143 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1144 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1145 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1146 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1147 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1148 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1149 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1150 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1151 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1152 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1153 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1154 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1155 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1156 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1157 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1158 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1159 }),
        .AXI_25_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11564 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11565 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11566 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11567 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11568 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11569 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11570 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11571 }),
        .AXI_25_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_562 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_563 }),
        .AXI_25_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_283 ),
        .AXI_25_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_25_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_284 ),
        .AXI_25_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_285 ),
        .AXI_25_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_286 ),
        .AXI_25_RDATA(AXI_25_RDATA),
        .AXI_25_RDATA_PARITY(AXI_25_RDATA_PARITY),
        .AXI_25_RID(AXI_25_RID),
        .AXI_25_RLAST(AXI_25_RLAST),
        .AXI_25_RREADY(rready_25),
        .AXI_25_RRESP(AXI_25_RRESP),
        .AXI_25_RVALID(AXI_25_RVALID),
        .AXI_25_WDATA(AXI_25_WDATA),
        .AXI_25_WDATA_PARITY(AXI_25_WDATA_PARITY),
        .AXI_25_WLAST(AXI_25_WLAST),
        .AXI_25_WREADY(AXI_25_WREADY),
        .AXI_25_WSTRB(AXI_25_WSTRB),
        .AXI_25_WVALID(AXI_25_WVALID),
        .AXI_26_ACLK(AXI_26_ACLK),
        .AXI_26_ARADDR({AXI_26_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_26_ARADDR[27:0]}),
        .AXI_26_ARBURST(AXI_26_ARBURST),
        .AXI_26_ARESET_N(AXI_26_ARESET_N),
        .AXI_26_ARID(AXI_26_ARID),
        .AXI_26_ARLEN(AXI_26_ARLEN),
        .AXI_26_ARREADY(AXI_26_ARREADY),
        .AXI_26_ARSIZE(AXI_26_ARSIZE),
        .AXI_26_ARVALID(AXI_26_ARVALID),
        .AXI_26_AWADDR({AXI_26_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_26_AWADDR[27:0]}),
        .AXI_26_AWBURST(AXI_26_AWBURST),
        .AXI_26_AWID(AXI_26_AWID),
        .AXI_26_AWLEN(AXI_26_AWLEN),
        .AXI_26_AWREADY(AXI_26_AWREADY),
        .AXI_26_AWSIZE(AXI_26_AWSIZE),
        .AXI_26_AWVALID(AXI_26_AWVALID),
        .AXI_26_BID(AXI_26_BID),
        .AXI_26_BREADY(bready_26),
        .AXI_26_BRESP(AXI_26_BRESP),
        .AXI_26_BVALID(AXI_26_BVALID),
        .AXI_26_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_568 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_569 }),
        .AXI_26_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_293 ),
        .AXI_26_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11572 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11573 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11574 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11575 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11576 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11577 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11578 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11579 }),
        .AXI_26_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1160 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1161 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1162 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1163 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1164 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1165 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1166 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1167 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1168 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1169 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1170 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1171 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1172 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1173 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1174 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1175 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1176 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1177 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1178 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1179 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1180 }),
        .AXI_26_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11580 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11581 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11582 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11583 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11584 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11585 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11586 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11587 }),
        .AXI_26_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_570 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_571 }),
        .AXI_26_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_294 ),
        .AXI_26_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_26_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_295 ),
        .AXI_26_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_296 ),
        .AXI_26_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_297 ),
        .AXI_26_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10968 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10969 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10970 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10971 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10972 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10973 }),
        .AXI_26_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11588 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11589 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11590 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11591 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11592 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11593 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11594 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11595 }),
        .AXI_26_RDATA(AXI_26_RDATA),
        .AXI_26_RDATA_PARITY(AXI_26_RDATA_PARITY),
        .AXI_26_RID(AXI_26_RID),
        .AXI_26_RLAST(AXI_26_RLAST),
        .AXI_26_RREADY(rready_26),
        .AXI_26_RRESP(AXI_26_RRESP),
        .AXI_26_RVALID(AXI_26_RVALID),
        .AXI_26_WDATA(AXI_26_WDATA),
        .AXI_26_WDATA_PARITY(AXI_26_WDATA_PARITY),
        .AXI_26_WLAST(AXI_26_WLAST),
        .AXI_26_WREADY(AXI_26_WREADY),
        .AXI_26_WSTRB(AXI_26_WSTRB),
        .AXI_26_WVALID(AXI_26_WVALID),
        .AXI_27_ACLK(AXI_27_ACLK),
        .AXI_27_ARADDR({AXI_27_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_27_ARADDR[27:0]}),
        .AXI_27_ARBURST(AXI_27_ARBURST),
        .AXI_27_ARESET_N(AXI_27_ARESET_N),
        .AXI_27_ARID(AXI_27_ARID),
        .AXI_27_ARLEN(AXI_27_ARLEN),
        .AXI_27_ARREADY(AXI_27_ARREADY),
        .AXI_27_ARSIZE(AXI_27_ARSIZE),
        .AXI_27_ARVALID(AXI_27_ARVALID),
        .AXI_27_AWADDR({AXI_27_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_27_AWADDR[27:0]}),
        .AXI_27_AWBURST(AXI_27_AWBURST),
        .AXI_27_AWID(AXI_27_AWID),
        .AXI_27_AWLEN(AXI_27_AWLEN),
        .AXI_27_AWREADY(AXI_27_AWREADY),
        .AXI_27_AWSIZE(AXI_27_AWSIZE),
        .AXI_27_AWVALID(AXI_27_AWVALID),
        .AXI_27_BID(AXI_27_BID),
        .AXI_27_BREADY(bready_27),
        .AXI_27_BRESP(AXI_27_BRESP),
        .AXI_27_BVALID(AXI_27_BVALID),
        .AXI_27_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_576 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_577 }),
        .AXI_27_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_304 ),
        .AXI_27_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11596 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11597 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11598 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11599 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11600 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11601 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11602 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11603 }),
        .AXI_27_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1181 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1182 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1183 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1184 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1185 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1186 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1187 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1188 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1189 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1190 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1191 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1192 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1193 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1194 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1195 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1196 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1197 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1198 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1199 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1200 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1201 }),
        .AXI_27_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11604 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11605 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11606 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11607 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11608 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11609 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11610 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11611 }),
        .AXI_27_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_578 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_579 }),
        .AXI_27_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_305 ),
        .AXI_27_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_27_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_306 ),
        .AXI_27_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_307 ),
        .AXI_27_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_308 ),
        .AXI_27_RDATA(AXI_27_RDATA),
        .AXI_27_RDATA_PARITY(AXI_27_RDATA_PARITY),
        .AXI_27_RID(AXI_27_RID),
        .AXI_27_RLAST(AXI_27_RLAST),
        .AXI_27_RREADY(rready_27),
        .AXI_27_RRESP(AXI_27_RRESP),
        .AXI_27_RVALID(AXI_27_RVALID),
        .AXI_27_WDATA(AXI_27_WDATA),
        .AXI_27_WDATA_PARITY(AXI_27_WDATA_PARITY),
        .AXI_27_WLAST(AXI_27_WLAST),
        .AXI_27_WREADY(AXI_27_WREADY),
        .AXI_27_WSTRB(AXI_27_WSTRB),
        .AXI_27_WVALID(AXI_27_WVALID),
        .AXI_28_ACLK(AXI_28_ACLK),
        .AXI_28_ARADDR({AXI_28_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_28_ARADDR[27:0]}),
        .AXI_28_ARBURST(AXI_28_ARBURST),
        .AXI_28_ARESET_N(AXI_28_ARESET_N),
        .AXI_28_ARID(AXI_28_ARID),
        .AXI_28_ARLEN(AXI_28_ARLEN),
        .AXI_28_ARREADY(AXI_28_ARREADY),
        .AXI_28_ARSIZE(AXI_28_ARSIZE),
        .AXI_28_ARVALID(AXI_28_ARVALID),
        .AXI_28_AWADDR({AXI_28_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_28_AWADDR[27:0]}),
        .AXI_28_AWBURST(AXI_28_AWBURST),
        .AXI_28_AWID(AXI_28_AWID),
        .AXI_28_AWLEN(AXI_28_AWLEN),
        .AXI_28_AWREADY(AXI_28_AWREADY),
        .AXI_28_AWSIZE(AXI_28_AWSIZE),
        .AXI_28_AWVALID(AXI_28_AWVALID),
        .AXI_28_BID(AXI_28_BID),
        .AXI_28_BREADY(bready_28),
        .AXI_28_BRESP(AXI_28_BRESP),
        .AXI_28_BVALID(AXI_28_BVALID),
        .AXI_28_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_584 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_585 }),
        .AXI_28_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_315 ),
        .AXI_28_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11612 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11613 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11614 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11615 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11616 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11617 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11618 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11619 }),
        .AXI_28_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1202 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1203 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1204 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1205 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1206 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1207 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1208 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1209 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1210 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1211 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1212 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1213 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1214 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1215 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1216 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1217 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1218 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1219 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1220 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1221 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1222 }),
        .AXI_28_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11620 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11621 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11622 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11623 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11624 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11625 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11626 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11627 }),
        .AXI_28_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_586 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_587 }),
        .AXI_28_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_316 ),
        .AXI_28_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_28_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_317 ),
        .AXI_28_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_318 ),
        .AXI_28_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_319 ),
        .AXI_28_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_10998 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_10999 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11000 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11001 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11002 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11003 }),
        .AXI_28_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11628 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11629 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11630 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11631 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11632 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11633 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11634 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11635 }),
        .AXI_28_RDATA(AXI_28_RDATA),
        .AXI_28_RDATA_PARITY(AXI_28_RDATA_PARITY),
        .AXI_28_RID(AXI_28_RID),
        .AXI_28_RLAST(AXI_28_RLAST),
        .AXI_28_RREADY(rready_28),
        .AXI_28_RRESP(AXI_28_RRESP),
        .AXI_28_RVALID(AXI_28_RVALID),
        .AXI_28_WDATA(AXI_28_WDATA),
        .AXI_28_WDATA_PARITY(AXI_28_WDATA_PARITY),
        .AXI_28_WLAST(AXI_28_WLAST),
        .AXI_28_WREADY(AXI_28_WREADY),
        .AXI_28_WSTRB(AXI_28_WSTRB),
        .AXI_28_WVALID(AXI_28_WVALID),
        .AXI_29_ACLK(AXI_29_ACLK),
        .AXI_29_ARADDR({AXI_29_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_29_ARADDR[27:0]}),
        .AXI_29_ARBURST(AXI_29_ARBURST),
        .AXI_29_ARESET_N(AXI_29_ARESET_N),
        .AXI_29_ARID(AXI_29_ARID),
        .AXI_29_ARLEN(AXI_29_ARLEN),
        .AXI_29_ARREADY(AXI_29_ARREADY),
        .AXI_29_ARSIZE(AXI_29_ARSIZE),
        .AXI_29_ARVALID(AXI_29_ARVALID),
        .AXI_29_AWADDR({AXI_29_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_29_AWADDR[27:0]}),
        .AXI_29_AWBURST(AXI_29_AWBURST),
        .AXI_29_AWID(AXI_29_AWID),
        .AXI_29_AWLEN(AXI_29_AWLEN),
        .AXI_29_AWREADY(AXI_29_AWREADY),
        .AXI_29_AWSIZE(AXI_29_AWSIZE),
        .AXI_29_AWVALID(AXI_29_AWVALID),
        .AXI_29_BID(AXI_29_BID),
        .AXI_29_BREADY(bready_29),
        .AXI_29_BRESP(AXI_29_BRESP),
        .AXI_29_BVALID(AXI_29_BVALID),
        .AXI_29_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_592 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_593 }),
        .AXI_29_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_326 ),
        .AXI_29_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11636 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11637 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11638 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11639 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11640 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11641 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11642 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11643 }),
        .AXI_29_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1223 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1224 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1225 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1226 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1227 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1228 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1229 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1230 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1231 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1232 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1233 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1234 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1235 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1236 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1237 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1238 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1239 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1240 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1241 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1242 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1243 }),
        .AXI_29_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11644 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11645 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11646 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11647 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11648 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11649 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11650 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11651 }),
        .AXI_29_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_594 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_595 }),
        .AXI_29_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_327 ),
        .AXI_29_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_29_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_328 ),
        .AXI_29_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_329 ),
        .AXI_29_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_330 ),
        .AXI_29_RDATA(AXI_29_RDATA),
        .AXI_29_RDATA_PARITY(AXI_29_RDATA_PARITY),
        .AXI_29_RID(AXI_29_RID),
        .AXI_29_RLAST(AXI_29_RLAST),
        .AXI_29_RREADY(rready_29),
        .AXI_29_RRESP(AXI_29_RRESP),
        .AXI_29_RVALID(AXI_29_RVALID),
        .AXI_29_WDATA(AXI_29_WDATA),
        .AXI_29_WDATA_PARITY(AXI_29_WDATA_PARITY),
        .AXI_29_WLAST(AXI_29_WLAST),
        .AXI_29_WREADY(AXI_29_WREADY),
        .AXI_29_WSTRB(AXI_29_WSTRB),
        .AXI_29_WVALID(AXI_29_WVALID),
        .AXI_30_ACLK(AXI_30_ACLK),
        .AXI_30_ARADDR({AXI_30_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_30_ARADDR[27:0]}),
        .AXI_30_ARBURST(AXI_30_ARBURST),
        .AXI_30_ARESET_N(AXI_30_ARESET_N),
        .AXI_30_ARID(AXI_30_ARID),
        .AXI_30_ARLEN(AXI_30_ARLEN),
        .AXI_30_ARREADY(AXI_30_ARREADY),
        .AXI_30_ARSIZE(AXI_30_ARSIZE),
        .AXI_30_ARVALID(AXI_30_ARVALID),
        .AXI_30_AWADDR({AXI_30_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_30_AWADDR[27:0]}),
        .AXI_30_AWBURST(AXI_30_AWBURST),
        .AXI_30_AWID(AXI_30_AWID),
        .AXI_30_AWLEN(AXI_30_AWLEN),
        .AXI_30_AWREADY(AXI_30_AWREADY),
        .AXI_30_AWSIZE(AXI_30_AWSIZE),
        .AXI_30_AWVALID(AXI_30_AWVALID),
        .AXI_30_BID(AXI_30_BID),
        .AXI_30_BREADY(bready_30),
        .AXI_30_BRESP(AXI_30_BRESP),
        .AXI_30_BVALID(AXI_30_BVALID),
        .AXI_30_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_600 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_601 }),
        .AXI_30_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_337 ),
        .AXI_30_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11652 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11653 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11654 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11655 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11656 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11657 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11658 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11659 }),
        .AXI_30_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1244 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1245 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1246 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1247 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1248 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1249 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1250 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1251 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1252 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1253 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1254 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1255 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1256 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1257 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1258 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1259 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1260 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1261 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1262 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1263 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1264 }),
        .AXI_30_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11660 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11661 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11662 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11663 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11664 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11665 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11666 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11667 }),
        .AXI_30_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_602 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_603 }),
        .AXI_30_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_338 ),
        .AXI_30_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_30_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_339 ),
        .AXI_30_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_340 ),
        .AXI_30_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_341 ),
        .AXI_30_MC_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11028 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11029 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11030 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11031 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11032 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11033 }),
        .AXI_30_PHY_STATUS({\TWO_STACK_HBM.hbm_two_stack_intf_n_11668 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11669 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11670 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11671 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11672 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11673 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11674 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11675 }),
        .AXI_30_RDATA(AXI_30_RDATA),
        .AXI_30_RDATA_PARITY(AXI_30_RDATA_PARITY),
        .AXI_30_RID(AXI_30_RID),
        .AXI_30_RLAST(AXI_30_RLAST),
        .AXI_30_RREADY(rready_30),
        .AXI_30_RRESP(AXI_30_RRESP),
        .AXI_30_RVALID(AXI_30_RVALID),
        .AXI_30_WDATA(AXI_30_WDATA),
        .AXI_30_WDATA_PARITY(AXI_30_WDATA_PARITY),
        .AXI_30_WLAST(AXI_30_WLAST),
        .AXI_30_WREADY(AXI_30_WREADY),
        .AXI_30_WSTRB(AXI_30_WSTRB),
        .AXI_30_WVALID(AXI_30_WVALID),
        .AXI_31_ACLK(AXI_16_ACLK),
        .AXI_31_ARADDR({AXI_31_ARADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_31_ARADDR[27:0]}),
        .AXI_31_ARBURST(AXI_31_ARBURST),
        .AXI_31_ARESET_N(AXI_16_ARESET_N),
        .AXI_31_ARID(AXI_31_ARID),
        .AXI_31_ARLEN(AXI_31_ARLEN),
        .AXI_31_ARREADY(AXI_31_ARREADY),
        .AXI_31_ARSIZE(AXI_31_ARSIZE),
        .AXI_31_ARVALID(AXI_31_ARVALID),
        .AXI_31_AWADDR({AXI_31_AWADDR[32:28],1'b0,1'b0,1'b0,1'b0,AXI_31_AWADDR[27:0]}),
        .AXI_31_AWBURST(AXI_31_AWBURST),
        .AXI_31_AWID(AXI_31_AWID),
        .AXI_31_AWLEN(AXI_31_AWLEN),
        .AXI_31_AWREADY(AXI_31_AWREADY),
        .AXI_31_AWSIZE(AXI_31_AWSIZE),
        .AXI_31_AWVALID(AXI_31_AWVALID),
        .AXI_31_BID(AXI_31_BID),
        .AXI_31_BREADY(bready_31),
        .AXI_31_BRESP(AXI_31_BRESP),
        .AXI_31_BVALID(AXI_31_BVALID),
        .AXI_31_DFI_AW_AERR_N({\TWO_STACK_HBM.hbm_two_stack_intf_n_608 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_609 }),
        .AXI_31_DFI_CLK_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_348 ),
        .AXI_31_DFI_DBI_BYTE_DISABLE({\TWO_STACK_HBM.hbm_two_stack_intf_n_11676 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11677 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11678 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11679 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11680 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11681 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11682 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11683 }),
        .AXI_31_DFI_DW_RDDATA_DBI({\TWO_STACK_HBM.hbm_two_stack_intf_n_1265 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1266 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1267 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1268 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1269 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1270 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1271 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1272 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1273 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1274 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1275 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1276 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1277 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1278 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1279 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1280 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1281 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1282 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1283 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1284 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_1285 }),
        .AXI_31_DFI_DW_RDDATA_DERR({\TWO_STACK_HBM.hbm_two_stack_intf_n_11684 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11685 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11686 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11687 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11688 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11689 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11690 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_11691 }),
        .AXI_31_DFI_DW_RDDATA_VALID({\TWO_STACK_HBM.hbm_two_stack_intf_n_610 ,\TWO_STACK_HBM.hbm_two_stack_intf_n_611 }),
        .AXI_31_DFI_INIT_COMPLETE(\TWO_STACK_HBM.hbm_two_stack_intf_n_349 ),
        .AXI_31_DFI_LP_PWR_X_REQ(1'b0),
        .AXI_31_DFI_PHYUPD_REQ(\TWO_STACK_HBM.hbm_two_stack_intf_n_350 ),
        .AXI_31_DFI_PHY_LP_STATE(\TWO_STACK_HBM.hbm_two_stack_intf_n_351 ),
        .AXI_31_DFI_RST_N_BUF(\TWO_STACK_HBM.hbm_two_stack_intf_n_352 ),
        .AXI_31_RDATA(AXI_31_RDATA),
        .AXI_31_RDATA_PARITY(AXI_31_RDATA_PARITY),
        .AXI_31_RID(AXI_31_RID),
        .AXI_31_RLAST(AXI_31_RLAST),
        .AXI_31_RREADY(rready_31),
        .AXI_31_RRESP(AXI_31_RRESP),
        .AXI_31_RVALID(AXI_31_RVALID),
        .AXI_31_WDATA(AXI_31_WDATA),
        .AXI_31_WDATA_PARITY(AXI_31_WDATA_PARITY),
        .AXI_31_WLAST(AXI_31_WLAST),
        .AXI_31_WREADY(AXI_31_WREADY),
        .AXI_31_WSTRB(AXI_31_WSTRB),
        .AXI_31_WVALID(AXI_31_WVALID),
        .BSCAN_DRCK_0(1'b0),
        .BSCAN_DRCK_1(1'b0),
        .BSCAN_TCK_0(1'b0),
        .BSCAN_TCK_1(1'b0),
        .DRAM_0_STAT_CATTRIP(DRAM_0_STAT_CATTRIP),
        .DRAM_0_STAT_TEMP(\NLW_TWO_STACK_HBM.hbm_two_stack_intf_DRAM_0_STAT_TEMP_UNCONNECTED [2:0]),
        .DRAM_1_STAT_CATTRIP(DRAM_1_STAT_CATTRIP),
        .DRAM_1_STAT_TEMP(\NLW_TWO_STACK_HBM.hbm_two_stack_intf_DRAM_1_STAT_TEMP_UNCONNECTED [2:0]),
        .HBM_REF_CLK_0(HBM_REF_CLK_0),
        .HBM_REF_CLK_1(HBM_REF_CLK_1),
        .MBIST_EN_00(1'b1),
        .MBIST_EN_01(1'b1),
        .MBIST_EN_02(1'b1),
        .MBIST_EN_03(1'b1),
        .MBIST_EN_04(1'b1),
        .MBIST_EN_05(1'b1),
        .MBIST_EN_06(1'b1),
        .MBIST_EN_07(1'b1),
        .MBIST_EN_08(1'b1),
        .MBIST_EN_09(1'b1),
        .MBIST_EN_10(1'b1),
        .MBIST_EN_11(1'b1),
        .MBIST_EN_12(1'b1),
        .MBIST_EN_13(1'b1),
        .MBIST_EN_14(1'b1),
        .MBIST_EN_15(1'b1));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_10 
       (.I0(AXI_01_RREADY),
        .I1(AXI_01_RVALID),
        .O(rready_01));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_11 
       (.I0(AXI_02_BREADY),
        .I1(AXI_02_BVALID),
        .O(bready_02));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_12 
       (.I0(AXI_02_RREADY),
        .I1(AXI_02_RVALID),
        .O(rready_02));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_13 
       (.I0(AXI_03_BREADY),
        .I1(AXI_03_BVALID),
        .O(bready_03));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_14 
       (.I0(AXI_03_RREADY),
        .I1(AXI_03_RVALID),
        .O(rready_03));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_15 
       (.I0(AXI_04_BREADY),
        .I1(AXI_04_BVALID),
        .O(bready_04));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_16 
       (.I0(AXI_04_RREADY),
        .I1(AXI_04_RVALID),
        .O(rready_04));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_17 
       (.I0(AXI_05_BREADY),
        .I1(AXI_05_BVALID),
        .O(bready_05));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_18 
       (.I0(AXI_05_RREADY),
        .I1(AXI_05_RVALID),
        .O(rready_05));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_19 
       (.I0(AXI_06_BREADY),
        .I1(AXI_06_BVALID),
        .O(bready_06));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_20 
       (.I0(AXI_06_RREADY),
        .I1(AXI_06_RVALID),
        .O(rready_06));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_21 
       (.I0(AXI_07_BREADY),
        .I1(AXI_07_BVALID),
        .O(bready_07));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_22 
       (.I0(AXI_07_RREADY),
        .I1(AXI_07_RVALID),
        .O(rready_07));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_23 
       (.I0(AXI_08_BREADY),
        .I1(AXI_08_BVALID),
        .O(bready_08));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_24 
       (.I0(AXI_08_RREADY),
        .I1(AXI_08_RVALID),
        .O(rready_08));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_25 
       (.I0(AXI_09_BREADY),
        .I1(AXI_09_BVALID),
        .O(bready_09));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_26 
       (.I0(AXI_09_RREADY),
        .I1(AXI_09_RVALID),
        .O(rready_09));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_27 
       (.I0(AXI_10_BREADY),
        .I1(AXI_10_BVALID),
        .O(bready_10));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_28 
       (.I0(AXI_10_RREADY),
        .I1(AXI_10_RVALID),
        .O(rready_10));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_29 
       (.I0(AXI_11_BREADY),
        .I1(AXI_11_BVALID),
        .O(bready_11));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_30 
       (.I0(AXI_11_RREADY),
        .I1(AXI_11_RVALID),
        .O(rready_11));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_31 
       (.I0(AXI_12_BREADY),
        .I1(AXI_12_BVALID),
        .O(bready_12));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_32 
       (.I0(AXI_12_RREADY),
        .I1(AXI_12_RVALID),
        .O(rready_12));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_33 
       (.I0(AXI_13_BREADY),
        .I1(AXI_13_BVALID),
        .O(bready_13));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_34 
       (.I0(AXI_13_RREADY),
        .I1(AXI_13_RVALID),
        .O(rready_13));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_35 
       (.I0(AXI_14_BREADY),
        .I1(AXI_14_BVALID),
        .O(bready_14));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_36 
       (.I0(AXI_14_RREADY),
        .I1(AXI_14_RVALID),
        .O(rready_14));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_37 
       (.I0(AXI_15_BREADY),
        .I1(AXI_15_BVALID),
        .O(bready_15));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_38 
       (.I0(AXI_15_RREADY),
        .I1(AXI_15_RVALID),
        .O(rready_15));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_39 
       (.I0(AXI_16_BREADY),
        .I1(AXI_16_BVALID),
        .O(bready_16));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_40 
       (.I0(AXI_16_RREADY),
        .I1(AXI_16_RVALID),
        .O(rready_16));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_41 
       (.I0(AXI_17_BREADY),
        .I1(AXI_17_BVALID),
        .O(bready_17));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_42 
       (.I0(AXI_17_RREADY),
        .I1(AXI_17_RVALID),
        .O(rready_17));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_43 
       (.I0(AXI_18_BREADY),
        .I1(AXI_18_BVALID),
        .O(bready_18));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_44 
       (.I0(AXI_18_RREADY),
        .I1(AXI_18_RVALID),
        .O(rready_18));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_45 
       (.I0(AXI_19_BREADY),
        .I1(AXI_19_BVALID),
        .O(bready_19));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_46 
       (.I0(AXI_19_RREADY),
        .I1(AXI_19_RVALID),
        .O(rready_19));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_47 
       (.I0(AXI_20_BREADY),
        .I1(AXI_20_BVALID),
        .O(bready_20));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_48 
       (.I0(AXI_20_RREADY),
        .I1(AXI_20_RVALID),
        .O(rready_20));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_49 
       (.I0(AXI_21_BREADY),
        .I1(AXI_21_BVALID),
        .O(bready_21));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_50 
       (.I0(AXI_21_RREADY),
        .I1(AXI_21_RVALID),
        .O(rready_21));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_51 
       (.I0(AXI_22_BREADY),
        .I1(AXI_22_BVALID),
        .O(bready_22));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_52 
       (.I0(AXI_22_RREADY),
        .I1(AXI_22_RVALID),
        .O(rready_22));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_53 
       (.I0(AXI_23_BREADY),
        .I1(AXI_23_BVALID),
        .O(bready_23));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_54 
       (.I0(AXI_23_RREADY),
        .I1(AXI_23_RVALID),
        .O(rready_23));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_55 
       (.I0(AXI_24_BREADY),
        .I1(AXI_24_BVALID),
        .O(bready_24));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_56 
       (.I0(AXI_24_RREADY),
        .I1(AXI_24_RVALID),
        .O(rready_24));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_57 
       (.I0(AXI_25_BREADY),
        .I1(AXI_25_BVALID),
        .O(bready_25));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_58 
       (.I0(AXI_25_RREADY),
        .I1(AXI_25_RVALID),
        .O(rready_25));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_59 
       (.I0(AXI_26_BREADY),
        .I1(AXI_26_BVALID),
        .O(bready_26));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_60 
       (.I0(AXI_26_RREADY),
        .I1(AXI_26_RVALID),
        .O(rready_26));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_61 
       (.I0(AXI_27_BREADY),
        .I1(AXI_27_BVALID),
        .O(bready_27));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_62 
       (.I0(AXI_27_RREADY),
        .I1(AXI_27_RVALID),
        .O(rready_27));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_63 
       (.I0(AXI_28_BREADY),
        .I1(AXI_28_BVALID),
        .O(bready_28));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_64 
       (.I0(AXI_28_RREADY),
        .I1(AXI_28_RVALID),
        .O(rready_28));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_65 
       (.I0(AXI_29_BREADY),
        .I1(AXI_29_BVALID),
        .O(bready_29));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_66 
       (.I0(AXI_29_RREADY),
        .I1(AXI_29_RVALID),
        .O(rready_29));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_67 
       (.I0(AXI_30_BREADY),
        .I1(AXI_30_BVALID),
        .O(bready_30));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_68 
       (.I0(AXI_30_RREADY),
        .I1(AXI_30_RVALID),
        .O(rready_30));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_69 
       (.I0(AXI_31_BREADY),
        .I1(AXI_31_BVALID),
        .O(bready_31));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_7 
       (.I0(AXI_00_BREADY),
        .I1(AXI_00_BVALID),
        .O(bready_00));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_70 
       (.I0(AXI_31_RREADY),
        .I1(AXI_31_RVALID),
        .O(rready_31));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_8 
       (.I0(AXI_00_RREADY),
        .I1(AXI_00_RVALID),
        .O(rready_00));
  LUT2 #(
    .INIT(4'hB)) 
    \TWO_STACK_HBM.hbm_two_stack_intf_i_9 
       (.I0(AXI_01_BREADY),
        .I1(AXI_01_BVALID),
        .O(bready_01));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_temp_rd \TWO_STACK_HBM.u_hbm_temp_rd_0 
       (.APB_0_PCLK(APB_0_PCLK),
        .APB_0_PRDATA(prdata_0[23:21]),
        .CO(TEMP_STATUS_ST020_in),
        .D(temp_apb_prdata_0_s),
        .DI({\TWO_STACK_HBM.u_hbm_temp_rd_0_n_8 ,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_9 ,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_10 ,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_11 }),
        .DRAM_0_STAT_TEMP(DRAM_0_STAT_TEMP),
        .\DRAM_0_STAT_TEMP[0]_0 (TEMP_STATUS_ST02),
        .\DRAM_0_STAT_TEMP[6] (temp_value_1_s),
        .DRAM_0_STAT_TEMP_0_sp_1(\TWO_STACK_HBM.u_hbm_temp_rd_1_n_23 ),
        .Q(temp_value_0_s),
        .S({\TWO_STACK_HBM.hbm_apb_arbiter_0_n_68 ,\TWO_STACK_HBM.hbm_apb_arbiter_0_n_69 ,\TWO_STACK_HBM.hbm_apb_arbiter_0_n_70 ,\TWO_STACK_HBM.hbm_apb_arbiter_0_n_71 ,\TWO_STACK_HBM.hbm_apb_arbiter_0_n_72 ,\TWO_STACK_HBM.hbm_apb_arbiter_0_n_73 ,\TWO_STACK_HBM.hbm_apb_arbiter_0_n_74 }),
        .apb_complete_0(apb_complete_0),
        .\apb_pwdata_r_reg[23]_0 (\TWO_STACK_HBM.hbm_apb_mst_0_n_1 ),
        .\gen_apb_data_r_reg[21]_0 (\TWO_STACK_HBM.u_hbm_temp_rd_0_n_6 ),
        .\gen_apb_data_r_reg[23]_0 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_76 ),
        .\main_fsm_curr_state_reg[2]_0 (main_fsm_curr_state),
        .\main_fsm_curr_state_reg[2]_1 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_32 ),
        .\main_fsm_curr_state_reg[2]_2 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_33 ),
        .\main_fsm_curr_state_reg[3]_0 (\TWO_STACK_HBM.hbm_apb_arbiter_0_n_77 ),
        .pready_0(pready_0),
        .reading_r_reg_0(\TWO_STACK_HBM.hbm_apb_arbiter_0_n_75 ),
        .temp_apb_paddr_0_s({temp_apb_paddr_0_s[21],temp_apb_paddr_0_s[3]}),
        .temp_apb_penable_0_s(temp_apb_penable_0_s),
        .temp_apb_psel_0_s(temp_apb_psel_0_s),
        .temp_apb_pwdata_0_s(temp_apb_pwdata_0_s),
        .temp_apb_pwrite_0_s(temp_apb_pwrite_0_s),
        .temp_apb_req_0_s(temp_apb_req_0_s),
        .\temp_value_r_reg[4]_0 ({\TWO_STACK_HBM.u_hbm_temp_rd_0_n_27 ,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_28 ,\TWO_STACK_HBM.u_hbm_temp_rd_0_n_29 }),
        .\temp_value_r_reg[6]_0 (\TWO_STACK_HBM.u_hbm_temp_rd_0_n_30 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_temp_rd_3 \TWO_STACK_HBM.u_hbm_temp_rd_1 
       (.APB_1_PCLK(APB_1_PCLK),
        .APB_1_PRDATA(prdata_1[23:21]),
        .D(temp_apb_prdata_1_s),
        .DI({\TWO_STACK_HBM.u_hbm_temp_rd_1_n_8 ,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_9 ,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_10 ,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_11 }),
        .Q(temp_value_1_s),
        .S({\TWO_STACK_HBM.hbm_apb_arbiter_1_n_68 ,\TWO_STACK_HBM.hbm_apb_arbiter_1_n_69 ,\TWO_STACK_HBM.hbm_apb_arbiter_1_n_70 ,\TWO_STACK_HBM.hbm_apb_arbiter_1_n_71 ,\TWO_STACK_HBM.hbm_apb_arbiter_1_n_72 ,\TWO_STACK_HBM.hbm_apb_arbiter_1_n_73 ,\TWO_STACK_HBM.hbm_apb_arbiter_1_n_74 }),
        .TEMP_STATUS_ST02_carry(temp_value_0_s),
        .apb_complete_1(apb_complete_1),
        .\apb_pwdata_r_reg[23]_0 (\TWO_STACK_HBM.hbm_apb_mst_1_n_1 ),
        .\gen_apb_data_r_reg[21]_0 (\TWO_STACK_HBM.u_hbm_temp_rd_1_n_6 ),
        .\gen_apb_data_r_reg[23]_0 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_76 ),
        .\main_fsm_curr_state_reg[2]_0 (main_fsm_curr_state_5),
        .\main_fsm_curr_state_reg[2]_1 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_32 ),
        .\main_fsm_curr_state_reg[2]_2 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_33 ),
        .\main_fsm_curr_state_reg[3]_0 (\TWO_STACK_HBM.hbm_apb_arbiter_1_n_77 ),
        .pready_1(pready_1),
        .reading_r_reg_0(\TWO_STACK_HBM.hbm_apb_arbiter_1_n_75 ),
        .temp_apb_paddr_1_s({temp_apb_paddr_1_s[21],temp_apb_paddr_1_s[3]}),
        .temp_apb_penable_1_s(temp_apb_penable_1_s),
        .temp_apb_psel_1_s(temp_apb_psel_1_s),
        .temp_apb_pwdata_1_s(temp_apb_pwdata_1_s),
        .temp_apb_pwrite_1_s(temp_apb_pwrite_1_s),
        .temp_apb_req_1_s(temp_apb_req_1_s),
        .\temp_value_r_reg[3]_0 (\TWO_STACK_HBM.u_hbm_temp_rd_1_n_23 ),
        .\temp_value_r_reg[4]_0 ({\TWO_STACK_HBM.u_hbm_temp_rd_1_n_20 ,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_21 ,\TWO_STACK_HBM.u_hbm_temp_rd_1_n_22 }),
        .\temp_value_r_reg[6]_0 (\TWO_STACK_HBM.u_hbm_temp_rd_1_n_24 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_spram \TWO_STACK_HBM.xpm_memory_spram_inst_0 
       (.APB_0_PCLK(APB_0_PCLK),
        .Q(xpm_addra_0),
        .douta(xpm_douta_0),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_0 (\TWO_STACK_HBM.hbm_apb_mst_0_n_1 ),
        .init_seq_complete_r(init_seq_complete_r),
        .init_seq_complete_r_reg(\TWO_STACK_HBM.xpm_memory_spram_inst_0_n_32 ),
        .init_seq_complete_r_reg_0(\TWO_STACK_HBM.hbm_data_fetch_0_n_0 ),
        .xpm_ena_0(xpm_ena_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_spram__parameterized0 \TWO_STACK_HBM.xpm_memory_spram_inst_1 
       (.APB_1_PCLK(APB_1_PCLK),
        .Q(xpm_addra_1),
        .douta(xpm_douta_1),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_0 (\TWO_STACK_HBM.hbm_apb_mst_1_n_1 ),
        .init_seq_complete_r(init_seq_complete_r_3),
        .init_seq_complete_r_reg(\TWO_STACK_HBM.xpm_memory_spram_inst_1_n_32 ),
        .init_seq_complete_r_reg_0(\TWO_STACK_HBM.hbm_data_fetch_1_n_0 ),
        .xpm_ena_1(xpm_ena_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(sl_oport0[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(sl_oport0[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(sl_oport0[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(sl_oport0[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(sl_oport0[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(sl_oport0[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(sl_oport0[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(sl_oport0[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(sl_oport0[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(sl_oport1[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(sl_oport1[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(sl_oport1[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(sl_oport0[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(sl_oport1[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(sl_oport1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(sl_oport1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(sl_oport1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(sl_oport1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(sl_oport1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(sl_oport1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(sl_oport1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(sl_oport1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(sl_oport1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(sl_oport0[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(sl_oport1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(sl_oport1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(sl_oport1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(sl_oport1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(sl_oport0[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(sl_oport0[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(sl_oport0[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(sl_oport0[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(sl_oport0[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(sl_oport0[7]));
endmodule

(* AXI_CLK1_FREQ = "16'b0000000111000010" *) (* AXI_CLK_FREQ = "16'b0000000111000010" *) (* AXI_RST_ASSERT_WIDTH = "16" *) 
(* AXI_RST_DEASSERT_WIDTH = "2" *) (* CLK_SEL_00 = "FALSE" *) (* CLK_SEL_01 = "FALSE" *) 
(* CLK_SEL_02 = "FALSE" *) (* CLK_SEL_03 = "FALSE" *) (* CLK_SEL_04 = "FALSE" *) 
(* CLK_SEL_05 = "FALSE" *) (* CLK_SEL_06 = "FALSE" *) (* CLK_SEL_07 = "FALSE" *) 
(* CLK_SEL_08 = "FALSE" *) (* CLK_SEL_09 = "FALSE" *) (* CLK_SEL_10 = "FALSE" *) 
(* CLK_SEL_11 = "FALSE" *) (* CLK_SEL_12 = "FALSE" *) (* CLK_SEL_13 = "FALSE" *) 
(* CLK_SEL_14 = "FALSE" *) (* CLK_SEL_15 = "TRUE" *) (* CLK_SEL_16 = "FALSE" *) 
(* CLK_SEL_17 = "FALSE" *) (* CLK_SEL_18 = "FALSE" *) (* CLK_SEL_19 = "FALSE" *) 
(* CLK_SEL_20 = "FALSE" *) (* CLK_SEL_21 = "FALSE" *) (* CLK_SEL_22 = "FALSE" *) 
(* CLK_SEL_23 = "FALSE" *) (* CLK_SEL_24 = "FALSE" *) (* CLK_SEL_25 = "FALSE" *) 
(* CLK_SEL_26 = "FALSE" *) (* CLK_SEL_27 = "FALSE" *) (* CLK_SEL_28 = "FALSE" *) 
(* CLK_SEL_29 = "FALSE" *) (* CLK_SEL_30 = "TRUE" *) (* CLK_SEL_31 = "FALSE" *) 
(* DATARATE_STACK_0 = "1800" *) (* DATARATE_STACK_1 = "1800" *) (* HBM_CLK_FREQ_0 = "16'b0000001110000100" *) 
(* HBM_CLK_FREQ_1 = "16'b0000001110000100" *) (* HBM_REF_CLK_FREQ_0 = "16'b0000000001100100" *) (* HBM_REF_CLK_FREQ_1 = "16'b0000000001100100" *) 
(* HBM_STACK = "2" *) (* HBM_STACK_NUM = "16'b0000000000000000" *) (* INIT_BYPASS = "FALSE" *) 
(* INIT_SEQ_TIMEOUT = "0" *) (* MC_ENABLE_00 = "TRUE" *) (* MC_ENABLE_01 = "TRUE" *) 
(* MC_ENABLE_02 = "TRUE" *) (* MC_ENABLE_03 = "TRUE" *) (* MC_ENABLE_04 = "TRUE" *) 
(* MC_ENABLE_05 = "TRUE" *) (* MC_ENABLE_06 = "TRUE" *) (* MC_ENABLE_07 = "TRUE" *) 
(* MC_ENABLE_08 = "TRUE" *) (* MC_ENABLE_09 = "TRUE" *) (* MC_ENABLE_10 = "TRUE" *) 
(* MC_ENABLE_11 = "TRUE" *) (* MC_ENABLE_12 = "TRUE" *) (* MC_ENABLE_13 = "TRUE" *) 
(* MC_ENABLE_14 = "TRUE" *) (* MC_ENABLE_15 = "TRUE" *) (* MC_ENABLE_APB_00 = "TRUE" *) 
(* MC_ENABLE_APB_01 = "TRUE" *) (* PAGEHIT_PERCENT_00 = "75" *) (* PAGEHIT_PERCENT_01 = "75" *) 
(* PHY_ENABLE_00 = "TRUE" *) (* PHY_ENABLE_01 = "TRUE" *) (* PHY_ENABLE_02 = "TRUE" *) 
(* PHY_ENABLE_03 = "TRUE" *) (* PHY_ENABLE_04 = "TRUE" *) (* PHY_ENABLE_05 = "TRUE" *) 
(* PHY_ENABLE_06 = "TRUE" *) (* PHY_ENABLE_07 = "TRUE" *) (* PHY_ENABLE_08 = "TRUE" *) 
(* PHY_ENABLE_09 = "TRUE" *) (* PHY_ENABLE_10 = "TRUE" *) (* PHY_ENABLE_11 = "TRUE" *) 
(* PHY_ENABLE_12 = "TRUE" *) (* PHY_ENABLE_13 = "TRUE" *) (* PHY_ENABLE_14 = "TRUE" *) 
(* PHY_ENABLE_15 = "TRUE" *) (* PHY_ENABLE_16 = "TRUE" *) (* PHY_ENABLE_17 = "TRUE" *) 
(* PHY_ENABLE_18 = "TRUE" *) (* PHY_ENABLE_19 = "TRUE" *) (* PHY_ENABLE_20 = "TRUE" *) 
(* PHY_ENABLE_21 = "TRUE" *) (* PHY_ENABLE_22 = "TRUE" *) (* PHY_ENABLE_23 = "TRUE" *) 
(* PHY_ENABLE_24 = "TRUE" *) (* PHY_ENABLE_25 = "TRUE" *) (* PHY_ENABLE_26 = "TRUE" *) 
(* PHY_ENABLE_27 = "TRUE" *) (* PHY_ENABLE_28 = "TRUE" *) (* PHY_ENABLE_29 = "TRUE" *) 
(* PHY_ENABLE_30 = "TRUE" *) (* PHY_ENABLE_31 = "TRUE" *) (* PHY_ENABLE_APB_00 = "TRUE" *) 
(* PHY_ENABLE_APB_01 = "TRUE" *) (* READ_PERCENT_00 = "40" *) (* READ_PERCENT_01 = "40" *) 
(* READ_PERCENT_02 = "40" *) (* READ_PERCENT_03 = "40" *) (* READ_PERCENT_04 = "40" *) 
(* READ_PERCENT_05 = "40" *) (* READ_PERCENT_06 = "40" *) (* READ_PERCENT_07 = "40" *) 
(* READ_PERCENT_08 = "40" *) (* READ_PERCENT_09 = "40" *) (* READ_PERCENT_10 = "40" *) 
(* READ_PERCENT_11 = "40" *) (* READ_PERCENT_12 = "40" *) (* READ_PERCENT_13 = "40" *) 
(* READ_PERCENT_14 = "40" *) (* READ_PERCENT_15 = "40" *) (* READ_PERCENT_16 = "40" *) 
(* READ_PERCENT_17 = "40" *) (* READ_PERCENT_18 = "40" *) (* READ_PERCENT_19 = "40" *) 
(* READ_PERCENT_20 = "40" *) (* READ_PERCENT_21 = "40" *) (* READ_PERCENT_22 = "40" *) 
(* READ_PERCENT_23 = "40" *) (* READ_PERCENT_24 = "40" *) (* READ_PERCENT_25 = "40" *) 
(* READ_PERCENT_26 = "40" *) (* READ_PERCENT_27 = "40" *) (* READ_PERCENT_28 = "40" *) 
(* READ_PERCENT_29 = "40" *) (* READ_PERCENT_30 = "40" *) (* READ_PERCENT_31 = "40" *) 
(* SWITCH_ENABLE_00 = "TRUE" *) (* SWITCH_ENABLE_01 = "TRUE" *) (* SWITCH_EN_0 = "16'b0000000000000001" *) 
(* SWITCH_EN_1 = "16'b0000000000000001" *) (* TEMP_WAIT_PERIOD_0 = "100000" *) (* TEMP_WAIT_PERIOD_1 = "100000" *) 
(* WRITE_PERCENT_00 = "40" *) (* WRITE_PERCENT_01 = "40" *) (* WRITE_PERCENT_02 = "40" *) 
(* WRITE_PERCENT_03 = "40" *) (* WRITE_PERCENT_04 = "40" *) (* WRITE_PERCENT_05 = "40" *) 
(* WRITE_PERCENT_06 = "40" *) (* WRITE_PERCENT_07 = "40" *) (* WRITE_PERCENT_08 = "40" *) 
(* WRITE_PERCENT_09 = "40" *) (* WRITE_PERCENT_10 = "40" *) (* WRITE_PERCENT_11 = "40" *) 
(* WRITE_PERCENT_12 = "40" *) (* WRITE_PERCENT_13 = "40" *) (* WRITE_PERCENT_14 = "40" *) 
(* WRITE_PERCENT_15 = "40" *) (* WRITE_PERCENT_16 = "40" *) (* WRITE_PERCENT_17 = "40" *) 
(* WRITE_PERCENT_18 = "40" *) (* WRITE_PERCENT_19 = "40" *) (* WRITE_PERCENT_20 = "40" *) 
(* WRITE_PERCENT_21 = "40" *) (* WRITE_PERCENT_22 = "40" *) (* WRITE_PERCENT_23 = "40" *) 
(* WRITE_PERCENT_24 = "40" *) (* WRITE_PERCENT_25 = "40" *) (* WRITE_PERCENT_26 = "40" *) 
(* WRITE_PERCENT_27 = "40" *) (* WRITE_PERCENT_28 = "40" *) (* WRITE_PERCENT_29 = "40" *) 
(* WRITE_PERCENT_30 = "40" *) (* WRITE_PERCENT_31 = "40" *) (* dont_touch = "true" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_v1_0_9
   (HBM_REF_CLK_0,
    HBM_REF_CLK_1,
    AXI_00_ACLK,
    AXI_00_ARESET_N,
    AXI_00_ARADDR,
    AXI_00_ARBURST,
    AXI_00_ARID,
    AXI_00_ARLEN,
    AXI_00_ARSIZE,
    AXI_00_ARVALID,
    AXI_00_AWADDR,
    AXI_00_AWBURST,
    AXI_00_AWID,
    AXI_00_AWLEN,
    AXI_00_AWSIZE,
    AXI_00_AWVALID,
    AXI_00_RREADY,
    AXI_00_BREADY,
    AXI_00_WDATA,
    AXI_00_WLAST,
    AXI_00_WSTRB,
    AXI_00_WDATA_PARITY,
    AXI_00_WVALID,
    AXI_01_ACLK,
    AXI_01_ARESET_N,
    AXI_01_ARADDR,
    AXI_01_ARBURST,
    AXI_01_ARID,
    AXI_01_ARLEN,
    AXI_01_ARSIZE,
    AXI_01_ARVALID,
    AXI_01_AWADDR,
    AXI_01_AWBURST,
    AXI_01_AWID,
    AXI_01_AWLEN,
    AXI_01_AWSIZE,
    AXI_01_AWVALID,
    AXI_01_RREADY,
    AXI_01_BREADY,
    AXI_01_WDATA,
    AXI_01_WLAST,
    AXI_01_WSTRB,
    AXI_01_WDATA_PARITY,
    AXI_01_WVALID,
    AXI_02_ACLK,
    AXI_02_ARESET_N,
    AXI_02_ARADDR,
    AXI_02_ARBURST,
    AXI_02_ARID,
    AXI_02_ARLEN,
    AXI_02_ARSIZE,
    AXI_02_ARVALID,
    AXI_02_AWADDR,
    AXI_02_AWBURST,
    AXI_02_AWID,
    AXI_02_AWLEN,
    AXI_02_AWSIZE,
    AXI_02_AWVALID,
    AXI_02_RREADY,
    AXI_02_BREADY,
    AXI_02_WDATA,
    AXI_02_WLAST,
    AXI_02_WSTRB,
    AXI_02_WDATA_PARITY,
    AXI_02_WVALID,
    AXI_03_ACLK,
    AXI_03_ARESET_N,
    AXI_03_ARADDR,
    AXI_03_ARBURST,
    AXI_03_ARID,
    AXI_03_ARLEN,
    AXI_03_ARSIZE,
    AXI_03_ARVALID,
    AXI_03_AWADDR,
    AXI_03_AWBURST,
    AXI_03_AWID,
    AXI_03_AWLEN,
    AXI_03_AWSIZE,
    AXI_03_AWVALID,
    AXI_03_RREADY,
    AXI_03_BREADY,
    AXI_03_WDATA,
    AXI_03_WLAST,
    AXI_03_WSTRB,
    AXI_03_WDATA_PARITY,
    AXI_03_WVALID,
    AXI_04_ACLK,
    AXI_04_ARESET_N,
    AXI_04_ARADDR,
    AXI_04_ARBURST,
    AXI_04_ARID,
    AXI_04_ARLEN,
    AXI_04_ARSIZE,
    AXI_04_ARVALID,
    AXI_04_AWADDR,
    AXI_04_AWBURST,
    AXI_04_AWID,
    AXI_04_AWLEN,
    AXI_04_AWSIZE,
    AXI_04_AWVALID,
    AXI_04_RREADY,
    AXI_04_BREADY,
    AXI_04_WDATA,
    AXI_04_WLAST,
    AXI_04_WSTRB,
    AXI_04_WDATA_PARITY,
    AXI_04_WVALID,
    AXI_05_ACLK,
    AXI_05_ARESET_N,
    AXI_05_ARADDR,
    AXI_05_ARBURST,
    AXI_05_ARID,
    AXI_05_ARLEN,
    AXI_05_ARSIZE,
    AXI_05_ARVALID,
    AXI_05_AWADDR,
    AXI_05_AWBURST,
    AXI_05_AWID,
    AXI_05_AWLEN,
    AXI_05_AWSIZE,
    AXI_05_AWVALID,
    AXI_05_RREADY,
    AXI_05_BREADY,
    AXI_05_WDATA,
    AXI_05_WLAST,
    AXI_05_WSTRB,
    AXI_05_WDATA_PARITY,
    AXI_05_WVALID,
    AXI_06_ACLK,
    AXI_06_ARESET_N,
    AXI_06_ARADDR,
    AXI_06_ARBURST,
    AXI_06_ARID,
    AXI_06_ARLEN,
    AXI_06_ARSIZE,
    AXI_06_ARVALID,
    AXI_06_AWADDR,
    AXI_06_AWBURST,
    AXI_06_AWID,
    AXI_06_AWLEN,
    AXI_06_AWSIZE,
    AXI_06_AWVALID,
    AXI_06_RREADY,
    AXI_06_BREADY,
    AXI_06_WDATA,
    AXI_06_WLAST,
    AXI_06_WSTRB,
    AXI_06_WDATA_PARITY,
    AXI_06_WVALID,
    AXI_07_ACLK,
    AXI_07_ARESET_N,
    AXI_07_ARADDR,
    AXI_07_ARBURST,
    AXI_07_ARID,
    AXI_07_ARLEN,
    AXI_07_ARSIZE,
    AXI_07_ARVALID,
    AXI_07_AWADDR,
    AXI_07_AWBURST,
    AXI_07_AWID,
    AXI_07_AWLEN,
    AXI_07_AWSIZE,
    AXI_07_AWVALID,
    AXI_07_RREADY,
    AXI_07_BREADY,
    AXI_07_WDATA,
    AXI_07_WLAST,
    AXI_07_WSTRB,
    AXI_07_WDATA_PARITY,
    AXI_07_WVALID,
    AXI_08_ACLK,
    AXI_08_ARESET_N,
    AXI_08_ARADDR,
    AXI_08_ARBURST,
    AXI_08_ARID,
    AXI_08_ARLEN,
    AXI_08_ARSIZE,
    AXI_08_ARVALID,
    AXI_08_AWADDR,
    AXI_08_AWBURST,
    AXI_08_AWID,
    AXI_08_AWLEN,
    AXI_08_AWSIZE,
    AXI_08_AWVALID,
    AXI_08_RREADY,
    AXI_08_BREADY,
    AXI_08_WDATA,
    AXI_08_WLAST,
    AXI_08_WSTRB,
    AXI_08_WDATA_PARITY,
    AXI_08_WVALID,
    AXI_09_ACLK,
    AXI_09_ARESET_N,
    AXI_09_ARADDR,
    AXI_09_ARBURST,
    AXI_09_ARID,
    AXI_09_ARLEN,
    AXI_09_ARSIZE,
    AXI_09_ARVALID,
    AXI_09_AWADDR,
    AXI_09_AWBURST,
    AXI_09_AWID,
    AXI_09_AWLEN,
    AXI_09_AWSIZE,
    AXI_09_AWVALID,
    AXI_09_RREADY,
    AXI_09_BREADY,
    AXI_09_WDATA,
    AXI_09_WLAST,
    AXI_09_WSTRB,
    AXI_09_WDATA_PARITY,
    AXI_09_WVALID,
    AXI_10_ACLK,
    AXI_10_ARESET_N,
    AXI_10_ARADDR,
    AXI_10_ARBURST,
    AXI_10_ARID,
    AXI_10_ARLEN,
    AXI_10_ARSIZE,
    AXI_10_ARVALID,
    AXI_10_AWADDR,
    AXI_10_AWBURST,
    AXI_10_AWID,
    AXI_10_AWLEN,
    AXI_10_AWSIZE,
    AXI_10_AWVALID,
    AXI_10_RREADY,
    AXI_10_BREADY,
    AXI_10_WDATA,
    AXI_10_WLAST,
    AXI_10_WSTRB,
    AXI_10_WDATA_PARITY,
    AXI_10_WVALID,
    AXI_11_ACLK,
    AXI_11_ARESET_N,
    AXI_11_ARADDR,
    AXI_11_ARBURST,
    AXI_11_ARID,
    AXI_11_ARLEN,
    AXI_11_ARSIZE,
    AXI_11_ARVALID,
    AXI_11_AWADDR,
    AXI_11_AWBURST,
    AXI_11_AWID,
    AXI_11_AWLEN,
    AXI_11_AWSIZE,
    AXI_11_AWVALID,
    AXI_11_RREADY,
    AXI_11_BREADY,
    AXI_11_WDATA,
    AXI_11_WLAST,
    AXI_11_WSTRB,
    AXI_11_WDATA_PARITY,
    AXI_11_WVALID,
    AXI_12_ACLK,
    AXI_12_ARESET_N,
    AXI_12_ARADDR,
    AXI_12_ARBURST,
    AXI_12_ARID,
    AXI_12_ARLEN,
    AXI_12_ARSIZE,
    AXI_12_ARVALID,
    AXI_12_AWADDR,
    AXI_12_AWBURST,
    AXI_12_AWID,
    AXI_12_AWLEN,
    AXI_12_AWSIZE,
    AXI_12_AWVALID,
    AXI_12_RREADY,
    AXI_12_BREADY,
    AXI_12_WDATA,
    AXI_12_WLAST,
    AXI_12_WSTRB,
    AXI_12_WDATA_PARITY,
    AXI_12_WVALID,
    AXI_13_ACLK,
    AXI_13_ARESET_N,
    AXI_13_ARADDR,
    AXI_13_ARBURST,
    AXI_13_ARID,
    AXI_13_ARLEN,
    AXI_13_ARSIZE,
    AXI_13_ARVALID,
    AXI_13_AWADDR,
    AXI_13_AWBURST,
    AXI_13_AWID,
    AXI_13_AWLEN,
    AXI_13_AWSIZE,
    AXI_13_AWVALID,
    AXI_13_RREADY,
    AXI_13_BREADY,
    AXI_13_WDATA,
    AXI_13_WLAST,
    AXI_13_WSTRB,
    AXI_13_WDATA_PARITY,
    AXI_13_WVALID,
    AXI_14_ACLK,
    AXI_14_ARESET_N,
    AXI_14_ARADDR,
    AXI_14_ARBURST,
    AXI_14_ARID,
    AXI_14_ARLEN,
    AXI_14_ARSIZE,
    AXI_14_ARVALID,
    AXI_14_AWADDR,
    AXI_14_AWBURST,
    AXI_14_AWID,
    AXI_14_AWLEN,
    AXI_14_AWSIZE,
    AXI_14_AWVALID,
    AXI_14_RREADY,
    AXI_14_BREADY,
    AXI_14_WDATA,
    AXI_14_WLAST,
    AXI_14_WSTRB,
    AXI_14_WDATA_PARITY,
    AXI_14_WVALID,
    AXI_15_ACLK,
    AXI_15_ARESET_N,
    AXI_15_ARADDR,
    AXI_15_ARBURST,
    AXI_15_ARID,
    AXI_15_ARLEN,
    AXI_15_ARSIZE,
    AXI_15_ARVALID,
    AXI_15_AWADDR,
    AXI_15_AWBURST,
    AXI_15_AWID,
    AXI_15_AWLEN,
    AXI_15_AWSIZE,
    AXI_15_AWVALID,
    AXI_15_RREADY,
    AXI_15_BREADY,
    AXI_15_WDATA,
    AXI_15_WLAST,
    AXI_15_WSTRB,
    AXI_15_WDATA_PARITY,
    AXI_15_WVALID,
    AXI_16_ACLK,
    AXI_16_ARESET_N,
    AXI_16_ARADDR,
    AXI_16_ARBURST,
    AXI_16_ARID,
    AXI_16_ARLEN,
    AXI_16_ARSIZE,
    AXI_16_ARVALID,
    AXI_16_AWADDR,
    AXI_16_AWBURST,
    AXI_16_AWID,
    AXI_16_AWLEN,
    AXI_16_AWSIZE,
    AXI_16_AWVALID,
    AXI_16_RREADY,
    AXI_16_BREADY,
    AXI_16_WDATA,
    AXI_16_WLAST,
    AXI_16_WSTRB,
    AXI_16_WDATA_PARITY,
    AXI_16_WVALID,
    AXI_17_ACLK,
    AXI_17_ARESET_N,
    AXI_17_ARADDR,
    AXI_17_ARBURST,
    AXI_17_ARID,
    AXI_17_ARLEN,
    AXI_17_ARSIZE,
    AXI_17_ARVALID,
    AXI_17_AWADDR,
    AXI_17_AWBURST,
    AXI_17_AWID,
    AXI_17_AWLEN,
    AXI_17_AWSIZE,
    AXI_17_AWVALID,
    AXI_17_RREADY,
    AXI_17_BREADY,
    AXI_17_WDATA,
    AXI_17_WLAST,
    AXI_17_WSTRB,
    AXI_17_WDATA_PARITY,
    AXI_17_WVALID,
    AXI_18_ACLK,
    AXI_18_ARESET_N,
    AXI_18_ARADDR,
    AXI_18_ARBURST,
    AXI_18_ARID,
    AXI_18_ARLEN,
    AXI_18_ARSIZE,
    AXI_18_ARVALID,
    AXI_18_AWADDR,
    AXI_18_AWBURST,
    AXI_18_AWID,
    AXI_18_AWLEN,
    AXI_18_AWSIZE,
    AXI_18_AWVALID,
    AXI_18_RREADY,
    AXI_18_BREADY,
    AXI_18_WDATA,
    AXI_18_WLAST,
    AXI_18_WSTRB,
    AXI_18_WDATA_PARITY,
    AXI_18_WVALID,
    AXI_19_ACLK,
    AXI_19_ARESET_N,
    AXI_19_ARADDR,
    AXI_19_ARBURST,
    AXI_19_ARID,
    AXI_19_ARLEN,
    AXI_19_ARSIZE,
    AXI_19_ARVALID,
    AXI_19_AWADDR,
    AXI_19_AWBURST,
    AXI_19_AWID,
    AXI_19_AWLEN,
    AXI_19_AWSIZE,
    AXI_19_AWVALID,
    AXI_19_RREADY,
    AXI_19_BREADY,
    AXI_19_WDATA,
    AXI_19_WLAST,
    AXI_19_WSTRB,
    AXI_19_WDATA_PARITY,
    AXI_19_WVALID,
    AXI_20_ACLK,
    AXI_20_ARESET_N,
    AXI_20_ARADDR,
    AXI_20_ARBURST,
    AXI_20_ARID,
    AXI_20_ARLEN,
    AXI_20_ARSIZE,
    AXI_20_ARVALID,
    AXI_20_AWADDR,
    AXI_20_AWBURST,
    AXI_20_AWID,
    AXI_20_AWLEN,
    AXI_20_AWSIZE,
    AXI_20_AWVALID,
    AXI_20_RREADY,
    AXI_20_BREADY,
    AXI_20_WDATA,
    AXI_20_WLAST,
    AXI_20_WSTRB,
    AXI_20_WDATA_PARITY,
    AXI_20_WVALID,
    AXI_21_ACLK,
    AXI_21_ARESET_N,
    AXI_21_ARADDR,
    AXI_21_ARBURST,
    AXI_21_ARID,
    AXI_21_ARLEN,
    AXI_21_ARSIZE,
    AXI_21_ARVALID,
    AXI_21_AWADDR,
    AXI_21_AWBURST,
    AXI_21_AWID,
    AXI_21_AWLEN,
    AXI_21_AWSIZE,
    AXI_21_AWVALID,
    AXI_21_RREADY,
    AXI_21_BREADY,
    AXI_21_WDATA,
    AXI_21_WLAST,
    AXI_21_WSTRB,
    AXI_21_WDATA_PARITY,
    AXI_21_WVALID,
    AXI_22_ACLK,
    AXI_22_ARESET_N,
    AXI_22_ARADDR,
    AXI_22_ARBURST,
    AXI_22_ARID,
    AXI_22_ARLEN,
    AXI_22_ARSIZE,
    AXI_22_ARVALID,
    AXI_22_AWADDR,
    AXI_22_AWBURST,
    AXI_22_AWID,
    AXI_22_AWLEN,
    AXI_22_AWSIZE,
    AXI_22_AWVALID,
    AXI_22_RREADY,
    AXI_22_BREADY,
    AXI_22_WDATA,
    AXI_22_WLAST,
    AXI_22_WSTRB,
    AXI_22_WDATA_PARITY,
    AXI_22_WVALID,
    AXI_23_ACLK,
    AXI_23_ARESET_N,
    AXI_23_ARADDR,
    AXI_23_ARBURST,
    AXI_23_ARID,
    AXI_23_ARLEN,
    AXI_23_ARSIZE,
    AXI_23_ARVALID,
    AXI_23_AWADDR,
    AXI_23_AWBURST,
    AXI_23_AWID,
    AXI_23_AWLEN,
    AXI_23_AWSIZE,
    AXI_23_AWVALID,
    AXI_23_RREADY,
    AXI_23_BREADY,
    AXI_23_WDATA,
    AXI_23_WLAST,
    AXI_23_WSTRB,
    AXI_23_WDATA_PARITY,
    AXI_23_WVALID,
    AXI_24_ACLK,
    AXI_24_ARESET_N,
    AXI_24_ARADDR,
    AXI_24_ARBURST,
    AXI_24_ARID,
    AXI_24_ARLEN,
    AXI_24_ARSIZE,
    AXI_24_ARVALID,
    AXI_24_AWADDR,
    AXI_24_AWBURST,
    AXI_24_AWID,
    AXI_24_AWLEN,
    AXI_24_AWSIZE,
    AXI_24_AWVALID,
    AXI_24_RREADY,
    AXI_24_BREADY,
    AXI_24_WDATA,
    AXI_24_WLAST,
    AXI_24_WSTRB,
    AXI_24_WDATA_PARITY,
    AXI_24_WVALID,
    AXI_25_ACLK,
    AXI_25_ARESET_N,
    AXI_25_ARADDR,
    AXI_25_ARBURST,
    AXI_25_ARID,
    AXI_25_ARLEN,
    AXI_25_ARSIZE,
    AXI_25_ARVALID,
    AXI_25_AWADDR,
    AXI_25_AWBURST,
    AXI_25_AWID,
    AXI_25_AWLEN,
    AXI_25_AWSIZE,
    AXI_25_AWVALID,
    AXI_25_RREADY,
    AXI_25_BREADY,
    AXI_25_WDATA,
    AXI_25_WLAST,
    AXI_25_WSTRB,
    AXI_25_WDATA_PARITY,
    AXI_25_WVALID,
    AXI_26_ACLK,
    AXI_26_ARESET_N,
    AXI_26_ARADDR,
    AXI_26_ARBURST,
    AXI_26_ARID,
    AXI_26_ARLEN,
    AXI_26_ARSIZE,
    AXI_26_ARVALID,
    AXI_26_AWADDR,
    AXI_26_AWBURST,
    AXI_26_AWID,
    AXI_26_AWLEN,
    AXI_26_AWSIZE,
    AXI_26_AWVALID,
    AXI_26_RREADY,
    AXI_26_BREADY,
    AXI_26_WDATA,
    AXI_26_WLAST,
    AXI_26_WSTRB,
    AXI_26_WDATA_PARITY,
    AXI_26_WVALID,
    AXI_27_ACLK,
    AXI_27_ARESET_N,
    AXI_27_ARADDR,
    AXI_27_ARBURST,
    AXI_27_ARID,
    AXI_27_ARLEN,
    AXI_27_ARSIZE,
    AXI_27_ARVALID,
    AXI_27_AWADDR,
    AXI_27_AWBURST,
    AXI_27_AWID,
    AXI_27_AWLEN,
    AXI_27_AWSIZE,
    AXI_27_AWVALID,
    AXI_27_RREADY,
    AXI_27_BREADY,
    AXI_27_WDATA,
    AXI_27_WLAST,
    AXI_27_WSTRB,
    AXI_27_WDATA_PARITY,
    AXI_27_WVALID,
    AXI_28_ACLK,
    AXI_28_ARESET_N,
    AXI_28_ARADDR,
    AXI_28_ARBURST,
    AXI_28_ARID,
    AXI_28_ARLEN,
    AXI_28_ARSIZE,
    AXI_28_ARVALID,
    AXI_28_AWADDR,
    AXI_28_AWBURST,
    AXI_28_AWID,
    AXI_28_AWLEN,
    AXI_28_AWSIZE,
    AXI_28_AWVALID,
    AXI_28_RREADY,
    AXI_28_BREADY,
    AXI_28_WDATA,
    AXI_28_WLAST,
    AXI_28_WSTRB,
    AXI_28_WDATA_PARITY,
    AXI_28_WVALID,
    AXI_29_ACLK,
    AXI_29_ARESET_N,
    AXI_29_ARADDR,
    AXI_29_ARBURST,
    AXI_29_ARID,
    AXI_29_ARLEN,
    AXI_29_ARSIZE,
    AXI_29_ARVALID,
    AXI_29_AWADDR,
    AXI_29_AWBURST,
    AXI_29_AWID,
    AXI_29_AWLEN,
    AXI_29_AWSIZE,
    AXI_29_AWVALID,
    AXI_29_RREADY,
    AXI_29_BREADY,
    AXI_29_WDATA,
    AXI_29_WLAST,
    AXI_29_WSTRB,
    AXI_29_WDATA_PARITY,
    AXI_29_WVALID,
    AXI_30_ACLK,
    AXI_30_ARESET_N,
    AXI_30_ARADDR,
    AXI_30_ARBURST,
    AXI_30_ARID,
    AXI_30_ARLEN,
    AXI_30_ARSIZE,
    AXI_30_ARVALID,
    AXI_30_AWADDR,
    AXI_30_AWBURST,
    AXI_30_AWID,
    AXI_30_AWLEN,
    AXI_30_AWSIZE,
    AXI_30_AWVALID,
    AXI_30_RREADY,
    AXI_30_BREADY,
    AXI_30_WDATA,
    AXI_30_WLAST,
    AXI_30_WSTRB,
    AXI_30_WDATA_PARITY,
    AXI_30_WVALID,
    AXI_31_ACLK,
    AXI_31_ARESET_N,
    AXI_31_ARADDR,
    AXI_31_ARBURST,
    AXI_31_ARID,
    AXI_31_ARLEN,
    AXI_31_ARSIZE,
    AXI_31_ARVALID,
    AXI_31_AWADDR,
    AXI_31_AWBURST,
    AXI_31_AWID,
    AXI_31_AWLEN,
    AXI_31_AWSIZE,
    AXI_31_AWVALID,
    AXI_31_RREADY,
    AXI_31_BREADY,
    AXI_31_WDATA,
    AXI_31_WLAST,
    AXI_31_WSTRB,
    AXI_31_WDATA_PARITY,
    AXI_31_WVALID,
    dfi_0_clk,
    dfi_0_rst_n,
    dfi_0_init_start,
    dfi_0_aw_ck_p0,
    dfi_0_aw_cke_p0,
    dfi_0_aw_row_p0,
    dfi_0_aw_col_p0,
    dfi_0_dw_wrdata_p0,
    dfi_0_dw_wrdata_mask_p0,
    dfi_0_dw_wrdata_dbi_p0,
    dfi_0_dw_wrdata_par_p0,
    dfi_0_dw_wrdata_dq_en_p0,
    dfi_0_dw_wrdata_par_en_p0,
    dfi_0_aw_ck_p1,
    dfi_0_aw_cke_p1,
    dfi_0_aw_row_p1,
    dfi_0_aw_col_p1,
    dfi_0_dw_wrdata_p1,
    dfi_0_dw_wrdata_mask_p1,
    dfi_0_dw_wrdata_dbi_p1,
    dfi_0_dw_wrdata_par_p1,
    dfi_0_dw_wrdata_dq_en_p1,
    dfi_0_dw_wrdata_par_en_p1,
    dfi_0_aw_ck_dis,
    dfi_0_lp_pwr_e_req,
    dfi_0_lp_sr_e_req,
    dfi_0_lp_pwr_x_req,
    dfi_0_aw_tx_indx_ld,
    dfi_0_dw_tx_indx_ld,
    dfi_0_dw_rx_indx_ld,
    dfi_0_ctrlupd_ack,
    dfi_0_phyupd_req,
    dfi_0_dw_wrdata_dqs_p0,
    dfi_0_dw_wrdata_dqs_p1,
    dfi_1_clk,
    dfi_1_rst_n,
    dfi_1_init_start,
    dfi_1_aw_ck_p0,
    dfi_1_aw_cke_p0,
    dfi_1_aw_row_p0,
    dfi_1_aw_col_p0,
    dfi_1_dw_wrdata_p0,
    dfi_1_dw_wrdata_mask_p0,
    dfi_1_dw_wrdata_dbi_p0,
    dfi_1_dw_wrdata_par_p0,
    dfi_1_dw_wrdata_dq_en_p0,
    dfi_1_dw_wrdata_par_en_p0,
    dfi_1_aw_ck_p1,
    dfi_1_aw_cke_p1,
    dfi_1_aw_row_p1,
    dfi_1_aw_col_p1,
    dfi_1_dw_wrdata_p1,
    dfi_1_dw_wrdata_mask_p1,
    dfi_1_dw_wrdata_dbi_p1,
    dfi_1_dw_wrdata_par_p1,
    dfi_1_dw_wrdata_dq_en_p1,
    dfi_1_dw_wrdata_par_en_p1,
    dfi_1_aw_ck_dis,
    dfi_1_lp_pwr_e_req,
    dfi_1_lp_sr_e_req,
    dfi_1_lp_pwr_x_req,
    dfi_1_aw_tx_indx_ld,
    dfi_1_dw_tx_indx_ld,
    dfi_1_dw_rx_indx_ld,
    dfi_1_ctrlupd_ack,
    dfi_1_phyupd_req,
    dfi_1_dw_wrdata_dqs_p0,
    dfi_1_dw_wrdata_dqs_p1,
    dfi_2_clk,
    dfi_2_rst_n,
    dfi_2_init_start,
    dfi_2_aw_ck_p0,
    dfi_2_aw_cke_p0,
    dfi_2_aw_row_p0,
    dfi_2_aw_col_p0,
    dfi_2_dw_wrdata_p0,
    dfi_2_dw_wrdata_mask_p0,
    dfi_2_dw_wrdata_dbi_p0,
    dfi_2_dw_wrdata_par_p0,
    dfi_2_dw_wrdata_dq_en_p0,
    dfi_2_dw_wrdata_par_en_p0,
    dfi_2_aw_ck_p1,
    dfi_2_aw_cke_p1,
    dfi_2_aw_row_p1,
    dfi_2_aw_col_p1,
    dfi_2_dw_wrdata_p1,
    dfi_2_dw_wrdata_mask_p1,
    dfi_2_dw_wrdata_dbi_p1,
    dfi_2_dw_wrdata_par_p1,
    dfi_2_dw_wrdata_dq_en_p1,
    dfi_2_dw_wrdata_par_en_p1,
    dfi_2_aw_ck_dis,
    dfi_2_lp_pwr_e_req,
    dfi_2_lp_sr_e_req,
    dfi_2_lp_pwr_x_req,
    dfi_2_aw_tx_indx_ld,
    dfi_2_dw_tx_indx_ld,
    dfi_2_dw_rx_indx_ld,
    dfi_2_ctrlupd_ack,
    dfi_2_phyupd_req,
    dfi_2_dw_wrdata_dqs_p0,
    dfi_2_dw_wrdata_dqs_p1,
    dfi_3_clk,
    dfi_3_rst_n,
    dfi_3_init_start,
    dfi_3_aw_ck_p0,
    dfi_3_aw_cke_p0,
    dfi_3_aw_row_p0,
    dfi_3_aw_col_p0,
    dfi_3_dw_wrdata_p0,
    dfi_3_dw_wrdata_mask_p0,
    dfi_3_dw_wrdata_dbi_p0,
    dfi_3_dw_wrdata_par_p0,
    dfi_3_dw_wrdata_dq_en_p0,
    dfi_3_dw_wrdata_par_en_p0,
    dfi_3_aw_ck_p1,
    dfi_3_aw_cke_p1,
    dfi_3_aw_row_p1,
    dfi_3_aw_col_p1,
    dfi_3_dw_wrdata_p1,
    dfi_3_dw_wrdata_mask_p1,
    dfi_3_dw_wrdata_dbi_p1,
    dfi_3_dw_wrdata_par_p1,
    dfi_3_dw_wrdata_dq_en_p1,
    dfi_3_dw_wrdata_par_en_p1,
    dfi_3_aw_ck_dis,
    dfi_3_lp_pwr_e_req,
    dfi_3_lp_sr_e_req,
    dfi_3_lp_pwr_x_req,
    dfi_3_aw_tx_indx_ld,
    dfi_3_dw_tx_indx_ld,
    dfi_3_dw_rx_indx_ld,
    dfi_3_ctrlupd_ack,
    dfi_3_phyupd_req,
    dfi_3_dw_wrdata_dqs_p0,
    dfi_3_dw_wrdata_dqs_p1,
    dfi_4_clk,
    dfi_4_rst_n,
    dfi_4_init_start,
    dfi_4_aw_ck_p0,
    dfi_4_aw_cke_p0,
    dfi_4_aw_row_p0,
    dfi_4_aw_col_p0,
    dfi_4_dw_wrdata_p0,
    dfi_4_dw_wrdata_mask_p0,
    dfi_4_dw_wrdata_dbi_p0,
    dfi_4_dw_wrdata_par_p0,
    dfi_4_dw_wrdata_dq_en_p0,
    dfi_4_dw_wrdata_par_en_p0,
    dfi_4_aw_ck_p1,
    dfi_4_aw_cke_p1,
    dfi_4_aw_row_p1,
    dfi_4_aw_col_p1,
    dfi_4_dw_wrdata_p1,
    dfi_4_dw_wrdata_mask_p1,
    dfi_4_dw_wrdata_dbi_p1,
    dfi_4_dw_wrdata_par_p1,
    dfi_4_dw_wrdata_dq_en_p1,
    dfi_4_dw_wrdata_par_en_p1,
    dfi_4_aw_ck_dis,
    dfi_4_lp_pwr_e_req,
    dfi_4_lp_sr_e_req,
    dfi_4_lp_pwr_x_req,
    dfi_4_aw_tx_indx_ld,
    dfi_4_dw_tx_indx_ld,
    dfi_4_dw_rx_indx_ld,
    dfi_4_ctrlupd_ack,
    dfi_4_phyupd_req,
    dfi_4_dw_wrdata_dqs_p0,
    dfi_4_dw_wrdata_dqs_p1,
    dfi_5_clk,
    dfi_5_rst_n,
    dfi_5_init_start,
    dfi_5_aw_ck_p0,
    dfi_5_aw_cke_p0,
    dfi_5_aw_row_p0,
    dfi_5_aw_col_p0,
    dfi_5_dw_wrdata_p0,
    dfi_5_dw_wrdata_mask_p0,
    dfi_5_dw_wrdata_dbi_p0,
    dfi_5_dw_wrdata_par_p0,
    dfi_5_dw_wrdata_dq_en_p0,
    dfi_5_dw_wrdata_par_en_p0,
    dfi_5_aw_ck_p1,
    dfi_5_aw_cke_p1,
    dfi_5_aw_row_p1,
    dfi_5_aw_col_p1,
    dfi_5_dw_wrdata_p1,
    dfi_5_dw_wrdata_mask_p1,
    dfi_5_dw_wrdata_dbi_p1,
    dfi_5_dw_wrdata_par_p1,
    dfi_5_dw_wrdata_dq_en_p1,
    dfi_5_dw_wrdata_par_en_p1,
    dfi_5_aw_ck_dis,
    dfi_5_lp_pwr_e_req,
    dfi_5_lp_sr_e_req,
    dfi_5_lp_pwr_x_req,
    dfi_5_aw_tx_indx_ld,
    dfi_5_dw_tx_indx_ld,
    dfi_5_dw_rx_indx_ld,
    dfi_5_ctrlupd_ack,
    dfi_5_phyupd_req,
    dfi_5_dw_wrdata_dqs_p0,
    dfi_5_dw_wrdata_dqs_p1,
    dfi_6_clk,
    dfi_6_rst_n,
    dfi_6_init_start,
    dfi_6_aw_ck_p0,
    dfi_6_aw_cke_p0,
    dfi_6_aw_row_p0,
    dfi_6_aw_col_p0,
    dfi_6_dw_wrdata_p0,
    dfi_6_dw_wrdata_mask_p0,
    dfi_6_dw_wrdata_dbi_p0,
    dfi_6_dw_wrdata_par_p0,
    dfi_6_dw_wrdata_dq_en_p0,
    dfi_6_dw_wrdata_par_en_p0,
    dfi_6_aw_ck_p1,
    dfi_6_aw_cke_p1,
    dfi_6_aw_row_p1,
    dfi_6_aw_col_p1,
    dfi_6_dw_wrdata_p1,
    dfi_6_dw_wrdata_mask_p1,
    dfi_6_dw_wrdata_dbi_p1,
    dfi_6_dw_wrdata_par_p1,
    dfi_6_dw_wrdata_dq_en_p1,
    dfi_6_dw_wrdata_par_en_p1,
    dfi_6_aw_ck_dis,
    dfi_6_lp_pwr_e_req,
    dfi_6_lp_sr_e_req,
    dfi_6_lp_pwr_x_req,
    dfi_6_aw_tx_indx_ld,
    dfi_6_dw_tx_indx_ld,
    dfi_6_dw_rx_indx_ld,
    dfi_6_ctrlupd_ack,
    dfi_6_phyupd_req,
    dfi_6_dw_wrdata_dqs_p0,
    dfi_6_dw_wrdata_dqs_p1,
    dfi_7_clk,
    dfi_7_rst_n,
    dfi_7_init_start,
    dfi_7_aw_ck_p0,
    dfi_7_aw_cke_p0,
    dfi_7_aw_row_p0,
    dfi_7_aw_col_p0,
    dfi_7_dw_wrdata_p0,
    dfi_7_dw_wrdata_mask_p0,
    dfi_7_dw_wrdata_dbi_p0,
    dfi_7_dw_wrdata_par_p0,
    dfi_7_dw_wrdata_dq_en_p0,
    dfi_7_dw_wrdata_par_en_p0,
    dfi_7_aw_ck_p1,
    dfi_7_aw_cke_p1,
    dfi_7_aw_row_p1,
    dfi_7_aw_col_p1,
    dfi_7_dw_wrdata_p1,
    dfi_7_dw_wrdata_mask_p1,
    dfi_7_dw_wrdata_dbi_p1,
    dfi_7_dw_wrdata_par_p1,
    dfi_7_dw_wrdata_dq_en_p1,
    dfi_7_dw_wrdata_par_en_p1,
    dfi_7_aw_ck_dis,
    dfi_7_lp_pwr_e_req,
    dfi_7_lp_sr_e_req,
    dfi_7_lp_pwr_x_req,
    dfi_7_aw_tx_indx_ld,
    dfi_7_dw_tx_indx_ld,
    dfi_7_dw_rx_indx_ld,
    dfi_7_ctrlupd_ack,
    dfi_7_phyupd_req,
    dfi_7_dw_wrdata_dqs_p0,
    dfi_7_dw_wrdata_dqs_p1,
    dfi_8_clk,
    dfi_8_rst_n,
    dfi_8_init_start,
    dfi_8_aw_ck_p0,
    dfi_8_aw_cke_p0,
    dfi_8_aw_row_p0,
    dfi_8_aw_col_p0,
    dfi_8_dw_wrdata_p0,
    dfi_8_dw_wrdata_mask_p0,
    dfi_8_dw_wrdata_dbi_p0,
    dfi_8_dw_wrdata_par_p0,
    dfi_8_dw_wrdata_dq_en_p0,
    dfi_8_dw_wrdata_par_en_p0,
    dfi_8_aw_ck_p1,
    dfi_8_aw_cke_p1,
    dfi_8_aw_row_p1,
    dfi_8_aw_col_p1,
    dfi_8_dw_wrdata_p1,
    dfi_8_dw_wrdata_mask_p1,
    dfi_8_dw_wrdata_dbi_p1,
    dfi_8_dw_wrdata_par_p1,
    dfi_8_dw_wrdata_dq_en_p1,
    dfi_8_dw_wrdata_par_en_p1,
    dfi_8_aw_ck_dis,
    dfi_8_lp_pwr_e_req,
    dfi_8_lp_sr_e_req,
    dfi_8_lp_pwr_x_req,
    dfi_8_aw_tx_indx_ld,
    dfi_8_dw_tx_indx_ld,
    dfi_8_dw_rx_indx_ld,
    dfi_8_ctrlupd_ack,
    dfi_8_phyupd_req,
    dfi_8_dw_wrdata_dqs_p0,
    dfi_8_dw_wrdata_dqs_p1,
    dfi_9_clk,
    dfi_9_rst_n,
    dfi_9_init_start,
    dfi_9_aw_ck_p0,
    dfi_9_aw_cke_p0,
    dfi_9_aw_row_p0,
    dfi_9_aw_col_p0,
    dfi_9_dw_wrdata_p0,
    dfi_9_dw_wrdata_mask_p0,
    dfi_9_dw_wrdata_dbi_p0,
    dfi_9_dw_wrdata_par_p0,
    dfi_9_dw_wrdata_dq_en_p0,
    dfi_9_dw_wrdata_par_en_p0,
    dfi_9_aw_ck_p1,
    dfi_9_aw_cke_p1,
    dfi_9_aw_row_p1,
    dfi_9_aw_col_p1,
    dfi_9_dw_wrdata_p1,
    dfi_9_dw_wrdata_mask_p1,
    dfi_9_dw_wrdata_dbi_p1,
    dfi_9_dw_wrdata_par_p1,
    dfi_9_dw_wrdata_dq_en_p1,
    dfi_9_dw_wrdata_par_en_p1,
    dfi_9_aw_ck_dis,
    dfi_9_lp_pwr_e_req,
    dfi_9_lp_sr_e_req,
    dfi_9_lp_pwr_x_req,
    dfi_9_aw_tx_indx_ld,
    dfi_9_dw_tx_indx_ld,
    dfi_9_dw_rx_indx_ld,
    dfi_9_ctrlupd_ack,
    dfi_9_phyupd_req,
    dfi_9_dw_wrdata_dqs_p0,
    dfi_9_dw_wrdata_dqs_p1,
    dfi_10_clk,
    dfi_10_rst_n,
    dfi_10_init_start,
    dfi_10_aw_ck_p0,
    dfi_10_aw_cke_p0,
    dfi_10_aw_row_p0,
    dfi_10_aw_col_p0,
    dfi_10_dw_wrdata_p0,
    dfi_10_dw_wrdata_mask_p0,
    dfi_10_dw_wrdata_dbi_p0,
    dfi_10_dw_wrdata_par_p0,
    dfi_10_dw_wrdata_dq_en_p0,
    dfi_10_dw_wrdata_par_en_p0,
    dfi_10_aw_ck_p1,
    dfi_10_aw_cke_p1,
    dfi_10_aw_row_p1,
    dfi_10_aw_col_p1,
    dfi_10_dw_wrdata_p1,
    dfi_10_dw_wrdata_mask_p1,
    dfi_10_dw_wrdata_dbi_p1,
    dfi_10_dw_wrdata_par_p1,
    dfi_10_dw_wrdata_dq_en_p1,
    dfi_10_dw_wrdata_par_en_p1,
    dfi_10_aw_ck_dis,
    dfi_10_lp_pwr_e_req,
    dfi_10_lp_sr_e_req,
    dfi_10_lp_pwr_x_req,
    dfi_10_aw_tx_indx_ld,
    dfi_10_dw_tx_indx_ld,
    dfi_10_dw_rx_indx_ld,
    dfi_10_ctrlupd_ack,
    dfi_10_phyupd_req,
    dfi_10_dw_wrdata_dqs_p0,
    dfi_10_dw_wrdata_dqs_p1,
    dfi_11_clk,
    dfi_11_rst_n,
    dfi_11_init_start,
    dfi_11_aw_ck_p0,
    dfi_11_aw_cke_p0,
    dfi_11_aw_row_p0,
    dfi_11_aw_col_p0,
    dfi_11_dw_wrdata_p0,
    dfi_11_dw_wrdata_mask_p0,
    dfi_11_dw_wrdata_dbi_p0,
    dfi_11_dw_wrdata_par_p0,
    dfi_11_dw_wrdata_dq_en_p0,
    dfi_11_dw_wrdata_par_en_p0,
    dfi_11_aw_ck_p1,
    dfi_11_aw_cke_p1,
    dfi_11_aw_row_p1,
    dfi_11_aw_col_p1,
    dfi_11_dw_wrdata_p1,
    dfi_11_dw_wrdata_mask_p1,
    dfi_11_dw_wrdata_dbi_p1,
    dfi_11_dw_wrdata_par_p1,
    dfi_11_dw_wrdata_dq_en_p1,
    dfi_11_dw_wrdata_par_en_p1,
    dfi_11_aw_ck_dis,
    dfi_11_lp_pwr_e_req,
    dfi_11_lp_sr_e_req,
    dfi_11_lp_pwr_x_req,
    dfi_11_aw_tx_indx_ld,
    dfi_11_dw_tx_indx_ld,
    dfi_11_dw_rx_indx_ld,
    dfi_11_ctrlupd_ack,
    dfi_11_phyupd_req,
    dfi_11_dw_wrdata_dqs_p0,
    dfi_11_dw_wrdata_dqs_p1,
    dfi_12_clk,
    dfi_12_rst_n,
    dfi_12_init_start,
    dfi_12_aw_ck_p0,
    dfi_12_aw_cke_p0,
    dfi_12_aw_row_p0,
    dfi_12_aw_col_p0,
    dfi_12_dw_wrdata_p0,
    dfi_12_dw_wrdata_mask_p0,
    dfi_12_dw_wrdata_dbi_p0,
    dfi_12_dw_wrdata_par_p0,
    dfi_12_dw_wrdata_dq_en_p0,
    dfi_12_dw_wrdata_par_en_p0,
    dfi_12_aw_ck_p1,
    dfi_12_aw_cke_p1,
    dfi_12_aw_row_p1,
    dfi_12_aw_col_p1,
    dfi_12_dw_wrdata_p1,
    dfi_12_dw_wrdata_mask_p1,
    dfi_12_dw_wrdata_dbi_p1,
    dfi_12_dw_wrdata_par_p1,
    dfi_12_dw_wrdata_dq_en_p1,
    dfi_12_dw_wrdata_par_en_p1,
    dfi_12_aw_ck_dis,
    dfi_12_lp_pwr_e_req,
    dfi_12_lp_sr_e_req,
    dfi_12_lp_pwr_x_req,
    dfi_12_aw_tx_indx_ld,
    dfi_12_dw_tx_indx_ld,
    dfi_12_dw_rx_indx_ld,
    dfi_12_ctrlupd_ack,
    dfi_12_phyupd_req,
    dfi_12_dw_wrdata_dqs_p0,
    dfi_12_dw_wrdata_dqs_p1,
    dfi_13_clk,
    dfi_13_rst_n,
    dfi_13_init_start,
    dfi_13_aw_ck_p0,
    dfi_13_aw_cke_p0,
    dfi_13_aw_row_p0,
    dfi_13_aw_col_p0,
    dfi_13_dw_wrdata_p0,
    dfi_13_dw_wrdata_mask_p0,
    dfi_13_dw_wrdata_dbi_p0,
    dfi_13_dw_wrdata_par_p0,
    dfi_13_dw_wrdata_dq_en_p0,
    dfi_13_dw_wrdata_par_en_p0,
    dfi_13_aw_ck_p1,
    dfi_13_aw_cke_p1,
    dfi_13_aw_row_p1,
    dfi_13_aw_col_p1,
    dfi_13_dw_wrdata_p1,
    dfi_13_dw_wrdata_mask_p1,
    dfi_13_dw_wrdata_dbi_p1,
    dfi_13_dw_wrdata_par_p1,
    dfi_13_dw_wrdata_dq_en_p1,
    dfi_13_dw_wrdata_par_en_p1,
    dfi_13_aw_ck_dis,
    dfi_13_lp_pwr_e_req,
    dfi_13_lp_sr_e_req,
    dfi_13_lp_pwr_x_req,
    dfi_13_aw_tx_indx_ld,
    dfi_13_dw_tx_indx_ld,
    dfi_13_dw_rx_indx_ld,
    dfi_13_ctrlupd_ack,
    dfi_13_phyupd_req,
    dfi_13_dw_wrdata_dqs_p0,
    dfi_13_dw_wrdata_dqs_p1,
    dfi_14_clk,
    dfi_14_rst_n,
    dfi_14_init_start,
    dfi_14_aw_ck_p0,
    dfi_14_aw_cke_p0,
    dfi_14_aw_row_p0,
    dfi_14_aw_col_p0,
    dfi_14_dw_wrdata_p0,
    dfi_14_dw_wrdata_mask_p0,
    dfi_14_dw_wrdata_dbi_p0,
    dfi_14_dw_wrdata_par_p0,
    dfi_14_dw_wrdata_dq_en_p0,
    dfi_14_dw_wrdata_par_en_p0,
    dfi_14_aw_ck_p1,
    dfi_14_aw_cke_p1,
    dfi_14_aw_row_p1,
    dfi_14_aw_col_p1,
    dfi_14_dw_wrdata_p1,
    dfi_14_dw_wrdata_mask_p1,
    dfi_14_dw_wrdata_dbi_p1,
    dfi_14_dw_wrdata_par_p1,
    dfi_14_dw_wrdata_dq_en_p1,
    dfi_14_dw_wrdata_par_en_p1,
    dfi_14_aw_ck_dis,
    dfi_14_lp_pwr_e_req,
    dfi_14_lp_sr_e_req,
    dfi_14_lp_pwr_x_req,
    dfi_14_aw_tx_indx_ld,
    dfi_14_dw_tx_indx_ld,
    dfi_14_dw_rx_indx_ld,
    dfi_14_ctrlupd_ack,
    dfi_14_phyupd_req,
    dfi_14_dw_wrdata_dqs_p0,
    dfi_14_dw_wrdata_dqs_p1,
    dfi_15_clk,
    dfi_15_rst_n,
    dfi_15_init_start,
    dfi_15_aw_ck_p0,
    dfi_15_aw_cke_p0,
    dfi_15_aw_row_p0,
    dfi_15_aw_col_p0,
    dfi_15_dw_wrdata_p0,
    dfi_15_dw_wrdata_mask_p0,
    dfi_15_dw_wrdata_dbi_p0,
    dfi_15_dw_wrdata_par_p0,
    dfi_15_dw_wrdata_dq_en_p0,
    dfi_15_dw_wrdata_par_en_p0,
    dfi_15_aw_ck_p1,
    dfi_15_aw_cke_p1,
    dfi_15_aw_row_p1,
    dfi_15_aw_col_p1,
    dfi_15_dw_wrdata_p1,
    dfi_15_dw_wrdata_mask_p1,
    dfi_15_dw_wrdata_dbi_p1,
    dfi_15_dw_wrdata_par_p1,
    dfi_15_dw_wrdata_dq_en_p1,
    dfi_15_dw_wrdata_par_en_p1,
    dfi_15_aw_ck_dis,
    dfi_15_lp_pwr_e_req,
    dfi_15_lp_sr_e_req,
    dfi_15_lp_pwr_x_req,
    dfi_15_aw_tx_indx_ld,
    dfi_15_dw_tx_indx_ld,
    dfi_15_dw_rx_indx_ld,
    dfi_15_ctrlupd_ack,
    dfi_15_phyupd_req,
    dfi_15_dw_wrdata_dqs_p0,
    dfi_15_dw_wrdata_dqs_p1,
    APB_0_PWDATA,
    APB_0_PADDR,
    APB_0_PCLK,
    APB_0_PENABLE,
    APB_0_PRESET_N,
    APB_0_PSEL,
    APB_0_PWRITE,
    APB_1_PWDATA,
    APB_1_PADDR,
    APB_1_PCLK,
    APB_1_PENABLE,
    APB_1_PRESET_N,
    APB_1_PSEL,
    APB_1_PWRITE,
    AXI_00_ARREADY,
    AXI_00_AWREADY,
    AXI_00_RDATA_PARITY,
    AXI_00_RDATA,
    AXI_00_RID,
    AXI_00_RLAST,
    AXI_00_RRESP,
    AXI_00_RVALID,
    AXI_00_WREADY,
    AXI_00_BID,
    AXI_00_BRESP,
    AXI_00_BVALID,
    AXI_01_ARREADY,
    AXI_01_AWREADY,
    AXI_01_RDATA_PARITY,
    AXI_01_RDATA,
    AXI_01_RID,
    AXI_01_RLAST,
    AXI_01_RRESP,
    AXI_01_RVALID,
    AXI_01_WREADY,
    AXI_01_BID,
    AXI_01_BRESP,
    AXI_01_BVALID,
    AXI_02_ARREADY,
    AXI_02_AWREADY,
    AXI_02_RDATA_PARITY,
    AXI_02_RDATA,
    AXI_02_RID,
    AXI_02_RLAST,
    AXI_02_RRESP,
    AXI_02_RVALID,
    AXI_02_WREADY,
    AXI_02_BID,
    AXI_02_BRESP,
    AXI_02_BVALID,
    AXI_03_ARREADY,
    AXI_03_AWREADY,
    AXI_03_RDATA_PARITY,
    AXI_03_RDATA,
    AXI_03_RID,
    AXI_03_RLAST,
    AXI_03_RRESP,
    AXI_03_RVALID,
    AXI_03_WREADY,
    AXI_03_BID,
    AXI_03_BRESP,
    AXI_03_BVALID,
    AXI_04_ARREADY,
    AXI_04_AWREADY,
    AXI_04_RDATA_PARITY,
    AXI_04_RDATA,
    AXI_04_RID,
    AXI_04_RLAST,
    AXI_04_RRESP,
    AXI_04_RVALID,
    AXI_04_WREADY,
    AXI_04_BID,
    AXI_04_BRESP,
    AXI_04_BVALID,
    AXI_05_ARREADY,
    AXI_05_AWREADY,
    AXI_05_RDATA_PARITY,
    AXI_05_RDATA,
    AXI_05_RID,
    AXI_05_RLAST,
    AXI_05_RRESP,
    AXI_05_RVALID,
    AXI_05_WREADY,
    AXI_05_BID,
    AXI_05_BRESP,
    AXI_05_BVALID,
    AXI_06_ARREADY,
    AXI_06_AWREADY,
    AXI_06_RDATA_PARITY,
    AXI_06_RDATA,
    AXI_06_RID,
    AXI_06_RLAST,
    AXI_06_RRESP,
    AXI_06_RVALID,
    AXI_06_WREADY,
    AXI_06_BID,
    AXI_06_BRESP,
    AXI_06_BVALID,
    AXI_07_ARREADY,
    AXI_07_AWREADY,
    AXI_07_RDATA_PARITY,
    AXI_07_RDATA,
    AXI_07_RID,
    AXI_07_RLAST,
    AXI_07_RRESP,
    AXI_07_RVALID,
    AXI_07_WREADY,
    AXI_07_BID,
    AXI_07_BRESP,
    AXI_07_BVALID,
    AXI_08_ARREADY,
    AXI_08_AWREADY,
    AXI_08_RDATA_PARITY,
    AXI_08_RDATA,
    AXI_08_RID,
    AXI_08_RLAST,
    AXI_08_RRESP,
    AXI_08_RVALID,
    AXI_08_WREADY,
    AXI_08_BID,
    AXI_08_BRESP,
    AXI_08_BVALID,
    AXI_09_ARREADY,
    AXI_09_AWREADY,
    AXI_09_RDATA_PARITY,
    AXI_09_RDATA,
    AXI_09_RID,
    AXI_09_RLAST,
    AXI_09_RRESP,
    AXI_09_RVALID,
    AXI_09_WREADY,
    AXI_09_BID,
    AXI_09_BRESP,
    AXI_09_BVALID,
    AXI_10_ARREADY,
    AXI_10_AWREADY,
    AXI_10_RDATA_PARITY,
    AXI_10_RDATA,
    AXI_10_RID,
    AXI_10_RLAST,
    AXI_10_RRESP,
    AXI_10_RVALID,
    AXI_10_WREADY,
    AXI_10_BID,
    AXI_10_BRESP,
    AXI_10_BVALID,
    AXI_11_ARREADY,
    AXI_11_AWREADY,
    AXI_11_RDATA_PARITY,
    AXI_11_RDATA,
    AXI_11_RID,
    AXI_11_RLAST,
    AXI_11_RRESP,
    AXI_11_RVALID,
    AXI_11_WREADY,
    AXI_11_BID,
    AXI_11_BRESP,
    AXI_11_BVALID,
    AXI_12_ARREADY,
    AXI_12_AWREADY,
    AXI_12_RDATA_PARITY,
    AXI_12_RDATA,
    AXI_12_RID,
    AXI_12_RLAST,
    AXI_12_RRESP,
    AXI_12_RVALID,
    AXI_12_WREADY,
    AXI_12_BID,
    AXI_12_BRESP,
    AXI_12_BVALID,
    AXI_13_ARREADY,
    AXI_13_AWREADY,
    AXI_13_RDATA_PARITY,
    AXI_13_RDATA,
    AXI_13_RID,
    AXI_13_RLAST,
    AXI_13_RRESP,
    AXI_13_RVALID,
    AXI_13_WREADY,
    AXI_13_BID,
    AXI_13_BRESP,
    AXI_13_BVALID,
    AXI_14_ARREADY,
    AXI_14_AWREADY,
    AXI_14_RDATA_PARITY,
    AXI_14_RDATA,
    AXI_14_RID,
    AXI_14_RLAST,
    AXI_14_RRESP,
    AXI_14_RVALID,
    AXI_14_WREADY,
    AXI_14_BID,
    AXI_14_BRESP,
    AXI_14_BVALID,
    AXI_15_ARREADY,
    AXI_15_AWREADY,
    AXI_15_RDATA_PARITY,
    AXI_15_RDATA,
    AXI_15_RID,
    AXI_15_RLAST,
    AXI_15_RRESP,
    AXI_15_RVALID,
    AXI_15_WREADY,
    AXI_15_BID,
    AXI_15_BRESP,
    AXI_15_BVALID,
    AXI_16_ARREADY,
    AXI_16_AWREADY,
    AXI_16_RDATA_PARITY,
    AXI_16_RDATA,
    AXI_16_RID,
    AXI_16_RLAST,
    AXI_16_RRESP,
    AXI_16_RVALID,
    AXI_16_WREADY,
    AXI_16_BID,
    AXI_16_BRESP,
    AXI_16_BVALID,
    AXI_17_ARREADY,
    AXI_17_AWREADY,
    AXI_17_RDATA_PARITY,
    AXI_17_RDATA,
    AXI_17_RID,
    AXI_17_RLAST,
    AXI_17_RRESP,
    AXI_17_RVALID,
    AXI_17_WREADY,
    AXI_17_BID,
    AXI_17_BRESP,
    AXI_17_BVALID,
    AXI_18_ARREADY,
    AXI_18_AWREADY,
    AXI_18_RDATA_PARITY,
    AXI_18_RDATA,
    AXI_18_RID,
    AXI_18_RLAST,
    AXI_18_RRESP,
    AXI_18_RVALID,
    AXI_18_WREADY,
    AXI_18_BID,
    AXI_18_BRESP,
    AXI_18_BVALID,
    AXI_19_ARREADY,
    AXI_19_AWREADY,
    AXI_19_RDATA_PARITY,
    AXI_19_RDATA,
    AXI_19_RID,
    AXI_19_RLAST,
    AXI_19_RRESP,
    AXI_19_RVALID,
    AXI_19_WREADY,
    AXI_19_BID,
    AXI_19_BRESP,
    AXI_19_BVALID,
    AXI_20_ARREADY,
    AXI_20_AWREADY,
    AXI_20_RDATA_PARITY,
    AXI_20_RDATA,
    AXI_20_RID,
    AXI_20_RLAST,
    AXI_20_RRESP,
    AXI_20_RVALID,
    AXI_20_WREADY,
    AXI_20_BID,
    AXI_20_BRESP,
    AXI_20_BVALID,
    AXI_21_ARREADY,
    AXI_21_AWREADY,
    AXI_21_RDATA_PARITY,
    AXI_21_RDATA,
    AXI_21_RID,
    AXI_21_RLAST,
    AXI_21_RRESP,
    AXI_21_RVALID,
    AXI_21_WREADY,
    AXI_21_BID,
    AXI_21_BRESP,
    AXI_21_BVALID,
    AXI_22_ARREADY,
    AXI_22_AWREADY,
    AXI_22_RDATA_PARITY,
    AXI_22_RDATA,
    AXI_22_RID,
    AXI_22_RLAST,
    AXI_22_RRESP,
    AXI_22_RVALID,
    AXI_22_WREADY,
    AXI_22_BID,
    AXI_22_BRESP,
    AXI_22_BVALID,
    AXI_23_ARREADY,
    AXI_23_AWREADY,
    AXI_23_RDATA_PARITY,
    AXI_23_RDATA,
    AXI_23_RID,
    AXI_23_RLAST,
    AXI_23_RRESP,
    AXI_23_RVALID,
    AXI_23_WREADY,
    AXI_23_BID,
    AXI_23_BRESP,
    AXI_23_BVALID,
    AXI_24_ARREADY,
    AXI_24_AWREADY,
    AXI_24_RDATA_PARITY,
    AXI_24_RDATA,
    AXI_24_RID,
    AXI_24_RLAST,
    AXI_24_RRESP,
    AXI_24_RVALID,
    AXI_24_WREADY,
    AXI_24_BID,
    AXI_24_BRESP,
    AXI_24_BVALID,
    AXI_25_ARREADY,
    AXI_25_AWREADY,
    AXI_25_RDATA_PARITY,
    AXI_25_RDATA,
    AXI_25_RID,
    AXI_25_RLAST,
    AXI_25_RRESP,
    AXI_25_RVALID,
    AXI_25_WREADY,
    AXI_25_BID,
    AXI_25_BRESP,
    AXI_25_BVALID,
    AXI_26_ARREADY,
    AXI_26_AWREADY,
    AXI_26_RDATA_PARITY,
    AXI_26_RDATA,
    AXI_26_RID,
    AXI_26_RLAST,
    AXI_26_RRESP,
    AXI_26_RVALID,
    AXI_26_WREADY,
    AXI_26_BID,
    AXI_26_BRESP,
    AXI_26_BVALID,
    AXI_27_ARREADY,
    AXI_27_AWREADY,
    AXI_27_RDATA_PARITY,
    AXI_27_RDATA,
    AXI_27_RID,
    AXI_27_RLAST,
    AXI_27_RRESP,
    AXI_27_RVALID,
    AXI_27_WREADY,
    AXI_27_BID,
    AXI_27_BRESP,
    AXI_27_BVALID,
    AXI_28_ARREADY,
    AXI_28_AWREADY,
    AXI_28_RDATA_PARITY,
    AXI_28_RDATA,
    AXI_28_RID,
    AXI_28_RLAST,
    AXI_28_RRESP,
    AXI_28_RVALID,
    AXI_28_WREADY,
    AXI_28_BID,
    AXI_28_BRESP,
    AXI_28_BVALID,
    AXI_29_ARREADY,
    AXI_29_AWREADY,
    AXI_29_RDATA_PARITY,
    AXI_29_RDATA,
    AXI_29_RID,
    AXI_29_RLAST,
    AXI_29_RRESP,
    AXI_29_RVALID,
    AXI_29_WREADY,
    AXI_29_BID,
    AXI_29_BRESP,
    AXI_29_BVALID,
    AXI_30_ARREADY,
    AXI_30_AWREADY,
    AXI_30_RDATA_PARITY,
    AXI_30_RDATA,
    AXI_30_RID,
    AXI_30_RLAST,
    AXI_30_RRESP,
    AXI_30_RVALID,
    AXI_30_WREADY,
    AXI_30_BID,
    AXI_30_BRESP,
    AXI_30_BVALID,
    AXI_31_ARREADY,
    AXI_31_AWREADY,
    AXI_31_RDATA_PARITY,
    AXI_31_RDATA,
    AXI_31_RID,
    AXI_31_RLAST,
    AXI_31_RRESP,
    AXI_31_RVALID,
    AXI_31_WREADY,
    AXI_31_BID,
    AXI_31_BRESP,
    AXI_31_BVALID,
    dfi_0_dw_rddata_p0,
    dfi_0_dw_rddata_dm_p0,
    dfi_0_dw_rddata_dbi_p0,
    dfi_0_dw_rddata_par_p0,
    dfi_0_dw_rddata_p1,
    dfi_0_dw_rddata_dm_p1,
    dfi_0_dw_rddata_dbi_p1,
    dfi_0_dw_rddata_par_p1,
    dfi_0_dbi_byte_disable,
    dfi_0_dw_rddata_valid,
    dfi_0_dw_derr_n,
    dfi_0_aw_aerr_n,
    dfi_0_ctrlupd_req,
    dfi_0_phyupd_ack,
    dfi_0_clk_init,
    dfi_0_init_complete,
    dfi_0_out_rst_n,
    dfi_1_dw_rddata_p0,
    dfi_1_dw_rddata_dm_p0,
    dfi_1_dw_rddata_dbi_p0,
    dfi_1_dw_rddata_par_p0,
    dfi_1_dw_rddata_p1,
    dfi_1_dw_rddata_dm_p1,
    dfi_1_dw_rddata_dbi_p1,
    dfi_1_dw_rddata_par_p1,
    dfi_1_dbi_byte_disable,
    dfi_1_dw_rddata_valid,
    dfi_1_dw_derr_n,
    dfi_1_aw_aerr_n,
    dfi_1_ctrlupd_req,
    dfi_1_phyupd_ack,
    dfi_1_clk_init,
    dfi_1_init_complete,
    dfi_1_out_rst_n,
    dfi_2_dw_rddata_p0,
    dfi_2_dw_rddata_dm_p0,
    dfi_2_dw_rddata_dbi_p0,
    dfi_2_dw_rddata_par_p0,
    dfi_2_dw_rddata_p1,
    dfi_2_dw_rddata_dm_p1,
    dfi_2_dw_rddata_dbi_p1,
    dfi_2_dw_rddata_par_p1,
    dfi_2_dbi_byte_disable,
    dfi_2_dw_rddata_valid,
    dfi_2_dw_derr_n,
    dfi_2_aw_aerr_n,
    dfi_2_ctrlupd_req,
    dfi_2_phyupd_ack,
    dfi_2_clk_init,
    dfi_2_init_complete,
    dfi_2_out_rst_n,
    dfi_3_dw_rddata_p0,
    dfi_3_dw_rddata_dm_p0,
    dfi_3_dw_rddata_dbi_p0,
    dfi_3_dw_rddata_par_p0,
    dfi_3_dw_rddata_p1,
    dfi_3_dw_rddata_dm_p1,
    dfi_3_dw_rddata_dbi_p1,
    dfi_3_dw_rddata_par_p1,
    dfi_3_dbi_byte_disable,
    dfi_3_dw_rddata_valid,
    dfi_3_dw_derr_n,
    dfi_3_aw_aerr_n,
    dfi_3_ctrlupd_req,
    dfi_3_phyupd_ack,
    dfi_3_clk_init,
    dfi_3_init_complete,
    dfi_3_out_rst_n,
    dfi_4_dw_rddata_p0,
    dfi_4_dw_rddata_dm_p0,
    dfi_4_dw_rddata_dbi_p0,
    dfi_4_dw_rddata_par_p0,
    dfi_4_dw_rddata_p1,
    dfi_4_dw_rddata_dm_p1,
    dfi_4_dw_rddata_dbi_p1,
    dfi_4_dw_rddata_par_p1,
    dfi_4_dbi_byte_disable,
    dfi_4_dw_rddata_valid,
    dfi_4_dw_derr_n,
    dfi_4_aw_aerr_n,
    dfi_4_ctrlupd_req,
    dfi_4_phyupd_ack,
    dfi_4_clk_init,
    dfi_4_init_complete,
    dfi_4_out_rst_n,
    dfi_5_dw_rddata_p0,
    dfi_5_dw_rddata_dm_p0,
    dfi_5_dw_rddata_dbi_p0,
    dfi_5_dw_rddata_par_p0,
    dfi_5_dw_rddata_p1,
    dfi_5_dw_rddata_dm_p1,
    dfi_5_dw_rddata_dbi_p1,
    dfi_5_dw_rddata_par_p1,
    dfi_5_dbi_byte_disable,
    dfi_5_dw_rddata_valid,
    dfi_5_dw_derr_n,
    dfi_5_aw_aerr_n,
    dfi_5_ctrlupd_req,
    dfi_5_phyupd_ack,
    dfi_5_clk_init,
    dfi_5_init_complete,
    dfi_5_out_rst_n,
    dfi_6_dw_rddata_p0,
    dfi_6_dw_rddata_dm_p0,
    dfi_6_dw_rddata_dbi_p0,
    dfi_6_dw_rddata_par_p0,
    dfi_6_dw_rddata_p1,
    dfi_6_dw_rddata_dm_p1,
    dfi_6_dw_rddata_dbi_p1,
    dfi_6_dw_rddata_par_p1,
    dfi_6_dbi_byte_disable,
    dfi_6_dw_rddata_valid,
    dfi_6_dw_derr_n,
    dfi_6_aw_aerr_n,
    dfi_6_ctrlupd_req,
    dfi_6_phyupd_ack,
    dfi_6_clk_init,
    dfi_6_init_complete,
    dfi_6_out_rst_n,
    dfi_7_dw_rddata_p0,
    dfi_7_dw_rddata_dm_p0,
    dfi_7_dw_rddata_dbi_p0,
    dfi_7_dw_rddata_par_p0,
    dfi_7_dw_rddata_p1,
    dfi_7_dw_rddata_dm_p1,
    dfi_7_dw_rddata_dbi_p1,
    dfi_7_dw_rddata_par_p1,
    dfi_7_dbi_byte_disable,
    dfi_7_dw_rddata_valid,
    dfi_7_dw_derr_n,
    dfi_7_aw_aerr_n,
    dfi_7_ctrlupd_req,
    dfi_7_phyupd_ack,
    dfi_7_clk_init,
    dfi_7_init_complete,
    dfi_7_out_rst_n,
    dfi_8_dw_rddata_p0,
    dfi_8_dw_rddata_dm_p0,
    dfi_8_dw_rddata_dbi_p0,
    dfi_8_dw_rddata_par_p0,
    dfi_8_dw_rddata_p1,
    dfi_8_dw_rddata_dm_p1,
    dfi_8_dw_rddata_dbi_p1,
    dfi_8_dw_rddata_par_p1,
    dfi_8_dbi_byte_disable,
    dfi_8_dw_rddata_valid,
    dfi_8_dw_derr_n,
    dfi_8_aw_aerr_n,
    dfi_8_ctrlupd_req,
    dfi_8_phyupd_ack,
    dfi_8_clk_init,
    dfi_8_init_complete,
    dfi_8_out_rst_n,
    dfi_9_dw_rddata_p0,
    dfi_9_dw_rddata_dm_p0,
    dfi_9_dw_rddata_dbi_p0,
    dfi_9_dw_rddata_par_p0,
    dfi_9_dw_rddata_p1,
    dfi_9_dw_rddata_dm_p1,
    dfi_9_dw_rddata_dbi_p1,
    dfi_9_dw_rddata_par_p1,
    dfi_9_dbi_byte_disable,
    dfi_9_dw_rddata_valid,
    dfi_9_dw_derr_n,
    dfi_9_aw_aerr_n,
    dfi_9_ctrlupd_req,
    dfi_9_phyupd_ack,
    dfi_9_clk_init,
    dfi_9_init_complete,
    dfi_9_out_rst_n,
    dfi_10_dw_rddata_p0,
    dfi_10_dw_rddata_dm_p0,
    dfi_10_dw_rddata_dbi_p0,
    dfi_10_dw_rddata_par_p0,
    dfi_10_dw_rddata_p1,
    dfi_10_dw_rddata_dm_p1,
    dfi_10_dw_rddata_dbi_p1,
    dfi_10_dw_rddata_par_p1,
    dfi_10_dbi_byte_disable,
    dfi_10_dw_rddata_valid,
    dfi_10_dw_derr_n,
    dfi_10_aw_aerr_n,
    dfi_10_ctrlupd_req,
    dfi_10_phyupd_ack,
    dfi_10_clk_init,
    dfi_10_init_complete,
    dfi_10_out_rst_n,
    dfi_11_dw_rddata_p0,
    dfi_11_dw_rddata_dm_p0,
    dfi_11_dw_rddata_dbi_p0,
    dfi_11_dw_rddata_par_p0,
    dfi_11_dw_rddata_p1,
    dfi_11_dw_rddata_dm_p1,
    dfi_11_dw_rddata_dbi_p1,
    dfi_11_dw_rddata_par_p1,
    dfi_11_dbi_byte_disable,
    dfi_11_dw_rddata_valid,
    dfi_11_dw_derr_n,
    dfi_11_aw_aerr_n,
    dfi_11_ctrlupd_req,
    dfi_11_phyupd_ack,
    dfi_11_clk_init,
    dfi_11_init_complete,
    dfi_11_out_rst_n,
    dfi_12_dw_rddata_p0,
    dfi_12_dw_rddata_dm_p0,
    dfi_12_dw_rddata_dbi_p0,
    dfi_12_dw_rddata_par_p0,
    dfi_12_dw_rddata_p1,
    dfi_12_dw_rddata_dm_p1,
    dfi_12_dw_rddata_dbi_p1,
    dfi_12_dw_rddata_par_p1,
    dfi_12_dbi_byte_disable,
    dfi_12_dw_rddata_valid,
    dfi_12_dw_derr_n,
    dfi_12_aw_aerr_n,
    dfi_12_ctrlupd_req,
    dfi_12_phyupd_ack,
    dfi_12_clk_init,
    dfi_12_init_complete,
    dfi_12_out_rst_n,
    dfi_13_dw_rddata_p0,
    dfi_13_dw_rddata_dm_p0,
    dfi_13_dw_rddata_dbi_p0,
    dfi_13_dw_rddata_par_p0,
    dfi_13_dw_rddata_p1,
    dfi_13_dw_rddata_dm_p1,
    dfi_13_dw_rddata_dbi_p1,
    dfi_13_dw_rddata_par_p1,
    dfi_13_dbi_byte_disable,
    dfi_13_dw_rddata_valid,
    dfi_13_dw_derr_n,
    dfi_13_aw_aerr_n,
    dfi_13_ctrlupd_req,
    dfi_13_phyupd_ack,
    dfi_13_clk_init,
    dfi_13_init_complete,
    dfi_13_out_rst_n,
    dfi_14_dw_rddata_p0,
    dfi_14_dw_rddata_dm_p0,
    dfi_14_dw_rddata_dbi_p0,
    dfi_14_dw_rddata_par_p0,
    dfi_14_dw_rddata_p1,
    dfi_14_dw_rddata_dm_p1,
    dfi_14_dw_rddata_dbi_p1,
    dfi_14_dw_rddata_par_p1,
    dfi_14_dbi_byte_disable,
    dfi_14_dw_rddata_valid,
    dfi_14_dw_derr_n,
    dfi_14_aw_aerr_n,
    dfi_14_ctrlupd_req,
    dfi_14_phyupd_ack,
    dfi_14_clk_init,
    dfi_14_init_complete,
    dfi_14_out_rst_n,
    dfi_15_dw_rddata_p0,
    dfi_15_dw_rddata_dm_p0,
    dfi_15_dw_rddata_dbi_p0,
    dfi_15_dw_rddata_par_p0,
    dfi_15_dw_rddata_p1,
    dfi_15_dw_rddata_dm_p1,
    dfi_15_dw_rddata_dbi_p1,
    dfi_15_dw_rddata_par_p1,
    dfi_15_dbi_byte_disable,
    dfi_15_dw_rddata_valid,
    dfi_15_dw_derr_n,
    dfi_15_aw_aerr_n,
    dfi_15_ctrlupd_req,
    dfi_15_phyupd_ack,
    dfi_15_clk_init,
    dfi_15_init_complete,
    dfi_15_out_rst_n,
    APB_0_PRDATA,
    APB_0_PREADY,
    APB_0_PSLVERR,
    APB_1_PRDATA,
    APB_1_PREADY,
    APB_1_PSLVERR,
    apb_complete_0,
    apb_complete_1,
    sl_iport0,
    sl_oport0,
    sl_iport1,
    sl_oport1,
    DRAM_0_STAT_CATTRIP,
    DRAM_0_STAT_TEMP,
    DRAM_1_STAT_CATTRIP,
    DRAM_1_STAT_TEMP);
  input HBM_REF_CLK_0;
  input HBM_REF_CLK_1;
  input AXI_00_ACLK;
  input AXI_00_ARESET_N;
  input [32:0]AXI_00_ARADDR;
  input [1:0]AXI_00_ARBURST;
  input [5:0]AXI_00_ARID;
  input [3:0]AXI_00_ARLEN;
  input [2:0]AXI_00_ARSIZE;
  input AXI_00_ARVALID;
  input [32:0]AXI_00_AWADDR;
  input [1:0]AXI_00_AWBURST;
  input [5:0]AXI_00_AWID;
  input [3:0]AXI_00_AWLEN;
  input [2:0]AXI_00_AWSIZE;
  input AXI_00_AWVALID;
  input AXI_00_RREADY;
  input AXI_00_BREADY;
  input [255:0]AXI_00_WDATA;
  input AXI_00_WLAST;
  input [31:0]AXI_00_WSTRB;
  input [31:0]AXI_00_WDATA_PARITY;
  input AXI_00_WVALID;
  input AXI_01_ACLK;
  input AXI_01_ARESET_N;
  input [32:0]AXI_01_ARADDR;
  input [1:0]AXI_01_ARBURST;
  input [5:0]AXI_01_ARID;
  input [3:0]AXI_01_ARLEN;
  input [2:0]AXI_01_ARSIZE;
  input AXI_01_ARVALID;
  input [32:0]AXI_01_AWADDR;
  input [1:0]AXI_01_AWBURST;
  input [5:0]AXI_01_AWID;
  input [3:0]AXI_01_AWLEN;
  input [2:0]AXI_01_AWSIZE;
  input AXI_01_AWVALID;
  input AXI_01_RREADY;
  input AXI_01_BREADY;
  input [255:0]AXI_01_WDATA;
  input AXI_01_WLAST;
  input [31:0]AXI_01_WSTRB;
  input [31:0]AXI_01_WDATA_PARITY;
  input AXI_01_WVALID;
  input AXI_02_ACLK;
  input AXI_02_ARESET_N;
  input [32:0]AXI_02_ARADDR;
  input [1:0]AXI_02_ARBURST;
  input [5:0]AXI_02_ARID;
  input [3:0]AXI_02_ARLEN;
  input [2:0]AXI_02_ARSIZE;
  input AXI_02_ARVALID;
  input [32:0]AXI_02_AWADDR;
  input [1:0]AXI_02_AWBURST;
  input [5:0]AXI_02_AWID;
  input [3:0]AXI_02_AWLEN;
  input [2:0]AXI_02_AWSIZE;
  input AXI_02_AWVALID;
  input AXI_02_RREADY;
  input AXI_02_BREADY;
  input [255:0]AXI_02_WDATA;
  input AXI_02_WLAST;
  input [31:0]AXI_02_WSTRB;
  input [31:0]AXI_02_WDATA_PARITY;
  input AXI_02_WVALID;
  input AXI_03_ACLK;
  input AXI_03_ARESET_N;
  input [32:0]AXI_03_ARADDR;
  input [1:0]AXI_03_ARBURST;
  input [5:0]AXI_03_ARID;
  input [3:0]AXI_03_ARLEN;
  input [2:0]AXI_03_ARSIZE;
  input AXI_03_ARVALID;
  input [32:0]AXI_03_AWADDR;
  input [1:0]AXI_03_AWBURST;
  input [5:0]AXI_03_AWID;
  input [3:0]AXI_03_AWLEN;
  input [2:0]AXI_03_AWSIZE;
  input AXI_03_AWVALID;
  input AXI_03_RREADY;
  input AXI_03_BREADY;
  input [255:0]AXI_03_WDATA;
  input AXI_03_WLAST;
  input [31:0]AXI_03_WSTRB;
  input [31:0]AXI_03_WDATA_PARITY;
  input AXI_03_WVALID;
  input AXI_04_ACLK;
  input AXI_04_ARESET_N;
  input [32:0]AXI_04_ARADDR;
  input [1:0]AXI_04_ARBURST;
  input [5:0]AXI_04_ARID;
  input [3:0]AXI_04_ARLEN;
  input [2:0]AXI_04_ARSIZE;
  input AXI_04_ARVALID;
  input [32:0]AXI_04_AWADDR;
  input [1:0]AXI_04_AWBURST;
  input [5:0]AXI_04_AWID;
  input [3:0]AXI_04_AWLEN;
  input [2:0]AXI_04_AWSIZE;
  input AXI_04_AWVALID;
  input AXI_04_RREADY;
  input AXI_04_BREADY;
  input [255:0]AXI_04_WDATA;
  input AXI_04_WLAST;
  input [31:0]AXI_04_WSTRB;
  input [31:0]AXI_04_WDATA_PARITY;
  input AXI_04_WVALID;
  input AXI_05_ACLK;
  input AXI_05_ARESET_N;
  input [32:0]AXI_05_ARADDR;
  input [1:0]AXI_05_ARBURST;
  input [5:0]AXI_05_ARID;
  input [3:0]AXI_05_ARLEN;
  input [2:0]AXI_05_ARSIZE;
  input AXI_05_ARVALID;
  input [32:0]AXI_05_AWADDR;
  input [1:0]AXI_05_AWBURST;
  input [5:0]AXI_05_AWID;
  input [3:0]AXI_05_AWLEN;
  input [2:0]AXI_05_AWSIZE;
  input AXI_05_AWVALID;
  input AXI_05_RREADY;
  input AXI_05_BREADY;
  input [255:0]AXI_05_WDATA;
  input AXI_05_WLAST;
  input [31:0]AXI_05_WSTRB;
  input [31:0]AXI_05_WDATA_PARITY;
  input AXI_05_WVALID;
  input AXI_06_ACLK;
  input AXI_06_ARESET_N;
  input [32:0]AXI_06_ARADDR;
  input [1:0]AXI_06_ARBURST;
  input [5:0]AXI_06_ARID;
  input [3:0]AXI_06_ARLEN;
  input [2:0]AXI_06_ARSIZE;
  input AXI_06_ARVALID;
  input [32:0]AXI_06_AWADDR;
  input [1:0]AXI_06_AWBURST;
  input [5:0]AXI_06_AWID;
  input [3:0]AXI_06_AWLEN;
  input [2:0]AXI_06_AWSIZE;
  input AXI_06_AWVALID;
  input AXI_06_RREADY;
  input AXI_06_BREADY;
  input [255:0]AXI_06_WDATA;
  input AXI_06_WLAST;
  input [31:0]AXI_06_WSTRB;
  input [31:0]AXI_06_WDATA_PARITY;
  input AXI_06_WVALID;
  input AXI_07_ACLK;
  input AXI_07_ARESET_N;
  input [32:0]AXI_07_ARADDR;
  input [1:0]AXI_07_ARBURST;
  input [5:0]AXI_07_ARID;
  input [3:0]AXI_07_ARLEN;
  input [2:0]AXI_07_ARSIZE;
  input AXI_07_ARVALID;
  input [32:0]AXI_07_AWADDR;
  input [1:0]AXI_07_AWBURST;
  input [5:0]AXI_07_AWID;
  input [3:0]AXI_07_AWLEN;
  input [2:0]AXI_07_AWSIZE;
  input AXI_07_AWVALID;
  input AXI_07_RREADY;
  input AXI_07_BREADY;
  input [255:0]AXI_07_WDATA;
  input AXI_07_WLAST;
  input [31:0]AXI_07_WSTRB;
  input [31:0]AXI_07_WDATA_PARITY;
  input AXI_07_WVALID;
  input AXI_08_ACLK;
  input AXI_08_ARESET_N;
  input [32:0]AXI_08_ARADDR;
  input [1:0]AXI_08_ARBURST;
  input [5:0]AXI_08_ARID;
  input [3:0]AXI_08_ARLEN;
  input [2:0]AXI_08_ARSIZE;
  input AXI_08_ARVALID;
  input [32:0]AXI_08_AWADDR;
  input [1:0]AXI_08_AWBURST;
  input [5:0]AXI_08_AWID;
  input [3:0]AXI_08_AWLEN;
  input [2:0]AXI_08_AWSIZE;
  input AXI_08_AWVALID;
  input AXI_08_RREADY;
  input AXI_08_BREADY;
  input [255:0]AXI_08_WDATA;
  input AXI_08_WLAST;
  input [31:0]AXI_08_WSTRB;
  input [31:0]AXI_08_WDATA_PARITY;
  input AXI_08_WVALID;
  input AXI_09_ACLK;
  input AXI_09_ARESET_N;
  input [32:0]AXI_09_ARADDR;
  input [1:0]AXI_09_ARBURST;
  input [5:0]AXI_09_ARID;
  input [3:0]AXI_09_ARLEN;
  input [2:0]AXI_09_ARSIZE;
  input AXI_09_ARVALID;
  input [32:0]AXI_09_AWADDR;
  input [1:0]AXI_09_AWBURST;
  input [5:0]AXI_09_AWID;
  input [3:0]AXI_09_AWLEN;
  input [2:0]AXI_09_AWSIZE;
  input AXI_09_AWVALID;
  input AXI_09_RREADY;
  input AXI_09_BREADY;
  input [255:0]AXI_09_WDATA;
  input AXI_09_WLAST;
  input [31:0]AXI_09_WSTRB;
  input [31:0]AXI_09_WDATA_PARITY;
  input AXI_09_WVALID;
  input AXI_10_ACLK;
  input AXI_10_ARESET_N;
  input [32:0]AXI_10_ARADDR;
  input [1:0]AXI_10_ARBURST;
  input [5:0]AXI_10_ARID;
  input [3:0]AXI_10_ARLEN;
  input [2:0]AXI_10_ARSIZE;
  input AXI_10_ARVALID;
  input [32:0]AXI_10_AWADDR;
  input [1:0]AXI_10_AWBURST;
  input [5:0]AXI_10_AWID;
  input [3:0]AXI_10_AWLEN;
  input [2:0]AXI_10_AWSIZE;
  input AXI_10_AWVALID;
  input AXI_10_RREADY;
  input AXI_10_BREADY;
  input [255:0]AXI_10_WDATA;
  input AXI_10_WLAST;
  input [31:0]AXI_10_WSTRB;
  input [31:0]AXI_10_WDATA_PARITY;
  input AXI_10_WVALID;
  input AXI_11_ACLK;
  input AXI_11_ARESET_N;
  input [32:0]AXI_11_ARADDR;
  input [1:0]AXI_11_ARBURST;
  input [5:0]AXI_11_ARID;
  input [3:0]AXI_11_ARLEN;
  input [2:0]AXI_11_ARSIZE;
  input AXI_11_ARVALID;
  input [32:0]AXI_11_AWADDR;
  input [1:0]AXI_11_AWBURST;
  input [5:0]AXI_11_AWID;
  input [3:0]AXI_11_AWLEN;
  input [2:0]AXI_11_AWSIZE;
  input AXI_11_AWVALID;
  input AXI_11_RREADY;
  input AXI_11_BREADY;
  input [255:0]AXI_11_WDATA;
  input AXI_11_WLAST;
  input [31:0]AXI_11_WSTRB;
  input [31:0]AXI_11_WDATA_PARITY;
  input AXI_11_WVALID;
  input AXI_12_ACLK;
  input AXI_12_ARESET_N;
  input [32:0]AXI_12_ARADDR;
  input [1:0]AXI_12_ARBURST;
  input [5:0]AXI_12_ARID;
  input [3:0]AXI_12_ARLEN;
  input [2:0]AXI_12_ARSIZE;
  input AXI_12_ARVALID;
  input [32:0]AXI_12_AWADDR;
  input [1:0]AXI_12_AWBURST;
  input [5:0]AXI_12_AWID;
  input [3:0]AXI_12_AWLEN;
  input [2:0]AXI_12_AWSIZE;
  input AXI_12_AWVALID;
  input AXI_12_RREADY;
  input AXI_12_BREADY;
  input [255:0]AXI_12_WDATA;
  input AXI_12_WLAST;
  input [31:0]AXI_12_WSTRB;
  input [31:0]AXI_12_WDATA_PARITY;
  input AXI_12_WVALID;
  input AXI_13_ACLK;
  input AXI_13_ARESET_N;
  input [32:0]AXI_13_ARADDR;
  input [1:0]AXI_13_ARBURST;
  input [5:0]AXI_13_ARID;
  input [3:0]AXI_13_ARLEN;
  input [2:0]AXI_13_ARSIZE;
  input AXI_13_ARVALID;
  input [32:0]AXI_13_AWADDR;
  input [1:0]AXI_13_AWBURST;
  input [5:0]AXI_13_AWID;
  input [3:0]AXI_13_AWLEN;
  input [2:0]AXI_13_AWSIZE;
  input AXI_13_AWVALID;
  input AXI_13_RREADY;
  input AXI_13_BREADY;
  input [255:0]AXI_13_WDATA;
  input AXI_13_WLAST;
  input [31:0]AXI_13_WSTRB;
  input [31:0]AXI_13_WDATA_PARITY;
  input AXI_13_WVALID;
  input AXI_14_ACLK;
  input AXI_14_ARESET_N;
  input [32:0]AXI_14_ARADDR;
  input [1:0]AXI_14_ARBURST;
  input [5:0]AXI_14_ARID;
  input [3:0]AXI_14_ARLEN;
  input [2:0]AXI_14_ARSIZE;
  input AXI_14_ARVALID;
  input [32:0]AXI_14_AWADDR;
  input [1:0]AXI_14_AWBURST;
  input [5:0]AXI_14_AWID;
  input [3:0]AXI_14_AWLEN;
  input [2:0]AXI_14_AWSIZE;
  input AXI_14_AWVALID;
  input AXI_14_RREADY;
  input AXI_14_BREADY;
  input [255:0]AXI_14_WDATA;
  input AXI_14_WLAST;
  input [31:0]AXI_14_WSTRB;
  input [31:0]AXI_14_WDATA_PARITY;
  input AXI_14_WVALID;
  input AXI_15_ACLK;
  input AXI_15_ARESET_N;
  input [32:0]AXI_15_ARADDR;
  input [1:0]AXI_15_ARBURST;
  input [5:0]AXI_15_ARID;
  input [3:0]AXI_15_ARLEN;
  input [2:0]AXI_15_ARSIZE;
  input AXI_15_ARVALID;
  input [32:0]AXI_15_AWADDR;
  input [1:0]AXI_15_AWBURST;
  input [5:0]AXI_15_AWID;
  input [3:0]AXI_15_AWLEN;
  input [2:0]AXI_15_AWSIZE;
  input AXI_15_AWVALID;
  input AXI_15_RREADY;
  input AXI_15_BREADY;
  input [255:0]AXI_15_WDATA;
  input AXI_15_WLAST;
  input [31:0]AXI_15_WSTRB;
  input [31:0]AXI_15_WDATA_PARITY;
  input AXI_15_WVALID;
  input AXI_16_ACLK;
  input AXI_16_ARESET_N;
  input [32:0]AXI_16_ARADDR;
  input [1:0]AXI_16_ARBURST;
  input [5:0]AXI_16_ARID;
  input [3:0]AXI_16_ARLEN;
  input [2:0]AXI_16_ARSIZE;
  input AXI_16_ARVALID;
  input [32:0]AXI_16_AWADDR;
  input [1:0]AXI_16_AWBURST;
  input [5:0]AXI_16_AWID;
  input [3:0]AXI_16_AWLEN;
  input [2:0]AXI_16_AWSIZE;
  input AXI_16_AWVALID;
  input AXI_16_RREADY;
  input AXI_16_BREADY;
  input [255:0]AXI_16_WDATA;
  input AXI_16_WLAST;
  input [31:0]AXI_16_WSTRB;
  input [31:0]AXI_16_WDATA_PARITY;
  input AXI_16_WVALID;
  input AXI_17_ACLK;
  input AXI_17_ARESET_N;
  input [32:0]AXI_17_ARADDR;
  input [1:0]AXI_17_ARBURST;
  input [5:0]AXI_17_ARID;
  input [3:0]AXI_17_ARLEN;
  input [2:0]AXI_17_ARSIZE;
  input AXI_17_ARVALID;
  input [32:0]AXI_17_AWADDR;
  input [1:0]AXI_17_AWBURST;
  input [5:0]AXI_17_AWID;
  input [3:0]AXI_17_AWLEN;
  input [2:0]AXI_17_AWSIZE;
  input AXI_17_AWVALID;
  input AXI_17_RREADY;
  input AXI_17_BREADY;
  input [255:0]AXI_17_WDATA;
  input AXI_17_WLAST;
  input [31:0]AXI_17_WSTRB;
  input [31:0]AXI_17_WDATA_PARITY;
  input AXI_17_WVALID;
  input AXI_18_ACLK;
  input AXI_18_ARESET_N;
  input [32:0]AXI_18_ARADDR;
  input [1:0]AXI_18_ARBURST;
  input [5:0]AXI_18_ARID;
  input [3:0]AXI_18_ARLEN;
  input [2:0]AXI_18_ARSIZE;
  input AXI_18_ARVALID;
  input [32:0]AXI_18_AWADDR;
  input [1:0]AXI_18_AWBURST;
  input [5:0]AXI_18_AWID;
  input [3:0]AXI_18_AWLEN;
  input [2:0]AXI_18_AWSIZE;
  input AXI_18_AWVALID;
  input AXI_18_RREADY;
  input AXI_18_BREADY;
  input [255:0]AXI_18_WDATA;
  input AXI_18_WLAST;
  input [31:0]AXI_18_WSTRB;
  input [31:0]AXI_18_WDATA_PARITY;
  input AXI_18_WVALID;
  input AXI_19_ACLK;
  input AXI_19_ARESET_N;
  input [32:0]AXI_19_ARADDR;
  input [1:0]AXI_19_ARBURST;
  input [5:0]AXI_19_ARID;
  input [3:0]AXI_19_ARLEN;
  input [2:0]AXI_19_ARSIZE;
  input AXI_19_ARVALID;
  input [32:0]AXI_19_AWADDR;
  input [1:0]AXI_19_AWBURST;
  input [5:0]AXI_19_AWID;
  input [3:0]AXI_19_AWLEN;
  input [2:0]AXI_19_AWSIZE;
  input AXI_19_AWVALID;
  input AXI_19_RREADY;
  input AXI_19_BREADY;
  input [255:0]AXI_19_WDATA;
  input AXI_19_WLAST;
  input [31:0]AXI_19_WSTRB;
  input [31:0]AXI_19_WDATA_PARITY;
  input AXI_19_WVALID;
  input AXI_20_ACLK;
  input AXI_20_ARESET_N;
  input [32:0]AXI_20_ARADDR;
  input [1:0]AXI_20_ARBURST;
  input [5:0]AXI_20_ARID;
  input [3:0]AXI_20_ARLEN;
  input [2:0]AXI_20_ARSIZE;
  input AXI_20_ARVALID;
  input [32:0]AXI_20_AWADDR;
  input [1:0]AXI_20_AWBURST;
  input [5:0]AXI_20_AWID;
  input [3:0]AXI_20_AWLEN;
  input [2:0]AXI_20_AWSIZE;
  input AXI_20_AWVALID;
  input AXI_20_RREADY;
  input AXI_20_BREADY;
  input [255:0]AXI_20_WDATA;
  input AXI_20_WLAST;
  input [31:0]AXI_20_WSTRB;
  input [31:0]AXI_20_WDATA_PARITY;
  input AXI_20_WVALID;
  input AXI_21_ACLK;
  input AXI_21_ARESET_N;
  input [32:0]AXI_21_ARADDR;
  input [1:0]AXI_21_ARBURST;
  input [5:0]AXI_21_ARID;
  input [3:0]AXI_21_ARLEN;
  input [2:0]AXI_21_ARSIZE;
  input AXI_21_ARVALID;
  input [32:0]AXI_21_AWADDR;
  input [1:0]AXI_21_AWBURST;
  input [5:0]AXI_21_AWID;
  input [3:0]AXI_21_AWLEN;
  input [2:0]AXI_21_AWSIZE;
  input AXI_21_AWVALID;
  input AXI_21_RREADY;
  input AXI_21_BREADY;
  input [255:0]AXI_21_WDATA;
  input AXI_21_WLAST;
  input [31:0]AXI_21_WSTRB;
  input [31:0]AXI_21_WDATA_PARITY;
  input AXI_21_WVALID;
  input AXI_22_ACLK;
  input AXI_22_ARESET_N;
  input [32:0]AXI_22_ARADDR;
  input [1:0]AXI_22_ARBURST;
  input [5:0]AXI_22_ARID;
  input [3:0]AXI_22_ARLEN;
  input [2:0]AXI_22_ARSIZE;
  input AXI_22_ARVALID;
  input [32:0]AXI_22_AWADDR;
  input [1:0]AXI_22_AWBURST;
  input [5:0]AXI_22_AWID;
  input [3:0]AXI_22_AWLEN;
  input [2:0]AXI_22_AWSIZE;
  input AXI_22_AWVALID;
  input AXI_22_RREADY;
  input AXI_22_BREADY;
  input [255:0]AXI_22_WDATA;
  input AXI_22_WLAST;
  input [31:0]AXI_22_WSTRB;
  input [31:0]AXI_22_WDATA_PARITY;
  input AXI_22_WVALID;
  input AXI_23_ACLK;
  input AXI_23_ARESET_N;
  input [32:0]AXI_23_ARADDR;
  input [1:0]AXI_23_ARBURST;
  input [5:0]AXI_23_ARID;
  input [3:0]AXI_23_ARLEN;
  input [2:0]AXI_23_ARSIZE;
  input AXI_23_ARVALID;
  input [32:0]AXI_23_AWADDR;
  input [1:0]AXI_23_AWBURST;
  input [5:0]AXI_23_AWID;
  input [3:0]AXI_23_AWLEN;
  input [2:0]AXI_23_AWSIZE;
  input AXI_23_AWVALID;
  input AXI_23_RREADY;
  input AXI_23_BREADY;
  input [255:0]AXI_23_WDATA;
  input AXI_23_WLAST;
  input [31:0]AXI_23_WSTRB;
  input [31:0]AXI_23_WDATA_PARITY;
  input AXI_23_WVALID;
  input AXI_24_ACLK;
  input AXI_24_ARESET_N;
  input [32:0]AXI_24_ARADDR;
  input [1:0]AXI_24_ARBURST;
  input [5:0]AXI_24_ARID;
  input [3:0]AXI_24_ARLEN;
  input [2:0]AXI_24_ARSIZE;
  input AXI_24_ARVALID;
  input [32:0]AXI_24_AWADDR;
  input [1:0]AXI_24_AWBURST;
  input [5:0]AXI_24_AWID;
  input [3:0]AXI_24_AWLEN;
  input [2:0]AXI_24_AWSIZE;
  input AXI_24_AWVALID;
  input AXI_24_RREADY;
  input AXI_24_BREADY;
  input [255:0]AXI_24_WDATA;
  input AXI_24_WLAST;
  input [31:0]AXI_24_WSTRB;
  input [31:0]AXI_24_WDATA_PARITY;
  input AXI_24_WVALID;
  input AXI_25_ACLK;
  input AXI_25_ARESET_N;
  input [32:0]AXI_25_ARADDR;
  input [1:0]AXI_25_ARBURST;
  input [5:0]AXI_25_ARID;
  input [3:0]AXI_25_ARLEN;
  input [2:0]AXI_25_ARSIZE;
  input AXI_25_ARVALID;
  input [32:0]AXI_25_AWADDR;
  input [1:0]AXI_25_AWBURST;
  input [5:0]AXI_25_AWID;
  input [3:0]AXI_25_AWLEN;
  input [2:0]AXI_25_AWSIZE;
  input AXI_25_AWVALID;
  input AXI_25_RREADY;
  input AXI_25_BREADY;
  input [255:0]AXI_25_WDATA;
  input AXI_25_WLAST;
  input [31:0]AXI_25_WSTRB;
  input [31:0]AXI_25_WDATA_PARITY;
  input AXI_25_WVALID;
  input AXI_26_ACLK;
  input AXI_26_ARESET_N;
  input [32:0]AXI_26_ARADDR;
  input [1:0]AXI_26_ARBURST;
  input [5:0]AXI_26_ARID;
  input [3:0]AXI_26_ARLEN;
  input [2:0]AXI_26_ARSIZE;
  input AXI_26_ARVALID;
  input [32:0]AXI_26_AWADDR;
  input [1:0]AXI_26_AWBURST;
  input [5:0]AXI_26_AWID;
  input [3:0]AXI_26_AWLEN;
  input [2:0]AXI_26_AWSIZE;
  input AXI_26_AWVALID;
  input AXI_26_RREADY;
  input AXI_26_BREADY;
  input [255:0]AXI_26_WDATA;
  input AXI_26_WLAST;
  input [31:0]AXI_26_WSTRB;
  input [31:0]AXI_26_WDATA_PARITY;
  input AXI_26_WVALID;
  input AXI_27_ACLK;
  input AXI_27_ARESET_N;
  input [32:0]AXI_27_ARADDR;
  input [1:0]AXI_27_ARBURST;
  input [5:0]AXI_27_ARID;
  input [3:0]AXI_27_ARLEN;
  input [2:0]AXI_27_ARSIZE;
  input AXI_27_ARVALID;
  input [32:0]AXI_27_AWADDR;
  input [1:0]AXI_27_AWBURST;
  input [5:0]AXI_27_AWID;
  input [3:0]AXI_27_AWLEN;
  input [2:0]AXI_27_AWSIZE;
  input AXI_27_AWVALID;
  input AXI_27_RREADY;
  input AXI_27_BREADY;
  input [255:0]AXI_27_WDATA;
  input AXI_27_WLAST;
  input [31:0]AXI_27_WSTRB;
  input [31:0]AXI_27_WDATA_PARITY;
  input AXI_27_WVALID;
  input AXI_28_ACLK;
  input AXI_28_ARESET_N;
  input [32:0]AXI_28_ARADDR;
  input [1:0]AXI_28_ARBURST;
  input [5:0]AXI_28_ARID;
  input [3:0]AXI_28_ARLEN;
  input [2:0]AXI_28_ARSIZE;
  input AXI_28_ARVALID;
  input [32:0]AXI_28_AWADDR;
  input [1:0]AXI_28_AWBURST;
  input [5:0]AXI_28_AWID;
  input [3:0]AXI_28_AWLEN;
  input [2:0]AXI_28_AWSIZE;
  input AXI_28_AWVALID;
  input AXI_28_RREADY;
  input AXI_28_BREADY;
  input [255:0]AXI_28_WDATA;
  input AXI_28_WLAST;
  input [31:0]AXI_28_WSTRB;
  input [31:0]AXI_28_WDATA_PARITY;
  input AXI_28_WVALID;
  input AXI_29_ACLK;
  input AXI_29_ARESET_N;
  input [32:0]AXI_29_ARADDR;
  input [1:0]AXI_29_ARBURST;
  input [5:0]AXI_29_ARID;
  input [3:0]AXI_29_ARLEN;
  input [2:0]AXI_29_ARSIZE;
  input AXI_29_ARVALID;
  input [32:0]AXI_29_AWADDR;
  input [1:0]AXI_29_AWBURST;
  input [5:0]AXI_29_AWID;
  input [3:0]AXI_29_AWLEN;
  input [2:0]AXI_29_AWSIZE;
  input AXI_29_AWVALID;
  input AXI_29_RREADY;
  input AXI_29_BREADY;
  input [255:0]AXI_29_WDATA;
  input AXI_29_WLAST;
  input [31:0]AXI_29_WSTRB;
  input [31:0]AXI_29_WDATA_PARITY;
  input AXI_29_WVALID;
  input AXI_30_ACLK;
  input AXI_30_ARESET_N;
  input [32:0]AXI_30_ARADDR;
  input [1:0]AXI_30_ARBURST;
  input [5:0]AXI_30_ARID;
  input [3:0]AXI_30_ARLEN;
  input [2:0]AXI_30_ARSIZE;
  input AXI_30_ARVALID;
  input [32:0]AXI_30_AWADDR;
  input [1:0]AXI_30_AWBURST;
  input [5:0]AXI_30_AWID;
  input [3:0]AXI_30_AWLEN;
  input [2:0]AXI_30_AWSIZE;
  input AXI_30_AWVALID;
  input AXI_30_RREADY;
  input AXI_30_BREADY;
  input [255:0]AXI_30_WDATA;
  input AXI_30_WLAST;
  input [31:0]AXI_30_WSTRB;
  input [31:0]AXI_30_WDATA_PARITY;
  input AXI_30_WVALID;
  input AXI_31_ACLK;
  input AXI_31_ARESET_N;
  input [32:0]AXI_31_ARADDR;
  input [1:0]AXI_31_ARBURST;
  input [5:0]AXI_31_ARID;
  input [3:0]AXI_31_ARLEN;
  input [2:0]AXI_31_ARSIZE;
  input AXI_31_ARVALID;
  input [32:0]AXI_31_AWADDR;
  input [1:0]AXI_31_AWBURST;
  input [5:0]AXI_31_AWID;
  input [3:0]AXI_31_AWLEN;
  input [2:0]AXI_31_AWSIZE;
  input AXI_31_AWVALID;
  input AXI_31_RREADY;
  input AXI_31_BREADY;
  input [255:0]AXI_31_WDATA;
  input AXI_31_WLAST;
  input [31:0]AXI_31_WSTRB;
  input [31:0]AXI_31_WDATA_PARITY;
  input AXI_31_WVALID;
  input dfi_0_clk;
  input dfi_0_rst_n;
  input dfi_0_init_start;
  input [1:0]dfi_0_aw_ck_p0;
  input [1:0]dfi_0_aw_cke_p0;
  input [11:0]dfi_0_aw_row_p0;
  input [15:0]dfi_0_aw_col_p0;
  input [255:0]dfi_0_dw_wrdata_p0;
  input [31:0]dfi_0_dw_wrdata_mask_p0;
  input [31:0]dfi_0_dw_wrdata_dbi_p0;
  input [7:0]dfi_0_dw_wrdata_par_p0;
  input [7:0]dfi_0_dw_wrdata_dq_en_p0;
  input [7:0]dfi_0_dw_wrdata_par_en_p0;
  input [1:0]dfi_0_aw_ck_p1;
  input [1:0]dfi_0_aw_cke_p1;
  input [11:0]dfi_0_aw_row_p1;
  input [15:0]dfi_0_aw_col_p1;
  input [255:0]dfi_0_dw_wrdata_p1;
  input [31:0]dfi_0_dw_wrdata_mask_p1;
  input [31:0]dfi_0_dw_wrdata_dbi_p1;
  input [7:0]dfi_0_dw_wrdata_par_p1;
  input [7:0]dfi_0_dw_wrdata_dq_en_p1;
  input [7:0]dfi_0_dw_wrdata_par_en_p1;
  input dfi_0_aw_ck_dis;
  input dfi_0_lp_pwr_e_req;
  input dfi_0_lp_sr_e_req;
  input dfi_0_lp_pwr_x_req;
  input dfi_0_aw_tx_indx_ld;
  input dfi_0_dw_tx_indx_ld;
  input dfi_0_dw_rx_indx_ld;
  input dfi_0_ctrlupd_ack;
  input dfi_0_phyupd_req;
  input [7:0]dfi_0_dw_wrdata_dqs_p0;
  input [7:0]dfi_0_dw_wrdata_dqs_p1;
  input dfi_1_clk;
  input dfi_1_rst_n;
  input dfi_1_init_start;
  input [1:0]dfi_1_aw_ck_p0;
  input [1:0]dfi_1_aw_cke_p0;
  input [11:0]dfi_1_aw_row_p0;
  input [15:0]dfi_1_aw_col_p0;
  input [255:0]dfi_1_dw_wrdata_p0;
  input [31:0]dfi_1_dw_wrdata_mask_p0;
  input [31:0]dfi_1_dw_wrdata_dbi_p0;
  input [7:0]dfi_1_dw_wrdata_par_p0;
  input [7:0]dfi_1_dw_wrdata_dq_en_p0;
  input [7:0]dfi_1_dw_wrdata_par_en_p0;
  input [1:0]dfi_1_aw_ck_p1;
  input [1:0]dfi_1_aw_cke_p1;
  input [11:0]dfi_1_aw_row_p1;
  input [15:0]dfi_1_aw_col_p1;
  input [255:0]dfi_1_dw_wrdata_p1;
  input [31:0]dfi_1_dw_wrdata_mask_p1;
  input [31:0]dfi_1_dw_wrdata_dbi_p1;
  input [7:0]dfi_1_dw_wrdata_par_p1;
  input [7:0]dfi_1_dw_wrdata_dq_en_p1;
  input [7:0]dfi_1_dw_wrdata_par_en_p1;
  input dfi_1_aw_ck_dis;
  input dfi_1_lp_pwr_e_req;
  input dfi_1_lp_sr_e_req;
  input dfi_1_lp_pwr_x_req;
  input dfi_1_aw_tx_indx_ld;
  input dfi_1_dw_tx_indx_ld;
  input dfi_1_dw_rx_indx_ld;
  input dfi_1_ctrlupd_ack;
  input dfi_1_phyupd_req;
  input [7:0]dfi_1_dw_wrdata_dqs_p0;
  input [7:0]dfi_1_dw_wrdata_dqs_p1;
  input dfi_2_clk;
  input dfi_2_rst_n;
  input dfi_2_init_start;
  input [1:0]dfi_2_aw_ck_p0;
  input [1:0]dfi_2_aw_cke_p0;
  input [11:0]dfi_2_aw_row_p0;
  input [15:0]dfi_2_aw_col_p0;
  input [255:0]dfi_2_dw_wrdata_p0;
  input [31:0]dfi_2_dw_wrdata_mask_p0;
  input [31:0]dfi_2_dw_wrdata_dbi_p0;
  input [7:0]dfi_2_dw_wrdata_par_p0;
  input [7:0]dfi_2_dw_wrdata_dq_en_p0;
  input [7:0]dfi_2_dw_wrdata_par_en_p0;
  input [1:0]dfi_2_aw_ck_p1;
  input [1:0]dfi_2_aw_cke_p1;
  input [11:0]dfi_2_aw_row_p1;
  input [15:0]dfi_2_aw_col_p1;
  input [255:0]dfi_2_dw_wrdata_p1;
  input [31:0]dfi_2_dw_wrdata_mask_p1;
  input [31:0]dfi_2_dw_wrdata_dbi_p1;
  input [7:0]dfi_2_dw_wrdata_par_p1;
  input [7:0]dfi_2_dw_wrdata_dq_en_p1;
  input [7:0]dfi_2_dw_wrdata_par_en_p1;
  input dfi_2_aw_ck_dis;
  input dfi_2_lp_pwr_e_req;
  input dfi_2_lp_sr_e_req;
  input dfi_2_lp_pwr_x_req;
  input dfi_2_aw_tx_indx_ld;
  input dfi_2_dw_tx_indx_ld;
  input dfi_2_dw_rx_indx_ld;
  input dfi_2_ctrlupd_ack;
  input dfi_2_phyupd_req;
  input [7:0]dfi_2_dw_wrdata_dqs_p0;
  input [7:0]dfi_2_dw_wrdata_dqs_p1;
  input dfi_3_clk;
  input dfi_3_rst_n;
  input dfi_3_init_start;
  input [1:0]dfi_3_aw_ck_p0;
  input [1:0]dfi_3_aw_cke_p0;
  input [11:0]dfi_3_aw_row_p0;
  input [15:0]dfi_3_aw_col_p0;
  input [255:0]dfi_3_dw_wrdata_p0;
  input [31:0]dfi_3_dw_wrdata_mask_p0;
  input [31:0]dfi_3_dw_wrdata_dbi_p0;
  input [7:0]dfi_3_dw_wrdata_par_p0;
  input [7:0]dfi_3_dw_wrdata_dq_en_p0;
  input [7:0]dfi_3_dw_wrdata_par_en_p0;
  input [1:0]dfi_3_aw_ck_p1;
  input [1:0]dfi_3_aw_cke_p1;
  input [11:0]dfi_3_aw_row_p1;
  input [15:0]dfi_3_aw_col_p1;
  input [255:0]dfi_3_dw_wrdata_p1;
  input [31:0]dfi_3_dw_wrdata_mask_p1;
  input [31:0]dfi_3_dw_wrdata_dbi_p1;
  input [7:0]dfi_3_dw_wrdata_par_p1;
  input [7:0]dfi_3_dw_wrdata_dq_en_p1;
  input [7:0]dfi_3_dw_wrdata_par_en_p1;
  input dfi_3_aw_ck_dis;
  input dfi_3_lp_pwr_e_req;
  input dfi_3_lp_sr_e_req;
  input dfi_3_lp_pwr_x_req;
  input dfi_3_aw_tx_indx_ld;
  input dfi_3_dw_tx_indx_ld;
  input dfi_3_dw_rx_indx_ld;
  input dfi_3_ctrlupd_ack;
  input dfi_3_phyupd_req;
  input [7:0]dfi_3_dw_wrdata_dqs_p0;
  input [7:0]dfi_3_dw_wrdata_dqs_p1;
  input dfi_4_clk;
  input dfi_4_rst_n;
  input dfi_4_init_start;
  input [1:0]dfi_4_aw_ck_p0;
  input [1:0]dfi_4_aw_cke_p0;
  input [11:0]dfi_4_aw_row_p0;
  input [15:0]dfi_4_aw_col_p0;
  input [255:0]dfi_4_dw_wrdata_p0;
  input [31:0]dfi_4_dw_wrdata_mask_p0;
  input [31:0]dfi_4_dw_wrdata_dbi_p0;
  input [7:0]dfi_4_dw_wrdata_par_p0;
  input [7:0]dfi_4_dw_wrdata_dq_en_p0;
  input [7:0]dfi_4_dw_wrdata_par_en_p0;
  input [1:0]dfi_4_aw_ck_p1;
  input [1:0]dfi_4_aw_cke_p1;
  input [11:0]dfi_4_aw_row_p1;
  input [15:0]dfi_4_aw_col_p1;
  input [255:0]dfi_4_dw_wrdata_p1;
  input [31:0]dfi_4_dw_wrdata_mask_p1;
  input [31:0]dfi_4_dw_wrdata_dbi_p1;
  input [7:0]dfi_4_dw_wrdata_par_p1;
  input [7:0]dfi_4_dw_wrdata_dq_en_p1;
  input [7:0]dfi_4_dw_wrdata_par_en_p1;
  input dfi_4_aw_ck_dis;
  input dfi_4_lp_pwr_e_req;
  input dfi_4_lp_sr_e_req;
  input dfi_4_lp_pwr_x_req;
  input dfi_4_aw_tx_indx_ld;
  input dfi_4_dw_tx_indx_ld;
  input dfi_4_dw_rx_indx_ld;
  input dfi_4_ctrlupd_ack;
  input dfi_4_phyupd_req;
  input [7:0]dfi_4_dw_wrdata_dqs_p0;
  input [7:0]dfi_4_dw_wrdata_dqs_p1;
  input dfi_5_clk;
  input dfi_5_rst_n;
  input dfi_5_init_start;
  input [1:0]dfi_5_aw_ck_p0;
  input [1:0]dfi_5_aw_cke_p0;
  input [11:0]dfi_5_aw_row_p0;
  input [15:0]dfi_5_aw_col_p0;
  input [255:0]dfi_5_dw_wrdata_p0;
  input [31:0]dfi_5_dw_wrdata_mask_p0;
  input [31:0]dfi_5_dw_wrdata_dbi_p0;
  input [7:0]dfi_5_dw_wrdata_par_p0;
  input [7:0]dfi_5_dw_wrdata_dq_en_p0;
  input [7:0]dfi_5_dw_wrdata_par_en_p0;
  input [1:0]dfi_5_aw_ck_p1;
  input [1:0]dfi_5_aw_cke_p1;
  input [11:0]dfi_5_aw_row_p1;
  input [15:0]dfi_5_aw_col_p1;
  input [255:0]dfi_5_dw_wrdata_p1;
  input [31:0]dfi_5_dw_wrdata_mask_p1;
  input [31:0]dfi_5_dw_wrdata_dbi_p1;
  input [7:0]dfi_5_dw_wrdata_par_p1;
  input [7:0]dfi_5_dw_wrdata_dq_en_p1;
  input [7:0]dfi_5_dw_wrdata_par_en_p1;
  input dfi_5_aw_ck_dis;
  input dfi_5_lp_pwr_e_req;
  input dfi_5_lp_sr_e_req;
  input dfi_5_lp_pwr_x_req;
  input dfi_5_aw_tx_indx_ld;
  input dfi_5_dw_tx_indx_ld;
  input dfi_5_dw_rx_indx_ld;
  input dfi_5_ctrlupd_ack;
  input dfi_5_phyupd_req;
  input [7:0]dfi_5_dw_wrdata_dqs_p0;
  input [7:0]dfi_5_dw_wrdata_dqs_p1;
  input dfi_6_clk;
  input dfi_6_rst_n;
  input dfi_6_init_start;
  input [1:0]dfi_6_aw_ck_p0;
  input [1:0]dfi_6_aw_cke_p0;
  input [11:0]dfi_6_aw_row_p0;
  input [15:0]dfi_6_aw_col_p0;
  input [255:0]dfi_6_dw_wrdata_p0;
  input [31:0]dfi_6_dw_wrdata_mask_p0;
  input [31:0]dfi_6_dw_wrdata_dbi_p0;
  input [7:0]dfi_6_dw_wrdata_par_p0;
  input [7:0]dfi_6_dw_wrdata_dq_en_p0;
  input [7:0]dfi_6_dw_wrdata_par_en_p0;
  input [1:0]dfi_6_aw_ck_p1;
  input [1:0]dfi_6_aw_cke_p1;
  input [11:0]dfi_6_aw_row_p1;
  input [15:0]dfi_6_aw_col_p1;
  input [255:0]dfi_6_dw_wrdata_p1;
  input [31:0]dfi_6_dw_wrdata_mask_p1;
  input [31:0]dfi_6_dw_wrdata_dbi_p1;
  input [7:0]dfi_6_dw_wrdata_par_p1;
  input [7:0]dfi_6_dw_wrdata_dq_en_p1;
  input [7:0]dfi_6_dw_wrdata_par_en_p1;
  input dfi_6_aw_ck_dis;
  input dfi_6_lp_pwr_e_req;
  input dfi_6_lp_sr_e_req;
  input dfi_6_lp_pwr_x_req;
  input dfi_6_aw_tx_indx_ld;
  input dfi_6_dw_tx_indx_ld;
  input dfi_6_dw_rx_indx_ld;
  input dfi_6_ctrlupd_ack;
  input dfi_6_phyupd_req;
  input [7:0]dfi_6_dw_wrdata_dqs_p0;
  input [7:0]dfi_6_dw_wrdata_dqs_p1;
  input dfi_7_clk;
  input dfi_7_rst_n;
  input dfi_7_init_start;
  input [1:0]dfi_7_aw_ck_p0;
  input [1:0]dfi_7_aw_cke_p0;
  input [11:0]dfi_7_aw_row_p0;
  input [15:0]dfi_7_aw_col_p0;
  input [255:0]dfi_7_dw_wrdata_p0;
  input [31:0]dfi_7_dw_wrdata_mask_p0;
  input [31:0]dfi_7_dw_wrdata_dbi_p0;
  input [7:0]dfi_7_dw_wrdata_par_p0;
  input [7:0]dfi_7_dw_wrdata_dq_en_p0;
  input [7:0]dfi_7_dw_wrdata_par_en_p0;
  input [1:0]dfi_7_aw_ck_p1;
  input [1:0]dfi_7_aw_cke_p1;
  input [11:0]dfi_7_aw_row_p1;
  input [15:0]dfi_7_aw_col_p1;
  input [255:0]dfi_7_dw_wrdata_p1;
  input [31:0]dfi_7_dw_wrdata_mask_p1;
  input [31:0]dfi_7_dw_wrdata_dbi_p1;
  input [7:0]dfi_7_dw_wrdata_par_p1;
  input [7:0]dfi_7_dw_wrdata_dq_en_p1;
  input [7:0]dfi_7_dw_wrdata_par_en_p1;
  input dfi_7_aw_ck_dis;
  input dfi_7_lp_pwr_e_req;
  input dfi_7_lp_sr_e_req;
  input dfi_7_lp_pwr_x_req;
  input dfi_7_aw_tx_indx_ld;
  input dfi_7_dw_tx_indx_ld;
  input dfi_7_dw_rx_indx_ld;
  input dfi_7_ctrlupd_ack;
  input dfi_7_phyupd_req;
  input [7:0]dfi_7_dw_wrdata_dqs_p0;
  input [7:0]dfi_7_dw_wrdata_dqs_p1;
  input dfi_8_clk;
  input dfi_8_rst_n;
  input dfi_8_init_start;
  input [1:0]dfi_8_aw_ck_p0;
  input [1:0]dfi_8_aw_cke_p0;
  input [11:0]dfi_8_aw_row_p0;
  input [15:0]dfi_8_aw_col_p0;
  input [255:0]dfi_8_dw_wrdata_p0;
  input [31:0]dfi_8_dw_wrdata_mask_p0;
  input [31:0]dfi_8_dw_wrdata_dbi_p0;
  input [7:0]dfi_8_dw_wrdata_par_p0;
  input [7:0]dfi_8_dw_wrdata_dq_en_p0;
  input [7:0]dfi_8_dw_wrdata_par_en_p0;
  input [1:0]dfi_8_aw_ck_p1;
  input [1:0]dfi_8_aw_cke_p1;
  input [11:0]dfi_8_aw_row_p1;
  input [15:0]dfi_8_aw_col_p1;
  input [255:0]dfi_8_dw_wrdata_p1;
  input [31:0]dfi_8_dw_wrdata_mask_p1;
  input [31:0]dfi_8_dw_wrdata_dbi_p1;
  input [7:0]dfi_8_dw_wrdata_par_p1;
  input [7:0]dfi_8_dw_wrdata_dq_en_p1;
  input [7:0]dfi_8_dw_wrdata_par_en_p1;
  input dfi_8_aw_ck_dis;
  input dfi_8_lp_pwr_e_req;
  input dfi_8_lp_sr_e_req;
  input dfi_8_lp_pwr_x_req;
  input dfi_8_aw_tx_indx_ld;
  input dfi_8_dw_tx_indx_ld;
  input dfi_8_dw_rx_indx_ld;
  input dfi_8_ctrlupd_ack;
  input dfi_8_phyupd_req;
  input [7:0]dfi_8_dw_wrdata_dqs_p0;
  input [7:0]dfi_8_dw_wrdata_dqs_p1;
  input dfi_9_clk;
  input dfi_9_rst_n;
  input dfi_9_init_start;
  input [1:0]dfi_9_aw_ck_p0;
  input [1:0]dfi_9_aw_cke_p0;
  input [11:0]dfi_9_aw_row_p0;
  input [15:0]dfi_9_aw_col_p0;
  input [255:0]dfi_9_dw_wrdata_p0;
  input [31:0]dfi_9_dw_wrdata_mask_p0;
  input [31:0]dfi_9_dw_wrdata_dbi_p0;
  input [7:0]dfi_9_dw_wrdata_par_p0;
  input [7:0]dfi_9_dw_wrdata_dq_en_p0;
  input [7:0]dfi_9_dw_wrdata_par_en_p0;
  input [1:0]dfi_9_aw_ck_p1;
  input [1:0]dfi_9_aw_cke_p1;
  input [11:0]dfi_9_aw_row_p1;
  input [15:0]dfi_9_aw_col_p1;
  input [255:0]dfi_9_dw_wrdata_p1;
  input [31:0]dfi_9_dw_wrdata_mask_p1;
  input [31:0]dfi_9_dw_wrdata_dbi_p1;
  input [7:0]dfi_9_dw_wrdata_par_p1;
  input [7:0]dfi_9_dw_wrdata_dq_en_p1;
  input [7:0]dfi_9_dw_wrdata_par_en_p1;
  input dfi_9_aw_ck_dis;
  input dfi_9_lp_pwr_e_req;
  input dfi_9_lp_sr_e_req;
  input dfi_9_lp_pwr_x_req;
  input dfi_9_aw_tx_indx_ld;
  input dfi_9_dw_tx_indx_ld;
  input dfi_9_dw_rx_indx_ld;
  input dfi_9_ctrlupd_ack;
  input dfi_9_phyupd_req;
  input [7:0]dfi_9_dw_wrdata_dqs_p0;
  input [7:0]dfi_9_dw_wrdata_dqs_p1;
  input dfi_10_clk;
  input dfi_10_rst_n;
  input dfi_10_init_start;
  input [1:0]dfi_10_aw_ck_p0;
  input [1:0]dfi_10_aw_cke_p0;
  input [11:0]dfi_10_aw_row_p0;
  input [15:0]dfi_10_aw_col_p0;
  input [255:0]dfi_10_dw_wrdata_p0;
  input [31:0]dfi_10_dw_wrdata_mask_p0;
  input [31:0]dfi_10_dw_wrdata_dbi_p0;
  input [7:0]dfi_10_dw_wrdata_par_p0;
  input [7:0]dfi_10_dw_wrdata_dq_en_p0;
  input [7:0]dfi_10_dw_wrdata_par_en_p0;
  input [1:0]dfi_10_aw_ck_p1;
  input [1:0]dfi_10_aw_cke_p1;
  input [11:0]dfi_10_aw_row_p1;
  input [15:0]dfi_10_aw_col_p1;
  input [255:0]dfi_10_dw_wrdata_p1;
  input [31:0]dfi_10_dw_wrdata_mask_p1;
  input [31:0]dfi_10_dw_wrdata_dbi_p1;
  input [7:0]dfi_10_dw_wrdata_par_p1;
  input [7:0]dfi_10_dw_wrdata_dq_en_p1;
  input [7:0]dfi_10_dw_wrdata_par_en_p1;
  input dfi_10_aw_ck_dis;
  input dfi_10_lp_pwr_e_req;
  input dfi_10_lp_sr_e_req;
  input dfi_10_lp_pwr_x_req;
  input dfi_10_aw_tx_indx_ld;
  input dfi_10_dw_tx_indx_ld;
  input dfi_10_dw_rx_indx_ld;
  input dfi_10_ctrlupd_ack;
  input dfi_10_phyupd_req;
  input [7:0]dfi_10_dw_wrdata_dqs_p0;
  input [7:0]dfi_10_dw_wrdata_dqs_p1;
  input dfi_11_clk;
  input dfi_11_rst_n;
  input dfi_11_init_start;
  input [1:0]dfi_11_aw_ck_p0;
  input [1:0]dfi_11_aw_cke_p0;
  input [11:0]dfi_11_aw_row_p0;
  input [15:0]dfi_11_aw_col_p0;
  input [255:0]dfi_11_dw_wrdata_p0;
  input [31:0]dfi_11_dw_wrdata_mask_p0;
  input [31:0]dfi_11_dw_wrdata_dbi_p0;
  input [7:0]dfi_11_dw_wrdata_par_p0;
  input [7:0]dfi_11_dw_wrdata_dq_en_p0;
  input [7:0]dfi_11_dw_wrdata_par_en_p0;
  input [1:0]dfi_11_aw_ck_p1;
  input [1:0]dfi_11_aw_cke_p1;
  input [11:0]dfi_11_aw_row_p1;
  input [15:0]dfi_11_aw_col_p1;
  input [255:0]dfi_11_dw_wrdata_p1;
  input [31:0]dfi_11_dw_wrdata_mask_p1;
  input [31:0]dfi_11_dw_wrdata_dbi_p1;
  input [7:0]dfi_11_dw_wrdata_par_p1;
  input [7:0]dfi_11_dw_wrdata_dq_en_p1;
  input [7:0]dfi_11_dw_wrdata_par_en_p1;
  input dfi_11_aw_ck_dis;
  input dfi_11_lp_pwr_e_req;
  input dfi_11_lp_sr_e_req;
  input dfi_11_lp_pwr_x_req;
  input dfi_11_aw_tx_indx_ld;
  input dfi_11_dw_tx_indx_ld;
  input dfi_11_dw_rx_indx_ld;
  input dfi_11_ctrlupd_ack;
  input dfi_11_phyupd_req;
  input [7:0]dfi_11_dw_wrdata_dqs_p0;
  input [7:0]dfi_11_dw_wrdata_dqs_p1;
  input dfi_12_clk;
  input dfi_12_rst_n;
  input dfi_12_init_start;
  input [1:0]dfi_12_aw_ck_p0;
  input [1:0]dfi_12_aw_cke_p0;
  input [11:0]dfi_12_aw_row_p0;
  input [15:0]dfi_12_aw_col_p0;
  input [255:0]dfi_12_dw_wrdata_p0;
  input [31:0]dfi_12_dw_wrdata_mask_p0;
  input [31:0]dfi_12_dw_wrdata_dbi_p0;
  input [7:0]dfi_12_dw_wrdata_par_p0;
  input [7:0]dfi_12_dw_wrdata_dq_en_p0;
  input [7:0]dfi_12_dw_wrdata_par_en_p0;
  input [1:0]dfi_12_aw_ck_p1;
  input [1:0]dfi_12_aw_cke_p1;
  input [11:0]dfi_12_aw_row_p1;
  input [15:0]dfi_12_aw_col_p1;
  input [255:0]dfi_12_dw_wrdata_p1;
  input [31:0]dfi_12_dw_wrdata_mask_p1;
  input [31:0]dfi_12_dw_wrdata_dbi_p1;
  input [7:0]dfi_12_dw_wrdata_par_p1;
  input [7:0]dfi_12_dw_wrdata_dq_en_p1;
  input [7:0]dfi_12_dw_wrdata_par_en_p1;
  input dfi_12_aw_ck_dis;
  input dfi_12_lp_pwr_e_req;
  input dfi_12_lp_sr_e_req;
  input dfi_12_lp_pwr_x_req;
  input dfi_12_aw_tx_indx_ld;
  input dfi_12_dw_tx_indx_ld;
  input dfi_12_dw_rx_indx_ld;
  input dfi_12_ctrlupd_ack;
  input dfi_12_phyupd_req;
  input [7:0]dfi_12_dw_wrdata_dqs_p0;
  input [7:0]dfi_12_dw_wrdata_dqs_p1;
  input dfi_13_clk;
  input dfi_13_rst_n;
  input dfi_13_init_start;
  input [1:0]dfi_13_aw_ck_p0;
  input [1:0]dfi_13_aw_cke_p0;
  input [11:0]dfi_13_aw_row_p0;
  input [15:0]dfi_13_aw_col_p0;
  input [255:0]dfi_13_dw_wrdata_p0;
  input [31:0]dfi_13_dw_wrdata_mask_p0;
  input [31:0]dfi_13_dw_wrdata_dbi_p0;
  input [7:0]dfi_13_dw_wrdata_par_p0;
  input [7:0]dfi_13_dw_wrdata_dq_en_p0;
  input [7:0]dfi_13_dw_wrdata_par_en_p0;
  input [1:0]dfi_13_aw_ck_p1;
  input [1:0]dfi_13_aw_cke_p1;
  input [11:0]dfi_13_aw_row_p1;
  input [15:0]dfi_13_aw_col_p1;
  input [255:0]dfi_13_dw_wrdata_p1;
  input [31:0]dfi_13_dw_wrdata_mask_p1;
  input [31:0]dfi_13_dw_wrdata_dbi_p1;
  input [7:0]dfi_13_dw_wrdata_par_p1;
  input [7:0]dfi_13_dw_wrdata_dq_en_p1;
  input [7:0]dfi_13_dw_wrdata_par_en_p1;
  input dfi_13_aw_ck_dis;
  input dfi_13_lp_pwr_e_req;
  input dfi_13_lp_sr_e_req;
  input dfi_13_lp_pwr_x_req;
  input dfi_13_aw_tx_indx_ld;
  input dfi_13_dw_tx_indx_ld;
  input dfi_13_dw_rx_indx_ld;
  input dfi_13_ctrlupd_ack;
  input dfi_13_phyupd_req;
  input [7:0]dfi_13_dw_wrdata_dqs_p0;
  input [7:0]dfi_13_dw_wrdata_dqs_p1;
  input dfi_14_clk;
  input dfi_14_rst_n;
  input dfi_14_init_start;
  input [1:0]dfi_14_aw_ck_p0;
  input [1:0]dfi_14_aw_cke_p0;
  input [11:0]dfi_14_aw_row_p0;
  input [15:0]dfi_14_aw_col_p0;
  input [255:0]dfi_14_dw_wrdata_p0;
  input [31:0]dfi_14_dw_wrdata_mask_p0;
  input [31:0]dfi_14_dw_wrdata_dbi_p0;
  input [7:0]dfi_14_dw_wrdata_par_p0;
  input [7:0]dfi_14_dw_wrdata_dq_en_p0;
  input [7:0]dfi_14_dw_wrdata_par_en_p0;
  input [1:0]dfi_14_aw_ck_p1;
  input [1:0]dfi_14_aw_cke_p1;
  input [11:0]dfi_14_aw_row_p1;
  input [15:0]dfi_14_aw_col_p1;
  input [255:0]dfi_14_dw_wrdata_p1;
  input [31:0]dfi_14_dw_wrdata_mask_p1;
  input [31:0]dfi_14_dw_wrdata_dbi_p1;
  input [7:0]dfi_14_dw_wrdata_par_p1;
  input [7:0]dfi_14_dw_wrdata_dq_en_p1;
  input [7:0]dfi_14_dw_wrdata_par_en_p1;
  input dfi_14_aw_ck_dis;
  input dfi_14_lp_pwr_e_req;
  input dfi_14_lp_sr_e_req;
  input dfi_14_lp_pwr_x_req;
  input dfi_14_aw_tx_indx_ld;
  input dfi_14_dw_tx_indx_ld;
  input dfi_14_dw_rx_indx_ld;
  input dfi_14_ctrlupd_ack;
  input dfi_14_phyupd_req;
  input [7:0]dfi_14_dw_wrdata_dqs_p0;
  input [7:0]dfi_14_dw_wrdata_dqs_p1;
  input dfi_15_clk;
  input dfi_15_rst_n;
  input dfi_15_init_start;
  input [1:0]dfi_15_aw_ck_p0;
  input [1:0]dfi_15_aw_cke_p0;
  input [11:0]dfi_15_aw_row_p0;
  input [15:0]dfi_15_aw_col_p0;
  input [255:0]dfi_15_dw_wrdata_p0;
  input [31:0]dfi_15_dw_wrdata_mask_p0;
  input [31:0]dfi_15_dw_wrdata_dbi_p0;
  input [7:0]dfi_15_dw_wrdata_par_p0;
  input [7:0]dfi_15_dw_wrdata_dq_en_p0;
  input [7:0]dfi_15_dw_wrdata_par_en_p0;
  input [1:0]dfi_15_aw_ck_p1;
  input [1:0]dfi_15_aw_cke_p1;
  input [11:0]dfi_15_aw_row_p1;
  input [15:0]dfi_15_aw_col_p1;
  input [255:0]dfi_15_dw_wrdata_p1;
  input [31:0]dfi_15_dw_wrdata_mask_p1;
  input [31:0]dfi_15_dw_wrdata_dbi_p1;
  input [7:0]dfi_15_dw_wrdata_par_p1;
  input [7:0]dfi_15_dw_wrdata_dq_en_p1;
  input [7:0]dfi_15_dw_wrdata_par_en_p1;
  input dfi_15_aw_ck_dis;
  input dfi_15_lp_pwr_e_req;
  input dfi_15_lp_sr_e_req;
  input dfi_15_lp_pwr_x_req;
  input dfi_15_aw_tx_indx_ld;
  input dfi_15_dw_tx_indx_ld;
  input dfi_15_dw_rx_indx_ld;
  input dfi_15_ctrlupd_ack;
  input dfi_15_phyupd_req;
  input [7:0]dfi_15_dw_wrdata_dqs_p0;
  input [7:0]dfi_15_dw_wrdata_dqs_p1;
  input [31:0]APB_0_PWDATA;
  input [21:0]APB_0_PADDR;
  input APB_0_PCLK;
  input APB_0_PENABLE;
  input APB_0_PRESET_N;
  input APB_0_PSEL;
  input APB_0_PWRITE;
  input [31:0]APB_1_PWDATA;
  input [21:0]APB_1_PADDR;
  input APB_1_PCLK;
  input APB_1_PENABLE;
  input APB_1_PRESET_N;
  input APB_1_PSEL;
  input APB_1_PWRITE;
  output AXI_00_ARREADY;
  output AXI_00_AWREADY;
  output [31:0]AXI_00_RDATA_PARITY;
  output [255:0]AXI_00_RDATA;
  output [5:0]AXI_00_RID;
  output AXI_00_RLAST;
  output [1:0]AXI_00_RRESP;
  output AXI_00_RVALID;
  output AXI_00_WREADY;
  output [5:0]AXI_00_BID;
  output [1:0]AXI_00_BRESP;
  output AXI_00_BVALID;
  output AXI_01_ARREADY;
  output AXI_01_AWREADY;
  output [31:0]AXI_01_RDATA_PARITY;
  output [255:0]AXI_01_RDATA;
  output [5:0]AXI_01_RID;
  output AXI_01_RLAST;
  output [1:0]AXI_01_RRESP;
  output AXI_01_RVALID;
  output AXI_01_WREADY;
  output [5:0]AXI_01_BID;
  output [1:0]AXI_01_BRESP;
  output AXI_01_BVALID;
  output AXI_02_ARREADY;
  output AXI_02_AWREADY;
  output [31:0]AXI_02_RDATA_PARITY;
  output [255:0]AXI_02_RDATA;
  output [5:0]AXI_02_RID;
  output AXI_02_RLAST;
  output [1:0]AXI_02_RRESP;
  output AXI_02_RVALID;
  output AXI_02_WREADY;
  output [5:0]AXI_02_BID;
  output [1:0]AXI_02_BRESP;
  output AXI_02_BVALID;
  output AXI_03_ARREADY;
  output AXI_03_AWREADY;
  output [31:0]AXI_03_RDATA_PARITY;
  output [255:0]AXI_03_RDATA;
  output [5:0]AXI_03_RID;
  output AXI_03_RLAST;
  output [1:0]AXI_03_RRESP;
  output AXI_03_RVALID;
  output AXI_03_WREADY;
  output [5:0]AXI_03_BID;
  output [1:0]AXI_03_BRESP;
  output AXI_03_BVALID;
  output AXI_04_ARREADY;
  output AXI_04_AWREADY;
  output [31:0]AXI_04_RDATA_PARITY;
  output [255:0]AXI_04_RDATA;
  output [5:0]AXI_04_RID;
  output AXI_04_RLAST;
  output [1:0]AXI_04_RRESP;
  output AXI_04_RVALID;
  output AXI_04_WREADY;
  output [5:0]AXI_04_BID;
  output [1:0]AXI_04_BRESP;
  output AXI_04_BVALID;
  output AXI_05_ARREADY;
  output AXI_05_AWREADY;
  output [31:0]AXI_05_RDATA_PARITY;
  output [255:0]AXI_05_RDATA;
  output [5:0]AXI_05_RID;
  output AXI_05_RLAST;
  output [1:0]AXI_05_RRESP;
  output AXI_05_RVALID;
  output AXI_05_WREADY;
  output [5:0]AXI_05_BID;
  output [1:0]AXI_05_BRESP;
  output AXI_05_BVALID;
  output AXI_06_ARREADY;
  output AXI_06_AWREADY;
  output [31:0]AXI_06_RDATA_PARITY;
  output [255:0]AXI_06_RDATA;
  output [5:0]AXI_06_RID;
  output AXI_06_RLAST;
  output [1:0]AXI_06_RRESP;
  output AXI_06_RVALID;
  output AXI_06_WREADY;
  output [5:0]AXI_06_BID;
  output [1:0]AXI_06_BRESP;
  output AXI_06_BVALID;
  output AXI_07_ARREADY;
  output AXI_07_AWREADY;
  output [31:0]AXI_07_RDATA_PARITY;
  output [255:0]AXI_07_RDATA;
  output [5:0]AXI_07_RID;
  output AXI_07_RLAST;
  output [1:0]AXI_07_RRESP;
  output AXI_07_RVALID;
  output AXI_07_WREADY;
  output [5:0]AXI_07_BID;
  output [1:0]AXI_07_BRESP;
  output AXI_07_BVALID;
  output AXI_08_ARREADY;
  output AXI_08_AWREADY;
  output [31:0]AXI_08_RDATA_PARITY;
  output [255:0]AXI_08_RDATA;
  output [5:0]AXI_08_RID;
  output AXI_08_RLAST;
  output [1:0]AXI_08_RRESP;
  output AXI_08_RVALID;
  output AXI_08_WREADY;
  output [5:0]AXI_08_BID;
  output [1:0]AXI_08_BRESP;
  output AXI_08_BVALID;
  output AXI_09_ARREADY;
  output AXI_09_AWREADY;
  output [31:0]AXI_09_RDATA_PARITY;
  output [255:0]AXI_09_RDATA;
  output [5:0]AXI_09_RID;
  output AXI_09_RLAST;
  output [1:0]AXI_09_RRESP;
  output AXI_09_RVALID;
  output AXI_09_WREADY;
  output [5:0]AXI_09_BID;
  output [1:0]AXI_09_BRESP;
  output AXI_09_BVALID;
  output AXI_10_ARREADY;
  output AXI_10_AWREADY;
  output [31:0]AXI_10_RDATA_PARITY;
  output [255:0]AXI_10_RDATA;
  output [5:0]AXI_10_RID;
  output AXI_10_RLAST;
  output [1:0]AXI_10_RRESP;
  output AXI_10_RVALID;
  output AXI_10_WREADY;
  output [5:0]AXI_10_BID;
  output [1:0]AXI_10_BRESP;
  output AXI_10_BVALID;
  output AXI_11_ARREADY;
  output AXI_11_AWREADY;
  output [31:0]AXI_11_RDATA_PARITY;
  output [255:0]AXI_11_RDATA;
  output [5:0]AXI_11_RID;
  output AXI_11_RLAST;
  output [1:0]AXI_11_RRESP;
  output AXI_11_RVALID;
  output AXI_11_WREADY;
  output [5:0]AXI_11_BID;
  output [1:0]AXI_11_BRESP;
  output AXI_11_BVALID;
  output AXI_12_ARREADY;
  output AXI_12_AWREADY;
  output [31:0]AXI_12_RDATA_PARITY;
  output [255:0]AXI_12_RDATA;
  output [5:0]AXI_12_RID;
  output AXI_12_RLAST;
  output [1:0]AXI_12_RRESP;
  output AXI_12_RVALID;
  output AXI_12_WREADY;
  output [5:0]AXI_12_BID;
  output [1:0]AXI_12_BRESP;
  output AXI_12_BVALID;
  output AXI_13_ARREADY;
  output AXI_13_AWREADY;
  output [31:0]AXI_13_RDATA_PARITY;
  output [255:0]AXI_13_RDATA;
  output [5:0]AXI_13_RID;
  output AXI_13_RLAST;
  output [1:0]AXI_13_RRESP;
  output AXI_13_RVALID;
  output AXI_13_WREADY;
  output [5:0]AXI_13_BID;
  output [1:0]AXI_13_BRESP;
  output AXI_13_BVALID;
  output AXI_14_ARREADY;
  output AXI_14_AWREADY;
  output [31:0]AXI_14_RDATA_PARITY;
  output [255:0]AXI_14_RDATA;
  output [5:0]AXI_14_RID;
  output AXI_14_RLAST;
  output [1:0]AXI_14_RRESP;
  output AXI_14_RVALID;
  output AXI_14_WREADY;
  output [5:0]AXI_14_BID;
  output [1:0]AXI_14_BRESP;
  output AXI_14_BVALID;
  output AXI_15_ARREADY;
  output AXI_15_AWREADY;
  output [31:0]AXI_15_RDATA_PARITY;
  output [255:0]AXI_15_RDATA;
  output [5:0]AXI_15_RID;
  output AXI_15_RLAST;
  output [1:0]AXI_15_RRESP;
  output AXI_15_RVALID;
  output AXI_15_WREADY;
  output [5:0]AXI_15_BID;
  output [1:0]AXI_15_BRESP;
  output AXI_15_BVALID;
  output AXI_16_ARREADY;
  output AXI_16_AWREADY;
  output [31:0]AXI_16_RDATA_PARITY;
  output [255:0]AXI_16_RDATA;
  output [5:0]AXI_16_RID;
  output AXI_16_RLAST;
  output [1:0]AXI_16_RRESP;
  output AXI_16_RVALID;
  output AXI_16_WREADY;
  output [5:0]AXI_16_BID;
  output [1:0]AXI_16_BRESP;
  output AXI_16_BVALID;
  output AXI_17_ARREADY;
  output AXI_17_AWREADY;
  output [31:0]AXI_17_RDATA_PARITY;
  output [255:0]AXI_17_RDATA;
  output [5:0]AXI_17_RID;
  output AXI_17_RLAST;
  output [1:0]AXI_17_RRESP;
  output AXI_17_RVALID;
  output AXI_17_WREADY;
  output [5:0]AXI_17_BID;
  output [1:0]AXI_17_BRESP;
  output AXI_17_BVALID;
  output AXI_18_ARREADY;
  output AXI_18_AWREADY;
  output [31:0]AXI_18_RDATA_PARITY;
  output [255:0]AXI_18_RDATA;
  output [5:0]AXI_18_RID;
  output AXI_18_RLAST;
  output [1:0]AXI_18_RRESP;
  output AXI_18_RVALID;
  output AXI_18_WREADY;
  output [5:0]AXI_18_BID;
  output [1:0]AXI_18_BRESP;
  output AXI_18_BVALID;
  output AXI_19_ARREADY;
  output AXI_19_AWREADY;
  output [31:0]AXI_19_RDATA_PARITY;
  output [255:0]AXI_19_RDATA;
  output [5:0]AXI_19_RID;
  output AXI_19_RLAST;
  output [1:0]AXI_19_RRESP;
  output AXI_19_RVALID;
  output AXI_19_WREADY;
  output [5:0]AXI_19_BID;
  output [1:0]AXI_19_BRESP;
  output AXI_19_BVALID;
  output AXI_20_ARREADY;
  output AXI_20_AWREADY;
  output [31:0]AXI_20_RDATA_PARITY;
  output [255:0]AXI_20_RDATA;
  output [5:0]AXI_20_RID;
  output AXI_20_RLAST;
  output [1:0]AXI_20_RRESP;
  output AXI_20_RVALID;
  output AXI_20_WREADY;
  output [5:0]AXI_20_BID;
  output [1:0]AXI_20_BRESP;
  output AXI_20_BVALID;
  output AXI_21_ARREADY;
  output AXI_21_AWREADY;
  output [31:0]AXI_21_RDATA_PARITY;
  output [255:0]AXI_21_RDATA;
  output [5:0]AXI_21_RID;
  output AXI_21_RLAST;
  output [1:0]AXI_21_RRESP;
  output AXI_21_RVALID;
  output AXI_21_WREADY;
  output [5:0]AXI_21_BID;
  output [1:0]AXI_21_BRESP;
  output AXI_21_BVALID;
  output AXI_22_ARREADY;
  output AXI_22_AWREADY;
  output [31:0]AXI_22_RDATA_PARITY;
  output [255:0]AXI_22_RDATA;
  output [5:0]AXI_22_RID;
  output AXI_22_RLAST;
  output [1:0]AXI_22_RRESP;
  output AXI_22_RVALID;
  output AXI_22_WREADY;
  output [5:0]AXI_22_BID;
  output [1:0]AXI_22_BRESP;
  output AXI_22_BVALID;
  output AXI_23_ARREADY;
  output AXI_23_AWREADY;
  output [31:0]AXI_23_RDATA_PARITY;
  output [255:0]AXI_23_RDATA;
  output [5:0]AXI_23_RID;
  output AXI_23_RLAST;
  output [1:0]AXI_23_RRESP;
  output AXI_23_RVALID;
  output AXI_23_WREADY;
  output [5:0]AXI_23_BID;
  output [1:0]AXI_23_BRESP;
  output AXI_23_BVALID;
  output AXI_24_ARREADY;
  output AXI_24_AWREADY;
  output [31:0]AXI_24_RDATA_PARITY;
  output [255:0]AXI_24_RDATA;
  output [5:0]AXI_24_RID;
  output AXI_24_RLAST;
  output [1:0]AXI_24_RRESP;
  output AXI_24_RVALID;
  output AXI_24_WREADY;
  output [5:0]AXI_24_BID;
  output [1:0]AXI_24_BRESP;
  output AXI_24_BVALID;
  output AXI_25_ARREADY;
  output AXI_25_AWREADY;
  output [31:0]AXI_25_RDATA_PARITY;
  output [255:0]AXI_25_RDATA;
  output [5:0]AXI_25_RID;
  output AXI_25_RLAST;
  output [1:0]AXI_25_RRESP;
  output AXI_25_RVALID;
  output AXI_25_WREADY;
  output [5:0]AXI_25_BID;
  output [1:0]AXI_25_BRESP;
  output AXI_25_BVALID;
  output AXI_26_ARREADY;
  output AXI_26_AWREADY;
  output [31:0]AXI_26_RDATA_PARITY;
  output [255:0]AXI_26_RDATA;
  output [5:0]AXI_26_RID;
  output AXI_26_RLAST;
  output [1:0]AXI_26_RRESP;
  output AXI_26_RVALID;
  output AXI_26_WREADY;
  output [5:0]AXI_26_BID;
  output [1:0]AXI_26_BRESP;
  output AXI_26_BVALID;
  output AXI_27_ARREADY;
  output AXI_27_AWREADY;
  output [31:0]AXI_27_RDATA_PARITY;
  output [255:0]AXI_27_RDATA;
  output [5:0]AXI_27_RID;
  output AXI_27_RLAST;
  output [1:0]AXI_27_RRESP;
  output AXI_27_RVALID;
  output AXI_27_WREADY;
  output [5:0]AXI_27_BID;
  output [1:0]AXI_27_BRESP;
  output AXI_27_BVALID;
  output AXI_28_ARREADY;
  output AXI_28_AWREADY;
  output [31:0]AXI_28_RDATA_PARITY;
  output [255:0]AXI_28_RDATA;
  output [5:0]AXI_28_RID;
  output AXI_28_RLAST;
  output [1:0]AXI_28_RRESP;
  output AXI_28_RVALID;
  output AXI_28_WREADY;
  output [5:0]AXI_28_BID;
  output [1:0]AXI_28_BRESP;
  output AXI_28_BVALID;
  output AXI_29_ARREADY;
  output AXI_29_AWREADY;
  output [31:0]AXI_29_RDATA_PARITY;
  output [255:0]AXI_29_RDATA;
  output [5:0]AXI_29_RID;
  output AXI_29_RLAST;
  output [1:0]AXI_29_RRESP;
  output AXI_29_RVALID;
  output AXI_29_WREADY;
  output [5:0]AXI_29_BID;
  output [1:0]AXI_29_BRESP;
  output AXI_29_BVALID;
  output AXI_30_ARREADY;
  output AXI_30_AWREADY;
  output [31:0]AXI_30_RDATA_PARITY;
  output [255:0]AXI_30_RDATA;
  output [5:0]AXI_30_RID;
  output AXI_30_RLAST;
  output [1:0]AXI_30_RRESP;
  output AXI_30_RVALID;
  output AXI_30_WREADY;
  output [5:0]AXI_30_BID;
  output [1:0]AXI_30_BRESP;
  output AXI_30_BVALID;
  output AXI_31_ARREADY;
  output AXI_31_AWREADY;
  output [31:0]AXI_31_RDATA_PARITY;
  output [255:0]AXI_31_RDATA;
  output [5:0]AXI_31_RID;
  output AXI_31_RLAST;
  output [1:0]AXI_31_RRESP;
  output AXI_31_RVALID;
  output AXI_31_WREADY;
  output [5:0]AXI_31_BID;
  output [1:0]AXI_31_BRESP;
  output AXI_31_BVALID;
  output [255:0]dfi_0_dw_rddata_p0;
  output [31:0]dfi_0_dw_rddata_dm_p0;
  output [31:0]dfi_0_dw_rddata_dbi_p0;
  output [7:0]dfi_0_dw_rddata_par_p0;
  output [255:0]dfi_0_dw_rddata_p1;
  output [31:0]dfi_0_dw_rddata_dm_p1;
  output [31:0]dfi_0_dw_rddata_dbi_p1;
  output [7:0]dfi_0_dw_rddata_par_p1;
  output [15:0]dfi_0_dbi_byte_disable;
  output [3:0]dfi_0_dw_rddata_valid;
  output [7:0]dfi_0_dw_derr_n;
  output [1:0]dfi_0_aw_aerr_n;
  output dfi_0_ctrlupd_req;
  output dfi_0_phyupd_ack;
  output dfi_0_clk_init;
  output dfi_0_init_complete;
  output dfi_0_out_rst_n;
  output [255:0]dfi_1_dw_rddata_p0;
  output [31:0]dfi_1_dw_rddata_dm_p0;
  output [31:0]dfi_1_dw_rddata_dbi_p0;
  output [7:0]dfi_1_dw_rddata_par_p0;
  output [255:0]dfi_1_dw_rddata_p1;
  output [31:0]dfi_1_dw_rddata_dm_p1;
  output [31:0]dfi_1_dw_rddata_dbi_p1;
  output [7:0]dfi_1_dw_rddata_par_p1;
  output [15:0]dfi_1_dbi_byte_disable;
  output [3:0]dfi_1_dw_rddata_valid;
  output [7:0]dfi_1_dw_derr_n;
  output [1:0]dfi_1_aw_aerr_n;
  output dfi_1_ctrlupd_req;
  output dfi_1_phyupd_ack;
  output dfi_1_clk_init;
  output dfi_1_init_complete;
  output dfi_1_out_rst_n;
  output [255:0]dfi_2_dw_rddata_p0;
  output [31:0]dfi_2_dw_rddata_dm_p0;
  output [31:0]dfi_2_dw_rddata_dbi_p0;
  output [7:0]dfi_2_dw_rddata_par_p0;
  output [255:0]dfi_2_dw_rddata_p1;
  output [31:0]dfi_2_dw_rddata_dm_p1;
  output [31:0]dfi_2_dw_rddata_dbi_p1;
  output [7:0]dfi_2_dw_rddata_par_p1;
  output [15:0]dfi_2_dbi_byte_disable;
  output [3:0]dfi_2_dw_rddata_valid;
  output [7:0]dfi_2_dw_derr_n;
  output [1:0]dfi_2_aw_aerr_n;
  output dfi_2_ctrlupd_req;
  output dfi_2_phyupd_ack;
  output dfi_2_clk_init;
  output dfi_2_init_complete;
  output dfi_2_out_rst_n;
  output [255:0]dfi_3_dw_rddata_p0;
  output [31:0]dfi_3_dw_rddata_dm_p0;
  output [31:0]dfi_3_dw_rddata_dbi_p0;
  output [7:0]dfi_3_dw_rddata_par_p0;
  output [255:0]dfi_3_dw_rddata_p1;
  output [31:0]dfi_3_dw_rddata_dm_p1;
  output [31:0]dfi_3_dw_rddata_dbi_p1;
  output [7:0]dfi_3_dw_rddata_par_p1;
  output [15:0]dfi_3_dbi_byte_disable;
  output [3:0]dfi_3_dw_rddata_valid;
  output [7:0]dfi_3_dw_derr_n;
  output [1:0]dfi_3_aw_aerr_n;
  output dfi_3_ctrlupd_req;
  output dfi_3_phyupd_ack;
  output dfi_3_clk_init;
  output dfi_3_init_complete;
  output dfi_3_out_rst_n;
  output [255:0]dfi_4_dw_rddata_p0;
  output [31:0]dfi_4_dw_rddata_dm_p0;
  output [31:0]dfi_4_dw_rddata_dbi_p0;
  output [7:0]dfi_4_dw_rddata_par_p0;
  output [255:0]dfi_4_dw_rddata_p1;
  output [31:0]dfi_4_dw_rddata_dm_p1;
  output [31:0]dfi_4_dw_rddata_dbi_p1;
  output [7:0]dfi_4_dw_rddata_par_p1;
  output [15:0]dfi_4_dbi_byte_disable;
  output [3:0]dfi_4_dw_rddata_valid;
  output [7:0]dfi_4_dw_derr_n;
  output [1:0]dfi_4_aw_aerr_n;
  output dfi_4_ctrlupd_req;
  output dfi_4_phyupd_ack;
  output dfi_4_clk_init;
  output dfi_4_init_complete;
  output dfi_4_out_rst_n;
  output [255:0]dfi_5_dw_rddata_p0;
  output [31:0]dfi_5_dw_rddata_dm_p0;
  output [31:0]dfi_5_dw_rddata_dbi_p0;
  output [7:0]dfi_5_dw_rddata_par_p0;
  output [255:0]dfi_5_dw_rddata_p1;
  output [31:0]dfi_5_dw_rddata_dm_p1;
  output [31:0]dfi_5_dw_rddata_dbi_p1;
  output [7:0]dfi_5_dw_rddata_par_p1;
  output [15:0]dfi_5_dbi_byte_disable;
  output [3:0]dfi_5_dw_rddata_valid;
  output [7:0]dfi_5_dw_derr_n;
  output [1:0]dfi_5_aw_aerr_n;
  output dfi_5_ctrlupd_req;
  output dfi_5_phyupd_ack;
  output dfi_5_clk_init;
  output dfi_5_init_complete;
  output dfi_5_out_rst_n;
  output [255:0]dfi_6_dw_rddata_p0;
  output [31:0]dfi_6_dw_rddata_dm_p0;
  output [31:0]dfi_6_dw_rddata_dbi_p0;
  output [7:0]dfi_6_dw_rddata_par_p0;
  output [255:0]dfi_6_dw_rddata_p1;
  output [31:0]dfi_6_dw_rddata_dm_p1;
  output [31:0]dfi_6_dw_rddata_dbi_p1;
  output [7:0]dfi_6_dw_rddata_par_p1;
  output [15:0]dfi_6_dbi_byte_disable;
  output [3:0]dfi_6_dw_rddata_valid;
  output [7:0]dfi_6_dw_derr_n;
  output [1:0]dfi_6_aw_aerr_n;
  output dfi_6_ctrlupd_req;
  output dfi_6_phyupd_ack;
  output dfi_6_clk_init;
  output dfi_6_init_complete;
  output dfi_6_out_rst_n;
  output [255:0]dfi_7_dw_rddata_p0;
  output [31:0]dfi_7_dw_rddata_dm_p0;
  output [31:0]dfi_7_dw_rddata_dbi_p0;
  output [7:0]dfi_7_dw_rddata_par_p0;
  output [255:0]dfi_7_dw_rddata_p1;
  output [31:0]dfi_7_dw_rddata_dm_p1;
  output [31:0]dfi_7_dw_rddata_dbi_p1;
  output [7:0]dfi_7_dw_rddata_par_p1;
  output [15:0]dfi_7_dbi_byte_disable;
  output [3:0]dfi_7_dw_rddata_valid;
  output [7:0]dfi_7_dw_derr_n;
  output [1:0]dfi_7_aw_aerr_n;
  output dfi_7_ctrlupd_req;
  output dfi_7_phyupd_ack;
  output dfi_7_clk_init;
  output dfi_7_init_complete;
  output dfi_7_out_rst_n;
  output [255:0]dfi_8_dw_rddata_p0;
  output [31:0]dfi_8_dw_rddata_dm_p0;
  output [31:0]dfi_8_dw_rddata_dbi_p0;
  output [7:0]dfi_8_dw_rddata_par_p0;
  output [255:0]dfi_8_dw_rddata_p1;
  output [31:0]dfi_8_dw_rddata_dm_p1;
  output [31:0]dfi_8_dw_rddata_dbi_p1;
  output [7:0]dfi_8_dw_rddata_par_p1;
  output [15:0]dfi_8_dbi_byte_disable;
  output [3:0]dfi_8_dw_rddata_valid;
  output [7:0]dfi_8_dw_derr_n;
  output [1:0]dfi_8_aw_aerr_n;
  output dfi_8_ctrlupd_req;
  output dfi_8_phyupd_ack;
  output dfi_8_clk_init;
  output dfi_8_init_complete;
  output dfi_8_out_rst_n;
  output [255:0]dfi_9_dw_rddata_p0;
  output [31:0]dfi_9_dw_rddata_dm_p0;
  output [31:0]dfi_9_dw_rddata_dbi_p0;
  output [7:0]dfi_9_dw_rddata_par_p0;
  output [255:0]dfi_9_dw_rddata_p1;
  output [31:0]dfi_9_dw_rddata_dm_p1;
  output [31:0]dfi_9_dw_rddata_dbi_p1;
  output [7:0]dfi_9_dw_rddata_par_p1;
  output [15:0]dfi_9_dbi_byte_disable;
  output [3:0]dfi_9_dw_rddata_valid;
  output [7:0]dfi_9_dw_derr_n;
  output [1:0]dfi_9_aw_aerr_n;
  output dfi_9_ctrlupd_req;
  output dfi_9_phyupd_ack;
  output dfi_9_clk_init;
  output dfi_9_init_complete;
  output dfi_9_out_rst_n;
  output [255:0]dfi_10_dw_rddata_p0;
  output [31:0]dfi_10_dw_rddata_dm_p0;
  output [31:0]dfi_10_dw_rddata_dbi_p0;
  output [7:0]dfi_10_dw_rddata_par_p0;
  output [255:0]dfi_10_dw_rddata_p1;
  output [31:0]dfi_10_dw_rddata_dm_p1;
  output [31:0]dfi_10_dw_rddata_dbi_p1;
  output [7:0]dfi_10_dw_rddata_par_p1;
  output [15:0]dfi_10_dbi_byte_disable;
  output [3:0]dfi_10_dw_rddata_valid;
  output [7:0]dfi_10_dw_derr_n;
  output [1:0]dfi_10_aw_aerr_n;
  output dfi_10_ctrlupd_req;
  output dfi_10_phyupd_ack;
  output dfi_10_clk_init;
  output dfi_10_init_complete;
  output dfi_10_out_rst_n;
  output [255:0]dfi_11_dw_rddata_p0;
  output [31:0]dfi_11_dw_rddata_dm_p0;
  output [31:0]dfi_11_dw_rddata_dbi_p0;
  output [7:0]dfi_11_dw_rddata_par_p0;
  output [255:0]dfi_11_dw_rddata_p1;
  output [31:0]dfi_11_dw_rddata_dm_p1;
  output [31:0]dfi_11_dw_rddata_dbi_p1;
  output [7:0]dfi_11_dw_rddata_par_p1;
  output [15:0]dfi_11_dbi_byte_disable;
  output [3:0]dfi_11_dw_rddata_valid;
  output [7:0]dfi_11_dw_derr_n;
  output [1:0]dfi_11_aw_aerr_n;
  output dfi_11_ctrlupd_req;
  output dfi_11_phyupd_ack;
  output dfi_11_clk_init;
  output dfi_11_init_complete;
  output dfi_11_out_rst_n;
  output [255:0]dfi_12_dw_rddata_p0;
  output [31:0]dfi_12_dw_rddata_dm_p0;
  output [31:0]dfi_12_dw_rddata_dbi_p0;
  output [7:0]dfi_12_dw_rddata_par_p0;
  output [255:0]dfi_12_dw_rddata_p1;
  output [31:0]dfi_12_dw_rddata_dm_p1;
  output [31:0]dfi_12_dw_rddata_dbi_p1;
  output [7:0]dfi_12_dw_rddata_par_p1;
  output [15:0]dfi_12_dbi_byte_disable;
  output [3:0]dfi_12_dw_rddata_valid;
  output [7:0]dfi_12_dw_derr_n;
  output [1:0]dfi_12_aw_aerr_n;
  output dfi_12_ctrlupd_req;
  output dfi_12_phyupd_ack;
  output dfi_12_clk_init;
  output dfi_12_init_complete;
  output dfi_12_out_rst_n;
  output [255:0]dfi_13_dw_rddata_p0;
  output [31:0]dfi_13_dw_rddata_dm_p0;
  output [31:0]dfi_13_dw_rddata_dbi_p0;
  output [7:0]dfi_13_dw_rddata_par_p0;
  output [255:0]dfi_13_dw_rddata_p1;
  output [31:0]dfi_13_dw_rddata_dm_p1;
  output [31:0]dfi_13_dw_rddata_dbi_p1;
  output [7:0]dfi_13_dw_rddata_par_p1;
  output [15:0]dfi_13_dbi_byte_disable;
  output [3:0]dfi_13_dw_rddata_valid;
  output [7:0]dfi_13_dw_derr_n;
  output [1:0]dfi_13_aw_aerr_n;
  output dfi_13_ctrlupd_req;
  output dfi_13_phyupd_ack;
  output dfi_13_clk_init;
  output dfi_13_init_complete;
  output dfi_13_out_rst_n;
  output [255:0]dfi_14_dw_rddata_p0;
  output [31:0]dfi_14_dw_rddata_dm_p0;
  output [31:0]dfi_14_dw_rddata_dbi_p0;
  output [7:0]dfi_14_dw_rddata_par_p0;
  output [255:0]dfi_14_dw_rddata_p1;
  output [31:0]dfi_14_dw_rddata_dm_p1;
  output [31:0]dfi_14_dw_rddata_dbi_p1;
  output [7:0]dfi_14_dw_rddata_par_p1;
  output [15:0]dfi_14_dbi_byte_disable;
  output [3:0]dfi_14_dw_rddata_valid;
  output [7:0]dfi_14_dw_derr_n;
  output [1:0]dfi_14_aw_aerr_n;
  output dfi_14_ctrlupd_req;
  output dfi_14_phyupd_ack;
  output dfi_14_clk_init;
  output dfi_14_init_complete;
  output dfi_14_out_rst_n;
  output [255:0]dfi_15_dw_rddata_p0;
  output [31:0]dfi_15_dw_rddata_dm_p0;
  output [31:0]dfi_15_dw_rddata_dbi_p0;
  output [7:0]dfi_15_dw_rddata_par_p0;
  output [255:0]dfi_15_dw_rddata_p1;
  output [31:0]dfi_15_dw_rddata_dm_p1;
  output [31:0]dfi_15_dw_rddata_dbi_p1;
  output [7:0]dfi_15_dw_rddata_par_p1;
  output [15:0]dfi_15_dbi_byte_disable;
  output [3:0]dfi_15_dw_rddata_valid;
  output [7:0]dfi_15_dw_derr_n;
  output [1:0]dfi_15_aw_aerr_n;
  output dfi_15_ctrlupd_req;
  output dfi_15_phyupd_ack;
  output dfi_15_clk_init;
  output dfi_15_init_complete;
  output dfi_15_out_rst_n;
  output [31:0]APB_0_PRDATA;
  output APB_0_PREADY;
  output APB_0_PSLVERR;
  output [31:0]APB_1_PRDATA;
  output APB_1_PREADY;
  output APB_1_PSLVERR;
  output apb_complete_0;
  output apb_complete_1;
  (* dont_touch = "true" *) input [36:0]sl_iport0;
  (* dont_touch = "true" *) output [16:0]sl_oport0;
  (* dont_touch = "true" *) input [36:0]sl_iport1;
  (* dont_touch = "true" *) output [16:0]sl_oport1;
  output DRAM_0_STAT_CATTRIP;
  output [6:0]DRAM_0_STAT_TEMP;
  output DRAM_1_STAT_CATTRIP;
  output [6:0]DRAM_1_STAT_TEMP;

  wire \<const0> ;
  wire [21:0]APB_0_PADDR;
  wire APB_0_PCLK;
  wire APB_0_PENABLE;
  wire [31:0]APB_0_PRDATA;
  wire APB_0_PREADY;
  wire APB_0_PRESET_N;
  wire APB_0_PSEL;
  wire APB_0_PSLVERR;
  wire [31:0]APB_0_PWDATA;
  wire APB_0_PWRITE;
  wire [21:0]APB_1_PADDR;
  wire APB_1_PCLK;
  wire APB_1_PENABLE;
  wire [31:0]APB_1_PRDATA;
  wire APB_1_PREADY;
  wire APB_1_PRESET_N;
  wire APB_1_PSEL;
  wire APB_1_PSLVERR;
  wire [31:0]APB_1_PWDATA;
  wire APB_1_PWRITE;
  wire AXI_00_ACLK;
  wire [32:0]AXI_00_ARADDR;
  wire [1:0]AXI_00_ARBURST;
  wire AXI_00_ARESET_N;
  wire [5:0]AXI_00_ARID;
  wire [3:0]AXI_00_ARLEN;
  wire AXI_00_ARREADY;
  wire [2:0]AXI_00_ARSIZE;
  wire AXI_00_ARVALID;
  wire [32:0]AXI_00_AWADDR;
  wire [1:0]AXI_00_AWBURST;
  wire [5:0]AXI_00_AWID;
  wire [3:0]AXI_00_AWLEN;
  wire AXI_00_AWREADY;
  wire [2:0]AXI_00_AWSIZE;
  wire AXI_00_AWVALID;
  wire [5:0]AXI_00_BID;
  wire AXI_00_BREADY;
  wire [1:0]AXI_00_BRESP;
  wire AXI_00_BVALID;
  wire [255:0]AXI_00_RDATA;
  wire [31:0]AXI_00_RDATA_PARITY;
  wire [5:0]AXI_00_RID;
  wire AXI_00_RLAST;
  wire AXI_00_RREADY;
  wire [1:0]AXI_00_RRESP;
  wire AXI_00_RVALID;
  wire [255:0]AXI_00_WDATA;
  wire [31:0]AXI_00_WDATA_PARITY;
  wire AXI_00_WLAST;
  wire AXI_00_WREADY;
  wire [31:0]AXI_00_WSTRB;
  wire AXI_00_WVALID;
  wire AXI_01_ACLK;
  wire [32:0]AXI_01_ARADDR;
  wire [1:0]AXI_01_ARBURST;
  wire AXI_01_ARESET_N;
  wire [5:0]AXI_01_ARID;
  wire [3:0]AXI_01_ARLEN;
  wire AXI_01_ARREADY;
  wire [2:0]AXI_01_ARSIZE;
  wire AXI_01_ARVALID;
  wire [32:0]AXI_01_AWADDR;
  wire [1:0]AXI_01_AWBURST;
  wire [5:0]AXI_01_AWID;
  wire [3:0]AXI_01_AWLEN;
  wire AXI_01_AWREADY;
  wire [2:0]AXI_01_AWSIZE;
  wire AXI_01_AWVALID;
  wire [5:0]AXI_01_BID;
  wire AXI_01_BREADY;
  wire [1:0]AXI_01_BRESP;
  wire AXI_01_BVALID;
  wire [255:0]AXI_01_RDATA;
  wire [31:0]AXI_01_RDATA_PARITY;
  wire [5:0]AXI_01_RID;
  wire AXI_01_RLAST;
  wire AXI_01_RREADY;
  wire [1:0]AXI_01_RRESP;
  wire AXI_01_RVALID;
  wire [255:0]AXI_01_WDATA;
  wire [31:0]AXI_01_WDATA_PARITY;
  wire AXI_01_WLAST;
  wire AXI_01_WREADY;
  wire [31:0]AXI_01_WSTRB;
  wire AXI_01_WVALID;
  wire AXI_02_ACLK;
  wire [32:0]AXI_02_ARADDR;
  wire [1:0]AXI_02_ARBURST;
  wire AXI_02_ARESET_N;
  wire [5:0]AXI_02_ARID;
  wire [3:0]AXI_02_ARLEN;
  wire AXI_02_ARREADY;
  wire [2:0]AXI_02_ARSIZE;
  wire AXI_02_ARVALID;
  wire [32:0]AXI_02_AWADDR;
  wire [1:0]AXI_02_AWBURST;
  wire [5:0]AXI_02_AWID;
  wire [3:0]AXI_02_AWLEN;
  wire AXI_02_AWREADY;
  wire [2:0]AXI_02_AWSIZE;
  wire AXI_02_AWVALID;
  wire [5:0]AXI_02_BID;
  wire AXI_02_BREADY;
  wire [1:0]AXI_02_BRESP;
  wire AXI_02_BVALID;
  wire [255:0]AXI_02_RDATA;
  wire [31:0]AXI_02_RDATA_PARITY;
  wire [5:0]AXI_02_RID;
  wire AXI_02_RLAST;
  wire AXI_02_RREADY;
  wire [1:0]AXI_02_RRESP;
  wire AXI_02_RVALID;
  wire [255:0]AXI_02_WDATA;
  wire [31:0]AXI_02_WDATA_PARITY;
  wire AXI_02_WLAST;
  wire AXI_02_WREADY;
  wire [31:0]AXI_02_WSTRB;
  wire AXI_02_WVALID;
  wire AXI_03_ACLK;
  wire [32:0]AXI_03_ARADDR;
  wire [1:0]AXI_03_ARBURST;
  wire AXI_03_ARESET_N;
  wire [5:0]AXI_03_ARID;
  wire [3:0]AXI_03_ARLEN;
  wire AXI_03_ARREADY;
  wire [2:0]AXI_03_ARSIZE;
  wire AXI_03_ARVALID;
  wire [32:0]AXI_03_AWADDR;
  wire [1:0]AXI_03_AWBURST;
  wire [5:0]AXI_03_AWID;
  wire [3:0]AXI_03_AWLEN;
  wire AXI_03_AWREADY;
  wire [2:0]AXI_03_AWSIZE;
  wire AXI_03_AWVALID;
  wire [5:0]AXI_03_BID;
  wire AXI_03_BREADY;
  wire [1:0]AXI_03_BRESP;
  wire AXI_03_BVALID;
  wire [255:0]AXI_03_RDATA;
  wire [31:0]AXI_03_RDATA_PARITY;
  wire [5:0]AXI_03_RID;
  wire AXI_03_RLAST;
  wire AXI_03_RREADY;
  wire [1:0]AXI_03_RRESP;
  wire AXI_03_RVALID;
  wire [255:0]AXI_03_WDATA;
  wire [31:0]AXI_03_WDATA_PARITY;
  wire AXI_03_WLAST;
  wire AXI_03_WREADY;
  wire [31:0]AXI_03_WSTRB;
  wire AXI_03_WVALID;
  wire AXI_04_ACLK;
  wire [32:0]AXI_04_ARADDR;
  wire [1:0]AXI_04_ARBURST;
  wire AXI_04_ARESET_N;
  wire [5:0]AXI_04_ARID;
  wire [3:0]AXI_04_ARLEN;
  wire AXI_04_ARREADY;
  wire [2:0]AXI_04_ARSIZE;
  wire AXI_04_ARVALID;
  wire [32:0]AXI_04_AWADDR;
  wire [1:0]AXI_04_AWBURST;
  wire [5:0]AXI_04_AWID;
  wire [3:0]AXI_04_AWLEN;
  wire AXI_04_AWREADY;
  wire [2:0]AXI_04_AWSIZE;
  wire AXI_04_AWVALID;
  wire [5:0]AXI_04_BID;
  wire AXI_04_BREADY;
  wire [1:0]AXI_04_BRESP;
  wire AXI_04_BVALID;
  wire [255:0]AXI_04_RDATA;
  wire [31:0]AXI_04_RDATA_PARITY;
  wire [5:0]AXI_04_RID;
  wire AXI_04_RLAST;
  wire AXI_04_RREADY;
  wire [1:0]AXI_04_RRESP;
  wire AXI_04_RVALID;
  wire [255:0]AXI_04_WDATA;
  wire [31:0]AXI_04_WDATA_PARITY;
  wire AXI_04_WLAST;
  wire AXI_04_WREADY;
  wire [31:0]AXI_04_WSTRB;
  wire AXI_04_WVALID;
  wire AXI_05_ACLK;
  wire [32:0]AXI_05_ARADDR;
  wire [1:0]AXI_05_ARBURST;
  wire AXI_05_ARESET_N;
  wire [5:0]AXI_05_ARID;
  wire [3:0]AXI_05_ARLEN;
  wire AXI_05_ARREADY;
  wire [2:0]AXI_05_ARSIZE;
  wire AXI_05_ARVALID;
  wire [32:0]AXI_05_AWADDR;
  wire [1:0]AXI_05_AWBURST;
  wire [5:0]AXI_05_AWID;
  wire [3:0]AXI_05_AWLEN;
  wire AXI_05_AWREADY;
  wire [2:0]AXI_05_AWSIZE;
  wire AXI_05_AWVALID;
  wire [5:0]AXI_05_BID;
  wire AXI_05_BREADY;
  wire [1:0]AXI_05_BRESP;
  wire AXI_05_BVALID;
  wire [255:0]AXI_05_RDATA;
  wire [31:0]AXI_05_RDATA_PARITY;
  wire [5:0]AXI_05_RID;
  wire AXI_05_RLAST;
  wire AXI_05_RREADY;
  wire [1:0]AXI_05_RRESP;
  wire AXI_05_RVALID;
  wire [255:0]AXI_05_WDATA;
  wire [31:0]AXI_05_WDATA_PARITY;
  wire AXI_05_WLAST;
  wire AXI_05_WREADY;
  wire [31:0]AXI_05_WSTRB;
  wire AXI_05_WVALID;
  wire AXI_06_ACLK;
  wire [32:0]AXI_06_ARADDR;
  wire [1:0]AXI_06_ARBURST;
  wire AXI_06_ARESET_N;
  wire [5:0]AXI_06_ARID;
  wire [3:0]AXI_06_ARLEN;
  wire AXI_06_ARREADY;
  wire [2:0]AXI_06_ARSIZE;
  wire AXI_06_ARVALID;
  wire [32:0]AXI_06_AWADDR;
  wire [1:0]AXI_06_AWBURST;
  wire [5:0]AXI_06_AWID;
  wire [3:0]AXI_06_AWLEN;
  wire AXI_06_AWREADY;
  wire [2:0]AXI_06_AWSIZE;
  wire AXI_06_AWVALID;
  wire [5:0]AXI_06_BID;
  wire AXI_06_BREADY;
  wire [1:0]AXI_06_BRESP;
  wire AXI_06_BVALID;
  wire [255:0]AXI_06_RDATA;
  wire [31:0]AXI_06_RDATA_PARITY;
  wire [5:0]AXI_06_RID;
  wire AXI_06_RLAST;
  wire AXI_06_RREADY;
  wire [1:0]AXI_06_RRESP;
  wire AXI_06_RVALID;
  wire [255:0]AXI_06_WDATA;
  wire [31:0]AXI_06_WDATA_PARITY;
  wire AXI_06_WLAST;
  wire AXI_06_WREADY;
  wire [31:0]AXI_06_WSTRB;
  wire AXI_06_WVALID;
  wire AXI_07_ACLK;
  wire [32:0]AXI_07_ARADDR;
  wire [1:0]AXI_07_ARBURST;
  wire AXI_07_ARESET_N;
  wire [5:0]AXI_07_ARID;
  wire [3:0]AXI_07_ARLEN;
  wire AXI_07_ARREADY;
  wire [2:0]AXI_07_ARSIZE;
  wire AXI_07_ARVALID;
  wire [32:0]AXI_07_AWADDR;
  wire [1:0]AXI_07_AWBURST;
  wire [5:0]AXI_07_AWID;
  wire [3:0]AXI_07_AWLEN;
  wire AXI_07_AWREADY;
  wire [2:0]AXI_07_AWSIZE;
  wire AXI_07_AWVALID;
  wire [5:0]AXI_07_BID;
  wire AXI_07_BREADY;
  wire [1:0]AXI_07_BRESP;
  wire AXI_07_BVALID;
  wire [255:0]AXI_07_RDATA;
  wire [31:0]AXI_07_RDATA_PARITY;
  wire [5:0]AXI_07_RID;
  wire AXI_07_RLAST;
  wire AXI_07_RREADY;
  wire [1:0]AXI_07_RRESP;
  wire AXI_07_RVALID;
  wire [255:0]AXI_07_WDATA;
  wire [31:0]AXI_07_WDATA_PARITY;
  wire AXI_07_WLAST;
  wire AXI_07_WREADY;
  wire [31:0]AXI_07_WSTRB;
  wire AXI_07_WVALID;
  wire AXI_08_ACLK;
  wire [32:0]AXI_08_ARADDR;
  wire [1:0]AXI_08_ARBURST;
  wire AXI_08_ARESET_N;
  wire [5:0]AXI_08_ARID;
  wire [3:0]AXI_08_ARLEN;
  wire AXI_08_ARREADY;
  wire [2:0]AXI_08_ARSIZE;
  wire AXI_08_ARVALID;
  wire [32:0]AXI_08_AWADDR;
  wire [1:0]AXI_08_AWBURST;
  wire [5:0]AXI_08_AWID;
  wire [3:0]AXI_08_AWLEN;
  wire AXI_08_AWREADY;
  wire [2:0]AXI_08_AWSIZE;
  wire AXI_08_AWVALID;
  wire [5:0]AXI_08_BID;
  wire AXI_08_BREADY;
  wire [1:0]AXI_08_BRESP;
  wire AXI_08_BVALID;
  wire [255:0]AXI_08_RDATA;
  wire [31:0]AXI_08_RDATA_PARITY;
  wire [5:0]AXI_08_RID;
  wire AXI_08_RLAST;
  wire AXI_08_RREADY;
  wire [1:0]AXI_08_RRESP;
  wire AXI_08_RVALID;
  wire [255:0]AXI_08_WDATA;
  wire [31:0]AXI_08_WDATA_PARITY;
  wire AXI_08_WLAST;
  wire AXI_08_WREADY;
  wire [31:0]AXI_08_WSTRB;
  wire AXI_08_WVALID;
  wire AXI_09_ACLK;
  wire [32:0]AXI_09_ARADDR;
  wire [1:0]AXI_09_ARBURST;
  wire AXI_09_ARESET_N;
  wire [5:0]AXI_09_ARID;
  wire [3:0]AXI_09_ARLEN;
  wire AXI_09_ARREADY;
  wire [2:0]AXI_09_ARSIZE;
  wire AXI_09_ARVALID;
  wire [32:0]AXI_09_AWADDR;
  wire [1:0]AXI_09_AWBURST;
  wire [5:0]AXI_09_AWID;
  wire [3:0]AXI_09_AWLEN;
  wire AXI_09_AWREADY;
  wire [2:0]AXI_09_AWSIZE;
  wire AXI_09_AWVALID;
  wire [5:0]AXI_09_BID;
  wire AXI_09_BREADY;
  wire [1:0]AXI_09_BRESP;
  wire AXI_09_BVALID;
  wire [255:0]AXI_09_RDATA;
  wire [31:0]AXI_09_RDATA_PARITY;
  wire [5:0]AXI_09_RID;
  wire AXI_09_RLAST;
  wire AXI_09_RREADY;
  wire [1:0]AXI_09_RRESP;
  wire AXI_09_RVALID;
  wire [255:0]AXI_09_WDATA;
  wire [31:0]AXI_09_WDATA_PARITY;
  wire AXI_09_WLAST;
  wire AXI_09_WREADY;
  wire [31:0]AXI_09_WSTRB;
  wire AXI_09_WVALID;
  wire AXI_10_ACLK;
  wire [32:0]AXI_10_ARADDR;
  wire [1:0]AXI_10_ARBURST;
  wire AXI_10_ARESET_N;
  wire [5:0]AXI_10_ARID;
  wire [3:0]AXI_10_ARLEN;
  wire AXI_10_ARREADY;
  wire [2:0]AXI_10_ARSIZE;
  wire AXI_10_ARVALID;
  wire [32:0]AXI_10_AWADDR;
  wire [1:0]AXI_10_AWBURST;
  wire [5:0]AXI_10_AWID;
  wire [3:0]AXI_10_AWLEN;
  wire AXI_10_AWREADY;
  wire [2:0]AXI_10_AWSIZE;
  wire AXI_10_AWVALID;
  wire [5:0]AXI_10_BID;
  wire AXI_10_BREADY;
  wire [1:0]AXI_10_BRESP;
  wire AXI_10_BVALID;
  wire [255:0]AXI_10_RDATA;
  wire [31:0]AXI_10_RDATA_PARITY;
  wire [5:0]AXI_10_RID;
  wire AXI_10_RLAST;
  wire AXI_10_RREADY;
  wire [1:0]AXI_10_RRESP;
  wire AXI_10_RVALID;
  wire [255:0]AXI_10_WDATA;
  wire [31:0]AXI_10_WDATA_PARITY;
  wire AXI_10_WLAST;
  wire AXI_10_WREADY;
  wire [31:0]AXI_10_WSTRB;
  wire AXI_10_WVALID;
  wire AXI_11_ACLK;
  wire [32:0]AXI_11_ARADDR;
  wire [1:0]AXI_11_ARBURST;
  wire AXI_11_ARESET_N;
  wire [5:0]AXI_11_ARID;
  wire [3:0]AXI_11_ARLEN;
  wire AXI_11_ARREADY;
  wire [2:0]AXI_11_ARSIZE;
  wire AXI_11_ARVALID;
  wire [32:0]AXI_11_AWADDR;
  wire [1:0]AXI_11_AWBURST;
  wire [5:0]AXI_11_AWID;
  wire [3:0]AXI_11_AWLEN;
  wire AXI_11_AWREADY;
  wire [2:0]AXI_11_AWSIZE;
  wire AXI_11_AWVALID;
  wire [5:0]AXI_11_BID;
  wire AXI_11_BREADY;
  wire [1:0]AXI_11_BRESP;
  wire AXI_11_BVALID;
  wire [255:0]AXI_11_RDATA;
  wire [31:0]AXI_11_RDATA_PARITY;
  wire [5:0]AXI_11_RID;
  wire AXI_11_RLAST;
  wire AXI_11_RREADY;
  wire [1:0]AXI_11_RRESP;
  wire AXI_11_RVALID;
  wire [255:0]AXI_11_WDATA;
  wire [31:0]AXI_11_WDATA_PARITY;
  wire AXI_11_WLAST;
  wire AXI_11_WREADY;
  wire [31:0]AXI_11_WSTRB;
  wire AXI_11_WVALID;
  wire AXI_12_ACLK;
  wire [32:0]AXI_12_ARADDR;
  wire [1:0]AXI_12_ARBURST;
  wire AXI_12_ARESET_N;
  wire [5:0]AXI_12_ARID;
  wire [3:0]AXI_12_ARLEN;
  wire AXI_12_ARREADY;
  wire [2:0]AXI_12_ARSIZE;
  wire AXI_12_ARVALID;
  wire [32:0]AXI_12_AWADDR;
  wire [1:0]AXI_12_AWBURST;
  wire [5:0]AXI_12_AWID;
  wire [3:0]AXI_12_AWLEN;
  wire AXI_12_AWREADY;
  wire [2:0]AXI_12_AWSIZE;
  wire AXI_12_AWVALID;
  wire [5:0]AXI_12_BID;
  wire AXI_12_BREADY;
  wire [1:0]AXI_12_BRESP;
  wire AXI_12_BVALID;
  wire [255:0]AXI_12_RDATA;
  wire [31:0]AXI_12_RDATA_PARITY;
  wire [5:0]AXI_12_RID;
  wire AXI_12_RLAST;
  wire AXI_12_RREADY;
  wire [1:0]AXI_12_RRESP;
  wire AXI_12_RVALID;
  wire [255:0]AXI_12_WDATA;
  wire [31:0]AXI_12_WDATA_PARITY;
  wire AXI_12_WLAST;
  wire AXI_12_WREADY;
  wire [31:0]AXI_12_WSTRB;
  wire AXI_12_WVALID;
  wire AXI_13_ACLK;
  wire [32:0]AXI_13_ARADDR;
  wire [1:0]AXI_13_ARBURST;
  wire AXI_13_ARESET_N;
  wire [5:0]AXI_13_ARID;
  wire [3:0]AXI_13_ARLEN;
  wire AXI_13_ARREADY;
  wire [2:0]AXI_13_ARSIZE;
  wire AXI_13_ARVALID;
  wire [32:0]AXI_13_AWADDR;
  wire [1:0]AXI_13_AWBURST;
  wire [5:0]AXI_13_AWID;
  wire [3:0]AXI_13_AWLEN;
  wire AXI_13_AWREADY;
  wire [2:0]AXI_13_AWSIZE;
  wire AXI_13_AWVALID;
  wire [5:0]AXI_13_BID;
  wire AXI_13_BREADY;
  wire [1:0]AXI_13_BRESP;
  wire AXI_13_BVALID;
  wire [255:0]AXI_13_RDATA;
  wire [31:0]AXI_13_RDATA_PARITY;
  wire [5:0]AXI_13_RID;
  wire AXI_13_RLAST;
  wire AXI_13_RREADY;
  wire [1:0]AXI_13_RRESP;
  wire AXI_13_RVALID;
  wire [255:0]AXI_13_WDATA;
  wire [31:0]AXI_13_WDATA_PARITY;
  wire AXI_13_WLAST;
  wire AXI_13_WREADY;
  wire [31:0]AXI_13_WSTRB;
  wire AXI_13_WVALID;
  wire AXI_14_ACLK;
  wire [32:0]AXI_14_ARADDR;
  wire [1:0]AXI_14_ARBURST;
  wire AXI_14_ARESET_N;
  wire [5:0]AXI_14_ARID;
  wire [3:0]AXI_14_ARLEN;
  wire AXI_14_ARREADY;
  wire [2:0]AXI_14_ARSIZE;
  wire AXI_14_ARVALID;
  wire [32:0]AXI_14_AWADDR;
  wire [1:0]AXI_14_AWBURST;
  wire [5:0]AXI_14_AWID;
  wire [3:0]AXI_14_AWLEN;
  wire AXI_14_AWREADY;
  wire [2:0]AXI_14_AWSIZE;
  wire AXI_14_AWVALID;
  wire [5:0]AXI_14_BID;
  wire AXI_14_BREADY;
  wire [1:0]AXI_14_BRESP;
  wire AXI_14_BVALID;
  wire [255:0]AXI_14_RDATA;
  wire [31:0]AXI_14_RDATA_PARITY;
  wire [5:0]AXI_14_RID;
  wire AXI_14_RLAST;
  wire AXI_14_RREADY;
  wire [1:0]AXI_14_RRESP;
  wire AXI_14_RVALID;
  wire [255:0]AXI_14_WDATA;
  wire [31:0]AXI_14_WDATA_PARITY;
  wire AXI_14_WLAST;
  wire AXI_14_WREADY;
  wire [31:0]AXI_14_WSTRB;
  wire AXI_14_WVALID;
  wire AXI_15_ACLK;
  wire [32:0]AXI_15_ARADDR;
  wire [1:0]AXI_15_ARBURST;
  wire AXI_15_ARESET_N;
  wire [5:0]AXI_15_ARID;
  wire [3:0]AXI_15_ARLEN;
  wire AXI_15_ARREADY;
  wire [2:0]AXI_15_ARSIZE;
  wire AXI_15_ARVALID;
  wire [32:0]AXI_15_AWADDR;
  wire [1:0]AXI_15_AWBURST;
  wire [5:0]AXI_15_AWID;
  wire [3:0]AXI_15_AWLEN;
  wire AXI_15_AWREADY;
  wire [2:0]AXI_15_AWSIZE;
  wire AXI_15_AWVALID;
  wire [5:0]AXI_15_BID;
  wire AXI_15_BREADY;
  wire [1:0]AXI_15_BRESP;
  wire AXI_15_BVALID;
  wire [255:0]AXI_15_RDATA;
  wire [31:0]AXI_15_RDATA_PARITY;
  wire [5:0]AXI_15_RID;
  wire AXI_15_RLAST;
  wire AXI_15_RREADY;
  wire [1:0]AXI_15_RRESP;
  wire AXI_15_RVALID;
  wire [255:0]AXI_15_WDATA;
  wire [31:0]AXI_15_WDATA_PARITY;
  wire AXI_15_WLAST;
  wire AXI_15_WREADY;
  wire [31:0]AXI_15_WSTRB;
  wire AXI_15_WVALID;
  wire AXI_16_ACLK;
  wire [32:0]AXI_16_ARADDR;
  wire [1:0]AXI_16_ARBURST;
  wire AXI_16_ARESET_N;
  wire [5:0]AXI_16_ARID;
  wire [3:0]AXI_16_ARLEN;
  wire AXI_16_ARREADY;
  wire [2:0]AXI_16_ARSIZE;
  wire AXI_16_ARVALID;
  wire [32:0]AXI_16_AWADDR;
  wire [1:0]AXI_16_AWBURST;
  wire [5:0]AXI_16_AWID;
  wire [3:0]AXI_16_AWLEN;
  wire AXI_16_AWREADY;
  wire [2:0]AXI_16_AWSIZE;
  wire AXI_16_AWVALID;
  wire [5:0]AXI_16_BID;
  wire AXI_16_BREADY;
  wire [1:0]AXI_16_BRESP;
  wire AXI_16_BVALID;
  wire [255:0]AXI_16_RDATA;
  wire [31:0]AXI_16_RDATA_PARITY;
  wire [5:0]AXI_16_RID;
  wire AXI_16_RLAST;
  wire AXI_16_RREADY;
  wire [1:0]AXI_16_RRESP;
  wire AXI_16_RVALID;
  wire [255:0]AXI_16_WDATA;
  wire [31:0]AXI_16_WDATA_PARITY;
  wire AXI_16_WLAST;
  wire AXI_16_WREADY;
  wire [31:0]AXI_16_WSTRB;
  wire AXI_16_WVALID;
  wire AXI_17_ACLK;
  wire [32:0]AXI_17_ARADDR;
  wire [1:0]AXI_17_ARBURST;
  wire AXI_17_ARESET_N;
  wire [5:0]AXI_17_ARID;
  wire [3:0]AXI_17_ARLEN;
  wire AXI_17_ARREADY;
  wire [2:0]AXI_17_ARSIZE;
  wire AXI_17_ARVALID;
  wire [32:0]AXI_17_AWADDR;
  wire [1:0]AXI_17_AWBURST;
  wire [5:0]AXI_17_AWID;
  wire [3:0]AXI_17_AWLEN;
  wire AXI_17_AWREADY;
  wire [2:0]AXI_17_AWSIZE;
  wire AXI_17_AWVALID;
  wire [5:0]AXI_17_BID;
  wire AXI_17_BREADY;
  wire [1:0]AXI_17_BRESP;
  wire AXI_17_BVALID;
  wire [255:0]AXI_17_RDATA;
  wire [31:0]AXI_17_RDATA_PARITY;
  wire [5:0]AXI_17_RID;
  wire AXI_17_RLAST;
  wire AXI_17_RREADY;
  wire [1:0]AXI_17_RRESP;
  wire AXI_17_RVALID;
  wire [255:0]AXI_17_WDATA;
  wire [31:0]AXI_17_WDATA_PARITY;
  wire AXI_17_WLAST;
  wire AXI_17_WREADY;
  wire [31:0]AXI_17_WSTRB;
  wire AXI_17_WVALID;
  wire AXI_18_ACLK;
  wire [32:0]AXI_18_ARADDR;
  wire [1:0]AXI_18_ARBURST;
  wire AXI_18_ARESET_N;
  wire [5:0]AXI_18_ARID;
  wire [3:0]AXI_18_ARLEN;
  wire AXI_18_ARREADY;
  wire [2:0]AXI_18_ARSIZE;
  wire AXI_18_ARVALID;
  wire [32:0]AXI_18_AWADDR;
  wire [1:0]AXI_18_AWBURST;
  wire [5:0]AXI_18_AWID;
  wire [3:0]AXI_18_AWLEN;
  wire AXI_18_AWREADY;
  wire [2:0]AXI_18_AWSIZE;
  wire AXI_18_AWVALID;
  wire [5:0]AXI_18_BID;
  wire AXI_18_BREADY;
  wire [1:0]AXI_18_BRESP;
  wire AXI_18_BVALID;
  wire [255:0]AXI_18_RDATA;
  wire [31:0]AXI_18_RDATA_PARITY;
  wire [5:0]AXI_18_RID;
  wire AXI_18_RLAST;
  wire AXI_18_RREADY;
  wire [1:0]AXI_18_RRESP;
  wire AXI_18_RVALID;
  wire [255:0]AXI_18_WDATA;
  wire [31:0]AXI_18_WDATA_PARITY;
  wire AXI_18_WLAST;
  wire AXI_18_WREADY;
  wire [31:0]AXI_18_WSTRB;
  wire AXI_18_WVALID;
  wire AXI_19_ACLK;
  wire [32:0]AXI_19_ARADDR;
  wire [1:0]AXI_19_ARBURST;
  wire AXI_19_ARESET_N;
  wire [5:0]AXI_19_ARID;
  wire [3:0]AXI_19_ARLEN;
  wire AXI_19_ARREADY;
  wire [2:0]AXI_19_ARSIZE;
  wire AXI_19_ARVALID;
  wire [32:0]AXI_19_AWADDR;
  wire [1:0]AXI_19_AWBURST;
  wire [5:0]AXI_19_AWID;
  wire [3:0]AXI_19_AWLEN;
  wire AXI_19_AWREADY;
  wire [2:0]AXI_19_AWSIZE;
  wire AXI_19_AWVALID;
  wire [5:0]AXI_19_BID;
  wire AXI_19_BREADY;
  wire [1:0]AXI_19_BRESP;
  wire AXI_19_BVALID;
  wire [255:0]AXI_19_RDATA;
  wire [31:0]AXI_19_RDATA_PARITY;
  wire [5:0]AXI_19_RID;
  wire AXI_19_RLAST;
  wire AXI_19_RREADY;
  wire [1:0]AXI_19_RRESP;
  wire AXI_19_RVALID;
  wire [255:0]AXI_19_WDATA;
  wire [31:0]AXI_19_WDATA_PARITY;
  wire AXI_19_WLAST;
  wire AXI_19_WREADY;
  wire [31:0]AXI_19_WSTRB;
  wire AXI_19_WVALID;
  wire AXI_20_ACLK;
  wire [32:0]AXI_20_ARADDR;
  wire [1:0]AXI_20_ARBURST;
  wire AXI_20_ARESET_N;
  wire [5:0]AXI_20_ARID;
  wire [3:0]AXI_20_ARLEN;
  wire AXI_20_ARREADY;
  wire [2:0]AXI_20_ARSIZE;
  wire AXI_20_ARVALID;
  wire [32:0]AXI_20_AWADDR;
  wire [1:0]AXI_20_AWBURST;
  wire [5:0]AXI_20_AWID;
  wire [3:0]AXI_20_AWLEN;
  wire AXI_20_AWREADY;
  wire [2:0]AXI_20_AWSIZE;
  wire AXI_20_AWVALID;
  wire [5:0]AXI_20_BID;
  wire AXI_20_BREADY;
  wire [1:0]AXI_20_BRESP;
  wire AXI_20_BVALID;
  wire [255:0]AXI_20_RDATA;
  wire [31:0]AXI_20_RDATA_PARITY;
  wire [5:0]AXI_20_RID;
  wire AXI_20_RLAST;
  wire AXI_20_RREADY;
  wire [1:0]AXI_20_RRESP;
  wire AXI_20_RVALID;
  wire [255:0]AXI_20_WDATA;
  wire [31:0]AXI_20_WDATA_PARITY;
  wire AXI_20_WLAST;
  wire AXI_20_WREADY;
  wire [31:0]AXI_20_WSTRB;
  wire AXI_20_WVALID;
  wire AXI_21_ACLK;
  wire [32:0]AXI_21_ARADDR;
  wire [1:0]AXI_21_ARBURST;
  wire AXI_21_ARESET_N;
  wire [5:0]AXI_21_ARID;
  wire [3:0]AXI_21_ARLEN;
  wire AXI_21_ARREADY;
  wire [2:0]AXI_21_ARSIZE;
  wire AXI_21_ARVALID;
  wire [32:0]AXI_21_AWADDR;
  wire [1:0]AXI_21_AWBURST;
  wire [5:0]AXI_21_AWID;
  wire [3:0]AXI_21_AWLEN;
  wire AXI_21_AWREADY;
  wire [2:0]AXI_21_AWSIZE;
  wire AXI_21_AWVALID;
  wire [5:0]AXI_21_BID;
  wire AXI_21_BREADY;
  wire [1:0]AXI_21_BRESP;
  wire AXI_21_BVALID;
  wire [255:0]AXI_21_RDATA;
  wire [31:0]AXI_21_RDATA_PARITY;
  wire [5:0]AXI_21_RID;
  wire AXI_21_RLAST;
  wire AXI_21_RREADY;
  wire [1:0]AXI_21_RRESP;
  wire AXI_21_RVALID;
  wire [255:0]AXI_21_WDATA;
  wire [31:0]AXI_21_WDATA_PARITY;
  wire AXI_21_WLAST;
  wire AXI_21_WREADY;
  wire [31:0]AXI_21_WSTRB;
  wire AXI_21_WVALID;
  wire AXI_22_ACLK;
  wire [32:0]AXI_22_ARADDR;
  wire [1:0]AXI_22_ARBURST;
  wire AXI_22_ARESET_N;
  wire [5:0]AXI_22_ARID;
  wire [3:0]AXI_22_ARLEN;
  wire AXI_22_ARREADY;
  wire [2:0]AXI_22_ARSIZE;
  wire AXI_22_ARVALID;
  wire [32:0]AXI_22_AWADDR;
  wire [1:0]AXI_22_AWBURST;
  wire [5:0]AXI_22_AWID;
  wire [3:0]AXI_22_AWLEN;
  wire AXI_22_AWREADY;
  wire [2:0]AXI_22_AWSIZE;
  wire AXI_22_AWVALID;
  wire [5:0]AXI_22_BID;
  wire AXI_22_BREADY;
  wire [1:0]AXI_22_BRESP;
  wire AXI_22_BVALID;
  wire [255:0]AXI_22_RDATA;
  wire [31:0]AXI_22_RDATA_PARITY;
  wire [5:0]AXI_22_RID;
  wire AXI_22_RLAST;
  wire AXI_22_RREADY;
  wire [1:0]AXI_22_RRESP;
  wire AXI_22_RVALID;
  wire [255:0]AXI_22_WDATA;
  wire [31:0]AXI_22_WDATA_PARITY;
  wire AXI_22_WLAST;
  wire AXI_22_WREADY;
  wire [31:0]AXI_22_WSTRB;
  wire AXI_22_WVALID;
  wire AXI_23_ACLK;
  wire [32:0]AXI_23_ARADDR;
  wire [1:0]AXI_23_ARBURST;
  wire AXI_23_ARESET_N;
  wire [5:0]AXI_23_ARID;
  wire [3:0]AXI_23_ARLEN;
  wire AXI_23_ARREADY;
  wire [2:0]AXI_23_ARSIZE;
  wire AXI_23_ARVALID;
  wire [32:0]AXI_23_AWADDR;
  wire [1:0]AXI_23_AWBURST;
  wire [5:0]AXI_23_AWID;
  wire [3:0]AXI_23_AWLEN;
  wire AXI_23_AWREADY;
  wire [2:0]AXI_23_AWSIZE;
  wire AXI_23_AWVALID;
  wire [5:0]AXI_23_BID;
  wire AXI_23_BREADY;
  wire [1:0]AXI_23_BRESP;
  wire AXI_23_BVALID;
  wire [255:0]AXI_23_RDATA;
  wire [31:0]AXI_23_RDATA_PARITY;
  wire [5:0]AXI_23_RID;
  wire AXI_23_RLAST;
  wire AXI_23_RREADY;
  wire [1:0]AXI_23_RRESP;
  wire AXI_23_RVALID;
  wire [255:0]AXI_23_WDATA;
  wire [31:0]AXI_23_WDATA_PARITY;
  wire AXI_23_WLAST;
  wire AXI_23_WREADY;
  wire [31:0]AXI_23_WSTRB;
  wire AXI_23_WVALID;
  wire AXI_24_ACLK;
  wire [32:0]AXI_24_ARADDR;
  wire [1:0]AXI_24_ARBURST;
  wire AXI_24_ARESET_N;
  wire [5:0]AXI_24_ARID;
  wire [3:0]AXI_24_ARLEN;
  wire AXI_24_ARREADY;
  wire [2:0]AXI_24_ARSIZE;
  wire AXI_24_ARVALID;
  wire [32:0]AXI_24_AWADDR;
  wire [1:0]AXI_24_AWBURST;
  wire [5:0]AXI_24_AWID;
  wire [3:0]AXI_24_AWLEN;
  wire AXI_24_AWREADY;
  wire [2:0]AXI_24_AWSIZE;
  wire AXI_24_AWVALID;
  wire [5:0]AXI_24_BID;
  wire AXI_24_BREADY;
  wire [1:0]AXI_24_BRESP;
  wire AXI_24_BVALID;
  wire [255:0]AXI_24_RDATA;
  wire [31:0]AXI_24_RDATA_PARITY;
  wire [5:0]AXI_24_RID;
  wire AXI_24_RLAST;
  wire AXI_24_RREADY;
  wire [1:0]AXI_24_RRESP;
  wire AXI_24_RVALID;
  wire [255:0]AXI_24_WDATA;
  wire [31:0]AXI_24_WDATA_PARITY;
  wire AXI_24_WLAST;
  wire AXI_24_WREADY;
  wire [31:0]AXI_24_WSTRB;
  wire AXI_24_WVALID;
  wire AXI_25_ACLK;
  wire [32:0]AXI_25_ARADDR;
  wire [1:0]AXI_25_ARBURST;
  wire AXI_25_ARESET_N;
  wire [5:0]AXI_25_ARID;
  wire [3:0]AXI_25_ARLEN;
  wire AXI_25_ARREADY;
  wire [2:0]AXI_25_ARSIZE;
  wire AXI_25_ARVALID;
  wire [32:0]AXI_25_AWADDR;
  wire [1:0]AXI_25_AWBURST;
  wire [5:0]AXI_25_AWID;
  wire [3:0]AXI_25_AWLEN;
  wire AXI_25_AWREADY;
  wire [2:0]AXI_25_AWSIZE;
  wire AXI_25_AWVALID;
  wire [5:0]AXI_25_BID;
  wire AXI_25_BREADY;
  wire [1:0]AXI_25_BRESP;
  wire AXI_25_BVALID;
  wire [255:0]AXI_25_RDATA;
  wire [31:0]AXI_25_RDATA_PARITY;
  wire [5:0]AXI_25_RID;
  wire AXI_25_RLAST;
  wire AXI_25_RREADY;
  wire [1:0]AXI_25_RRESP;
  wire AXI_25_RVALID;
  wire [255:0]AXI_25_WDATA;
  wire [31:0]AXI_25_WDATA_PARITY;
  wire AXI_25_WLAST;
  wire AXI_25_WREADY;
  wire [31:0]AXI_25_WSTRB;
  wire AXI_25_WVALID;
  wire AXI_26_ACLK;
  wire [32:0]AXI_26_ARADDR;
  wire [1:0]AXI_26_ARBURST;
  wire AXI_26_ARESET_N;
  wire [5:0]AXI_26_ARID;
  wire [3:0]AXI_26_ARLEN;
  wire AXI_26_ARREADY;
  wire [2:0]AXI_26_ARSIZE;
  wire AXI_26_ARVALID;
  wire [32:0]AXI_26_AWADDR;
  wire [1:0]AXI_26_AWBURST;
  wire [5:0]AXI_26_AWID;
  wire [3:0]AXI_26_AWLEN;
  wire AXI_26_AWREADY;
  wire [2:0]AXI_26_AWSIZE;
  wire AXI_26_AWVALID;
  wire [5:0]AXI_26_BID;
  wire AXI_26_BREADY;
  wire [1:0]AXI_26_BRESP;
  wire AXI_26_BVALID;
  wire [255:0]AXI_26_RDATA;
  wire [31:0]AXI_26_RDATA_PARITY;
  wire [5:0]AXI_26_RID;
  wire AXI_26_RLAST;
  wire AXI_26_RREADY;
  wire [1:0]AXI_26_RRESP;
  wire AXI_26_RVALID;
  wire [255:0]AXI_26_WDATA;
  wire [31:0]AXI_26_WDATA_PARITY;
  wire AXI_26_WLAST;
  wire AXI_26_WREADY;
  wire [31:0]AXI_26_WSTRB;
  wire AXI_26_WVALID;
  wire AXI_27_ACLK;
  wire [32:0]AXI_27_ARADDR;
  wire [1:0]AXI_27_ARBURST;
  wire AXI_27_ARESET_N;
  wire [5:0]AXI_27_ARID;
  wire [3:0]AXI_27_ARLEN;
  wire AXI_27_ARREADY;
  wire [2:0]AXI_27_ARSIZE;
  wire AXI_27_ARVALID;
  wire [32:0]AXI_27_AWADDR;
  wire [1:0]AXI_27_AWBURST;
  wire [5:0]AXI_27_AWID;
  wire [3:0]AXI_27_AWLEN;
  wire AXI_27_AWREADY;
  wire [2:0]AXI_27_AWSIZE;
  wire AXI_27_AWVALID;
  wire [5:0]AXI_27_BID;
  wire AXI_27_BREADY;
  wire [1:0]AXI_27_BRESP;
  wire AXI_27_BVALID;
  wire [255:0]AXI_27_RDATA;
  wire [31:0]AXI_27_RDATA_PARITY;
  wire [5:0]AXI_27_RID;
  wire AXI_27_RLAST;
  wire AXI_27_RREADY;
  wire [1:0]AXI_27_RRESP;
  wire AXI_27_RVALID;
  wire [255:0]AXI_27_WDATA;
  wire [31:0]AXI_27_WDATA_PARITY;
  wire AXI_27_WLAST;
  wire AXI_27_WREADY;
  wire [31:0]AXI_27_WSTRB;
  wire AXI_27_WVALID;
  wire AXI_28_ACLK;
  wire [32:0]AXI_28_ARADDR;
  wire [1:0]AXI_28_ARBURST;
  wire AXI_28_ARESET_N;
  wire [5:0]AXI_28_ARID;
  wire [3:0]AXI_28_ARLEN;
  wire AXI_28_ARREADY;
  wire [2:0]AXI_28_ARSIZE;
  wire AXI_28_ARVALID;
  wire [32:0]AXI_28_AWADDR;
  wire [1:0]AXI_28_AWBURST;
  wire [5:0]AXI_28_AWID;
  wire [3:0]AXI_28_AWLEN;
  wire AXI_28_AWREADY;
  wire [2:0]AXI_28_AWSIZE;
  wire AXI_28_AWVALID;
  wire [5:0]AXI_28_BID;
  wire AXI_28_BREADY;
  wire [1:0]AXI_28_BRESP;
  wire AXI_28_BVALID;
  wire [255:0]AXI_28_RDATA;
  wire [31:0]AXI_28_RDATA_PARITY;
  wire [5:0]AXI_28_RID;
  wire AXI_28_RLAST;
  wire AXI_28_RREADY;
  wire [1:0]AXI_28_RRESP;
  wire AXI_28_RVALID;
  wire [255:0]AXI_28_WDATA;
  wire [31:0]AXI_28_WDATA_PARITY;
  wire AXI_28_WLAST;
  wire AXI_28_WREADY;
  wire [31:0]AXI_28_WSTRB;
  wire AXI_28_WVALID;
  wire AXI_29_ACLK;
  wire [32:0]AXI_29_ARADDR;
  wire [1:0]AXI_29_ARBURST;
  wire AXI_29_ARESET_N;
  wire [5:0]AXI_29_ARID;
  wire [3:0]AXI_29_ARLEN;
  wire AXI_29_ARREADY;
  wire [2:0]AXI_29_ARSIZE;
  wire AXI_29_ARVALID;
  wire [32:0]AXI_29_AWADDR;
  wire [1:0]AXI_29_AWBURST;
  wire [5:0]AXI_29_AWID;
  wire [3:0]AXI_29_AWLEN;
  wire AXI_29_AWREADY;
  wire [2:0]AXI_29_AWSIZE;
  wire AXI_29_AWVALID;
  wire [5:0]AXI_29_BID;
  wire AXI_29_BREADY;
  wire [1:0]AXI_29_BRESP;
  wire AXI_29_BVALID;
  wire [255:0]AXI_29_RDATA;
  wire [31:0]AXI_29_RDATA_PARITY;
  wire [5:0]AXI_29_RID;
  wire AXI_29_RLAST;
  wire AXI_29_RREADY;
  wire [1:0]AXI_29_RRESP;
  wire AXI_29_RVALID;
  wire [255:0]AXI_29_WDATA;
  wire [31:0]AXI_29_WDATA_PARITY;
  wire AXI_29_WLAST;
  wire AXI_29_WREADY;
  wire [31:0]AXI_29_WSTRB;
  wire AXI_29_WVALID;
  wire AXI_30_ACLK;
  wire [32:0]AXI_30_ARADDR;
  wire [1:0]AXI_30_ARBURST;
  wire AXI_30_ARESET_N;
  wire [5:0]AXI_30_ARID;
  wire [3:0]AXI_30_ARLEN;
  wire AXI_30_ARREADY;
  wire [2:0]AXI_30_ARSIZE;
  wire AXI_30_ARVALID;
  wire [32:0]AXI_30_AWADDR;
  wire [1:0]AXI_30_AWBURST;
  wire [5:0]AXI_30_AWID;
  wire [3:0]AXI_30_AWLEN;
  wire AXI_30_AWREADY;
  wire [2:0]AXI_30_AWSIZE;
  wire AXI_30_AWVALID;
  wire [5:0]AXI_30_BID;
  wire AXI_30_BREADY;
  wire [1:0]AXI_30_BRESP;
  wire AXI_30_BVALID;
  wire [255:0]AXI_30_RDATA;
  wire [31:0]AXI_30_RDATA_PARITY;
  wire [5:0]AXI_30_RID;
  wire AXI_30_RLAST;
  wire AXI_30_RREADY;
  wire [1:0]AXI_30_RRESP;
  wire AXI_30_RVALID;
  wire [255:0]AXI_30_WDATA;
  wire [31:0]AXI_30_WDATA_PARITY;
  wire AXI_30_WLAST;
  wire AXI_30_WREADY;
  wire [31:0]AXI_30_WSTRB;
  wire AXI_30_WVALID;
  wire [32:0]AXI_31_ARADDR;
  wire [1:0]AXI_31_ARBURST;
  wire [5:0]AXI_31_ARID;
  wire [3:0]AXI_31_ARLEN;
  wire AXI_31_ARREADY;
  wire [2:0]AXI_31_ARSIZE;
  wire AXI_31_ARVALID;
  wire [32:0]AXI_31_AWADDR;
  wire [1:0]AXI_31_AWBURST;
  wire [5:0]AXI_31_AWID;
  wire [3:0]AXI_31_AWLEN;
  wire AXI_31_AWREADY;
  wire [2:0]AXI_31_AWSIZE;
  wire AXI_31_AWVALID;
  wire [5:0]AXI_31_BID;
  wire AXI_31_BREADY;
  wire [1:0]AXI_31_BRESP;
  wire AXI_31_BVALID;
  wire [255:0]AXI_31_RDATA;
  wire [31:0]AXI_31_RDATA_PARITY;
  wire [5:0]AXI_31_RID;
  wire AXI_31_RLAST;
  wire AXI_31_RREADY;
  wire [1:0]AXI_31_RRESP;
  wire AXI_31_RVALID;
  wire [255:0]AXI_31_WDATA;
  wire [31:0]AXI_31_WDATA_PARITY;
  wire AXI_31_WLAST;
  wire AXI_31_WREADY;
  wire [31:0]AXI_31_WSTRB;
  wire AXI_31_WVALID;
  wire DRAM_0_STAT_CATTRIP;
  wire [6:0]DRAM_0_STAT_TEMP;
  wire DRAM_1_STAT_CATTRIP;
  wire HBM_REF_CLK_0;
  wire HBM_REF_CLK_1;
  wire apb_complete_0;
  wire apb_complete_1;
  (* DONT_TOUCH *) wire [36:0]sl_iport0;
  (* DONT_TOUCH *) wire [36:0]sl_iport1;
  (* DONT_TOUCH *) wire [16:0]sl_oport0;
  (* DONT_TOUCH *) wire [16:0]sl_oport1;

  assign DRAM_1_STAT_TEMP[6:0] = DRAM_0_STAT_TEMP;
  assign dfi_0_aw_aerr_n[1] = \<const0> ;
  assign dfi_0_aw_aerr_n[0] = \<const0> ;
  assign dfi_0_clk_init = \<const0> ;
  assign dfi_0_ctrlupd_req = \<const0> ;
  assign dfi_0_dbi_byte_disable[15] = \<const0> ;
  assign dfi_0_dbi_byte_disable[14] = \<const0> ;
  assign dfi_0_dbi_byte_disable[13] = \<const0> ;
  assign dfi_0_dbi_byte_disable[12] = \<const0> ;
  assign dfi_0_dbi_byte_disable[11] = \<const0> ;
  assign dfi_0_dbi_byte_disable[10] = \<const0> ;
  assign dfi_0_dbi_byte_disable[9] = \<const0> ;
  assign dfi_0_dbi_byte_disable[8] = \<const0> ;
  assign dfi_0_dbi_byte_disable[7] = \<const0> ;
  assign dfi_0_dbi_byte_disable[6] = \<const0> ;
  assign dfi_0_dbi_byte_disable[5] = \<const0> ;
  assign dfi_0_dbi_byte_disable[4] = \<const0> ;
  assign dfi_0_dbi_byte_disable[3] = \<const0> ;
  assign dfi_0_dbi_byte_disable[2] = \<const0> ;
  assign dfi_0_dbi_byte_disable[1] = \<const0> ;
  assign dfi_0_dbi_byte_disable[0] = \<const0> ;
  assign dfi_0_dw_derr_n[7] = \<const0> ;
  assign dfi_0_dw_derr_n[6] = \<const0> ;
  assign dfi_0_dw_derr_n[5] = \<const0> ;
  assign dfi_0_dw_derr_n[4] = \<const0> ;
  assign dfi_0_dw_derr_n[3] = \<const0> ;
  assign dfi_0_dw_derr_n[2] = \<const0> ;
  assign dfi_0_dw_derr_n[1] = \<const0> ;
  assign dfi_0_dw_derr_n[0] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_0_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_0_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_0_dw_rddata_p0[255] = \<const0> ;
  assign dfi_0_dw_rddata_p0[254] = \<const0> ;
  assign dfi_0_dw_rddata_p0[253] = \<const0> ;
  assign dfi_0_dw_rddata_p0[252] = \<const0> ;
  assign dfi_0_dw_rddata_p0[251] = \<const0> ;
  assign dfi_0_dw_rddata_p0[250] = \<const0> ;
  assign dfi_0_dw_rddata_p0[249] = \<const0> ;
  assign dfi_0_dw_rddata_p0[248] = \<const0> ;
  assign dfi_0_dw_rddata_p0[247] = \<const0> ;
  assign dfi_0_dw_rddata_p0[246] = \<const0> ;
  assign dfi_0_dw_rddata_p0[245] = \<const0> ;
  assign dfi_0_dw_rddata_p0[244] = \<const0> ;
  assign dfi_0_dw_rddata_p0[243] = \<const0> ;
  assign dfi_0_dw_rddata_p0[242] = \<const0> ;
  assign dfi_0_dw_rddata_p0[241] = \<const0> ;
  assign dfi_0_dw_rddata_p0[240] = \<const0> ;
  assign dfi_0_dw_rddata_p0[239] = \<const0> ;
  assign dfi_0_dw_rddata_p0[238] = \<const0> ;
  assign dfi_0_dw_rddata_p0[237] = \<const0> ;
  assign dfi_0_dw_rddata_p0[236] = \<const0> ;
  assign dfi_0_dw_rddata_p0[235] = \<const0> ;
  assign dfi_0_dw_rddata_p0[234] = \<const0> ;
  assign dfi_0_dw_rddata_p0[233] = \<const0> ;
  assign dfi_0_dw_rddata_p0[232] = \<const0> ;
  assign dfi_0_dw_rddata_p0[231] = \<const0> ;
  assign dfi_0_dw_rddata_p0[230] = \<const0> ;
  assign dfi_0_dw_rddata_p0[229] = \<const0> ;
  assign dfi_0_dw_rddata_p0[228] = \<const0> ;
  assign dfi_0_dw_rddata_p0[227] = \<const0> ;
  assign dfi_0_dw_rddata_p0[226] = \<const0> ;
  assign dfi_0_dw_rddata_p0[225] = \<const0> ;
  assign dfi_0_dw_rddata_p0[224] = \<const0> ;
  assign dfi_0_dw_rddata_p0[223] = \<const0> ;
  assign dfi_0_dw_rddata_p0[222] = \<const0> ;
  assign dfi_0_dw_rddata_p0[221] = \<const0> ;
  assign dfi_0_dw_rddata_p0[220] = \<const0> ;
  assign dfi_0_dw_rddata_p0[219] = \<const0> ;
  assign dfi_0_dw_rddata_p0[218] = \<const0> ;
  assign dfi_0_dw_rddata_p0[217] = \<const0> ;
  assign dfi_0_dw_rddata_p0[216] = \<const0> ;
  assign dfi_0_dw_rddata_p0[215] = \<const0> ;
  assign dfi_0_dw_rddata_p0[214] = \<const0> ;
  assign dfi_0_dw_rddata_p0[213] = \<const0> ;
  assign dfi_0_dw_rddata_p0[212] = \<const0> ;
  assign dfi_0_dw_rddata_p0[211] = \<const0> ;
  assign dfi_0_dw_rddata_p0[210] = \<const0> ;
  assign dfi_0_dw_rddata_p0[209] = \<const0> ;
  assign dfi_0_dw_rddata_p0[208] = \<const0> ;
  assign dfi_0_dw_rddata_p0[207] = \<const0> ;
  assign dfi_0_dw_rddata_p0[206] = \<const0> ;
  assign dfi_0_dw_rddata_p0[205] = \<const0> ;
  assign dfi_0_dw_rddata_p0[204] = \<const0> ;
  assign dfi_0_dw_rddata_p0[203] = \<const0> ;
  assign dfi_0_dw_rddata_p0[202] = \<const0> ;
  assign dfi_0_dw_rddata_p0[201] = \<const0> ;
  assign dfi_0_dw_rddata_p0[200] = \<const0> ;
  assign dfi_0_dw_rddata_p0[199] = \<const0> ;
  assign dfi_0_dw_rddata_p0[198] = \<const0> ;
  assign dfi_0_dw_rddata_p0[197] = \<const0> ;
  assign dfi_0_dw_rddata_p0[196] = \<const0> ;
  assign dfi_0_dw_rddata_p0[195] = \<const0> ;
  assign dfi_0_dw_rddata_p0[194] = \<const0> ;
  assign dfi_0_dw_rddata_p0[193] = \<const0> ;
  assign dfi_0_dw_rddata_p0[192] = \<const0> ;
  assign dfi_0_dw_rddata_p0[191] = \<const0> ;
  assign dfi_0_dw_rddata_p0[190] = \<const0> ;
  assign dfi_0_dw_rddata_p0[189] = \<const0> ;
  assign dfi_0_dw_rddata_p0[188] = \<const0> ;
  assign dfi_0_dw_rddata_p0[187] = \<const0> ;
  assign dfi_0_dw_rddata_p0[186] = \<const0> ;
  assign dfi_0_dw_rddata_p0[185] = \<const0> ;
  assign dfi_0_dw_rddata_p0[184] = \<const0> ;
  assign dfi_0_dw_rddata_p0[183] = \<const0> ;
  assign dfi_0_dw_rddata_p0[182] = \<const0> ;
  assign dfi_0_dw_rddata_p0[181] = \<const0> ;
  assign dfi_0_dw_rddata_p0[180] = \<const0> ;
  assign dfi_0_dw_rddata_p0[179] = \<const0> ;
  assign dfi_0_dw_rddata_p0[178] = \<const0> ;
  assign dfi_0_dw_rddata_p0[177] = \<const0> ;
  assign dfi_0_dw_rddata_p0[176] = \<const0> ;
  assign dfi_0_dw_rddata_p0[175] = \<const0> ;
  assign dfi_0_dw_rddata_p0[174] = \<const0> ;
  assign dfi_0_dw_rddata_p0[173] = \<const0> ;
  assign dfi_0_dw_rddata_p0[172] = \<const0> ;
  assign dfi_0_dw_rddata_p0[171] = \<const0> ;
  assign dfi_0_dw_rddata_p0[170] = \<const0> ;
  assign dfi_0_dw_rddata_p0[169] = \<const0> ;
  assign dfi_0_dw_rddata_p0[168] = \<const0> ;
  assign dfi_0_dw_rddata_p0[167] = \<const0> ;
  assign dfi_0_dw_rddata_p0[166] = \<const0> ;
  assign dfi_0_dw_rddata_p0[165] = \<const0> ;
  assign dfi_0_dw_rddata_p0[164] = \<const0> ;
  assign dfi_0_dw_rddata_p0[163] = \<const0> ;
  assign dfi_0_dw_rddata_p0[162] = \<const0> ;
  assign dfi_0_dw_rddata_p0[161] = \<const0> ;
  assign dfi_0_dw_rddata_p0[160] = \<const0> ;
  assign dfi_0_dw_rddata_p0[159] = \<const0> ;
  assign dfi_0_dw_rddata_p0[158] = \<const0> ;
  assign dfi_0_dw_rddata_p0[157] = \<const0> ;
  assign dfi_0_dw_rddata_p0[156] = \<const0> ;
  assign dfi_0_dw_rddata_p0[155] = \<const0> ;
  assign dfi_0_dw_rddata_p0[154] = \<const0> ;
  assign dfi_0_dw_rddata_p0[153] = \<const0> ;
  assign dfi_0_dw_rddata_p0[152] = \<const0> ;
  assign dfi_0_dw_rddata_p0[151] = \<const0> ;
  assign dfi_0_dw_rddata_p0[150] = \<const0> ;
  assign dfi_0_dw_rddata_p0[149] = \<const0> ;
  assign dfi_0_dw_rddata_p0[148] = \<const0> ;
  assign dfi_0_dw_rddata_p0[147] = \<const0> ;
  assign dfi_0_dw_rddata_p0[146] = \<const0> ;
  assign dfi_0_dw_rddata_p0[145] = \<const0> ;
  assign dfi_0_dw_rddata_p0[144] = \<const0> ;
  assign dfi_0_dw_rddata_p0[143] = \<const0> ;
  assign dfi_0_dw_rddata_p0[142] = \<const0> ;
  assign dfi_0_dw_rddata_p0[141] = \<const0> ;
  assign dfi_0_dw_rddata_p0[140] = \<const0> ;
  assign dfi_0_dw_rddata_p0[139] = \<const0> ;
  assign dfi_0_dw_rddata_p0[138] = \<const0> ;
  assign dfi_0_dw_rddata_p0[137] = \<const0> ;
  assign dfi_0_dw_rddata_p0[136] = \<const0> ;
  assign dfi_0_dw_rddata_p0[135] = \<const0> ;
  assign dfi_0_dw_rddata_p0[134] = \<const0> ;
  assign dfi_0_dw_rddata_p0[133] = \<const0> ;
  assign dfi_0_dw_rddata_p0[132] = \<const0> ;
  assign dfi_0_dw_rddata_p0[131] = \<const0> ;
  assign dfi_0_dw_rddata_p0[130] = \<const0> ;
  assign dfi_0_dw_rddata_p0[129] = \<const0> ;
  assign dfi_0_dw_rddata_p0[128] = \<const0> ;
  assign dfi_0_dw_rddata_p0[127] = \<const0> ;
  assign dfi_0_dw_rddata_p0[126] = \<const0> ;
  assign dfi_0_dw_rddata_p0[125] = \<const0> ;
  assign dfi_0_dw_rddata_p0[124] = \<const0> ;
  assign dfi_0_dw_rddata_p0[123] = \<const0> ;
  assign dfi_0_dw_rddata_p0[122] = \<const0> ;
  assign dfi_0_dw_rddata_p0[121] = \<const0> ;
  assign dfi_0_dw_rddata_p0[120] = \<const0> ;
  assign dfi_0_dw_rddata_p0[119] = \<const0> ;
  assign dfi_0_dw_rddata_p0[118] = \<const0> ;
  assign dfi_0_dw_rddata_p0[117] = \<const0> ;
  assign dfi_0_dw_rddata_p0[116] = \<const0> ;
  assign dfi_0_dw_rddata_p0[115] = \<const0> ;
  assign dfi_0_dw_rddata_p0[114] = \<const0> ;
  assign dfi_0_dw_rddata_p0[113] = \<const0> ;
  assign dfi_0_dw_rddata_p0[112] = \<const0> ;
  assign dfi_0_dw_rddata_p0[111] = \<const0> ;
  assign dfi_0_dw_rddata_p0[110] = \<const0> ;
  assign dfi_0_dw_rddata_p0[109] = \<const0> ;
  assign dfi_0_dw_rddata_p0[108] = \<const0> ;
  assign dfi_0_dw_rddata_p0[107] = \<const0> ;
  assign dfi_0_dw_rddata_p0[106] = \<const0> ;
  assign dfi_0_dw_rddata_p0[105] = \<const0> ;
  assign dfi_0_dw_rddata_p0[104] = \<const0> ;
  assign dfi_0_dw_rddata_p0[103] = \<const0> ;
  assign dfi_0_dw_rddata_p0[102] = \<const0> ;
  assign dfi_0_dw_rddata_p0[101] = \<const0> ;
  assign dfi_0_dw_rddata_p0[100] = \<const0> ;
  assign dfi_0_dw_rddata_p0[99] = \<const0> ;
  assign dfi_0_dw_rddata_p0[98] = \<const0> ;
  assign dfi_0_dw_rddata_p0[97] = \<const0> ;
  assign dfi_0_dw_rddata_p0[96] = \<const0> ;
  assign dfi_0_dw_rddata_p0[95] = \<const0> ;
  assign dfi_0_dw_rddata_p0[94] = \<const0> ;
  assign dfi_0_dw_rddata_p0[93] = \<const0> ;
  assign dfi_0_dw_rddata_p0[92] = \<const0> ;
  assign dfi_0_dw_rddata_p0[91] = \<const0> ;
  assign dfi_0_dw_rddata_p0[90] = \<const0> ;
  assign dfi_0_dw_rddata_p0[89] = \<const0> ;
  assign dfi_0_dw_rddata_p0[88] = \<const0> ;
  assign dfi_0_dw_rddata_p0[87] = \<const0> ;
  assign dfi_0_dw_rddata_p0[86] = \<const0> ;
  assign dfi_0_dw_rddata_p0[85] = \<const0> ;
  assign dfi_0_dw_rddata_p0[84] = \<const0> ;
  assign dfi_0_dw_rddata_p0[83] = \<const0> ;
  assign dfi_0_dw_rddata_p0[82] = \<const0> ;
  assign dfi_0_dw_rddata_p0[81] = \<const0> ;
  assign dfi_0_dw_rddata_p0[80] = \<const0> ;
  assign dfi_0_dw_rddata_p0[79] = \<const0> ;
  assign dfi_0_dw_rddata_p0[78] = \<const0> ;
  assign dfi_0_dw_rddata_p0[77] = \<const0> ;
  assign dfi_0_dw_rddata_p0[76] = \<const0> ;
  assign dfi_0_dw_rddata_p0[75] = \<const0> ;
  assign dfi_0_dw_rddata_p0[74] = \<const0> ;
  assign dfi_0_dw_rddata_p0[73] = \<const0> ;
  assign dfi_0_dw_rddata_p0[72] = \<const0> ;
  assign dfi_0_dw_rddata_p0[71] = \<const0> ;
  assign dfi_0_dw_rddata_p0[70] = \<const0> ;
  assign dfi_0_dw_rddata_p0[69] = \<const0> ;
  assign dfi_0_dw_rddata_p0[68] = \<const0> ;
  assign dfi_0_dw_rddata_p0[67] = \<const0> ;
  assign dfi_0_dw_rddata_p0[66] = \<const0> ;
  assign dfi_0_dw_rddata_p0[65] = \<const0> ;
  assign dfi_0_dw_rddata_p0[64] = \<const0> ;
  assign dfi_0_dw_rddata_p0[63] = \<const0> ;
  assign dfi_0_dw_rddata_p0[62] = \<const0> ;
  assign dfi_0_dw_rddata_p0[61] = \<const0> ;
  assign dfi_0_dw_rddata_p0[60] = \<const0> ;
  assign dfi_0_dw_rddata_p0[59] = \<const0> ;
  assign dfi_0_dw_rddata_p0[58] = \<const0> ;
  assign dfi_0_dw_rddata_p0[57] = \<const0> ;
  assign dfi_0_dw_rddata_p0[56] = \<const0> ;
  assign dfi_0_dw_rddata_p0[55] = \<const0> ;
  assign dfi_0_dw_rddata_p0[54] = \<const0> ;
  assign dfi_0_dw_rddata_p0[53] = \<const0> ;
  assign dfi_0_dw_rddata_p0[52] = \<const0> ;
  assign dfi_0_dw_rddata_p0[51] = \<const0> ;
  assign dfi_0_dw_rddata_p0[50] = \<const0> ;
  assign dfi_0_dw_rddata_p0[49] = \<const0> ;
  assign dfi_0_dw_rddata_p0[48] = \<const0> ;
  assign dfi_0_dw_rddata_p0[47] = \<const0> ;
  assign dfi_0_dw_rddata_p0[46] = \<const0> ;
  assign dfi_0_dw_rddata_p0[45] = \<const0> ;
  assign dfi_0_dw_rddata_p0[44] = \<const0> ;
  assign dfi_0_dw_rddata_p0[43] = \<const0> ;
  assign dfi_0_dw_rddata_p0[42] = \<const0> ;
  assign dfi_0_dw_rddata_p0[41] = \<const0> ;
  assign dfi_0_dw_rddata_p0[40] = \<const0> ;
  assign dfi_0_dw_rddata_p0[39] = \<const0> ;
  assign dfi_0_dw_rddata_p0[38] = \<const0> ;
  assign dfi_0_dw_rddata_p0[37] = \<const0> ;
  assign dfi_0_dw_rddata_p0[36] = \<const0> ;
  assign dfi_0_dw_rddata_p0[35] = \<const0> ;
  assign dfi_0_dw_rddata_p0[34] = \<const0> ;
  assign dfi_0_dw_rddata_p0[33] = \<const0> ;
  assign dfi_0_dw_rddata_p0[32] = \<const0> ;
  assign dfi_0_dw_rddata_p0[31] = \<const0> ;
  assign dfi_0_dw_rddata_p0[30] = \<const0> ;
  assign dfi_0_dw_rddata_p0[29] = \<const0> ;
  assign dfi_0_dw_rddata_p0[28] = \<const0> ;
  assign dfi_0_dw_rddata_p0[27] = \<const0> ;
  assign dfi_0_dw_rddata_p0[26] = \<const0> ;
  assign dfi_0_dw_rddata_p0[25] = \<const0> ;
  assign dfi_0_dw_rddata_p0[24] = \<const0> ;
  assign dfi_0_dw_rddata_p0[23] = \<const0> ;
  assign dfi_0_dw_rddata_p0[22] = \<const0> ;
  assign dfi_0_dw_rddata_p0[21] = \<const0> ;
  assign dfi_0_dw_rddata_p0[20] = \<const0> ;
  assign dfi_0_dw_rddata_p0[19] = \<const0> ;
  assign dfi_0_dw_rddata_p0[18] = \<const0> ;
  assign dfi_0_dw_rddata_p0[17] = \<const0> ;
  assign dfi_0_dw_rddata_p0[16] = \<const0> ;
  assign dfi_0_dw_rddata_p0[15] = \<const0> ;
  assign dfi_0_dw_rddata_p0[14] = \<const0> ;
  assign dfi_0_dw_rddata_p0[13] = \<const0> ;
  assign dfi_0_dw_rddata_p0[12] = \<const0> ;
  assign dfi_0_dw_rddata_p0[11] = \<const0> ;
  assign dfi_0_dw_rddata_p0[10] = \<const0> ;
  assign dfi_0_dw_rddata_p0[9] = \<const0> ;
  assign dfi_0_dw_rddata_p0[8] = \<const0> ;
  assign dfi_0_dw_rddata_p0[7] = \<const0> ;
  assign dfi_0_dw_rddata_p0[6] = \<const0> ;
  assign dfi_0_dw_rddata_p0[5] = \<const0> ;
  assign dfi_0_dw_rddata_p0[4] = \<const0> ;
  assign dfi_0_dw_rddata_p0[3] = \<const0> ;
  assign dfi_0_dw_rddata_p0[2] = \<const0> ;
  assign dfi_0_dw_rddata_p0[1] = \<const0> ;
  assign dfi_0_dw_rddata_p0[0] = \<const0> ;
  assign dfi_0_dw_rddata_p1[255] = \<const0> ;
  assign dfi_0_dw_rddata_p1[254] = \<const0> ;
  assign dfi_0_dw_rddata_p1[253] = \<const0> ;
  assign dfi_0_dw_rddata_p1[252] = \<const0> ;
  assign dfi_0_dw_rddata_p1[251] = \<const0> ;
  assign dfi_0_dw_rddata_p1[250] = \<const0> ;
  assign dfi_0_dw_rddata_p1[249] = \<const0> ;
  assign dfi_0_dw_rddata_p1[248] = \<const0> ;
  assign dfi_0_dw_rddata_p1[247] = \<const0> ;
  assign dfi_0_dw_rddata_p1[246] = \<const0> ;
  assign dfi_0_dw_rddata_p1[245] = \<const0> ;
  assign dfi_0_dw_rddata_p1[244] = \<const0> ;
  assign dfi_0_dw_rddata_p1[243] = \<const0> ;
  assign dfi_0_dw_rddata_p1[242] = \<const0> ;
  assign dfi_0_dw_rddata_p1[241] = \<const0> ;
  assign dfi_0_dw_rddata_p1[240] = \<const0> ;
  assign dfi_0_dw_rddata_p1[239] = \<const0> ;
  assign dfi_0_dw_rddata_p1[238] = \<const0> ;
  assign dfi_0_dw_rddata_p1[237] = \<const0> ;
  assign dfi_0_dw_rddata_p1[236] = \<const0> ;
  assign dfi_0_dw_rddata_p1[235] = \<const0> ;
  assign dfi_0_dw_rddata_p1[234] = \<const0> ;
  assign dfi_0_dw_rddata_p1[233] = \<const0> ;
  assign dfi_0_dw_rddata_p1[232] = \<const0> ;
  assign dfi_0_dw_rddata_p1[231] = \<const0> ;
  assign dfi_0_dw_rddata_p1[230] = \<const0> ;
  assign dfi_0_dw_rddata_p1[229] = \<const0> ;
  assign dfi_0_dw_rddata_p1[228] = \<const0> ;
  assign dfi_0_dw_rddata_p1[227] = \<const0> ;
  assign dfi_0_dw_rddata_p1[226] = \<const0> ;
  assign dfi_0_dw_rddata_p1[225] = \<const0> ;
  assign dfi_0_dw_rddata_p1[224] = \<const0> ;
  assign dfi_0_dw_rddata_p1[223] = \<const0> ;
  assign dfi_0_dw_rddata_p1[222] = \<const0> ;
  assign dfi_0_dw_rddata_p1[221] = \<const0> ;
  assign dfi_0_dw_rddata_p1[220] = \<const0> ;
  assign dfi_0_dw_rddata_p1[219] = \<const0> ;
  assign dfi_0_dw_rddata_p1[218] = \<const0> ;
  assign dfi_0_dw_rddata_p1[217] = \<const0> ;
  assign dfi_0_dw_rddata_p1[216] = \<const0> ;
  assign dfi_0_dw_rddata_p1[215] = \<const0> ;
  assign dfi_0_dw_rddata_p1[214] = \<const0> ;
  assign dfi_0_dw_rddata_p1[213] = \<const0> ;
  assign dfi_0_dw_rddata_p1[212] = \<const0> ;
  assign dfi_0_dw_rddata_p1[211] = \<const0> ;
  assign dfi_0_dw_rddata_p1[210] = \<const0> ;
  assign dfi_0_dw_rddata_p1[209] = \<const0> ;
  assign dfi_0_dw_rddata_p1[208] = \<const0> ;
  assign dfi_0_dw_rddata_p1[207] = \<const0> ;
  assign dfi_0_dw_rddata_p1[206] = \<const0> ;
  assign dfi_0_dw_rddata_p1[205] = \<const0> ;
  assign dfi_0_dw_rddata_p1[204] = \<const0> ;
  assign dfi_0_dw_rddata_p1[203] = \<const0> ;
  assign dfi_0_dw_rddata_p1[202] = \<const0> ;
  assign dfi_0_dw_rddata_p1[201] = \<const0> ;
  assign dfi_0_dw_rddata_p1[200] = \<const0> ;
  assign dfi_0_dw_rddata_p1[199] = \<const0> ;
  assign dfi_0_dw_rddata_p1[198] = \<const0> ;
  assign dfi_0_dw_rddata_p1[197] = \<const0> ;
  assign dfi_0_dw_rddata_p1[196] = \<const0> ;
  assign dfi_0_dw_rddata_p1[195] = \<const0> ;
  assign dfi_0_dw_rddata_p1[194] = \<const0> ;
  assign dfi_0_dw_rddata_p1[193] = \<const0> ;
  assign dfi_0_dw_rddata_p1[192] = \<const0> ;
  assign dfi_0_dw_rddata_p1[191] = \<const0> ;
  assign dfi_0_dw_rddata_p1[190] = \<const0> ;
  assign dfi_0_dw_rddata_p1[189] = \<const0> ;
  assign dfi_0_dw_rddata_p1[188] = \<const0> ;
  assign dfi_0_dw_rddata_p1[187] = \<const0> ;
  assign dfi_0_dw_rddata_p1[186] = \<const0> ;
  assign dfi_0_dw_rddata_p1[185] = \<const0> ;
  assign dfi_0_dw_rddata_p1[184] = \<const0> ;
  assign dfi_0_dw_rddata_p1[183] = \<const0> ;
  assign dfi_0_dw_rddata_p1[182] = \<const0> ;
  assign dfi_0_dw_rddata_p1[181] = \<const0> ;
  assign dfi_0_dw_rddata_p1[180] = \<const0> ;
  assign dfi_0_dw_rddata_p1[179] = \<const0> ;
  assign dfi_0_dw_rddata_p1[178] = \<const0> ;
  assign dfi_0_dw_rddata_p1[177] = \<const0> ;
  assign dfi_0_dw_rddata_p1[176] = \<const0> ;
  assign dfi_0_dw_rddata_p1[175] = \<const0> ;
  assign dfi_0_dw_rddata_p1[174] = \<const0> ;
  assign dfi_0_dw_rddata_p1[173] = \<const0> ;
  assign dfi_0_dw_rddata_p1[172] = \<const0> ;
  assign dfi_0_dw_rddata_p1[171] = \<const0> ;
  assign dfi_0_dw_rddata_p1[170] = \<const0> ;
  assign dfi_0_dw_rddata_p1[169] = \<const0> ;
  assign dfi_0_dw_rddata_p1[168] = \<const0> ;
  assign dfi_0_dw_rddata_p1[167] = \<const0> ;
  assign dfi_0_dw_rddata_p1[166] = \<const0> ;
  assign dfi_0_dw_rddata_p1[165] = \<const0> ;
  assign dfi_0_dw_rddata_p1[164] = \<const0> ;
  assign dfi_0_dw_rddata_p1[163] = \<const0> ;
  assign dfi_0_dw_rddata_p1[162] = \<const0> ;
  assign dfi_0_dw_rddata_p1[161] = \<const0> ;
  assign dfi_0_dw_rddata_p1[160] = \<const0> ;
  assign dfi_0_dw_rddata_p1[159] = \<const0> ;
  assign dfi_0_dw_rddata_p1[158] = \<const0> ;
  assign dfi_0_dw_rddata_p1[157] = \<const0> ;
  assign dfi_0_dw_rddata_p1[156] = \<const0> ;
  assign dfi_0_dw_rddata_p1[155] = \<const0> ;
  assign dfi_0_dw_rddata_p1[154] = \<const0> ;
  assign dfi_0_dw_rddata_p1[153] = \<const0> ;
  assign dfi_0_dw_rddata_p1[152] = \<const0> ;
  assign dfi_0_dw_rddata_p1[151] = \<const0> ;
  assign dfi_0_dw_rddata_p1[150] = \<const0> ;
  assign dfi_0_dw_rddata_p1[149] = \<const0> ;
  assign dfi_0_dw_rddata_p1[148] = \<const0> ;
  assign dfi_0_dw_rddata_p1[147] = \<const0> ;
  assign dfi_0_dw_rddata_p1[146] = \<const0> ;
  assign dfi_0_dw_rddata_p1[145] = \<const0> ;
  assign dfi_0_dw_rddata_p1[144] = \<const0> ;
  assign dfi_0_dw_rddata_p1[143] = \<const0> ;
  assign dfi_0_dw_rddata_p1[142] = \<const0> ;
  assign dfi_0_dw_rddata_p1[141] = \<const0> ;
  assign dfi_0_dw_rddata_p1[140] = \<const0> ;
  assign dfi_0_dw_rddata_p1[139] = \<const0> ;
  assign dfi_0_dw_rddata_p1[138] = \<const0> ;
  assign dfi_0_dw_rddata_p1[137] = \<const0> ;
  assign dfi_0_dw_rddata_p1[136] = \<const0> ;
  assign dfi_0_dw_rddata_p1[135] = \<const0> ;
  assign dfi_0_dw_rddata_p1[134] = \<const0> ;
  assign dfi_0_dw_rddata_p1[133] = \<const0> ;
  assign dfi_0_dw_rddata_p1[132] = \<const0> ;
  assign dfi_0_dw_rddata_p1[131] = \<const0> ;
  assign dfi_0_dw_rddata_p1[130] = \<const0> ;
  assign dfi_0_dw_rddata_p1[129] = \<const0> ;
  assign dfi_0_dw_rddata_p1[128] = \<const0> ;
  assign dfi_0_dw_rddata_p1[127] = \<const0> ;
  assign dfi_0_dw_rddata_p1[126] = \<const0> ;
  assign dfi_0_dw_rddata_p1[125] = \<const0> ;
  assign dfi_0_dw_rddata_p1[124] = \<const0> ;
  assign dfi_0_dw_rddata_p1[123] = \<const0> ;
  assign dfi_0_dw_rddata_p1[122] = \<const0> ;
  assign dfi_0_dw_rddata_p1[121] = \<const0> ;
  assign dfi_0_dw_rddata_p1[120] = \<const0> ;
  assign dfi_0_dw_rddata_p1[119] = \<const0> ;
  assign dfi_0_dw_rddata_p1[118] = \<const0> ;
  assign dfi_0_dw_rddata_p1[117] = \<const0> ;
  assign dfi_0_dw_rddata_p1[116] = \<const0> ;
  assign dfi_0_dw_rddata_p1[115] = \<const0> ;
  assign dfi_0_dw_rddata_p1[114] = \<const0> ;
  assign dfi_0_dw_rddata_p1[113] = \<const0> ;
  assign dfi_0_dw_rddata_p1[112] = \<const0> ;
  assign dfi_0_dw_rddata_p1[111] = \<const0> ;
  assign dfi_0_dw_rddata_p1[110] = \<const0> ;
  assign dfi_0_dw_rddata_p1[109] = \<const0> ;
  assign dfi_0_dw_rddata_p1[108] = \<const0> ;
  assign dfi_0_dw_rddata_p1[107] = \<const0> ;
  assign dfi_0_dw_rddata_p1[106] = \<const0> ;
  assign dfi_0_dw_rddata_p1[105] = \<const0> ;
  assign dfi_0_dw_rddata_p1[104] = \<const0> ;
  assign dfi_0_dw_rddata_p1[103] = \<const0> ;
  assign dfi_0_dw_rddata_p1[102] = \<const0> ;
  assign dfi_0_dw_rddata_p1[101] = \<const0> ;
  assign dfi_0_dw_rddata_p1[100] = \<const0> ;
  assign dfi_0_dw_rddata_p1[99] = \<const0> ;
  assign dfi_0_dw_rddata_p1[98] = \<const0> ;
  assign dfi_0_dw_rddata_p1[97] = \<const0> ;
  assign dfi_0_dw_rddata_p1[96] = \<const0> ;
  assign dfi_0_dw_rddata_p1[95] = \<const0> ;
  assign dfi_0_dw_rddata_p1[94] = \<const0> ;
  assign dfi_0_dw_rddata_p1[93] = \<const0> ;
  assign dfi_0_dw_rddata_p1[92] = \<const0> ;
  assign dfi_0_dw_rddata_p1[91] = \<const0> ;
  assign dfi_0_dw_rddata_p1[90] = \<const0> ;
  assign dfi_0_dw_rddata_p1[89] = \<const0> ;
  assign dfi_0_dw_rddata_p1[88] = \<const0> ;
  assign dfi_0_dw_rddata_p1[87] = \<const0> ;
  assign dfi_0_dw_rddata_p1[86] = \<const0> ;
  assign dfi_0_dw_rddata_p1[85] = \<const0> ;
  assign dfi_0_dw_rddata_p1[84] = \<const0> ;
  assign dfi_0_dw_rddata_p1[83] = \<const0> ;
  assign dfi_0_dw_rddata_p1[82] = \<const0> ;
  assign dfi_0_dw_rddata_p1[81] = \<const0> ;
  assign dfi_0_dw_rddata_p1[80] = \<const0> ;
  assign dfi_0_dw_rddata_p1[79] = \<const0> ;
  assign dfi_0_dw_rddata_p1[78] = \<const0> ;
  assign dfi_0_dw_rddata_p1[77] = \<const0> ;
  assign dfi_0_dw_rddata_p1[76] = \<const0> ;
  assign dfi_0_dw_rddata_p1[75] = \<const0> ;
  assign dfi_0_dw_rddata_p1[74] = \<const0> ;
  assign dfi_0_dw_rddata_p1[73] = \<const0> ;
  assign dfi_0_dw_rddata_p1[72] = \<const0> ;
  assign dfi_0_dw_rddata_p1[71] = \<const0> ;
  assign dfi_0_dw_rddata_p1[70] = \<const0> ;
  assign dfi_0_dw_rddata_p1[69] = \<const0> ;
  assign dfi_0_dw_rddata_p1[68] = \<const0> ;
  assign dfi_0_dw_rddata_p1[67] = \<const0> ;
  assign dfi_0_dw_rddata_p1[66] = \<const0> ;
  assign dfi_0_dw_rddata_p1[65] = \<const0> ;
  assign dfi_0_dw_rddata_p1[64] = \<const0> ;
  assign dfi_0_dw_rddata_p1[63] = \<const0> ;
  assign dfi_0_dw_rddata_p1[62] = \<const0> ;
  assign dfi_0_dw_rddata_p1[61] = \<const0> ;
  assign dfi_0_dw_rddata_p1[60] = \<const0> ;
  assign dfi_0_dw_rddata_p1[59] = \<const0> ;
  assign dfi_0_dw_rddata_p1[58] = \<const0> ;
  assign dfi_0_dw_rddata_p1[57] = \<const0> ;
  assign dfi_0_dw_rddata_p1[56] = \<const0> ;
  assign dfi_0_dw_rddata_p1[55] = \<const0> ;
  assign dfi_0_dw_rddata_p1[54] = \<const0> ;
  assign dfi_0_dw_rddata_p1[53] = \<const0> ;
  assign dfi_0_dw_rddata_p1[52] = \<const0> ;
  assign dfi_0_dw_rddata_p1[51] = \<const0> ;
  assign dfi_0_dw_rddata_p1[50] = \<const0> ;
  assign dfi_0_dw_rddata_p1[49] = \<const0> ;
  assign dfi_0_dw_rddata_p1[48] = \<const0> ;
  assign dfi_0_dw_rddata_p1[47] = \<const0> ;
  assign dfi_0_dw_rddata_p1[46] = \<const0> ;
  assign dfi_0_dw_rddata_p1[45] = \<const0> ;
  assign dfi_0_dw_rddata_p1[44] = \<const0> ;
  assign dfi_0_dw_rddata_p1[43] = \<const0> ;
  assign dfi_0_dw_rddata_p1[42] = \<const0> ;
  assign dfi_0_dw_rddata_p1[41] = \<const0> ;
  assign dfi_0_dw_rddata_p1[40] = \<const0> ;
  assign dfi_0_dw_rddata_p1[39] = \<const0> ;
  assign dfi_0_dw_rddata_p1[38] = \<const0> ;
  assign dfi_0_dw_rddata_p1[37] = \<const0> ;
  assign dfi_0_dw_rddata_p1[36] = \<const0> ;
  assign dfi_0_dw_rddata_p1[35] = \<const0> ;
  assign dfi_0_dw_rddata_p1[34] = \<const0> ;
  assign dfi_0_dw_rddata_p1[33] = \<const0> ;
  assign dfi_0_dw_rddata_p1[32] = \<const0> ;
  assign dfi_0_dw_rddata_p1[31] = \<const0> ;
  assign dfi_0_dw_rddata_p1[30] = \<const0> ;
  assign dfi_0_dw_rddata_p1[29] = \<const0> ;
  assign dfi_0_dw_rddata_p1[28] = \<const0> ;
  assign dfi_0_dw_rddata_p1[27] = \<const0> ;
  assign dfi_0_dw_rddata_p1[26] = \<const0> ;
  assign dfi_0_dw_rddata_p1[25] = \<const0> ;
  assign dfi_0_dw_rddata_p1[24] = \<const0> ;
  assign dfi_0_dw_rddata_p1[23] = \<const0> ;
  assign dfi_0_dw_rddata_p1[22] = \<const0> ;
  assign dfi_0_dw_rddata_p1[21] = \<const0> ;
  assign dfi_0_dw_rddata_p1[20] = \<const0> ;
  assign dfi_0_dw_rddata_p1[19] = \<const0> ;
  assign dfi_0_dw_rddata_p1[18] = \<const0> ;
  assign dfi_0_dw_rddata_p1[17] = \<const0> ;
  assign dfi_0_dw_rddata_p1[16] = \<const0> ;
  assign dfi_0_dw_rddata_p1[15] = \<const0> ;
  assign dfi_0_dw_rddata_p1[14] = \<const0> ;
  assign dfi_0_dw_rddata_p1[13] = \<const0> ;
  assign dfi_0_dw_rddata_p1[12] = \<const0> ;
  assign dfi_0_dw_rddata_p1[11] = \<const0> ;
  assign dfi_0_dw_rddata_p1[10] = \<const0> ;
  assign dfi_0_dw_rddata_p1[9] = \<const0> ;
  assign dfi_0_dw_rddata_p1[8] = \<const0> ;
  assign dfi_0_dw_rddata_p1[7] = \<const0> ;
  assign dfi_0_dw_rddata_p1[6] = \<const0> ;
  assign dfi_0_dw_rddata_p1[5] = \<const0> ;
  assign dfi_0_dw_rddata_p1[4] = \<const0> ;
  assign dfi_0_dw_rddata_p1[3] = \<const0> ;
  assign dfi_0_dw_rddata_p1[2] = \<const0> ;
  assign dfi_0_dw_rddata_p1[1] = \<const0> ;
  assign dfi_0_dw_rddata_p1[0] = \<const0> ;
  assign dfi_0_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_0_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_0_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_0_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_0_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_0_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_0_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_0_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_0_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_0_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_0_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_0_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_0_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_0_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_0_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_0_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_0_dw_rddata_valid[3] = \<const0> ;
  assign dfi_0_dw_rddata_valid[2] = \<const0> ;
  assign dfi_0_dw_rddata_valid[1] = \<const0> ;
  assign dfi_0_dw_rddata_valid[0] = \<const0> ;
  assign dfi_0_init_complete = \<const0> ;
  assign dfi_0_out_rst_n = \<const0> ;
  assign dfi_0_phyupd_ack = \<const0> ;
  assign dfi_10_aw_aerr_n[1] = \<const0> ;
  assign dfi_10_aw_aerr_n[0] = \<const0> ;
  assign dfi_10_clk_init = \<const0> ;
  assign dfi_10_ctrlupd_req = \<const0> ;
  assign dfi_10_dbi_byte_disable[15] = \<const0> ;
  assign dfi_10_dbi_byte_disable[14] = \<const0> ;
  assign dfi_10_dbi_byte_disable[13] = \<const0> ;
  assign dfi_10_dbi_byte_disable[12] = \<const0> ;
  assign dfi_10_dbi_byte_disable[11] = \<const0> ;
  assign dfi_10_dbi_byte_disable[10] = \<const0> ;
  assign dfi_10_dbi_byte_disable[9] = \<const0> ;
  assign dfi_10_dbi_byte_disable[8] = \<const0> ;
  assign dfi_10_dbi_byte_disable[7] = \<const0> ;
  assign dfi_10_dbi_byte_disable[6] = \<const0> ;
  assign dfi_10_dbi_byte_disable[5] = \<const0> ;
  assign dfi_10_dbi_byte_disable[4] = \<const0> ;
  assign dfi_10_dbi_byte_disable[3] = \<const0> ;
  assign dfi_10_dbi_byte_disable[2] = \<const0> ;
  assign dfi_10_dbi_byte_disable[1] = \<const0> ;
  assign dfi_10_dbi_byte_disable[0] = \<const0> ;
  assign dfi_10_dw_derr_n[7] = \<const0> ;
  assign dfi_10_dw_derr_n[6] = \<const0> ;
  assign dfi_10_dw_derr_n[5] = \<const0> ;
  assign dfi_10_dw_derr_n[4] = \<const0> ;
  assign dfi_10_dw_derr_n[3] = \<const0> ;
  assign dfi_10_dw_derr_n[2] = \<const0> ;
  assign dfi_10_dw_derr_n[1] = \<const0> ;
  assign dfi_10_dw_derr_n[0] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_10_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_10_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_10_dw_rddata_p0[255] = \<const0> ;
  assign dfi_10_dw_rddata_p0[254] = \<const0> ;
  assign dfi_10_dw_rddata_p0[253] = \<const0> ;
  assign dfi_10_dw_rddata_p0[252] = \<const0> ;
  assign dfi_10_dw_rddata_p0[251] = \<const0> ;
  assign dfi_10_dw_rddata_p0[250] = \<const0> ;
  assign dfi_10_dw_rddata_p0[249] = \<const0> ;
  assign dfi_10_dw_rddata_p0[248] = \<const0> ;
  assign dfi_10_dw_rddata_p0[247] = \<const0> ;
  assign dfi_10_dw_rddata_p0[246] = \<const0> ;
  assign dfi_10_dw_rddata_p0[245] = \<const0> ;
  assign dfi_10_dw_rddata_p0[244] = \<const0> ;
  assign dfi_10_dw_rddata_p0[243] = \<const0> ;
  assign dfi_10_dw_rddata_p0[242] = \<const0> ;
  assign dfi_10_dw_rddata_p0[241] = \<const0> ;
  assign dfi_10_dw_rddata_p0[240] = \<const0> ;
  assign dfi_10_dw_rddata_p0[239] = \<const0> ;
  assign dfi_10_dw_rddata_p0[238] = \<const0> ;
  assign dfi_10_dw_rddata_p0[237] = \<const0> ;
  assign dfi_10_dw_rddata_p0[236] = \<const0> ;
  assign dfi_10_dw_rddata_p0[235] = \<const0> ;
  assign dfi_10_dw_rddata_p0[234] = \<const0> ;
  assign dfi_10_dw_rddata_p0[233] = \<const0> ;
  assign dfi_10_dw_rddata_p0[232] = \<const0> ;
  assign dfi_10_dw_rddata_p0[231] = \<const0> ;
  assign dfi_10_dw_rddata_p0[230] = \<const0> ;
  assign dfi_10_dw_rddata_p0[229] = \<const0> ;
  assign dfi_10_dw_rddata_p0[228] = \<const0> ;
  assign dfi_10_dw_rddata_p0[227] = \<const0> ;
  assign dfi_10_dw_rddata_p0[226] = \<const0> ;
  assign dfi_10_dw_rddata_p0[225] = \<const0> ;
  assign dfi_10_dw_rddata_p0[224] = \<const0> ;
  assign dfi_10_dw_rddata_p0[223] = \<const0> ;
  assign dfi_10_dw_rddata_p0[222] = \<const0> ;
  assign dfi_10_dw_rddata_p0[221] = \<const0> ;
  assign dfi_10_dw_rddata_p0[220] = \<const0> ;
  assign dfi_10_dw_rddata_p0[219] = \<const0> ;
  assign dfi_10_dw_rddata_p0[218] = \<const0> ;
  assign dfi_10_dw_rddata_p0[217] = \<const0> ;
  assign dfi_10_dw_rddata_p0[216] = \<const0> ;
  assign dfi_10_dw_rddata_p0[215] = \<const0> ;
  assign dfi_10_dw_rddata_p0[214] = \<const0> ;
  assign dfi_10_dw_rddata_p0[213] = \<const0> ;
  assign dfi_10_dw_rddata_p0[212] = \<const0> ;
  assign dfi_10_dw_rddata_p0[211] = \<const0> ;
  assign dfi_10_dw_rddata_p0[210] = \<const0> ;
  assign dfi_10_dw_rddata_p0[209] = \<const0> ;
  assign dfi_10_dw_rddata_p0[208] = \<const0> ;
  assign dfi_10_dw_rddata_p0[207] = \<const0> ;
  assign dfi_10_dw_rddata_p0[206] = \<const0> ;
  assign dfi_10_dw_rddata_p0[205] = \<const0> ;
  assign dfi_10_dw_rddata_p0[204] = \<const0> ;
  assign dfi_10_dw_rddata_p0[203] = \<const0> ;
  assign dfi_10_dw_rddata_p0[202] = \<const0> ;
  assign dfi_10_dw_rddata_p0[201] = \<const0> ;
  assign dfi_10_dw_rddata_p0[200] = \<const0> ;
  assign dfi_10_dw_rddata_p0[199] = \<const0> ;
  assign dfi_10_dw_rddata_p0[198] = \<const0> ;
  assign dfi_10_dw_rddata_p0[197] = \<const0> ;
  assign dfi_10_dw_rddata_p0[196] = \<const0> ;
  assign dfi_10_dw_rddata_p0[195] = \<const0> ;
  assign dfi_10_dw_rddata_p0[194] = \<const0> ;
  assign dfi_10_dw_rddata_p0[193] = \<const0> ;
  assign dfi_10_dw_rddata_p0[192] = \<const0> ;
  assign dfi_10_dw_rddata_p0[191] = \<const0> ;
  assign dfi_10_dw_rddata_p0[190] = \<const0> ;
  assign dfi_10_dw_rddata_p0[189] = \<const0> ;
  assign dfi_10_dw_rddata_p0[188] = \<const0> ;
  assign dfi_10_dw_rddata_p0[187] = \<const0> ;
  assign dfi_10_dw_rddata_p0[186] = \<const0> ;
  assign dfi_10_dw_rddata_p0[185] = \<const0> ;
  assign dfi_10_dw_rddata_p0[184] = \<const0> ;
  assign dfi_10_dw_rddata_p0[183] = \<const0> ;
  assign dfi_10_dw_rddata_p0[182] = \<const0> ;
  assign dfi_10_dw_rddata_p0[181] = \<const0> ;
  assign dfi_10_dw_rddata_p0[180] = \<const0> ;
  assign dfi_10_dw_rddata_p0[179] = \<const0> ;
  assign dfi_10_dw_rddata_p0[178] = \<const0> ;
  assign dfi_10_dw_rddata_p0[177] = \<const0> ;
  assign dfi_10_dw_rddata_p0[176] = \<const0> ;
  assign dfi_10_dw_rddata_p0[175] = \<const0> ;
  assign dfi_10_dw_rddata_p0[174] = \<const0> ;
  assign dfi_10_dw_rddata_p0[173] = \<const0> ;
  assign dfi_10_dw_rddata_p0[172] = \<const0> ;
  assign dfi_10_dw_rddata_p0[171] = \<const0> ;
  assign dfi_10_dw_rddata_p0[170] = \<const0> ;
  assign dfi_10_dw_rddata_p0[169] = \<const0> ;
  assign dfi_10_dw_rddata_p0[168] = \<const0> ;
  assign dfi_10_dw_rddata_p0[167] = \<const0> ;
  assign dfi_10_dw_rddata_p0[166] = \<const0> ;
  assign dfi_10_dw_rddata_p0[165] = \<const0> ;
  assign dfi_10_dw_rddata_p0[164] = \<const0> ;
  assign dfi_10_dw_rddata_p0[163] = \<const0> ;
  assign dfi_10_dw_rddata_p0[162] = \<const0> ;
  assign dfi_10_dw_rddata_p0[161] = \<const0> ;
  assign dfi_10_dw_rddata_p0[160] = \<const0> ;
  assign dfi_10_dw_rddata_p0[159] = \<const0> ;
  assign dfi_10_dw_rddata_p0[158] = \<const0> ;
  assign dfi_10_dw_rddata_p0[157] = \<const0> ;
  assign dfi_10_dw_rddata_p0[156] = \<const0> ;
  assign dfi_10_dw_rddata_p0[155] = \<const0> ;
  assign dfi_10_dw_rddata_p0[154] = \<const0> ;
  assign dfi_10_dw_rddata_p0[153] = \<const0> ;
  assign dfi_10_dw_rddata_p0[152] = \<const0> ;
  assign dfi_10_dw_rddata_p0[151] = \<const0> ;
  assign dfi_10_dw_rddata_p0[150] = \<const0> ;
  assign dfi_10_dw_rddata_p0[149] = \<const0> ;
  assign dfi_10_dw_rddata_p0[148] = \<const0> ;
  assign dfi_10_dw_rddata_p0[147] = \<const0> ;
  assign dfi_10_dw_rddata_p0[146] = \<const0> ;
  assign dfi_10_dw_rddata_p0[145] = \<const0> ;
  assign dfi_10_dw_rddata_p0[144] = \<const0> ;
  assign dfi_10_dw_rddata_p0[143] = \<const0> ;
  assign dfi_10_dw_rddata_p0[142] = \<const0> ;
  assign dfi_10_dw_rddata_p0[141] = \<const0> ;
  assign dfi_10_dw_rddata_p0[140] = \<const0> ;
  assign dfi_10_dw_rddata_p0[139] = \<const0> ;
  assign dfi_10_dw_rddata_p0[138] = \<const0> ;
  assign dfi_10_dw_rddata_p0[137] = \<const0> ;
  assign dfi_10_dw_rddata_p0[136] = \<const0> ;
  assign dfi_10_dw_rddata_p0[135] = \<const0> ;
  assign dfi_10_dw_rddata_p0[134] = \<const0> ;
  assign dfi_10_dw_rddata_p0[133] = \<const0> ;
  assign dfi_10_dw_rddata_p0[132] = \<const0> ;
  assign dfi_10_dw_rddata_p0[131] = \<const0> ;
  assign dfi_10_dw_rddata_p0[130] = \<const0> ;
  assign dfi_10_dw_rddata_p0[129] = \<const0> ;
  assign dfi_10_dw_rddata_p0[128] = \<const0> ;
  assign dfi_10_dw_rddata_p0[127] = \<const0> ;
  assign dfi_10_dw_rddata_p0[126] = \<const0> ;
  assign dfi_10_dw_rddata_p0[125] = \<const0> ;
  assign dfi_10_dw_rddata_p0[124] = \<const0> ;
  assign dfi_10_dw_rddata_p0[123] = \<const0> ;
  assign dfi_10_dw_rddata_p0[122] = \<const0> ;
  assign dfi_10_dw_rddata_p0[121] = \<const0> ;
  assign dfi_10_dw_rddata_p0[120] = \<const0> ;
  assign dfi_10_dw_rddata_p0[119] = \<const0> ;
  assign dfi_10_dw_rddata_p0[118] = \<const0> ;
  assign dfi_10_dw_rddata_p0[117] = \<const0> ;
  assign dfi_10_dw_rddata_p0[116] = \<const0> ;
  assign dfi_10_dw_rddata_p0[115] = \<const0> ;
  assign dfi_10_dw_rddata_p0[114] = \<const0> ;
  assign dfi_10_dw_rddata_p0[113] = \<const0> ;
  assign dfi_10_dw_rddata_p0[112] = \<const0> ;
  assign dfi_10_dw_rddata_p0[111] = \<const0> ;
  assign dfi_10_dw_rddata_p0[110] = \<const0> ;
  assign dfi_10_dw_rddata_p0[109] = \<const0> ;
  assign dfi_10_dw_rddata_p0[108] = \<const0> ;
  assign dfi_10_dw_rddata_p0[107] = \<const0> ;
  assign dfi_10_dw_rddata_p0[106] = \<const0> ;
  assign dfi_10_dw_rddata_p0[105] = \<const0> ;
  assign dfi_10_dw_rddata_p0[104] = \<const0> ;
  assign dfi_10_dw_rddata_p0[103] = \<const0> ;
  assign dfi_10_dw_rddata_p0[102] = \<const0> ;
  assign dfi_10_dw_rddata_p0[101] = \<const0> ;
  assign dfi_10_dw_rddata_p0[100] = \<const0> ;
  assign dfi_10_dw_rddata_p0[99] = \<const0> ;
  assign dfi_10_dw_rddata_p0[98] = \<const0> ;
  assign dfi_10_dw_rddata_p0[97] = \<const0> ;
  assign dfi_10_dw_rddata_p0[96] = \<const0> ;
  assign dfi_10_dw_rddata_p0[95] = \<const0> ;
  assign dfi_10_dw_rddata_p0[94] = \<const0> ;
  assign dfi_10_dw_rddata_p0[93] = \<const0> ;
  assign dfi_10_dw_rddata_p0[92] = \<const0> ;
  assign dfi_10_dw_rddata_p0[91] = \<const0> ;
  assign dfi_10_dw_rddata_p0[90] = \<const0> ;
  assign dfi_10_dw_rddata_p0[89] = \<const0> ;
  assign dfi_10_dw_rddata_p0[88] = \<const0> ;
  assign dfi_10_dw_rddata_p0[87] = \<const0> ;
  assign dfi_10_dw_rddata_p0[86] = \<const0> ;
  assign dfi_10_dw_rddata_p0[85] = \<const0> ;
  assign dfi_10_dw_rddata_p0[84] = \<const0> ;
  assign dfi_10_dw_rddata_p0[83] = \<const0> ;
  assign dfi_10_dw_rddata_p0[82] = \<const0> ;
  assign dfi_10_dw_rddata_p0[81] = \<const0> ;
  assign dfi_10_dw_rddata_p0[80] = \<const0> ;
  assign dfi_10_dw_rddata_p0[79] = \<const0> ;
  assign dfi_10_dw_rddata_p0[78] = \<const0> ;
  assign dfi_10_dw_rddata_p0[77] = \<const0> ;
  assign dfi_10_dw_rddata_p0[76] = \<const0> ;
  assign dfi_10_dw_rddata_p0[75] = \<const0> ;
  assign dfi_10_dw_rddata_p0[74] = \<const0> ;
  assign dfi_10_dw_rddata_p0[73] = \<const0> ;
  assign dfi_10_dw_rddata_p0[72] = \<const0> ;
  assign dfi_10_dw_rddata_p0[71] = \<const0> ;
  assign dfi_10_dw_rddata_p0[70] = \<const0> ;
  assign dfi_10_dw_rddata_p0[69] = \<const0> ;
  assign dfi_10_dw_rddata_p0[68] = \<const0> ;
  assign dfi_10_dw_rddata_p0[67] = \<const0> ;
  assign dfi_10_dw_rddata_p0[66] = \<const0> ;
  assign dfi_10_dw_rddata_p0[65] = \<const0> ;
  assign dfi_10_dw_rddata_p0[64] = \<const0> ;
  assign dfi_10_dw_rddata_p0[63] = \<const0> ;
  assign dfi_10_dw_rddata_p0[62] = \<const0> ;
  assign dfi_10_dw_rddata_p0[61] = \<const0> ;
  assign dfi_10_dw_rddata_p0[60] = \<const0> ;
  assign dfi_10_dw_rddata_p0[59] = \<const0> ;
  assign dfi_10_dw_rddata_p0[58] = \<const0> ;
  assign dfi_10_dw_rddata_p0[57] = \<const0> ;
  assign dfi_10_dw_rddata_p0[56] = \<const0> ;
  assign dfi_10_dw_rddata_p0[55] = \<const0> ;
  assign dfi_10_dw_rddata_p0[54] = \<const0> ;
  assign dfi_10_dw_rddata_p0[53] = \<const0> ;
  assign dfi_10_dw_rddata_p0[52] = \<const0> ;
  assign dfi_10_dw_rddata_p0[51] = \<const0> ;
  assign dfi_10_dw_rddata_p0[50] = \<const0> ;
  assign dfi_10_dw_rddata_p0[49] = \<const0> ;
  assign dfi_10_dw_rddata_p0[48] = \<const0> ;
  assign dfi_10_dw_rddata_p0[47] = \<const0> ;
  assign dfi_10_dw_rddata_p0[46] = \<const0> ;
  assign dfi_10_dw_rddata_p0[45] = \<const0> ;
  assign dfi_10_dw_rddata_p0[44] = \<const0> ;
  assign dfi_10_dw_rddata_p0[43] = \<const0> ;
  assign dfi_10_dw_rddata_p0[42] = \<const0> ;
  assign dfi_10_dw_rddata_p0[41] = \<const0> ;
  assign dfi_10_dw_rddata_p0[40] = \<const0> ;
  assign dfi_10_dw_rddata_p0[39] = \<const0> ;
  assign dfi_10_dw_rddata_p0[38] = \<const0> ;
  assign dfi_10_dw_rddata_p0[37] = \<const0> ;
  assign dfi_10_dw_rddata_p0[36] = \<const0> ;
  assign dfi_10_dw_rddata_p0[35] = \<const0> ;
  assign dfi_10_dw_rddata_p0[34] = \<const0> ;
  assign dfi_10_dw_rddata_p0[33] = \<const0> ;
  assign dfi_10_dw_rddata_p0[32] = \<const0> ;
  assign dfi_10_dw_rddata_p0[31] = \<const0> ;
  assign dfi_10_dw_rddata_p0[30] = \<const0> ;
  assign dfi_10_dw_rddata_p0[29] = \<const0> ;
  assign dfi_10_dw_rddata_p0[28] = \<const0> ;
  assign dfi_10_dw_rddata_p0[27] = \<const0> ;
  assign dfi_10_dw_rddata_p0[26] = \<const0> ;
  assign dfi_10_dw_rddata_p0[25] = \<const0> ;
  assign dfi_10_dw_rddata_p0[24] = \<const0> ;
  assign dfi_10_dw_rddata_p0[23] = \<const0> ;
  assign dfi_10_dw_rddata_p0[22] = \<const0> ;
  assign dfi_10_dw_rddata_p0[21] = \<const0> ;
  assign dfi_10_dw_rddata_p0[20] = \<const0> ;
  assign dfi_10_dw_rddata_p0[19] = \<const0> ;
  assign dfi_10_dw_rddata_p0[18] = \<const0> ;
  assign dfi_10_dw_rddata_p0[17] = \<const0> ;
  assign dfi_10_dw_rddata_p0[16] = \<const0> ;
  assign dfi_10_dw_rddata_p0[15] = \<const0> ;
  assign dfi_10_dw_rddata_p0[14] = \<const0> ;
  assign dfi_10_dw_rddata_p0[13] = \<const0> ;
  assign dfi_10_dw_rddata_p0[12] = \<const0> ;
  assign dfi_10_dw_rddata_p0[11] = \<const0> ;
  assign dfi_10_dw_rddata_p0[10] = \<const0> ;
  assign dfi_10_dw_rddata_p0[9] = \<const0> ;
  assign dfi_10_dw_rddata_p0[8] = \<const0> ;
  assign dfi_10_dw_rddata_p0[7] = \<const0> ;
  assign dfi_10_dw_rddata_p0[6] = \<const0> ;
  assign dfi_10_dw_rddata_p0[5] = \<const0> ;
  assign dfi_10_dw_rddata_p0[4] = \<const0> ;
  assign dfi_10_dw_rddata_p0[3] = \<const0> ;
  assign dfi_10_dw_rddata_p0[2] = \<const0> ;
  assign dfi_10_dw_rddata_p0[1] = \<const0> ;
  assign dfi_10_dw_rddata_p0[0] = \<const0> ;
  assign dfi_10_dw_rddata_p1[255] = \<const0> ;
  assign dfi_10_dw_rddata_p1[254] = \<const0> ;
  assign dfi_10_dw_rddata_p1[253] = \<const0> ;
  assign dfi_10_dw_rddata_p1[252] = \<const0> ;
  assign dfi_10_dw_rddata_p1[251] = \<const0> ;
  assign dfi_10_dw_rddata_p1[250] = \<const0> ;
  assign dfi_10_dw_rddata_p1[249] = \<const0> ;
  assign dfi_10_dw_rddata_p1[248] = \<const0> ;
  assign dfi_10_dw_rddata_p1[247] = \<const0> ;
  assign dfi_10_dw_rddata_p1[246] = \<const0> ;
  assign dfi_10_dw_rddata_p1[245] = \<const0> ;
  assign dfi_10_dw_rddata_p1[244] = \<const0> ;
  assign dfi_10_dw_rddata_p1[243] = \<const0> ;
  assign dfi_10_dw_rddata_p1[242] = \<const0> ;
  assign dfi_10_dw_rddata_p1[241] = \<const0> ;
  assign dfi_10_dw_rddata_p1[240] = \<const0> ;
  assign dfi_10_dw_rddata_p1[239] = \<const0> ;
  assign dfi_10_dw_rddata_p1[238] = \<const0> ;
  assign dfi_10_dw_rddata_p1[237] = \<const0> ;
  assign dfi_10_dw_rddata_p1[236] = \<const0> ;
  assign dfi_10_dw_rddata_p1[235] = \<const0> ;
  assign dfi_10_dw_rddata_p1[234] = \<const0> ;
  assign dfi_10_dw_rddata_p1[233] = \<const0> ;
  assign dfi_10_dw_rddata_p1[232] = \<const0> ;
  assign dfi_10_dw_rddata_p1[231] = \<const0> ;
  assign dfi_10_dw_rddata_p1[230] = \<const0> ;
  assign dfi_10_dw_rddata_p1[229] = \<const0> ;
  assign dfi_10_dw_rddata_p1[228] = \<const0> ;
  assign dfi_10_dw_rddata_p1[227] = \<const0> ;
  assign dfi_10_dw_rddata_p1[226] = \<const0> ;
  assign dfi_10_dw_rddata_p1[225] = \<const0> ;
  assign dfi_10_dw_rddata_p1[224] = \<const0> ;
  assign dfi_10_dw_rddata_p1[223] = \<const0> ;
  assign dfi_10_dw_rddata_p1[222] = \<const0> ;
  assign dfi_10_dw_rddata_p1[221] = \<const0> ;
  assign dfi_10_dw_rddata_p1[220] = \<const0> ;
  assign dfi_10_dw_rddata_p1[219] = \<const0> ;
  assign dfi_10_dw_rddata_p1[218] = \<const0> ;
  assign dfi_10_dw_rddata_p1[217] = \<const0> ;
  assign dfi_10_dw_rddata_p1[216] = \<const0> ;
  assign dfi_10_dw_rddata_p1[215] = \<const0> ;
  assign dfi_10_dw_rddata_p1[214] = \<const0> ;
  assign dfi_10_dw_rddata_p1[213] = \<const0> ;
  assign dfi_10_dw_rddata_p1[212] = \<const0> ;
  assign dfi_10_dw_rddata_p1[211] = \<const0> ;
  assign dfi_10_dw_rddata_p1[210] = \<const0> ;
  assign dfi_10_dw_rddata_p1[209] = \<const0> ;
  assign dfi_10_dw_rddata_p1[208] = \<const0> ;
  assign dfi_10_dw_rddata_p1[207] = \<const0> ;
  assign dfi_10_dw_rddata_p1[206] = \<const0> ;
  assign dfi_10_dw_rddata_p1[205] = \<const0> ;
  assign dfi_10_dw_rddata_p1[204] = \<const0> ;
  assign dfi_10_dw_rddata_p1[203] = \<const0> ;
  assign dfi_10_dw_rddata_p1[202] = \<const0> ;
  assign dfi_10_dw_rddata_p1[201] = \<const0> ;
  assign dfi_10_dw_rddata_p1[200] = \<const0> ;
  assign dfi_10_dw_rddata_p1[199] = \<const0> ;
  assign dfi_10_dw_rddata_p1[198] = \<const0> ;
  assign dfi_10_dw_rddata_p1[197] = \<const0> ;
  assign dfi_10_dw_rddata_p1[196] = \<const0> ;
  assign dfi_10_dw_rddata_p1[195] = \<const0> ;
  assign dfi_10_dw_rddata_p1[194] = \<const0> ;
  assign dfi_10_dw_rddata_p1[193] = \<const0> ;
  assign dfi_10_dw_rddata_p1[192] = \<const0> ;
  assign dfi_10_dw_rddata_p1[191] = \<const0> ;
  assign dfi_10_dw_rddata_p1[190] = \<const0> ;
  assign dfi_10_dw_rddata_p1[189] = \<const0> ;
  assign dfi_10_dw_rddata_p1[188] = \<const0> ;
  assign dfi_10_dw_rddata_p1[187] = \<const0> ;
  assign dfi_10_dw_rddata_p1[186] = \<const0> ;
  assign dfi_10_dw_rddata_p1[185] = \<const0> ;
  assign dfi_10_dw_rddata_p1[184] = \<const0> ;
  assign dfi_10_dw_rddata_p1[183] = \<const0> ;
  assign dfi_10_dw_rddata_p1[182] = \<const0> ;
  assign dfi_10_dw_rddata_p1[181] = \<const0> ;
  assign dfi_10_dw_rddata_p1[180] = \<const0> ;
  assign dfi_10_dw_rddata_p1[179] = \<const0> ;
  assign dfi_10_dw_rddata_p1[178] = \<const0> ;
  assign dfi_10_dw_rddata_p1[177] = \<const0> ;
  assign dfi_10_dw_rddata_p1[176] = \<const0> ;
  assign dfi_10_dw_rddata_p1[175] = \<const0> ;
  assign dfi_10_dw_rddata_p1[174] = \<const0> ;
  assign dfi_10_dw_rddata_p1[173] = \<const0> ;
  assign dfi_10_dw_rddata_p1[172] = \<const0> ;
  assign dfi_10_dw_rddata_p1[171] = \<const0> ;
  assign dfi_10_dw_rddata_p1[170] = \<const0> ;
  assign dfi_10_dw_rddata_p1[169] = \<const0> ;
  assign dfi_10_dw_rddata_p1[168] = \<const0> ;
  assign dfi_10_dw_rddata_p1[167] = \<const0> ;
  assign dfi_10_dw_rddata_p1[166] = \<const0> ;
  assign dfi_10_dw_rddata_p1[165] = \<const0> ;
  assign dfi_10_dw_rddata_p1[164] = \<const0> ;
  assign dfi_10_dw_rddata_p1[163] = \<const0> ;
  assign dfi_10_dw_rddata_p1[162] = \<const0> ;
  assign dfi_10_dw_rddata_p1[161] = \<const0> ;
  assign dfi_10_dw_rddata_p1[160] = \<const0> ;
  assign dfi_10_dw_rddata_p1[159] = \<const0> ;
  assign dfi_10_dw_rddata_p1[158] = \<const0> ;
  assign dfi_10_dw_rddata_p1[157] = \<const0> ;
  assign dfi_10_dw_rddata_p1[156] = \<const0> ;
  assign dfi_10_dw_rddata_p1[155] = \<const0> ;
  assign dfi_10_dw_rddata_p1[154] = \<const0> ;
  assign dfi_10_dw_rddata_p1[153] = \<const0> ;
  assign dfi_10_dw_rddata_p1[152] = \<const0> ;
  assign dfi_10_dw_rddata_p1[151] = \<const0> ;
  assign dfi_10_dw_rddata_p1[150] = \<const0> ;
  assign dfi_10_dw_rddata_p1[149] = \<const0> ;
  assign dfi_10_dw_rddata_p1[148] = \<const0> ;
  assign dfi_10_dw_rddata_p1[147] = \<const0> ;
  assign dfi_10_dw_rddata_p1[146] = \<const0> ;
  assign dfi_10_dw_rddata_p1[145] = \<const0> ;
  assign dfi_10_dw_rddata_p1[144] = \<const0> ;
  assign dfi_10_dw_rddata_p1[143] = \<const0> ;
  assign dfi_10_dw_rddata_p1[142] = \<const0> ;
  assign dfi_10_dw_rddata_p1[141] = \<const0> ;
  assign dfi_10_dw_rddata_p1[140] = \<const0> ;
  assign dfi_10_dw_rddata_p1[139] = \<const0> ;
  assign dfi_10_dw_rddata_p1[138] = \<const0> ;
  assign dfi_10_dw_rddata_p1[137] = \<const0> ;
  assign dfi_10_dw_rddata_p1[136] = \<const0> ;
  assign dfi_10_dw_rddata_p1[135] = \<const0> ;
  assign dfi_10_dw_rddata_p1[134] = \<const0> ;
  assign dfi_10_dw_rddata_p1[133] = \<const0> ;
  assign dfi_10_dw_rddata_p1[132] = \<const0> ;
  assign dfi_10_dw_rddata_p1[131] = \<const0> ;
  assign dfi_10_dw_rddata_p1[130] = \<const0> ;
  assign dfi_10_dw_rddata_p1[129] = \<const0> ;
  assign dfi_10_dw_rddata_p1[128] = \<const0> ;
  assign dfi_10_dw_rddata_p1[127] = \<const0> ;
  assign dfi_10_dw_rddata_p1[126] = \<const0> ;
  assign dfi_10_dw_rddata_p1[125] = \<const0> ;
  assign dfi_10_dw_rddata_p1[124] = \<const0> ;
  assign dfi_10_dw_rddata_p1[123] = \<const0> ;
  assign dfi_10_dw_rddata_p1[122] = \<const0> ;
  assign dfi_10_dw_rddata_p1[121] = \<const0> ;
  assign dfi_10_dw_rddata_p1[120] = \<const0> ;
  assign dfi_10_dw_rddata_p1[119] = \<const0> ;
  assign dfi_10_dw_rddata_p1[118] = \<const0> ;
  assign dfi_10_dw_rddata_p1[117] = \<const0> ;
  assign dfi_10_dw_rddata_p1[116] = \<const0> ;
  assign dfi_10_dw_rddata_p1[115] = \<const0> ;
  assign dfi_10_dw_rddata_p1[114] = \<const0> ;
  assign dfi_10_dw_rddata_p1[113] = \<const0> ;
  assign dfi_10_dw_rddata_p1[112] = \<const0> ;
  assign dfi_10_dw_rddata_p1[111] = \<const0> ;
  assign dfi_10_dw_rddata_p1[110] = \<const0> ;
  assign dfi_10_dw_rddata_p1[109] = \<const0> ;
  assign dfi_10_dw_rddata_p1[108] = \<const0> ;
  assign dfi_10_dw_rddata_p1[107] = \<const0> ;
  assign dfi_10_dw_rddata_p1[106] = \<const0> ;
  assign dfi_10_dw_rddata_p1[105] = \<const0> ;
  assign dfi_10_dw_rddata_p1[104] = \<const0> ;
  assign dfi_10_dw_rddata_p1[103] = \<const0> ;
  assign dfi_10_dw_rddata_p1[102] = \<const0> ;
  assign dfi_10_dw_rddata_p1[101] = \<const0> ;
  assign dfi_10_dw_rddata_p1[100] = \<const0> ;
  assign dfi_10_dw_rddata_p1[99] = \<const0> ;
  assign dfi_10_dw_rddata_p1[98] = \<const0> ;
  assign dfi_10_dw_rddata_p1[97] = \<const0> ;
  assign dfi_10_dw_rddata_p1[96] = \<const0> ;
  assign dfi_10_dw_rddata_p1[95] = \<const0> ;
  assign dfi_10_dw_rddata_p1[94] = \<const0> ;
  assign dfi_10_dw_rddata_p1[93] = \<const0> ;
  assign dfi_10_dw_rddata_p1[92] = \<const0> ;
  assign dfi_10_dw_rddata_p1[91] = \<const0> ;
  assign dfi_10_dw_rddata_p1[90] = \<const0> ;
  assign dfi_10_dw_rddata_p1[89] = \<const0> ;
  assign dfi_10_dw_rddata_p1[88] = \<const0> ;
  assign dfi_10_dw_rddata_p1[87] = \<const0> ;
  assign dfi_10_dw_rddata_p1[86] = \<const0> ;
  assign dfi_10_dw_rddata_p1[85] = \<const0> ;
  assign dfi_10_dw_rddata_p1[84] = \<const0> ;
  assign dfi_10_dw_rddata_p1[83] = \<const0> ;
  assign dfi_10_dw_rddata_p1[82] = \<const0> ;
  assign dfi_10_dw_rddata_p1[81] = \<const0> ;
  assign dfi_10_dw_rddata_p1[80] = \<const0> ;
  assign dfi_10_dw_rddata_p1[79] = \<const0> ;
  assign dfi_10_dw_rddata_p1[78] = \<const0> ;
  assign dfi_10_dw_rddata_p1[77] = \<const0> ;
  assign dfi_10_dw_rddata_p1[76] = \<const0> ;
  assign dfi_10_dw_rddata_p1[75] = \<const0> ;
  assign dfi_10_dw_rddata_p1[74] = \<const0> ;
  assign dfi_10_dw_rddata_p1[73] = \<const0> ;
  assign dfi_10_dw_rddata_p1[72] = \<const0> ;
  assign dfi_10_dw_rddata_p1[71] = \<const0> ;
  assign dfi_10_dw_rddata_p1[70] = \<const0> ;
  assign dfi_10_dw_rddata_p1[69] = \<const0> ;
  assign dfi_10_dw_rddata_p1[68] = \<const0> ;
  assign dfi_10_dw_rddata_p1[67] = \<const0> ;
  assign dfi_10_dw_rddata_p1[66] = \<const0> ;
  assign dfi_10_dw_rddata_p1[65] = \<const0> ;
  assign dfi_10_dw_rddata_p1[64] = \<const0> ;
  assign dfi_10_dw_rddata_p1[63] = \<const0> ;
  assign dfi_10_dw_rddata_p1[62] = \<const0> ;
  assign dfi_10_dw_rddata_p1[61] = \<const0> ;
  assign dfi_10_dw_rddata_p1[60] = \<const0> ;
  assign dfi_10_dw_rddata_p1[59] = \<const0> ;
  assign dfi_10_dw_rddata_p1[58] = \<const0> ;
  assign dfi_10_dw_rddata_p1[57] = \<const0> ;
  assign dfi_10_dw_rddata_p1[56] = \<const0> ;
  assign dfi_10_dw_rddata_p1[55] = \<const0> ;
  assign dfi_10_dw_rddata_p1[54] = \<const0> ;
  assign dfi_10_dw_rddata_p1[53] = \<const0> ;
  assign dfi_10_dw_rddata_p1[52] = \<const0> ;
  assign dfi_10_dw_rddata_p1[51] = \<const0> ;
  assign dfi_10_dw_rddata_p1[50] = \<const0> ;
  assign dfi_10_dw_rddata_p1[49] = \<const0> ;
  assign dfi_10_dw_rddata_p1[48] = \<const0> ;
  assign dfi_10_dw_rddata_p1[47] = \<const0> ;
  assign dfi_10_dw_rddata_p1[46] = \<const0> ;
  assign dfi_10_dw_rddata_p1[45] = \<const0> ;
  assign dfi_10_dw_rddata_p1[44] = \<const0> ;
  assign dfi_10_dw_rddata_p1[43] = \<const0> ;
  assign dfi_10_dw_rddata_p1[42] = \<const0> ;
  assign dfi_10_dw_rddata_p1[41] = \<const0> ;
  assign dfi_10_dw_rddata_p1[40] = \<const0> ;
  assign dfi_10_dw_rddata_p1[39] = \<const0> ;
  assign dfi_10_dw_rddata_p1[38] = \<const0> ;
  assign dfi_10_dw_rddata_p1[37] = \<const0> ;
  assign dfi_10_dw_rddata_p1[36] = \<const0> ;
  assign dfi_10_dw_rddata_p1[35] = \<const0> ;
  assign dfi_10_dw_rddata_p1[34] = \<const0> ;
  assign dfi_10_dw_rddata_p1[33] = \<const0> ;
  assign dfi_10_dw_rddata_p1[32] = \<const0> ;
  assign dfi_10_dw_rddata_p1[31] = \<const0> ;
  assign dfi_10_dw_rddata_p1[30] = \<const0> ;
  assign dfi_10_dw_rddata_p1[29] = \<const0> ;
  assign dfi_10_dw_rddata_p1[28] = \<const0> ;
  assign dfi_10_dw_rddata_p1[27] = \<const0> ;
  assign dfi_10_dw_rddata_p1[26] = \<const0> ;
  assign dfi_10_dw_rddata_p1[25] = \<const0> ;
  assign dfi_10_dw_rddata_p1[24] = \<const0> ;
  assign dfi_10_dw_rddata_p1[23] = \<const0> ;
  assign dfi_10_dw_rddata_p1[22] = \<const0> ;
  assign dfi_10_dw_rddata_p1[21] = \<const0> ;
  assign dfi_10_dw_rddata_p1[20] = \<const0> ;
  assign dfi_10_dw_rddata_p1[19] = \<const0> ;
  assign dfi_10_dw_rddata_p1[18] = \<const0> ;
  assign dfi_10_dw_rddata_p1[17] = \<const0> ;
  assign dfi_10_dw_rddata_p1[16] = \<const0> ;
  assign dfi_10_dw_rddata_p1[15] = \<const0> ;
  assign dfi_10_dw_rddata_p1[14] = \<const0> ;
  assign dfi_10_dw_rddata_p1[13] = \<const0> ;
  assign dfi_10_dw_rddata_p1[12] = \<const0> ;
  assign dfi_10_dw_rddata_p1[11] = \<const0> ;
  assign dfi_10_dw_rddata_p1[10] = \<const0> ;
  assign dfi_10_dw_rddata_p1[9] = \<const0> ;
  assign dfi_10_dw_rddata_p1[8] = \<const0> ;
  assign dfi_10_dw_rddata_p1[7] = \<const0> ;
  assign dfi_10_dw_rddata_p1[6] = \<const0> ;
  assign dfi_10_dw_rddata_p1[5] = \<const0> ;
  assign dfi_10_dw_rddata_p1[4] = \<const0> ;
  assign dfi_10_dw_rddata_p1[3] = \<const0> ;
  assign dfi_10_dw_rddata_p1[2] = \<const0> ;
  assign dfi_10_dw_rddata_p1[1] = \<const0> ;
  assign dfi_10_dw_rddata_p1[0] = \<const0> ;
  assign dfi_10_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_10_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_10_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_10_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_10_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_10_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_10_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_10_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_10_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_10_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_10_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_10_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_10_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_10_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_10_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_10_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_10_dw_rddata_valid[3] = \<const0> ;
  assign dfi_10_dw_rddata_valid[2] = \<const0> ;
  assign dfi_10_dw_rddata_valid[1] = \<const0> ;
  assign dfi_10_dw_rddata_valid[0] = \<const0> ;
  assign dfi_10_init_complete = \<const0> ;
  assign dfi_10_out_rst_n = \<const0> ;
  assign dfi_10_phyupd_ack = \<const0> ;
  assign dfi_11_aw_aerr_n[1] = \<const0> ;
  assign dfi_11_aw_aerr_n[0] = \<const0> ;
  assign dfi_11_clk_init = \<const0> ;
  assign dfi_11_ctrlupd_req = \<const0> ;
  assign dfi_11_dbi_byte_disable[15] = \<const0> ;
  assign dfi_11_dbi_byte_disable[14] = \<const0> ;
  assign dfi_11_dbi_byte_disable[13] = \<const0> ;
  assign dfi_11_dbi_byte_disable[12] = \<const0> ;
  assign dfi_11_dbi_byte_disable[11] = \<const0> ;
  assign dfi_11_dbi_byte_disable[10] = \<const0> ;
  assign dfi_11_dbi_byte_disable[9] = \<const0> ;
  assign dfi_11_dbi_byte_disable[8] = \<const0> ;
  assign dfi_11_dbi_byte_disable[7] = \<const0> ;
  assign dfi_11_dbi_byte_disable[6] = \<const0> ;
  assign dfi_11_dbi_byte_disable[5] = \<const0> ;
  assign dfi_11_dbi_byte_disable[4] = \<const0> ;
  assign dfi_11_dbi_byte_disable[3] = \<const0> ;
  assign dfi_11_dbi_byte_disable[2] = \<const0> ;
  assign dfi_11_dbi_byte_disable[1] = \<const0> ;
  assign dfi_11_dbi_byte_disable[0] = \<const0> ;
  assign dfi_11_dw_derr_n[7] = \<const0> ;
  assign dfi_11_dw_derr_n[6] = \<const0> ;
  assign dfi_11_dw_derr_n[5] = \<const0> ;
  assign dfi_11_dw_derr_n[4] = \<const0> ;
  assign dfi_11_dw_derr_n[3] = \<const0> ;
  assign dfi_11_dw_derr_n[2] = \<const0> ;
  assign dfi_11_dw_derr_n[1] = \<const0> ;
  assign dfi_11_dw_derr_n[0] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_11_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_11_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_11_dw_rddata_p0[255] = \<const0> ;
  assign dfi_11_dw_rddata_p0[254] = \<const0> ;
  assign dfi_11_dw_rddata_p0[253] = \<const0> ;
  assign dfi_11_dw_rddata_p0[252] = \<const0> ;
  assign dfi_11_dw_rddata_p0[251] = \<const0> ;
  assign dfi_11_dw_rddata_p0[250] = \<const0> ;
  assign dfi_11_dw_rddata_p0[249] = \<const0> ;
  assign dfi_11_dw_rddata_p0[248] = \<const0> ;
  assign dfi_11_dw_rddata_p0[247] = \<const0> ;
  assign dfi_11_dw_rddata_p0[246] = \<const0> ;
  assign dfi_11_dw_rddata_p0[245] = \<const0> ;
  assign dfi_11_dw_rddata_p0[244] = \<const0> ;
  assign dfi_11_dw_rddata_p0[243] = \<const0> ;
  assign dfi_11_dw_rddata_p0[242] = \<const0> ;
  assign dfi_11_dw_rddata_p0[241] = \<const0> ;
  assign dfi_11_dw_rddata_p0[240] = \<const0> ;
  assign dfi_11_dw_rddata_p0[239] = \<const0> ;
  assign dfi_11_dw_rddata_p0[238] = \<const0> ;
  assign dfi_11_dw_rddata_p0[237] = \<const0> ;
  assign dfi_11_dw_rddata_p0[236] = \<const0> ;
  assign dfi_11_dw_rddata_p0[235] = \<const0> ;
  assign dfi_11_dw_rddata_p0[234] = \<const0> ;
  assign dfi_11_dw_rddata_p0[233] = \<const0> ;
  assign dfi_11_dw_rddata_p0[232] = \<const0> ;
  assign dfi_11_dw_rddata_p0[231] = \<const0> ;
  assign dfi_11_dw_rddata_p0[230] = \<const0> ;
  assign dfi_11_dw_rddata_p0[229] = \<const0> ;
  assign dfi_11_dw_rddata_p0[228] = \<const0> ;
  assign dfi_11_dw_rddata_p0[227] = \<const0> ;
  assign dfi_11_dw_rddata_p0[226] = \<const0> ;
  assign dfi_11_dw_rddata_p0[225] = \<const0> ;
  assign dfi_11_dw_rddata_p0[224] = \<const0> ;
  assign dfi_11_dw_rddata_p0[223] = \<const0> ;
  assign dfi_11_dw_rddata_p0[222] = \<const0> ;
  assign dfi_11_dw_rddata_p0[221] = \<const0> ;
  assign dfi_11_dw_rddata_p0[220] = \<const0> ;
  assign dfi_11_dw_rddata_p0[219] = \<const0> ;
  assign dfi_11_dw_rddata_p0[218] = \<const0> ;
  assign dfi_11_dw_rddata_p0[217] = \<const0> ;
  assign dfi_11_dw_rddata_p0[216] = \<const0> ;
  assign dfi_11_dw_rddata_p0[215] = \<const0> ;
  assign dfi_11_dw_rddata_p0[214] = \<const0> ;
  assign dfi_11_dw_rddata_p0[213] = \<const0> ;
  assign dfi_11_dw_rddata_p0[212] = \<const0> ;
  assign dfi_11_dw_rddata_p0[211] = \<const0> ;
  assign dfi_11_dw_rddata_p0[210] = \<const0> ;
  assign dfi_11_dw_rddata_p0[209] = \<const0> ;
  assign dfi_11_dw_rddata_p0[208] = \<const0> ;
  assign dfi_11_dw_rddata_p0[207] = \<const0> ;
  assign dfi_11_dw_rddata_p0[206] = \<const0> ;
  assign dfi_11_dw_rddata_p0[205] = \<const0> ;
  assign dfi_11_dw_rddata_p0[204] = \<const0> ;
  assign dfi_11_dw_rddata_p0[203] = \<const0> ;
  assign dfi_11_dw_rddata_p0[202] = \<const0> ;
  assign dfi_11_dw_rddata_p0[201] = \<const0> ;
  assign dfi_11_dw_rddata_p0[200] = \<const0> ;
  assign dfi_11_dw_rddata_p0[199] = \<const0> ;
  assign dfi_11_dw_rddata_p0[198] = \<const0> ;
  assign dfi_11_dw_rddata_p0[197] = \<const0> ;
  assign dfi_11_dw_rddata_p0[196] = \<const0> ;
  assign dfi_11_dw_rddata_p0[195] = \<const0> ;
  assign dfi_11_dw_rddata_p0[194] = \<const0> ;
  assign dfi_11_dw_rddata_p0[193] = \<const0> ;
  assign dfi_11_dw_rddata_p0[192] = \<const0> ;
  assign dfi_11_dw_rddata_p0[191] = \<const0> ;
  assign dfi_11_dw_rddata_p0[190] = \<const0> ;
  assign dfi_11_dw_rddata_p0[189] = \<const0> ;
  assign dfi_11_dw_rddata_p0[188] = \<const0> ;
  assign dfi_11_dw_rddata_p0[187] = \<const0> ;
  assign dfi_11_dw_rddata_p0[186] = \<const0> ;
  assign dfi_11_dw_rddata_p0[185] = \<const0> ;
  assign dfi_11_dw_rddata_p0[184] = \<const0> ;
  assign dfi_11_dw_rddata_p0[183] = \<const0> ;
  assign dfi_11_dw_rddata_p0[182] = \<const0> ;
  assign dfi_11_dw_rddata_p0[181] = \<const0> ;
  assign dfi_11_dw_rddata_p0[180] = \<const0> ;
  assign dfi_11_dw_rddata_p0[179] = \<const0> ;
  assign dfi_11_dw_rddata_p0[178] = \<const0> ;
  assign dfi_11_dw_rddata_p0[177] = \<const0> ;
  assign dfi_11_dw_rddata_p0[176] = \<const0> ;
  assign dfi_11_dw_rddata_p0[175] = \<const0> ;
  assign dfi_11_dw_rddata_p0[174] = \<const0> ;
  assign dfi_11_dw_rddata_p0[173] = \<const0> ;
  assign dfi_11_dw_rddata_p0[172] = \<const0> ;
  assign dfi_11_dw_rddata_p0[171] = \<const0> ;
  assign dfi_11_dw_rddata_p0[170] = \<const0> ;
  assign dfi_11_dw_rddata_p0[169] = \<const0> ;
  assign dfi_11_dw_rddata_p0[168] = \<const0> ;
  assign dfi_11_dw_rddata_p0[167] = \<const0> ;
  assign dfi_11_dw_rddata_p0[166] = \<const0> ;
  assign dfi_11_dw_rddata_p0[165] = \<const0> ;
  assign dfi_11_dw_rddata_p0[164] = \<const0> ;
  assign dfi_11_dw_rddata_p0[163] = \<const0> ;
  assign dfi_11_dw_rddata_p0[162] = \<const0> ;
  assign dfi_11_dw_rddata_p0[161] = \<const0> ;
  assign dfi_11_dw_rddata_p0[160] = \<const0> ;
  assign dfi_11_dw_rddata_p0[159] = \<const0> ;
  assign dfi_11_dw_rddata_p0[158] = \<const0> ;
  assign dfi_11_dw_rddata_p0[157] = \<const0> ;
  assign dfi_11_dw_rddata_p0[156] = \<const0> ;
  assign dfi_11_dw_rddata_p0[155] = \<const0> ;
  assign dfi_11_dw_rddata_p0[154] = \<const0> ;
  assign dfi_11_dw_rddata_p0[153] = \<const0> ;
  assign dfi_11_dw_rddata_p0[152] = \<const0> ;
  assign dfi_11_dw_rddata_p0[151] = \<const0> ;
  assign dfi_11_dw_rddata_p0[150] = \<const0> ;
  assign dfi_11_dw_rddata_p0[149] = \<const0> ;
  assign dfi_11_dw_rddata_p0[148] = \<const0> ;
  assign dfi_11_dw_rddata_p0[147] = \<const0> ;
  assign dfi_11_dw_rddata_p0[146] = \<const0> ;
  assign dfi_11_dw_rddata_p0[145] = \<const0> ;
  assign dfi_11_dw_rddata_p0[144] = \<const0> ;
  assign dfi_11_dw_rddata_p0[143] = \<const0> ;
  assign dfi_11_dw_rddata_p0[142] = \<const0> ;
  assign dfi_11_dw_rddata_p0[141] = \<const0> ;
  assign dfi_11_dw_rddata_p0[140] = \<const0> ;
  assign dfi_11_dw_rddata_p0[139] = \<const0> ;
  assign dfi_11_dw_rddata_p0[138] = \<const0> ;
  assign dfi_11_dw_rddata_p0[137] = \<const0> ;
  assign dfi_11_dw_rddata_p0[136] = \<const0> ;
  assign dfi_11_dw_rddata_p0[135] = \<const0> ;
  assign dfi_11_dw_rddata_p0[134] = \<const0> ;
  assign dfi_11_dw_rddata_p0[133] = \<const0> ;
  assign dfi_11_dw_rddata_p0[132] = \<const0> ;
  assign dfi_11_dw_rddata_p0[131] = \<const0> ;
  assign dfi_11_dw_rddata_p0[130] = \<const0> ;
  assign dfi_11_dw_rddata_p0[129] = \<const0> ;
  assign dfi_11_dw_rddata_p0[128] = \<const0> ;
  assign dfi_11_dw_rddata_p0[127] = \<const0> ;
  assign dfi_11_dw_rddata_p0[126] = \<const0> ;
  assign dfi_11_dw_rddata_p0[125] = \<const0> ;
  assign dfi_11_dw_rddata_p0[124] = \<const0> ;
  assign dfi_11_dw_rddata_p0[123] = \<const0> ;
  assign dfi_11_dw_rddata_p0[122] = \<const0> ;
  assign dfi_11_dw_rddata_p0[121] = \<const0> ;
  assign dfi_11_dw_rddata_p0[120] = \<const0> ;
  assign dfi_11_dw_rddata_p0[119] = \<const0> ;
  assign dfi_11_dw_rddata_p0[118] = \<const0> ;
  assign dfi_11_dw_rddata_p0[117] = \<const0> ;
  assign dfi_11_dw_rddata_p0[116] = \<const0> ;
  assign dfi_11_dw_rddata_p0[115] = \<const0> ;
  assign dfi_11_dw_rddata_p0[114] = \<const0> ;
  assign dfi_11_dw_rddata_p0[113] = \<const0> ;
  assign dfi_11_dw_rddata_p0[112] = \<const0> ;
  assign dfi_11_dw_rddata_p0[111] = \<const0> ;
  assign dfi_11_dw_rddata_p0[110] = \<const0> ;
  assign dfi_11_dw_rddata_p0[109] = \<const0> ;
  assign dfi_11_dw_rddata_p0[108] = \<const0> ;
  assign dfi_11_dw_rddata_p0[107] = \<const0> ;
  assign dfi_11_dw_rddata_p0[106] = \<const0> ;
  assign dfi_11_dw_rddata_p0[105] = \<const0> ;
  assign dfi_11_dw_rddata_p0[104] = \<const0> ;
  assign dfi_11_dw_rddata_p0[103] = \<const0> ;
  assign dfi_11_dw_rddata_p0[102] = \<const0> ;
  assign dfi_11_dw_rddata_p0[101] = \<const0> ;
  assign dfi_11_dw_rddata_p0[100] = \<const0> ;
  assign dfi_11_dw_rddata_p0[99] = \<const0> ;
  assign dfi_11_dw_rddata_p0[98] = \<const0> ;
  assign dfi_11_dw_rddata_p0[97] = \<const0> ;
  assign dfi_11_dw_rddata_p0[96] = \<const0> ;
  assign dfi_11_dw_rddata_p0[95] = \<const0> ;
  assign dfi_11_dw_rddata_p0[94] = \<const0> ;
  assign dfi_11_dw_rddata_p0[93] = \<const0> ;
  assign dfi_11_dw_rddata_p0[92] = \<const0> ;
  assign dfi_11_dw_rddata_p0[91] = \<const0> ;
  assign dfi_11_dw_rddata_p0[90] = \<const0> ;
  assign dfi_11_dw_rddata_p0[89] = \<const0> ;
  assign dfi_11_dw_rddata_p0[88] = \<const0> ;
  assign dfi_11_dw_rddata_p0[87] = \<const0> ;
  assign dfi_11_dw_rddata_p0[86] = \<const0> ;
  assign dfi_11_dw_rddata_p0[85] = \<const0> ;
  assign dfi_11_dw_rddata_p0[84] = \<const0> ;
  assign dfi_11_dw_rddata_p0[83] = \<const0> ;
  assign dfi_11_dw_rddata_p0[82] = \<const0> ;
  assign dfi_11_dw_rddata_p0[81] = \<const0> ;
  assign dfi_11_dw_rddata_p0[80] = \<const0> ;
  assign dfi_11_dw_rddata_p0[79] = \<const0> ;
  assign dfi_11_dw_rddata_p0[78] = \<const0> ;
  assign dfi_11_dw_rddata_p0[77] = \<const0> ;
  assign dfi_11_dw_rddata_p0[76] = \<const0> ;
  assign dfi_11_dw_rddata_p0[75] = \<const0> ;
  assign dfi_11_dw_rddata_p0[74] = \<const0> ;
  assign dfi_11_dw_rddata_p0[73] = \<const0> ;
  assign dfi_11_dw_rddata_p0[72] = \<const0> ;
  assign dfi_11_dw_rddata_p0[71] = \<const0> ;
  assign dfi_11_dw_rddata_p0[70] = \<const0> ;
  assign dfi_11_dw_rddata_p0[69] = \<const0> ;
  assign dfi_11_dw_rddata_p0[68] = \<const0> ;
  assign dfi_11_dw_rddata_p0[67] = \<const0> ;
  assign dfi_11_dw_rddata_p0[66] = \<const0> ;
  assign dfi_11_dw_rddata_p0[65] = \<const0> ;
  assign dfi_11_dw_rddata_p0[64] = \<const0> ;
  assign dfi_11_dw_rddata_p0[63] = \<const0> ;
  assign dfi_11_dw_rddata_p0[62] = \<const0> ;
  assign dfi_11_dw_rddata_p0[61] = \<const0> ;
  assign dfi_11_dw_rddata_p0[60] = \<const0> ;
  assign dfi_11_dw_rddata_p0[59] = \<const0> ;
  assign dfi_11_dw_rddata_p0[58] = \<const0> ;
  assign dfi_11_dw_rddata_p0[57] = \<const0> ;
  assign dfi_11_dw_rddata_p0[56] = \<const0> ;
  assign dfi_11_dw_rddata_p0[55] = \<const0> ;
  assign dfi_11_dw_rddata_p0[54] = \<const0> ;
  assign dfi_11_dw_rddata_p0[53] = \<const0> ;
  assign dfi_11_dw_rddata_p0[52] = \<const0> ;
  assign dfi_11_dw_rddata_p0[51] = \<const0> ;
  assign dfi_11_dw_rddata_p0[50] = \<const0> ;
  assign dfi_11_dw_rddata_p0[49] = \<const0> ;
  assign dfi_11_dw_rddata_p0[48] = \<const0> ;
  assign dfi_11_dw_rddata_p0[47] = \<const0> ;
  assign dfi_11_dw_rddata_p0[46] = \<const0> ;
  assign dfi_11_dw_rddata_p0[45] = \<const0> ;
  assign dfi_11_dw_rddata_p0[44] = \<const0> ;
  assign dfi_11_dw_rddata_p0[43] = \<const0> ;
  assign dfi_11_dw_rddata_p0[42] = \<const0> ;
  assign dfi_11_dw_rddata_p0[41] = \<const0> ;
  assign dfi_11_dw_rddata_p0[40] = \<const0> ;
  assign dfi_11_dw_rddata_p0[39] = \<const0> ;
  assign dfi_11_dw_rddata_p0[38] = \<const0> ;
  assign dfi_11_dw_rddata_p0[37] = \<const0> ;
  assign dfi_11_dw_rddata_p0[36] = \<const0> ;
  assign dfi_11_dw_rddata_p0[35] = \<const0> ;
  assign dfi_11_dw_rddata_p0[34] = \<const0> ;
  assign dfi_11_dw_rddata_p0[33] = \<const0> ;
  assign dfi_11_dw_rddata_p0[32] = \<const0> ;
  assign dfi_11_dw_rddata_p0[31] = \<const0> ;
  assign dfi_11_dw_rddata_p0[30] = \<const0> ;
  assign dfi_11_dw_rddata_p0[29] = \<const0> ;
  assign dfi_11_dw_rddata_p0[28] = \<const0> ;
  assign dfi_11_dw_rddata_p0[27] = \<const0> ;
  assign dfi_11_dw_rddata_p0[26] = \<const0> ;
  assign dfi_11_dw_rddata_p0[25] = \<const0> ;
  assign dfi_11_dw_rddata_p0[24] = \<const0> ;
  assign dfi_11_dw_rddata_p0[23] = \<const0> ;
  assign dfi_11_dw_rddata_p0[22] = \<const0> ;
  assign dfi_11_dw_rddata_p0[21] = \<const0> ;
  assign dfi_11_dw_rddata_p0[20] = \<const0> ;
  assign dfi_11_dw_rddata_p0[19] = \<const0> ;
  assign dfi_11_dw_rddata_p0[18] = \<const0> ;
  assign dfi_11_dw_rddata_p0[17] = \<const0> ;
  assign dfi_11_dw_rddata_p0[16] = \<const0> ;
  assign dfi_11_dw_rddata_p0[15] = \<const0> ;
  assign dfi_11_dw_rddata_p0[14] = \<const0> ;
  assign dfi_11_dw_rddata_p0[13] = \<const0> ;
  assign dfi_11_dw_rddata_p0[12] = \<const0> ;
  assign dfi_11_dw_rddata_p0[11] = \<const0> ;
  assign dfi_11_dw_rddata_p0[10] = \<const0> ;
  assign dfi_11_dw_rddata_p0[9] = \<const0> ;
  assign dfi_11_dw_rddata_p0[8] = \<const0> ;
  assign dfi_11_dw_rddata_p0[7] = \<const0> ;
  assign dfi_11_dw_rddata_p0[6] = \<const0> ;
  assign dfi_11_dw_rddata_p0[5] = \<const0> ;
  assign dfi_11_dw_rddata_p0[4] = \<const0> ;
  assign dfi_11_dw_rddata_p0[3] = \<const0> ;
  assign dfi_11_dw_rddata_p0[2] = \<const0> ;
  assign dfi_11_dw_rddata_p0[1] = \<const0> ;
  assign dfi_11_dw_rddata_p0[0] = \<const0> ;
  assign dfi_11_dw_rddata_p1[255] = \<const0> ;
  assign dfi_11_dw_rddata_p1[254] = \<const0> ;
  assign dfi_11_dw_rddata_p1[253] = \<const0> ;
  assign dfi_11_dw_rddata_p1[252] = \<const0> ;
  assign dfi_11_dw_rddata_p1[251] = \<const0> ;
  assign dfi_11_dw_rddata_p1[250] = \<const0> ;
  assign dfi_11_dw_rddata_p1[249] = \<const0> ;
  assign dfi_11_dw_rddata_p1[248] = \<const0> ;
  assign dfi_11_dw_rddata_p1[247] = \<const0> ;
  assign dfi_11_dw_rddata_p1[246] = \<const0> ;
  assign dfi_11_dw_rddata_p1[245] = \<const0> ;
  assign dfi_11_dw_rddata_p1[244] = \<const0> ;
  assign dfi_11_dw_rddata_p1[243] = \<const0> ;
  assign dfi_11_dw_rddata_p1[242] = \<const0> ;
  assign dfi_11_dw_rddata_p1[241] = \<const0> ;
  assign dfi_11_dw_rddata_p1[240] = \<const0> ;
  assign dfi_11_dw_rddata_p1[239] = \<const0> ;
  assign dfi_11_dw_rddata_p1[238] = \<const0> ;
  assign dfi_11_dw_rddata_p1[237] = \<const0> ;
  assign dfi_11_dw_rddata_p1[236] = \<const0> ;
  assign dfi_11_dw_rddata_p1[235] = \<const0> ;
  assign dfi_11_dw_rddata_p1[234] = \<const0> ;
  assign dfi_11_dw_rddata_p1[233] = \<const0> ;
  assign dfi_11_dw_rddata_p1[232] = \<const0> ;
  assign dfi_11_dw_rddata_p1[231] = \<const0> ;
  assign dfi_11_dw_rddata_p1[230] = \<const0> ;
  assign dfi_11_dw_rddata_p1[229] = \<const0> ;
  assign dfi_11_dw_rddata_p1[228] = \<const0> ;
  assign dfi_11_dw_rddata_p1[227] = \<const0> ;
  assign dfi_11_dw_rddata_p1[226] = \<const0> ;
  assign dfi_11_dw_rddata_p1[225] = \<const0> ;
  assign dfi_11_dw_rddata_p1[224] = \<const0> ;
  assign dfi_11_dw_rddata_p1[223] = \<const0> ;
  assign dfi_11_dw_rddata_p1[222] = \<const0> ;
  assign dfi_11_dw_rddata_p1[221] = \<const0> ;
  assign dfi_11_dw_rddata_p1[220] = \<const0> ;
  assign dfi_11_dw_rddata_p1[219] = \<const0> ;
  assign dfi_11_dw_rddata_p1[218] = \<const0> ;
  assign dfi_11_dw_rddata_p1[217] = \<const0> ;
  assign dfi_11_dw_rddata_p1[216] = \<const0> ;
  assign dfi_11_dw_rddata_p1[215] = \<const0> ;
  assign dfi_11_dw_rddata_p1[214] = \<const0> ;
  assign dfi_11_dw_rddata_p1[213] = \<const0> ;
  assign dfi_11_dw_rddata_p1[212] = \<const0> ;
  assign dfi_11_dw_rddata_p1[211] = \<const0> ;
  assign dfi_11_dw_rddata_p1[210] = \<const0> ;
  assign dfi_11_dw_rddata_p1[209] = \<const0> ;
  assign dfi_11_dw_rddata_p1[208] = \<const0> ;
  assign dfi_11_dw_rddata_p1[207] = \<const0> ;
  assign dfi_11_dw_rddata_p1[206] = \<const0> ;
  assign dfi_11_dw_rddata_p1[205] = \<const0> ;
  assign dfi_11_dw_rddata_p1[204] = \<const0> ;
  assign dfi_11_dw_rddata_p1[203] = \<const0> ;
  assign dfi_11_dw_rddata_p1[202] = \<const0> ;
  assign dfi_11_dw_rddata_p1[201] = \<const0> ;
  assign dfi_11_dw_rddata_p1[200] = \<const0> ;
  assign dfi_11_dw_rddata_p1[199] = \<const0> ;
  assign dfi_11_dw_rddata_p1[198] = \<const0> ;
  assign dfi_11_dw_rddata_p1[197] = \<const0> ;
  assign dfi_11_dw_rddata_p1[196] = \<const0> ;
  assign dfi_11_dw_rddata_p1[195] = \<const0> ;
  assign dfi_11_dw_rddata_p1[194] = \<const0> ;
  assign dfi_11_dw_rddata_p1[193] = \<const0> ;
  assign dfi_11_dw_rddata_p1[192] = \<const0> ;
  assign dfi_11_dw_rddata_p1[191] = \<const0> ;
  assign dfi_11_dw_rddata_p1[190] = \<const0> ;
  assign dfi_11_dw_rddata_p1[189] = \<const0> ;
  assign dfi_11_dw_rddata_p1[188] = \<const0> ;
  assign dfi_11_dw_rddata_p1[187] = \<const0> ;
  assign dfi_11_dw_rddata_p1[186] = \<const0> ;
  assign dfi_11_dw_rddata_p1[185] = \<const0> ;
  assign dfi_11_dw_rddata_p1[184] = \<const0> ;
  assign dfi_11_dw_rddata_p1[183] = \<const0> ;
  assign dfi_11_dw_rddata_p1[182] = \<const0> ;
  assign dfi_11_dw_rddata_p1[181] = \<const0> ;
  assign dfi_11_dw_rddata_p1[180] = \<const0> ;
  assign dfi_11_dw_rddata_p1[179] = \<const0> ;
  assign dfi_11_dw_rddata_p1[178] = \<const0> ;
  assign dfi_11_dw_rddata_p1[177] = \<const0> ;
  assign dfi_11_dw_rddata_p1[176] = \<const0> ;
  assign dfi_11_dw_rddata_p1[175] = \<const0> ;
  assign dfi_11_dw_rddata_p1[174] = \<const0> ;
  assign dfi_11_dw_rddata_p1[173] = \<const0> ;
  assign dfi_11_dw_rddata_p1[172] = \<const0> ;
  assign dfi_11_dw_rddata_p1[171] = \<const0> ;
  assign dfi_11_dw_rddata_p1[170] = \<const0> ;
  assign dfi_11_dw_rddata_p1[169] = \<const0> ;
  assign dfi_11_dw_rddata_p1[168] = \<const0> ;
  assign dfi_11_dw_rddata_p1[167] = \<const0> ;
  assign dfi_11_dw_rddata_p1[166] = \<const0> ;
  assign dfi_11_dw_rddata_p1[165] = \<const0> ;
  assign dfi_11_dw_rddata_p1[164] = \<const0> ;
  assign dfi_11_dw_rddata_p1[163] = \<const0> ;
  assign dfi_11_dw_rddata_p1[162] = \<const0> ;
  assign dfi_11_dw_rddata_p1[161] = \<const0> ;
  assign dfi_11_dw_rddata_p1[160] = \<const0> ;
  assign dfi_11_dw_rddata_p1[159] = \<const0> ;
  assign dfi_11_dw_rddata_p1[158] = \<const0> ;
  assign dfi_11_dw_rddata_p1[157] = \<const0> ;
  assign dfi_11_dw_rddata_p1[156] = \<const0> ;
  assign dfi_11_dw_rddata_p1[155] = \<const0> ;
  assign dfi_11_dw_rddata_p1[154] = \<const0> ;
  assign dfi_11_dw_rddata_p1[153] = \<const0> ;
  assign dfi_11_dw_rddata_p1[152] = \<const0> ;
  assign dfi_11_dw_rddata_p1[151] = \<const0> ;
  assign dfi_11_dw_rddata_p1[150] = \<const0> ;
  assign dfi_11_dw_rddata_p1[149] = \<const0> ;
  assign dfi_11_dw_rddata_p1[148] = \<const0> ;
  assign dfi_11_dw_rddata_p1[147] = \<const0> ;
  assign dfi_11_dw_rddata_p1[146] = \<const0> ;
  assign dfi_11_dw_rddata_p1[145] = \<const0> ;
  assign dfi_11_dw_rddata_p1[144] = \<const0> ;
  assign dfi_11_dw_rddata_p1[143] = \<const0> ;
  assign dfi_11_dw_rddata_p1[142] = \<const0> ;
  assign dfi_11_dw_rddata_p1[141] = \<const0> ;
  assign dfi_11_dw_rddata_p1[140] = \<const0> ;
  assign dfi_11_dw_rddata_p1[139] = \<const0> ;
  assign dfi_11_dw_rddata_p1[138] = \<const0> ;
  assign dfi_11_dw_rddata_p1[137] = \<const0> ;
  assign dfi_11_dw_rddata_p1[136] = \<const0> ;
  assign dfi_11_dw_rddata_p1[135] = \<const0> ;
  assign dfi_11_dw_rddata_p1[134] = \<const0> ;
  assign dfi_11_dw_rddata_p1[133] = \<const0> ;
  assign dfi_11_dw_rddata_p1[132] = \<const0> ;
  assign dfi_11_dw_rddata_p1[131] = \<const0> ;
  assign dfi_11_dw_rddata_p1[130] = \<const0> ;
  assign dfi_11_dw_rddata_p1[129] = \<const0> ;
  assign dfi_11_dw_rddata_p1[128] = \<const0> ;
  assign dfi_11_dw_rddata_p1[127] = \<const0> ;
  assign dfi_11_dw_rddata_p1[126] = \<const0> ;
  assign dfi_11_dw_rddata_p1[125] = \<const0> ;
  assign dfi_11_dw_rddata_p1[124] = \<const0> ;
  assign dfi_11_dw_rddata_p1[123] = \<const0> ;
  assign dfi_11_dw_rddata_p1[122] = \<const0> ;
  assign dfi_11_dw_rddata_p1[121] = \<const0> ;
  assign dfi_11_dw_rddata_p1[120] = \<const0> ;
  assign dfi_11_dw_rddata_p1[119] = \<const0> ;
  assign dfi_11_dw_rddata_p1[118] = \<const0> ;
  assign dfi_11_dw_rddata_p1[117] = \<const0> ;
  assign dfi_11_dw_rddata_p1[116] = \<const0> ;
  assign dfi_11_dw_rddata_p1[115] = \<const0> ;
  assign dfi_11_dw_rddata_p1[114] = \<const0> ;
  assign dfi_11_dw_rddata_p1[113] = \<const0> ;
  assign dfi_11_dw_rddata_p1[112] = \<const0> ;
  assign dfi_11_dw_rddata_p1[111] = \<const0> ;
  assign dfi_11_dw_rddata_p1[110] = \<const0> ;
  assign dfi_11_dw_rddata_p1[109] = \<const0> ;
  assign dfi_11_dw_rddata_p1[108] = \<const0> ;
  assign dfi_11_dw_rddata_p1[107] = \<const0> ;
  assign dfi_11_dw_rddata_p1[106] = \<const0> ;
  assign dfi_11_dw_rddata_p1[105] = \<const0> ;
  assign dfi_11_dw_rddata_p1[104] = \<const0> ;
  assign dfi_11_dw_rddata_p1[103] = \<const0> ;
  assign dfi_11_dw_rddata_p1[102] = \<const0> ;
  assign dfi_11_dw_rddata_p1[101] = \<const0> ;
  assign dfi_11_dw_rddata_p1[100] = \<const0> ;
  assign dfi_11_dw_rddata_p1[99] = \<const0> ;
  assign dfi_11_dw_rddata_p1[98] = \<const0> ;
  assign dfi_11_dw_rddata_p1[97] = \<const0> ;
  assign dfi_11_dw_rddata_p1[96] = \<const0> ;
  assign dfi_11_dw_rddata_p1[95] = \<const0> ;
  assign dfi_11_dw_rddata_p1[94] = \<const0> ;
  assign dfi_11_dw_rddata_p1[93] = \<const0> ;
  assign dfi_11_dw_rddata_p1[92] = \<const0> ;
  assign dfi_11_dw_rddata_p1[91] = \<const0> ;
  assign dfi_11_dw_rddata_p1[90] = \<const0> ;
  assign dfi_11_dw_rddata_p1[89] = \<const0> ;
  assign dfi_11_dw_rddata_p1[88] = \<const0> ;
  assign dfi_11_dw_rddata_p1[87] = \<const0> ;
  assign dfi_11_dw_rddata_p1[86] = \<const0> ;
  assign dfi_11_dw_rddata_p1[85] = \<const0> ;
  assign dfi_11_dw_rddata_p1[84] = \<const0> ;
  assign dfi_11_dw_rddata_p1[83] = \<const0> ;
  assign dfi_11_dw_rddata_p1[82] = \<const0> ;
  assign dfi_11_dw_rddata_p1[81] = \<const0> ;
  assign dfi_11_dw_rddata_p1[80] = \<const0> ;
  assign dfi_11_dw_rddata_p1[79] = \<const0> ;
  assign dfi_11_dw_rddata_p1[78] = \<const0> ;
  assign dfi_11_dw_rddata_p1[77] = \<const0> ;
  assign dfi_11_dw_rddata_p1[76] = \<const0> ;
  assign dfi_11_dw_rddata_p1[75] = \<const0> ;
  assign dfi_11_dw_rddata_p1[74] = \<const0> ;
  assign dfi_11_dw_rddata_p1[73] = \<const0> ;
  assign dfi_11_dw_rddata_p1[72] = \<const0> ;
  assign dfi_11_dw_rddata_p1[71] = \<const0> ;
  assign dfi_11_dw_rddata_p1[70] = \<const0> ;
  assign dfi_11_dw_rddata_p1[69] = \<const0> ;
  assign dfi_11_dw_rddata_p1[68] = \<const0> ;
  assign dfi_11_dw_rddata_p1[67] = \<const0> ;
  assign dfi_11_dw_rddata_p1[66] = \<const0> ;
  assign dfi_11_dw_rddata_p1[65] = \<const0> ;
  assign dfi_11_dw_rddata_p1[64] = \<const0> ;
  assign dfi_11_dw_rddata_p1[63] = \<const0> ;
  assign dfi_11_dw_rddata_p1[62] = \<const0> ;
  assign dfi_11_dw_rddata_p1[61] = \<const0> ;
  assign dfi_11_dw_rddata_p1[60] = \<const0> ;
  assign dfi_11_dw_rddata_p1[59] = \<const0> ;
  assign dfi_11_dw_rddata_p1[58] = \<const0> ;
  assign dfi_11_dw_rddata_p1[57] = \<const0> ;
  assign dfi_11_dw_rddata_p1[56] = \<const0> ;
  assign dfi_11_dw_rddata_p1[55] = \<const0> ;
  assign dfi_11_dw_rddata_p1[54] = \<const0> ;
  assign dfi_11_dw_rddata_p1[53] = \<const0> ;
  assign dfi_11_dw_rddata_p1[52] = \<const0> ;
  assign dfi_11_dw_rddata_p1[51] = \<const0> ;
  assign dfi_11_dw_rddata_p1[50] = \<const0> ;
  assign dfi_11_dw_rddata_p1[49] = \<const0> ;
  assign dfi_11_dw_rddata_p1[48] = \<const0> ;
  assign dfi_11_dw_rddata_p1[47] = \<const0> ;
  assign dfi_11_dw_rddata_p1[46] = \<const0> ;
  assign dfi_11_dw_rddata_p1[45] = \<const0> ;
  assign dfi_11_dw_rddata_p1[44] = \<const0> ;
  assign dfi_11_dw_rddata_p1[43] = \<const0> ;
  assign dfi_11_dw_rddata_p1[42] = \<const0> ;
  assign dfi_11_dw_rddata_p1[41] = \<const0> ;
  assign dfi_11_dw_rddata_p1[40] = \<const0> ;
  assign dfi_11_dw_rddata_p1[39] = \<const0> ;
  assign dfi_11_dw_rddata_p1[38] = \<const0> ;
  assign dfi_11_dw_rddata_p1[37] = \<const0> ;
  assign dfi_11_dw_rddata_p1[36] = \<const0> ;
  assign dfi_11_dw_rddata_p1[35] = \<const0> ;
  assign dfi_11_dw_rddata_p1[34] = \<const0> ;
  assign dfi_11_dw_rddata_p1[33] = \<const0> ;
  assign dfi_11_dw_rddata_p1[32] = \<const0> ;
  assign dfi_11_dw_rddata_p1[31] = \<const0> ;
  assign dfi_11_dw_rddata_p1[30] = \<const0> ;
  assign dfi_11_dw_rddata_p1[29] = \<const0> ;
  assign dfi_11_dw_rddata_p1[28] = \<const0> ;
  assign dfi_11_dw_rddata_p1[27] = \<const0> ;
  assign dfi_11_dw_rddata_p1[26] = \<const0> ;
  assign dfi_11_dw_rddata_p1[25] = \<const0> ;
  assign dfi_11_dw_rddata_p1[24] = \<const0> ;
  assign dfi_11_dw_rddata_p1[23] = \<const0> ;
  assign dfi_11_dw_rddata_p1[22] = \<const0> ;
  assign dfi_11_dw_rddata_p1[21] = \<const0> ;
  assign dfi_11_dw_rddata_p1[20] = \<const0> ;
  assign dfi_11_dw_rddata_p1[19] = \<const0> ;
  assign dfi_11_dw_rddata_p1[18] = \<const0> ;
  assign dfi_11_dw_rddata_p1[17] = \<const0> ;
  assign dfi_11_dw_rddata_p1[16] = \<const0> ;
  assign dfi_11_dw_rddata_p1[15] = \<const0> ;
  assign dfi_11_dw_rddata_p1[14] = \<const0> ;
  assign dfi_11_dw_rddata_p1[13] = \<const0> ;
  assign dfi_11_dw_rddata_p1[12] = \<const0> ;
  assign dfi_11_dw_rddata_p1[11] = \<const0> ;
  assign dfi_11_dw_rddata_p1[10] = \<const0> ;
  assign dfi_11_dw_rddata_p1[9] = \<const0> ;
  assign dfi_11_dw_rddata_p1[8] = \<const0> ;
  assign dfi_11_dw_rddata_p1[7] = \<const0> ;
  assign dfi_11_dw_rddata_p1[6] = \<const0> ;
  assign dfi_11_dw_rddata_p1[5] = \<const0> ;
  assign dfi_11_dw_rddata_p1[4] = \<const0> ;
  assign dfi_11_dw_rddata_p1[3] = \<const0> ;
  assign dfi_11_dw_rddata_p1[2] = \<const0> ;
  assign dfi_11_dw_rddata_p1[1] = \<const0> ;
  assign dfi_11_dw_rddata_p1[0] = \<const0> ;
  assign dfi_11_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_11_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_11_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_11_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_11_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_11_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_11_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_11_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_11_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_11_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_11_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_11_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_11_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_11_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_11_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_11_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_11_dw_rddata_valid[3] = \<const0> ;
  assign dfi_11_dw_rddata_valid[2] = \<const0> ;
  assign dfi_11_dw_rddata_valid[1] = \<const0> ;
  assign dfi_11_dw_rddata_valid[0] = \<const0> ;
  assign dfi_11_init_complete = \<const0> ;
  assign dfi_11_out_rst_n = \<const0> ;
  assign dfi_11_phyupd_ack = \<const0> ;
  assign dfi_12_aw_aerr_n[1] = \<const0> ;
  assign dfi_12_aw_aerr_n[0] = \<const0> ;
  assign dfi_12_clk_init = \<const0> ;
  assign dfi_12_ctrlupd_req = \<const0> ;
  assign dfi_12_dbi_byte_disable[15] = \<const0> ;
  assign dfi_12_dbi_byte_disable[14] = \<const0> ;
  assign dfi_12_dbi_byte_disable[13] = \<const0> ;
  assign dfi_12_dbi_byte_disable[12] = \<const0> ;
  assign dfi_12_dbi_byte_disable[11] = \<const0> ;
  assign dfi_12_dbi_byte_disable[10] = \<const0> ;
  assign dfi_12_dbi_byte_disable[9] = \<const0> ;
  assign dfi_12_dbi_byte_disable[8] = \<const0> ;
  assign dfi_12_dbi_byte_disable[7] = \<const0> ;
  assign dfi_12_dbi_byte_disable[6] = \<const0> ;
  assign dfi_12_dbi_byte_disable[5] = \<const0> ;
  assign dfi_12_dbi_byte_disable[4] = \<const0> ;
  assign dfi_12_dbi_byte_disable[3] = \<const0> ;
  assign dfi_12_dbi_byte_disable[2] = \<const0> ;
  assign dfi_12_dbi_byte_disable[1] = \<const0> ;
  assign dfi_12_dbi_byte_disable[0] = \<const0> ;
  assign dfi_12_dw_derr_n[7] = \<const0> ;
  assign dfi_12_dw_derr_n[6] = \<const0> ;
  assign dfi_12_dw_derr_n[5] = \<const0> ;
  assign dfi_12_dw_derr_n[4] = \<const0> ;
  assign dfi_12_dw_derr_n[3] = \<const0> ;
  assign dfi_12_dw_derr_n[2] = \<const0> ;
  assign dfi_12_dw_derr_n[1] = \<const0> ;
  assign dfi_12_dw_derr_n[0] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_12_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_12_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_12_dw_rddata_p0[255] = \<const0> ;
  assign dfi_12_dw_rddata_p0[254] = \<const0> ;
  assign dfi_12_dw_rddata_p0[253] = \<const0> ;
  assign dfi_12_dw_rddata_p0[252] = \<const0> ;
  assign dfi_12_dw_rddata_p0[251] = \<const0> ;
  assign dfi_12_dw_rddata_p0[250] = \<const0> ;
  assign dfi_12_dw_rddata_p0[249] = \<const0> ;
  assign dfi_12_dw_rddata_p0[248] = \<const0> ;
  assign dfi_12_dw_rddata_p0[247] = \<const0> ;
  assign dfi_12_dw_rddata_p0[246] = \<const0> ;
  assign dfi_12_dw_rddata_p0[245] = \<const0> ;
  assign dfi_12_dw_rddata_p0[244] = \<const0> ;
  assign dfi_12_dw_rddata_p0[243] = \<const0> ;
  assign dfi_12_dw_rddata_p0[242] = \<const0> ;
  assign dfi_12_dw_rddata_p0[241] = \<const0> ;
  assign dfi_12_dw_rddata_p0[240] = \<const0> ;
  assign dfi_12_dw_rddata_p0[239] = \<const0> ;
  assign dfi_12_dw_rddata_p0[238] = \<const0> ;
  assign dfi_12_dw_rddata_p0[237] = \<const0> ;
  assign dfi_12_dw_rddata_p0[236] = \<const0> ;
  assign dfi_12_dw_rddata_p0[235] = \<const0> ;
  assign dfi_12_dw_rddata_p0[234] = \<const0> ;
  assign dfi_12_dw_rddata_p0[233] = \<const0> ;
  assign dfi_12_dw_rddata_p0[232] = \<const0> ;
  assign dfi_12_dw_rddata_p0[231] = \<const0> ;
  assign dfi_12_dw_rddata_p0[230] = \<const0> ;
  assign dfi_12_dw_rddata_p0[229] = \<const0> ;
  assign dfi_12_dw_rddata_p0[228] = \<const0> ;
  assign dfi_12_dw_rddata_p0[227] = \<const0> ;
  assign dfi_12_dw_rddata_p0[226] = \<const0> ;
  assign dfi_12_dw_rddata_p0[225] = \<const0> ;
  assign dfi_12_dw_rddata_p0[224] = \<const0> ;
  assign dfi_12_dw_rddata_p0[223] = \<const0> ;
  assign dfi_12_dw_rddata_p0[222] = \<const0> ;
  assign dfi_12_dw_rddata_p0[221] = \<const0> ;
  assign dfi_12_dw_rddata_p0[220] = \<const0> ;
  assign dfi_12_dw_rddata_p0[219] = \<const0> ;
  assign dfi_12_dw_rddata_p0[218] = \<const0> ;
  assign dfi_12_dw_rddata_p0[217] = \<const0> ;
  assign dfi_12_dw_rddata_p0[216] = \<const0> ;
  assign dfi_12_dw_rddata_p0[215] = \<const0> ;
  assign dfi_12_dw_rddata_p0[214] = \<const0> ;
  assign dfi_12_dw_rddata_p0[213] = \<const0> ;
  assign dfi_12_dw_rddata_p0[212] = \<const0> ;
  assign dfi_12_dw_rddata_p0[211] = \<const0> ;
  assign dfi_12_dw_rddata_p0[210] = \<const0> ;
  assign dfi_12_dw_rddata_p0[209] = \<const0> ;
  assign dfi_12_dw_rddata_p0[208] = \<const0> ;
  assign dfi_12_dw_rddata_p0[207] = \<const0> ;
  assign dfi_12_dw_rddata_p0[206] = \<const0> ;
  assign dfi_12_dw_rddata_p0[205] = \<const0> ;
  assign dfi_12_dw_rddata_p0[204] = \<const0> ;
  assign dfi_12_dw_rddata_p0[203] = \<const0> ;
  assign dfi_12_dw_rddata_p0[202] = \<const0> ;
  assign dfi_12_dw_rddata_p0[201] = \<const0> ;
  assign dfi_12_dw_rddata_p0[200] = \<const0> ;
  assign dfi_12_dw_rddata_p0[199] = \<const0> ;
  assign dfi_12_dw_rddata_p0[198] = \<const0> ;
  assign dfi_12_dw_rddata_p0[197] = \<const0> ;
  assign dfi_12_dw_rddata_p0[196] = \<const0> ;
  assign dfi_12_dw_rddata_p0[195] = \<const0> ;
  assign dfi_12_dw_rddata_p0[194] = \<const0> ;
  assign dfi_12_dw_rddata_p0[193] = \<const0> ;
  assign dfi_12_dw_rddata_p0[192] = \<const0> ;
  assign dfi_12_dw_rddata_p0[191] = \<const0> ;
  assign dfi_12_dw_rddata_p0[190] = \<const0> ;
  assign dfi_12_dw_rddata_p0[189] = \<const0> ;
  assign dfi_12_dw_rddata_p0[188] = \<const0> ;
  assign dfi_12_dw_rddata_p0[187] = \<const0> ;
  assign dfi_12_dw_rddata_p0[186] = \<const0> ;
  assign dfi_12_dw_rddata_p0[185] = \<const0> ;
  assign dfi_12_dw_rddata_p0[184] = \<const0> ;
  assign dfi_12_dw_rddata_p0[183] = \<const0> ;
  assign dfi_12_dw_rddata_p0[182] = \<const0> ;
  assign dfi_12_dw_rddata_p0[181] = \<const0> ;
  assign dfi_12_dw_rddata_p0[180] = \<const0> ;
  assign dfi_12_dw_rddata_p0[179] = \<const0> ;
  assign dfi_12_dw_rddata_p0[178] = \<const0> ;
  assign dfi_12_dw_rddata_p0[177] = \<const0> ;
  assign dfi_12_dw_rddata_p0[176] = \<const0> ;
  assign dfi_12_dw_rddata_p0[175] = \<const0> ;
  assign dfi_12_dw_rddata_p0[174] = \<const0> ;
  assign dfi_12_dw_rddata_p0[173] = \<const0> ;
  assign dfi_12_dw_rddata_p0[172] = \<const0> ;
  assign dfi_12_dw_rddata_p0[171] = \<const0> ;
  assign dfi_12_dw_rddata_p0[170] = \<const0> ;
  assign dfi_12_dw_rddata_p0[169] = \<const0> ;
  assign dfi_12_dw_rddata_p0[168] = \<const0> ;
  assign dfi_12_dw_rddata_p0[167] = \<const0> ;
  assign dfi_12_dw_rddata_p0[166] = \<const0> ;
  assign dfi_12_dw_rddata_p0[165] = \<const0> ;
  assign dfi_12_dw_rddata_p0[164] = \<const0> ;
  assign dfi_12_dw_rddata_p0[163] = \<const0> ;
  assign dfi_12_dw_rddata_p0[162] = \<const0> ;
  assign dfi_12_dw_rddata_p0[161] = \<const0> ;
  assign dfi_12_dw_rddata_p0[160] = \<const0> ;
  assign dfi_12_dw_rddata_p0[159] = \<const0> ;
  assign dfi_12_dw_rddata_p0[158] = \<const0> ;
  assign dfi_12_dw_rddata_p0[157] = \<const0> ;
  assign dfi_12_dw_rddata_p0[156] = \<const0> ;
  assign dfi_12_dw_rddata_p0[155] = \<const0> ;
  assign dfi_12_dw_rddata_p0[154] = \<const0> ;
  assign dfi_12_dw_rddata_p0[153] = \<const0> ;
  assign dfi_12_dw_rddata_p0[152] = \<const0> ;
  assign dfi_12_dw_rddata_p0[151] = \<const0> ;
  assign dfi_12_dw_rddata_p0[150] = \<const0> ;
  assign dfi_12_dw_rddata_p0[149] = \<const0> ;
  assign dfi_12_dw_rddata_p0[148] = \<const0> ;
  assign dfi_12_dw_rddata_p0[147] = \<const0> ;
  assign dfi_12_dw_rddata_p0[146] = \<const0> ;
  assign dfi_12_dw_rddata_p0[145] = \<const0> ;
  assign dfi_12_dw_rddata_p0[144] = \<const0> ;
  assign dfi_12_dw_rddata_p0[143] = \<const0> ;
  assign dfi_12_dw_rddata_p0[142] = \<const0> ;
  assign dfi_12_dw_rddata_p0[141] = \<const0> ;
  assign dfi_12_dw_rddata_p0[140] = \<const0> ;
  assign dfi_12_dw_rddata_p0[139] = \<const0> ;
  assign dfi_12_dw_rddata_p0[138] = \<const0> ;
  assign dfi_12_dw_rddata_p0[137] = \<const0> ;
  assign dfi_12_dw_rddata_p0[136] = \<const0> ;
  assign dfi_12_dw_rddata_p0[135] = \<const0> ;
  assign dfi_12_dw_rddata_p0[134] = \<const0> ;
  assign dfi_12_dw_rddata_p0[133] = \<const0> ;
  assign dfi_12_dw_rddata_p0[132] = \<const0> ;
  assign dfi_12_dw_rddata_p0[131] = \<const0> ;
  assign dfi_12_dw_rddata_p0[130] = \<const0> ;
  assign dfi_12_dw_rddata_p0[129] = \<const0> ;
  assign dfi_12_dw_rddata_p0[128] = \<const0> ;
  assign dfi_12_dw_rddata_p0[127] = \<const0> ;
  assign dfi_12_dw_rddata_p0[126] = \<const0> ;
  assign dfi_12_dw_rddata_p0[125] = \<const0> ;
  assign dfi_12_dw_rddata_p0[124] = \<const0> ;
  assign dfi_12_dw_rddata_p0[123] = \<const0> ;
  assign dfi_12_dw_rddata_p0[122] = \<const0> ;
  assign dfi_12_dw_rddata_p0[121] = \<const0> ;
  assign dfi_12_dw_rddata_p0[120] = \<const0> ;
  assign dfi_12_dw_rddata_p0[119] = \<const0> ;
  assign dfi_12_dw_rddata_p0[118] = \<const0> ;
  assign dfi_12_dw_rddata_p0[117] = \<const0> ;
  assign dfi_12_dw_rddata_p0[116] = \<const0> ;
  assign dfi_12_dw_rddata_p0[115] = \<const0> ;
  assign dfi_12_dw_rddata_p0[114] = \<const0> ;
  assign dfi_12_dw_rddata_p0[113] = \<const0> ;
  assign dfi_12_dw_rddata_p0[112] = \<const0> ;
  assign dfi_12_dw_rddata_p0[111] = \<const0> ;
  assign dfi_12_dw_rddata_p0[110] = \<const0> ;
  assign dfi_12_dw_rddata_p0[109] = \<const0> ;
  assign dfi_12_dw_rddata_p0[108] = \<const0> ;
  assign dfi_12_dw_rddata_p0[107] = \<const0> ;
  assign dfi_12_dw_rddata_p0[106] = \<const0> ;
  assign dfi_12_dw_rddata_p0[105] = \<const0> ;
  assign dfi_12_dw_rddata_p0[104] = \<const0> ;
  assign dfi_12_dw_rddata_p0[103] = \<const0> ;
  assign dfi_12_dw_rddata_p0[102] = \<const0> ;
  assign dfi_12_dw_rddata_p0[101] = \<const0> ;
  assign dfi_12_dw_rddata_p0[100] = \<const0> ;
  assign dfi_12_dw_rddata_p0[99] = \<const0> ;
  assign dfi_12_dw_rddata_p0[98] = \<const0> ;
  assign dfi_12_dw_rddata_p0[97] = \<const0> ;
  assign dfi_12_dw_rddata_p0[96] = \<const0> ;
  assign dfi_12_dw_rddata_p0[95] = \<const0> ;
  assign dfi_12_dw_rddata_p0[94] = \<const0> ;
  assign dfi_12_dw_rddata_p0[93] = \<const0> ;
  assign dfi_12_dw_rddata_p0[92] = \<const0> ;
  assign dfi_12_dw_rddata_p0[91] = \<const0> ;
  assign dfi_12_dw_rddata_p0[90] = \<const0> ;
  assign dfi_12_dw_rddata_p0[89] = \<const0> ;
  assign dfi_12_dw_rddata_p0[88] = \<const0> ;
  assign dfi_12_dw_rddata_p0[87] = \<const0> ;
  assign dfi_12_dw_rddata_p0[86] = \<const0> ;
  assign dfi_12_dw_rddata_p0[85] = \<const0> ;
  assign dfi_12_dw_rddata_p0[84] = \<const0> ;
  assign dfi_12_dw_rddata_p0[83] = \<const0> ;
  assign dfi_12_dw_rddata_p0[82] = \<const0> ;
  assign dfi_12_dw_rddata_p0[81] = \<const0> ;
  assign dfi_12_dw_rddata_p0[80] = \<const0> ;
  assign dfi_12_dw_rddata_p0[79] = \<const0> ;
  assign dfi_12_dw_rddata_p0[78] = \<const0> ;
  assign dfi_12_dw_rddata_p0[77] = \<const0> ;
  assign dfi_12_dw_rddata_p0[76] = \<const0> ;
  assign dfi_12_dw_rddata_p0[75] = \<const0> ;
  assign dfi_12_dw_rddata_p0[74] = \<const0> ;
  assign dfi_12_dw_rddata_p0[73] = \<const0> ;
  assign dfi_12_dw_rddata_p0[72] = \<const0> ;
  assign dfi_12_dw_rddata_p0[71] = \<const0> ;
  assign dfi_12_dw_rddata_p0[70] = \<const0> ;
  assign dfi_12_dw_rddata_p0[69] = \<const0> ;
  assign dfi_12_dw_rddata_p0[68] = \<const0> ;
  assign dfi_12_dw_rddata_p0[67] = \<const0> ;
  assign dfi_12_dw_rddata_p0[66] = \<const0> ;
  assign dfi_12_dw_rddata_p0[65] = \<const0> ;
  assign dfi_12_dw_rddata_p0[64] = \<const0> ;
  assign dfi_12_dw_rddata_p0[63] = \<const0> ;
  assign dfi_12_dw_rddata_p0[62] = \<const0> ;
  assign dfi_12_dw_rddata_p0[61] = \<const0> ;
  assign dfi_12_dw_rddata_p0[60] = \<const0> ;
  assign dfi_12_dw_rddata_p0[59] = \<const0> ;
  assign dfi_12_dw_rddata_p0[58] = \<const0> ;
  assign dfi_12_dw_rddata_p0[57] = \<const0> ;
  assign dfi_12_dw_rddata_p0[56] = \<const0> ;
  assign dfi_12_dw_rddata_p0[55] = \<const0> ;
  assign dfi_12_dw_rddata_p0[54] = \<const0> ;
  assign dfi_12_dw_rddata_p0[53] = \<const0> ;
  assign dfi_12_dw_rddata_p0[52] = \<const0> ;
  assign dfi_12_dw_rddata_p0[51] = \<const0> ;
  assign dfi_12_dw_rddata_p0[50] = \<const0> ;
  assign dfi_12_dw_rddata_p0[49] = \<const0> ;
  assign dfi_12_dw_rddata_p0[48] = \<const0> ;
  assign dfi_12_dw_rddata_p0[47] = \<const0> ;
  assign dfi_12_dw_rddata_p0[46] = \<const0> ;
  assign dfi_12_dw_rddata_p0[45] = \<const0> ;
  assign dfi_12_dw_rddata_p0[44] = \<const0> ;
  assign dfi_12_dw_rddata_p0[43] = \<const0> ;
  assign dfi_12_dw_rddata_p0[42] = \<const0> ;
  assign dfi_12_dw_rddata_p0[41] = \<const0> ;
  assign dfi_12_dw_rddata_p0[40] = \<const0> ;
  assign dfi_12_dw_rddata_p0[39] = \<const0> ;
  assign dfi_12_dw_rddata_p0[38] = \<const0> ;
  assign dfi_12_dw_rddata_p0[37] = \<const0> ;
  assign dfi_12_dw_rddata_p0[36] = \<const0> ;
  assign dfi_12_dw_rddata_p0[35] = \<const0> ;
  assign dfi_12_dw_rddata_p0[34] = \<const0> ;
  assign dfi_12_dw_rddata_p0[33] = \<const0> ;
  assign dfi_12_dw_rddata_p0[32] = \<const0> ;
  assign dfi_12_dw_rddata_p0[31] = \<const0> ;
  assign dfi_12_dw_rddata_p0[30] = \<const0> ;
  assign dfi_12_dw_rddata_p0[29] = \<const0> ;
  assign dfi_12_dw_rddata_p0[28] = \<const0> ;
  assign dfi_12_dw_rddata_p0[27] = \<const0> ;
  assign dfi_12_dw_rddata_p0[26] = \<const0> ;
  assign dfi_12_dw_rddata_p0[25] = \<const0> ;
  assign dfi_12_dw_rddata_p0[24] = \<const0> ;
  assign dfi_12_dw_rddata_p0[23] = \<const0> ;
  assign dfi_12_dw_rddata_p0[22] = \<const0> ;
  assign dfi_12_dw_rddata_p0[21] = \<const0> ;
  assign dfi_12_dw_rddata_p0[20] = \<const0> ;
  assign dfi_12_dw_rddata_p0[19] = \<const0> ;
  assign dfi_12_dw_rddata_p0[18] = \<const0> ;
  assign dfi_12_dw_rddata_p0[17] = \<const0> ;
  assign dfi_12_dw_rddata_p0[16] = \<const0> ;
  assign dfi_12_dw_rddata_p0[15] = \<const0> ;
  assign dfi_12_dw_rddata_p0[14] = \<const0> ;
  assign dfi_12_dw_rddata_p0[13] = \<const0> ;
  assign dfi_12_dw_rddata_p0[12] = \<const0> ;
  assign dfi_12_dw_rddata_p0[11] = \<const0> ;
  assign dfi_12_dw_rddata_p0[10] = \<const0> ;
  assign dfi_12_dw_rddata_p0[9] = \<const0> ;
  assign dfi_12_dw_rddata_p0[8] = \<const0> ;
  assign dfi_12_dw_rddata_p0[7] = \<const0> ;
  assign dfi_12_dw_rddata_p0[6] = \<const0> ;
  assign dfi_12_dw_rddata_p0[5] = \<const0> ;
  assign dfi_12_dw_rddata_p0[4] = \<const0> ;
  assign dfi_12_dw_rddata_p0[3] = \<const0> ;
  assign dfi_12_dw_rddata_p0[2] = \<const0> ;
  assign dfi_12_dw_rddata_p0[1] = \<const0> ;
  assign dfi_12_dw_rddata_p0[0] = \<const0> ;
  assign dfi_12_dw_rddata_p1[255] = \<const0> ;
  assign dfi_12_dw_rddata_p1[254] = \<const0> ;
  assign dfi_12_dw_rddata_p1[253] = \<const0> ;
  assign dfi_12_dw_rddata_p1[252] = \<const0> ;
  assign dfi_12_dw_rddata_p1[251] = \<const0> ;
  assign dfi_12_dw_rddata_p1[250] = \<const0> ;
  assign dfi_12_dw_rddata_p1[249] = \<const0> ;
  assign dfi_12_dw_rddata_p1[248] = \<const0> ;
  assign dfi_12_dw_rddata_p1[247] = \<const0> ;
  assign dfi_12_dw_rddata_p1[246] = \<const0> ;
  assign dfi_12_dw_rddata_p1[245] = \<const0> ;
  assign dfi_12_dw_rddata_p1[244] = \<const0> ;
  assign dfi_12_dw_rddata_p1[243] = \<const0> ;
  assign dfi_12_dw_rddata_p1[242] = \<const0> ;
  assign dfi_12_dw_rddata_p1[241] = \<const0> ;
  assign dfi_12_dw_rddata_p1[240] = \<const0> ;
  assign dfi_12_dw_rddata_p1[239] = \<const0> ;
  assign dfi_12_dw_rddata_p1[238] = \<const0> ;
  assign dfi_12_dw_rddata_p1[237] = \<const0> ;
  assign dfi_12_dw_rddata_p1[236] = \<const0> ;
  assign dfi_12_dw_rddata_p1[235] = \<const0> ;
  assign dfi_12_dw_rddata_p1[234] = \<const0> ;
  assign dfi_12_dw_rddata_p1[233] = \<const0> ;
  assign dfi_12_dw_rddata_p1[232] = \<const0> ;
  assign dfi_12_dw_rddata_p1[231] = \<const0> ;
  assign dfi_12_dw_rddata_p1[230] = \<const0> ;
  assign dfi_12_dw_rddata_p1[229] = \<const0> ;
  assign dfi_12_dw_rddata_p1[228] = \<const0> ;
  assign dfi_12_dw_rddata_p1[227] = \<const0> ;
  assign dfi_12_dw_rddata_p1[226] = \<const0> ;
  assign dfi_12_dw_rddata_p1[225] = \<const0> ;
  assign dfi_12_dw_rddata_p1[224] = \<const0> ;
  assign dfi_12_dw_rddata_p1[223] = \<const0> ;
  assign dfi_12_dw_rddata_p1[222] = \<const0> ;
  assign dfi_12_dw_rddata_p1[221] = \<const0> ;
  assign dfi_12_dw_rddata_p1[220] = \<const0> ;
  assign dfi_12_dw_rddata_p1[219] = \<const0> ;
  assign dfi_12_dw_rddata_p1[218] = \<const0> ;
  assign dfi_12_dw_rddata_p1[217] = \<const0> ;
  assign dfi_12_dw_rddata_p1[216] = \<const0> ;
  assign dfi_12_dw_rddata_p1[215] = \<const0> ;
  assign dfi_12_dw_rddata_p1[214] = \<const0> ;
  assign dfi_12_dw_rddata_p1[213] = \<const0> ;
  assign dfi_12_dw_rddata_p1[212] = \<const0> ;
  assign dfi_12_dw_rddata_p1[211] = \<const0> ;
  assign dfi_12_dw_rddata_p1[210] = \<const0> ;
  assign dfi_12_dw_rddata_p1[209] = \<const0> ;
  assign dfi_12_dw_rddata_p1[208] = \<const0> ;
  assign dfi_12_dw_rddata_p1[207] = \<const0> ;
  assign dfi_12_dw_rddata_p1[206] = \<const0> ;
  assign dfi_12_dw_rddata_p1[205] = \<const0> ;
  assign dfi_12_dw_rddata_p1[204] = \<const0> ;
  assign dfi_12_dw_rddata_p1[203] = \<const0> ;
  assign dfi_12_dw_rddata_p1[202] = \<const0> ;
  assign dfi_12_dw_rddata_p1[201] = \<const0> ;
  assign dfi_12_dw_rddata_p1[200] = \<const0> ;
  assign dfi_12_dw_rddata_p1[199] = \<const0> ;
  assign dfi_12_dw_rddata_p1[198] = \<const0> ;
  assign dfi_12_dw_rddata_p1[197] = \<const0> ;
  assign dfi_12_dw_rddata_p1[196] = \<const0> ;
  assign dfi_12_dw_rddata_p1[195] = \<const0> ;
  assign dfi_12_dw_rddata_p1[194] = \<const0> ;
  assign dfi_12_dw_rddata_p1[193] = \<const0> ;
  assign dfi_12_dw_rddata_p1[192] = \<const0> ;
  assign dfi_12_dw_rddata_p1[191] = \<const0> ;
  assign dfi_12_dw_rddata_p1[190] = \<const0> ;
  assign dfi_12_dw_rddata_p1[189] = \<const0> ;
  assign dfi_12_dw_rddata_p1[188] = \<const0> ;
  assign dfi_12_dw_rddata_p1[187] = \<const0> ;
  assign dfi_12_dw_rddata_p1[186] = \<const0> ;
  assign dfi_12_dw_rddata_p1[185] = \<const0> ;
  assign dfi_12_dw_rddata_p1[184] = \<const0> ;
  assign dfi_12_dw_rddata_p1[183] = \<const0> ;
  assign dfi_12_dw_rddata_p1[182] = \<const0> ;
  assign dfi_12_dw_rddata_p1[181] = \<const0> ;
  assign dfi_12_dw_rddata_p1[180] = \<const0> ;
  assign dfi_12_dw_rddata_p1[179] = \<const0> ;
  assign dfi_12_dw_rddata_p1[178] = \<const0> ;
  assign dfi_12_dw_rddata_p1[177] = \<const0> ;
  assign dfi_12_dw_rddata_p1[176] = \<const0> ;
  assign dfi_12_dw_rddata_p1[175] = \<const0> ;
  assign dfi_12_dw_rddata_p1[174] = \<const0> ;
  assign dfi_12_dw_rddata_p1[173] = \<const0> ;
  assign dfi_12_dw_rddata_p1[172] = \<const0> ;
  assign dfi_12_dw_rddata_p1[171] = \<const0> ;
  assign dfi_12_dw_rddata_p1[170] = \<const0> ;
  assign dfi_12_dw_rddata_p1[169] = \<const0> ;
  assign dfi_12_dw_rddata_p1[168] = \<const0> ;
  assign dfi_12_dw_rddata_p1[167] = \<const0> ;
  assign dfi_12_dw_rddata_p1[166] = \<const0> ;
  assign dfi_12_dw_rddata_p1[165] = \<const0> ;
  assign dfi_12_dw_rddata_p1[164] = \<const0> ;
  assign dfi_12_dw_rddata_p1[163] = \<const0> ;
  assign dfi_12_dw_rddata_p1[162] = \<const0> ;
  assign dfi_12_dw_rddata_p1[161] = \<const0> ;
  assign dfi_12_dw_rddata_p1[160] = \<const0> ;
  assign dfi_12_dw_rddata_p1[159] = \<const0> ;
  assign dfi_12_dw_rddata_p1[158] = \<const0> ;
  assign dfi_12_dw_rddata_p1[157] = \<const0> ;
  assign dfi_12_dw_rddata_p1[156] = \<const0> ;
  assign dfi_12_dw_rddata_p1[155] = \<const0> ;
  assign dfi_12_dw_rddata_p1[154] = \<const0> ;
  assign dfi_12_dw_rddata_p1[153] = \<const0> ;
  assign dfi_12_dw_rddata_p1[152] = \<const0> ;
  assign dfi_12_dw_rddata_p1[151] = \<const0> ;
  assign dfi_12_dw_rddata_p1[150] = \<const0> ;
  assign dfi_12_dw_rddata_p1[149] = \<const0> ;
  assign dfi_12_dw_rddata_p1[148] = \<const0> ;
  assign dfi_12_dw_rddata_p1[147] = \<const0> ;
  assign dfi_12_dw_rddata_p1[146] = \<const0> ;
  assign dfi_12_dw_rddata_p1[145] = \<const0> ;
  assign dfi_12_dw_rddata_p1[144] = \<const0> ;
  assign dfi_12_dw_rddata_p1[143] = \<const0> ;
  assign dfi_12_dw_rddata_p1[142] = \<const0> ;
  assign dfi_12_dw_rddata_p1[141] = \<const0> ;
  assign dfi_12_dw_rddata_p1[140] = \<const0> ;
  assign dfi_12_dw_rddata_p1[139] = \<const0> ;
  assign dfi_12_dw_rddata_p1[138] = \<const0> ;
  assign dfi_12_dw_rddata_p1[137] = \<const0> ;
  assign dfi_12_dw_rddata_p1[136] = \<const0> ;
  assign dfi_12_dw_rddata_p1[135] = \<const0> ;
  assign dfi_12_dw_rddata_p1[134] = \<const0> ;
  assign dfi_12_dw_rddata_p1[133] = \<const0> ;
  assign dfi_12_dw_rddata_p1[132] = \<const0> ;
  assign dfi_12_dw_rddata_p1[131] = \<const0> ;
  assign dfi_12_dw_rddata_p1[130] = \<const0> ;
  assign dfi_12_dw_rddata_p1[129] = \<const0> ;
  assign dfi_12_dw_rddata_p1[128] = \<const0> ;
  assign dfi_12_dw_rddata_p1[127] = \<const0> ;
  assign dfi_12_dw_rddata_p1[126] = \<const0> ;
  assign dfi_12_dw_rddata_p1[125] = \<const0> ;
  assign dfi_12_dw_rddata_p1[124] = \<const0> ;
  assign dfi_12_dw_rddata_p1[123] = \<const0> ;
  assign dfi_12_dw_rddata_p1[122] = \<const0> ;
  assign dfi_12_dw_rddata_p1[121] = \<const0> ;
  assign dfi_12_dw_rddata_p1[120] = \<const0> ;
  assign dfi_12_dw_rddata_p1[119] = \<const0> ;
  assign dfi_12_dw_rddata_p1[118] = \<const0> ;
  assign dfi_12_dw_rddata_p1[117] = \<const0> ;
  assign dfi_12_dw_rddata_p1[116] = \<const0> ;
  assign dfi_12_dw_rddata_p1[115] = \<const0> ;
  assign dfi_12_dw_rddata_p1[114] = \<const0> ;
  assign dfi_12_dw_rddata_p1[113] = \<const0> ;
  assign dfi_12_dw_rddata_p1[112] = \<const0> ;
  assign dfi_12_dw_rddata_p1[111] = \<const0> ;
  assign dfi_12_dw_rddata_p1[110] = \<const0> ;
  assign dfi_12_dw_rddata_p1[109] = \<const0> ;
  assign dfi_12_dw_rddata_p1[108] = \<const0> ;
  assign dfi_12_dw_rddata_p1[107] = \<const0> ;
  assign dfi_12_dw_rddata_p1[106] = \<const0> ;
  assign dfi_12_dw_rddata_p1[105] = \<const0> ;
  assign dfi_12_dw_rddata_p1[104] = \<const0> ;
  assign dfi_12_dw_rddata_p1[103] = \<const0> ;
  assign dfi_12_dw_rddata_p1[102] = \<const0> ;
  assign dfi_12_dw_rddata_p1[101] = \<const0> ;
  assign dfi_12_dw_rddata_p1[100] = \<const0> ;
  assign dfi_12_dw_rddata_p1[99] = \<const0> ;
  assign dfi_12_dw_rddata_p1[98] = \<const0> ;
  assign dfi_12_dw_rddata_p1[97] = \<const0> ;
  assign dfi_12_dw_rddata_p1[96] = \<const0> ;
  assign dfi_12_dw_rddata_p1[95] = \<const0> ;
  assign dfi_12_dw_rddata_p1[94] = \<const0> ;
  assign dfi_12_dw_rddata_p1[93] = \<const0> ;
  assign dfi_12_dw_rddata_p1[92] = \<const0> ;
  assign dfi_12_dw_rddata_p1[91] = \<const0> ;
  assign dfi_12_dw_rddata_p1[90] = \<const0> ;
  assign dfi_12_dw_rddata_p1[89] = \<const0> ;
  assign dfi_12_dw_rddata_p1[88] = \<const0> ;
  assign dfi_12_dw_rddata_p1[87] = \<const0> ;
  assign dfi_12_dw_rddata_p1[86] = \<const0> ;
  assign dfi_12_dw_rddata_p1[85] = \<const0> ;
  assign dfi_12_dw_rddata_p1[84] = \<const0> ;
  assign dfi_12_dw_rddata_p1[83] = \<const0> ;
  assign dfi_12_dw_rddata_p1[82] = \<const0> ;
  assign dfi_12_dw_rddata_p1[81] = \<const0> ;
  assign dfi_12_dw_rddata_p1[80] = \<const0> ;
  assign dfi_12_dw_rddata_p1[79] = \<const0> ;
  assign dfi_12_dw_rddata_p1[78] = \<const0> ;
  assign dfi_12_dw_rddata_p1[77] = \<const0> ;
  assign dfi_12_dw_rddata_p1[76] = \<const0> ;
  assign dfi_12_dw_rddata_p1[75] = \<const0> ;
  assign dfi_12_dw_rddata_p1[74] = \<const0> ;
  assign dfi_12_dw_rddata_p1[73] = \<const0> ;
  assign dfi_12_dw_rddata_p1[72] = \<const0> ;
  assign dfi_12_dw_rddata_p1[71] = \<const0> ;
  assign dfi_12_dw_rddata_p1[70] = \<const0> ;
  assign dfi_12_dw_rddata_p1[69] = \<const0> ;
  assign dfi_12_dw_rddata_p1[68] = \<const0> ;
  assign dfi_12_dw_rddata_p1[67] = \<const0> ;
  assign dfi_12_dw_rddata_p1[66] = \<const0> ;
  assign dfi_12_dw_rddata_p1[65] = \<const0> ;
  assign dfi_12_dw_rddata_p1[64] = \<const0> ;
  assign dfi_12_dw_rddata_p1[63] = \<const0> ;
  assign dfi_12_dw_rddata_p1[62] = \<const0> ;
  assign dfi_12_dw_rddata_p1[61] = \<const0> ;
  assign dfi_12_dw_rddata_p1[60] = \<const0> ;
  assign dfi_12_dw_rddata_p1[59] = \<const0> ;
  assign dfi_12_dw_rddata_p1[58] = \<const0> ;
  assign dfi_12_dw_rddata_p1[57] = \<const0> ;
  assign dfi_12_dw_rddata_p1[56] = \<const0> ;
  assign dfi_12_dw_rddata_p1[55] = \<const0> ;
  assign dfi_12_dw_rddata_p1[54] = \<const0> ;
  assign dfi_12_dw_rddata_p1[53] = \<const0> ;
  assign dfi_12_dw_rddata_p1[52] = \<const0> ;
  assign dfi_12_dw_rddata_p1[51] = \<const0> ;
  assign dfi_12_dw_rddata_p1[50] = \<const0> ;
  assign dfi_12_dw_rddata_p1[49] = \<const0> ;
  assign dfi_12_dw_rddata_p1[48] = \<const0> ;
  assign dfi_12_dw_rddata_p1[47] = \<const0> ;
  assign dfi_12_dw_rddata_p1[46] = \<const0> ;
  assign dfi_12_dw_rddata_p1[45] = \<const0> ;
  assign dfi_12_dw_rddata_p1[44] = \<const0> ;
  assign dfi_12_dw_rddata_p1[43] = \<const0> ;
  assign dfi_12_dw_rddata_p1[42] = \<const0> ;
  assign dfi_12_dw_rddata_p1[41] = \<const0> ;
  assign dfi_12_dw_rddata_p1[40] = \<const0> ;
  assign dfi_12_dw_rddata_p1[39] = \<const0> ;
  assign dfi_12_dw_rddata_p1[38] = \<const0> ;
  assign dfi_12_dw_rddata_p1[37] = \<const0> ;
  assign dfi_12_dw_rddata_p1[36] = \<const0> ;
  assign dfi_12_dw_rddata_p1[35] = \<const0> ;
  assign dfi_12_dw_rddata_p1[34] = \<const0> ;
  assign dfi_12_dw_rddata_p1[33] = \<const0> ;
  assign dfi_12_dw_rddata_p1[32] = \<const0> ;
  assign dfi_12_dw_rddata_p1[31] = \<const0> ;
  assign dfi_12_dw_rddata_p1[30] = \<const0> ;
  assign dfi_12_dw_rddata_p1[29] = \<const0> ;
  assign dfi_12_dw_rddata_p1[28] = \<const0> ;
  assign dfi_12_dw_rddata_p1[27] = \<const0> ;
  assign dfi_12_dw_rddata_p1[26] = \<const0> ;
  assign dfi_12_dw_rddata_p1[25] = \<const0> ;
  assign dfi_12_dw_rddata_p1[24] = \<const0> ;
  assign dfi_12_dw_rddata_p1[23] = \<const0> ;
  assign dfi_12_dw_rddata_p1[22] = \<const0> ;
  assign dfi_12_dw_rddata_p1[21] = \<const0> ;
  assign dfi_12_dw_rddata_p1[20] = \<const0> ;
  assign dfi_12_dw_rddata_p1[19] = \<const0> ;
  assign dfi_12_dw_rddata_p1[18] = \<const0> ;
  assign dfi_12_dw_rddata_p1[17] = \<const0> ;
  assign dfi_12_dw_rddata_p1[16] = \<const0> ;
  assign dfi_12_dw_rddata_p1[15] = \<const0> ;
  assign dfi_12_dw_rddata_p1[14] = \<const0> ;
  assign dfi_12_dw_rddata_p1[13] = \<const0> ;
  assign dfi_12_dw_rddata_p1[12] = \<const0> ;
  assign dfi_12_dw_rddata_p1[11] = \<const0> ;
  assign dfi_12_dw_rddata_p1[10] = \<const0> ;
  assign dfi_12_dw_rddata_p1[9] = \<const0> ;
  assign dfi_12_dw_rddata_p1[8] = \<const0> ;
  assign dfi_12_dw_rddata_p1[7] = \<const0> ;
  assign dfi_12_dw_rddata_p1[6] = \<const0> ;
  assign dfi_12_dw_rddata_p1[5] = \<const0> ;
  assign dfi_12_dw_rddata_p1[4] = \<const0> ;
  assign dfi_12_dw_rddata_p1[3] = \<const0> ;
  assign dfi_12_dw_rddata_p1[2] = \<const0> ;
  assign dfi_12_dw_rddata_p1[1] = \<const0> ;
  assign dfi_12_dw_rddata_p1[0] = \<const0> ;
  assign dfi_12_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_12_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_12_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_12_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_12_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_12_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_12_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_12_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_12_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_12_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_12_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_12_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_12_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_12_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_12_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_12_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_12_dw_rddata_valid[3] = \<const0> ;
  assign dfi_12_dw_rddata_valid[2] = \<const0> ;
  assign dfi_12_dw_rddata_valid[1] = \<const0> ;
  assign dfi_12_dw_rddata_valid[0] = \<const0> ;
  assign dfi_12_init_complete = \<const0> ;
  assign dfi_12_out_rst_n = \<const0> ;
  assign dfi_12_phyupd_ack = \<const0> ;
  assign dfi_13_aw_aerr_n[1] = \<const0> ;
  assign dfi_13_aw_aerr_n[0] = \<const0> ;
  assign dfi_13_clk_init = \<const0> ;
  assign dfi_13_ctrlupd_req = \<const0> ;
  assign dfi_13_dbi_byte_disable[15] = \<const0> ;
  assign dfi_13_dbi_byte_disable[14] = \<const0> ;
  assign dfi_13_dbi_byte_disable[13] = \<const0> ;
  assign dfi_13_dbi_byte_disable[12] = \<const0> ;
  assign dfi_13_dbi_byte_disable[11] = \<const0> ;
  assign dfi_13_dbi_byte_disable[10] = \<const0> ;
  assign dfi_13_dbi_byte_disable[9] = \<const0> ;
  assign dfi_13_dbi_byte_disable[8] = \<const0> ;
  assign dfi_13_dbi_byte_disable[7] = \<const0> ;
  assign dfi_13_dbi_byte_disable[6] = \<const0> ;
  assign dfi_13_dbi_byte_disable[5] = \<const0> ;
  assign dfi_13_dbi_byte_disable[4] = \<const0> ;
  assign dfi_13_dbi_byte_disable[3] = \<const0> ;
  assign dfi_13_dbi_byte_disable[2] = \<const0> ;
  assign dfi_13_dbi_byte_disable[1] = \<const0> ;
  assign dfi_13_dbi_byte_disable[0] = \<const0> ;
  assign dfi_13_dw_derr_n[7] = \<const0> ;
  assign dfi_13_dw_derr_n[6] = \<const0> ;
  assign dfi_13_dw_derr_n[5] = \<const0> ;
  assign dfi_13_dw_derr_n[4] = \<const0> ;
  assign dfi_13_dw_derr_n[3] = \<const0> ;
  assign dfi_13_dw_derr_n[2] = \<const0> ;
  assign dfi_13_dw_derr_n[1] = \<const0> ;
  assign dfi_13_dw_derr_n[0] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_13_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_13_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_13_dw_rddata_p0[255] = \<const0> ;
  assign dfi_13_dw_rddata_p0[254] = \<const0> ;
  assign dfi_13_dw_rddata_p0[253] = \<const0> ;
  assign dfi_13_dw_rddata_p0[252] = \<const0> ;
  assign dfi_13_dw_rddata_p0[251] = \<const0> ;
  assign dfi_13_dw_rddata_p0[250] = \<const0> ;
  assign dfi_13_dw_rddata_p0[249] = \<const0> ;
  assign dfi_13_dw_rddata_p0[248] = \<const0> ;
  assign dfi_13_dw_rddata_p0[247] = \<const0> ;
  assign dfi_13_dw_rddata_p0[246] = \<const0> ;
  assign dfi_13_dw_rddata_p0[245] = \<const0> ;
  assign dfi_13_dw_rddata_p0[244] = \<const0> ;
  assign dfi_13_dw_rddata_p0[243] = \<const0> ;
  assign dfi_13_dw_rddata_p0[242] = \<const0> ;
  assign dfi_13_dw_rddata_p0[241] = \<const0> ;
  assign dfi_13_dw_rddata_p0[240] = \<const0> ;
  assign dfi_13_dw_rddata_p0[239] = \<const0> ;
  assign dfi_13_dw_rddata_p0[238] = \<const0> ;
  assign dfi_13_dw_rddata_p0[237] = \<const0> ;
  assign dfi_13_dw_rddata_p0[236] = \<const0> ;
  assign dfi_13_dw_rddata_p0[235] = \<const0> ;
  assign dfi_13_dw_rddata_p0[234] = \<const0> ;
  assign dfi_13_dw_rddata_p0[233] = \<const0> ;
  assign dfi_13_dw_rddata_p0[232] = \<const0> ;
  assign dfi_13_dw_rddata_p0[231] = \<const0> ;
  assign dfi_13_dw_rddata_p0[230] = \<const0> ;
  assign dfi_13_dw_rddata_p0[229] = \<const0> ;
  assign dfi_13_dw_rddata_p0[228] = \<const0> ;
  assign dfi_13_dw_rddata_p0[227] = \<const0> ;
  assign dfi_13_dw_rddata_p0[226] = \<const0> ;
  assign dfi_13_dw_rddata_p0[225] = \<const0> ;
  assign dfi_13_dw_rddata_p0[224] = \<const0> ;
  assign dfi_13_dw_rddata_p0[223] = \<const0> ;
  assign dfi_13_dw_rddata_p0[222] = \<const0> ;
  assign dfi_13_dw_rddata_p0[221] = \<const0> ;
  assign dfi_13_dw_rddata_p0[220] = \<const0> ;
  assign dfi_13_dw_rddata_p0[219] = \<const0> ;
  assign dfi_13_dw_rddata_p0[218] = \<const0> ;
  assign dfi_13_dw_rddata_p0[217] = \<const0> ;
  assign dfi_13_dw_rddata_p0[216] = \<const0> ;
  assign dfi_13_dw_rddata_p0[215] = \<const0> ;
  assign dfi_13_dw_rddata_p0[214] = \<const0> ;
  assign dfi_13_dw_rddata_p0[213] = \<const0> ;
  assign dfi_13_dw_rddata_p0[212] = \<const0> ;
  assign dfi_13_dw_rddata_p0[211] = \<const0> ;
  assign dfi_13_dw_rddata_p0[210] = \<const0> ;
  assign dfi_13_dw_rddata_p0[209] = \<const0> ;
  assign dfi_13_dw_rddata_p0[208] = \<const0> ;
  assign dfi_13_dw_rddata_p0[207] = \<const0> ;
  assign dfi_13_dw_rddata_p0[206] = \<const0> ;
  assign dfi_13_dw_rddata_p0[205] = \<const0> ;
  assign dfi_13_dw_rddata_p0[204] = \<const0> ;
  assign dfi_13_dw_rddata_p0[203] = \<const0> ;
  assign dfi_13_dw_rddata_p0[202] = \<const0> ;
  assign dfi_13_dw_rddata_p0[201] = \<const0> ;
  assign dfi_13_dw_rddata_p0[200] = \<const0> ;
  assign dfi_13_dw_rddata_p0[199] = \<const0> ;
  assign dfi_13_dw_rddata_p0[198] = \<const0> ;
  assign dfi_13_dw_rddata_p0[197] = \<const0> ;
  assign dfi_13_dw_rddata_p0[196] = \<const0> ;
  assign dfi_13_dw_rddata_p0[195] = \<const0> ;
  assign dfi_13_dw_rddata_p0[194] = \<const0> ;
  assign dfi_13_dw_rddata_p0[193] = \<const0> ;
  assign dfi_13_dw_rddata_p0[192] = \<const0> ;
  assign dfi_13_dw_rddata_p0[191] = \<const0> ;
  assign dfi_13_dw_rddata_p0[190] = \<const0> ;
  assign dfi_13_dw_rddata_p0[189] = \<const0> ;
  assign dfi_13_dw_rddata_p0[188] = \<const0> ;
  assign dfi_13_dw_rddata_p0[187] = \<const0> ;
  assign dfi_13_dw_rddata_p0[186] = \<const0> ;
  assign dfi_13_dw_rddata_p0[185] = \<const0> ;
  assign dfi_13_dw_rddata_p0[184] = \<const0> ;
  assign dfi_13_dw_rddata_p0[183] = \<const0> ;
  assign dfi_13_dw_rddata_p0[182] = \<const0> ;
  assign dfi_13_dw_rddata_p0[181] = \<const0> ;
  assign dfi_13_dw_rddata_p0[180] = \<const0> ;
  assign dfi_13_dw_rddata_p0[179] = \<const0> ;
  assign dfi_13_dw_rddata_p0[178] = \<const0> ;
  assign dfi_13_dw_rddata_p0[177] = \<const0> ;
  assign dfi_13_dw_rddata_p0[176] = \<const0> ;
  assign dfi_13_dw_rddata_p0[175] = \<const0> ;
  assign dfi_13_dw_rddata_p0[174] = \<const0> ;
  assign dfi_13_dw_rddata_p0[173] = \<const0> ;
  assign dfi_13_dw_rddata_p0[172] = \<const0> ;
  assign dfi_13_dw_rddata_p0[171] = \<const0> ;
  assign dfi_13_dw_rddata_p0[170] = \<const0> ;
  assign dfi_13_dw_rddata_p0[169] = \<const0> ;
  assign dfi_13_dw_rddata_p0[168] = \<const0> ;
  assign dfi_13_dw_rddata_p0[167] = \<const0> ;
  assign dfi_13_dw_rddata_p0[166] = \<const0> ;
  assign dfi_13_dw_rddata_p0[165] = \<const0> ;
  assign dfi_13_dw_rddata_p0[164] = \<const0> ;
  assign dfi_13_dw_rddata_p0[163] = \<const0> ;
  assign dfi_13_dw_rddata_p0[162] = \<const0> ;
  assign dfi_13_dw_rddata_p0[161] = \<const0> ;
  assign dfi_13_dw_rddata_p0[160] = \<const0> ;
  assign dfi_13_dw_rddata_p0[159] = \<const0> ;
  assign dfi_13_dw_rddata_p0[158] = \<const0> ;
  assign dfi_13_dw_rddata_p0[157] = \<const0> ;
  assign dfi_13_dw_rddata_p0[156] = \<const0> ;
  assign dfi_13_dw_rddata_p0[155] = \<const0> ;
  assign dfi_13_dw_rddata_p0[154] = \<const0> ;
  assign dfi_13_dw_rddata_p0[153] = \<const0> ;
  assign dfi_13_dw_rddata_p0[152] = \<const0> ;
  assign dfi_13_dw_rddata_p0[151] = \<const0> ;
  assign dfi_13_dw_rddata_p0[150] = \<const0> ;
  assign dfi_13_dw_rddata_p0[149] = \<const0> ;
  assign dfi_13_dw_rddata_p0[148] = \<const0> ;
  assign dfi_13_dw_rddata_p0[147] = \<const0> ;
  assign dfi_13_dw_rddata_p0[146] = \<const0> ;
  assign dfi_13_dw_rddata_p0[145] = \<const0> ;
  assign dfi_13_dw_rddata_p0[144] = \<const0> ;
  assign dfi_13_dw_rddata_p0[143] = \<const0> ;
  assign dfi_13_dw_rddata_p0[142] = \<const0> ;
  assign dfi_13_dw_rddata_p0[141] = \<const0> ;
  assign dfi_13_dw_rddata_p0[140] = \<const0> ;
  assign dfi_13_dw_rddata_p0[139] = \<const0> ;
  assign dfi_13_dw_rddata_p0[138] = \<const0> ;
  assign dfi_13_dw_rddata_p0[137] = \<const0> ;
  assign dfi_13_dw_rddata_p0[136] = \<const0> ;
  assign dfi_13_dw_rddata_p0[135] = \<const0> ;
  assign dfi_13_dw_rddata_p0[134] = \<const0> ;
  assign dfi_13_dw_rddata_p0[133] = \<const0> ;
  assign dfi_13_dw_rddata_p0[132] = \<const0> ;
  assign dfi_13_dw_rddata_p0[131] = \<const0> ;
  assign dfi_13_dw_rddata_p0[130] = \<const0> ;
  assign dfi_13_dw_rddata_p0[129] = \<const0> ;
  assign dfi_13_dw_rddata_p0[128] = \<const0> ;
  assign dfi_13_dw_rddata_p0[127] = \<const0> ;
  assign dfi_13_dw_rddata_p0[126] = \<const0> ;
  assign dfi_13_dw_rddata_p0[125] = \<const0> ;
  assign dfi_13_dw_rddata_p0[124] = \<const0> ;
  assign dfi_13_dw_rddata_p0[123] = \<const0> ;
  assign dfi_13_dw_rddata_p0[122] = \<const0> ;
  assign dfi_13_dw_rddata_p0[121] = \<const0> ;
  assign dfi_13_dw_rddata_p0[120] = \<const0> ;
  assign dfi_13_dw_rddata_p0[119] = \<const0> ;
  assign dfi_13_dw_rddata_p0[118] = \<const0> ;
  assign dfi_13_dw_rddata_p0[117] = \<const0> ;
  assign dfi_13_dw_rddata_p0[116] = \<const0> ;
  assign dfi_13_dw_rddata_p0[115] = \<const0> ;
  assign dfi_13_dw_rddata_p0[114] = \<const0> ;
  assign dfi_13_dw_rddata_p0[113] = \<const0> ;
  assign dfi_13_dw_rddata_p0[112] = \<const0> ;
  assign dfi_13_dw_rddata_p0[111] = \<const0> ;
  assign dfi_13_dw_rddata_p0[110] = \<const0> ;
  assign dfi_13_dw_rddata_p0[109] = \<const0> ;
  assign dfi_13_dw_rddata_p0[108] = \<const0> ;
  assign dfi_13_dw_rddata_p0[107] = \<const0> ;
  assign dfi_13_dw_rddata_p0[106] = \<const0> ;
  assign dfi_13_dw_rddata_p0[105] = \<const0> ;
  assign dfi_13_dw_rddata_p0[104] = \<const0> ;
  assign dfi_13_dw_rddata_p0[103] = \<const0> ;
  assign dfi_13_dw_rddata_p0[102] = \<const0> ;
  assign dfi_13_dw_rddata_p0[101] = \<const0> ;
  assign dfi_13_dw_rddata_p0[100] = \<const0> ;
  assign dfi_13_dw_rddata_p0[99] = \<const0> ;
  assign dfi_13_dw_rddata_p0[98] = \<const0> ;
  assign dfi_13_dw_rddata_p0[97] = \<const0> ;
  assign dfi_13_dw_rddata_p0[96] = \<const0> ;
  assign dfi_13_dw_rddata_p0[95] = \<const0> ;
  assign dfi_13_dw_rddata_p0[94] = \<const0> ;
  assign dfi_13_dw_rddata_p0[93] = \<const0> ;
  assign dfi_13_dw_rddata_p0[92] = \<const0> ;
  assign dfi_13_dw_rddata_p0[91] = \<const0> ;
  assign dfi_13_dw_rddata_p0[90] = \<const0> ;
  assign dfi_13_dw_rddata_p0[89] = \<const0> ;
  assign dfi_13_dw_rddata_p0[88] = \<const0> ;
  assign dfi_13_dw_rddata_p0[87] = \<const0> ;
  assign dfi_13_dw_rddata_p0[86] = \<const0> ;
  assign dfi_13_dw_rddata_p0[85] = \<const0> ;
  assign dfi_13_dw_rddata_p0[84] = \<const0> ;
  assign dfi_13_dw_rddata_p0[83] = \<const0> ;
  assign dfi_13_dw_rddata_p0[82] = \<const0> ;
  assign dfi_13_dw_rddata_p0[81] = \<const0> ;
  assign dfi_13_dw_rddata_p0[80] = \<const0> ;
  assign dfi_13_dw_rddata_p0[79] = \<const0> ;
  assign dfi_13_dw_rddata_p0[78] = \<const0> ;
  assign dfi_13_dw_rddata_p0[77] = \<const0> ;
  assign dfi_13_dw_rddata_p0[76] = \<const0> ;
  assign dfi_13_dw_rddata_p0[75] = \<const0> ;
  assign dfi_13_dw_rddata_p0[74] = \<const0> ;
  assign dfi_13_dw_rddata_p0[73] = \<const0> ;
  assign dfi_13_dw_rddata_p0[72] = \<const0> ;
  assign dfi_13_dw_rddata_p0[71] = \<const0> ;
  assign dfi_13_dw_rddata_p0[70] = \<const0> ;
  assign dfi_13_dw_rddata_p0[69] = \<const0> ;
  assign dfi_13_dw_rddata_p0[68] = \<const0> ;
  assign dfi_13_dw_rddata_p0[67] = \<const0> ;
  assign dfi_13_dw_rddata_p0[66] = \<const0> ;
  assign dfi_13_dw_rddata_p0[65] = \<const0> ;
  assign dfi_13_dw_rddata_p0[64] = \<const0> ;
  assign dfi_13_dw_rddata_p0[63] = \<const0> ;
  assign dfi_13_dw_rddata_p0[62] = \<const0> ;
  assign dfi_13_dw_rddata_p0[61] = \<const0> ;
  assign dfi_13_dw_rddata_p0[60] = \<const0> ;
  assign dfi_13_dw_rddata_p0[59] = \<const0> ;
  assign dfi_13_dw_rddata_p0[58] = \<const0> ;
  assign dfi_13_dw_rddata_p0[57] = \<const0> ;
  assign dfi_13_dw_rddata_p0[56] = \<const0> ;
  assign dfi_13_dw_rddata_p0[55] = \<const0> ;
  assign dfi_13_dw_rddata_p0[54] = \<const0> ;
  assign dfi_13_dw_rddata_p0[53] = \<const0> ;
  assign dfi_13_dw_rddata_p0[52] = \<const0> ;
  assign dfi_13_dw_rddata_p0[51] = \<const0> ;
  assign dfi_13_dw_rddata_p0[50] = \<const0> ;
  assign dfi_13_dw_rddata_p0[49] = \<const0> ;
  assign dfi_13_dw_rddata_p0[48] = \<const0> ;
  assign dfi_13_dw_rddata_p0[47] = \<const0> ;
  assign dfi_13_dw_rddata_p0[46] = \<const0> ;
  assign dfi_13_dw_rddata_p0[45] = \<const0> ;
  assign dfi_13_dw_rddata_p0[44] = \<const0> ;
  assign dfi_13_dw_rddata_p0[43] = \<const0> ;
  assign dfi_13_dw_rddata_p0[42] = \<const0> ;
  assign dfi_13_dw_rddata_p0[41] = \<const0> ;
  assign dfi_13_dw_rddata_p0[40] = \<const0> ;
  assign dfi_13_dw_rddata_p0[39] = \<const0> ;
  assign dfi_13_dw_rddata_p0[38] = \<const0> ;
  assign dfi_13_dw_rddata_p0[37] = \<const0> ;
  assign dfi_13_dw_rddata_p0[36] = \<const0> ;
  assign dfi_13_dw_rddata_p0[35] = \<const0> ;
  assign dfi_13_dw_rddata_p0[34] = \<const0> ;
  assign dfi_13_dw_rddata_p0[33] = \<const0> ;
  assign dfi_13_dw_rddata_p0[32] = \<const0> ;
  assign dfi_13_dw_rddata_p0[31] = \<const0> ;
  assign dfi_13_dw_rddata_p0[30] = \<const0> ;
  assign dfi_13_dw_rddata_p0[29] = \<const0> ;
  assign dfi_13_dw_rddata_p0[28] = \<const0> ;
  assign dfi_13_dw_rddata_p0[27] = \<const0> ;
  assign dfi_13_dw_rddata_p0[26] = \<const0> ;
  assign dfi_13_dw_rddata_p0[25] = \<const0> ;
  assign dfi_13_dw_rddata_p0[24] = \<const0> ;
  assign dfi_13_dw_rddata_p0[23] = \<const0> ;
  assign dfi_13_dw_rddata_p0[22] = \<const0> ;
  assign dfi_13_dw_rddata_p0[21] = \<const0> ;
  assign dfi_13_dw_rddata_p0[20] = \<const0> ;
  assign dfi_13_dw_rddata_p0[19] = \<const0> ;
  assign dfi_13_dw_rddata_p0[18] = \<const0> ;
  assign dfi_13_dw_rddata_p0[17] = \<const0> ;
  assign dfi_13_dw_rddata_p0[16] = \<const0> ;
  assign dfi_13_dw_rddata_p0[15] = \<const0> ;
  assign dfi_13_dw_rddata_p0[14] = \<const0> ;
  assign dfi_13_dw_rddata_p0[13] = \<const0> ;
  assign dfi_13_dw_rddata_p0[12] = \<const0> ;
  assign dfi_13_dw_rddata_p0[11] = \<const0> ;
  assign dfi_13_dw_rddata_p0[10] = \<const0> ;
  assign dfi_13_dw_rddata_p0[9] = \<const0> ;
  assign dfi_13_dw_rddata_p0[8] = \<const0> ;
  assign dfi_13_dw_rddata_p0[7] = \<const0> ;
  assign dfi_13_dw_rddata_p0[6] = \<const0> ;
  assign dfi_13_dw_rddata_p0[5] = \<const0> ;
  assign dfi_13_dw_rddata_p0[4] = \<const0> ;
  assign dfi_13_dw_rddata_p0[3] = \<const0> ;
  assign dfi_13_dw_rddata_p0[2] = \<const0> ;
  assign dfi_13_dw_rddata_p0[1] = \<const0> ;
  assign dfi_13_dw_rddata_p0[0] = \<const0> ;
  assign dfi_13_dw_rddata_p1[255] = \<const0> ;
  assign dfi_13_dw_rddata_p1[254] = \<const0> ;
  assign dfi_13_dw_rddata_p1[253] = \<const0> ;
  assign dfi_13_dw_rddata_p1[252] = \<const0> ;
  assign dfi_13_dw_rddata_p1[251] = \<const0> ;
  assign dfi_13_dw_rddata_p1[250] = \<const0> ;
  assign dfi_13_dw_rddata_p1[249] = \<const0> ;
  assign dfi_13_dw_rddata_p1[248] = \<const0> ;
  assign dfi_13_dw_rddata_p1[247] = \<const0> ;
  assign dfi_13_dw_rddata_p1[246] = \<const0> ;
  assign dfi_13_dw_rddata_p1[245] = \<const0> ;
  assign dfi_13_dw_rddata_p1[244] = \<const0> ;
  assign dfi_13_dw_rddata_p1[243] = \<const0> ;
  assign dfi_13_dw_rddata_p1[242] = \<const0> ;
  assign dfi_13_dw_rddata_p1[241] = \<const0> ;
  assign dfi_13_dw_rddata_p1[240] = \<const0> ;
  assign dfi_13_dw_rddata_p1[239] = \<const0> ;
  assign dfi_13_dw_rddata_p1[238] = \<const0> ;
  assign dfi_13_dw_rddata_p1[237] = \<const0> ;
  assign dfi_13_dw_rddata_p1[236] = \<const0> ;
  assign dfi_13_dw_rddata_p1[235] = \<const0> ;
  assign dfi_13_dw_rddata_p1[234] = \<const0> ;
  assign dfi_13_dw_rddata_p1[233] = \<const0> ;
  assign dfi_13_dw_rddata_p1[232] = \<const0> ;
  assign dfi_13_dw_rddata_p1[231] = \<const0> ;
  assign dfi_13_dw_rddata_p1[230] = \<const0> ;
  assign dfi_13_dw_rddata_p1[229] = \<const0> ;
  assign dfi_13_dw_rddata_p1[228] = \<const0> ;
  assign dfi_13_dw_rddata_p1[227] = \<const0> ;
  assign dfi_13_dw_rddata_p1[226] = \<const0> ;
  assign dfi_13_dw_rddata_p1[225] = \<const0> ;
  assign dfi_13_dw_rddata_p1[224] = \<const0> ;
  assign dfi_13_dw_rddata_p1[223] = \<const0> ;
  assign dfi_13_dw_rddata_p1[222] = \<const0> ;
  assign dfi_13_dw_rddata_p1[221] = \<const0> ;
  assign dfi_13_dw_rddata_p1[220] = \<const0> ;
  assign dfi_13_dw_rddata_p1[219] = \<const0> ;
  assign dfi_13_dw_rddata_p1[218] = \<const0> ;
  assign dfi_13_dw_rddata_p1[217] = \<const0> ;
  assign dfi_13_dw_rddata_p1[216] = \<const0> ;
  assign dfi_13_dw_rddata_p1[215] = \<const0> ;
  assign dfi_13_dw_rddata_p1[214] = \<const0> ;
  assign dfi_13_dw_rddata_p1[213] = \<const0> ;
  assign dfi_13_dw_rddata_p1[212] = \<const0> ;
  assign dfi_13_dw_rddata_p1[211] = \<const0> ;
  assign dfi_13_dw_rddata_p1[210] = \<const0> ;
  assign dfi_13_dw_rddata_p1[209] = \<const0> ;
  assign dfi_13_dw_rddata_p1[208] = \<const0> ;
  assign dfi_13_dw_rddata_p1[207] = \<const0> ;
  assign dfi_13_dw_rddata_p1[206] = \<const0> ;
  assign dfi_13_dw_rddata_p1[205] = \<const0> ;
  assign dfi_13_dw_rddata_p1[204] = \<const0> ;
  assign dfi_13_dw_rddata_p1[203] = \<const0> ;
  assign dfi_13_dw_rddata_p1[202] = \<const0> ;
  assign dfi_13_dw_rddata_p1[201] = \<const0> ;
  assign dfi_13_dw_rddata_p1[200] = \<const0> ;
  assign dfi_13_dw_rddata_p1[199] = \<const0> ;
  assign dfi_13_dw_rddata_p1[198] = \<const0> ;
  assign dfi_13_dw_rddata_p1[197] = \<const0> ;
  assign dfi_13_dw_rddata_p1[196] = \<const0> ;
  assign dfi_13_dw_rddata_p1[195] = \<const0> ;
  assign dfi_13_dw_rddata_p1[194] = \<const0> ;
  assign dfi_13_dw_rddata_p1[193] = \<const0> ;
  assign dfi_13_dw_rddata_p1[192] = \<const0> ;
  assign dfi_13_dw_rddata_p1[191] = \<const0> ;
  assign dfi_13_dw_rddata_p1[190] = \<const0> ;
  assign dfi_13_dw_rddata_p1[189] = \<const0> ;
  assign dfi_13_dw_rddata_p1[188] = \<const0> ;
  assign dfi_13_dw_rddata_p1[187] = \<const0> ;
  assign dfi_13_dw_rddata_p1[186] = \<const0> ;
  assign dfi_13_dw_rddata_p1[185] = \<const0> ;
  assign dfi_13_dw_rddata_p1[184] = \<const0> ;
  assign dfi_13_dw_rddata_p1[183] = \<const0> ;
  assign dfi_13_dw_rddata_p1[182] = \<const0> ;
  assign dfi_13_dw_rddata_p1[181] = \<const0> ;
  assign dfi_13_dw_rddata_p1[180] = \<const0> ;
  assign dfi_13_dw_rddata_p1[179] = \<const0> ;
  assign dfi_13_dw_rddata_p1[178] = \<const0> ;
  assign dfi_13_dw_rddata_p1[177] = \<const0> ;
  assign dfi_13_dw_rddata_p1[176] = \<const0> ;
  assign dfi_13_dw_rddata_p1[175] = \<const0> ;
  assign dfi_13_dw_rddata_p1[174] = \<const0> ;
  assign dfi_13_dw_rddata_p1[173] = \<const0> ;
  assign dfi_13_dw_rddata_p1[172] = \<const0> ;
  assign dfi_13_dw_rddata_p1[171] = \<const0> ;
  assign dfi_13_dw_rddata_p1[170] = \<const0> ;
  assign dfi_13_dw_rddata_p1[169] = \<const0> ;
  assign dfi_13_dw_rddata_p1[168] = \<const0> ;
  assign dfi_13_dw_rddata_p1[167] = \<const0> ;
  assign dfi_13_dw_rddata_p1[166] = \<const0> ;
  assign dfi_13_dw_rddata_p1[165] = \<const0> ;
  assign dfi_13_dw_rddata_p1[164] = \<const0> ;
  assign dfi_13_dw_rddata_p1[163] = \<const0> ;
  assign dfi_13_dw_rddata_p1[162] = \<const0> ;
  assign dfi_13_dw_rddata_p1[161] = \<const0> ;
  assign dfi_13_dw_rddata_p1[160] = \<const0> ;
  assign dfi_13_dw_rddata_p1[159] = \<const0> ;
  assign dfi_13_dw_rddata_p1[158] = \<const0> ;
  assign dfi_13_dw_rddata_p1[157] = \<const0> ;
  assign dfi_13_dw_rddata_p1[156] = \<const0> ;
  assign dfi_13_dw_rddata_p1[155] = \<const0> ;
  assign dfi_13_dw_rddata_p1[154] = \<const0> ;
  assign dfi_13_dw_rddata_p1[153] = \<const0> ;
  assign dfi_13_dw_rddata_p1[152] = \<const0> ;
  assign dfi_13_dw_rddata_p1[151] = \<const0> ;
  assign dfi_13_dw_rddata_p1[150] = \<const0> ;
  assign dfi_13_dw_rddata_p1[149] = \<const0> ;
  assign dfi_13_dw_rddata_p1[148] = \<const0> ;
  assign dfi_13_dw_rddata_p1[147] = \<const0> ;
  assign dfi_13_dw_rddata_p1[146] = \<const0> ;
  assign dfi_13_dw_rddata_p1[145] = \<const0> ;
  assign dfi_13_dw_rddata_p1[144] = \<const0> ;
  assign dfi_13_dw_rddata_p1[143] = \<const0> ;
  assign dfi_13_dw_rddata_p1[142] = \<const0> ;
  assign dfi_13_dw_rddata_p1[141] = \<const0> ;
  assign dfi_13_dw_rddata_p1[140] = \<const0> ;
  assign dfi_13_dw_rddata_p1[139] = \<const0> ;
  assign dfi_13_dw_rddata_p1[138] = \<const0> ;
  assign dfi_13_dw_rddata_p1[137] = \<const0> ;
  assign dfi_13_dw_rddata_p1[136] = \<const0> ;
  assign dfi_13_dw_rddata_p1[135] = \<const0> ;
  assign dfi_13_dw_rddata_p1[134] = \<const0> ;
  assign dfi_13_dw_rddata_p1[133] = \<const0> ;
  assign dfi_13_dw_rddata_p1[132] = \<const0> ;
  assign dfi_13_dw_rddata_p1[131] = \<const0> ;
  assign dfi_13_dw_rddata_p1[130] = \<const0> ;
  assign dfi_13_dw_rddata_p1[129] = \<const0> ;
  assign dfi_13_dw_rddata_p1[128] = \<const0> ;
  assign dfi_13_dw_rddata_p1[127] = \<const0> ;
  assign dfi_13_dw_rddata_p1[126] = \<const0> ;
  assign dfi_13_dw_rddata_p1[125] = \<const0> ;
  assign dfi_13_dw_rddata_p1[124] = \<const0> ;
  assign dfi_13_dw_rddata_p1[123] = \<const0> ;
  assign dfi_13_dw_rddata_p1[122] = \<const0> ;
  assign dfi_13_dw_rddata_p1[121] = \<const0> ;
  assign dfi_13_dw_rddata_p1[120] = \<const0> ;
  assign dfi_13_dw_rddata_p1[119] = \<const0> ;
  assign dfi_13_dw_rddata_p1[118] = \<const0> ;
  assign dfi_13_dw_rddata_p1[117] = \<const0> ;
  assign dfi_13_dw_rddata_p1[116] = \<const0> ;
  assign dfi_13_dw_rddata_p1[115] = \<const0> ;
  assign dfi_13_dw_rddata_p1[114] = \<const0> ;
  assign dfi_13_dw_rddata_p1[113] = \<const0> ;
  assign dfi_13_dw_rddata_p1[112] = \<const0> ;
  assign dfi_13_dw_rddata_p1[111] = \<const0> ;
  assign dfi_13_dw_rddata_p1[110] = \<const0> ;
  assign dfi_13_dw_rddata_p1[109] = \<const0> ;
  assign dfi_13_dw_rddata_p1[108] = \<const0> ;
  assign dfi_13_dw_rddata_p1[107] = \<const0> ;
  assign dfi_13_dw_rddata_p1[106] = \<const0> ;
  assign dfi_13_dw_rddata_p1[105] = \<const0> ;
  assign dfi_13_dw_rddata_p1[104] = \<const0> ;
  assign dfi_13_dw_rddata_p1[103] = \<const0> ;
  assign dfi_13_dw_rddata_p1[102] = \<const0> ;
  assign dfi_13_dw_rddata_p1[101] = \<const0> ;
  assign dfi_13_dw_rddata_p1[100] = \<const0> ;
  assign dfi_13_dw_rddata_p1[99] = \<const0> ;
  assign dfi_13_dw_rddata_p1[98] = \<const0> ;
  assign dfi_13_dw_rddata_p1[97] = \<const0> ;
  assign dfi_13_dw_rddata_p1[96] = \<const0> ;
  assign dfi_13_dw_rddata_p1[95] = \<const0> ;
  assign dfi_13_dw_rddata_p1[94] = \<const0> ;
  assign dfi_13_dw_rddata_p1[93] = \<const0> ;
  assign dfi_13_dw_rddata_p1[92] = \<const0> ;
  assign dfi_13_dw_rddata_p1[91] = \<const0> ;
  assign dfi_13_dw_rddata_p1[90] = \<const0> ;
  assign dfi_13_dw_rddata_p1[89] = \<const0> ;
  assign dfi_13_dw_rddata_p1[88] = \<const0> ;
  assign dfi_13_dw_rddata_p1[87] = \<const0> ;
  assign dfi_13_dw_rddata_p1[86] = \<const0> ;
  assign dfi_13_dw_rddata_p1[85] = \<const0> ;
  assign dfi_13_dw_rddata_p1[84] = \<const0> ;
  assign dfi_13_dw_rddata_p1[83] = \<const0> ;
  assign dfi_13_dw_rddata_p1[82] = \<const0> ;
  assign dfi_13_dw_rddata_p1[81] = \<const0> ;
  assign dfi_13_dw_rddata_p1[80] = \<const0> ;
  assign dfi_13_dw_rddata_p1[79] = \<const0> ;
  assign dfi_13_dw_rddata_p1[78] = \<const0> ;
  assign dfi_13_dw_rddata_p1[77] = \<const0> ;
  assign dfi_13_dw_rddata_p1[76] = \<const0> ;
  assign dfi_13_dw_rddata_p1[75] = \<const0> ;
  assign dfi_13_dw_rddata_p1[74] = \<const0> ;
  assign dfi_13_dw_rddata_p1[73] = \<const0> ;
  assign dfi_13_dw_rddata_p1[72] = \<const0> ;
  assign dfi_13_dw_rddata_p1[71] = \<const0> ;
  assign dfi_13_dw_rddata_p1[70] = \<const0> ;
  assign dfi_13_dw_rddata_p1[69] = \<const0> ;
  assign dfi_13_dw_rddata_p1[68] = \<const0> ;
  assign dfi_13_dw_rddata_p1[67] = \<const0> ;
  assign dfi_13_dw_rddata_p1[66] = \<const0> ;
  assign dfi_13_dw_rddata_p1[65] = \<const0> ;
  assign dfi_13_dw_rddata_p1[64] = \<const0> ;
  assign dfi_13_dw_rddata_p1[63] = \<const0> ;
  assign dfi_13_dw_rddata_p1[62] = \<const0> ;
  assign dfi_13_dw_rddata_p1[61] = \<const0> ;
  assign dfi_13_dw_rddata_p1[60] = \<const0> ;
  assign dfi_13_dw_rddata_p1[59] = \<const0> ;
  assign dfi_13_dw_rddata_p1[58] = \<const0> ;
  assign dfi_13_dw_rddata_p1[57] = \<const0> ;
  assign dfi_13_dw_rddata_p1[56] = \<const0> ;
  assign dfi_13_dw_rddata_p1[55] = \<const0> ;
  assign dfi_13_dw_rddata_p1[54] = \<const0> ;
  assign dfi_13_dw_rddata_p1[53] = \<const0> ;
  assign dfi_13_dw_rddata_p1[52] = \<const0> ;
  assign dfi_13_dw_rddata_p1[51] = \<const0> ;
  assign dfi_13_dw_rddata_p1[50] = \<const0> ;
  assign dfi_13_dw_rddata_p1[49] = \<const0> ;
  assign dfi_13_dw_rddata_p1[48] = \<const0> ;
  assign dfi_13_dw_rddata_p1[47] = \<const0> ;
  assign dfi_13_dw_rddata_p1[46] = \<const0> ;
  assign dfi_13_dw_rddata_p1[45] = \<const0> ;
  assign dfi_13_dw_rddata_p1[44] = \<const0> ;
  assign dfi_13_dw_rddata_p1[43] = \<const0> ;
  assign dfi_13_dw_rddata_p1[42] = \<const0> ;
  assign dfi_13_dw_rddata_p1[41] = \<const0> ;
  assign dfi_13_dw_rddata_p1[40] = \<const0> ;
  assign dfi_13_dw_rddata_p1[39] = \<const0> ;
  assign dfi_13_dw_rddata_p1[38] = \<const0> ;
  assign dfi_13_dw_rddata_p1[37] = \<const0> ;
  assign dfi_13_dw_rddata_p1[36] = \<const0> ;
  assign dfi_13_dw_rddata_p1[35] = \<const0> ;
  assign dfi_13_dw_rddata_p1[34] = \<const0> ;
  assign dfi_13_dw_rddata_p1[33] = \<const0> ;
  assign dfi_13_dw_rddata_p1[32] = \<const0> ;
  assign dfi_13_dw_rddata_p1[31] = \<const0> ;
  assign dfi_13_dw_rddata_p1[30] = \<const0> ;
  assign dfi_13_dw_rddata_p1[29] = \<const0> ;
  assign dfi_13_dw_rddata_p1[28] = \<const0> ;
  assign dfi_13_dw_rddata_p1[27] = \<const0> ;
  assign dfi_13_dw_rddata_p1[26] = \<const0> ;
  assign dfi_13_dw_rddata_p1[25] = \<const0> ;
  assign dfi_13_dw_rddata_p1[24] = \<const0> ;
  assign dfi_13_dw_rddata_p1[23] = \<const0> ;
  assign dfi_13_dw_rddata_p1[22] = \<const0> ;
  assign dfi_13_dw_rddata_p1[21] = \<const0> ;
  assign dfi_13_dw_rddata_p1[20] = \<const0> ;
  assign dfi_13_dw_rddata_p1[19] = \<const0> ;
  assign dfi_13_dw_rddata_p1[18] = \<const0> ;
  assign dfi_13_dw_rddata_p1[17] = \<const0> ;
  assign dfi_13_dw_rddata_p1[16] = \<const0> ;
  assign dfi_13_dw_rddata_p1[15] = \<const0> ;
  assign dfi_13_dw_rddata_p1[14] = \<const0> ;
  assign dfi_13_dw_rddata_p1[13] = \<const0> ;
  assign dfi_13_dw_rddata_p1[12] = \<const0> ;
  assign dfi_13_dw_rddata_p1[11] = \<const0> ;
  assign dfi_13_dw_rddata_p1[10] = \<const0> ;
  assign dfi_13_dw_rddata_p1[9] = \<const0> ;
  assign dfi_13_dw_rddata_p1[8] = \<const0> ;
  assign dfi_13_dw_rddata_p1[7] = \<const0> ;
  assign dfi_13_dw_rddata_p1[6] = \<const0> ;
  assign dfi_13_dw_rddata_p1[5] = \<const0> ;
  assign dfi_13_dw_rddata_p1[4] = \<const0> ;
  assign dfi_13_dw_rddata_p1[3] = \<const0> ;
  assign dfi_13_dw_rddata_p1[2] = \<const0> ;
  assign dfi_13_dw_rddata_p1[1] = \<const0> ;
  assign dfi_13_dw_rddata_p1[0] = \<const0> ;
  assign dfi_13_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_13_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_13_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_13_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_13_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_13_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_13_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_13_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_13_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_13_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_13_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_13_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_13_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_13_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_13_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_13_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_13_dw_rddata_valid[3] = \<const0> ;
  assign dfi_13_dw_rddata_valid[2] = \<const0> ;
  assign dfi_13_dw_rddata_valid[1] = \<const0> ;
  assign dfi_13_dw_rddata_valid[0] = \<const0> ;
  assign dfi_13_init_complete = \<const0> ;
  assign dfi_13_out_rst_n = \<const0> ;
  assign dfi_13_phyupd_ack = \<const0> ;
  assign dfi_14_aw_aerr_n[1] = \<const0> ;
  assign dfi_14_aw_aerr_n[0] = \<const0> ;
  assign dfi_14_clk_init = \<const0> ;
  assign dfi_14_ctrlupd_req = \<const0> ;
  assign dfi_14_dbi_byte_disable[15] = \<const0> ;
  assign dfi_14_dbi_byte_disable[14] = \<const0> ;
  assign dfi_14_dbi_byte_disable[13] = \<const0> ;
  assign dfi_14_dbi_byte_disable[12] = \<const0> ;
  assign dfi_14_dbi_byte_disable[11] = \<const0> ;
  assign dfi_14_dbi_byte_disable[10] = \<const0> ;
  assign dfi_14_dbi_byte_disable[9] = \<const0> ;
  assign dfi_14_dbi_byte_disable[8] = \<const0> ;
  assign dfi_14_dbi_byte_disable[7] = \<const0> ;
  assign dfi_14_dbi_byte_disable[6] = \<const0> ;
  assign dfi_14_dbi_byte_disable[5] = \<const0> ;
  assign dfi_14_dbi_byte_disable[4] = \<const0> ;
  assign dfi_14_dbi_byte_disable[3] = \<const0> ;
  assign dfi_14_dbi_byte_disable[2] = \<const0> ;
  assign dfi_14_dbi_byte_disable[1] = \<const0> ;
  assign dfi_14_dbi_byte_disable[0] = \<const0> ;
  assign dfi_14_dw_derr_n[7] = \<const0> ;
  assign dfi_14_dw_derr_n[6] = \<const0> ;
  assign dfi_14_dw_derr_n[5] = \<const0> ;
  assign dfi_14_dw_derr_n[4] = \<const0> ;
  assign dfi_14_dw_derr_n[3] = \<const0> ;
  assign dfi_14_dw_derr_n[2] = \<const0> ;
  assign dfi_14_dw_derr_n[1] = \<const0> ;
  assign dfi_14_dw_derr_n[0] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_14_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_14_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_14_dw_rddata_p0[255] = \<const0> ;
  assign dfi_14_dw_rddata_p0[254] = \<const0> ;
  assign dfi_14_dw_rddata_p0[253] = \<const0> ;
  assign dfi_14_dw_rddata_p0[252] = \<const0> ;
  assign dfi_14_dw_rddata_p0[251] = \<const0> ;
  assign dfi_14_dw_rddata_p0[250] = \<const0> ;
  assign dfi_14_dw_rddata_p0[249] = \<const0> ;
  assign dfi_14_dw_rddata_p0[248] = \<const0> ;
  assign dfi_14_dw_rddata_p0[247] = \<const0> ;
  assign dfi_14_dw_rddata_p0[246] = \<const0> ;
  assign dfi_14_dw_rddata_p0[245] = \<const0> ;
  assign dfi_14_dw_rddata_p0[244] = \<const0> ;
  assign dfi_14_dw_rddata_p0[243] = \<const0> ;
  assign dfi_14_dw_rddata_p0[242] = \<const0> ;
  assign dfi_14_dw_rddata_p0[241] = \<const0> ;
  assign dfi_14_dw_rddata_p0[240] = \<const0> ;
  assign dfi_14_dw_rddata_p0[239] = \<const0> ;
  assign dfi_14_dw_rddata_p0[238] = \<const0> ;
  assign dfi_14_dw_rddata_p0[237] = \<const0> ;
  assign dfi_14_dw_rddata_p0[236] = \<const0> ;
  assign dfi_14_dw_rddata_p0[235] = \<const0> ;
  assign dfi_14_dw_rddata_p0[234] = \<const0> ;
  assign dfi_14_dw_rddata_p0[233] = \<const0> ;
  assign dfi_14_dw_rddata_p0[232] = \<const0> ;
  assign dfi_14_dw_rddata_p0[231] = \<const0> ;
  assign dfi_14_dw_rddata_p0[230] = \<const0> ;
  assign dfi_14_dw_rddata_p0[229] = \<const0> ;
  assign dfi_14_dw_rddata_p0[228] = \<const0> ;
  assign dfi_14_dw_rddata_p0[227] = \<const0> ;
  assign dfi_14_dw_rddata_p0[226] = \<const0> ;
  assign dfi_14_dw_rddata_p0[225] = \<const0> ;
  assign dfi_14_dw_rddata_p0[224] = \<const0> ;
  assign dfi_14_dw_rddata_p0[223] = \<const0> ;
  assign dfi_14_dw_rddata_p0[222] = \<const0> ;
  assign dfi_14_dw_rddata_p0[221] = \<const0> ;
  assign dfi_14_dw_rddata_p0[220] = \<const0> ;
  assign dfi_14_dw_rddata_p0[219] = \<const0> ;
  assign dfi_14_dw_rddata_p0[218] = \<const0> ;
  assign dfi_14_dw_rddata_p0[217] = \<const0> ;
  assign dfi_14_dw_rddata_p0[216] = \<const0> ;
  assign dfi_14_dw_rddata_p0[215] = \<const0> ;
  assign dfi_14_dw_rddata_p0[214] = \<const0> ;
  assign dfi_14_dw_rddata_p0[213] = \<const0> ;
  assign dfi_14_dw_rddata_p0[212] = \<const0> ;
  assign dfi_14_dw_rddata_p0[211] = \<const0> ;
  assign dfi_14_dw_rddata_p0[210] = \<const0> ;
  assign dfi_14_dw_rddata_p0[209] = \<const0> ;
  assign dfi_14_dw_rddata_p0[208] = \<const0> ;
  assign dfi_14_dw_rddata_p0[207] = \<const0> ;
  assign dfi_14_dw_rddata_p0[206] = \<const0> ;
  assign dfi_14_dw_rddata_p0[205] = \<const0> ;
  assign dfi_14_dw_rddata_p0[204] = \<const0> ;
  assign dfi_14_dw_rddata_p0[203] = \<const0> ;
  assign dfi_14_dw_rddata_p0[202] = \<const0> ;
  assign dfi_14_dw_rddata_p0[201] = \<const0> ;
  assign dfi_14_dw_rddata_p0[200] = \<const0> ;
  assign dfi_14_dw_rddata_p0[199] = \<const0> ;
  assign dfi_14_dw_rddata_p0[198] = \<const0> ;
  assign dfi_14_dw_rddata_p0[197] = \<const0> ;
  assign dfi_14_dw_rddata_p0[196] = \<const0> ;
  assign dfi_14_dw_rddata_p0[195] = \<const0> ;
  assign dfi_14_dw_rddata_p0[194] = \<const0> ;
  assign dfi_14_dw_rddata_p0[193] = \<const0> ;
  assign dfi_14_dw_rddata_p0[192] = \<const0> ;
  assign dfi_14_dw_rddata_p0[191] = \<const0> ;
  assign dfi_14_dw_rddata_p0[190] = \<const0> ;
  assign dfi_14_dw_rddata_p0[189] = \<const0> ;
  assign dfi_14_dw_rddata_p0[188] = \<const0> ;
  assign dfi_14_dw_rddata_p0[187] = \<const0> ;
  assign dfi_14_dw_rddata_p0[186] = \<const0> ;
  assign dfi_14_dw_rddata_p0[185] = \<const0> ;
  assign dfi_14_dw_rddata_p0[184] = \<const0> ;
  assign dfi_14_dw_rddata_p0[183] = \<const0> ;
  assign dfi_14_dw_rddata_p0[182] = \<const0> ;
  assign dfi_14_dw_rddata_p0[181] = \<const0> ;
  assign dfi_14_dw_rddata_p0[180] = \<const0> ;
  assign dfi_14_dw_rddata_p0[179] = \<const0> ;
  assign dfi_14_dw_rddata_p0[178] = \<const0> ;
  assign dfi_14_dw_rddata_p0[177] = \<const0> ;
  assign dfi_14_dw_rddata_p0[176] = \<const0> ;
  assign dfi_14_dw_rddata_p0[175] = \<const0> ;
  assign dfi_14_dw_rddata_p0[174] = \<const0> ;
  assign dfi_14_dw_rddata_p0[173] = \<const0> ;
  assign dfi_14_dw_rddata_p0[172] = \<const0> ;
  assign dfi_14_dw_rddata_p0[171] = \<const0> ;
  assign dfi_14_dw_rddata_p0[170] = \<const0> ;
  assign dfi_14_dw_rddata_p0[169] = \<const0> ;
  assign dfi_14_dw_rddata_p0[168] = \<const0> ;
  assign dfi_14_dw_rddata_p0[167] = \<const0> ;
  assign dfi_14_dw_rddata_p0[166] = \<const0> ;
  assign dfi_14_dw_rddata_p0[165] = \<const0> ;
  assign dfi_14_dw_rddata_p0[164] = \<const0> ;
  assign dfi_14_dw_rddata_p0[163] = \<const0> ;
  assign dfi_14_dw_rddata_p0[162] = \<const0> ;
  assign dfi_14_dw_rddata_p0[161] = \<const0> ;
  assign dfi_14_dw_rddata_p0[160] = \<const0> ;
  assign dfi_14_dw_rddata_p0[159] = \<const0> ;
  assign dfi_14_dw_rddata_p0[158] = \<const0> ;
  assign dfi_14_dw_rddata_p0[157] = \<const0> ;
  assign dfi_14_dw_rddata_p0[156] = \<const0> ;
  assign dfi_14_dw_rddata_p0[155] = \<const0> ;
  assign dfi_14_dw_rddata_p0[154] = \<const0> ;
  assign dfi_14_dw_rddata_p0[153] = \<const0> ;
  assign dfi_14_dw_rddata_p0[152] = \<const0> ;
  assign dfi_14_dw_rddata_p0[151] = \<const0> ;
  assign dfi_14_dw_rddata_p0[150] = \<const0> ;
  assign dfi_14_dw_rddata_p0[149] = \<const0> ;
  assign dfi_14_dw_rddata_p0[148] = \<const0> ;
  assign dfi_14_dw_rddata_p0[147] = \<const0> ;
  assign dfi_14_dw_rddata_p0[146] = \<const0> ;
  assign dfi_14_dw_rddata_p0[145] = \<const0> ;
  assign dfi_14_dw_rddata_p0[144] = \<const0> ;
  assign dfi_14_dw_rddata_p0[143] = \<const0> ;
  assign dfi_14_dw_rddata_p0[142] = \<const0> ;
  assign dfi_14_dw_rddata_p0[141] = \<const0> ;
  assign dfi_14_dw_rddata_p0[140] = \<const0> ;
  assign dfi_14_dw_rddata_p0[139] = \<const0> ;
  assign dfi_14_dw_rddata_p0[138] = \<const0> ;
  assign dfi_14_dw_rddata_p0[137] = \<const0> ;
  assign dfi_14_dw_rddata_p0[136] = \<const0> ;
  assign dfi_14_dw_rddata_p0[135] = \<const0> ;
  assign dfi_14_dw_rddata_p0[134] = \<const0> ;
  assign dfi_14_dw_rddata_p0[133] = \<const0> ;
  assign dfi_14_dw_rddata_p0[132] = \<const0> ;
  assign dfi_14_dw_rddata_p0[131] = \<const0> ;
  assign dfi_14_dw_rddata_p0[130] = \<const0> ;
  assign dfi_14_dw_rddata_p0[129] = \<const0> ;
  assign dfi_14_dw_rddata_p0[128] = \<const0> ;
  assign dfi_14_dw_rddata_p0[127] = \<const0> ;
  assign dfi_14_dw_rddata_p0[126] = \<const0> ;
  assign dfi_14_dw_rddata_p0[125] = \<const0> ;
  assign dfi_14_dw_rddata_p0[124] = \<const0> ;
  assign dfi_14_dw_rddata_p0[123] = \<const0> ;
  assign dfi_14_dw_rddata_p0[122] = \<const0> ;
  assign dfi_14_dw_rddata_p0[121] = \<const0> ;
  assign dfi_14_dw_rddata_p0[120] = \<const0> ;
  assign dfi_14_dw_rddata_p0[119] = \<const0> ;
  assign dfi_14_dw_rddata_p0[118] = \<const0> ;
  assign dfi_14_dw_rddata_p0[117] = \<const0> ;
  assign dfi_14_dw_rddata_p0[116] = \<const0> ;
  assign dfi_14_dw_rddata_p0[115] = \<const0> ;
  assign dfi_14_dw_rddata_p0[114] = \<const0> ;
  assign dfi_14_dw_rddata_p0[113] = \<const0> ;
  assign dfi_14_dw_rddata_p0[112] = \<const0> ;
  assign dfi_14_dw_rddata_p0[111] = \<const0> ;
  assign dfi_14_dw_rddata_p0[110] = \<const0> ;
  assign dfi_14_dw_rddata_p0[109] = \<const0> ;
  assign dfi_14_dw_rddata_p0[108] = \<const0> ;
  assign dfi_14_dw_rddata_p0[107] = \<const0> ;
  assign dfi_14_dw_rddata_p0[106] = \<const0> ;
  assign dfi_14_dw_rddata_p0[105] = \<const0> ;
  assign dfi_14_dw_rddata_p0[104] = \<const0> ;
  assign dfi_14_dw_rddata_p0[103] = \<const0> ;
  assign dfi_14_dw_rddata_p0[102] = \<const0> ;
  assign dfi_14_dw_rddata_p0[101] = \<const0> ;
  assign dfi_14_dw_rddata_p0[100] = \<const0> ;
  assign dfi_14_dw_rddata_p0[99] = \<const0> ;
  assign dfi_14_dw_rddata_p0[98] = \<const0> ;
  assign dfi_14_dw_rddata_p0[97] = \<const0> ;
  assign dfi_14_dw_rddata_p0[96] = \<const0> ;
  assign dfi_14_dw_rddata_p0[95] = \<const0> ;
  assign dfi_14_dw_rddata_p0[94] = \<const0> ;
  assign dfi_14_dw_rddata_p0[93] = \<const0> ;
  assign dfi_14_dw_rddata_p0[92] = \<const0> ;
  assign dfi_14_dw_rddata_p0[91] = \<const0> ;
  assign dfi_14_dw_rddata_p0[90] = \<const0> ;
  assign dfi_14_dw_rddata_p0[89] = \<const0> ;
  assign dfi_14_dw_rddata_p0[88] = \<const0> ;
  assign dfi_14_dw_rddata_p0[87] = \<const0> ;
  assign dfi_14_dw_rddata_p0[86] = \<const0> ;
  assign dfi_14_dw_rddata_p0[85] = \<const0> ;
  assign dfi_14_dw_rddata_p0[84] = \<const0> ;
  assign dfi_14_dw_rddata_p0[83] = \<const0> ;
  assign dfi_14_dw_rddata_p0[82] = \<const0> ;
  assign dfi_14_dw_rddata_p0[81] = \<const0> ;
  assign dfi_14_dw_rddata_p0[80] = \<const0> ;
  assign dfi_14_dw_rddata_p0[79] = \<const0> ;
  assign dfi_14_dw_rddata_p0[78] = \<const0> ;
  assign dfi_14_dw_rddata_p0[77] = \<const0> ;
  assign dfi_14_dw_rddata_p0[76] = \<const0> ;
  assign dfi_14_dw_rddata_p0[75] = \<const0> ;
  assign dfi_14_dw_rddata_p0[74] = \<const0> ;
  assign dfi_14_dw_rddata_p0[73] = \<const0> ;
  assign dfi_14_dw_rddata_p0[72] = \<const0> ;
  assign dfi_14_dw_rddata_p0[71] = \<const0> ;
  assign dfi_14_dw_rddata_p0[70] = \<const0> ;
  assign dfi_14_dw_rddata_p0[69] = \<const0> ;
  assign dfi_14_dw_rddata_p0[68] = \<const0> ;
  assign dfi_14_dw_rddata_p0[67] = \<const0> ;
  assign dfi_14_dw_rddata_p0[66] = \<const0> ;
  assign dfi_14_dw_rddata_p0[65] = \<const0> ;
  assign dfi_14_dw_rddata_p0[64] = \<const0> ;
  assign dfi_14_dw_rddata_p0[63] = \<const0> ;
  assign dfi_14_dw_rddata_p0[62] = \<const0> ;
  assign dfi_14_dw_rddata_p0[61] = \<const0> ;
  assign dfi_14_dw_rddata_p0[60] = \<const0> ;
  assign dfi_14_dw_rddata_p0[59] = \<const0> ;
  assign dfi_14_dw_rddata_p0[58] = \<const0> ;
  assign dfi_14_dw_rddata_p0[57] = \<const0> ;
  assign dfi_14_dw_rddata_p0[56] = \<const0> ;
  assign dfi_14_dw_rddata_p0[55] = \<const0> ;
  assign dfi_14_dw_rddata_p0[54] = \<const0> ;
  assign dfi_14_dw_rddata_p0[53] = \<const0> ;
  assign dfi_14_dw_rddata_p0[52] = \<const0> ;
  assign dfi_14_dw_rddata_p0[51] = \<const0> ;
  assign dfi_14_dw_rddata_p0[50] = \<const0> ;
  assign dfi_14_dw_rddata_p0[49] = \<const0> ;
  assign dfi_14_dw_rddata_p0[48] = \<const0> ;
  assign dfi_14_dw_rddata_p0[47] = \<const0> ;
  assign dfi_14_dw_rddata_p0[46] = \<const0> ;
  assign dfi_14_dw_rddata_p0[45] = \<const0> ;
  assign dfi_14_dw_rddata_p0[44] = \<const0> ;
  assign dfi_14_dw_rddata_p0[43] = \<const0> ;
  assign dfi_14_dw_rddata_p0[42] = \<const0> ;
  assign dfi_14_dw_rddata_p0[41] = \<const0> ;
  assign dfi_14_dw_rddata_p0[40] = \<const0> ;
  assign dfi_14_dw_rddata_p0[39] = \<const0> ;
  assign dfi_14_dw_rddata_p0[38] = \<const0> ;
  assign dfi_14_dw_rddata_p0[37] = \<const0> ;
  assign dfi_14_dw_rddata_p0[36] = \<const0> ;
  assign dfi_14_dw_rddata_p0[35] = \<const0> ;
  assign dfi_14_dw_rddata_p0[34] = \<const0> ;
  assign dfi_14_dw_rddata_p0[33] = \<const0> ;
  assign dfi_14_dw_rddata_p0[32] = \<const0> ;
  assign dfi_14_dw_rddata_p0[31] = \<const0> ;
  assign dfi_14_dw_rddata_p0[30] = \<const0> ;
  assign dfi_14_dw_rddata_p0[29] = \<const0> ;
  assign dfi_14_dw_rddata_p0[28] = \<const0> ;
  assign dfi_14_dw_rddata_p0[27] = \<const0> ;
  assign dfi_14_dw_rddata_p0[26] = \<const0> ;
  assign dfi_14_dw_rddata_p0[25] = \<const0> ;
  assign dfi_14_dw_rddata_p0[24] = \<const0> ;
  assign dfi_14_dw_rddata_p0[23] = \<const0> ;
  assign dfi_14_dw_rddata_p0[22] = \<const0> ;
  assign dfi_14_dw_rddata_p0[21] = \<const0> ;
  assign dfi_14_dw_rddata_p0[20] = \<const0> ;
  assign dfi_14_dw_rddata_p0[19] = \<const0> ;
  assign dfi_14_dw_rddata_p0[18] = \<const0> ;
  assign dfi_14_dw_rddata_p0[17] = \<const0> ;
  assign dfi_14_dw_rddata_p0[16] = \<const0> ;
  assign dfi_14_dw_rddata_p0[15] = \<const0> ;
  assign dfi_14_dw_rddata_p0[14] = \<const0> ;
  assign dfi_14_dw_rddata_p0[13] = \<const0> ;
  assign dfi_14_dw_rddata_p0[12] = \<const0> ;
  assign dfi_14_dw_rddata_p0[11] = \<const0> ;
  assign dfi_14_dw_rddata_p0[10] = \<const0> ;
  assign dfi_14_dw_rddata_p0[9] = \<const0> ;
  assign dfi_14_dw_rddata_p0[8] = \<const0> ;
  assign dfi_14_dw_rddata_p0[7] = \<const0> ;
  assign dfi_14_dw_rddata_p0[6] = \<const0> ;
  assign dfi_14_dw_rddata_p0[5] = \<const0> ;
  assign dfi_14_dw_rddata_p0[4] = \<const0> ;
  assign dfi_14_dw_rddata_p0[3] = \<const0> ;
  assign dfi_14_dw_rddata_p0[2] = \<const0> ;
  assign dfi_14_dw_rddata_p0[1] = \<const0> ;
  assign dfi_14_dw_rddata_p0[0] = \<const0> ;
  assign dfi_14_dw_rddata_p1[255] = \<const0> ;
  assign dfi_14_dw_rddata_p1[254] = \<const0> ;
  assign dfi_14_dw_rddata_p1[253] = \<const0> ;
  assign dfi_14_dw_rddata_p1[252] = \<const0> ;
  assign dfi_14_dw_rddata_p1[251] = \<const0> ;
  assign dfi_14_dw_rddata_p1[250] = \<const0> ;
  assign dfi_14_dw_rddata_p1[249] = \<const0> ;
  assign dfi_14_dw_rddata_p1[248] = \<const0> ;
  assign dfi_14_dw_rddata_p1[247] = \<const0> ;
  assign dfi_14_dw_rddata_p1[246] = \<const0> ;
  assign dfi_14_dw_rddata_p1[245] = \<const0> ;
  assign dfi_14_dw_rddata_p1[244] = \<const0> ;
  assign dfi_14_dw_rddata_p1[243] = \<const0> ;
  assign dfi_14_dw_rddata_p1[242] = \<const0> ;
  assign dfi_14_dw_rddata_p1[241] = \<const0> ;
  assign dfi_14_dw_rddata_p1[240] = \<const0> ;
  assign dfi_14_dw_rddata_p1[239] = \<const0> ;
  assign dfi_14_dw_rddata_p1[238] = \<const0> ;
  assign dfi_14_dw_rddata_p1[237] = \<const0> ;
  assign dfi_14_dw_rddata_p1[236] = \<const0> ;
  assign dfi_14_dw_rddata_p1[235] = \<const0> ;
  assign dfi_14_dw_rddata_p1[234] = \<const0> ;
  assign dfi_14_dw_rddata_p1[233] = \<const0> ;
  assign dfi_14_dw_rddata_p1[232] = \<const0> ;
  assign dfi_14_dw_rddata_p1[231] = \<const0> ;
  assign dfi_14_dw_rddata_p1[230] = \<const0> ;
  assign dfi_14_dw_rddata_p1[229] = \<const0> ;
  assign dfi_14_dw_rddata_p1[228] = \<const0> ;
  assign dfi_14_dw_rddata_p1[227] = \<const0> ;
  assign dfi_14_dw_rddata_p1[226] = \<const0> ;
  assign dfi_14_dw_rddata_p1[225] = \<const0> ;
  assign dfi_14_dw_rddata_p1[224] = \<const0> ;
  assign dfi_14_dw_rddata_p1[223] = \<const0> ;
  assign dfi_14_dw_rddata_p1[222] = \<const0> ;
  assign dfi_14_dw_rddata_p1[221] = \<const0> ;
  assign dfi_14_dw_rddata_p1[220] = \<const0> ;
  assign dfi_14_dw_rddata_p1[219] = \<const0> ;
  assign dfi_14_dw_rddata_p1[218] = \<const0> ;
  assign dfi_14_dw_rddata_p1[217] = \<const0> ;
  assign dfi_14_dw_rddata_p1[216] = \<const0> ;
  assign dfi_14_dw_rddata_p1[215] = \<const0> ;
  assign dfi_14_dw_rddata_p1[214] = \<const0> ;
  assign dfi_14_dw_rddata_p1[213] = \<const0> ;
  assign dfi_14_dw_rddata_p1[212] = \<const0> ;
  assign dfi_14_dw_rddata_p1[211] = \<const0> ;
  assign dfi_14_dw_rddata_p1[210] = \<const0> ;
  assign dfi_14_dw_rddata_p1[209] = \<const0> ;
  assign dfi_14_dw_rddata_p1[208] = \<const0> ;
  assign dfi_14_dw_rddata_p1[207] = \<const0> ;
  assign dfi_14_dw_rddata_p1[206] = \<const0> ;
  assign dfi_14_dw_rddata_p1[205] = \<const0> ;
  assign dfi_14_dw_rddata_p1[204] = \<const0> ;
  assign dfi_14_dw_rddata_p1[203] = \<const0> ;
  assign dfi_14_dw_rddata_p1[202] = \<const0> ;
  assign dfi_14_dw_rddata_p1[201] = \<const0> ;
  assign dfi_14_dw_rddata_p1[200] = \<const0> ;
  assign dfi_14_dw_rddata_p1[199] = \<const0> ;
  assign dfi_14_dw_rddata_p1[198] = \<const0> ;
  assign dfi_14_dw_rddata_p1[197] = \<const0> ;
  assign dfi_14_dw_rddata_p1[196] = \<const0> ;
  assign dfi_14_dw_rddata_p1[195] = \<const0> ;
  assign dfi_14_dw_rddata_p1[194] = \<const0> ;
  assign dfi_14_dw_rddata_p1[193] = \<const0> ;
  assign dfi_14_dw_rddata_p1[192] = \<const0> ;
  assign dfi_14_dw_rddata_p1[191] = \<const0> ;
  assign dfi_14_dw_rddata_p1[190] = \<const0> ;
  assign dfi_14_dw_rddata_p1[189] = \<const0> ;
  assign dfi_14_dw_rddata_p1[188] = \<const0> ;
  assign dfi_14_dw_rddata_p1[187] = \<const0> ;
  assign dfi_14_dw_rddata_p1[186] = \<const0> ;
  assign dfi_14_dw_rddata_p1[185] = \<const0> ;
  assign dfi_14_dw_rddata_p1[184] = \<const0> ;
  assign dfi_14_dw_rddata_p1[183] = \<const0> ;
  assign dfi_14_dw_rddata_p1[182] = \<const0> ;
  assign dfi_14_dw_rddata_p1[181] = \<const0> ;
  assign dfi_14_dw_rddata_p1[180] = \<const0> ;
  assign dfi_14_dw_rddata_p1[179] = \<const0> ;
  assign dfi_14_dw_rddata_p1[178] = \<const0> ;
  assign dfi_14_dw_rddata_p1[177] = \<const0> ;
  assign dfi_14_dw_rddata_p1[176] = \<const0> ;
  assign dfi_14_dw_rddata_p1[175] = \<const0> ;
  assign dfi_14_dw_rddata_p1[174] = \<const0> ;
  assign dfi_14_dw_rddata_p1[173] = \<const0> ;
  assign dfi_14_dw_rddata_p1[172] = \<const0> ;
  assign dfi_14_dw_rddata_p1[171] = \<const0> ;
  assign dfi_14_dw_rddata_p1[170] = \<const0> ;
  assign dfi_14_dw_rddata_p1[169] = \<const0> ;
  assign dfi_14_dw_rddata_p1[168] = \<const0> ;
  assign dfi_14_dw_rddata_p1[167] = \<const0> ;
  assign dfi_14_dw_rddata_p1[166] = \<const0> ;
  assign dfi_14_dw_rddata_p1[165] = \<const0> ;
  assign dfi_14_dw_rddata_p1[164] = \<const0> ;
  assign dfi_14_dw_rddata_p1[163] = \<const0> ;
  assign dfi_14_dw_rddata_p1[162] = \<const0> ;
  assign dfi_14_dw_rddata_p1[161] = \<const0> ;
  assign dfi_14_dw_rddata_p1[160] = \<const0> ;
  assign dfi_14_dw_rddata_p1[159] = \<const0> ;
  assign dfi_14_dw_rddata_p1[158] = \<const0> ;
  assign dfi_14_dw_rddata_p1[157] = \<const0> ;
  assign dfi_14_dw_rddata_p1[156] = \<const0> ;
  assign dfi_14_dw_rddata_p1[155] = \<const0> ;
  assign dfi_14_dw_rddata_p1[154] = \<const0> ;
  assign dfi_14_dw_rddata_p1[153] = \<const0> ;
  assign dfi_14_dw_rddata_p1[152] = \<const0> ;
  assign dfi_14_dw_rddata_p1[151] = \<const0> ;
  assign dfi_14_dw_rddata_p1[150] = \<const0> ;
  assign dfi_14_dw_rddata_p1[149] = \<const0> ;
  assign dfi_14_dw_rddata_p1[148] = \<const0> ;
  assign dfi_14_dw_rddata_p1[147] = \<const0> ;
  assign dfi_14_dw_rddata_p1[146] = \<const0> ;
  assign dfi_14_dw_rddata_p1[145] = \<const0> ;
  assign dfi_14_dw_rddata_p1[144] = \<const0> ;
  assign dfi_14_dw_rddata_p1[143] = \<const0> ;
  assign dfi_14_dw_rddata_p1[142] = \<const0> ;
  assign dfi_14_dw_rddata_p1[141] = \<const0> ;
  assign dfi_14_dw_rddata_p1[140] = \<const0> ;
  assign dfi_14_dw_rddata_p1[139] = \<const0> ;
  assign dfi_14_dw_rddata_p1[138] = \<const0> ;
  assign dfi_14_dw_rddata_p1[137] = \<const0> ;
  assign dfi_14_dw_rddata_p1[136] = \<const0> ;
  assign dfi_14_dw_rddata_p1[135] = \<const0> ;
  assign dfi_14_dw_rddata_p1[134] = \<const0> ;
  assign dfi_14_dw_rddata_p1[133] = \<const0> ;
  assign dfi_14_dw_rddata_p1[132] = \<const0> ;
  assign dfi_14_dw_rddata_p1[131] = \<const0> ;
  assign dfi_14_dw_rddata_p1[130] = \<const0> ;
  assign dfi_14_dw_rddata_p1[129] = \<const0> ;
  assign dfi_14_dw_rddata_p1[128] = \<const0> ;
  assign dfi_14_dw_rddata_p1[127] = \<const0> ;
  assign dfi_14_dw_rddata_p1[126] = \<const0> ;
  assign dfi_14_dw_rddata_p1[125] = \<const0> ;
  assign dfi_14_dw_rddata_p1[124] = \<const0> ;
  assign dfi_14_dw_rddata_p1[123] = \<const0> ;
  assign dfi_14_dw_rddata_p1[122] = \<const0> ;
  assign dfi_14_dw_rddata_p1[121] = \<const0> ;
  assign dfi_14_dw_rddata_p1[120] = \<const0> ;
  assign dfi_14_dw_rddata_p1[119] = \<const0> ;
  assign dfi_14_dw_rddata_p1[118] = \<const0> ;
  assign dfi_14_dw_rddata_p1[117] = \<const0> ;
  assign dfi_14_dw_rddata_p1[116] = \<const0> ;
  assign dfi_14_dw_rddata_p1[115] = \<const0> ;
  assign dfi_14_dw_rddata_p1[114] = \<const0> ;
  assign dfi_14_dw_rddata_p1[113] = \<const0> ;
  assign dfi_14_dw_rddata_p1[112] = \<const0> ;
  assign dfi_14_dw_rddata_p1[111] = \<const0> ;
  assign dfi_14_dw_rddata_p1[110] = \<const0> ;
  assign dfi_14_dw_rddata_p1[109] = \<const0> ;
  assign dfi_14_dw_rddata_p1[108] = \<const0> ;
  assign dfi_14_dw_rddata_p1[107] = \<const0> ;
  assign dfi_14_dw_rddata_p1[106] = \<const0> ;
  assign dfi_14_dw_rddata_p1[105] = \<const0> ;
  assign dfi_14_dw_rddata_p1[104] = \<const0> ;
  assign dfi_14_dw_rddata_p1[103] = \<const0> ;
  assign dfi_14_dw_rddata_p1[102] = \<const0> ;
  assign dfi_14_dw_rddata_p1[101] = \<const0> ;
  assign dfi_14_dw_rddata_p1[100] = \<const0> ;
  assign dfi_14_dw_rddata_p1[99] = \<const0> ;
  assign dfi_14_dw_rddata_p1[98] = \<const0> ;
  assign dfi_14_dw_rddata_p1[97] = \<const0> ;
  assign dfi_14_dw_rddata_p1[96] = \<const0> ;
  assign dfi_14_dw_rddata_p1[95] = \<const0> ;
  assign dfi_14_dw_rddata_p1[94] = \<const0> ;
  assign dfi_14_dw_rddata_p1[93] = \<const0> ;
  assign dfi_14_dw_rddata_p1[92] = \<const0> ;
  assign dfi_14_dw_rddata_p1[91] = \<const0> ;
  assign dfi_14_dw_rddata_p1[90] = \<const0> ;
  assign dfi_14_dw_rddata_p1[89] = \<const0> ;
  assign dfi_14_dw_rddata_p1[88] = \<const0> ;
  assign dfi_14_dw_rddata_p1[87] = \<const0> ;
  assign dfi_14_dw_rddata_p1[86] = \<const0> ;
  assign dfi_14_dw_rddata_p1[85] = \<const0> ;
  assign dfi_14_dw_rddata_p1[84] = \<const0> ;
  assign dfi_14_dw_rddata_p1[83] = \<const0> ;
  assign dfi_14_dw_rddata_p1[82] = \<const0> ;
  assign dfi_14_dw_rddata_p1[81] = \<const0> ;
  assign dfi_14_dw_rddata_p1[80] = \<const0> ;
  assign dfi_14_dw_rddata_p1[79] = \<const0> ;
  assign dfi_14_dw_rddata_p1[78] = \<const0> ;
  assign dfi_14_dw_rddata_p1[77] = \<const0> ;
  assign dfi_14_dw_rddata_p1[76] = \<const0> ;
  assign dfi_14_dw_rddata_p1[75] = \<const0> ;
  assign dfi_14_dw_rddata_p1[74] = \<const0> ;
  assign dfi_14_dw_rddata_p1[73] = \<const0> ;
  assign dfi_14_dw_rddata_p1[72] = \<const0> ;
  assign dfi_14_dw_rddata_p1[71] = \<const0> ;
  assign dfi_14_dw_rddata_p1[70] = \<const0> ;
  assign dfi_14_dw_rddata_p1[69] = \<const0> ;
  assign dfi_14_dw_rddata_p1[68] = \<const0> ;
  assign dfi_14_dw_rddata_p1[67] = \<const0> ;
  assign dfi_14_dw_rddata_p1[66] = \<const0> ;
  assign dfi_14_dw_rddata_p1[65] = \<const0> ;
  assign dfi_14_dw_rddata_p1[64] = \<const0> ;
  assign dfi_14_dw_rddata_p1[63] = \<const0> ;
  assign dfi_14_dw_rddata_p1[62] = \<const0> ;
  assign dfi_14_dw_rddata_p1[61] = \<const0> ;
  assign dfi_14_dw_rddata_p1[60] = \<const0> ;
  assign dfi_14_dw_rddata_p1[59] = \<const0> ;
  assign dfi_14_dw_rddata_p1[58] = \<const0> ;
  assign dfi_14_dw_rddata_p1[57] = \<const0> ;
  assign dfi_14_dw_rddata_p1[56] = \<const0> ;
  assign dfi_14_dw_rddata_p1[55] = \<const0> ;
  assign dfi_14_dw_rddata_p1[54] = \<const0> ;
  assign dfi_14_dw_rddata_p1[53] = \<const0> ;
  assign dfi_14_dw_rddata_p1[52] = \<const0> ;
  assign dfi_14_dw_rddata_p1[51] = \<const0> ;
  assign dfi_14_dw_rddata_p1[50] = \<const0> ;
  assign dfi_14_dw_rddata_p1[49] = \<const0> ;
  assign dfi_14_dw_rddata_p1[48] = \<const0> ;
  assign dfi_14_dw_rddata_p1[47] = \<const0> ;
  assign dfi_14_dw_rddata_p1[46] = \<const0> ;
  assign dfi_14_dw_rddata_p1[45] = \<const0> ;
  assign dfi_14_dw_rddata_p1[44] = \<const0> ;
  assign dfi_14_dw_rddata_p1[43] = \<const0> ;
  assign dfi_14_dw_rddata_p1[42] = \<const0> ;
  assign dfi_14_dw_rddata_p1[41] = \<const0> ;
  assign dfi_14_dw_rddata_p1[40] = \<const0> ;
  assign dfi_14_dw_rddata_p1[39] = \<const0> ;
  assign dfi_14_dw_rddata_p1[38] = \<const0> ;
  assign dfi_14_dw_rddata_p1[37] = \<const0> ;
  assign dfi_14_dw_rddata_p1[36] = \<const0> ;
  assign dfi_14_dw_rddata_p1[35] = \<const0> ;
  assign dfi_14_dw_rddata_p1[34] = \<const0> ;
  assign dfi_14_dw_rddata_p1[33] = \<const0> ;
  assign dfi_14_dw_rddata_p1[32] = \<const0> ;
  assign dfi_14_dw_rddata_p1[31] = \<const0> ;
  assign dfi_14_dw_rddata_p1[30] = \<const0> ;
  assign dfi_14_dw_rddata_p1[29] = \<const0> ;
  assign dfi_14_dw_rddata_p1[28] = \<const0> ;
  assign dfi_14_dw_rddata_p1[27] = \<const0> ;
  assign dfi_14_dw_rddata_p1[26] = \<const0> ;
  assign dfi_14_dw_rddata_p1[25] = \<const0> ;
  assign dfi_14_dw_rddata_p1[24] = \<const0> ;
  assign dfi_14_dw_rddata_p1[23] = \<const0> ;
  assign dfi_14_dw_rddata_p1[22] = \<const0> ;
  assign dfi_14_dw_rddata_p1[21] = \<const0> ;
  assign dfi_14_dw_rddata_p1[20] = \<const0> ;
  assign dfi_14_dw_rddata_p1[19] = \<const0> ;
  assign dfi_14_dw_rddata_p1[18] = \<const0> ;
  assign dfi_14_dw_rddata_p1[17] = \<const0> ;
  assign dfi_14_dw_rddata_p1[16] = \<const0> ;
  assign dfi_14_dw_rddata_p1[15] = \<const0> ;
  assign dfi_14_dw_rddata_p1[14] = \<const0> ;
  assign dfi_14_dw_rddata_p1[13] = \<const0> ;
  assign dfi_14_dw_rddata_p1[12] = \<const0> ;
  assign dfi_14_dw_rddata_p1[11] = \<const0> ;
  assign dfi_14_dw_rddata_p1[10] = \<const0> ;
  assign dfi_14_dw_rddata_p1[9] = \<const0> ;
  assign dfi_14_dw_rddata_p1[8] = \<const0> ;
  assign dfi_14_dw_rddata_p1[7] = \<const0> ;
  assign dfi_14_dw_rddata_p1[6] = \<const0> ;
  assign dfi_14_dw_rddata_p1[5] = \<const0> ;
  assign dfi_14_dw_rddata_p1[4] = \<const0> ;
  assign dfi_14_dw_rddata_p1[3] = \<const0> ;
  assign dfi_14_dw_rddata_p1[2] = \<const0> ;
  assign dfi_14_dw_rddata_p1[1] = \<const0> ;
  assign dfi_14_dw_rddata_p1[0] = \<const0> ;
  assign dfi_14_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_14_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_14_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_14_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_14_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_14_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_14_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_14_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_14_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_14_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_14_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_14_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_14_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_14_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_14_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_14_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_14_dw_rddata_valid[3] = \<const0> ;
  assign dfi_14_dw_rddata_valid[2] = \<const0> ;
  assign dfi_14_dw_rddata_valid[1] = \<const0> ;
  assign dfi_14_dw_rddata_valid[0] = \<const0> ;
  assign dfi_14_init_complete = \<const0> ;
  assign dfi_14_out_rst_n = \<const0> ;
  assign dfi_14_phyupd_ack = \<const0> ;
  assign dfi_15_aw_aerr_n[1] = \<const0> ;
  assign dfi_15_aw_aerr_n[0] = \<const0> ;
  assign dfi_15_clk_init = \<const0> ;
  assign dfi_15_ctrlupd_req = \<const0> ;
  assign dfi_15_dbi_byte_disable[15] = \<const0> ;
  assign dfi_15_dbi_byte_disable[14] = \<const0> ;
  assign dfi_15_dbi_byte_disable[13] = \<const0> ;
  assign dfi_15_dbi_byte_disable[12] = \<const0> ;
  assign dfi_15_dbi_byte_disable[11] = \<const0> ;
  assign dfi_15_dbi_byte_disable[10] = \<const0> ;
  assign dfi_15_dbi_byte_disable[9] = \<const0> ;
  assign dfi_15_dbi_byte_disable[8] = \<const0> ;
  assign dfi_15_dbi_byte_disable[7] = \<const0> ;
  assign dfi_15_dbi_byte_disable[6] = \<const0> ;
  assign dfi_15_dbi_byte_disable[5] = \<const0> ;
  assign dfi_15_dbi_byte_disable[4] = \<const0> ;
  assign dfi_15_dbi_byte_disable[3] = \<const0> ;
  assign dfi_15_dbi_byte_disable[2] = \<const0> ;
  assign dfi_15_dbi_byte_disable[1] = \<const0> ;
  assign dfi_15_dbi_byte_disable[0] = \<const0> ;
  assign dfi_15_dw_derr_n[7] = \<const0> ;
  assign dfi_15_dw_derr_n[6] = \<const0> ;
  assign dfi_15_dw_derr_n[5] = \<const0> ;
  assign dfi_15_dw_derr_n[4] = \<const0> ;
  assign dfi_15_dw_derr_n[3] = \<const0> ;
  assign dfi_15_dw_derr_n[2] = \<const0> ;
  assign dfi_15_dw_derr_n[1] = \<const0> ;
  assign dfi_15_dw_derr_n[0] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_15_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_15_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_15_dw_rddata_p0[255] = \<const0> ;
  assign dfi_15_dw_rddata_p0[254] = \<const0> ;
  assign dfi_15_dw_rddata_p0[253] = \<const0> ;
  assign dfi_15_dw_rddata_p0[252] = \<const0> ;
  assign dfi_15_dw_rddata_p0[251] = \<const0> ;
  assign dfi_15_dw_rddata_p0[250] = \<const0> ;
  assign dfi_15_dw_rddata_p0[249] = \<const0> ;
  assign dfi_15_dw_rddata_p0[248] = \<const0> ;
  assign dfi_15_dw_rddata_p0[247] = \<const0> ;
  assign dfi_15_dw_rddata_p0[246] = \<const0> ;
  assign dfi_15_dw_rddata_p0[245] = \<const0> ;
  assign dfi_15_dw_rddata_p0[244] = \<const0> ;
  assign dfi_15_dw_rddata_p0[243] = \<const0> ;
  assign dfi_15_dw_rddata_p0[242] = \<const0> ;
  assign dfi_15_dw_rddata_p0[241] = \<const0> ;
  assign dfi_15_dw_rddata_p0[240] = \<const0> ;
  assign dfi_15_dw_rddata_p0[239] = \<const0> ;
  assign dfi_15_dw_rddata_p0[238] = \<const0> ;
  assign dfi_15_dw_rddata_p0[237] = \<const0> ;
  assign dfi_15_dw_rddata_p0[236] = \<const0> ;
  assign dfi_15_dw_rddata_p0[235] = \<const0> ;
  assign dfi_15_dw_rddata_p0[234] = \<const0> ;
  assign dfi_15_dw_rddata_p0[233] = \<const0> ;
  assign dfi_15_dw_rddata_p0[232] = \<const0> ;
  assign dfi_15_dw_rddata_p0[231] = \<const0> ;
  assign dfi_15_dw_rddata_p0[230] = \<const0> ;
  assign dfi_15_dw_rddata_p0[229] = \<const0> ;
  assign dfi_15_dw_rddata_p0[228] = \<const0> ;
  assign dfi_15_dw_rddata_p0[227] = \<const0> ;
  assign dfi_15_dw_rddata_p0[226] = \<const0> ;
  assign dfi_15_dw_rddata_p0[225] = \<const0> ;
  assign dfi_15_dw_rddata_p0[224] = \<const0> ;
  assign dfi_15_dw_rddata_p0[223] = \<const0> ;
  assign dfi_15_dw_rddata_p0[222] = \<const0> ;
  assign dfi_15_dw_rddata_p0[221] = \<const0> ;
  assign dfi_15_dw_rddata_p0[220] = \<const0> ;
  assign dfi_15_dw_rddata_p0[219] = \<const0> ;
  assign dfi_15_dw_rddata_p0[218] = \<const0> ;
  assign dfi_15_dw_rddata_p0[217] = \<const0> ;
  assign dfi_15_dw_rddata_p0[216] = \<const0> ;
  assign dfi_15_dw_rddata_p0[215] = \<const0> ;
  assign dfi_15_dw_rddata_p0[214] = \<const0> ;
  assign dfi_15_dw_rddata_p0[213] = \<const0> ;
  assign dfi_15_dw_rddata_p0[212] = \<const0> ;
  assign dfi_15_dw_rddata_p0[211] = \<const0> ;
  assign dfi_15_dw_rddata_p0[210] = \<const0> ;
  assign dfi_15_dw_rddata_p0[209] = \<const0> ;
  assign dfi_15_dw_rddata_p0[208] = \<const0> ;
  assign dfi_15_dw_rddata_p0[207] = \<const0> ;
  assign dfi_15_dw_rddata_p0[206] = \<const0> ;
  assign dfi_15_dw_rddata_p0[205] = \<const0> ;
  assign dfi_15_dw_rddata_p0[204] = \<const0> ;
  assign dfi_15_dw_rddata_p0[203] = \<const0> ;
  assign dfi_15_dw_rddata_p0[202] = \<const0> ;
  assign dfi_15_dw_rddata_p0[201] = \<const0> ;
  assign dfi_15_dw_rddata_p0[200] = \<const0> ;
  assign dfi_15_dw_rddata_p0[199] = \<const0> ;
  assign dfi_15_dw_rddata_p0[198] = \<const0> ;
  assign dfi_15_dw_rddata_p0[197] = \<const0> ;
  assign dfi_15_dw_rddata_p0[196] = \<const0> ;
  assign dfi_15_dw_rddata_p0[195] = \<const0> ;
  assign dfi_15_dw_rddata_p0[194] = \<const0> ;
  assign dfi_15_dw_rddata_p0[193] = \<const0> ;
  assign dfi_15_dw_rddata_p0[192] = \<const0> ;
  assign dfi_15_dw_rddata_p0[191] = \<const0> ;
  assign dfi_15_dw_rddata_p0[190] = \<const0> ;
  assign dfi_15_dw_rddata_p0[189] = \<const0> ;
  assign dfi_15_dw_rddata_p0[188] = \<const0> ;
  assign dfi_15_dw_rddata_p0[187] = \<const0> ;
  assign dfi_15_dw_rddata_p0[186] = \<const0> ;
  assign dfi_15_dw_rddata_p0[185] = \<const0> ;
  assign dfi_15_dw_rddata_p0[184] = \<const0> ;
  assign dfi_15_dw_rddata_p0[183] = \<const0> ;
  assign dfi_15_dw_rddata_p0[182] = \<const0> ;
  assign dfi_15_dw_rddata_p0[181] = \<const0> ;
  assign dfi_15_dw_rddata_p0[180] = \<const0> ;
  assign dfi_15_dw_rddata_p0[179] = \<const0> ;
  assign dfi_15_dw_rddata_p0[178] = \<const0> ;
  assign dfi_15_dw_rddata_p0[177] = \<const0> ;
  assign dfi_15_dw_rddata_p0[176] = \<const0> ;
  assign dfi_15_dw_rddata_p0[175] = \<const0> ;
  assign dfi_15_dw_rddata_p0[174] = \<const0> ;
  assign dfi_15_dw_rddata_p0[173] = \<const0> ;
  assign dfi_15_dw_rddata_p0[172] = \<const0> ;
  assign dfi_15_dw_rddata_p0[171] = \<const0> ;
  assign dfi_15_dw_rddata_p0[170] = \<const0> ;
  assign dfi_15_dw_rddata_p0[169] = \<const0> ;
  assign dfi_15_dw_rddata_p0[168] = \<const0> ;
  assign dfi_15_dw_rddata_p0[167] = \<const0> ;
  assign dfi_15_dw_rddata_p0[166] = \<const0> ;
  assign dfi_15_dw_rddata_p0[165] = \<const0> ;
  assign dfi_15_dw_rddata_p0[164] = \<const0> ;
  assign dfi_15_dw_rddata_p0[163] = \<const0> ;
  assign dfi_15_dw_rddata_p0[162] = \<const0> ;
  assign dfi_15_dw_rddata_p0[161] = \<const0> ;
  assign dfi_15_dw_rddata_p0[160] = \<const0> ;
  assign dfi_15_dw_rddata_p0[159] = \<const0> ;
  assign dfi_15_dw_rddata_p0[158] = \<const0> ;
  assign dfi_15_dw_rddata_p0[157] = \<const0> ;
  assign dfi_15_dw_rddata_p0[156] = \<const0> ;
  assign dfi_15_dw_rddata_p0[155] = \<const0> ;
  assign dfi_15_dw_rddata_p0[154] = \<const0> ;
  assign dfi_15_dw_rddata_p0[153] = \<const0> ;
  assign dfi_15_dw_rddata_p0[152] = \<const0> ;
  assign dfi_15_dw_rddata_p0[151] = \<const0> ;
  assign dfi_15_dw_rddata_p0[150] = \<const0> ;
  assign dfi_15_dw_rddata_p0[149] = \<const0> ;
  assign dfi_15_dw_rddata_p0[148] = \<const0> ;
  assign dfi_15_dw_rddata_p0[147] = \<const0> ;
  assign dfi_15_dw_rddata_p0[146] = \<const0> ;
  assign dfi_15_dw_rddata_p0[145] = \<const0> ;
  assign dfi_15_dw_rddata_p0[144] = \<const0> ;
  assign dfi_15_dw_rddata_p0[143] = \<const0> ;
  assign dfi_15_dw_rddata_p0[142] = \<const0> ;
  assign dfi_15_dw_rddata_p0[141] = \<const0> ;
  assign dfi_15_dw_rddata_p0[140] = \<const0> ;
  assign dfi_15_dw_rddata_p0[139] = \<const0> ;
  assign dfi_15_dw_rddata_p0[138] = \<const0> ;
  assign dfi_15_dw_rddata_p0[137] = \<const0> ;
  assign dfi_15_dw_rddata_p0[136] = \<const0> ;
  assign dfi_15_dw_rddata_p0[135] = \<const0> ;
  assign dfi_15_dw_rddata_p0[134] = \<const0> ;
  assign dfi_15_dw_rddata_p0[133] = \<const0> ;
  assign dfi_15_dw_rddata_p0[132] = \<const0> ;
  assign dfi_15_dw_rddata_p0[131] = \<const0> ;
  assign dfi_15_dw_rddata_p0[130] = \<const0> ;
  assign dfi_15_dw_rddata_p0[129] = \<const0> ;
  assign dfi_15_dw_rddata_p0[128] = \<const0> ;
  assign dfi_15_dw_rddata_p0[127] = \<const0> ;
  assign dfi_15_dw_rddata_p0[126] = \<const0> ;
  assign dfi_15_dw_rddata_p0[125] = \<const0> ;
  assign dfi_15_dw_rddata_p0[124] = \<const0> ;
  assign dfi_15_dw_rddata_p0[123] = \<const0> ;
  assign dfi_15_dw_rddata_p0[122] = \<const0> ;
  assign dfi_15_dw_rddata_p0[121] = \<const0> ;
  assign dfi_15_dw_rddata_p0[120] = \<const0> ;
  assign dfi_15_dw_rddata_p0[119] = \<const0> ;
  assign dfi_15_dw_rddata_p0[118] = \<const0> ;
  assign dfi_15_dw_rddata_p0[117] = \<const0> ;
  assign dfi_15_dw_rddata_p0[116] = \<const0> ;
  assign dfi_15_dw_rddata_p0[115] = \<const0> ;
  assign dfi_15_dw_rddata_p0[114] = \<const0> ;
  assign dfi_15_dw_rddata_p0[113] = \<const0> ;
  assign dfi_15_dw_rddata_p0[112] = \<const0> ;
  assign dfi_15_dw_rddata_p0[111] = \<const0> ;
  assign dfi_15_dw_rddata_p0[110] = \<const0> ;
  assign dfi_15_dw_rddata_p0[109] = \<const0> ;
  assign dfi_15_dw_rddata_p0[108] = \<const0> ;
  assign dfi_15_dw_rddata_p0[107] = \<const0> ;
  assign dfi_15_dw_rddata_p0[106] = \<const0> ;
  assign dfi_15_dw_rddata_p0[105] = \<const0> ;
  assign dfi_15_dw_rddata_p0[104] = \<const0> ;
  assign dfi_15_dw_rddata_p0[103] = \<const0> ;
  assign dfi_15_dw_rddata_p0[102] = \<const0> ;
  assign dfi_15_dw_rddata_p0[101] = \<const0> ;
  assign dfi_15_dw_rddata_p0[100] = \<const0> ;
  assign dfi_15_dw_rddata_p0[99] = \<const0> ;
  assign dfi_15_dw_rddata_p0[98] = \<const0> ;
  assign dfi_15_dw_rddata_p0[97] = \<const0> ;
  assign dfi_15_dw_rddata_p0[96] = \<const0> ;
  assign dfi_15_dw_rddata_p0[95] = \<const0> ;
  assign dfi_15_dw_rddata_p0[94] = \<const0> ;
  assign dfi_15_dw_rddata_p0[93] = \<const0> ;
  assign dfi_15_dw_rddata_p0[92] = \<const0> ;
  assign dfi_15_dw_rddata_p0[91] = \<const0> ;
  assign dfi_15_dw_rddata_p0[90] = \<const0> ;
  assign dfi_15_dw_rddata_p0[89] = \<const0> ;
  assign dfi_15_dw_rddata_p0[88] = \<const0> ;
  assign dfi_15_dw_rddata_p0[87] = \<const0> ;
  assign dfi_15_dw_rddata_p0[86] = \<const0> ;
  assign dfi_15_dw_rddata_p0[85] = \<const0> ;
  assign dfi_15_dw_rddata_p0[84] = \<const0> ;
  assign dfi_15_dw_rddata_p0[83] = \<const0> ;
  assign dfi_15_dw_rddata_p0[82] = \<const0> ;
  assign dfi_15_dw_rddata_p0[81] = \<const0> ;
  assign dfi_15_dw_rddata_p0[80] = \<const0> ;
  assign dfi_15_dw_rddata_p0[79] = \<const0> ;
  assign dfi_15_dw_rddata_p0[78] = \<const0> ;
  assign dfi_15_dw_rddata_p0[77] = \<const0> ;
  assign dfi_15_dw_rddata_p0[76] = \<const0> ;
  assign dfi_15_dw_rddata_p0[75] = \<const0> ;
  assign dfi_15_dw_rddata_p0[74] = \<const0> ;
  assign dfi_15_dw_rddata_p0[73] = \<const0> ;
  assign dfi_15_dw_rddata_p0[72] = \<const0> ;
  assign dfi_15_dw_rddata_p0[71] = \<const0> ;
  assign dfi_15_dw_rddata_p0[70] = \<const0> ;
  assign dfi_15_dw_rddata_p0[69] = \<const0> ;
  assign dfi_15_dw_rddata_p0[68] = \<const0> ;
  assign dfi_15_dw_rddata_p0[67] = \<const0> ;
  assign dfi_15_dw_rddata_p0[66] = \<const0> ;
  assign dfi_15_dw_rddata_p0[65] = \<const0> ;
  assign dfi_15_dw_rddata_p0[64] = \<const0> ;
  assign dfi_15_dw_rddata_p0[63] = \<const0> ;
  assign dfi_15_dw_rddata_p0[62] = \<const0> ;
  assign dfi_15_dw_rddata_p0[61] = \<const0> ;
  assign dfi_15_dw_rddata_p0[60] = \<const0> ;
  assign dfi_15_dw_rddata_p0[59] = \<const0> ;
  assign dfi_15_dw_rddata_p0[58] = \<const0> ;
  assign dfi_15_dw_rddata_p0[57] = \<const0> ;
  assign dfi_15_dw_rddata_p0[56] = \<const0> ;
  assign dfi_15_dw_rddata_p0[55] = \<const0> ;
  assign dfi_15_dw_rddata_p0[54] = \<const0> ;
  assign dfi_15_dw_rddata_p0[53] = \<const0> ;
  assign dfi_15_dw_rddata_p0[52] = \<const0> ;
  assign dfi_15_dw_rddata_p0[51] = \<const0> ;
  assign dfi_15_dw_rddata_p0[50] = \<const0> ;
  assign dfi_15_dw_rddata_p0[49] = \<const0> ;
  assign dfi_15_dw_rddata_p0[48] = \<const0> ;
  assign dfi_15_dw_rddata_p0[47] = \<const0> ;
  assign dfi_15_dw_rddata_p0[46] = \<const0> ;
  assign dfi_15_dw_rddata_p0[45] = \<const0> ;
  assign dfi_15_dw_rddata_p0[44] = \<const0> ;
  assign dfi_15_dw_rddata_p0[43] = \<const0> ;
  assign dfi_15_dw_rddata_p0[42] = \<const0> ;
  assign dfi_15_dw_rddata_p0[41] = \<const0> ;
  assign dfi_15_dw_rddata_p0[40] = \<const0> ;
  assign dfi_15_dw_rddata_p0[39] = \<const0> ;
  assign dfi_15_dw_rddata_p0[38] = \<const0> ;
  assign dfi_15_dw_rddata_p0[37] = \<const0> ;
  assign dfi_15_dw_rddata_p0[36] = \<const0> ;
  assign dfi_15_dw_rddata_p0[35] = \<const0> ;
  assign dfi_15_dw_rddata_p0[34] = \<const0> ;
  assign dfi_15_dw_rddata_p0[33] = \<const0> ;
  assign dfi_15_dw_rddata_p0[32] = \<const0> ;
  assign dfi_15_dw_rddata_p0[31] = \<const0> ;
  assign dfi_15_dw_rddata_p0[30] = \<const0> ;
  assign dfi_15_dw_rddata_p0[29] = \<const0> ;
  assign dfi_15_dw_rddata_p0[28] = \<const0> ;
  assign dfi_15_dw_rddata_p0[27] = \<const0> ;
  assign dfi_15_dw_rddata_p0[26] = \<const0> ;
  assign dfi_15_dw_rddata_p0[25] = \<const0> ;
  assign dfi_15_dw_rddata_p0[24] = \<const0> ;
  assign dfi_15_dw_rddata_p0[23] = \<const0> ;
  assign dfi_15_dw_rddata_p0[22] = \<const0> ;
  assign dfi_15_dw_rddata_p0[21] = \<const0> ;
  assign dfi_15_dw_rddata_p0[20] = \<const0> ;
  assign dfi_15_dw_rddata_p0[19] = \<const0> ;
  assign dfi_15_dw_rddata_p0[18] = \<const0> ;
  assign dfi_15_dw_rddata_p0[17] = \<const0> ;
  assign dfi_15_dw_rddata_p0[16] = \<const0> ;
  assign dfi_15_dw_rddata_p0[15] = \<const0> ;
  assign dfi_15_dw_rddata_p0[14] = \<const0> ;
  assign dfi_15_dw_rddata_p0[13] = \<const0> ;
  assign dfi_15_dw_rddata_p0[12] = \<const0> ;
  assign dfi_15_dw_rddata_p0[11] = \<const0> ;
  assign dfi_15_dw_rddata_p0[10] = \<const0> ;
  assign dfi_15_dw_rddata_p0[9] = \<const0> ;
  assign dfi_15_dw_rddata_p0[8] = \<const0> ;
  assign dfi_15_dw_rddata_p0[7] = \<const0> ;
  assign dfi_15_dw_rddata_p0[6] = \<const0> ;
  assign dfi_15_dw_rddata_p0[5] = \<const0> ;
  assign dfi_15_dw_rddata_p0[4] = \<const0> ;
  assign dfi_15_dw_rddata_p0[3] = \<const0> ;
  assign dfi_15_dw_rddata_p0[2] = \<const0> ;
  assign dfi_15_dw_rddata_p0[1] = \<const0> ;
  assign dfi_15_dw_rddata_p0[0] = \<const0> ;
  assign dfi_15_dw_rddata_p1[255] = \<const0> ;
  assign dfi_15_dw_rddata_p1[254] = \<const0> ;
  assign dfi_15_dw_rddata_p1[253] = \<const0> ;
  assign dfi_15_dw_rddata_p1[252] = \<const0> ;
  assign dfi_15_dw_rddata_p1[251] = \<const0> ;
  assign dfi_15_dw_rddata_p1[250] = \<const0> ;
  assign dfi_15_dw_rddata_p1[249] = \<const0> ;
  assign dfi_15_dw_rddata_p1[248] = \<const0> ;
  assign dfi_15_dw_rddata_p1[247] = \<const0> ;
  assign dfi_15_dw_rddata_p1[246] = \<const0> ;
  assign dfi_15_dw_rddata_p1[245] = \<const0> ;
  assign dfi_15_dw_rddata_p1[244] = \<const0> ;
  assign dfi_15_dw_rddata_p1[243] = \<const0> ;
  assign dfi_15_dw_rddata_p1[242] = \<const0> ;
  assign dfi_15_dw_rddata_p1[241] = \<const0> ;
  assign dfi_15_dw_rddata_p1[240] = \<const0> ;
  assign dfi_15_dw_rddata_p1[239] = \<const0> ;
  assign dfi_15_dw_rddata_p1[238] = \<const0> ;
  assign dfi_15_dw_rddata_p1[237] = \<const0> ;
  assign dfi_15_dw_rddata_p1[236] = \<const0> ;
  assign dfi_15_dw_rddata_p1[235] = \<const0> ;
  assign dfi_15_dw_rddata_p1[234] = \<const0> ;
  assign dfi_15_dw_rddata_p1[233] = \<const0> ;
  assign dfi_15_dw_rddata_p1[232] = \<const0> ;
  assign dfi_15_dw_rddata_p1[231] = \<const0> ;
  assign dfi_15_dw_rddata_p1[230] = \<const0> ;
  assign dfi_15_dw_rddata_p1[229] = \<const0> ;
  assign dfi_15_dw_rddata_p1[228] = \<const0> ;
  assign dfi_15_dw_rddata_p1[227] = \<const0> ;
  assign dfi_15_dw_rddata_p1[226] = \<const0> ;
  assign dfi_15_dw_rddata_p1[225] = \<const0> ;
  assign dfi_15_dw_rddata_p1[224] = \<const0> ;
  assign dfi_15_dw_rddata_p1[223] = \<const0> ;
  assign dfi_15_dw_rddata_p1[222] = \<const0> ;
  assign dfi_15_dw_rddata_p1[221] = \<const0> ;
  assign dfi_15_dw_rddata_p1[220] = \<const0> ;
  assign dfi_15_dw_rddata_p1[219] = \<const0> ;
  assign dfi_15_dw_rddata_p1[218] = \<const0> ;
  assign dfi_15_dw_rddata_p1[217] = \<const0> ;
  assign dfi_15_dw_rddata_p1[216] = \<const0> ;
  assign dfi_15_dw_rddata_p1[215] = \<const0> ;
  assign dfi_15_dw_rddata_p1[214] = \<const0> ;
  assign dfi_15_dw_rddata_p1[213] = \<const0> ;
  assign dfi_15_dw_rddata_p1[212] = \<const0> ;
  assign dfi_15_dw_rddata_p1[211] = \<const0> ;
  assign dfi_15_dw_rddata_p1[210] = \<const0> ;
  assign dfi_15_dw_rddata_p1[209] = \<const0> ;
  assign dfi_15_dw_rddata_p1[208] = \<const0> ;
  assign dfi_15_dw_rddata_p1[207] = \<const0> ;
  assign dfi_15_dw_rddata_p1[206] = \<const0> ;
  assign dfi_15_dw_rddata_p1[205] = \<const0> ;
  assign dfi_15_dw_rddata_p1[204] = \<const0> ;
  assign dfi_15_dw_rddata_p1[203] = \<const0> ;
  assign dfi_15_dw_rddata_p1[202] = \<const0> ;
  assign dfi_15_dw_rddata_p1[201] = \<const0> ;
  assign dfi_15_dw_rddata_p1[200] = \<const0> ;
  assign dfi_15_dw_rddata_p1[199] = \<const0> ;
  assign dfi_15_dw_rddata_p1[198] = \<const0> ;
  assign dfi_15_dw_rddata_p1[197] = \<const0> ;
  assign dfi_15_dw_rddata_p1[196] = \<const0> ;
  assign dfi_15_dw_rddata_p1[195] = \<const0> ;
  assign dfi_15_dw_rddata_p1[194] = \<const0> ;
  assign dfi_15_dw_rddata_p1[193] = \<const0> ;
  assign dfi_15_dw_rddata_p1[192] = \<const0> ;
  assign dfi_15_dw_rddata_p1[191] = \<const0> ;
  assign dfi_15_dw_rddata_p1[190] = \<const0> ;
  assign dfi_15_dw_rddata_p1[189] = \<const0> ;
  assign dfi_15_dw_rddata_p1[188] = \<const0> ;
  assign dfi_15_dw_rddata_p1[187] = \<const0> ;
  assign dfi_15_dw_rddata_p1[186] = \<const0> ;
  assign dfi_15_dw_rddata_p1[185] = \<const0> ;
  assign dfi_15_dw_rddata_p1[184] = \<const0> ;
  assign dfi_15_dw_rddata_p1[183] = \<const0> ;
  assign dfi_15_dw_rddata_p1[182] = \<const0> ;
  assign dfi_15_dw_rddata_p1[181] = \<const0> ;
  assign dfi_15_dw_rddata_p1[180] = \<const0> ;
  assign dfi_15_dw_rddata_p1[179] = \<const0> ;
  assign dfi_15_dw_rddata_p1[178] = \<const0> ;
  assign dfi_15_dw_rddata_p1[177] = \<const0> ;
  assign dfi_15_dw_rddata_p1[176] = \<const0> ;
  assign dfi_15_dw_rddata_p1[175] = \<const0> ;
  assign dfi_15_dw_rddata_p1[174] = \<const0> ;
  assign dfi_15_dw_rddata_p1[173] = \<const0> ;
  assign dfi_15_dw_rddata_p1[172] = \<const0> ;
  assign dfi_15_dw_rddata_p1[171] = \<const0> ;
  assign dfi_15_dw_rddata_p1[170] = \<const0> ;
  assign dfi_15_dw_rddata_p1[169] = \<const0> ;
  assign dfi_15_dw_rddata_p1[168] = \<const0> ;
  assign dfi_15_dw_rddata_p1[167] = \<const0> ;
  assign dfi_15_dw_rddata_p1[166] = \<const0> ;
  assign dfi_15_dw_rddata_p1[165] = \<const0> ;
  assign dfi_15_dw_rddata_p1[164] = \<const0> ;
  assign dfi_15_dw_rddata_p1[163] = \<const0> ;
  assign dfi_15_dw_rddata_p1[162] = \<const0> ;
  assign dfi_15_dw_rddata_p1[161] = \<const0> ;
  assign dfi_15_dw_rddata_p1[160] = \<const0> ;
  assign dfi_15_dw_rddata_p1[159] = \<const0> ;
  assign dfi_15_dw_rddata_p1[158] = \<const0> ;
  assign dfi_15_dw_rddata_p1[157] = \<const0> ;
  assign dfi_15_dw_rddata_p1[156] = \<const0> ;
  assign dfi_15_dw_rddata_p1[155] = \<const0> ;
  assign dfi_15_dw_rddata_p1[154] = \<const0> ;
  assign dfi_15_dw_rddata_p1[153] = \<const0> ;
  assign dfi_15_dw_rddata_p1[152] = \<const0> ;
  assign dfi_15_dw_rddata_p1[151] = \<const0> ;
  assign dfi_15_dw_rddata_p1[150] = \<const0> ;
  assign dfi_15_dw_rddata_p1[149] = \<const0> ;
  assign dfi_15_dw_rddata_p1[148] = \<const0> ;
  assign dfi_15_dw_rddata_p1[147] = \<const0> ;
  assign dfi_15_dw_rddata_p1[146] = \<const0> ;
  assign dfi_15_dw_rddata_p1[145] = \<const0> ;
  assign dfi_15_dw_rddata_p1[144] = \<const0> ;
  assign dfi_15_dw_rddata_p1[143] = \<const0> ;
  assign dfi_15_dw_rddata_p1[142] = \<const0> ;
  assign dfi_15_dw_rddata_p1[141] = \<const0> ;
  assign dfi_15_dw_rddata_p1[140] = \<const0> ;
  assign dfi_15_dw_rddata_p1[139] = \<const0> ;
  assign dfi_15_dw_rddata_p1[138] = \<const0> ;
  assign dfi_15_dw_rddata_p1[137] = \<const0> ;
  assign dfi_15_dw_rddata_p1[136] = \<const0> ;
  assign dfi_15_dw_rddata_p1[135] = \<const0> ;
  assign dfi_15_dw_rddata_p1[134] = \<const0> ;
  assign dfi_15_dw_rddata_p1[133] = \<const0> ;
  assign dfi_15_dw_rddata_p1[132] = \<const0> ;
  assign dfi_15_dw_rddata_p1[131] = \<const0> ;
  assign dfi_15_dw_rddata_p1[130] = \<const0> ;
  assign dfi_15_dw_rddata_p1[129] = \<const0> ;
  assign dfi_15_dw_rddata_p1[128] = \<const0> ;
  assign dfi_15_dw_rddata_p1[127] = \<const0> ;
  assign dfi_15_dw_rddata_p1[126] = \<const0> ;
  assign dfi_15_dw_rddata_p1[125] = \<const0> ;
  assign dfi_15_dw_rddata_p1[124] = \<const0> ;
  assign dfi_15_dw_rddata_p1[123] = \<const0> ;
  assign dfi_15_dw_rddata_p1[122] = \<const0> ;
  assign dfi_15_dw_rddata_p1[121] = \<const0> ;
  assign dfi_15_dw_rddata_p1[120] = \<const0> ;
  assign dfi_15_dw_rddata_p1[119] = \<const0> ;
  assign dfi_15_dw_rddata_p1[118] = \<const0> ;
  assign dfi_15_dw_rddata_p1[117] = \<const0> ;
  assign dfi_15_dw_rddata_p1[116] = \<const0> ;
  assign dfi_15_dw_rddata_p1[115] = \<const0> ;
  assign dfi_15_dw_rddata_p1[114] = \<const0> ;
  assign dfi_15_dw_rddata_p1[113] = \<const0> ;
  assign dfi_15_dw_rddata_p1[112] = \<const0> ;
  assign dfi_15_dw_rddata_p1[111] = \<const0> ;
  assign dfi_15_dw_rddata_p1[110] = \<const0> ;
  assign dfi_15_dw_rddata_p1[109] = \<const0> ;
  assign dfi_15_dw_rddata_p1[108] = \<const0> ;
  assign dfi_15_dw_rddata_p1[107] = \<const0> ;
  assign dfi_15_dw_rddata_p1[106] = \<const0> ;
  assign dfi_15_dw_rddata_p1[105] = \<const0> ;
  assign dfi_15_dw_rddata_p1[104] = \<const0> ;
  assign dfi_15_dw_rddata_p1[103] = \<const0> ;
  assign dfi_15_dw_rddata_p1[102] = \<const0> ;
  assign dfi_15_dw_rddata_p1[101] = \<const0> ;
  assign dfi_15_dw_rddata_p1[100] = \<const0> ;
  assign dfi_15_dw_rddata_p1[99] = \<const0> ;
  assign dfi_15_dw_rddata_p1[98] = \<const0> ;
  assign dfi_15_dw_rddata_p1[97] = \<const0> ;
  assign dfi_15_dw_rddata_p1[96] = \<const0> ;
  assign dfi_15_dw_rddata_p1[95] = \<const0> ;
  assign dfi_15_dw_rddata_p1[94] = \<const0> ;
  assign dfi_15_dw_rddata_p1[93] = \<const0> ;
  assign dfi_15_dw_rddata_p1[92] = \<const0> ;
  assign dfi_15_dw_rddata_p1[91] = \<const0> ;
  assign dfi_15_dw_rddata_p1[90] = \<const0> ;
  assign dfi_15_dw_rddata_p1[89] = \<const0> ;
  assign dfi_15_dw_rddata_p1[88] = \<const0> ;
  assign dfi_15_dw_rddata_p1[87] = \<const0> ;
  assign dfi_15_dw_rddata_p1[86] = \<const0> ;
  assign dfi_15_dw_rddata_p1[85] = \<const0> ;
  assign dfi_15_dw_rddata_p1[84] = \<const0> ;
  assign dfi_15_dw_rddata_p1[83] = \<const0> ;
  assign dfi_15_dw_rddata_p1[82] = \<const0> ;
  assign dfi_15_dw_rddata_p1[81] = \<const0> ;
  assign dfi_15_dw_rddata_p1[80] = \<const0> ;
  assign dfi_15_dw_rddata_p1[79] = \<const0> ;
  assign dfi_15_dw_rddata_p1[78] = \<const0> ;
  assign dfi_15_dw_rddata_p1[77] = \<const0> ;
  assign dfi_15_dw_rddata_p1[76] = \<const0> ;
  assign dfi_15_dw_rddata_p1[75] = \<const0> ;
  assign dfi_15_dw_rddata_p1[74] = \<const0> ;
  assign dfi_15_dw_rddata_p1[73] = \<const0> ;
  assign dfi_15_dw_rddata_p1[72] = \<const0> ;
  assign dfi_15_dw_rddata_p1[71] = \<const0> ;
  assign dfi_15_dw_rddata_p1[70] = \<const0> ;
  assign dfi_15_dw_rddata_p1[69] = \<const0> ;
  assign dfi_15_dw_rddata_p1[68] = \<const0> ;
  assign dfi_15_dw_rddata_p1[67] = \<const0> ;
  assign dfi_15_dw_rddata_p1[66] = \<const0> ;
  assign dfi_15_dw_rddata_p1[65] = \<const0> ;
  assign dfi_15_dw_rddata_p1[64] = \<const0> ;
  assign dfi_15_dw_rddata_p1[63] = \<const0> ;
  assign dfi_15_dw_rddata_p1[62] = \<const0> ;
  assign dfi_15_dw_rddata_p1[61] = \<const0> ;
  assign dfi_15_dw_rddata_p1[60] = \<const0> ;
  assign dfi_15_dw_rddata_p1[59] = \<const0> ;
  assign dfi_15_dw_rddata_p1[58] = \<const0> ;
  assign dfi_15_dw_rddata_p1[57] = \<const0> ;
  assign dfi_15_dw_rddata_p1[56] = \<const0> ;
  assign dfi_15_dw_rddata_p1[55] = \<const0> ;
  assign dfi_15_dw_rddata_p1[54] = \<const0> ;
  assign dfi_15_dw_rddata_p1[53] = \<const0> ;
  assign dfi_15_dw_rddata_p1[52] = \<const0> ;
  assign dfi_15_dw_rddata_p1[51] = \<const0> ;
  assign dfi_15_dw_rddata_p1[50] = \<const0> ;
  assign dfi_15_dw_rddata_p1[49] = \<const0> ;
  assign dfi_15_dw_rddata_p1[48] = \<const0> ;
  assign dfi_15_dw_rddata_p1[47] = \<const0> ;
  assign dfi_15_dw_rddata_p1[46] = \<const0> ;
  assign dfi_15_dw_rddata_p1[45] = \<const0> ;
  assign dfi_15_dw_rddata_p1[44] = \<const0> ;
  assign dfi_15_dw_rddata_p1[43] = \<const0> ;
  assign dfi_15_dw_rddata_p1[42] = \<const0> ;
  assign dfi_15_dw_rddata_p1[41] = \<const0> ;
  assign dfi_15_dw_rddata_p1[40] = \<const0> ;
  assign dfi_15_dw_rddata_p1[39] = \<const0> ;
  assign dfi_15_dw_rddata_p1[38] = \<const0> ;
  assign dfi_15_dw_rddata_p1[37] = \<const0> ;
  assign dfi_15_dw_rddata_p1[36] = \<const0> ;
  assign dfi_15_dw_rddata_p1[35] = \<const0> ;
  assign dfi_15_dw_rddata_p1[34] = \<const0> ;
  assign dfi_15_dw_rddata_p1[33] = \<const0> ;
  assign dfi_15_dw_rddata_p1[32] = \<const0> ;
  assign dfi_15_dw_rddata_p1[31] = \<const0> ;
  assign dfi_15_dw_rddata_p1[30] = \<const0> ;
  assign dfi_15_dw_rddata_p1[29] = \<const0> ;
  assign dfi_15_dw_rddata_p1[28] = \<const0> ;
  assign dfi_15_dw_rddata_p1[27] = \<const0> ;
  assign dfi_15_dw_rddata_p1[26] = \<const0> ;
  assign dfi_15_dw_rddata_p1[25] = \<const0> ;
  assign dfi_15_dw_rddata_p1[24] = \<const0> ;
  assign dfi_15_dw_rddata_p1[23] = \<const0> ;
  assign dfi_15_dw_rddata_p1[22] = \<const0> ;
  assign dfi_15_dw_rddata_p1[21] = \<const0> ;
  assign dfi_15_dw_rddata_p1[20] = \<const0> ;
  assign dfi_15_dw_rddata_p1[19] = \<const0> ;
  assign dfi_15_dw_rddata_p1[18] = \<const0> ;
  assign dfi_15_dw_rddata_p1[17] = \<const0> ;
  assign dfi_15_dw_rddata_p1[16] = \<const0> ;
  assign dfi_15_dw_rddata_p1[15] = \<const0> ;
  assign dfi_15_dw_rddata_p1[14] = \<const0> ;
  assign dfi_15_dw_rddata_p1[13] = \<const0> ;
  assign dfi_15_dw_rddata_p1[12] = \<const0> ;
  assign dfi_15_dw_rddata_p1[11] = \<const0> ;
  assign dfi_15_dw_rddata_p1[10] = \<const0> ;
  assign dfi_15_dw_rddata_p1[9] = \<const0> ;
  assign dfi_15_dw_rddata_p1[8] = \<const0> ;
  assign dfi_15_dw_rddata_p1[7] = \<const0> ;
  assign dfi_15_dw_rddata_p1[6] = \<const0> ;
  assign dfi_15_dw_rddata_p1[5] = \<const0> ;
  assign dfi_15_dw_rddata_p1[4] = \<const0> ;
  assign dfi_15_dw_rddata_p1[3] = \<const0> ;
  assign dfi_15_dw_rddata_p1[2] = \<const0> ;
  assign dfi_15_dw_rddata_p1[1] = \<const0> ;
  assign dfi_15_dw_rddata_p1[0] = \<const0> ;
  assign dfi_15_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_15_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_15_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_15_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_15_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_15_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_15_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_15_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_15_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_15_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_15_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_15_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_15_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_15_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_15_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_15_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_15_dw_rddata_valid[3] = \<const0> ;
  assign dfi_15_dw_rddata_valid[2] = \<const0> ;
  assign dfi_15_dw_rddata_valid[1] = \<const0> ;
  assign dfi_15_dw_rddata_valid[0] = \<const0> ;
  assign dfi_15_init_complete = \<const0> ;
  assign dfi_15_out_rst_n = \<const0> ;
  assign dfi_15_phyupd_ack = \<const0> ;
  assign dfi_1_aw_aerr_n[1] = \<const0> ;
  assign dfi_1_aw_aerr_n[0] = \<const0> ;
  assign dfi_1_clk_init = \<const0> ;
  assign dfi_1_ctrlupd_req = \<const0> ;
  assign dfi_1_dbi_byte_disable[15] = \<const0> ;
  assign dfi_1_dbi_byte_disable[14] = \<const0> ;
  assign dfi_1_dbi_byte_disable[13] = \<const0> ;
  assign dfi_1_dbi_byte_disable[12] = \<const0> ;
  assign dfi_1_dbi_byte_disable[11] = \<const0> ;
  assign dfi_1_dbi_byte_disable[10] = \<const0> ;
  assign dfi_1_dbi_byte_disable[9] = \<const0> ;
  assign dfi_1_dbi_byte_disable[8] = \<const0> ;
  assign dfi_1_dbi_byte_disable[7] = \<const0> ;
  assign dfi_1_dbi_byte_disable[6] = \<const0> ;
  assign dfi_1_dbi_byte_disable[5] = \<const0> ;
  assign dfi_1_dbi_byte_disable[4] = \<const0> ;
  assign dfi_1_dbi_byte_disable[3] = \<const0> ;
  assign dfi_1_dbi_byte_disable[2] = \<const0> ;
  assign dfi_1_dbi_byte_disable[1] = \<const0> ;
  assign dfi_1_dbi_byte_disable[0] = \<const0> ;
  assign dfi_1_dw_derr_n[7] = \<const0> ;
  assign dfi_1_dw_derr_n[6] = \<const0> ;
  assign dfi_1_dw_derr_n[5] = \<const0> ;
  assign dfi_1_dw_derr_n[4] = \<const0> ;
  assign dfi_1_dw_derr_n[3] = \<const0> ;
  assign dfi_1_dw_derr_n[2] = \<const0> ;
  assign dfi_1_dw_derr_n[1] = \<const0> ;
  assign dfi_1_dw_derr_n[0] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_1_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_1_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_1_dw_rddata_p0[255] = \<const0> ;
  assign dfi_1_dw_rddata_p0[254] = \<const0> ;
  assign dfi_1_dw_rddata_p0[253] = \<const0> ;
  assign dfi_1_dw_rddata_p0[252] = \<const0> ;
  assign dfi_1_dw_rddata_p0[251] = \<const0> ;
  assign dfi_1_dw_rddata_p0[250] = \<const0> ;
  assign dfi_1_dw_rddata_p0[249] = \<const0> ;
  assign dfi_1_dw_rddata_p0[248] = \<const0> ;
  assign dfi_1_dw_rddata_p0[247] = \<const0> ;
  assign dfi_1_dw_rddata_p0[246] = \<const0> ;
  assign dfi_1_dw_rddata_p0[245] = \<const0> ;
  assign dfi_1_dw_rddata_p0[244] = \<const0> ;
  assign dfi_1_dw_rddata_p0[243] = \<const0> ;
  assign dfi_1_dw_rddata_p0[242] = \<const0> ;
  assign dfi_1_dw_rddata_p0[241] = \<const0> ;
  assign dfi_1_dw_rddata_p0[240] = \<const0> ;
  assign dfi_1_dw_rddata_p0[239] = \<const0> ;
  assign dfi_1_dw_rddata_p0[238] = \<const0> ;
  assign dfi_1_dw_rddata_p0[237] = \<const0> ;
  assign dfi_1_dw_rddata_p0[236] = \<const0> ;
  assign dfi_1_dw_rddata_p0[235] = \<const0> ;
  assign dfi_1_dw_rddata_p0[234] = \<const0> ;
  assign dfi_1_dw_rddata_p0[233] = \<const0> ;
  assign dfi_1_dw_rddata_p0[232] = \<const0> ;
  assign dfi_1_dw_rddata_p0[231] = \<const0> ;
  assign dfi_1_dw_rddata_p0[230] = \<const0> ;
  assign dfi_1_dw_rddata_p0[229] = \<const0> ;
  assign dfi_1_dw_rddata_p0[228] = \<const0> ;
  assign dfi_1_dw_rddata_p0[227] = \<const0> ;
  assign dfi_1_dw_rddata_p0[226] = \<const0> ;
  assign dfi_1_dw_rddata_p0[225] = \<const0> ;
  assign dfi_1_dw_rddata_p0[224] = \<const0> ;
  assign dfi_1_dw_rddata_p0[223] = \<const0> ;
  assign dfi_1_dw_rddata_p0[222] = \<const0> ;
  assign dfi_1_dw_rddata_p0[221] = \<const0> ;
  assign dfi_1_dw_rddata_p0[220] = \<const0> ;
  assign dfi_1_dw_rddata_p0[219] = \<const0> ;
  assign dfi_1_dw_rddata_p0[218] = \<const0> ;
  assign dfi_1_dw_rddata_p0[217] = \<const0> ;
  assign dfi_1_dw_rddata_p0[216] = \<const0> ;
  assign dfi_1_dw_rddata_p0[215] = \<const0> ;
  assign dfi_1_dw_rddata_p0[214] = \<const0> ;
  assign dfi_1_dw_rddata_p0[213] = \<const0> ;
  assign dfi_1_dw_rddata_p0[212] = \<const0> ;
  assign dfi_1_dw_rddata_p0[211] = \<const0> ;
  assign dfi_1_dw_rddata_p0[210] = \<const0> ;
  assign dfi_1_dw_rddata_p0[209] = \<const0> ;
  assign dfi_1_dw_rddata_p0[208] = \<const0> ;
  assign dfi_1_dw_rddata_p0[207] = \<const0> ;
  assign dfi_1_dw_rddata_p0[206] = \<const0> ;
  assign dfi_1_dw_rddata_p0[205] = \<const0> ;
  assign dfi_1_dw_rddata_p0[204] = \<const0> ;
  assign dfi_1_dw_rddata_p0[203] = \<const0> ;
  assign dfi_1_dw_rddata_p0[202] = \<const0> ;
  assign dfi_1_dw_rddata_p0[201] = \<const0> ;
  assign dfi_1_dw_rddata_p0[200] = \<const0> ;
  assign dfi_1_dw_rddata_p0[199] = \<const0> ;
  assign dfi_1_dw_rddata_p0[198] = \<const0> ;
  assign dfi_1_dw_rddata_p0[197] = \<const0> ;
  assign dfi_1_dw_rddata_p0[196] = \<const0> ;
  assign dfi_1_dw_rddata_p0[195] = \<const0> ;
  assign dfi_1_dw_rddata_p0[194] = \<const0> ;
  assign dfi_1_dw_rddata_p0[193] = \<const0> ;
  assign dfi_1_dw_rddata_p0[192] = \<const0> ;
  assign dfi_1_dw_rddata_p0[191] = \<const0> ;
  assign dfi_1_dw_rddata_p0[190] = \<const0> ;
  assign dfi_1_dw_rddata_p0[189] = \<const0> ;
  assign dfi_1_dw_rddata_p0[188] = \<const0> ;
  assign dfi_1_dw_rddata_p0[187] = \<const0> ;
  assign dfi_1_dw_rddata_p0[186] = \<const0> ;
  assign dfi_1_dw_rddata_p0[185] = \<const0> ;
  assign dfi_1_dw_rddata_p0[184] = \<const0> ;
  assign dfi_1_dw_rddata_p0[183] = \<const0> ;
  assign dfi_1_dw_rddata_p0[182] = \<const0> ;
  assign dfi_1_dw_rddata_p0[181] = \<const0> ;
  assign dfi_1_dw_rddata_p0[180] = \<const0> ;
  assign dfi_1_dw_rddata_p0[179] = \<const0> ;
  assign dfi_1_dw_rddata_p0[178] = \<const0> ;
  assign dfi_1_dw_rddata_p0[177] = \<const0> ;
  assign dfi_1_dw_rddata_p0[176] = \<const0> ;
  assign dfi_1_dw_rddata_p0[175] = \<const0> ;
  assign dfi_1_dw_rddata_p0[174] = \<const0> ;
  assign dfi_1_dw_rddata_p0[173] = \<const0> ;
  assign dfi_1_dw_rddata_p0[172] = \<const0> ;
  assign dfi_1_dw_rddata_p0[171] = \<const0> ;
  assign dfi_1_dw_rddata_p0[170] = \<const0> ;
  assign dfi_1_dw_rddata_p0[169] = \<const0> ;
  assign dfi_1_dw_rddata_p0[168] = \<const0> ;
  assign dfi_1_dw_rddata_p0[167] = \<const0> ;
  assign dfi_1_dw_rddata_p0[166] = \<const0> ;
  assign dfi_1_dw_rddata_p0[165] = \<const0> ;
  assign dfi_1_dw_rddata_p0[164] = \<const0> ;
  assign dfi_1_dw_rddata_p0[163] = \<const0> ;
  assign dfi_1_dw_rddata_p0[162] = \<const0> ;
  assign dfi_1_dw_rddata_p0[161] = \<const0> ;
  assign dfi_1_dw_rddata_p0[160] = \<const0> ;
  assign dfi_1_dw_rddata_p0[159] = \<const0> ;
  assign dfi_1_dw_rddata_p0[158] = \<const0> ;
  assign dfi_1_dw_rddata_p0[157] = \<const0> ;
  assign dfi_1_dw_rddata_p0[156] = \<const0> ;
  assign dfi_1_dw_rddata_p0[155] = \<const0> ;
  assign dfi_1_dw_rddata_p0[154] = \<const0> ;
  assign dfi_1_dw_rddata_p0[153] = \<const0> ;
  assign dfi_1_dw_rddata_p0[152] = \<const0> ;
  assign dfi_1_dw_rddata_p0[151] = \<const0> ;
  assign dfi_1_dw_rddata_p0[150] = \<const0> ;
  assign dfi_1_dw_rddata_p0[149] = \<const0> ;
  assign dfi_1_dw_rddata_p0[148] = \<const0> ;
  assign dfi_1_dw_rddata_p0[147] = \<const0> ;
  assign dfi_1_dw_rddata_p0[146] = \<const0> ;
  assign dfi_1_dw_rddata_p0[145] = \<const0> ;
  assign dfi_1_dw_rddata_p0[144] = \<const0> ;
  assign dfi_1_dw_rddata_p0[143] = \<const0> ;
  assign dfi_1_dw_rddata_p0[142] = \<const0> ;
  assign dfi_1_dw_rddata_p0[141] = \<const0> ;
  assign dfi_1_dw_rddata_p0[140] = \<const0> ;
  assign dfi_1_dw_rddata_p0[139] = \<const0> ;
  assign dfi_1_dw_rddata_p0[138] = \<const0> ;
  assign dfi_1_dw_rddata_p0[137] = \<const0> ;
  assign dfi_1_dw_rddata_p0[136] = \<const0> ;
  assign dfi_1_dw_rddata_p0[135] = \<const0> ;
  assign dfi_1_dw_rddata_p0[134] = \<const0> ;
  assign dfi_1_dw_rddata_p0[133] = \<const0> ;
  assign dfi_1_dw_rddata_p0[132] = \<const0> ;
  assign dfi_1_dw_rddata_p0[131] = \<const0> ;
  assign dfi_1_dw_rddata_p0[130] = \<const0> ;
  assign dfi_1_dw_rddata_p0[129] = \<const0> ;
  assign dfi_1_dw_rddata_p0[128] = \<const0> ;
  assign dfi_1_dw_rddata_p0[127] = \<const0> ;
  assign dfi_1_dw_rddata_p0[126] = \<const0> ;
  assign dfi_1_dw_rddata_p0[125] = \<const0> ;
  assign dfi_1_dw_rddata_p0[124] = \<const0> ;
  assign dfi_1_dw_rddata_p0[123] = \<const0> ;
  assign dfi_1_dw_rddata_p0[122] = \<const0> ;
  assign dfi_1_dw_rddata_p0[121] = \<const0> ;
  assign dfi_1_dw_rddata_p0[120] = \<const0> ;
  assign dfi_1_dw_rddata_p0[119] = \<const0> ;
  assign dfi_1_dw_rddata_p0[118] = \<const0> ;
  assign dfi_1_dw_rddata_p0[117] = \<const0> ;
  assign dfi_1_dw_rddata_p0[116] = \<const0> ;
  assign dfi_1_dw_rddata_p0[115] = \<const0> ;
  assign dfi_1_dw_rddata_p0[114] = \<const0> ;
  assign dfi_1_dw_rddata_p0[113] = \<const0> ;
  assign dfi_1_dw_rddata_p0[112] = \<const0> ;
  assign dfi_1_dw_rddata_p0[111] = \<const0> ;
  assign dfi_1_dw_rddata_p0[110] = \<const0> ;
  assign dfi_1_dw_rddata_p0[109] = \<const0> ;
  assign dfi_1_dw_rddata_p0[108] = \<const0> ;
  assign dfi_1_dw_rddata_p0[107] = \<const0> ;
  assign dfi_1_dw_rddata_p0[106] = \<const0> ;
  assign dfi_1_dw_rddata_p0[105] = \<const0> ;
  assign dfi_1_dw_rddata_p0[104] = \<const0> ;
  assign dfi_1_dw_rddata_p0[103] = \<const0> ;
  assign dfi_1_dw_rddata_p0[102] = \<const0> ;
  assign dfi_1_dw_rddata_p0[101] = \<const0> ;
  assign dfi_1_dw_rddata_p0[100] = \<const0> ;
  assign dfi_1_dw_rddata_p0[99] = \<const0> ;
  assign dfi_1_dw_rddata_p0[98] = \<const0> ;
  assign dfi_1_dw_rddata_p0[97] = \<const0> ;
  assign dfi_1_dw_rddata_p0[96] = \<const0> ;
  assign dfi_1_dw_rddata_p0[95] = \<const0> ;
  assign dfi_1_dw_rddata_p0[94] = \<const0> ;
  assign dfi_1_dw_rddata_p0[93] = \<const0> ;
  assign dfi_1_dw_rddata_p0[92] = \<const0> ;
  assign dfi_1_dw_rddata_p0[91] = \<const0> ;
  assign dfi_1_dw_rddata_p0[90] = \<const0> ;
  assign dfi_1_dw_rddata_p0[89] = \<const0> ;
  assign dfi_1_dw_rddata_p0[88] = \<const0> ;
  assign dfi_1_dw_rddata_p0[87] = \<const0> ;
  assign dfi_1_dw_rddata_p0[86] = \<const0> ;
  assign dfi_1_dw_rddata_p0[85] = \<const0> ;
  assign dfi_1_dw_rddata_p0[84] = \<const0> ;
  assign dfi_1_dw_rddata_p0[83] = \<const0> ;
  assign dfi_1_dw_rddata_p0[82] = \<const0> ;
  assign dfi_1_dw_rddata_p0[81] = \<const0> ;
  assign dfi_1_dw_rddata_p0[80] = \<const0> ;
  assign dfi_1_dw_rddata_p0[79] = \<const0> ;
  assign dfi_1_dw_rddata_p0[78] = \<const0> ;
  assign dfi_1_dw_rddata_p0[77] = \<const0> ;
  assign dfi_1_dw_rddata_p0[76] = \<const0> ;
  assign dfi_1_dw_rddata_p0[75] = \<const0> ;
  assign dfi_1_dw_rddata_p0[74] = \<const0> ;
  assign dfi_1_dw_rddata_p0[73] = \<const0> ;
  assign dfi_1_dw_rddata_p0[72] = \<const0> ;
  assign dfi_1_dw_rddata_p0[71] = \<const0> ;
  assign dfi_1_dw_rddata_p0[70] = \<const0> ;
  assign dfi_1_dw_rddata_p0[69] = \<const0> ;
  assign dfi_1_dw_rddata_p0[68] = \<const0> ;
  assign dfi_1_dw_rddata_p0[67] = \<const0> ;
  assign dfi_1_dw_rddata_p0[66] = \<const0> ;
  assign dfi_1_dw_rddata_p0[65] = \<const0> ;
  assign dfi_1_dw_rddata_p0[64] = \<const0> ;
  assign dfi_1_dw_rddata_p0[63] = \<const0> ;
  assign dfi_1_dw_rddata_p0[62] = \<const0> ;
  assign dfi_1_dw_rddata_p0[61] = \<const0> ;
  assign dfi_1_dw_rddata_p0[60] = \<const0> ;
  assign dfi_1_dw_rddata_p0[59] = \<const0> ;
  assign dfi_1_dw_rddata_p0[58] = \<const0> ;
  assign dfi_1_dw_rddata_p0[57] = \<const0> ;
  assign dfi_1_dw_rddata_p0[56] = \<const0> ;
  assign dfi_1_dw_rddata_p0[55] = \<const0> ;
  assign dfi_1_dw_rddata_p0[54] = \<const0> ;
  assign dfi_1_dw_rddata_p0[53] = \<const0> ;
  assign dfi_1_dw_rddata_p0[52] = \<const0> ;
  assign dfi_1_dw_rddata_p0[51] = \<const0> ;
  assign dfi_1_dw_rddata_p0[50] = \<const0> ;
  assign dfi_1_dw_rddata_p0[49] = \<const0> ;
  assign dfi_1_dw_rddata_p0[48] = \<const0> ;
  assign dfi_1_dw_rddata_p0[47] = \<const0> ;
  assign dfi_1_dw_rddata_p0[46] = \<const0> ;
  assign dfi_1_dw_rddata_p0[45] = \<const0> ;
  assign dfi_1_dw_rddata_p0[44] = \<const0> ;
  assign dfi_1_dw_rddata_p0[43] = \<const0> ;
  assign dfi_1_dw_rddata_p0[42] = \<const0> ;
  assign dfi_1_dw_rddata_p0[41] = \<const0> ;
  assign dfi_1_dw_rddata_p0[40] = \<const0> ;
  assign dfi_1_dw_rddata_p0[39] = \<const0> ;
  assign dfi_1_dw_rddata_p0[38] = \<const0> ;
  assign dfi_1_dw_rddata_p0[37] = \<const0> ;
  assign dfi_1_dw_rddata_p0[36] = \<const0> ;
  assign dfi_1_dw_rddata_p0[35] = \<const0> ;
  assign dfi_1_dw_rddata_p0[34] = \<const0> ;
  assign dfi_1_dw_rddata_p0[33] = \<const0> ;
  assign dfi_1_dw_rddata_p0[32] = \<const0> ;
  assign dfi_1_dw_rddata_p0[31] = \<const0> ;
  assign dfi_1_dw_rddata_p0[30] = \<const0> ;
  assign dfi_1_dw_rddata_p0[29] = \<const0> ;
  assign dfi_1_dw_rddata_p0[28] = \<const0> ;
  assign dfi_1_dw_rddata_p0[27] = \<const0> ;
  assign dfi_1_dw_rddata_p0[26] = \<const0> ;
  assign dfi_1_dw_rddata_p0[25] = \<const0> ;
  assign dfi_1_dw_rddata_p0[24] = \<const0> ;
  assign dfi_1_dw_rddata_p0[23] = \<const0> ;
  assign dfi_1_dw_rddata_p0[22] = \<const0> ;
  assign dfi_1_dw_rddata_p0[21] = \<const0> ;
  assign dfi_1_dw_rddata_p0[20] = \<const0> ;
  assign dfi_1_dw_rddata_p0[19] = \<const0> ;
  assign dfi_1_dw_rddata_p0[18] = \<const0> ;
  assign dfi_1_dw_rddata_p0[17] = \<const0> ;
  assign dfi_1_dw_rddata_p0[16] = \<const0> ;
  assign dfi_1_dw_rddata_p0[15] = \<const0> ;
  assign dfi_1_dw_rddata_p0[14] = \<const0> ;
  assign dfi_1_dw_rddata_p0[13] = \<const0> ;
  assign dfi_1_dw_rddata_p0[12] = \<const0> ;
  assign dfi_1_dw_rddata_p0[11] = \<const0> ;
  assign dfi_1_dw_rddata_p0[10] = \<const0> ;
  assign dfi_1_dw_rddata_p0[9] = \<const0> ;
  assign dfi_1_dw_rddata_p0[8] = \<const0> ;
  assign dfi_1_dw_rddata_p0[7] = \<const0> ;
  assign dfi_1_dw_rddata_p0[6] = \<const0> ;
  assign dfi_1_dw_rddata_p0[5] = \<const0> ;
  assign dfi_1_dw_rddata_p0[4] = \<const0> ;
  assign dfi_1_dw_rddata_p0[3] = \<const0> ;
  assign dfi_1_dw_rddata_p0[2] = \<const0> ;
  assign dfi_1_dw_rddata_p0[1] = \<const0> ;
  assign dfi_1_dw_rddata_p0[0] = \<const0> ;
  assign dfi_1_dw_rddata_p1[255] = \<const0> ;
  assign dfi_1_dw_rddata_p1[254] = \<const0> ;
  assign dfi_1_dw_rddata_p1[253] = \<const0> ;
  assign dfi_1_dw_rddata_p1[252] = \<const0> ;
  assign dfi_1_dw_rddata_p1[251] = \<const0> ;
  assign dfi_1_dw_rddata_p1[250] = \<const0> ;
  assign dfi_1_dw_rddata_p1[249] = \<const0> ;
  assign dfi_1_dw_rddata_p1[248] = \<const0> ;
  assign dfi_1_dw_rddata_p1[247] = \<const0> ;
  assign dfi_1_dw_rddata_p1[246] = \<const0> ;
  assign dfi_1_dw_rddata_p1[245] = \<const0> ;
  assign dfi_1_dw_rddata_p1[244] = \<const0> ;
  assign dfi_1_dw_rddata_p1[243] = \<const0> ;
  assign dfi_1_dw_rddata_p1[242] = \<const0> ;
  assign dfi_1_dw_rddata_p1[241] = \<const0> ;
  assign dfi_1_dw_rddata_p1[240] = \<const0> ;
  assign dfi_1_dw_rddata_p1[239] = \<const0> ;
  assign dfi_1_dw_rddata_p1[238] = \<const0> ;
  assign dfi_1_dw_rddata_p1[237] = \<const0> ;
  assign dfi_1_dw_rddata_p1[236] = \<const0> ;
  assign dfi_1_dw_rddata_p1[235] = \<const0> ;
  assign dfi_1_dw_rddata_p1[234] = \<const0> ;
  assign dfi_1_dw_rddata_p1[233] = \<const0> ;
  assign dfi_1_dw_rddata_p1[232] = \<const0> ;
  assign dfi_1_dw_rddata_p1[231] = \<const0> ;
  assign dfi_1_dw_rddata_p1[230] = \<const0> ;
  assign dfi_1_dw_rddata_p1[229] = \<const0> ;
  assign dfi_1_dw_rddata_p1[228] = \<const0> ;
  assign dfi_1_dw_rddata_p1[227] = \<const0> ;
  assign dfi_1_dw_rddata_p1[226] = \<const0> ;
  assign dfi_1_dw_rddata_p1[225] = \<const0> ;
  assign dfi_1_dw_rddata_p1[224] = \<const0> ;
  assign dfi_1_dw_rddata_p1[223] = \<const0> ;
  assign dfi_1_dw_rddata_p1[222] = \<const0> ;
  assign dfi_1_dw_rddata_p1[221] = \<const0> ;
  assign dfi_1_dw_rddata_p1[220] = \<const0> ;
  assign dfi_1_dw_rddata_p1[219] = \<const0> ;
  assign dfi_1_dw_rddata_p1[218] = \<const0> ;
  assign dfi_1_dw_rddata_p1[217] = \<const0> ;
  assign dfi_1_dw_rddata_p1[216] = \<const0> ;
  assign dfi_1_dw_rddata_p1[215] = \<const0> ;
  assign dfi_1_dw_rddata_p1[214] = \<const0> ;
  assign dfi_1_dw_rddata_p1[213] = \<const0> ;
  assign dfi_1_dw_rddata_p1[212] = \<const0> ;
  assign dfi_1_dw_rddata_p1[211] = \<const0> ;
  assign dfi_1_dw_rddata_p1[210] = \<const0> ;
  assign dfi_1_dw_rddata_p1[209] = \<const0> ;
  assign dfi_1_dw_rddata_p1[208] = \<const0> ;
  assign dfi_1_dw_rddata_p1[207] = \<const0> ;
  assign dfi_1_dw_rddata_p1[206] = \<const0> ;
  assign dfi_1_dw_rddata_p1[205] = \<const0> ;
  assign dfi_1_dw_rddata_p1[204] = \<const0> ;
  assign dfi_1_dw_rddata_p1[203] = \<const0> ;
  assign dfi_1_dw_rddata_p1[202] = \<const0> ;
  assign dfi_1_dw_rddata_p1[201] = \<const0> ;
  assign dfi_1_dw_rddata_p1[200] = \<const0> ;
  assign dfi_1_dw_rddata_p1[199] = \<const0> ;
  assign dfi_1_dw_rddata_p1[198] = \<const0> ;
  assign dfi_1_dw_rddata_p1[197] = \<const0> ;
  assign dfi_1_dw_rddata_p1[196] = \<const0> ;
  assign dfi_1_dw_rddata_p1[195] = \<const0> ;
  assign dfi_1_dw_rddata_p1[194] = \<const0> ;
  assign dfi_1_dw_rddata_p1[193] = \<const0> ;
  assign dfi_1_dw_rddata_p1[192] = \<const0> ;
  assign dfi_1_dw_rddata_p1[191] = \<const0> ;
  assign dfi_1_dw_rddata_p1[190] = \<const0> ;
  assign dfi_1_dw_rddata_p1[189] = \<const0> ;
  assign dfi_1_dw_rddata_p1[188] = \<const0> ;
  assign dfi_1_dw_rddata_p1[187] = \<const0> ;
  assign dfi_1_dw_rddata_p1[186] = \<const0> ;
  assign dfi_1_dw_rddata_p1[185] = \<const0> ;
  assign dfi_1_dw_rddata_p1[184] = \<const0> ;
  assign dfi_1_dw_rddata_p1[183] = \<const0> ;
  assign dfi_1_dw_rddata_p1[182] = \<const0> ;
  assign dfi_1_dw_rddata_p1[181] = \<const0> ;
  assign dfi_1_dw_rddata_p1[180] = \<const0> ;
  assign dfi_1_dw_rddata_p1[179] = \<const0> ;
  assign dfi_1_dw_rddata_p1[178] = \<const0> ;
  assign dfi_1_dw_rddata_p1[177] = \<const0> ;
  assign dfi_1_dw_rddata_p1[176] = \<const0> ;
  assign dfi_1_dw_rddata_p1[175] = \<const0> ;
  assign dfi_1_dw_rddata_p1[174] = \<const0> ;
  assign dfi_1_dw_rddata_p1[173] = \<const0> ;
  assign dfi_1_dw_rddata_p1[172] = \<const0> ;
  assign dfi_1_dw_rddata_p1[171] = \<const0> ;
  assign dfi_1_dw_rddata_p1[170] = \<const0> ;
  assign dfi_1_dw_rddata_p1[169] = \<const0> ;
  assign dfi_1_dw_rddata_p1[168] = \<const0> ;
  assign dfi_1_dw_rddata_p1[167] = \<const0> ;
  assign dfi_1_dw_rddata_p1[166] = \<const0> ;
  assign dfi_1_dw_rddata_p1[165] = \<const0> ;
  assign dfi_1_dw_rddata_p1[164] = \<const0> ;
  assign dfi_1_dw_rddata_p1[163] = \<const0> ;
  assign dfi_1_dw_rddata_p1[162] = \<const0> ;
  assign dfi_1_dw_rddata_p1[161] = \<const0> ;
  assign dfi_1_dw_rddata_p1[160] = \<const0> ;
  assign dfi_1_dw_rddata_p1[159] = \<const0> ;
  assign dfi_1_dw_rddata_p1[158] = \<const0> ;
  assign dfi_1_dw_rddata_p1[157] = \<const0> ;
  assign dfi_1_dw_rddata_p1[156] = \<const0> ;
  assign dfi_1_dw_rddata_p1[155] = \<const0> ;
  assign dfi_1_dw_rddata_p1[154] = \<const0> ;
  assign dfi_1_dw_rddata_p1[153] = \<const0> ;
  assign dfi_1_dw_rddata_p1[152] = \<const0> ;
  assign dfi_1_dw_rddata_p1[151] = \<const0> ;
  assign dfi_1_dw_rddata_p1[150] = \<const0> ;
  assign dfi_1_dw_rddata_p1[149] = \<const0> ;
  assign dfi_1_dw_rddata_p1[148] = \<const0> ;
  assign dfi_1_dw_rddata_p1[147] = \<const0> ;
  assign dfi_1_dw_rddata_p1[146] = \<const0> ;
  assign dfi_1_dw_rddata_p1[145] = \<const0> ;
  assign dfi_1_dw_rddata_p1[144] = \<const0> ;
  assign dfi_1_dw_rddata_p1[143] = \<const0> ;
  assign dfi_1_dw_rddata_p1[142] = \<const0> ;
  assign dfi_1_dw_rddata_p1[141] = \<const0> ;
  assign dfi_1_dw_rddata_p1[140] = \<const0> ;
  assign dfi_1_dw_rddata_p1[139] = \<const0> ;
  assign dfi_1_dw_rddata_p1[138] = \<const0> ;
  assign dfi_1_dw_rddata_p1[137] = \<const0> ;
  assign dfi_1_dw_rddata_p1[136] = \<const0> ;
  assign dfi_1_dw_rddata_p1[135] = \<const0> ;
  assign dfi_1_dw_rddata_p1[134] = \<const0> ;
  assign dfi_1_dw_rddata_p1[133] = \<const0> ;
  assign dfi_1_dw_rddata_p1[132] = \<const0> ;
  assign dfi_1_dw_rddata_p1[131] = \<const0> ;
  assign dfi_1_dw_rddata_p1[130] = \<const0> ;
  assign dfi_1_dw_rddata_p1[129] = \<const0> ;
  assign dfi_1_dw_rddata_p1[128] = \<const0> ;
  assign dfi_1_dw_rddata_p1[127] = \<const0> ;
  assign dfi_1_dw_rddata_p1[126] = \<const0> ;
  assign dfi_1_dw_rddata_p1[125] = \<const0> ;
  assign dfi_1_dw_rddata_p1[124] = \<const0> ;
  assign dfi_1_dw_rddata_p1[123] = \<const0> ;
  assign dfi_1_dw_rddata_p1[122] = \<const0> ;
  assign dfi_1_dw_rddata_p1[121] = \<const0> ;
  assign dfi_1_dw_rddata_p1[120] = \<const0> ;
  assign dfi_1_dw_rddata_p1[119] = \<const0> ;
  assign dfi_1_dw_rddata_p1[118] = \<const0> ;
  assign dfi_1_dw_rddata_p1[117] = \<const0> ;
  assign dfi_1_dw_rddata_p1[116] = \<const0> ;
  assign dfi_1_dw_rddata_p1[115] = \<const0> ;
  assign dfi_1_dw_rddata_p1[114] = \<const0> ;
  assign dfi_1_dw_rddata_p1[113] = \<const0> ;
  assign dfi_1_dw_rddata_p1[112] = \<const0> ;
  assign dfi_1_dw_rddata_p1[111] = \<const0> ;
  assign dfi_1_dw_rddata_p1[110] = \<const0> ;
  assign dfi_1_dw_rddata_p1[109] = \<const0> ;
  assign dfi_1_dw_rddata_p1[108] = \<const0> ;
  assign dfi_1_dw_rddata_p1[107] = \<const0> ;
  assign dfi_1_dw_rddata_p1[106] = \<const0> ;
  assign dfi_1_dw_rddata_p1[105] = \<const0> ;
  assign dfi_1_dw_rddata_p1[104] = \<const0> ;
  assign dfi_1_dw_rddata_p1[103] = \<const0> ;
  assign dfi_1_dw_rddata_p1[102] = \<const0> ;
  assign dfi_1_dw_rddata_p1[101] = \<const0> ;
  assign dfi_1_dw_rddata_p1[100] = \<const0> ;
  assign dfi_1_dw_rddata_p1[99] = \<const0> ;
  assign dfi_1_dw_rddata_p1[98] = \<const0> ;
  assign dfi_1_dw_rddata_p1[97] = \<const0> ;
  assign dfi_1_dw_rddata_p1[96] = \<const0> ;
  assign dfi_1_dw_rddata_p1[95] = \<const0> ;
  assign dfi_1_dw_rddata_p1[94] = \<const0> ;
  assign dfi_1_dw_rddata_p1[93] = \<const0> ;
  assign dfi_1_dw_rddata_p1[92] = \<const0> ;
  assign dfi_1_dw_rddata_p1[91] = \<const0> ;
  assign dfi_1_dw_rddata_p1[90] = \<const0> ;
  assign dfi_1_dw_rddata_p1[89] = \<const0> ;
  assign dfi_1_dw_rddata_p1[88] = \<const0> ;
  assign dfi_1_dw_rddata_p1[87] = \<const0> ;
  assign dfi_1_dw_rddata_p1[86] = \<const0> ;
  assign dfi_1_dw_rddata_p1[85] = \<const0> ;
  assign dfi_1_dw_rddata_p1[84] = \<const0> ;
  assign dfi_1_dw_rddata_p1[83] = \<const0> ;
  assign dfi_1_dw_rddata_p1[82] = \<const0> ;
  assign dfi_1_dw_rddata_p1[81] = \<const0> ;
  assign dfi_1_dw_rddata_p1[80] = \<const0> ;
  assign dfi_1_dw_rddata_p1[79] = \<const0> ;
  assign dfi_1_dw_rddata_p1[78] = \<const0> ;
  assign dfi_1_dw_rddata_p1[77] = \<const0> ;
  assign dfi_1_dw_rddata_p1[76] = \<const0> ;
  assign dfi_1_dw_rddata_p1[75] = \<const0> ;
  assign dfi_1_dw_rddata_p1[74] = \<const0> ;
  assign dfi_1_dw_rddata_p1[73] = \<const0> ;
  assign dfi_1_dw_rddata_p1[72] = \<const0> ;
  assign dfi_1_dw_rddata_p1[71] = \<const0> ;
  assign dfi_1_dw_rddata_p1[70] = \<const0> ;
  assign dfi_1_dw_rddata_p1[69] = \<const0> ;
  assign dfi_1_dw_rddata_p1[68] = \<const0> ;
  assign dfi_1_dw_rddata_p1[67] = \<const0> ;
  assign dfi_1_dw_rddata_p1[66] = \<const0> ;
  assign dfi_1_dw_rddata_p1[65] = \<const0> ;
  assign dfi_1_dw_rddata_p1[64] = \<const0> ;
  assign dfi_1_dw_rddata_p1[63] = \<const0> ;
  assign dfi_1_dw_rddata_p1[62] = \<const0> ;
  assign dfi_1_dw_rddata_p1[61] = \<const0> ;
  assign dfi_1_dw_rddata_p1[60] = \<const0> ;
  assign dfi_1_dw_rddata_p1[59] = \<const0> ;
  assign dfi_1_dw_rddata_p1[58] = \<const0> ;
  assign dfi_1_dw_rddata_p1[57] = \<const0> ;
  assign dfi_1_dw_rddata_p1[56] = \<const0> ;
  assign dfi_1_dw_rddata_p1[55] = \<const0> ;
  assign dfi_1_dw_rddata_p1[54] = \<const0> ;
  assign dfi_1_dw_rddata_p1[53] = \<const0> ;
  assign dfi_1_dw_rddata_p1[52] = \<const0> ;
  assign dfi_1_dw_rddata_p1[51] = \<const0> ;
  assign dfi_1_dw_rddata_p1[50] = \<const0> ;
  assign dfi_1_dw_rddata_p1[49] = \<const0> ;
  assign dfi_1_dw_rddata_p1[48] = \<const0> ;
  assign dfi_1_dw_rddata_p1[47] = \<const0> ;
  assign dfi_1_dw_rddata_p1[46] = \<const0> ;
  assign dfi_1_dw_rddata_p1[45] = \<const0> ;
  assign dfi_1_dw_rddata_p1[44] = \<const0> ;
  assign dfi_1_dw_rddata_p1[43] = \<const0> ;
  assign dfi_1_dw_rddata_p1[42] = \<const0> ;
  assign dfi_1_dw_rddata_p1[41] = \<const0> ;
  assign dfi_1_dw_rddata_p1[40] = \<const0> ;
  assign dfi_1_dw_rddata_p1[39] = \<const0> ;
  assign dfi_1_dw_rddata_p1[38] = \<const0> ;
  assign dfi_1_dw_rddata_p1[37] = \<const0> ;
  assign dfi_1_dw_rddata_p1[36] = \<const0> ;
  assign dfi_1_dw_rddata_p1[35] = \<const0> ;
  assign dfi_1_dw_rddata_p1[34] = \<const0> ;
  assign dfi_1_dw_rddata_p1[33] = \<const0> ;
  assign dfi_1_dw_rddata_p1[32] = \<const0> ;
  assign dfi_1_dw_rddata_p1[31] = \<const0> ;
  assign dfi_1_dw_rddata_p1[30] = \<const0> ;
  assign dfi_1_dw_rddata_p1[29] = \<const0> ;
  assign dfi_1_dw_rddata_p1[28] = \<const0> ;
  assign dfi_1_dw_rddata_p1[27] = \<const0> ;
  assign dfi_1_dw_rddata_p1[26] = \<const0> ;
  assign dfi_1_dw_rddata_p1[25] = \<const0> ;
  assign dfi_1_dw_rddata_p1[24] = \<const0> ;
  assign dfi_1_dw_rddata_p1[23] = \<const0> ;
  assign dfi_1_dw_rddata_p1[22] = \<const0> ;
  assign dfi_1_dw_rddata_p1[21] = \<const0> ;
  assign dfi_1_dw_rddata_p1[20] = \<const0> ;
  assign dfi_1_dw_rddata_p1[19] = \<const0> ;
  assign dfi_1_dw_rddata_p1[18] = \<const0> ;
  assign dfi_1_dw_rddata_p1[17] = \<const0> ;
  assign dfi_1_dw_rddata_p1[16] = \<const0> ;
  assign dfi_1_dw_rddata_p1[15] = \<const0> ;
  assign dfi_1_dw_rddata_p1[14] = \<const0> ;
  assign dfi_1_dw_rddata_p1[13] = \<const0> ;
  assign dfi_1_dw_rddata_p1[12] = \<const0> ;
  assign dfi_1_dw_rddata_p1[11] = \<const0> ;
  assign dfi_1_dw_rddata_p1[10] = \<const0> ;
  assign dfi_1_dw_rddata_p1[9] = \<const0> ;
  assign dfi_1_dw_rddata_p1[8] = \<const0> ;
  assign dfi_1_dw_rddata_p1[7] = \<const0> ;
  assign dfi_1_dw_rddata_p1[6] = \<const0> ;
  assign dfi_1_dw_rddata_p1[5] = \<const0> ;
  assign dfi_1_dw_rddata_p1[4] = \<const0> ;
  assign dfi_1_dw_rddata_p1[3] = \<const0> ;
  assign dfi_1_dw_rddata_p1[2] = \<const0> ;
  assign dfi_1_dw_rddata_p1[1] = \<const0> ;
  assign dfi_1_dw_rddata_p1[0] = \<const0> ;
  assign dfi_1_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_1_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_1_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_1_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_1_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_1_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_1_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_1_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_1_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_1_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_1_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_1_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_1_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_1_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_1_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_1_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_1_dw_rddata_valid[3] = \<const0> ;
  assign dfi_1_dw_rddata_valid[2] = \<const0> ;
  assign dfi_1_dw_rddata_valid[1] = \<const0> ;
  assign dfi_1_dw_rddata_valid[0] = \<const0> ;
  assign dfi_1_init_complete = \<const0> ;
  assign dfi_1_out_rst_n = \<const0> ;
  assign dfi_1_phyupd_ack = \<const0> ;
  assign dfi_2_aw_aerr_n[1] = \<const0> ;
  assign dfi_2_aw_aerr_n[0] = \<const0> ;
  assign dfi_2_clk_init = \<const0> ;
  assign dfi_2_ctrlupd_req = \<const0> ;
  assign dfi_2_dbi_byte_disable[15] = \<const0> ;
  assign dfi_2_dbi_byte_disable[14] = \<const0> ;
  assign dfi_2_dbi_byte_disable[13] = \<const0> ;
  assign dfi_2_dbi_byte_disable[12] = \<const0> ;
  assign dfi_2_dbi_byte_disable[11] = \<const0> ;
  assign dfi_2_dbi_byte_disable[10] = \<const0> ;
  assign dfi_2_dbi_byte_disable[9] = \<const0> ;
  assign dfi_2_dbi_byte_disable[8] = \<const0> ;
  assign dfi_2_dbi_byte_disable[7] = \<const0> ;
  assign dfi_2_dbi_byte_disable[6] = \<const0> ;
  assign dfi_2_dbi_byte_disable[5] = \<const0> ;
  assign dfi_2_dbi_byte_disable[4] = \<const0> ;
  assign dfi_2_dbi_byte_disable[3] = \<const0> ;
  assign dfi_2_dbi_byte_disable[2] = \<const0> ;
  assign dfi_2_dbi_byte_disable[1] = \<const0> ;
  assign dfi_2_dbi_byte_disable[0] = \<const0> ;
  assign dfi_2_dw_derr_n[7] = \<const0> ;
  assign dfi_2_dw_derr_n[6] = \<const0> ;
  assign dfi_2_dw_derr_n[5] = \<const0> ;
  assign dfi_2_dw_derr_n[4] = \<const0> ;
  assign dfi_2_dw_derr_n[3] = \<const0> ;
  assign dfi_2_dw_derr_n[2] = \<const0> ;
  assign dfi_2_dw_derr_n[1] = \<const0> ;
  assign dfi_2_dw_derr_n[0] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_2_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_2_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_2_dw_rddata_p0[255] = \<const0> ;
  assign dfi_2_dw_rddata_p0[254] = \<const0> ;
  assign dfi_2_dw_rddata_p0[253] = \<const0> ;
  assign dfi_2_dw_rddata_p0[252] = \<const0> ;
  assign dfi_2_dw_rddata_p0[251] = \<const0> ;
  assign dfi_2_dw_rddata_p0[250] = \<const0> ;
  assign dfi_2_dw_rddata_p0[249] = \<const0> ;
  assign dfi_2_dw_rddata_p0[248] = \<const0> ;
  assign dfi_2_dw_rddata_p0[247] = \<const0> ;
  assign dfi_2_dw_rddata_p0[246] = \<const0> ;
  assign dfi_2_dw_rddata_p0[245] = \<const0> ;
  assign dfi_2_dw_rddata_p0[244] = \<const0> ;
  assign dfi_2_dw_rddata_p0[243] = \<const0> ;
  assign dfi_2_dw_rddata_p0[242] = \<const0> ;
  assign dfi_2_dw_rddata_p0[241] = \<const0> ;
  assign dfi_2_dw_rddata_p0[240] = \<const0> ;
  assign dfi_2_dw_rddata_p0[239] = \<const0> ;
  assign dfi_2_dw_rddata_p0[238] = \<const0> ;
  assign dfi_2_dw_rddata_p0[237] = \<const0> ;
  assign dfi_2_dw_rddata_p0[236] = \<const0> ;
  assign dfi_2_dw_rddata_p0[235] = \<const0> ;
  assign dfi_2_dw_rddata_p0[234] = \<const0> ;
  assign dfi_2_dw_rddata_p0[233] = \<const0> ;
  assign dfi_2_dw_rddata_p0[232] = \<const0> ;
  assign dfi_2_dw_rddata_p0[231] = \<const0> ;
  assign dfi_2_dw_rddata_p0[230] = \<const0> ;
  assign dfi_2_dw_rddata_p0[229] = \<const0> ;
  assign dfi_2_dw_rddata_p0[228] = \<const0> ;
  assign dfi_2_dw_rddata_p0[227] = \<const0> ;
  assign dfi_2_dw_rddata_p0[226] = \<const0> ;
  assign dfi_2_dw_rddata_p0[225] = \<const0> ;
  assign dfi_2_dw_rddata_p0[224] = \<const0> ;
  assign dfi_2_dw_rddata_p0[223] = \<const0> ;
  assign dfi_2_dw_rddata_p0[222] = \<const0> ;
  assign dfi_2_dw_rddata_p0[221] = \<const0> ;
  assign dfi_2_dw_rddata_p0[220] = \<const0> ;
  assign dfi_2_dw_rddata_p0[219] = \<const0> ;
  assign dfi_2_dw_rddata_p0[218] = \<const0> ;
  assign dfi_2_dw_rddata_p0[217] = \<const0> ;
  assign dfi_2_dw_rddata_p0[216] = \<const0> ;
  assign dfi_2_dw_rddata_p0[215] = \<const0> ;
  assign dfi_2_dw_rddata_p0[214] = \<const0> ;
  assign dfi_2_dw_rddata_p0[213] = \<const0> ;
  assign dfi_2_dw_rddata_p0[212] = \<const0> ;
  assign dfi_2_dw_rddata_p0[211] = \<const0> ;
  assign dfi_2_dw_rddata_p0[210] = \<const0> ;
  assign dfi_2_dw_rddata_p0[209] = \<const0> ;
  assign dfi_2_dw_rddata_p0[208] = \<const0> ;
  assign dfi_2_dw_rddata_p0[207] = \<const0> ;
  assign dfi_2_dw_rddata_p0[206] = \<const0> ;
  assign dfi_2_dw_rddata_p0[205] = \<const0> ;
  assign dfi_2_dw_rddata_p0[204] = \<const0> ;
  assign dfi_2_dw_rddata_p0[203] = \<const0> ;
  assign dfi_2_dw_rddata_p0[202] = \<const0> ;
  assign dfi_2_dw_rddata_p0[201] = \<const0> ;
  assign dfi_2_dw_rddata_p0[200] = \<const0> ;
  assign dfi_2_dw_rddata_p0[199] = \<const0> ;
  assign dfi_2_dw_rddata_p0[198] = \<const0> ;
  assign dfi_2_dw_rddata_p0[197] = \<const0> ;
  assign dfi_2_dw_rddata_p0[196] = \<const0> ;
  assign dfi_2_dw_rddata_p0[195] = \<const0> ;
  assign dfi_2_dw_rddata_p0[194] = \<const0> ;
  assign dfi_2_dw_rddata_p0[193] = \<const0> ;
  assign dfi_2_dw_rddata_p0[192] = \<const0> ;
  assign dfi_2_dw_rddata_p0[191] = \<const0> ;
  assign dfi_2_dw_rddata_p0[190] = \<const0> ;
  assign dfi_2_dw_rddata_p0[189] = \<const0> ;
  assign dfi_2_dw_rddata_p0[188] = \<const0> ;
  assign dfi_2_dw_rddata_p0[187] = \<const0> ;
  assign dfi_2_dw_rddata_p0[186] = \<const0> ;
  assign dfi_2_dw_rddata_p0[185] = \<const0> ;
  assign dfi_2_dw_rddata_p0[184] = \<const0> ;
  assign dfi_2_dw_rddata_p0[183] = \<const0> ;
  assign dfi_2_dw_rddata_p0[182] = \<const0> ;
  assign dfi_2_dw_rddata_p0[181] = \<const0> ;
  assign dfi_2_dw_rddata_p0[180] = \<const0> ;
  assign dfi_2_dw_rddata_p0[179] = \<const0> ;
  assign dfi_2_dw_rddata_p0[178] = \<const0> ;
  assign dfi_2_dw_rddata_p0[177] = \<const0> ;
  assign dfi_2_dw_rddata_p0[176] = \<const0> ;
  assign dfi_2_dw_rddata_p0[175] = \<const0> ;
  assign dfi_2_dw_rddata_p0[174] = \<const0> ;
  assign dfi_2_dw_rddata_p0[173] = \<const0> ;
  assign dfi_2_dw_rddata_p0[172] = \<const0> ;
  assign dfi_2_dw_rddata_p0[171] = \<const0> ;
  assign dfi_2_dw_rddata_p0[170] = \<const0> ;
  assign dfi_2_dw_rddata_p0[169] = \<const0> ;
  assign dfi_2_dw_rddata_p0[168] = \<const0> ;
  assign dfi_2_dw_rddata_p0[167] = \<const0> ;
  assign dfi_2_dw_rddata_p0[166] = \<const0> ;
  assign dfi_2_dw_rddata_p0[165] = \<const0> ;
  assign dfi_2_dw_rddata_p0[164] = \<const0> ;
  assign dfi_2_dw_rddata_p0[163] = \<const0> ;
  assign dfi_2_dw_rddata_p0[162] = \<const0> ;
  assign dfi_2_dw_rddata_p0[161] = \<const0> ;
  assign dfi_2_dw_rddata_p0[160] = \<const0> ;
  assign dfi_2_dw_rddata_p0[159] = \<const0> ;
  assign dfi_2_dw_rddata_p0[158] = \<const0> ;
  assign dfi_2_dw_rddata_p0[157] = \<const0> ;
  assign dfi_2_dw_rddata_p0[156] = \<const0> ;
  assign dfi_2_dw_rddata_p0[155] = \<const0> ;
  assign dfi_2_dw_rddata_p0[154] = \<const0> ;
  assign dfi_2_dw_rddata_p0[153] = \<const0> ;
  assign dfi_2_dw_rddata_p0[152] = \<const0> ;
  assign dfi_2_dw_rddata_p0[151] = \<const0> ;
  assign dfi_2_dw_rddata_p0[150] = \<const0> ;
  assign dfi_2_dw_rddata_p0[149] = \<const0> ;
  assign dfi_2_dw_rddata_p0[148] = \<const0> ;
  assign dfi_2_dw_rddata_p0[147] = \<const0> ;
  assign dfi_2_dw_rddata_p0[146] = \<const0> ;
  assign dfi_2_dw_rddata_p0[145] = \<const0> ;
  assign dfi_2_dw_rddata_p0[144] = \<const0> ;
  assign dfi_2_dw_rddata_p0[143] = \<const0> ;
  assign dfi_2_dw_rddata_p0[142] = \<const0> ;
  assign dfi_2_dw_rddata_p0[141] = \<const0> ;
  assign dfi_2_dw_rddata_p0[140] = \<const0> ;
  assign dfi_2_dw_rddata_p0[139] = \<const0> ;
  assign dfi_2_dw_rddata_p0[138] = \<const0> ;
  assign dfi_2_dw_rddata_p0[137] = \<const0> ;
  assign dfi_2_dw_rddata_p0[136] = \<const0> ;
  assign dfi_2_dw_rddata_p0[135] = \<const0> ;
  assign dfi_2_dw_rddata_p0[134] = \<const0> ;
  assign dfi_2_dw_rddata_p0[133] = \<const0> ;
  assign dfi_2_dw_rddata_p0[132] = \<const0> ;
  assign dfi_2_dw_rddata_p0[131] = \<const0> ;
  assign dfi_2_dw_rddata_p0[130] = \<const0> ;
  assign dfi_2_dw_rddata_p0[129] = \<const0> ;
  assign dfi_2_dw_rddata_p0[128] = \<const0> ;
  assign dfi_2_dw_rddata_p0[127] = \<const0> ;
  assign dfi_2_dw_rddata_p0[126] = \<const0> ;
  assign dfi_2_dw_rddata_p0[125] = \<const0> ;
  assign dfi_2_dw_rddata_p0[124] = \<const0> ;
  assign dfi_2_dw_rddata_p0[123] = \<const0> ;
  assign dfi_2_dw_rddata_p0[122] = \<const0> ;
  assign dfi_2_dw_rddata_p0[121] = \<const0> ;
  assign dfi_2_dw_rddata_p0[120] = \<const0> ;
  assign dfi_2_dw_rddata_p0[119] = \<const0> ;
  assign dfi_2_dw_rddata_p0[118] = \<const0> ;
  assign dfi_2_dw_rddata_p0[117] = \<const0> ;
  assign dfi_2_dw_rddata_p0[116] = \<const0> ;
  assign dfi_2_dw_rddata_p0[115] = \<const0> ;
  assign dfi_2_dw_rddata_p0[114] = \<const0> ;
  assign dfi_2_dw_rddata_p0[113] = \<const0> ;
  assign dfi_2_dw_rddata_p0[112] = \<const0> ;
  assign dfi_2_dw_rddata_p0[111] = \<const0> ;
  assign dfi_2_dw_rddata_p0[110] = \<const0> ;
  assign dfi_2_dw_rddata_p0[109] = \<const0> ;
  assign dfi_2_dw_rddata_p0[108] = \<const0> ;
  assign dfi_2_dw_rddata_p0[107] = \<const0> ;
  assign dfi_2_dw_rddata_p0[106] = \<const0> ;
  assign dfi_2_dw_rddata_p0[105] = \<const0> ;
  assign dfi_2_dw_rddata_p0[104] = \<const0> ;
  assign dfi_2_dw_rddata_p0[103] = \<const0> ;
  assign dfi_2_dw_rddata_p0[102] = \<const0> ;
  assign dfi_2_dw_rddata_p0[101] = \<const0> ;
  assign dfi_2_dw_rddata_p0[100] = \<const0> ;
  assign dfi_2_dw_rddata_p0[99] = \<const0> ;
  assign dfi_2_dw_rddata_p0[98] = \<const0> ;
  assign dfi_2_dw_rddata_p0[97] = \<const0> ;
  assign dfi_2_dw_rddata_p0[96] = \<const0> ;
  assign dfi_2_dw_rddata_p0[95] = \<const0> ;
  assign dfi_2_dw_rddata_p0[94] = \<const0> ;
  assign dfi_2_dw_rddata_p0[93] = \<const0> ;
  assign dfi_2_dw_rddata_p0[92] = \<const0> ;
  assign dfi_2_dw_rddata_p0[91] = \<const0> ;
  assign dfi_2_dw_rddata_p0[90] = \<const0> ;
  assign dfi_2_dw_rddata_p0[89] = \<const0> ;
  assign dfi_2_dw_rddata_p0[88] = \<const0> ;
  assign dfi_2_dw_rddata_p0[87] = \<const0> ;
  assign dfi_2_dw_rddata_p0[86] = \<const0> ;
  assign dfi_2_dw_rddata_p0[85] = \<const0> ;
  assign dfi_2_dw_rddata_p0[84] = \<const0> ;
  assign dfi_2_dw_rddata_p0[83] = \<const0> ;
  assign dfi_2_dw_rddata_p0[82] = \<const0> ;
  assign dfi_2_dw_rddata_p0[81] = \<const0> ;
  assign dfi_2_dw_rddata_p0[80] = \<const0> ;
  assign dfi_2_dw_rddata_p0[79] = \<const0> ;
  assign dfi_2_dw_rddata_p0[78] = \<const0> ;
  assign dfi_2_dw_rddata_p0[77] = \<const0> ;
  assign dfi_2_dw_rddata_p0[76] = \<const0> ;
  assign dfi_2_dw_rddata_p0[75] = \<const0> ;
  assign dfi_2_dw_rddata_p0[74] = \<const0> ;
  assign dfi_2_dw_rddata_p0[73] = \<const0> ;
  assign dfi_2_dw_rddata_p0[72] = \<const0> ;
  assign dfi_2_dw_rddata_p0[71] = \<const0> ;
  assign dfi_2_dw_rddata_p0[70] = \<const0> ;
  assign dfi_2_dw_rddata_p0[69] = \<const0> ;
  assign dfi_2_dw_rddata_p0[68] = \<const0> ;
  assign dfi_2_dw_rddata_p0[67] = \<const0> ;
  assign dfi_2_dw_rddata_p0[66] = \<const0> ;
  assign dfi_2_dw_rddata_p0[65] = \<const0> ;
  assign dfi_2_dw_rddata_p0[64] = \<const0> ;
  assign dfi_2_dw_rddata_p0[63] = \<const0> ;
  assign dfi_2_dw_rddata_p0[62] = \<const0> ;
  assign dfi_2_dw_rddata_p0[61] = \<const0> ;
  assign dfi_2_dw_rddata_p0[60] = \<const0> ;
  assign dfi_2_dw_rddata_p0[59] = \<const0> ;
  assign dfi_2_dw_rddata_p0[58] = \<const0> ;
  assign dfi_2_dw_rddata_p0[57] = \<const0> ;
  assign dfi_2_dw_rddata_p0[56] = \<const0> ;
  assign dfi_2_dw_rddata_p0[55] = \<const0> ;
  assign dfi_2_dw_rddata_p0[54] = \<const0> ;
  assign dfi_2_dw_rddata_p0[53] = \<const0> ;
  assign dfi_2_dw_rddata_p0[52] = \<const0> ;
  assign dfi_2_dw_rddata_p0[51] = \<const0> ;
  assign dfi_2_dw_rddata_p0[50] = \<const0> ;
  assign dfi_2_dw_rddata_p0[49] = \<const0> ;
  assign dfi_2_dw_rddata_p0[48] = \<const0> ;
  assign dfi_2_dw_rddata_p0[47] = \<const0> ;
  assign dfi_2_dw_rddata_p0[46] = \<const0> ;
  assign dfi_2_dw_rddata_p0[45] = \<const0> ;
  assign dfi_2_dw_rddata_p0[44] = \<const0> ;
  assign dfi_2_dw_rddata_p0[43] = \<const0> ;
  assign dfi_2_dw_rddata_p0[42] = \<const0> ;
  assign dfi_2_dw_rddata_p0[41] = \<const0> ;
  assign dfi_2_dw_rddata_p0[40] = \<const0> ;
  assign dfi_2_dw_rddata_p0[39] = \<const0> ;
  assign dfi_2_dw_rddata_p0[38] = \<const0> ;
  assign dfi_2_dw_rddata_p0[37] = \<const0> ;
  assign dfi_2_dw_rddata_p0[36] = \<const0> ;
  assign dfi_2_dw_rddata_p0[35] = \<const0> ;
  assign dfi_2_dw_rddata_p0[34] = \<const0> ;
  assign dfi_2_dw_rddata_p0[33] = \<const0> ;
  assign dfi_2_dw_rddata_p0[32] = \<const0> ;
  assign dfi_2_dw_rddata_p0[31] = \<const0> ;
  assign dfi_2_dw_rddata_p0[30] = \<const0> ;
  assign dfi_2_dw_rddata_p0[29] = \<const0> ;
  assign dfi_2_dw_rddata_p0[28] = \<const0> ;
  assign dfi_2_dw_rddata_p0[27] = \<const0> ;
  assign dfi_2_dw_rddata_p0[26] = \<const0> ;
  assign dfi_2_dw_rddata_p0[25] = \<const0> ;
  assign dfi_2_dw_rddata_p0[24] = \<const0> ;
  assign dfi_2_dw_rddata_p0[23] = \<const0> ;
  assign dfi_2_dw_rddata_p0[22] = \<const0> ;
  assign dfi_2_dw_rddata_p0[21] = \<const0> ;
  assign dfi_2_dw_rddata_p0[20] = \<const0> ;
  assign dfi_2_dw_rddata_p0[19] = \<const0> ;
  assign dfi_2_dw_rddata_p0[18] = \<const0> ;
  assign dfi_2_dw_rddata_p0[17] = \<const0> ;
  assign dfi_2_dw_rddata_p0[16] = \<const0> ;
  assign dfi_2_dw_rddata_p0[15] = \<const0> ;
  assign dfi_2_dw_rddata_p0[14] = \<const0> ;
  assign dfi_2_dw_rddata_p0[13] = \<const0> ;
  assign dfi_2_dw_rddata_p0[12] = \<const0> ;
  assign dfi_2_dw_rddata_p0[11] = \<const0> ;
  assign dfi_2_dw_rddata_p0[10] = \<const0> ;
  assign dfi_2_dw_rddata_p0[9] = \<const0> ;
  assign dfi_2_dw_rddata_p0[8] = \<const0> ;
  assign dfi_2_dw_rddata_p0[7] = \<const0> ;
  assign dfi_2_dw_rddata_p0[6] = \<const0> ;
  assign dfi_2_dw_rddata_p0[5] = \<const0> ;
  assign dfi_2_dw_rddata_p0[4] = \<const0> ;
  assign dfi_2_dw_rddata_p0[3] = \<const0> ;
  assign dfi_2_dw_rddata_p0[2] = \<const0> ;
  assign dfi_2_dw_rddata_p0[1] = \<const0> ;
  assign dfi_2_dw_rddata_p0[0] = \<const0> ;
  assign dfi_2_dw_rddata_p1[255] = \<const0> ;
  assign dfi_2_dw_rddata_p1[254] = \<const0> ;
  assign dfi_2_dw_rddata_p1[253] = \<const0> ;
  assign dfi_2_dw_rddata_p1[252] = \<const0> ;
  assign dfi_2_dw_rddata_p1[251] = \<const0> ;
  assign dfi_2_dw_rddata_p1[250] = \<const0> ;
  assign dfi_2_dw_rddata_p1[249] = \<const0> ;
  assign dfi_2_dw_rddata_p1[248] = \<const0> ;
  assign dfi_2_dw_rddata_p1[247] = \<const0> ;
  assign dfi_2_dw_rddata_p1[246] = \<const0> ;
  assign dfi_2_dw_rddata_p1[245] = \<const0> ;
  assign dfi_2_dw_rddata_p1[244] = \<const0> ;
  assign dfi_2_dw_rddata_p1[243] = \<const0> ;
  assign dfi_2_dw_rddata_p1[242] = \<const0> ;
  assign dfi_2_dw_rddata_p1[241] = \<const0> ;
  assign dfi_2_dw_rddata_p1[240] = \<const0> ;
  assign dfi_2_dw_rddata_p1[239] = \<const0> ;
  assign dfi_2_dw_rddata_p1[238] = \<const0> ;
  assign dfi_2_dw_rddata_p1[237] = \<const0> ;
  assign dfi_2_dw_rddata_p1[236] = \<const0> ;
  assign dfi_2_dw_rddata_p1[235] = \<const0> ;
  assign dfi_2_dw_rddata_p1[234] = \<const0> ;
  assign dfi_2_dw_rddata_p1[233] = \<const0> ;
  assign dfi_2_dw_rddata_p1[232] = \<const0> ;
  assign dfi_2_dw_rddata_p1[231] = \<const0> ;
  assign dfi_2_dw_rddata_p1[230] = \<const0> ;
  assign dfi_2_dw_rddata_p1[229] = \<const0> ;
  assign dfi_2_dw_rddata_p1[228] = \<const0> ;
  assign dfi_2_dw_rddata_p1[227] = \<const0> ;
  assign dfi_2_dw_rddata_p1[226] = \<const0> ;
  assign dfi_2_dw_rddata_p1[225] = \<const0> ;
  assign dfi_2_dw_rddata_p1[224] = \<const0> ;
  assign dfi_2_dw_rddata_p1[223] = \<const0> ;
  assign dfi_2_dw_rddata_p1[222] = \<const0> ;
  assign dfi_2_dw_rddata_p1[221] = \<const0> ;
  assign dfi_2_dw_rddata_p1[220] = \<const0> ;
  assign dfi_2_dw_rddata_p1[219] = \<const0> ;
  assign dfi_2_dw_rddata_p1[218] = \<const0> ;
  assign dfi_2_dw_rddata_p1[217] = \<const0> ;
  assign dfi_2_dw_rddata_p1[216] = \<const0> ;
  assign dfi_2_dw_rddata_p1[215] = \<const0> ;
  assign dfi_2_dw_rddata_p1[214] = \<const0> ;
  assign dfi_2_dw_rddata_p1[213] = \<const0> ;
  assign dfi_2_dw_rddata_p1[212] = \<const0> ;
  assign dfi_2_dw_rddata_p1[211] = \<const0> ;
  assign dfi_2_dw_rddata_p1[210] = \<const0> ;
  assign dfi_2_dw_rddata_p1[209] = \<const0> ;
  assign dfi_2_dw_rddata_p1[208] = \<const0> ;
  assign dfi_2_dw_rddata_p1[207] = \<const0> ;
  assign dfi_2_dw_rddata_p1[206] = \<const0> ;
  assign dfi_2_dw_rddata_p1[205] = \<const0> ;
  assign dfi_2_dw_rddata_p1[204] = \<const0> ;
  assign dfi_2_dw_rddata_p1[203] = \<const0> ;
  assign dfi_2_dw_rddata_p1[202] = \<const0> ;
  assign dfi_2_dw_rddata_p1[201] = \<const0> ;
  assign dfi_2_dw_rddata_p1[200] = \<const0> ;
  assign dfi_2_dw_rddata_p1[199] = \<const0> ;
  assign dfi_2_dw_rddata_p1[198] = \<const0> ;
  assign dfi_2_dw_rddata_p1[197] = \<const0> ;
  assign dfi_2_dw_rddata_p1[196] = \<const0> ;
  assign dfi_2_dw_rddata_p1[195] = \<const0> ;
  assign dfi_2_dw_rddata_p1[194] = \<const0> ;
  assign dfi_2_dw_rddata_p1[193] = \<const0> ;
  assign dfi_2_dw_rddata_p1[192] = \<const0> ;
  assign dfi_2_dw_rddata_p1[191] = \<const0> ;
  assign dfi_2_dw_rddata_p1[190] = \<const0> ;
  assign dfi_2_dw_rddata_p1[189] = \<const0> ;
  assign dfi_2_dw_rddata_p1[188] = \<const0> ;
  assign dfi_2_dw_rddata_p1[187] = \<const0> ;
  assign dfi_2_dw_rddata_p1[186] = \<const0> ;
  assign dfi_2_dw_rddata_p1[185] = \<const0> ;
  assign dfi_2_dw_rddata_p1[184] = \<const0> ;
  assign dfi_2_dw_rddata_p1[183] = \<const0> ;
  assign dfi_2_dw_rddata_p1[182] = \<const0> ;
  assign dfi_2_dw_rddata_p1[181] = \<const0> ;
  assign dfi_2_dw_rddata_p1[180] = \<const0> ;
  assign dfi_2_dw_rddata_p1[179] = \<const0> ;
  assign dfi_2_dw_rddata_p1[178] = \<const0> ;
  assign dfi_2_dw_rddata_p1[177] = \<const0> ;
  assign dfi_2_dw_rddata_p1[176] = \<const0> ;
  assign dfi_2_dw_rddata_p1[175] = \<const0> ;
  assign dfi_2_dw_rddata_p1[174] = \<const0> ;
  assign dfi_2_dw_rddata_p1[173] = \<const0> ;
  assign dfi_2_dw_rddata_p1[172] = \<const0> ;
  assign dfi_2_dw_rddata_p1[171] = \<const0> ;
  assign dfi_2_dw_rddata_p1[170] = \<const0> ;
  assign dfi_2_dw_rddata_p1[169] = \<const0> ;
  assign dfi_2_dw_rddata_p1[168] = \<const0> ;
  assign dfi_2_dw_rddata_p1[167] = \<const0> ;
  assign dfi_2_dw_rddata_p1[166] = \<const0> ;
  assign dfi_2_dw_rddata_p1[165] = \<const0> ;
  assign dfi_2_dw_rddata_p1[164] = \<const0> ;
  assign dfi_2_dw_rddata_p1[163] = \<const0> ;
  assign dfi_2_dw_rddata_p1[162] = \<const0> ;
  assign dfi_2_dw_rddata_p1[161] = \<const0> ;
  assign dfi_2_dw_rddata_p1[160] = \<const0> ;
  assign dfi_2_dw_rddata_p1[159] = \<const0> ;
  assign dfi_2_dw_rddata_p1[158] = \<const0> ;
  assign dfi_2_dw_rddata_p1[157] = \<const0> ;
  assign dfi_2_dw_rddata_p1[156] = \<const0> ;
  assign dfi_2_dw_rddata_p1[155] = \<const0> ;
  assign dfi_2_dw_rddata_p1[154] = \<const0> ;
  assign dfi_2_dw_rddata_p1[153] = \<const0> ;
  assign dfi_2_dw_rddata_p1[152] = \<const0> ;
  assign dfi_2_dw_rddata_p1[151] = \<const0> ;
  assign dfi_2_dw_rddata_p1[150] = \<const0> ;
  assign dfi_2_dw_rddata_p1[149] = \<const0> ;
  assign dfi_2_dw_rddata_p1[148] = \<const0> ;
  assign dfi_2_dw_rddata_p1[147] = \<const0> ;
  assign dfi_2_dw_rddata_p1[146] = \<const0> ;
  assign dfi_2_dw_rddata_p1[145] = \<const0> ;
  assign dfi_2_dw_rddata_p1[144] = \<const0> ;
  assign dfi_2_dw_rddata_p1[143] = \<const0> ;
  assign dfi_2_dw_rddata_p1[142] = \<const0> ;
  assign dfi_2_dw_rddata_p1[141] = \<const0> ;
  assign dfi_2_dw_rddata_p1[140] = \<const0> ;
  assign dfi_2_dw_rddata_p1[139] = \<const0> ;
  assign dfi_2_dw_rddata_p1[138] = \<const0> ;
  assign dfi_2_dw_rddata_p1[137] = \<const0> ;
  assign dfi_2_dw_rddata_p1[136] = \<const0> ;
  assign dfi_2_dw_rddata_p1[135] = \<const0> ;
  assign dfi_2_dw_rddata_p1[134] = \<const0> ;
  assign dfi_2_dw_rddata_p1[133] = \<const0> ;
  assign dfi_2_dw_rddata_p1[132] = \<const0> ;
  assign dfi_2_dw_rddata_p1[131] = \<const0> ;
  assign dfi_2_dw_rddata_p1[130] = \<const0> ;
  assign dfi_2_dw_rddata_p1[129] = \<const0> ;
  assign dfi_2_dw_rddata_p1[128] = \<const0> ;
  assign dfi_2_dw_rddata_p1[127] = \<const0> ;
  assign dfi_2_dw_rddata_p1[126] = \<const0> ;
  assign dfi_2_dw_rddata_p1[125] = \<const0> ;
  assign dfi_2_dw_rddata_p1[124] = \<const0> ;
  assign dfi_2_dw_rddata_p1[123] = \<const0> ;
  assign dfi_2_dw_rddata_p1[122] = \<const0> ;
  assign dfi_2_dw_rddata_p1[121] = \<const0> ;
  assign dfi_2_dw_rddata_p1[120] = \<const0> ;
  assign dfi_2_dw_rddata_p1[119] = \<const0> ;
  assign dfi_2_dw_rddata_p1[118] = \<const0> ;
  assign dfi_2_dw_rddata_p1[117] = \<const0> ;
  assign dfi_2_dw_rddata_p1[116] = \<const0> ;
  assign dfi_2_dw_rddata_p1[115] = \<const0> ;
  assign dfi_2_dw_rddata_p1[114] = \<const0> ;
  assign dfi_2_dw_rddata_p1[113] = \<const0> ;
  assign dfi_2_dw_rddata_p1[112] = \<const0> ;
  assign dfi_2_dw_rddata_p1[111] = \<const0> ;
  assign dfi_2_dw_rddata_p1[110] = \<const0> ;
  assign dfi_2_dw_rddata_p1[109] = \<const0> ;
  assign dfi_2_dw_rddata_p1[108] = \<const0> ;
  assign dfi_2_dw_rddata_p1[107] = \<const0> ;
  assign dfi_2_dw_rddata_p1[106] = \<const0> ;
  assign dfi_2_dw_rddata_p1[105] = \<const0> ;
  assign dfi_2_dw_rddata_p1[104] = \<const0> ;
  assign dfi_2_dw_rddata_p1[103] = \<const0> ;
  assign dfi_2_dw_rddata_p1[102] = \<const0> ;
  assign dfi_2_dw_rddata_p1[101] = \<const0> ;
  assign dfi_2_dw_rddata_p1[100] = \<const0> ;
  assign dfi_2_dw_rddata_p1[99] = \<const0> ;
  assign dfi_2_dw_rddata_p1[98] = \<const0> ;
  assign dfi_2_dw_rddata_p1[97] = \<const0> ;
  assign dfi_2_dw_rddata_p1[96] = \<const0> ;
  assign dfi_2_dw_rddata_p1[95] = \<const0> ;
  assign dfi_2_dw_rddata_p1[94] = \<const0> ;
  assign dfi_2_dw_rddata_p1[93] = \<const0> ;
  assign dfi_2_dw_rddata_p1[92] = \<const0> ;
  assign dfi_2_dw_rddata_p1[91] = \<const0> ;
  assign dfi_2_dw_rddata_p1[90] = \<const0> ;
  assign dfi_2_dw_rddata_p1[89] = \<const0> ;
  assign dfi_2_dw_rddata_p1[88] = \<const0> ;
  assign dfi_2_dw_rddata_p1[87] = \<const0> ;
  assign dfi_2_dw_rddata_p1[86] = \<const0> ;
  assign dfi_2_dw_rddata_p1[85] = \<const0> ;
  assign dfi_2_dw_rddata_p1[84] = \<const0> ;
  assign dfi_2_dw_rddata_p1[83] = \<const0> ;
  assign dfi_2_dw_rddata_p1[82] = \<const0> ;
  assign dfi_2_dw_rddata_p1[81] = \<const0> ;
  assign dfi_2_dw_rddata_p1[80] = \<const0> ;
  assign dfi_2_dw_rddata_p1[79] = \<const0> ;
  assign dfi_2_dw_rddata_p1[78] = \<const0> ;
  assign dfi_2_dw_rddata_p1[77] = \<const0> ;
  assign dfi_2_dw_rddata_p1[76] = \<const0> ;
  assign dfi_2_dw_rddata_p1[75] = \<const0> ;
  assign dfi_2_dw_rddata_p1[74] = \<const0> ;
  assign dfi_2_dw_rddata_p1[73] = \<const0> ;
  assign dfi_2_dw_rddata_p1[72] = \<const0> ;
  assign dfi_2_dw_rddata_p1[71] = \<const0> ;
  assign dfi_2_dw_rddata_p1[70] = \<const0> ;
  assign dfi_2_dw_rddata_p1[69] = \<const0> ;
  assign dfi_2_dw_rddata_p1[68] = \<const0> ;
  assign dfi_2_dw_rddata_p1[67] = \<const0> ;
  assign dfi_2_dw_rddata_p1[66] = \<const0> ;
  assign dfi_2_dw_rddata_p1[65] = \<const0> ;
  assign dfi_2_dw_rddata_p1[64] = \<const0> ;
  assign dfi_2_dw_rddata_p1[63] = \<const0> ;
  assign dfi_2_dw_rddata_p1[62] = \<const0> ;
  assign dfi_2_dw_rddata_p1[61] = \<const0> ;
  assign dfi_2_dw_rddata_p1[60] = \<const0> ;
  assign dfi_2_dw_rddata_p1[59] = \<const0> ;
  assign dfi_2_dw_rddata_p1[58] = \<const0> ;
  assign dfi_2_dw_rddata_p1[57] = \<const0> ;
  assign dfi_2_dw_rddata_p1[56] = \<const0> ;
  assign dfi_2_dw_rddata_p1[55] = \<const0> ;
  assign dfi_2_dw_rddata_p1[54] = \<const0> ;
  assign dfi_2_dw_rddata_p1[53] = \<const0> ;
  assign dfi_2_dw_rddata_p1[52] = \<const0> ;
  assign dfi_2_dw_rddata_p1[51] = \<const0> ;
  assign dfi_2_dw_rddata_p1[50] = \<const0> ;
  assign dfi_2_dw_rddata_p1[49] = \<const0> ;
  assign dfi_2_dw_rddata_p1[48] = \<const0> ;
  assign dfi_2_dw_rddata_p1[47] = \<const0> ;
  assign dfi_2_dw_rddata_p1[46] = \<const0> ;
  assign dfi_2_dw_rddata_p1[45] = \<const0> ;
  assign dfi_2_dw_rddata_p1[44] = \<const0> ;
  assign dfi_2_dw_rddata_p1[43] = \<const0> ;
  assign dfi_2_dw_rddata_p1[42] = \<const0> ;
  assign dfi_2_dw_rddata_p1[41] = \<const0> ;
  assign dfi_2_dw_rddata_p1[40] = \<const0> ;
  assign dfi_2_dw_rddata_p1[39] = \<const0> ;
  assign dfi_2_dw_rddata_p1[38] = \<const0> ;
  assign dfi_2_dw_rddata_p1[37] = \<const0> ;
  assign dfi_2_dw_rddata_p1[36] = \<const0> ;
  assign dfi_2_dw_rddata_p1[35] = \<const0> ;
  assign dfi_2_dw_rddata_p1[34] = \<const0> ;
  assign dfi_2_dw_rddata_p1[33] = \<const0> ;
  assign dfi_2_dw_rddata_p1[32] = \<const0> ;
  assign dfi_2_dw_rddata_p1[31] = \<const0> ;
  assign dfi_2_dw_rddata_p1[30] = \<const0> ;
  assign dfi_2_dw_rddata_p1[29] = \<const0> ;
  assign dfi_2_dw_rddata_p1[28] = \<const0> ;
  assign dfi_2_dw_rddata_p1[27] = \<const0> ;
  assign dfi_2_dw_rddata_p1[26] = \<const0> ;
  assign dfi_2_dw_rddata_p1[25] = \<const0> ;
  assign dfi_2_dw_rddata_p1[24] = \<const0> ;
  assign dfi_2_dw_rddata_p1[23] = \<const0> ;
  assign dfi_2_dw_rddata_p1[22] = \<const0> ;
  assign dfi_2_dw_rddata_p1[21] = \<const0> ;
  assign dfi_2_dw_rddata_p1[20] = \<const0> ;
  assign dfi_2_dw_rddata_p1[19] = \<const0> ;
  assign dfi_2_dw_rddata_p1[18] = \<const0> ;
  assign dfi_2_dw_rddata_p1[17] = \<const0> ;
  assign dfi_2_dw_rddata_p1[16] = \<const0> ;
  assign dfi_2_dw_rddata_p1[15] = \<const0> ;
  assign dfi_2_dw_rddata_p1[14] = \<const0> ;
  assign dfi_2_dw_rddata_p1[13] = \<const0> ;
  assign dfi_2_dw_rddata_p1[12] = \<const0> ;
  assign dfi_2_dw_rddata_p1[11] = \<const0> ;
  assign dfi_2_dw_rddata_p1[10] = \<const0> ;
  assign dfi_2_dw_rddata_p1[9] = \<const0> ;
  assign dfi_2_dw_rddata_p1[8] = \<const0> ;
  assign dfi_2_dw_rddata_p1[7] = \<const0> ;
  assign dfi_2_dw_rddata_p1[6] = \<const0> ;
  assign dfi_2_dw_rddata_p1[5] = \<const0> ;
  assign dfi_2_dw_rddata_p1[4] = \<const0> ;
  assign dfi_2_dw_rddata_p1[3] = \<const0> ;
  assign dfi_2_dw_rddata_p1[2] = \<const0> ;
  assign dfi_2_dw_rddata_p1[1] = \<const0> ;
  assign dfi_2_dw_rddata_p1[0] = \<const0> ;
  assign dfi_2_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_2_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_2_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_2_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_2_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_2_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_2_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_2_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_2_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_2_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_2_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_2_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_2_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_2_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_2_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_2_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_2_dw_rddata_valid[3] = \<const0> ;
  assign dfi_2_dw_rddata_valid[2] = \<const0> ;
  assign dfi_2_dw_rddata_valid[1] = \<const0> ;
  assign dfi_2_dw_rddata_valid[0] = \<const0> ;
  assign dfi_2_init_complete = \<const0> ;
  assign dfi_2_out_rst_n = \<const0> ;
  assign dfi_2_phyupd_ack = \<const0> ;
  assign dfi_3_aw_aerr_n[1] = \<const0> ;
  assign dfi_3_aw_aerr_n[0] = \<const0> ;
  assign dfi_3_clk_init = \<const0> ;
  assign dfi_3_ctrlupd_req = \<const0> ;
  assign dfi_3_dbi_byte_disable[15] = \<const0> ;
  assign dfi_3_dbi_byte_disable[14] = \<const0> ;
  assign dfi_3_dbi_byte_disable[13] = \<const0> ;
  assign dfi_3_dbi_byte_disable[12] = \<const0> ;
  assign dfi_3_dbi_byte_disable[11] = \<const0> ;
  assign dfi_3_dbi_byte_disable[10] = \<const0> ;
  assign dfi_3_dbi_byte_disable[9] = \<const0> ;
  assign dfi_3_dbi_byte_disable[8] = \<const0> ;
  assign dfi_3_dbi_byte_disable[7] = \<const0> ;
  assign dfi_3_dbi_byte_disable[6] = \<const0> ;
  assign dfi_3_dbi_byte_disable[5] = \<const0> ;
  assign dfi_3_dbi_byte_disable[4] = \<const0> ;
  assign dfi_3_dbi_byte_disable[3] = \<const0> ;
  assign dfi_3_dbi_byte_disable[2] = \<const0> ;
  assign dfi_3_dbi_byte_disable[1] = \<const0> ;
  assign dfi_3_dbi_byte_disable[0] = \<const0> ;
  assign dfi_3_dw_derr_n[7] = \<const0> ;
  assign dfi_3_dw_derr_n[6] = \<const0> ;
  assign dfi_3_dw_derr_n[5] = \<const0> ;
  assign dfi_3_dw_derr_n[4] = \<const0> ;
  assign dfi_3_dw_derr_n[3] = \<const0> ;
  assign dfi_3_dw_derr_n[2] = \<const0> ;
  assign dfi_3_dw_derr_n[1] = \<const0> ;
  assign dfi_3_dw_derr_n[0] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_3_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_3_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_3_dw_rddata_p0[255] = \<const0> ;
  assign dfi_3_dw_rddata_p0[254] = \<const0> ;
  assign dfi_3_dw_rddata_p0[253] = \<const0> ;
  assign dfi_3_dw_rddata_p0[252] = \<const0> ;
  assign dfi_3_dw_rddata_p0[251] = \<const0> ;
  assign dfi_3_dw_rddata_p0[250] = \<const0> ;
  assign dfi_3_dw_rddata_p0[249] = \<const0> ;
  assign dfi_3_dw_rddata_p0[248] = \<const0> ;
  assign dfi_3_dw_rddata_p0[247] = \<const0> ;
  assign dfi_3_dw_rddata_p0[246] = \<const0> ;
  assign dfi_3_dw_rddata_p0[245] = \<const0> ;
  assign dfi_3_dw_rddata_p0[244] = \<const0> ;
  assign dfi_3_dw_rddata_p0[243] = \<const0> ;
  assign dfi_3_dw_rddata_p0[242] = \<const0> ;
  assign dfi_3_dw_rddata_p0[241] = \<const0> ;
  assign dfi_3_dw_rddata_p0[240] = \<const0> ;
  assign dfi_3_dw_rddata_p0[239] = \<const0> ;
  assign dfi_3_dw_rddata_p0[238] = \<const0> ;
  assign dfi_3_dw_rddata_p0[237] = \<const0> ;
  assign dfi_3_dw_rddata_p0[236] = \<const0> ;
  assign dfi_3_dw_rddata_p0[235] = \<const0> ;
  assign dfi_3_dw_rddata_p0[234] = \<const0> ;
  assign dfi_3_dw_rddata_p0[233] = \<const0> ;
  assign dfi_3_dw_rddata_p0[232] = \<const0> ;
  assign dfi_3_dw_rddata_p0[231] = \<const0> ;
  assign dfi_3_dw_rddata_p0[230] = \<const0> ;
  assign dfi_3_dw_rddata_p0[229] = \<const0> ;
  assign dfi_3_dw_rddata_p0[228] = \<const0> ;
  assign dfi_3_dw_rddata_p0[227] = \<const0> ;
  assign dfi_3_dw_rddata_p0[226] = \<const0> ;
  assign dfi_3_dw_rddata_p0[225] = \<const0> ;
  assign dfi_3_dw_rddata_p0[224] = \<const0> ;
  assign dfi_3_dw_rddata_p0[223] = \<const0> ;
  assign dfi_3_dw_rddata_p0[222] = \<const0> ;
  assign dfi_3_dw_rddata_p0[221] = \<const0> ;
  assign dfi_3_dw_rddata_p0[220] = \<const0> ;
  assign dfi_3_dw_rddata_p0[219] = \<const0> ;
  assign dfi_3_dw_rddata_p0[218] = \<const0> ;
  assign dfi_3_dw_rddata_p0[217] = \<const0> ;
  assign dfi_3_dw_rddata_p0[216] = \<const0> ;
  assign dfi_3_dw_rddata_p0[215] = \<const0> ;
  assign dfi_3_dw_rddata_p0[214] = \<const0> ;
  assign dfi_3_dw_rddata_p0[213] = \<const0> ;
  assign dfi_3_dw_rddata_p0[212] = \<const0> ;
  assign dfi_3_dw_rddata_p0[211] = \<const0> ;
  assign dfi_3_dw_rddata_p0[210] = \<const0> ;
  assign dfi_3_dw_rddata_p0[209] = \<const0> ;
  assign dfi_3_dw_rddata_p0[208] = \<const0> ;
  assign dfi_3_dw_rddata_p0[207] = \<const0> ;
  assign dfi_3_dw_rddata_p0[206] = \<const0> ;
  assign dfi_3_dw_rddata_p0[205] = \<const0> ;
  assign dfi_3_dw_rddata_p0[204] = \<const0> ;
  assign dfi_3_dw_rddata_p0[203] = \<const0> ;
  assign dfi_3_dw_rddata_p0[202] = \<const0> ;
  assign dfi_3_dw_rddata_p0[201] = \<const0> ;
  assign dfi_3_dw_rddata_p0[200] = \<const0> ;
  assign dfi_3_dw_rddata_p0[199] = \<const0> ;
  assign dfi_3_dw_rddata_p0[198] = \<const0> ;
  assign dfi_3_dw_rddata_p0[197] = \<const0> ;
  assign dfi_3_dw_rddata_p0[196] = \<const0> ;
  assign dfi_3_dw_rddata_p0[195] = \<const0> ;
  assign dfi_3_dw_rddata_p0[194] = \<const0> ;
  assign dfi_3_dw_rddata_p0[193] = \<const0> ;
  assign dfi_3_dw_rddata_p0[192] = \<const0> ;
  assign dfi_3_dw_rddata_p0[191] = \<const0> ;
  assign dfi_3_dw_rddata_p0[190] = \<const0> ;
  assign dfi_3_dw_rddata_p0[189] = \<const0> ;
  assign dfi_3_dw_rddata_p0[188] = \<const0> ;
  assign dfi_3_dw_rddata_p0[187] = \<const0> ;
  assign dfi_3_dw_rddata_p0[186] = \<const0> ;
  assign dfi_3_dw_rddata_p0[185] = \<const0> ;
  assign dfi_3_dw_rddata_p0[184] = \<const0> ;
  assign dfi_3_dw_rddata_p0[183] = \<const0> ;
  assign dfi_3_dw_rddata_p0[182] = \<const0> ;
  assign dfi_3_dw_rddata_p0[181] = \<const0> ;
  assign dfi_3_dw_rddata_p0[180] = \<const0> ;
  assign dfi_3_dw_rddata_p0[179] = \<const0> ;
  assign dfi_3_dw_rddata_p0[178] = \<const0> ;
  assign dfi_3_dw_rddata_p0[177] = \<const0> ;
  assign dfi_3_dw_rddata_p0[176] = \<const0> ;
  assign dfi_3_dw_rddata_p0[175] = \<const0> ;
  assign dfi_3_dw_rddata_p0[174] = \<const0> ;
  assign dfi_3_dw_rddata_p0[173] = \<const0> ;
  assign dfi_3_dw_rddata_p0[172] = \<const0> ;
  assign dfi_3_dw_rddata_p0[171] = \<const0> ;
  assign dfi_3_dw_rddata_p0[170] = \<const0> ;
  assign dfi_3_dw_rddata_p0[169] = \<const0> ;
  assign dfi_3_dw_rddata_p0[168] = \<const0> ;
  assign dfi_3_dw_rddata_p0[167] = \<const0> ;
  assign dfi_3_dw_rddata_p0[166] = \<const0> ;
  assign dfi_3_dw_rddata_p0[165] = \<const0> ;
  assign dfi_3_dw_rddata_p0[164] = \<const0> ;
  assign dfi_3_dw_rddata_p0[163] = \<const0> ;
  assign dfi_3_dw_rddata_p0[162] = \<const0> ;
  assign dfi_3_dw_rddata_p0[161] = \<const0> ;
  assign dfi_3_dw_rddata_p0[160] = \<const0> ;
  assign dfi_3_dw_rddata_p0[159] = \<const0> ;
  assign dfi_3_dw_rddata_p0[158] = \<const0> ;
  assign dfi_3_dw_rddata_p0[157] = \<const0> ;
  assign dfi_3_dw_rddata_p0[156] = \<const0> ;
  assign dfi_3_dw_rddata_p0[155] = \<const0> ;
  assign dfi_3_dw_rddata_p0[154] = \<const0> ;
  assign dfi_3_dw_rddata_p0[153] = \<const0> ;
  assign dfi_3_dw_rddata_p0[152] = \<const0> ;
  assign dfi_3_dw_rddata_p0[151] = \<const0> ;
  assign dfi_3_dw_rddata_p0[150] = \<const0> ;
  assign dfi_3_dw_rddata_p0[149] = \<const0> ;
  assign dfi_3_dw_rddata_p0[148] = \<const0> ;
  assign dfi_3_dw_rddata_p0[147] = \<const0> ;
  assign dfi_3_dw_rddata_p0[146] = \<const0> ;
  assign dfi_3_dw_rddata_p0[145] = \<const0> ;
  assign dfi_3_dw_rddata_p0[144] = \<const0> ;
  assign dfi_3_dw_rddata_p0[143] = \<const0> ;
  assign dfi_3_dw_rddata_p0[142] = \<const0> ;
  assign dfi_3_dw_rddata_p0[141] = \<const0> ;
  assign dfi_3_dw_rddata_p0[140] = \<const0> ;
  assign dfi_3_dw_rddata_p0[139] = \<const0> ;
  assign dfi_3_dw_rddata_p0[138] = \<const0> ;
  assign dfi_3_dw_rddata_p0[137] = \<const0> ;
  assign dfi_3_dw_rddata_p0[136] = \<const0> ;
  assign dfi_3_dw_rddata_p0[135] = \<const0> ;
  assign dfi_3_dw_rddata_p0[134] = \<const0> ;
  assign dfi_3_dw_rddata_p0[133] = \<const0> ;
  assign dfi_3_dw_rddata_p0[132] = \<const0> ;
  assign dfi_3_dw_rddata_p0[131] = \<const0> ;
  assign dfi_3_dw_rddata_p0[130] = \<const0> ;
  assign dfi_3_dw_rddata_p0[129] = \<const0> ;
  assign dfi_3_dw_rddata_p0[128] = \<const0> ;
  assign dfi_3_dw_rddata_p0[127] = \<const0> ;
  assign dfi_3_dw_rddata_p0[126] = \<const0> ;
  assign dfi_3_dw_rddata_p0[125] = \<const0> ;
  assign dfi_3_dw_rddata_p0[124] = \<const0> ;
  assign dfi_3_dw_rddata_p0[123] = \<const0> ;
  assign dfi_3_dw_rddata_p0[122] = \<const0> ;
  assign dfi_3_dw_rddata_p0[121] = \<const0> ;
  assign dfi_3_dw_rddata_p0[120] = \<const0> ;
  assign dfi_3_dw_rddata_p0[119] = \<const0> ;
  assign dfi_3_dw_rddata_p0[118] = \<const0> ;
  assign dfi_3_dw_rddata_p0[117] = \<const0> ;
  assign dfi_3_dw_rddata_p0[116] = \<const0> ;
  assign dfi_3_dw_rddata_p0[115] = \<const0> ;
  assign dfi_3_dw_rddata_p0[114] = \<const0> ;
  assign dfi_3_dw_rddata_p0[113] = \<const0> ;
  assign dfi_3_dw_rddata_p0[112] = \<const0> ;
  assign dfi_3_dw_rddata_p0[111] = \<const0> ;
  assign dfi_3_dw_rddata_p0[110] = \<const0> ;
  assign dfi_3_dw_rddata_p0[109] = \<const0> ;
  assign dfi_3_dw_rddata_p0[108] = \<const0> ;
  assign dfi_3_dw_rddata_p0[107] = \<const0> ;
  assign dfi_3_dw_rddata_p0[106] = \<const0> ;
  assign dfi_3_dw_rddata_p0[105] = \<const0> ;
  assign dfi_3_dw_rddata_p0[104] = \<const0> ;
  assign dfi_3_dw_rddata_p0[103] = \<const0> ;
  assign dfi_3_dw_rddata_p0[102] = \<const0> ;
  assign dfi_3_dw_rddata_p0[101] = \<const0> ;
  assign dfi_3_dw_rddata_p0[100] = \<const0> ;
  assign dfi_3_dw_rddata_p0[99] = \<const0> ;
  assign dfi_3_dw_rddata_p0[98] = \<const0> ;
  assign dfi_3_dw_rddata_p0[97] = \<const0> ;
  assign dfi_3_dw_rddata_p0[96] = \<const0> ;
  assign dfi_3_dw_rddata_p0[95] = \<const0> ;
  assign dfi_3_dw_rddata_p0[94] = \<const0> ;
  assign dfi_3_dw_rddata_p0[93] = \<const0> ;
  assign dfi_3_dw_rddata_p0[92] = \<const0> ;
  assign dfi_3_dw_rddata_p0[91] = \<const0> ;
  assign dfi_3_dw_rddata_p0[90] = \<const0> ;
  assign dfi_3_dw_rddata_p0[89] = \<const0> ;
  assign dfi_3_dw_rddata_p0[88] = \<const0> ;
  assign dfi_3_dw_rddata_p0[87] = \<const0> ;
  assign dfi_3_dw_rddata_p0[86] = \<const0> ;
  assign dfi_3_dw_rddata_p0[85] = \<const0> ;
  assign dfi_3_dw_rddata_p0[84] = \<const0> ;
  assign dfi_3_dw_rddata_p0[83] = \<const0> ;
  assign dfi_3_dw_rddata_p0[82] = \<const0> ;
  assign dfi_3_dw_rddata_p0[81] = \<const0> ;
  assign dfi_3_dw_rddata_p0[80] = \<const0> ;
  assign dfi_3_dw_rddata_p0[79] = \<const0> ;
  assign dfi_3_dw_rddata_p0[78] = \<const0> ;
  assign dfi_3_dw_rddata_p0[77] = \<const0> ;
  assign dfi_3_dw_rddata_p0[76] = \<const0> ;
  assign dfi_3_dw_rddata_p0[75] = \<const0> ;
  assign dfi_3_dw_rddata_p0[74] = \<const0> ;
  assign dfi_3_dw_rddata_p0[73] = \<const0> ;
  assign dfi_3_dw_rddata_p0[72] = \<const0> ;
  assign dfi_3_dw_rddata_p0[71] = \<const0> ;
  assign dfi_3_dw_rddata_p0[70] = \<const0> ;
  assign dfi_3_dw_rddata_p0[69] = \<const0> ;
  assign dfi_3_dw_rddata_p0[68] = \<const0> ;
  assign dfi_3_dw_rddata_p0[67] = \<const0> ;
  assign dfi_3_dw_rddata_p0[66] = \<const0> ;
  assign dfi_3_dw_rddata_p0[65] = \<const0> ;
  assign dfi_3_dw_rddata_p0[64] = \<const0> ;
  assign dfi_3_dw_rddata_p0[63] = \<const0> ;
  assign dfi_3_dw_rddata_p0[62] = \<const0> ;
  assign dfi_3_dw_rddata_p0[61] = \<const0> ;
  assign dfi_3_dw_rddata_p0[60] = \<const0> ;
  assign dfi_3_dw_rddata_p0[59] = \<const0> ;
  assign dfi_3_dw_rddata_p0[58] = \<const0> ;
  assign dfi_3_dw_rddata_p0[57] = \<const0> ;
  assign dfi_3_dw_rddata_p0[56] = \<const0> ;
  assign dfi_3_dw_rddata_p0[55] = \<const0> ;
  assign dfi_3_dw_rddata_p0[54] = \<const0> ;
  assign dfi_3_dw_rddata_p0[53] = \<const0> ;
  assign dfi_3_dw_rddata_p0[52] = \<const0> ;
  assign dfi_3_dw_rddata_p0[51] = \<const0> ;
  assign dfi_3_dw_rddata_p0[50] = \<const0> ;
  assign dfi_3_dw_rddata_p0[49] = \<const0> ;
  assign dfi_3_dw_rddata_p0[48] = \<const0> ;
  assign dfi_3_dw_rddata_p0[47] = \<const0> ;
  assign dfi_3_dw_rddata_p0[46] = \<const0> ;
  assign dfi_3_dw_rddata_p0[45] = \<const0> ;
  assign dfi_3_dw_rddata_p0[44] = \<const0> ;
  assign dfi_3_dw_rddata_p0[43] = \<const0> ;
  assign dfi_3_dw_rddata_p0[42] = \<const0> ;
  assign dfi_3_dw_rddata_p0[41] = \<const0> ;
  assign dfi_3_dw_rddata_p0[40] = \<const0> ;
  assign dfi_3_dw_rddata_p0[39] = \<const0> ;
  assign dfi_3_dw_rddata_p0[38] = \<const0> ;
  assign dfi_3_dw_rddata_p0[37] = \<const0> ;
  assign dfi_3_dw_rddata_p0[36] = \<const0> ;
  assign dfi_3_dw_rddata_p0[35] = \<const0> ;
  assign dfi_3_dw_rddata_p0[34] = \<const0> ;
  assign dfi_3_dw_rddata_p0[33] = \<const0> ;
  assign dfi_3_dw_rddata_p0[32] = \<const0> ;
  assign dfi_3_dw_rddata_p0[31] = \<const0> ;
  assign dfi_3_dw_rddata_p0[30] = \<const0> ;
  assign dfi_3_dw_rddata_p0[29] = \<const0> ;
  assign dfi_3_dw_rddata_p0[28] = \<const0> ;
  assign dfi_3_dw_rddata_p0[27] = \<const0> ;
  assign dfi_3_dw_rddata_p0[26] = \<const0> ;
  assign dfi_3_dw_rddata_p0[25] = \<const0> ;
  assign dfi_3_dw_rddata_p0[24] = \<const0> ;
  assign dfi_3_dw_rddata_p0[23] = \<const0> ;
  assign dfi_3_dw_rddata_p0[22] = \<const0> ;
  assign dfi_3_dw_rddata_p0[21] = \<const0> ;
  assign dfi_3_dw_rddata_p0[20] = \<const0> ;
  assign dfi_3_dw_rddata_p0[19] = \<const0> ;
  assign dfi_3_dw_rddata_p0[18] = \<const0> ;
  assign dfi_3_dw_rddata_p0[17] = \<const0> ;
  assign dfi_3_dw_rddata_p0[16] = \<const0> ;
  assign dfi_3_dw_rddata_p0[15] = \<const0> ;
  assign dfi_3_dw_rddata_p0[14] = \<const0> ;
  assign dfi_3_dw_rddata_p0[13] = \<const0> ;
  assign dfi_3_dw_rddata_p0[12] = \<const0> ;
  assign dfi_3_dw_rddata_p0[11] = \<const0> ;
  assign dfi_3_dw_rddata_p0[10] = \<const0> ;
  assign dfi_3_dw_rddata_p0[9] = \<const0> ;
  assign dfi_3_dw_rddata_p0[8] = \<const0> ;
  assign dfi_3_dw_rddata_p0[7] = \<const0> ;
  assign dfi_3_dw_rddata_p0[6] = \<const0> ;
  assign dfi_3_dw_rddata_p0[5] = \<const0> ;
  assign dfi_3_dw_rddata_p0[4] = \<const0> ;
  assign dfi_3_dw_rddata_p0[3] = \<const0> ;
  assign dfi_3_dw_rddata_p0[2] = \<const0> ;
  assign dfi_3_dw_rddata_p0[1] = \<const0> ;
  assign dfi_3_dw_rddata_p0[0] = \<const0> ;
  assign dfi_3_dw_rddata_p1[255] = \<const0> ;
  assign dfi_3_dw_rddata_p1[254] = \<const0> ;
  assign dfi_3_dw_rddata_p1[253] = \<const0> ;
  assign dfi_3_dw_rddata_p1[252] = \<const0> ;
  assign dfi_3_dw_rddata_p1[251] = \<const0> ;
  assign dfi_3_dw_rddata_p1[250] = \<const0> ;
  assign dfi_3_dw_rddata_p1[249] = \<const0> ;
  assign dfi_3_dw_rddata_p1[248] = \<const0> ;
  assign dfi_3_dw_rddata_p1[247] = \<const0> ;
  assign dfi_3_dw_rddata_p1[246] = \<const0> ;
  assign dfi_3_dw_rddata_p1[245] = \<const0> ;
  assign dfi_3_dw_rddata_p1[244] = \<const0> ;
  assign dfi_3_dw_rddata_p1[243] = \<const0> ;
  assign dfi_3_dw_rddata_p1[242] = \<const0> ;
  assign dfi_3_dw_rddata_p1[241] = \<const0> ;
  assign dfi_3_dw_rddata_p1[240] = \<const0> ;
  assign dfi_3_dw_rddata_p1[239] = \<const0> ;
  assign dfi_3_dw_rddata_p1[238] = \<const0> ;
  assign dfi_3_dw_rddata_p1[237] = \<const0> ;
  assign dfi_3_dw_rddata_p1[236] = \<const0> ;
  assign dfi_3_dw_rddata_p1[235] = \<const0> ;
  assign dfi_3_dw_rddata_p1[234] = \<const0> ;
  assign dfi_3_dw_rddata_p1[233] = \<const0> ;
  assign dfi_3_dw_rddata_p1[232] = \<const0> ;
  assign dfi_3_dw_rddata_p1[231] = \<const0> ;
  assign dfi_3_dw_rddata_p1[230] = \<const0> ;
  assign dfi_3_dw_rddata_p1[229] = \<const0> ;
  assign dfi_3_dw_rddata_p1[228] = \<const0> ;
  assign dfi_3_dw_rddata_p1[227] = \<const0> ;
  assign dfi_3_dw_rddata_p1[226] = \<const0> ;
  assign dfi_3_dw_rddata_p1[225] = \<const0> ;
  assign dfi_3_dw_rddata_p1[224] = \<const0> ;
  assign dfi_3_dw_rddata_p1[223] = \<const0> ;
  assign dfi_3_dw_rddata_p1[222] = \<const0> ;
  assign dfi_3_dw_rddata_p1[221] = \<const0> ;
  assign dfi_3_dw_rddata_p1[220] = \<const0> ;
  assign dfi_3_dw_rddata_p1[219] = \<const0> ;
  assign dfi_3_dw_rddata_p1[218] = \<const0> ;
  assign dfi_3_dw_rddata_p1[217] = \<const0> ;
  assign dfi_3_dw_rddata_p1[216] = \<const0> ;
  assign dfi_3_dw_rddata_p1[215] = \<const0> ;
  assign dfi_3_dw_rddata_p1[214] = \<const0> ;
  assign dfi_3_dw_rddata_p1[213] = \<const0> ;
  assign dfi_3_dw_rddata_p1[212] = \<const0> ;
  assign dfi_3_dw_rddata_p1[211] = \<const0> ;
  assign dfi_3_dw_rddata_p1[210] = \<const0> ;
  assign dfi_3_dw_rddata_p1[209] = \<const0> ;
  assign dfi_3_dw_rddata_p1[208] = \<const0> ;
  assign dfi_3_dw_rddata_p1[207] = \<const0> ;
  assign dfi_3_dw_rddata_p1[206] = \<const0> ;
  assign dfi_3_dw_rddata_p1[205] = \<const0> ;
  assign dfi_3_dw_rddata_p1[204] = \<const0> ;
  assign dfi_3_dw_rddata_p1[203] = \<const0> ;
  assign dfi_3_dw_rddata_p1[202] = \<const0> ;
  assign dfi_3_dw_rddata_p1[201] = \<const0> ;
  assign dfi_3_dw_rddata_p1[200] = \<const0> ;
  assign dfi_3_dw_rddata_p1[199] = \<const0> ;
  assign dfi_3_dw_rddata_p1[198] = \<const0> ;
  assign dfi_3_dw_rddata_p1[197] = \<const0> ;
  assign dfi_3_dw_rddata_p1[196] = \<const0> ;
  assign dfi_3_dw_rddata_p1[195] = \<const0> ;
  assign dfi_3_dw_rddata_p1[194] = \<const0> ;
  assign dfi_3_dw_rddata_p1[193] = \<const0> ;
  assign dfi_3_dw_rddata_p1[192] = \<const0> ;
  assign dfi_3_dw_rddata_p1[191] = \<const0> ;
  assign dfi_3_dw_rddata_p1[190] = \<const0> ;
  assign dfi_3_dw_rddata_p1[189] = \<const0> ;
  assign dfi_3_dw_rddata_p1[188] = \<const0> ;
  assign dfi_3_dw_rddata_p1[187] = \<const0> ;
  assign dfi_3_dw_rddata_p1[186] = \<const0> ;
  assign dfi_3_dw_rddata_p1[185] = \<const0> ;
  assign dfi_3_dw_rddata_p1[184] = \<const0> ;
  assign dfi_3_dw_rddata_p1[183] = \<const0> ;
  assign dfi_3_dw_rddata_p1[182] = \<const0> ;
  assign dfi_3_dw_rddata_p1[181] = \<const0> ;
  assign dfi_3_dw_rddata_p1[180] = \<const0> ;
  assign dfi_3_dw_rddata_p1[179] = \<const0> ;
  assign dfi_3_dw_rddata_p1[178] = \<const0> ;
  assign dfi_3_dw_rddata_p1[177] = \<const0> ;
  assign dfi_3_dw_rddata_p1[176] = \<const0> ;
  assign dfi_3_dw_rddata_p1[175] = \<const0> ;
  assign dfi_3_dw_rddata_p1[174] = \<const0> ;
  assign dfi_3_dw_rddata_p1[173] = \<const0> ;
  assign dfi_3_dw_rddata_p1[172] = \<const0> ;
  assign dfi_3_dw_rddata_p1[171] = \<const0> ;
  assign dfi_3_dw_rddata_p1[170] = \<const0> ;
  assign dfi_3_dw_rddata_p1[169] = \<const0> ;
  assign dfi_3_dw_rddata_p1[168] = \<const0> ;
  assign dfi_3_dw_rddata_p1[167] = \<const0> ;
  assign dfi_3_dw_rddata_p1[166] = \<const0> ;
  assign dfi_3_dw_rddata_p1[165] = \<const0> ;
  assign dfi_3_dw_rddata_p1[164] = \<const0> ;
  assign dfi_3_dw_rddata_p1[163] = \<const0> ;
  assign dfi_3_dw_rddata_p1[162] = \<const0> ;
  assign dfi_3_dw_rddata_p1[161] = \<const0> ;
  assign dfi_3_dw_rddata_p1[160] = \<const0> ;
  assign dfi_3_dw_rddata_p1[159] = \<const0> ;
  assign dfi_3_dw_rddata_p1[158] = \<const0> ;
  assign dfi_3_dw_rddata_p1[157] = \<const0> ;
  assign dfi_3_dw_rddata_p1[156] = \<const0> ;
  assign dfi_3_dw_rddata_p1[155] = \<const0> ;
  assign dfi_3_dw_rddata_p1[154] = \<const0> ;
  assign dfi_3_dw_rddata_p1[153] = \<const0> ;
  assign dfi_3_dw_rddata_p1[152] = \<const0> ;
  assign dfi_3_dw_rddata_p1[151] = \<const0> ;
  assign dfi_3_dw_rddata_p1[150] = \<const0> ;
  assign dfi_3_dw_rddata_p1[149] = \<const0> ;
  assign dfi_3_dw_rddata_p1[148] = \<const0> ;
  assign dfi_3_dw_rddata_p1[147] = \<const0> ;
  assign dfi_3_dw_rddata_p1[146] = \<const0> ;
  assign dfi_3_dw_rddata_p1[145] = \<const0> ;
  assign dfi_3_dw_rddata_p1[144] = \<const0> ;
  assign dfi_3_dw_rddata_p1[143] = \<const0> ;
  assign dfi_3_dw_rddata_p1[142] = \<const0> ;
  assign dfi_3_dw_rddata_p1[141] = \<const0> ;
  assign dfi_3_dw_rddata_p1[140] = \<const0> ;
  assign dfi_3_dw_rddata_p1[139] = \<const0> ;
  assign dfi_3_dw_rddata_p1[138] = \<const0> ;
  assign dfi_3_dw_rddata_p1[137] = \<const0> ;
  assign dfi_3_dw_rddata_p1[136] = \<const0> ;
  assign dfi_3_dw_rddata_p1[135] = \<const0> ;
  assign dfi_3_dw_rddata_p1[134] = \<const0> ;
  assign dfi_3_dw_rddata_p1[133] = \<const0> ;
  assign dfi_3_dw_rddata_p1[132] = \<const0> ;
  assign dfi_3_dw_rddata_p1[131] = \<const0> ;
  assign dfi_3_dw_rddata_p1[130] = \<const0> ;
  assign dfi_3_dw_rddata_p1[129] = \<const0> ;
  assign dfi_3_dw_rddata_p1[128] = \<const0> ;
  assign dfi_3_dw_rddata_p1[127] = \<const0> ;
  assign dfi_3_dw_rddata_p1[126] = \<const0> ;
  assign dfi_3_dw_rddata_p1[125] = \<const0> ;
  assign dfi_3_dw_rddata_p1[124] = \<const0> ;
  assign dfi_3_dw_rddata_p1[123] = \<const0> ;
  assign dfi_3_dw_rddata_p1[122] = \<const0> ;
  assign dfi_3_dw_rddata_p1[121] = \<const0> ;
  assign dfi_3_dw_rddata_p1[120] = \<const0> ;
  assign dfi_3_dw_rddata_p1[119] = \<const0> ;
  assign dfi_3_dw_rddata_p1[118] = \<const0> ;
  assign dfi_3_dw_rddata_p1[117] = \<const0> ;
  assign dfi_3_dw_rddata_p1[116] = \<const0> ;
  assign dfi_3_dw_rddata_p1[115] = \<const0> ;
  assign dfi_3_dw_rddata_p1[114] = \<const0> ;
  assign dfi_3_dw_rddata_p1[113] = \<const0> ;
  assign dfi_3_dw_rddata_p1[112] = \<const0> ;
  assign dfi_3_dw_rddata_p1[111] = \<const0> ;
  assign dfi_3_dw_rddata_p1[110] = \<const0> ;
  assign dfi_3_dw_rddata_p1[109] = \<const0> ;
  assign dfi_3_dw_rddata_p1[108] = \<const0> ;
  assign dfi_3_dw_rddata_p1[107] = \<const0> ;
  assign dfi_3_dw_rddata_p1[106] = \<const0> ;
  assign dfi_3_dw_rddata_p1[105] = \<const0> ;
  assign dfi_3_dw_rddata_p1[104] = \<const0> ;
  assign dfi_3_dw_rddata_p1[103] = \<const0> ;
  assign dfi_3_dw_rddata_p1[102] = \<const0> ;
  assign dfi_3_dw_rddata_p1[101] = \<const0> ;
  assign dfi_3_dw_rddata_p1[100] = \<const0> ;
  assign dfi_3_dw_rddata_p1[99] = \<const0> ;
  assign dfi_3_dw_rddata_p1[98] = \<const0> ;
  assign dfi_3_dw_rddata_p1[97] = \<const0> ;
  assign dfi_3_dw_rddata_p1[96] = \<const0> ;
  assign dfi_3_dw_rddata_p1[95] = \<const0> ;
  assign dfi_3_dw_rddata_p1[94] = \<const0> ;
  assign dfi_3_dw_rddata_p1[93] = \<const0> ;
  assign dfi_3_dw_rddata_p1[92] = \<const0> ;
  assign dfi_3_dw_rddata_p1[91] = \<const0> ;
  assign dfi_3_dw_rddata_p1[90] = \<const0> ;
  assign dfi_3_dw_rddata_p1[89] = \<const0> ;
  assign dfi_3_dw_rddata_p1[88] = \<const0> ;
  assign dfi_3_dw_rddata_p1[87] = \<const0> ;
  assign dfi_3_dw_rddata_p1[86] = \<const0> ;
  assign dfi_3_dw_rddata_p1[85] = \<const0> ;
  assign dfi_3_dw_rddata_p1[84] = \<const0> ;
  assign dfi_3_dw_rddata_p1[83] = \<const0> ;
  assign dfi_3_dw_rddata_p1[82] = \<const0> ;
  assign dfi_3_dw_rddata_p1[81] = \<const0> ;
  assign dfi_3_dw_rddata_p1[80] = \<const0> ;
  assign dfi_3_dw_rddata_p1[79] = \<const0> ;
  assign dfi_3_dw_rddata_p1[78] = \<const0> ;
  assign dfi_3_dw_rddata_p1[77] = \<const0> ;
  assign dfi_3_dw_rddata_p1[76] = \<const0> ;
  assign dfi_3_dw_rddata_p1[75] = \<const0> ;
  assign dfi_3_dw_rddata_p1[74] = \<const0> ;
  assign dfi_3_dw_rddata_p1[73] = \<const0> ;
  assign dfi_3_dw_rddata_p1[72] = \<const0> ;
  assign dfi_3_dw_rddata_p1[71] = \<const0> ;
  assign dfi_3_dw_rddata_p1[70] = \<const0> ;
  assign dfi_3_dw_rddata_p1[69] = \<const0> ;
  assign dfi_3_dw_rddata_p1[68] = \<const0> ;
  assign dfi_3_dw_rddata_p1[67] = \<const0> ;
  assign dfi_3_dw_rddata_p1[66] = \<const0> ;
  assign dfi_3_dw_rddata_p1[65] = \<const0> ;
  assign dfi_3_dw_rddata_p1[64] = \<const0> ;
  assign dfi_3_dw_rddata_p1[63] = \<const0> ;
  assign dfi_3_dw_rddata_p1[62] = \<const0> ;
  assign dfi_3_dw_rddata_p1[61] = \<const0> ;
  assign dfi_3_dw_rddata_p1[60] = \<const0> ;
  assign dfi_3_dw_rddata_p1[59] = \<const0> ;
  assign dfi_3_dw_rddata_p1[58] = \<const0> ;
  assign dfi_3_dw_rddata_p1[57] = \<const0> ;
  assign dfi_3_dw_rddata_p1[56] = \<const0> ;
  assign dfi_3_dw_rddata_p1[55] = \<const0> ;
  assign dfi_3_dw_rddata_p1[54] = \<const0> ;
  assign dfi_3_dw_rddata_p1[53] = \<const0> ;
  assign dfi_3_dw_rddata_p1[52] = \<const0> ;
  assign dfi_3_dw_rddata_p1[51] = \<const0> ;
  assign dfi_3_dw_rddata_p1[50] = \<const0> ;
  assign dfi_3_dw_rddata_p1[49] = \<const0> ;
  assign dfi_3_dw_rddata_p1[48] = \<const0> ;
  assign dfi_3_dw_rddata_p1[47] = \<const0> ;
  assign dfi_3_dw_rddata_p1[46] = \<const0> ;
  assign dfi_3_dw_rddata_p1[45] = \<const0> ;
  assign dfi_3_dw_rddata_p1[44] = \<const0> ;
  assign dfi_3_dw_rddata_p1[43] = \<const0> ;
  assign dfi_3_dw_rddata_p1[42] = \<const0> ;
  assign dfi_3_dw_rddata_p1[41] = \<const0> ;
  assign dfi_3_dw_rddata_p1[40] = \<const0> ;
  assign dfi_3_dw_rddata_p1[39] = \<const0> ;
  assign dfi_3_dw_rddata_p1[38] = \<const0> ;
  assign dfi_3_dw_rddata_p1[37] = \<const0> ;
  assign dfi_3_dw_rddata_p1[36] = \<const0> ;
  assign dfi_3_dw_rddata_p1[35] = \<const0> ;
  assign dfi_3_dw_rddata_p1[34] = \<const0> ;
  assign dfi_3_dw_rddata_p1[33] = \<const0> ;
  assign dfi_3_dw_rddata_p1[32] = \<const0> ;
  assign dfi_3_dw_rddata_p1[31] = \<const0> ;
  assign dfi_3_dw_rddata_p1[30] = \<const0> ;
  assign dfi_3_dw_rddata_p1[29] = \<const0> ;
  assign dfi_3_dw_rddata_p1[28] = \<const0> ;
  assign dfi_3_dw_rddata_p1[27] = \<const0> ;
  assign dfi_3_dw_rddata_p1[26] = \<const0> ;
  assign dfi_3_dw_rddata_p1[25] = \<const0> ;
  assign dfi_3_dw_rddata_p1[24] = \<const0> ;
  assign dfi_3_dw_rddata_p1[23] = \<const0> ;
  assign dfi_3_dw_rddata_p1[22] = \<const0> ;
  assign dfi_3_dw_rddata_p1[21] = \<const0> ;
  assign dfi_3_dw_rddata_p1[20] = \<const0> ;
  assign dfi_3_dw_rddata_p1[19] = \<const0> ;
  assign dfi_3_dw_rddata_p1[18] = \<const0> ;
  assign dfi_3_dw_rddata_p1[17] = \<const0> ;
  assign dfi_3_dw_rddata_p1[16] = \<const0> ;
  assign dfi_3_dw_rddata_p1[15] = \<const0> ;
  assign dfi_3_dw_rddata_p1[14] = \<const0> ;
  assign dfi_3_dw_rddata_p1[13] = \<const0> ;
  assign dfi_3_dw_rddata_p1[12] = \<const0> ;
  assign dfi_3_dw_rddata_p1[11] = \<const0> ;
  assign dfi_3_dw_rddata_p1[10] = \<const0> ;
  assign dfi_3_dw_rddata_p1[9] = \<const0> ;
  assign dfi_3_dw_rddata_p1[8] = \<const0> ;
  assign dfi_3_dw_rddata_p1[7] = \<const0> ;
  assign dfi_3_dw_rddata_p1[6] = \<const0> ;
  assign dfi_3_dw_rddata_p1[5] = \<const0> ;
  assign dfi_3_dw_rddata_p1[4] = \<const0> ;
  assign dfi_3_dw_rddata_p1[3] = \<const0> ;
  assign dfi_3_dw_rddata_p1[2] = \<const0> ;
  assign dfi_3_dw_rddata_p1[1] = \<const0> ;
  assign dfi_3_dw_rddata_p1[0] = \<const0> ;
  assign dfi_3_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_3_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_3_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_3_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_3_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_3_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_3_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_3_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_3_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_3_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_3_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_3_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_3_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_3_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_3_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_3_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_3_dw_rddata_valid[3] = \<const0> ;
  assign dfi_3_dw_rddata_valid[2] = \<const0> ;
  assign dfi_3_dw_rddata_valid[1] = \<const0> ;
  assign dfi_3_dw_rddata_valid[0] = \<const0> ;
  assign dfi_3_init_complete = \<const0> ;
  assign dfi_3_out_rst_n = \<const0> ;
  assign dfi_3_phyupd_ack = \<const0> ;
  assign dfi_4_aw_aerr_n[1] = \<const0> ;
  assign dfi_4_aw_aerr_n[0] = \<const0> ;
  assign dfi_4_clk_init = \<const0> ;
  assign dfi_4_ctrlupd_req = \<const0> ;
  assign dfi_4_dbi_byte_disable[15] = \<const0> ;
  assign dfi_4_dbi_byte_disable[14] = \<const0> ;
  assign dfi_4_dbi_byte_disable[13] = \<const0> ;
  assign dfi_4_dbi_byte_disable[12] = \<const0> ;
  assign dfi_4_dbi_byte_disable[11] = \<const0> ;
  assign dfi_4_dbi_byte_disable[10] = \<const0> ;
  assign dfi_4_dbi_byte_disable[9] = \<const0> ;
  assign dfi_4_dbi_byte_disable[8] = \<const0> ;
  assign dfi_4_dbi_byte_disable[7] = \<const0> ;
  assign dfi_4_dbi_byte_disable[6] = \<const0> ;
  assign dfi_4_dbi_byte_disable[5] = \<const0> ;
  assign dfi_4_dbi_byte_disable[4] = \<const0> ;
  assign dfi_4_dbi_byte_disable[3] = \<const0> ;
  assign dfi_4_dbi_byte_disable[2] = \<const0> ;
  assign dfi_4_dbi_byte_disable[1] = \<const0> ;
  assign dfi_4_dbi_byte_disable[0] = \<const0> ;
  assign dfi_4_dw_derr_n[7] = \<const0> ;
  assign dfi_4_dw_derr_n[6] = \<const0> ;
  assign dfi_4_dw_derr_n[5] = \<const0> ;
  assign dfi_4_dw_derr_n[4] = \<const0> ;
  assign dfi_4_dw_derr_n[3] = \<const0> ;
  assign dfi_4_dw_derr_n[2] = \<const0> ;
  assign dfi_4_dw_derr_n[1] = \<const0> ;
  assign dfi_4_dw_derr_n[0] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_4_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_4_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_4_dw_rddata_p0[255] = \<const0> ;
  assign dfi_4_dw_rddata_p0[254] = \<const0> ;
  assign dfi_4_dw_rddata_p0[253] = \<const0> ;
  assign dfi_4_dw_rddata_p0[252] = \<const0> ;
  assign dfi_4_dw_rddata_p0[251] = \<const0> ;
  assign dfi_4_dw_rddata_p0[250] = \<const0> ;
  assign dfi_4_dw_rddata_p0[249] = \<const0> ;
  assign dfi_4_dw_rddata_p0[248] = \<const0> ;
  assign dfi_4_dw_rddata_p0[247] = \<const0> ;
  assign dfi_4_dw_rddata_p0[246] = \<const0> ;
  assign dfi_4_dw_rddata_p0[245] = \<const0> ;
  assign dfi_4_dw_rddata_p0[244] = \<const0> ;
  assign dfi_4_dw_rddata_p0[243] = \<const0> ;
  assign dfi_4_dw_rddata_p0[242] = \<const0> ;
  assign dfi_4_dw_rddata_p0[241] = \<const0> ;
  assign dfi_4_dw_rddata_p0[240] = \<const0> ;
  assign dfi_4_dw_rddata_p0[239] = \<const0> ;
  assign dfi_4_dw_rddata_p0[238] = \<const0> ;
  assign dfi_4_dw_rddata_p0[237] = \<const0> ;
  assign dfi_4_dw_rddata_p0[236] = \<const0> ;
  assign dfi_4_dw_rddata_p0[235] = \<const0> ;
  assign dfi_4_dw_rddata_p0[234] = \<const0> ;
  assign dfi_4_dw_rddata_p0[233] = \<const0> ;
  assign dfi_4_dw_rddata_p0[232] = \<const0> ;
  assign dfi_4_dw_rddata_p0[231] = \<const0> ;
  assign dfi_4_dw_rddata_p0[230] = \<const0> ;
  assign dfi_4_dw_rddata_p0[229] = \<const0> ;
  assign dfi_4_dw_rddata_p0[228] = \<const0> ;
  assign dfi_4_dw_rddata_p0[227] = \<const0> ;
  assign dfi_4_dw_rddata_p0[226] = \<const0> ;
  assign dfi_4_dw_rddata_p0[225] = \<const0> ;
  assign dfi_4_dw_rddata_p0[224] = \<const0> ;
  assign dfi_4_dw_rddata_p0[223] = \<const0> ;
  assign dfi_4_dw_rddata_p0[222] = \<const0> ;
  assign dfi_4_dw_rddata_p0[221] = \<const0> ;
  assign dfi_4_dw_rddata_p0[220] = \<const0> ;
  assign dfi_4_dw_rddata_p0[219] = \<const0> ;
  assign dfi_4_dw_rddata_p0[218] = \<const0> ;
  assign dfi_4_dw_rddata_p0[217] = \<const0> ;
  assign dfi_4_dw_rddata_p0[216] = \<const0> ;
  assign dfi_4_dw_rddata_p0[215] = \<const0> ;
  assign dfi_4_dw_rddata_p0[214] = \<const0> ;
  assign dfi_4_dw_rddata_p0[213] = \<const0> ;
  assign dfi_4_dw_rddata_p0[212] = \<const0> ;
  assign dfi_4_dw_rddata_p0[211] = \<const0> ;
  assign dfi_4_dw_rddata_p0[210] = \<const0> ;
  assign dfi_4_dw_rddata_p0[209] = \<const0> ;
  assign dfi_4_dw_rddata_p0[208] = \<const0> ;
  assign dfi_4_dw_rddata_p0[207] = \<const0> ;
  assign dfi_4_dw_rddata_p0[206] = \<const0> ;
  assign dfi_4_dw_rddata_p0[205] = \<const0> ;
  assign dfi_4_dw_rddata_p0[204] = \<const0> ;
  assign dfi_4_dw_rddata_p0[203] = \<const0> ;
  assign dfi_4_dw_rddata_p0[202] = \<const0> ;
  assign dfi_4_dw_rddata_p0[201] = \<const0> ;
  assign dfi_4_dw_rddata_p0[200] = \<const0> ;
  assign dfi_4_dw_rddata_p0[199] = \<const0> ;
  assign dfi_4_dw_rddata_p0[198] = \<const0> ;
  assign dfi_4_dw_rddata_p0[197] = \<const0> ;
  assign dfi_4_dw_rddata_p0[196] = \<const0> ;
  assign dfi_4_dw_rddata_p0[195] = \<const0> ;
  assign dfi_4_dw_rddata_p0[194] = \<const0> ;
  assign dfi_4_dw_rddata_p0[193] = \<const0> ;
  assign dfi_4_dw_rddata_p0[192] = \<const0> ;
  assign dfi_4_dw_rddata_p0[191] = \<const0> ;
  assign dfi_4_dw_rddata_p0[190] = \<const0> ;
  assign dfi_4_dw_rddata_p0[189] = \<const0> ;
  assign dfi_4_dw_rddata_p0[188] = \<const0> ;
  assign dfi_4_dw_rddata_p0[187] = \<const0> ;
  assign dfi_4_dw_rddata_p0[186] = \<const0> ;
  assign dfi_4_dw_rddata_p0[185] = \<const0> ;
  assign dfi_4_dw_rddata_p0[184] = \<const0> ;
  assign dfi_4_dw_rddata_p0[183] = \<const0> ;
  assign dfi_4_dw_rddata_p0[182] = \<const0> ;
  assign dfi_4_dw_rddata_p0[181] = \<const0> ;
  assign dfi_4_dw_rddata_p0[180] = \<const0> ;
  assign dfi_4_dw_rddata_p0[179] = \<const0> ;
  assign dfi_4_dw_rddata_p0[178] = \<const0> ;
  assign dfi_4_dw_rddata_p0[177] = \<const0> ;
  assign dfi_4_dw_rddata_p0[176] = \<const0> ;
  assign dfi_4_dw_rddata_p0[175] = \<const0> ;
  assign dfi_4_dw_rddata_p0[174] = \<const0> ;
  assign dfi_4_dw_rddata_p0[173] = \<const0> ;
  assign dfi_4_dw_rddata_p0[172] = \<const0> ;
  assign dfi_4_dw_rddata_p0[171] = \<const0> ;
  assign dfi_4_dw_rddata_p0[170] = \<const0> ;
  assign dfi_4_dw_rddata_p0[169] = \<const0> ;
  assign dfi_4_dw_rddata_p0[168] = \<const0> ;
  assign dfi_4_dw_rddata_p0[167] = \<const0> ;
  assign dfi_4_dw_rddata_p0[166] = \<const0> ;
  assign dfi_4_dw_rddata_p0[165] = \<const0> ;
  assign dfi_4_dw_rddata_p0[164] = \<const0> ;
  assign dfi_4_dw_rddata_p0[163] = \<const0> ;
  assign dfi_4_dw_rddata_p0[162] = \<const0> ;
  assign dfi_4_dw_rddata_p0[161] = \<const0> ;
  assign dfi_4_dw_rddata_p0[160] = \<const0> ;
  assign dfi_4_dw_rddata_p0[159] = \<const0> ;
  assign dfi_4_dw_rddata_p0[158] = \<const0> ;
  assign dfi_4_dw_rddata_p0[157] = \<const0> ;
  assign dfi_4_dw_rddata_p0[156] = \<const0> ;
  assign dfi_4_dw_rddata_p0[155] = \<const0> ;
  assign dfi_4_dw_rddata_p0[154] = \<const0> ;
  assign dfi_4_dw_rddata_p0[153] = \<const0> ;
  assign dfi_4_dw_rddata_p0[152] = \<const0> ;
  assign dfi_4_dw_rddata_p0[151] = \<const0> ;
  assign dfi_4_dw_rddata_p0[150] = \<const0> ;
  assign dfi_4_dw_rddata_p0[149] = \<const0> ;
  assign dfi_4_dw_rddata_p0[148] = \<const0> ;
  assign dfi_4_dw_rddata_p0[147] = \<const0> ;
  assign dfi_4_dw_rddata_p0[146] = \<const0> ;
  assign dfi_4_dw_rddata_p0[145] = \<const0> ;
  assign dfi_4_dw_rddata_p0[144] = \<const0> ;
  assign dfi_4_dw_rddata_p0[143] = \<const0> ;
  assign dfi_4_dw_rddata_p0[142] = \<const0> ;
  assign dfi_4_dw_rddata_p0[141] = \<const0> ;
  assign dfi_4_dw_rddata_p0[140] = \<const0> ;
  assign dfi_4_dw_rddata_p0[139] = \<const0> ;
  assign dfi_4_dw_rddata_p0[138] = \<const0> ;
  assign dfi_4_dw_rddata_p0[137] = \<const0> ;
  assign dfi_4_dw_rddata_p0[136] = \<const0> ;
  assign dfi_4_dw_rddata_p0[135] = \<const0> ;
  assign dfi_4_dw_rddata_p0[134] = \<const0> ;
  assign dfi_4_dw_rddata_p0[133] = \<const0> ;
  assign dfi_4_dw_rddata_p0[132] = \<const0> ;
  assign dfi_4_dw_rddata_p0[131] = \<const0> ;
  assign dfi_4_dw_rddata_p0[130] = \<const0> ;
  assign dfi_4_dw_rddata_p0[129] = \<const0> ;
  assign dfi_4_dw_rddata_p0[128] = \<const0> ;
  assign dfi_4_dw_rddata_p0[127] = \<const0> ;
  assign dfi_4_dw_rddata_p0[126] = \<const0> ;
  assign dfi_4_dw_rddata_p0[125] = \<const0> ;
  assign dfi_4_dw_rddata_p0[124] = \<const0> ;
  assign dfi_4_dw_rddata_p0[123] = \<const0> ;
  assign dfi_4_dw_rddata_p0[122] = \<const0> ;
  assign dfi_4_dw_rddata_p0[121] = \<const0> ;
  assign dfi_4_dw_rddata_p0[120] = \<const0> ;
  assign dfi_4_dw_rddata_p0[119] = \<const0> ;
  assign dfi_4_dw_rddata_p0[118] = \<const0> ;
  assign dfi_4_dw_rddata_p0[117] = \<const0> ;
  assign dfi_4_dw_rddata_p0[116] = \<const0> ;
  assign dfi_4_dw_rddata_p0[115] = \<const0> ;
  assign dfi_4_dw_rddata_p0[114] = \<const0> ;
  assign dfi_4_dw_rddata_p0[113] = \<const0> ;
  assign dfi_4_dw_rddata_p0[112] = \<const0> ;
  assign dfi_4_dw_rddata_p0[111] = \<const0> ;
  assign dfi_4_dw_rddata_p0[110] = \<const0> ;
  assign dfi_4_dw_rddata_p0[109] = \<const0> ;
  assign dfi_4_dw_rddata_p0[108] = \<const0> ;
  assign dfi_4_dw_rddata_p0[107] = \<const0> ;
  assign dfi_4_dw_rddata_p0[106] = \<const0> ;
  assign dfi_4_dw_rddata_p0[105] = \<const0> ;
  assign dfi_4_dw_rddata_p0[104] = \<const0> ;
  assign dfi_4_dw_rddata_p0[103] = \<const0> ;
  assign dfi_4_dw_rddata_p0[102] = \<const0> ;
  assign dfi_4_dw_rddata_p0[101] = \<const0> ;
  assign dfi_4_dw_rddata_p0[100] = \<const0> ;
  assign dfi_4_dw_rddata_p0[99] = \<const0> ;
  assign dfi_4_dw_rddata_p0[98] = \<const0> ;
  assign dfi_4_dw_rddata_p0[97] = \<const0> ;
  assign dfi_4_dw_rddata_p0[96] = \<const0> ;
  assign dfi_4_dw_rddata_p0[95] = \<const0> ;
  assign dfi_4_dw_rddata_p0[94] = \<const0> ;
  assign dfi_4_dw_rddata_p0[93] = \<const0> ;
  assign dfi_4_dw_rddata_p0[92] = \<const0> ;
  assign dfi_4_dw_rddata_p0[91] = \<const0> ;
  assign dfi_4_dw_rddata_p0[90] = \<const0> ;
  assign dfi_4_dw_rddata_p0[89] = \<const0> ;
  assign dfi_4_dw_rddata_p0[88] = \<const0> ;
  assign dfi_4_dw_rddata_p0[87] = \<const0> ;
  assign dfi_4_dw_rddata_p0[86] = \<const0> ;
  assign dfi_4_dw_rddata_p0[85] = \<const0> ;
  assign dfi_4_dw_rddata_p0[84] = \<const0> ;
  assign dfi_4_dw_rddata_p0[83] = \<const0> ;
  assign dfi_4_dw_rddata_p0[82] = \<const0> ;
  assign dfi_4_dw_rddata_p0[81] = \<const0> ;
  assign dfi_4_dw_rddata_p0[80] = \<const0> ;
  assign dfi_4_dw_rddata_p0[79] = \<const0> ;
  assign dfi_4_dw_rddata_p0[78] = \<const0> ;
  assign dfi_4_dw_rddata_p0[77] = \<const0> ;
  assign dfi_4_dw_rddata_p0[76] = \<const0> ;
  assign dfi_4_dw_rddata_p0[75] = \<const0> ;
  assign dfi_4_dw_rddata_p0[74] = \<const0> ;
  assign dfi_4_dw_rddata_p0[73] = \<const0> ;
  assign dfi_4_dw_rddata_p0[72] = \<const0> ;
  assign dfi_4_dw_rddata_p0[71] = \<const0> ;
  assign dfi_4_dw_rddata_p0[70] = \<const0> ;
  assign dfi_4_dw_rddata_p0[69] = \<const0> ;
  assign dfi_4_dw_rddata_p0[68] = \<const0> ;
  assign dfi_4_dw_rddata_p0[67] = \<const0> ;
  assign dfi_4_dw_rddata_p0[66] = \<const0> ;
  assign dfi_4_dw_rddata_p0[65] = \<const0> ;
  assign dfi_4_dw_rddata_p0[64] = \<const0> ;
  assign dfi_4_dw_rddata_p0[63] = \<const0> ;
  assign dfi_4_dw_rddata_p0[62] = \<const0> ;
  assign dfi_4_dw_rddata_p0[61] = \<const0> ;
  assign dfi_4_dw_rddata_p0[60] = \<const0> ;
  assign dfi_4_dw_rddata_p0[59] = \<const0> ;
  assign dfi_4_dw_rddata_p0[58] = \<const0> ;
  assign dfi_4_dw_rddata_p0[57] = \<const0> ;
  assign dfi_4_dw_rddata_p0[56] = \<const0> ;
  assign dfi_4_dw_rddata_p0[55] = \<const0> ;
  assign dfi_4_dw_rddata_p0[54] = \<const0> ;
  assign dfi_4_dw_rddata_p0[53] = \<const0> ;
  assign dfi_4_dw_rddata_p0[52] = \<const0> ;
  assign dfi_4_dw_rddata_p0[51] = \<const0> ;
  assign dfi_4_dw_rddata_p0[50] = \<const0> ;
  assign dfi_4_dw_rddata_p0[49] = \<const0> ;
  assign dfi_4_dw_rddata_p0[48] = \<const0> ;
  assign dfi_4_dw_rddata_p0[47] = \<const0> ;
  assign dfi_4_dw_rddata_p0[46] = \<const0> ;
  assign dfi_4_dw_rddata_p0[45] = \<const0> ;
  assign dfi_4_dw_rddata_p0[44] = \<const0> ;
  assign dfi_4_dw_rddata_p0[43] = \<const0> ;
  assign dfi_4_dw_rddata_p0[42] = \<const0> ;
  assign dfi_4_dw_rddata_p0[41] = \<const0> ;
  assign dfi_4_dw_rddata_p0[40] = \<const0> ;
  assign dfi_4_dw_rddata_p0[39] = \<const0> ;
  assign dfi_4_dw_rddata_p0[38] = \<const0> ;
  assign dfi_4_dw_rddata_p0[37] = \<const0> ;
  assign dfi_4_dw_rddata_p0[36] = \<const0> ;
  assign dfi_4_dw_rddata_p0[35] = \<const0> ;
  assign dfi_4_dw_rddata_p0[34] = \<const0> ;
  assign dfi_4_dw_rddata_p0[33] = \<const0> ;
  assign dfi_4_dw_rddata_p0[32] = \<const0> ;
  assign dfi_4_dw_rddata_p0[31] = \<const0> ;
  assign dfi_4_dw_rddata_p0[30] = \<const0> ;
  assign dfi_4_dw_rddata_p0[29] = \<const0> ;
  assign dfi_4_dw_rddata_p0[28] = \<const0> ;
  assign dfi_4_dw_rddata_p0[27] = \<const0> ;
  assign dfi_4_dw_rddata_p0[26] = \<const0> ;
  assign dfi_4_dw_rddata_p0[25] = \<const0> ;
  assign dfi_4_dw_rddata_p0[24] = \<const0> ;
  assign dfi_4_dw_rddata_p0[23] = \<const0> ;
  assign dfi_4_dw_rddata_p0[22] = \<const0> ;
  assign dfi_4_dw_rddata_p0[21] = \<const0> ;
  assign dfi_4_dw_rddata_p0[20] = \<const0> ;
  assign dfi_4_dw_rddata_p0[19] = \<const0> ;
  assign dfi_4_dw_rddata_p0[18] = \<const0> ;
  assign dfi_4_dw_rddata_p0[17] = \<const0> ;
  assign dfi_4_dw_rddata_p0[16] = \<const0> ;
  assign dfi_4_dw_rddata_p0[15] = \<const0> ;
  assign dfi_4_dw_rddata_p0[14] = \<const0> ;
  assign dfi_4_dw_rddata_p0[13] = \<const0> ;
  assign dfi_4_dw_rddata_p0[12] = \<const0> ;
  assign dfi_4_dw_rddata_p0[11] = \<const0> ;
  assign dfi_4_dw_rddata_p0[10] = \<const0> ;
  assign dfi_4_dw_rddata_p0[9] = \<const0> ;
  assign dfi_4_dw_rddata_p0[8] = \<const0> ;
  assign dfi_4_dw_rddata_p0[7] = \<const0> ;
  assign dfi_4_dw_rddata_p0[6] = \<const0> ;
  assign dfi_4_dw_rddata_p0[5] = \<const0> ;
  assign dfi_4_dw_rddata_p0[4] = \<const0> ;
  assign dfi_4_dw_rddata_p0[3] = \<const0> ;
  assign dfi_4_dw_rddata_p0[2] = \<const0> ;
  assign dfi_4_dw_rddata_p0[1] = \<const0> ;
  assign dfi_4_dw_rddata_p0[0] = \<const0> ;
  assign dfi_4_dw_rddata_p1[255] = \<const0> ;
  assign dfi_4_dw_rddata_p1[254] = \<const0> ;
  assign dfi_4_dw_rddata_p1[253] = \<const0> ;
  assign dfi_4_dw_rddata_p1[252] = \<const0> ;
  assign dfi_4_dw_rddata_p1[251] = \<const0> ;
  assign dfi_4_dw_rddata_p1[250] = \<const0> ;
  assign dfi_4_dw_rddata_p1[249] = \<const0> ;
  assign dfi_4_dw_rddata_p1[248] = \<const0> ;
  assign dfi_4_dw_rddata_p1[247] = \<const0> ;
  assign dfi_4_dw_rddata_p1[246] = \<const0> ;
  assign dfi_4_dw_rddata_p1[245] = \<const0> ;
  assign dfi_4_dw_rddata_p1[244] = \<const0> ;
  assign dfi_4_dw_rddata_p1[243] = \<const0> ;
  assign dfi_4_dw_rddata_p1[242] = \<const0> ;
  assign dfi_4_dw_rddata_p1[241] = \<const0> ;
  assign dfi_4_dw_rddata_p1[240] = \<const0> ;
  assign dfi_4_dw_rddata_p1[239] = \<const0> ;
  assign dfi_4_dw_rddata_p1[238] = \<const0> ;
  assign dfi_4_dw_rddata_p1[237] = \<const0> ;
  assign dfi_4_dw_rddata_p1[236] = \<const0> ;
  assign dfi_4_dw_rddata_p1[235] = \<const0> ;
  assign dfi_4_dw_rddata_p1[234] = \<const0> ;
  assign dfi_4_dw_rddata_p1[233] = \<const0> ;
  assign dfi_4_dw_rddata_p1[232] = \<const0> ;
  assign dfi_4_dw_rddata_p1[231] = \<const0> ;
  assign dfi_4_dw_rddata_p1[230] = \<const0> ;
  assign dfi_4_dw_rddata_p1[229] = \<const0> ;
  assign dfi_4_dw_rddata_p1[228] = \<const0> ;
  assign dfi_4_dw_rddata_p1[227] = \<const0> ;
  assign dfi_4_dw_rddata_p1[226] = \<const0> ;
  assign dfi_4_dw_rddata_p1[225] = \<const0> ;
  assign dfi_4_dw_rddata_p1[224] = \<const0> ;
  assign dfi_4_dw_rddata_p1[223] = \<const0> ;
  assign dfi_4_dw_rddata_p1[222] = \<const0> ;
  assign dfi_4_dw_rddata_p1[221] = \<const0> ;
  assign dfi_4_dw_rddata_p1[220] = \<const0> ;
  assign dfi_4_dw_rddata_p1[219] = \<const0> ;
  assign dfi_4_dw_rddata_p1[218] = \<const0> ;
  assign dfi_4_dw_rddata_p1[217] = \<const0> ;
  assign dfi_4_dw_rddata_p1[216] = \<const0> ;
  assign dfi_4_dw_rddata_p1[215] = \<const0> ;
  assign dfi_4_dw_rddata_p1[214] = \<const0> ;
  assign dfi_4_dw_rddata_p1[213] = \<const0> ;
  assign dfi_4_dw_rddata_p1[212] = \<const0> ;
  assign dfi_4_dw_rddata_p1[211] = \<const0> ;
  assign dfi_4_dw_rddata_p1[210] = \<const0> ;
  assign dfi_4_dw_rddata_p1[209] = \<const0> ;
  assign dfi_4_dw_rddata_p1[208] = \<const0> ;
  assign dfi_4_dw_rddata_p1[207] = \<const0> ;
  assign dfi_4_dw_rddata_p1[206] = \<const0> ;
  assign dfi_4_dw_rddata_p1[205] = \<const0> ;
  assign dfi_4_dw_rddata_p1[204] = \<const0> ;
  assign dfi_4_dw_rddata_p1[203] = \<const0> ;
  assign dfi_4_dw_rddata_p1[202] = \<const0> ;
  assign dfi_4_dw_rddata_p1[201] = \<const0> ;
  assign dfi_4_dw_rddata_p1[200] = \<const0> ;
  assign dfi_4_dw_rddata_p1[199] = \<const0> ;
  assign dfi_4_dw_rddata_p1[198] = \<const0> ;
  assign dfi_4_dw_rddata_p1[197] = \<const0> ;
  assign dfi_4_dw_rddata_p1[196] = \<const0> ;
  assign dfi_4_dw_rddata_p1[195] = \<const0> ;
  assign dfi_4_dw_rddata_p1[194] = \<const0> ;
  assign dfi_4_dw_rddata_p1[193] = \<const0> ;
  assign dfi_4_dw_rddata_p1[192] = \<const0> ;
  assign dfi_4_dw_rddata_p1[191] = \<const0> ;
  assign dfi_4_dw_rddata_p1[190] = \<const0> ;
  assign dfi_4_dw_rddata_p1[189] = \<const0> ;
  assign dfi_4_dw_rddata_p1[188] = \<const0> ;
  assign dfi_4_dw_rddata_p1[187] = \<const0> ;
  assign dfi_4_dw_rddata_p1[186] = \<const0> ;
  assign dfi_4_dw_rddata_p1[185] = \<const0> ;
  assign dfi_4_dw_rddata_p1[184] = \<const0> ;
  assign dfi_4_dw_rddata_p1[183] = \<const0> ;
  assign dfi_4_dw_rddata_p1[182] = \<const0> ;
  assign dfi_4_dw_rddata_p1[181] = \<const0> ;
  assign dfi_4_dw_rddata_p1[180] = \<const0> ;
  assign dfi_4_dw_rddata_p1[179] = \<const0> ;
  assign dfi_4_dw_rddata_p1[178] = \<const0> ;
  assign dfi_4_dw_rddata_p1[177] = \<const0> ;
  assign dfi_4_dw_rddata_p1[176] = \<const0> ;
  assign dfi_4_dw_rddata_p1[175] = \<const0> ;
  assign dfi_4_dw_rddata_p1[174] = \<const0> ;
  assign dfi_4_dw_rddata_p1[173] = \<const0> ;
  assign dfi_4_dw_rddata_p1[172] = \<const0> ;
  assign dfi_4_dw_rddata_p1[171] = \<const0> ;
  assign dfi_4_dw_rddata_p1[170] = \<const0> ;
  assign dfi_4_dw_rddata_p1[169] = \<const0> ;
  assign dfi_4_dw_rddata_p1[168] = \<const0> ;
  assign dfi_4_dw_rddata_p1[167] = \<const0> ;
  assign dfi_4_dw_rddata_p1[166] = \<const0> ;
  assign dfi_4_dw_rddata_p1[165] = \<const0> ;
  assign dfi_4_dw_rddata_p1[164] = \<const0> ;
  assign dfi_4_dw_rddata_p1[163] = \<const0> ;
  assign dfi_4_dw_rddata_p1[162] = \<const0> ;
  assign dfi_4_dw_rddata_p1[161] = \<const0> ;
  assign dfi_4_dw_rddata_p1[160] = \<const0> ;
  assign dfi_4_dw_rddata_p1[159] = \<const0> ;
  assign dfi_4_dw_rddata_p1[158] = \<const0> ;
  assign dfi_4_dw_rddata_p1[157] = \<const0> ;
  assign dfi_4_dw_rddata_p1[156] = \<const0> ;
  assign dfi_4_dw_rddata_p1[155] = \<const0> ;
  assign dfi_4_dw_rddata_p1[154] = \<const0> ;
  assign dfi_4_dw_rddata_p1[153] = \<const0> ;
  assign dfi_4_dw_rddata_p1[152] = \<const0> ;
  assign dfi_4_dw_rddata_p1[151] = \<const0> ;
  assign dfi_4_dw_rddata_p1[150] = \<const0> ;
  assign dfi_4_dw_rddata_p1[149] = \<const0> ;
  assign dfi_4_dw_rddata_p1[148] = \<const0> ;
  assign dfi_4_dw_rddata_p1[147] = \<const0> ;
  assign dfi_4_dw_rddata_p1[146] = \<const0> ;
  assign dfi_4_dw_rddata_p1[145] = \<const0> ;
  assign dfi_4_dw_rddata_p1[144] = \<const0> ;
  assign dfi_4_dw_rddata_p1[143] = \<const0> ;
  assign dfi_4_dw_rddata_p1[142] = \<const0> ;
  assign dfi_4_dw_rddata_p1[141] = \<const0> ;
  assign dfi_4_dw_rddata_p1[140] = \<const0> ;
  assign dfi_4_dw_rddata_p1[139] = \<const0> ;
  assign dfi_4_dw_rddata_p1[138] = \<const0> ;
  assign dfi_4_dw_rddata_p1[137] = \<const0> ;
  assign dfi_4_dw_rddata_p1[136] = \<const0> ;
  assign dfi_4_dw_rddata_p1[135] = \<const0> ;
  assign dfi_4_dw_rddata_p1[134] = \<const0> ;
  assign dfi_4_dw_rddata_p1[133] = \<const0> ;
  assign dfi_4_dw_rddata_p1[132] = \<const0> ;
  assign dfi_4_dw_rddata_p1[131] = \<const0> ;
  assign dfi_4_dw_rddata_p1[130] = \<const0> ;
  assign dfi_4_dw_rddata_p1[129] = \<const0> ;
  assign dfi_4_dw_rddata_p1[128] = \<const0> ;
  assign dfi_4_dw_rddata_p1[127] = \<const0> ;
  assign dfi_4_dw_rddata_p1[126] = \<const0> ;
  assign dfi_4_dw_rddata_p1[125] = \<const0> ;
  assign dfi_4_dw_rddata_p1[124] = \<const0> ;
  assign dfi_4_dw_rddata_p1[123] = \<const0> ;
  assign dfi_4_dw_rddata_p1[122] = \<const0> ;
  assign dfi_4_dw_rddata_p1[121] = \<const0> ;
  assign dfi_4_dw_rddata_p1[120] = \<const0> ;
  assign dfi_4_dw_rddata_p1[119] = \<const0> ;
  assign dfi_4_dw_rddata_p1[118] = \<const0> ;
  assign dfi_4_dw_rddata_p1[117] = \<const0> ;
  assign dfi_4_dw_rddata_p1[116] = \<const0> ;
  assign dfi_4_dw_rddata_p1[115] = \<const0> ;
  assign dfi_4_dw_rddata_p1[114] = \<const0> ;
  assign dfi_4_dw_rddata_p1[113] = \<const0> ;
  assign dfi_4_dw_rddata_p1[112] = \<const0> ;
  assign dfi_4_dw_rddata_p1[111] = \<const0> ;
  assign dfi_4_dw_rddata_p1[110] = \<const0> ;
  assign dfi_4_dw_rddata_p1[109] = \<const0> ;
  assign dfi_4_dw_rddata_p1[108] = \<const0> ;
  assign dfi_4_dw_rddata_p1[107] = \<const0> ;
  assign dfi_4_dw_rddata_p1[106] = \<const0> ;
  assign dfi_4_dw_rddata_p1[105] = \<const0> ;
  assign dfi_4_dw_rddata_p1[104] = \<const0> ;
  assign dfi_4_dw_rddata_p1[103] = \<const0> ;
  assign dfi_4_dw_rddata_p1[102] = \<const0> ;
  assign dfi_4_dw_rddata_p1[101] = \<const0> ;
  assign dfi_4_dw_rddata_p1[100] = \<const0> ;
  assign dfi_4_dw_rddata_p1[99] = \<const0> ;
  assign dfi_4_dw_rddata_p1[98] = \<const0> ;
  assign dfi_4_dw_rddata_p1[97] = \<const0> ;
  assign dfi_4_dw_rddata_p1[96] = \<const0> ;
  assign dfi_4_dw_rddata_p1[95] = \<const0> ;
  assign dfi_4_dw_rddata_p1[94] = \<const0> ;
  assign dfi_4_dw_rddata_p1[93] = \<const0> ;
  assign dfi_4_dw_rddata_p1[92] = \<const0> ;
  assign dfi_4_dw_rddata_p1[91] = \<const0> ;
  assign dfi_4_dw_rddata_p1[90] = \<const0> ;
  assign dfi_4_dw_rddata_p1[89] = \<const0> ;
  assign dfi_4_dw_rddata_p1[88] = \<const0> ;
  assign dfi_4_dw_rddata_p1[87] = \<const0> ;
  assign dfi_4_dw_rddata_p1[86] = \<const0> ;
  assign dfi_4_dw_rddata_p1[85] = \<const0> ;
  assign dfi_4_dw_rddata_p1[84] = \<const0> ;
  assign dfi_4_dw_rddata_p1[83] = \<const0> ;
  assign dfi_4_dw_rddata_p1[82] = \<const0> ;
  assign dfi_4_dw_rddata_p1[81] = \<const0> ;
  assign dfi_4_dw_rddata_p1[80] = \<const0> ;
  assign dfi_4_dw_rddata_p1[79] = \<const0> ;
  assign dfi_4_dw_rddata_p1[78] = \<const0> ;
  assign dfi_4_dw_rddata_p1[77] = \<const0> ;
  assign dfi_4_dw_rddata_p1[76] = \<const0> ;
  assign dfi_4_dw_rddata_p1[75] = \<const0> ;
  assign dfi_4_dw_rddata_p1[74] = \<const0> ;
  assign dfi_4_dw_rddata_p1[73] = \<const0> ;
  assign dfi_4_dw_rddata_p1[72] = \<const0> ;
  assign dfi_4_dw_rddata_p1[71] = \<const0> ;
  assign dfi_4_dw_rddata_p1[70] = \<const0> ;
  assign dfi_4_dw_rddata_p1[69] = \<const0> ;
  assign dfi_4_dw_rddata_p1[68] = \<const0> ;
  assign dfi_4_dw_rddata_p1[67] = \<const0> ;
  assign dfi_4_dw_rddata_p1[66] = \<const0> ;
  assign dfi_4_dw_rddata_p1[65] = \<const0> ;
  assign dfi_4_dw_rddata_p1[64] = \<const0> ;
  assign dfi_4_dw_rddata_p1[63] = \<const0> ;
  assign dfi_4_dw_rddata_p1[62] = \<const0> ;
  assign dfi_4_dw_rddata_p1[61] = \<const0> ;
  assign dfi_4_dw_rddata_p1[60] = \<const0> ;
  assign dfi_4_dw_rddata_p1[59] = \<const0> ;
  assign dfi_4_dw_rddata_p1[58] = \<const0> ;
  assign dfi_4_dw_rddata_p1[57] = \<const0> ;
  assign dfi_4_dw_rddata_p1[56] = \<const0> ;
  assign dfi_4_dw_rddata_p1[55] = \<const0> ;
  assign dfi_4_dw_rddata_p1[54] = \<const0> ;
  assign dfi_4_dw_rddata_p1[53] = \<const0> ;
  assign dfi_4_dw_rddata_p1[52] = \<const0> ;
  assign dfi_4_dw_rddata_p1[51] = \<const0> ;
  assign dfi_4_dw_rddata_p1[50] = \<const0> ;
  assign dfi_4_dw_rddata_p1[49] = \<const0> ;
  assign dfi_4_dw_rddata_p1[48] = \<const0> ;
  assign dfi_4_dw_rddata_p1[47] = \<const0> ;
  assign dfi_4_dw_rddata_p1[46] = \<const0> ;
  assign dfi_4_dw_rddata_p1[45] = \<const0> ;
  assign dfi_4_dw_rddata_p1[44] = \<const0> ;
  assign dfi_4_dw_rddata_p1[43] = \<const0> ;
  assign dfi_4_dw_rddata_p1[42] = \<const0> ;
  assign dfi_4_dw_rddata_p1[41] = \<const0> ;
  assign dfi_4_dw_rddata_p1[40] = \<const0> ;
  assign dfi_4_dw_rddata_p1[39] = \<const0> ;
  assign dfi_4_dw_rddata_p1[38] = \<const0> ;
  assign dfi_4_dw_rddata_p1[37] = \<const0> ;
  assign dfi_4_dw_rddata_p1[36] = \<const0> ;
  assign dfi_4_dw_rddata_p1[35] = \<const0> ;
  assign dfi_4_dw_rddata_p1[34] = \<const0> ;
  assign dfi_4_dw_rddata_p1[33] = \<const0> ;
  assign dfi_4_dw_rddata_p1[32] = \<const0> ;
  assign dfi_4_dw_rddata_p1[31] = \<const0> ;
  assign dfi_4_dw_rddata_p1[30] = \<const0> ;
  assign dfi_4_dw_rddata_p1[29] = \<const0> ;
  assign dfi_4_dw_rddata_p1[28] = \<const0> ;
  assign dfi_4_dw_rddata_p1[27] = \<const0> ;
  assign dfi_4_dw_rddata_p1[26] = \<const0> ;
  assign dfi_4_dw_rddata_p1[25] = \<const0> ;
  assign dfi_4_dw_rddata_p1[24] = \<const0> ;
  assign dfi_4_dw_rddata_p1[23] = \<const0> ;
  assign dfi_4_dw_rddata_p1[22] = \<const0> ;
  assign dfi_4_dw_rddata_p1[21] = \<const0> ;
  assign dfi_4_dw_rddata_p1[20] = \<const0> ;
  assign dfi_4_dw_rddata_p1[19] = \<const0> ;
  assign dfi_4_dw_rddata_p1[18] = \<const0> ;
  assign dfi_4_dw_rddata_p1[17] = \<const0> ;
  assign dfi_4_dw_rddata_p1[16] = \<const0> ;
  assign dfi_4_dw_rddata_p1[15] = \<const0> ;
  assign dfi_4_dw_rddata_p1[14] = \<const0> ;
  assign dfi_4_dw_rddata_p1[13] = \<const0> ;
  assign dfi_4_dw_rddata_p1[12] = \<const0> ;
  assign dfi_4_dw_rddata_p1[11] = \<const0> ;
  assign dfi_4_dw_rddata_p1[10] = \<const0> ;
  assign dfi_4_dw_rddata_p1[9] = \<const0> ;
  assign dfi_4_dw_rddata_p1[8] = \<const0> ;
  assign dfi_4_dw_rddata_p1[7] = \<const0> ;
  assign dfi_4_dw_rddata_p1[6] = \<const0> ;
  assign dfi_4_dw_rddata_p1[5] = \<const0> ;
  assign dfi_4_dw_rddata_p1[4] = \<const0> ;
  assign dfi_4_dw_rddata_p1[3] = \<const0> ;
  assign dfi_4_dw_rddata_p1[2] = \<const0> ;
  assign dfi_4_dw_rddata_p1[1] = \<const0> ;
  assign dfi_4_dw_rddata_p1[0] = \<const0> ;
  assign dfi_4_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_4_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_4_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_4_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_4_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_4_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_4_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_4_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_4_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_4_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_4_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_4_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_4_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_4_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_4_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_4_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_4_dw_rddata_valid[3] = \<const0> ;
  assign dfi_4_dw_rddata_valid[2] = \<const0> ;
  assign dfi_4_dw_rddata_valid[1] = \<const0> ;
  assign dfi_4_dw_rddata_valid[0] = \<const0> ;
  assign dfi_4_init_complete = \<const0> ;
  assign dfi_4_out_rst_n = \<const0> ;
  assign dfi_4_phyupd_ack = \<const0> ;
  assign dfi_5_aw_aerr_n[1] = \<const0> ;
  assign dfi_5_aw_aerr_n[0] = \<const0> ;
  assign dfi_5_clk_init = \<const0> ;
  assign dfi_5_ctrlupd_req = \<const0> ;
  assign dfi_5_dbi_byte_disable[15] = \<const0> ;
  assign dfi_5_dbi_byte_disable[14] = \<const0> ;
  assign dfi_5_dbi_byte_disable[13] = \<const0> ;
  assign dfi_5_dbi_byte_disable[12] = \<const0> ;
  assign dfi_5_dbi_byte_disable[11] = \<const0> ;
  assign dfi_5_dbi_byte_disable[10] = \<const0> ;
  assign dfi_5_dbi_byte_disable[9] = \<const0> ;
  assign dfi_5_dbi_byte_disable[8] = \<const0> ;
  assign dfi_5_dbi_byte_disable[7] = \<const0> ;
  assign dfi_5_dbi_byte_disable[6] = \<const0> ;
  assign dfi_5_dbi_byte_disable[5] = \<const0> ;
  assign dfi_5_dbi_byte_disable[4] = \<const0> ;
  assign dfi_5_dbi_byte_disable[3] = \<const0> ;
  assign dfi_5_dbi_byte_disable[2] = \<const0> ;
  assign dfi_5_dbi_byte_disable[1] = \<const0> ;
  assign dfi_5_dbi_byte_disable[0] = \<const0> ;
  assign dfi_5_dw_derr_n[7] = \<const0> ;
  assign dfi_5_dw_derr_n[6] = \<const0> ;
  assign dfi_5_dw_derr_n[5] = \<const0> ;
  assign dfi_5_dw_derr_n[4] = \<const0> ;
  assign dfi_5_dw_derr_n[3] = \<const0> ;
  assign dfi_5_dw_derr_n[2] = \<const0> ;
  assign dfi_5_dw_derr_n[1] = \<const0> ;
  assign dfi_5_dw_derr_n[0] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_5_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_5_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_5_dw_rddata_p0[255] = \<const0> ;
  assign dfi_5_dw_rddata_p0[254] = \<const0> ;
  assign dfi_5_dw_rddata_p0[253] = \<const0> ;
  assign dfi_5_dw_rddata_p0[252] = \<const0> ;
  assign dfi_5_dw_rddata_p0[251] = \<const0> ;
  assign dfi_5_dw_rddata_p0[250] = \<const0> ;
  assign dfi_5_dw_rddata_p0[249] = \<const0> ;
  assign dfi_5_dw_rddata_p0[248] = \<const0> ;
  assign dfi_5_dw_rddata_p0[247] = \<const0> ;
  assign dfi_5_dw_rddata_p0[246] = \<const0> ;
  assign dfi_5_dw_rddata_p0[245] = \<const0> ;
  assign dfi_5_dw_rddata_p0[244] = \<const0> ;
  assign dfi_5_dw_rddata_p0[243] = \<const0> ;
  assign dfi_5_dw_rddata_p0[242] = \<const0> ;
  assign dfi_5_dw_rddata_p0[241] = \<const0> ;
  assign dfi_5_dw_rddata_p0[240] = \<const0> ;
  assign dfi_5_dw_rddata_p0[239] = \<const0> ;
  assign dfi_5_dw_rddata_p0[238] = \<const0> ;
  assign dfi_5_dw_rddata_p0[237] = \<const0> ;
  assign dfi_5_dw_rddata_p0[236] = \<const0> ;
  assign dfi_5_dw_rddata_p0[235] = \<const0> ;
  assign dfi_5_dw_rddata_p0[234] = \<const0> ;
  assign dfi_5_dw_rddata_p0[233] = \<const0> ;
  assign dfi_5_dw_rddata_p0[232] = \<const0> ;
  assign dfi_5_dw_rddata_p0[231] = \<const0> ;
  assign dfi_5_dw_rddata_p0[230] = \<const0> ;
  assign dfi_5_dw_rddata_p0[229] = \<const0> ;
  assign dfi_5_dw_rddata_p0[228] = \<const0> ;
  assign dfi_5_dw_rddata_p0[227] = \<const0> ;
  assign dfi_5_dw_rddata_p0[226] = \<const0> ;
  assign dfi_5_dw_rddata_p0[225] = \<const0> ;
  assign dfi_5_dw_rddata_p0[224] = \<const0> ;
  assign dfi_5_dw_rddata_p0[223] = \<const0> ;
  assign dfi_5_dw_rddata_p0[222] = \<const0> ;
  assign dfi_5_dw_rddata_p0[221] = \<const0> ;
  assign dfi_5_dw_rddata_p0[220] = \<const0> ;
  assign dfi_5_dw_rddata_p0[219] = \<const0> ;
  assign dfi_5_dw_rddata_p0[218] = \<const0> ;
  assign dfi_5_dw_rddata_p0[217] = \<const0> ;
  assign dfi_5_dw_rddata_p0[216] = \<const0> ;
  assign dfi_5_dw_rddata_p0[215] = \<const0> ;
  assign dfi_5_dw_rddata_p0[214] = \<const0> ;
  assign dfi_5_dw_rddata_p0[213] = \<const0> ;
  assign dfi_5_dw_rddata_p0[212] = \<const0> ;
  assign dfi_5_dw_rddata_p0[211] = \<const0> ;
  assign dfi_5_dw_rddata_p0[210] = \<const0> ;
  assign dfi_5_dw_rddata_p0[209] = \<const0> ;
  assign dfi_5_dw_rddata_p0[208] = \<const0> ;
  assign dfi_5_dw_rddata_p0[207] = \<const0> ;
  assign dfi_5_dw_rddata_p0[206] = \<const0> ;
  assign dfi_5_dw_rddata_p0[205] = \<const0> ;
  assign dfi_5_dw_rddata_p0[204] = \<const0> ;
  assign dfi_5_dw_rddata_p0[203] = \<const0> ;
  assign dfi_5_dw_rddata_p0[202] = \<const0> ;
  assign dfi_5_dw_rddata_p0[201] = \<const0> ;
  assign dfi_5_dw_rddata_p0[200] = \<const0> ;
  assign dfi_5_dw_rddata_p0[199] = \<const0> ;
  assign dfi_5_dw_rddata_p0[198] = \<const0> ;
  assign dfi_5_dw_rddata_p0[197] = \<const0> ;
  assign dfi_5_dw_rddata_p0[196] = \<const0> ;
  assign dfi_5_dw_rddata_p0[195] = \<const0> ;
  assign dfi_5_dw_rddata_p0[194] = \<const0> ;
  assign dfi_5_dw_rddata_p0[193] = \<const0> ;
  assign dfi_5_dw_rddata_p0[192] = \<const0> ;
  assign dfi_5_dw_rddata_p0[191] = \<const0> ;
  assign dfi_5_dw_rddata_p0[190] = \<const0> ;
  assign dfi_5_dw_rddata_p0[189] = \<const0> ;
  assign dfi_5_dw_rddata_p0[188] = \<const0> ;
  assign dfi_5_dw_rddata_p0[187] = \<const0> ;
  assign dfi_5_dw_rddata_p0[186] = \<const0> ;
  assign dfi_5_dw_rddata_p0[185] = \<const0> ;
  assign dfi_5_dw_rddata_p0[184] = \<const0> ;
  assign dfi_5_dw_rddata_p0[183] = \<const0> ;
  assign dfi_5_dw_rddata_p0[182] = \<const0> ;
  assign dfi_5_dw_rddata_p0[181] = \<const0> ;
  assign dfi_5_dw_rddata_p0[180] = \<const0> ;
  assign dfi_5_dw_rddata_p0[179] = \<const0> ;
  assign dfi_5_dw_rddata_p0[178] = \<const0> ;
  assign dfi_5_dw_rddata_p0[177] = \<const0> ;
  assign dfi_5_dw_rddata_p0[176] = \<const0> ;
  assign dfi_5_dw_rddata_p0[175] = \<const0> ;
  assign dfi_5_dw_rddata_p0[174] = \<const0> ;
  assign dfi_5_dw_rddata_p0[173] = \<const0> ;
  assign dfi_5_dw_rddata_p0[172] = \<const0> ;
  assign dfi_5_dw_rddata_p0[171] = \<const0> ;
  assign dfi_5_dw_rddata_p0[170] = \<const0> ;
  assign dfi_5_dw_rddata_p0[169] = \<const0> ;
  assign dfi_5_dw_rddata_p0[168] = \<const0> ;
  assign dfi_5_dw_rddata_p0[167] = \<const0> ;
  assign dfi_5_dw_rddata_p0[166] = \<const0> ;
  assign dfi_5_dw_rddata_p0[165] = \<const0> ;
  assign dfi_5_dw_rddata_p0[164] = \<const0> ;
  assign dfi_5_dw_rddata_p0[163] = \<const0> ;
  assign dfi_5_dw_rddata_p0[162] = \<const0> ;
  assign dfi_5_dw_rddata_p0[161] = \<const0> ;
  assign dfi_5_dw_rddata_p0[160] = \<const0> ;
  assign dfi_5_dw_rddata_p0[159] = \<const0> ;
  assign dfi_5_dw_rddata_p0[158] = \<const0> ;
  assign dfi_5_dw_rddata_p0[157] = \<const0> ;
  assign dfi_5_dw_rddata_p0[156] = \<const0> ;
  assign dfi_5_dw_rddata_p0[155] = \<const0> ;
  assign dfi_5_dw_rddata_p0[154] = \<const0> ;
  assign dfi_5_dw_rddata_p0[153] = \<const0> ;
  assign dfi_5_dw_rddata_p0[152] = \<const0> ;
  assign dfi_5_dw_rddata_p0[151] = \<const0> ;
  assign dfi_5_dw_rddata_p0[150] = \<const0> ;
  assign dfi_5_dw_rddata_p0[149] = \<const0> ;
  assign dfi_5_dw_rddata_p0[148] = \<const0> ;
  assign dfi_5_dw_rddata_p0[147] = \<const0> ;
  assign dfi_5_dw_rddata_p0[146] = \<const0> ;
  assign dfi_5_dw_rddata_p0[145] = \<const0> ;
  assign dfi_5_dw_rddata_p0[144] = \<const0> ;
  assign dfi_5_dw_rddata_p0[143] = \<const0> ;
  assign dfi_5_dw_rddata_p0[142] = \<const0> ;
  assign dfi_5_dw_rddata_p0[141] = \<const0> ;
  assign dfi_5_dw_rddata_p0[140] = \<const0> ;
  assign dfi_5_dw_rddata_p0[139] = \<const0> ;
  assign dfi_5_dw_rddata_p0[138] = \<const0> ;
  assign dfi_5_dw_rddata_p0[137] = \<const0> ;
  assign dfi_5_dw_rddata_p0[136] = \<const0> ;
  assign dfi_5_dw_rddata_p0[135] = \<const0> ;
  assign dfi_5_dw_rddata_p0[134] = \<const0> ;
  assign dfi_5_dw_rddata_p0[133] = \<const0> ;
  assign dfi_5_dw_rddata_p0[132] = \<const0> ;
  assign dfi_5_dw_rddata_p0[131] = \<const0> ;
  assign dfi_5_dw_rddata_p0[130] = \<const0> ;
  assign dfi_5_dw_rddata_p0[129] = \<const0> ;
  assign dfi_5_dw_rddata_p0[128] = \<const0> ;
  assign dfi_5_dw_rddata_p0[127] = \<const0> ;
  assign dfi_5_dw_rddata_p0[126] = \<const0> ;
  assign dfi_5_dw_rddata_p0[125] = \<const0> ;
  assign dfi_5_dw_rddata_p0[124] = \<const0> ;
  assign dfi_5_dw_rddata_p0[123] = \<const0> ;
  assign dfi_5_dw_rddata_p0[122] = \<const0> ;
  assign dfi_5_dw_rddata_p0[121] = \<const0> ;
  assign dfi_5_dw_rddata_p0[120] = \<const0> ;
  assign dfi_5_dw_rddata_p0[119] = \<const0> ;
  assign dfi_5_dw_rddata_p0[118] = \<const0> ;
  assign dfi_5_dw_rddata_p0[117] = \<const0> ;
  assign dfi_5_dw_rddata_p0[116] = \<const0> ;
  assign dfi_5_dw_rddata_p0[115] = \<const0> ;
  assign dfi_5_dw_rddata_p0[114] = \<const0> ;
  assign dfi_5_dw_rddata_p0[113] = \<const0> ;
  assign dfi_5_dw_rddata_p0[112] = \<const0> ;
  assign dfi_5_dw_rddata_p0[111] = \<const0> ;
  assign dfi_5_dw_rddata_p0[110] = \<const0> ;
  assign dfi_5_dw_rddata_p0[109] = \<const0> ;
  assign dfi_5_dw_rddata_p0[108] = \<const0> ;
  assign dfi_5_dw_rddata_p0[107] = \<const0> ;
  assign dfi_5_dw_rddata_p0[106] = \<const0> ;
  assign dfi_5_dw_rddata_p0[105] = \<const0> ;
  assign dfi_5_dw_rddata_p0[104] = \<const0> ;
  assign dfi_5_dw_rddata_p0[103] = \<const0> ;
  assign dfi_5_dw_rddata_p0[102] = \<const0> ;
  assign dfi_5_dw_rddata_p0[101] = \<const0> ;
  assign dfi_5_dw_rddata_p0[100] = \<const0> ;
  assign dfi_5_dw_rddata_p0[99] = \<const0> ;
  assign dfi_5_dw_rddata_p0[98] = \<const0> ;
  assign dfi_5_dw_rddata_p0[97] = \<const0> ;
  assign dfi_5_dw_rddata_p0[96] = \<const0> ;
  assign dfi_5_dw_rddata_p0[95] = \<const0> ;
  assign dfi_5_dw_rddata_p0[94] = \<const0> ;
  assign dfi_5_dw_rddata_p0[93] = \<const0> ;
  assign dfi_5_dw_rddata_p0[92] = \<const0> ;
  assign dfi_5_dw_rddata_p0[91] = \<const0> ;
  assign dfi_5_dw_rddata_p0[90] = \<const0> ;
  assign dfi_5_dw_rddata_p0[89] = \<const0> ;
  assign dfi_5_dw_rddata_p0[88] = \<const0> ;
  assign dfi_5_dw_rddata_p0[87] = \<const0> ;
  assign dfi_5_dw_rddata_p0[86] = \<const0> ;
  assign dfi_5_dw_rddata_p0[85] = \<const0> ;
  assign dfi_5_dw_rddata_p0[84] = \<const0> ;
  assign dfi_5_dw_rddata_p0[83] = \<const0> ;
  assign dfi_5_dw_rddata_p0[82] = \<const0> ;
  assign dfi_5_dw_rddata_p0[81] = \<const0> ;
  assign dfi_5_dw_rddata_p0[80] = \<const0> ;
  assign dfi_5_dw_rddata_p0[79] = \<const0> ;
  assign dfi_5_dw_rddata_p0[78] = \<const0> ;
  assign dfi_5_dw_rddata_p0[77] = \<const0> ;
  assign dfi_5_dw_rddata_p0[76] = \<const0> ;
  assign dfi_5_dw_rddata_p0[75] = \<const0> ;
  assign dfi_5_dw_rddata_p0[74] = \<const0> ;
  assign dfi_5_dw_rddata_p0[73] = \<const0> ;
  assign dfi_5_dw_rddata_p0[72] = \<const0> ;
  assign dfi_5_dw_rddata_p0[71] = \<const0> ;
  assign dfi_5_dw_rddata_p0[70] = \<const0> ;
  assign dfi_5_dw_rddata_p0[69] = \<const0> ;
  assign dfi_5_dw_rddata_p0[68] = \<const0> ;
  assign dfi_5_dw_rddata_p0[67] = \<const0> ;
  assign dfi_5_dw_rddata_p0[66] = \<const0> ;
  assign dfi_5_dw_rddata_p0[65] = \<const0> ;
  assign dfi_5_dw_rddata_p0[64] = \<const0> ;
  assign dfi_5_dw_rddata_p0[63] = \<const0> ;
  assign dfi_5_dw_rddata_p0[62] = \<const0> ;
  assign dfi_5_dw_rddata_p0[61] = \<const0> ;
  assign dfi_5_dw_rddata_p0[60] = \<const0> ;
  assign dfi_5_dw_rddata_p0[59] = \<const0> ;
  assign dfi_5_dw_rddata_p0[58] = \<const0> ;
  assign dfi_5_dw_rddata_p0[57] = \<const0> ;
  assign dfi_5_dw_rddata_p0[56] = \<const0> ;
  assign dfi_5_dw_rddata_p0[55] = \<const0> ;
  assign dfi_5_dw_rddata_p0[54] = \<const0> ;
  assign dfi_5_dw_rddata_p0[53] = \<const0> ;
  assign dfi_5_dw_rddata_p0[52] = \<const0> ;
  assign dfi_5_dw_rddata_p0[51] = \<const0> ;
  assign dfi_5_dw_rddata_p0[50] = \<const0> ;
  assign dfi_5_dw_rddata_p0[49] = \<const0> ;
  assign dfi_5_dw_rddata_p0[48] = \<const0> ;
  assign dfi_5_dw_rddata_p0[47] = \<const0> ;
  assign dfi_5_dw_rddata_p0[46] = \<const0> ;
  assign dfi_5_dw_rddata_p0[45] = \<const0> ;
  assign dfi_5_dw_rddata_p0[44] = \<const0> ;
  assign dfi_5_dw_rddata_p0[43] = \<const0> ;
  assign dfi_5_dw_rddata_p0[42] = \<const0> ;
  assign dfi_5_dw_rddata_p0[41] = \<const0> ;
  assign dfi_5_dw_rddata_p0[40] = \<const0> ;
  assign dfi_5_dw_rddata_p0[39] = \<const0> ;
  assign dfi_5_dw_rddata_p0[38] = \<const0> ;
  assign dfi_5_dw_rddata_p0[37] = \<const0> ;
  assign dfi_5_dw_rddata_p0[36] = \<const0> ;
  assign dfi_5_dw_rddata_p0[35] = \<const0> ;
  assign dfi_5_dw_rddata_p0[34] = \<const0> ;
  assign dfi_5_dw_rddata_p0[33] = \<const0> ;
  assign dfi_5_dw_rddata_p0[32] = \<const0> ;
  assign dfi_5_dw_rddata_p0[31] = \<const0> ;
  assign dfi_5_dw_rddata_p0[30] = \<const0> ;
  assign dfi_5_dw_rddata_p0[29] = \<const0> ;
  assign dfi_5_dw_rddata_p0[28] = \<const0> ;
  assign dfi_5_dw_rddata_p0[27] = \<const0> ;
  assign dfi_5_dw_rddata_p0[26] = \<const0> ;
  assign dfi_5_dw_rddata_p0[25] = \<const0> ;
  assign dfi_5_dw_rddata_p0[24] = \<const0> ;
  assign dfi_5_dw_rddata_p0[23] = \<const0> ;
  assign dfi_5_dw_rddata_p0[22] = \<const0> ;
  assign dfi_5_dw_rddata_p0[21] = \<const0> ;
  assign dfi_5_dw_rddata_p0[20] = \<const0> ;
  assign dfi_5_dw_rddata_p0[19] = \<const0> ;
  assign dfi_5_dw_rddata_p0[18] = \<const0> ;
  assign dfi_5_dw_rddata_p0[17] = \<const0> ;
  assign dfi_5_dw_rddata_p0[16] = \<const0> ;
  assign dfi_5_dw_rddata_p0[15] = \<const0> ;
  assign dfi_5_dw_rddata_p0[14] = \<const0> ;
  assign dfi_5_dw_rddata_p0[13] = \<const0> ;
  assign dfi_5_dw_rddata_p0[12] = \<const0> ;
  assign dfi_5_dw_rddata_p0[11] = \<const0> ;
  assign dfi_5_dw_rddata_p0[10] = \<const0> ;
  assign dfi_5_dw_rddata_p0[9] = \<const0> ;
  assign dfi_5_dw_rddata_p0[8] = \<const0> ;
  assign dfi_5_dw_rddata_p0[7] = \<const0> ;
  assign dfi_5_dw_rddata_p0[6] = \<const0> ;
  assign dfi_5_dw_rddata_p0[5] = \<const0> ;
  assign dfi_5_dw_rddata_p0[4] = \<const0> ;
  assign dfi_5_dw_rddata_p0[3] = \<const0> ;
  assign dfi_5_dw_rddata_p0[2] = \<const0> ;
  assign dfi_5_dw_rddata_p0[1] = \<const0> ;
  assign dfi_5_dw_rddata_p0[0] = \<const0> ;
  assign dfi_5_dw_rddata_p1[255] = \<const0> ;
  assign dfi_5_dw_rddata_p1[254] = \<const0> ;
  assign dfi_5_dw_rddata_p1[253] = \<const0> ;
  assign dfi_5_dw_rddata_p1[252] = \<const0> ;
  assign dfi_5_dw_rddata_p1[251] = \<const0> ;
  assign dfi_5_dw_rddata_p1[250] = \<const0> ;
  assign dfi_5_dw_rddata_p1[249] = \<const0> ;
  assign dfi_5_dw_rddata_p1[248] = \<const0> ;
  assign dfi_5_dw_rddata_p1[247] = \<const0> ;
  assign dfi_5_dw_rddata_p1[246] = \<const0> ;
  assign dfi_5_dw_rddata_p1[245] = \<const0> ;
  assign dfi_5_dw_rddata_p1[244] = \<const0> ;
  assign dfi_5_dw_rddata_p1[243] = \<const0> ;
  assign dfi_5_dw_rddata_p1[242] = \<const0> ;
  assign dfi_5_dw_rddata_p1[241] = \<const0> ;
  assign dfi_5_dw_rddata_p1[240] = \<const0> ;
  assign dfi_5_dw_rddata_p1[239] = \<const0> ;
  assign dfi_5_dw_rddata_p1[238] = \<const0> ;
  assign dfi_5_dw_rddata_p1[237] = \<const0> ;
  assign dfi_5_dw_rddata_p1[236] = \<const0> ;
  assign dfi_5_dw_rddata_p1[235] = \<const0> ;
  assign dfi_5_dw_rddata_p1[234] = \<const0> ;
  assign dfi_5_dw_rddata_p1[233] = \<const0> ;
  assign dfi_5_dw_rddata_p1[232] = \<const0> ;
  assign dfi_5_dw_rddata_p1[231] = \<const0> ;
  assign dfi_5_dw_rddata_p1[230] = \<const0> ;
  assign dfi_5_dw_rddata_p1[229] = \<const0> ;
  assign dfi_5_dw_rddata_p1[228] = \<const0> ;
  assign dfi_5_dw_rddata_p1[227] = \<const0> ;
  assign dfi_5_dw_rddata_p1[226] = \<const0> ;
  assign dfi_5_dw_rddata_p1[225] = \<const0> ;
  assign dfi_5_dw_rddata_p1[224] = \<const0> ;
  assign dfi_5_dw_rddata_p1[223] = \<const0> ;
  assign dfi_5_dw_rddata_p1[222] = \<const0> ;
  assign dfi_5_dw_rddata_p1[221] = \<const0> ;
  assign dfi_5_dw_rddata_p1[220] = \<const0> ;
  assign dfi_5_dw_rddata_p1[219] = \<const0> ;
  assign dfi_5_dw_rddata_p1[218] = \<const0> ;
  assign dfi_5_dw_rddata_p1[217] = \<const0> ;
  assign dfi_5_dw_rddata_p1[216] = \<const0> ;
  assign dfi_5_dw_rddata_p1[215] = \<const0> ;
  assign dfi_5_dw_rddata_p1[214] = \<const0> ;
  assign dfi_5_dw_rddata_p1[213] = \<const0> ;
  assign dfi_5_dw_rddata_p1[212] = \<const0> ;
  assign dfi_5_dw_rddata_p1[211] = \<const0> ;
  assign dfi_5_dw_rddata_p1[210] = \<const0> ;
  assign dfi_5_dw_rddata_p1[209] = \<const0> ;
  assign dfi_5_dw_rddata_p1[208] = \<const0> ;
  assign dfi_5_dw_rddata_p1[207] = \<const0> ;
  assign dfi_5_dw_rddata_p1[206] = \<const0> ;
  assign dfi_5_dw_rddata_p1[205] = \<const0> ;
  assign dfi_5_dw_rddata_p1[204] = \<const0> ;
  assign dfi_5_dw_rddata_p1[203] = \<const0> ;
  assign dfi_5_dw_rddata_p1[202] = \<const0> ;
  assign dfi_5_dw_rddata_p1[201] = \<const0> ;
  assign dfi_5_dw_rddata_p1[200] = \<const0> ;
  assign dfi_5_dw_rddata_p1[199] = \<const0> ;
  assign dfi_5_dw_rddata_p1[198] = \<const0> ;
  assign dfi_5_dw_rddata_p1[197] = \<const0> ;
  assign dfi_5_dw_rddata_p1[196] = \<const0> ;
  assign dfi_5_dw_rddata_p1[195] = \<const0> ;
  assign dfi_5_dw_rddata_p1[194] = \<const0> ;
  assign dfi_5_dw_rddata_p1[193] = \<const0> ;
  assign dfi_5_dw_rddata_p1[192] = \<const0> ;
  assign dfi_5_dw_rddata_p1[191] = \<const0> ;
  assign dfi_5_dw_rddata_p1[190] = \<const0> ;
  assign dfi_5_dw_rddata_p1[189] = \<const0> ;
  assign dfi_5_dw_rddata_p1[188] = \<const0> ;
  assign dfi_5_dw_rddata_p1[187] = \<const0> ;
  assign dfi_5_dw_rddata_p1[186] = \<const0> ;
  assign dfi_5_dw_rddata_p1[185] = \<const0> ;
  assign dfi_5_dw_rddata_p1[184] = \<const0> ;
  assign dfi_5_dw_rddata_p1[183] = \<const0> ;
  assign dfi_5_dw_rddata_p1[182] = \<const0> ;
  assign dfi_5_dw_rddata_p1[181] = \<const0> ;
  assign dfi_5_dw_rddata_p1[180] = \<const0> ;
  assign dfi_5_dw_rddata_p1[179] = \<const0> ;
  assign dfi_5_dw_rddata_p1[178] = \<const0> ;
  assign dfi_5_dw_rddata_p1[177] = \<const0> ;
  assign dfi_5_dw_rddata_p1[176] = \<const0> ;
  assign dfi_5_dw_rddata_p1[175] = \<const0> ;
  assign dfi_5_dw_rddata_p1[174] = \<const0> ;
  assign dfi_5_dw_rddata_p1[173] = \<const0> ;
  assign dfi_5_dw_rddata_p1[172] = \<const0> ;
  assign dfi_5_dw_rddata_p1[171] = \<const0> ;
  assign dfi_5_dw_rddata_p1[170] = \<const0> ;
  assign dfi_5_dw_rddata_p1[169] = \<const0> ;
  assign dfi_5_dw_rddata_p1[168] = \<const0> ;
  assign dfi_5_dw_rddata_p1[167] = \<const0> ;
  assign dfi_5_dw_rddata_p1[166] = \<const0> ;
  assign dfi_5_dw_rddata_p1[165] = \<const0> ;
  assign dfi_5_dw_rddata_p1[164] = \<const0> ;
  assign dfi_5_dw_rddata_p1[163] = \<const0> ;
  assign dfi_5_dw_rddata_p1[162] = \<const0> ;
  assign dfi_5_dw_rddata_p1[161] = \<const0> ;
  assign dfi_5_dw_rddata_p1[160] = \<const0> ;
  assign dfi_5_dw_rddata_p1[159] = \<const0> ;
  assign dfi_5_dw_rddata_p1[158] = \<const0> ;
  assign dfi_5_dw_rddata_p1[157] = \<const0> ;
  assign dfi_5_dw_rddata_p1[156] = \<const0> ;
  assign dfi_5_dw_rddata_p1[155] = \<const0> ;
  assign dfi_5_dw_rddata_p1[154] = \<const0> ;
  assign dfi_5_dw_rddata_p1[153] = \<const0> ;
  assign dfi_5_dw_rddata_p1[152] = \<const0> ;
  assign dfi_5_dw_rddata_p1[151] = \<const0> ;
  assign dfi_5_dw_rddata_p1[150] = \<const0> ;
  assign dfi_5_dw_rddata_p1[149] = \<const0> ;
  assign dfi_5_dw_rddata_p1[148] = \<const0> ;
  assign dfi_5_dw_rddata_p1[147] = \<const0> ;
  assign dfi_5_dw_rddata_p1[146] = \<const0> ;
  assign dfi_5_dw_rddata_p1[145] = \<const0> ;
  assign dfi_5_dw_rddata_p1[144] = \<const0> ;
  assign dfi_5_dw_rddata_p1[143] = \<const0> ;
  assign dfi_5_dw_rddata_p1[142] = \<const0> ;
  assign dfi_5_dw_rddata_p1[141] = \<const0> ;
  assign dfi_5_dw_rddata_p1[140] = \<const0> ;
  assign dfi_5_dw_rddata_p1[139] = \<const0> ;
  assign dfi_5_dw_rddata_p1[138] = \<const0> ;
  assign dfi_5_dw_rddata_p1[137] = \<const0> ;
  assign dfi_5_dw_rddata_p1[136] = \<const0> ;
  assign dfi_5_dw_rddata_p1[135] = \<const0> ;
  assign dfi_5_dw_rddata_p1[134] = \<const0> ;
  assign dfi_5_dw_rddata_p1[133] = \<const0> ;
  assign dfi_5_dw_rddata_p1[132] = \<const0> ;
  assign dfi_5_dw_rddata_p1[131] = \<const0> ;
  assign dfi_5_dw_rddata_p1[130] = \<const0> ;
  assign dfi_5_dw_rddata_p1[129] = \<const0> ;
  assign dfi_5_dw_rddata_p1[128] = \<const0> ;
  assign dfi_5_dw_rddata_p1[127] = \<const0> ;
  assign dfi_5_dw_rddata_p1[126] = \<const0> ;
  assign dfi_5_dw_rddata_p1[125] = \<const0> ;
  assign dfi_5_dw_rddata_p1[124] = \<const0> ;
  assign dfi_5_dw_rddata_p1[123] = \<const0> ;
  assign dfi_5_dw_rddata_p1[122] = \<const0> ;
  assign dfi_5_dw_rddata_p1[121] = \<const0> ;
  assign dfi_5_dw_rddata_p1[120] = \<const0> ;
  assign dfi_5_dw_rddata_p1[119] = \<const0> ;
  assign dfi_5_dw_rddata_p1[118] = \<const0> ;
  assign dfi_5_dw_rddata_p1[117] = \<const0> ;
  assign dfi_5_dw_rddata_p1[116] = \<const0> ;
  assign dfi_5_dw_rddata_p1[115] = \<const0> ;
  assign dfi_5_dw_rddata_p1[114] = \<const0> ;
  assign dfi_5_dw_rddata_p1[113] = \<const0> ;
  assign dfi_5_dw_rddata_p1[112] = \<const0> ;
  assign dfi_5_dw_rddata_p1[111] = \<const0> ;
  assign dfi_5_dw_rddata_p1[110] = \<const0> ;
  assign dfi_5_dw_rddata_p1[109] = \<const0> ;
  assign dfi_5_dw_rddata_p1[108] = \<const0> ;
  assign dfi_5_dw_rddata_p1[107] = \<const0> ;
  assign dfi_5_dw_rddata_p1[106] = \<const0> ;
  assign dfi_5_dw_rddata_p1[105] = \<const0> ;
  assign dfi_5_dw_rddata_p1[104] = \<const0> ;
  assign dfi_5_dw_rddata_p1[103] = \<const0> ;
  assign dfi_5_dw_rddata_p1[102] = \<const0> ;
  assign dfi_5_dw_rddata_p1[101] = \<const0> ;
  assign dfi_5_dw_rddata_p1[100] = \<const0> ;
  assign dfi_5_dw_rddata_p1[99] = \<const0> ;
  assign dfi_5_dw_rddata_p1[98] = \<const0> ;
  assign dfi_5_dw_rddata_p1[97] = \<const0> ;
  assign dfi_5_dw_rddata_p1[96] = \<const0> ;
  assign dfi_5_dw_rddata_p1[95] = \<const0> ;
  assign dfi_5_dw_rddata_p1[94] = \<const0> ;
  assign dfi_5_dw_rddata_p1[93] = \<const0> ;
  assign dfi_5_dw_rddata_p1[92] = \<const0> ;
  assign dfi_5_dw_rddata_p1[91] = \<const0> ;
  assign dfi_5_dw_rddata_p1[90] = \<const0> ;
  assign dfi_5_dw_rddata_p1[89] = \<const0> ;
  assign dfi_5_dw_rddata_p1[88] = \<const0> ;
  assign dfi_5_dw_rddata_p1[87] = \<const0> ;
  assign dfi_5_dw_rddata_p1[86] = \<const0> ;
  assign dfi_5_dw_rddata_p1[85] = \<const0> ;
  assign dfi_5_dw_rddata_p1[84] = \<const0> ;
  assign dfi_5_dw_rddata_p1[83] = \<const0> ;
  assign dfi_5_dw_rddata_p1[82] = \<const0> ;
  assign dfi_5_dw_rddata_p1[81] = \<const0> ;
  assign dfi_5_dw_rddata_p1[80] = \<const0> ;
  assign dfi_5_dw_rddata_p1[79] = \<const0> ;
  assign dfi_5_dw_rddata_p1[78] = \<const0> ;
  assign dfi_5_dw_rddata_p1[77] = \<const0> ;
  assign dfi_5_dw_rddata_p1[76] = \<const0> ;
  assign dfi_5_dw_rddata_p1[75] = \<const0> ;
  assign dfi_5_dw_rddata_p1[74] = \<const0> ;
  assign dfi_5_dw_rddata_p1[73] = \<const0> ;
  assign dfi_5_dw_rddata_p1[72] = \<const0> ;
  assign dfi_5_dw_rddata_p1[71] = \<const0> ;
  assign dfi_5_dw_rddata_p1[70] = \<const0> ;
  assign dfi_5_dw_rddata_p1[69] = \<const0> ;
  assign dfi_5_dw_rddata_p1[68] = \<const0> ;
  assign dfi_5_dw_rddata_p1[67] = \<const0> ;
  assign dfi_5_dw_rddata_p1[66] = \<const0> ;
  assign dfi_5_dw_rddata_p1[65] = \<const0> ;
  assign dfi_5_dw_rddata_p1[64] = \<const0> ;
  assign dfi_5_dw_rddata_p1[63] = \<const0> ;
  assign dfi_5_dw_rddata_p1[62] = \<const0> ;
  assign dfi_5_dw_rddata_p1[61] = \<const0> ;
  assign dfi_5_dw_rddata_p1[60] = \<const0> ;
  assign dfi_5_dw_rddata_p1[59] = \<const0> ;
  assign dfi_5_dw_rddata_p1[58] = \<const0> ;
  assign dfi_5_dw_rddata_p1[57] = \<const0> ;
  assign dfi_5_dw_rddata_p1[56] = \<const0> ;
  assign dfi_5_dw_rddata_p1[55] = \<const0> ;
  assign dfi_5_dw_rddata_p1[54] = \<const0> ;
  assign dfi_5_dw_rddata_p1[53] = \<const0> ;
  assign dfi_5_dw_rddata_p1[52] = \<const0> ;
  assign dfi_5_dw_rddata_p1[51] = \<const0> ;
  assign dfi_5_dw_rddata_p1[50] = \<const0> ;
  assign dfi_5_dw_rddata_p1[49] = \<const0> ;
  assign dfi_5_dw_rddata_p1[48] = \<const0> ;
  assign dfi_5_dw_rddata_p1[47] = \<const0> ;
  assign dfi_5_dw_rddata_p1[46] = \<const0> ;
  assign dfi_5_dw_rddata_p1[45] = \<const0> ;
  assign dfi_5_dw_rddata_p1[44] = \<const0> ;
  assign dfi_5_dw_rddata_p1[43] = \<const0> ;
  assign dfi_5_dw_rddata_p1[42] = \<const0> ;
  assign dfi_5_dw_rddata_p1[41] = \<const0> ;
  assign dfi_5_dw_rddata_p1[40] = \<const0> ;
  assign dfi_5_dw_rddata_p1[39] = \<const0> ;
  assign dfi_5_dw_rddata_p1[38] = \<const0> ;
  assign dfi_5_dw_rddata_p1[37] = \<const0> ;
  assign dfi_5_dw_rddata_p1[36] = \<const0> ;
  assign dfi_5_dw_rddata_p1[35] = \<const0> ;
  assign dfi_5_dw_rddata_p1[34] = \<const0> ;
  assign dfi_5_dw_rddata_p1[33] = \<const0> ;
  assign dfi_5_dw_rddata_p1[32] = \<const0> ;
  assign dfi_5_dw_rddata_p1[31] = \<const0> ;
  assign dfi_5_dw_rddata_p1[30] = \<const0> ;
  assign dfi_5_dw_rddata_p1[29] = \<const0> ;
  assign dfi_5_dw_rddata_p1[28] = \<const0> ;
  assign dfi_5_dw_rddata_p1[27] = \<const0> ;
  assign dfi_5_dw_rddata_p1[26] = \<const0> ;
  assign dfi_5_dw_rddata_p1[25] = \<const0> ;
  assign dfi_5_dw_rddata_p1[24] = \<const0> ;
  assign dfi_5_dw_rddata_p1[23] = \<const0> ;
  assign dfi_5_dw_rddata_p1[22] = \<const0> ;
  assign dfi_5_dw_rddata_p1[21] = \<const0> ;
  assign dfi_5_dw_rddata_p1[20] = \<const0> ;
  assign dfi_5_dw_rddata_p1[19] = \<const0> ;
  assign dfi_5_dw_rddata_p1[18] = \<const0> ;
  assign dfi_5_dw_rddata_p1[17] = \<const0> ;
  assign dfi_5_dw_rddata_p1[16] = \<const0> ;
  assign dfi_5_dw_rddata_p1[15] = \<const0> ;
  assign dfi_5_dw_rddata_p1[14] = \<const0> ;
  assign dfi_5_dw_rddata_p1[13] = \<const0> ;
  assign dfi_5_dw_rddata_p1[12] = \<const0> ;
  assign dfi_5_dw_rddata_p1[11] = \<const0> ;
  assign dfi_5_dw_rddata_p1[10] = \<const0> ;
  assign dfi_5_dw_rddata_p1[9] = \<const0> ;
  assign dfi_5_dw_rddata_p1[8] = \<const0> ;
  assign dfi_5_dw_rddata_p1[7] = \<const0> ;
  assign dfi_5_dw_rddata_p1[6] = \<const0> ;
  assign dfi_5_dw_rddata_p1[5] = \<const0> ;
  assign dfi_5_dw_rddata_p1[4] = \<const0> ;
  assign dfi_5_dw_rddata_p1[3] = \<const0> ;
  assign dfi_5_dw_rddata_p1[2] = \<const0> ;
  assign dfi_5_dw_rddata_p1[1] = \<const0> ;
  assign dfi_5_dw_rddata_p1[0] = \<const0> ;
  assign dfi_5_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_5_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_5_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_5_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_5_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_5_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_5_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_5_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_5_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_5_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_5_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_5_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_5_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_5_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_5_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_5_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_5_dw_rddata_valid[3] = \<const0> ;
  assign dfi_5_dw_rddata_valid[2] = \<const0> ;
  assign dfi_5_dw_rddata_valid[1] = \<const0> ;
  assign dfi_5_dw_rddata_valid[0] = \<const0> ;
  assign dfi_5_init_complete = \<const0> ;
  assign dfi_5_out_rst_n = \<const0> ;
  assign dfi_5_phyupd_ack = \<const0> ;
  assign dfi_6_aw_aerr_n[1] = \<const0> ;
  assign dfi_6_aw_aerr_n[0] = \<const0> ;
  assign dfi_6_clk_init = \<const0> ;
  assign dfi_6_ctrlupd_req = \<const0> ;
  assign dfi_6_dbi_byte_disable[15] = \<const0> ;
  assign dfi_6_dbi_byte_disable[14] = \<const0> ;
  assign dfi_6_dbi_byte_disable[13] = \<const0> ;
  assign dfi_6_dbi_byte_disable[12] = \<const0> ;
  assign dfi_6_dbi_byte_disable[11] = \<const0> ;
  assign dfi_6_dbi_byte_disable[10] = \<const0> ;
  assign dfi_6_dbi_byte_disable[9] = \<const0> ;
  assign dfi_6_dbi_byte_disable[8] = \<const0> ;
  assign dfi_6_dbi_byte_disable[7] = \<const0> ;
  assign dfi_6_dbi_byte_disable[6] = \<const0> ;
  assign dfi_6_dbi_byte_disable[5] = \<const0> ;
  assign dfi_6_dbi_byte_disable[4] = \<const0> ;
  assign dfi_6_dbi_byte_disable[3] = \<const0> ;
  assign dfi_6_dbi_byte_disable[2] = \<const0> ;
  assign dfi_6_dbi_byte_disable[1] = \<const0> ;
  assign dfi_6_dbi_byte_disable[0] = \<const0> ;
  assign dfi_6_dw_derr_n[7] = \<const0> ;
  assign dfi_6_dw_derr_n[6] = \<const0> ;
  assign dfi_6_dw_derr_n[5] = \<const0> ;
  assign dfi_6_dw_derr_n[4] = \<const0> ;
  assign dfi_6_dw_derr_n[3] = \<const0> ;
  assign dfi_6_dw_derr_n[2] = \<const0> ;
  assign dfi_6_dw_derr_n[1] = \<const0> ;
  assign dfi_6_dw_derr_n[0] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_6_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_6_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_6_dw_rddata_p0[255] = \<const0> ;
  assign dfi_6_dw_rddata_p0[254] = \<const0> ;
  assign dfi_6_dw_rddata_p0[253] = \<const0> ;
  assign dfi_6_dw_rddata_p0[252] = \<const0> ;
  assign dfi_6_dw_rddata_p0[251] = \<const0> ;
  assign dfi_6_dw_rddata_p0[250] = \<const0> ;
  assign dfi_6_dw_rddata_p0[249] = \<const0> ;
  assign dfi_6_dw_rddata_p0[248] = \<const0> ;
  assign dfi_6_dw_rddata_p0[247] = \<const0> ;
  assign dfi_6_dw_rddata_p0[246] = \<const0> ;
  assign dfi_6_dw_rddata_p0[245] = \<const0> ;
  assign dfi_6_dw_rddata_p0[244] = \<const0> ;
  assign dfi_6_dw_rddata_p0[243] = \<const0> ;
  assign dfi_6_dw_rddata_p0[242] = \<const0> ;
  assign dfi_6_dw_rddata_p0[241] = \<const0> ;
  assign dfi_6_dw_rddata_p0[240] = \<const0> ;
  assign dfi_6_dw_rddata_p0[239] = \<const0> ;
  assign dfi_6_dw_rddata_p0[238] = \<const0> ;
  assign dfi_6_dw_rddata_p0[237] = \<const0> ;
  assign dfi_6_dw_rddata_p0[236] = \<const0> ;
  assign dfi_6_dw_rddata_p0[235] = \<const0> ;
  assign dfi_6_dw_rddata_p0[234] = \<const0> ;
  assign dfi_6_dw_rddata_p0[233] = \<const0> ;
  assign dfi_6_dw_rddata_p0[232] = \<const0> ;
  assign dfi_6_dw_rddata_p0[231] = \<const0> ;
  assign dfi_6_dw_rddata_p0[230] = \<const0> ;
  assign dfi_6_dw_rddata_p0[229] = \<const0> ;
  assign dfi_6_dw_rddata_p0[228] = \<const0> ;
  assign dfi_6_dw_rddata_p0[227] = \<const0> ;
  assign dfi_6_dw_rddata_p0[226] = \<const0> ;
  assign dfi_6_dw_rddata_p0[225] = \<const0> ;
  assign dfi_6_dw_rddata_p0[224] = \<const0> ;
  assign dfi_6_dw_rddata_p0[223] = \<const0> ;
  assign dfi_6_dw_rddata_p0[222] = \<const0> ;
  assign dfi_6_dw_rddata_p0[221] = \<const0> ;
  assign dfi_6_dw_rddata_p0[220] = \<const0> ;
  assign dfi_6_dw_rddata_p0[219] = \<const0> ;
  assign dfi_6_dw_rddata_p0[218] = \<const0> ;
  assign dfi_6_dw_rddata_p0[217] = \<const0> ;
  assign dfi_6_dw_rddata_p0[216] = \<const0> ;
  assign dfi_6_dw_rddata_p0[215] = \<const0> ;
  assign dfi_6_dw_rddata_p0[214] = \<const0> ;
  assign dfi_6_dw_rddata_p0[213] = \<const0> ;
  assign dfi_6_dw_rddata_p0[212] = \<const0> ;
  assign dfi_6_dw_rddata_p0[211] = \<const0> ;
  assign dfi_6_dw_rddata_p0[210] = \<const0> ;
  assign dfi_6_dw_rddata_p0[209] = \<const0> ;
  assign dfi_6_dw_rddata_p0[208] = \<const0> ;
  assign dfi_6_dw_rddata_p0[207] = \<const0> ;
  assign dfi_6_dw_rddata_p0[206] = \<const0> ;
  assign dfi_6_dw_rddata_p0[205] = \<const0> ;
  assign dfi_6_dw_rddata_p0[204] = \<const0> ;
  assign dfi_6_dw_rddata_p0[203] = \<const0> ;
  assign dfi_6_dw_rddata_p0[202] = \<const0> ;
  assign dfi_6_dw_rddata_p0[201] = \<const0> ;
  assign dfi_6_dw_rddata_p0[200] = \<const0> ;
  assign dfi_6_dw_rddata_p0[199] = \<const0> ;
  assign dfi_6_dw_rddata_p0[198] = \<const0> ;
  assign dfi_6_dw_rddata_p0[197] = \<const0> ;
  assign dfi_6_dw_rddata_p0[196] = \<const0> ;
  assign dfi_6_dw_rddata_p0[195] = \<const0> ;
  assign dfi_6_dw_rddata_p0[194] = \<const0> ;
  assign dfi_6_dw_rddata_p0[193] = \<const0> ;
  assign dfi_6_dw_rddata_p0[192] = \<const0> ;
  assign dfi_6_dw_rddata_p0[191] = \<const0> ;
  assign dfi_6_dw_rddata_p0[190] = \<const0> ;
  assign dfi_6_dw_rddata_p0[189] = \<const0> ;
  assign dfi_6_dw_rddata_p0[188] = \<const0> ;
  assign dfi_6_dw_rddata_p0[187] = \<const0> ;
  assign dfi_6_dw_rddata_p0[186] = \<const0> ;
  assign dfi_6_dw_rddata_p0[185] = \<const0> ;
  assign dfi_6_dw_rddata_p0[184] = \<const0> ;
  assign dfi_6_dw_rddata_p0[183] = \<const0> ;
  assign dfi_6_dw_rddata_p0[182] = \<const0> ;
  assign dfi_6_dw_rddata_p0[181] = \<const0> ;
  assign dfi_6_dw_rddata_p0[180] = \<const0> ;
  assign dfi_6_dw_rddata_p0[179] = \<const0> ;
  assign dfi_6_dw_rddata_p0[178] = \<const0> ;
  assign dfi_6_dw_rddata_p0[177] = \<const0> ;
  assign dfi_6_dw_rddata_p0[176] = \<const0> ;
  assign dfi_6_dw_rddata_p0[175] = \<const0> ;
  assign dfi_6_dw_rddata_p0[174] = \<const0> ;
  assign dfi_6_dw_rddata_p0[173] = \<const0> ;
  assign dfi_6_dw_rddata_p0[172] = \<const0> ;
  assign dfi_6_dw_rddata_p0[171] = \<const0> ;
  assign dfi_6_dw_rddata_p0[170] = \<const0> ;
  assign dfi_6_dw_rddata_p0[169] = \<const0> ;
  assign dfi_6_dw_rddata_p0[168] = \<const0> ;
  assign dfi_6_dw_rddata_p0[167] = \<const0> ;
  assign dfi_6_dw_rddata_p0[166] = \<const0> ;
  assign dfi_6_dw_rddata_p0[165] = \<const0> ;
  assign dfi_6_dw_rddata_p0[164] = \<const0> ;
  assign dfi_6_dw_rddata_p0[163] = \<const0> ;
  assign dfi_6_dw_rddata_p0[162] = \<const0> ;
  assign dfi_6_dw_rddata_p0[161] = \<const0> ;
  assign dfi_6_dw_rddata_p0[160] = \<const0> ;
  assign dfi_6_dw_rddata_p0[159] = \<const0> ;
  assign dfi_6_dw_rddata_p0[158] = \<const0> ;
  assign dfi_6_dw_rddata_p0[157] = \<const0> ;
  assign dfi_6_dw_rddata_p0[156] = \<const0> ;
  assign dfi_6_dw_rddata_p0[155] = \<const0> ;
  assign dfi_6_dw_rddata_p0[154] = \<const0> ;
  assign dfi_6_dw_rddata_p0[153] = \<const0> ;
  assign dfi_6_dw_rddata_p0[152] = \<const0> ;
  assign dfi_6_dw_rddata_p0[151] = \<const0> ;
  assign dfi_6_dw_rddata_p0[150] = \<const0> ;
  assign dfi_6_dw_rddata_p0[149] = \<const0> ;
  assign dfi_6_dw_rddata_p0[148] = \<const0> ;
  assign dfi_6_dw_rddata_p0[147] = \<const0> ;
  assign dfi_6_dw_rddata_p0[146] = \<const0> ;
  assign dfi_6_dw_rddata_p0[145] = \<const0> ;
  assign dfi_6_dw_rddata_p0[144] = \<const0> ;
  assign dfi_6_dw_rddata_p0[143] = \<const0> ;
  assign dfi_6_dw_rddata_p0[142] = \<const0> ;
  assign dfi_6_dw_rddata_p0[141] = \<const0> ;
  assign dfi_6_dw_rddata_p0[140] = \<const0> ;
  assign dfi_6_dw_rddata_p0[139] = \<const0> ;
  assign dfi_6_dw_rddata_p0[138] = \<const0> ;
  assign dfi_6_dw_rddata_p0[137] = \<const0> ;
  assign dfi_6_dw_rddata_p0[136] = \<const0> ;
  assign dfi_6_dw_rddata_p0[135] = \<const0> ;
  assign dfi_6_dw_rddata_p0[134] = \<const0> ;
  assign dfi_6_dw_rddata_p0[133] = \<const0> ;
  assign dfi_6_dw_rddata_p0[132] = \<const0> ;
  assign dfi_6_dw_rddata_p0[131] = \<const0> ;
  assign dfi_6_dw_rddata_p0[130] = \<const0> ;
  assign dfi_6_dw_rddata_p0[129] = \<const0> ;
  assign dfi_6_dw_rddata_p0[128] = \<const0> ;
  assign dfi_6_dw_rddata_p0[127] = \<const0> ;
  assign dfi_6_dw_rddata_p0[126] = \<const0> ;
  assign dfi_6_dw_rddata_p0[125] = \<const0> ;
  assign dfi_6_dw_rddata_p0[124] = \<const0> ;
  assign dfi_6_dw_rddata_p0[123] = \<const0> ;
  assign dfi_6_dw_rddata_p0[122] = \<const0> ;
  assign dfi_6_dw_rddata_p0[121] = \<const0> ;
  assign dfi_6_dw_rddata_p0[120] = \<const0> ;
  assign dfi_6_dw_rddata_p0[119] = \<const0> ;
  assign dfi_6_dw_rddata_p0[118] = \<const0> ;
  assign dfi_6_dw_rddata_p0[117] = \<const0> ;
  assign dfi_6_dw_rddata_p0[116] = \<const0> ;
  assign dfi_6_dw_rddata_p0[115] = \<const0> ;
  assign dfi_6_dw_rddata_p0[114] = \<const0> ;
  assign dfi_6_dw_rddata_p0[113] = \<const0> ;
  assign dfi_6_dw_rddata_p0[112] = \<const0> ;
  assign dfi_6_dw_rddata_p0[111] = \<const0> ;
  assign dfi_6_dw_rddata_p0[110] = \<const0> ;
  assign dfi_6_dw_rddata_p0[109] = \<const0> ;
  assign dfi_6_dw_rddata_p0[108] = \<const0> ;
  assign dfi_6_dw_rddata_p0[107] = \<const0> ;
  assign dfi_6_dw_rddata_p0[106] = \<const0> ;
  assign dfi_6_dw_rddata_p0[105] = \<const0> ;
  assign dfi_6_dw_rddata_p0[104] = \<const0> ;
  assign dfi_6_dw_rddata_p0[103] = \<const0> ;
  assign dfi_6_dw_rddata_p0[102] = \<const0> ;
  assign dfi_6_dw_rddata_p0[101] = \<const0> ;
  assign dfi_6_dw_rddata_p0[100] = \<const0> ;
  assign dfi_6_dw_rddata_p0[99] = \<const0> ;
  assign dfi_6_dw_rddata_p0[98] = \<const0> ;
  assign dfi_6_dw_rddata_p0[97] = \<const0> ;
  assign dfi_6_dw_rddata_p0[96] = \<const0> ;
  assign dfi_6_dw_rddata_p0[95] = \<const0> ;
  assign dfi_6_dw_rddata_p0[94] = \<const0> ;
  assign dfi_6_dw_rddata_p0[93] = \<const0> ;
  assign dfi_6_dw_rddata_p0[92] = \<const0> ;
  assign dfi_6_dw_rddata_p0[91] = \<const0> ;
  assign dfi_6_dw_rddata_p0[90] = \<const0> ;
  assign dfi_6_dw_rddata_p0[89] = \<const0> ;
  assign dfi_6_dw_rddata_p0[88] = \<const0> ;
  assign dfi_6_dw_rddata_p0[87] = \<const0> ;
  assign dfi_6_dw_rddata_p0[86] = \<const0> ;
  assign dfi_6_dw_rddata_p0[85] = \<const0> ;
  assign dfi_6_dw_rddata_p0[84] = \<const0> ;
  assign dfi_6_dw_rddata_p0[83] = \<const0> ;
  assign dfi_6_dw_rddata_p0[82] = \<const0> ;
  assign dfi_6_dw_rddata_p0[81] = \<const0> ;
  assign dfi_6_dw_rddata_p0[80] = \<const0> ;
  assign dfi_6_dw_rddata_p0[79] = \<const0> ;
  assign dfi_6_dw_rddata_p0[78] = \<const0> ;
  assign dfi_6_dw_rddata_p0[77] = \<const0> ;
  assign dfi_6_dw_rddata_p0[76] = \<const0> ;
  assign dfi_6_dw_rddata_p0[75] = \<const0> ;
  assign dfi_6_dw_rddata_p0[74] = \<const0> ;
  assign dfi_6_dw_rddata_p0[73] = \<const0> ;
  assign dfi_6_dw_rddata_p0[72] = \<const0> ;
  assign dfi_6_dw_rddata_p0[71] = \<const0> ;
  assign dfi_6_dw_rddata_p0[70] = \<const0> ;
  assign dfi_6_dw_rddata_p0[69] = \<const0> ;
  assign dfi_6_dw_rddata_p0[68] = \<const0> ;
  assign dfi_6_dw_rddata_p0[67] = \<const0> ;
  assign dfi_6_dw_rddata_p0[66] = \<const0> ;
  assign dfi_6_dw_rddata_p0[65] = \<const0> ;
  assign dfi_6_dw_rddata_p0[64] = \<const0> ;
  assign dfi_6_dw_rddata_p0[63] = \<const0> ;
  assign dfi_6_dw_rddata_p0[62] = \<const0> ;
  assign dfi_6_dw_rddata_p0[61] = \<const0> ;
  assign dfi_6_dw_rddata_p0[60] = \<const0> ;
  assign dfi_6_dw_rddata_p0[59] = \<const0> ;
  assign dfi_6_dw_rddata_p0[58] = \<const0> ;
  assign dfi_6_dw_rddata_p0[57] = \<const0> ;
  assign dfi_6_dw_rddata_p0[56] = \<const0> ;
  assign dfi_6_dw_rddata_p0[55] = \<const0> ;
  assign dfi_6_dw_rddata_p0[54] = \<const0> ;
  assign dfi_6_dw_rddata_p0[53] = \<const0> ;
  assign dfi_6_dw_rddata_p0[52] = \<const0> ;
  assign dfi_6_dw_rddata_p0[51] = \<const0> ;
  assign dfi_6_dw_rddata_p0[50] = \<const0> ;
  assign dfi_6_dw_rddata_p0[49] = \<const0> ;
  assign dfi_6_dw_rddata_p0[48] = \<const0> ;
  assign dfi_6_dw_rddata_p0[47] = \<const0> ;
  assign dfi_6_dw_rddata_p0[46] = \<const0> ;
  assign dfi_6_dw_rddata_p0[45] = \<const0> ;
  assign dfi_6_dw_rddata_p0[44] = \<const0> ;
  assign dfi_6_dw_rddata_p0[43] = \<const0> ;
  assign dfi_6_dw_rddata_p0[42] = \<const0> ;
  assign dfi_6_dw_rddata_p0[41] = \<const0> ;
  assign dfi_6_dw_rddata_p0[40] = \<const0> ;
  assign dfi_6_dw_rddata_p0[39] = \<const0> ;
  assign dfi_6_dw_rddata_p0[38] = \<const0> ;
  assign dfi_6_dw_rddata_p0[37] = \<const0> ;
  assign dfi_6_dw_rddata_p0[36] = \<const0> ;
  assign dfi_6_dw_rddata_p0[35] = \<const0> ;
  assign dfi_6_dw_rddata_p0[34] = \<const0> ;
  assign dfi_6_dw_rddata_p0[33] = \<const0> ;
  assign dfi_6_dw_rddata_p0[32] = \<const0> ;
  assign dfi_6_dw_rddata_p0[31] = \<const0> ;
  assign dfi_6_dw_rddata_p0[30] = \<const0> ;
  assign dfi_6_dw_rddata_p0[29] = \<const0> ;
  assign dfi_6_dw_rddata_p0[28] = \<const0> ;
  assign dfi_6_dw_rddata_p0[27] = \<const0> ;
  assign dfi_6_dw_rddata_p0[26] = \<const0> ;
  assign dfi_6_dw_rddata_p0[25] = \<const0> ;
  assign dfi_6_dw_rddata_p0[24] = \<const0> ;
  assign dfi_6_dw_rddata_p0[23] = \<const0> ;
  assign dfi_6_dw_rddata_p0[22] = \<const0> ;
  assign dfi_6_dw_rddata_p0[21] = \<const0> ;
  assign dfi_6_dw_rddata_p0[20] = \<const0> ;
  assign dfi_6_dw_rddata_p0[19] = \<const0> ;
  assign dfi_6_dw_rddata_p0[18] = \<const0> ;
  assign dfi_6_dw_rddata_p0[17] = \<const0> ;
  assign dfi_6_dw_rddata_p0[16] = \<const0> ;
  assign dfi_6_dw_rddata_p0[15] = \<const0> ;
  assign dfi_6_dw_rddata_p0[14] = \<const0> ;
  assign dfi_6_dw_rddata_p0[13] = \<const0> ;
  assign dfi_6_dw_rddata_p0[12] = \<const0> ;
  assign dfi_6_dw_rddata_p0[11] = \<const0> ;
  assign dfi_6_dw_rddata_p0[10] = \<const0> ;
  assign dfi_6_dw_rddata_p0[9] = \<const0> ;
  assign dfi_6_dw_rddata_p0[8] = \<const0> ;
  assign dfi_6_dw_rddata_p0[7] = \<const0> ;
  assign dfi_6_dw_rddata_p0[6] = \<const0> ;
  assign dfi_6_dw_rddata_p0[5] = \<const0> ;
  assign dfi_6_dw_rddata_p0[4] = \<const0> ;
  assign dfi_6_dw_rddata_p0[3] = \<const0> ;
  assign dfi_6_dw_rddata_p0[2] = \<const0> ;
  assign dfi_6_dw_rddata_p0[1] = \<const0> ;
  assign dfi_6_dw_rddata_p0[0] = \<const0> ;
  assign dfi_6_dw_rddata_p1[255] = \<const0> ;
  assign dfi_6_dw_rddata_p1[254] = \<const0> ;
  assign dfi_6_dw_rddata_p1[253] = \<const0> ;
  assign dfi_6_dw_rddata_p1[252] = \<const0> ;
  assign dfi_6_dw_rddata_p1[251] = \<const0> ;
  assign dfi_6_dw_rddata_p1[250] = \<const0> ;
  assign dfi_6_dw_rddata_p1[249] = \<const0> ;
  assign dfi_6_dw_rddata_p1[248] = \<const0> ;
  assign dfi_6_dw_rddata_p1[247] = \<const0> ;
  assign dfi_6_dw_rddata_p1[246] = \<const0> ;
  assign dfi_6_dw_rddata_p1[245] = \<const0> ;
  assign dfi_6_dw_rddata_p1[244] = \<const0> ;
  assign dfi_6_dw_rddata_p1[243] = \<const0> ;
  assign dfi_6_dw_rddata_p1[242] = \<const0> ;
  assign dfi_6_dw_rddata_p1[241] = \<const0> ;
  assign dfi_6_dw_rddata_p1[240] = \<const0> ;
  assign dfi_6_dw_rddata_p1[239] = \<const0> ;
  assign dfi_6_dw_rddata_p1[238] = \<const0> ;
  assign dfi_6_dw_rddata_p1[237] = \<const0> ;
  assign dfi_6_dw_rddata_p1[236] = \<const0> ;
  assign dfi_6_dw_rddata_p1[235] = \<const0> ;
  assign dfi_6_dw_rddata_p1[234] = \<const0> ;
  assign dfi_6_dw_rddata_p1[233] = \<const0> ;
  assign dfi_6_dw_rddata_p1[232] = \<const0> ;
  assign dfi_6_dw_rddata_p1[231] = \<const0> ;
  assign dfi_6_dw_rddata_p1[230] = \<const0> ;
  assign dfi_6_dw_rddata_p1[229] = \<const0> ;
  assign dfi_6_dw_rddata_p1[228] = \<const0> ;
  assign dfi_6_dw_rddata_p1[227] = \<const0> ;
  assign dfi_6_dw_rddata_p1[226] = \<const0> ;
  assign dfi_6_dw_rddata_p1[225] = \<const0> ;
  assign dfi_6_dw_rddata_p1[224] = \<const0> ;
  assign dfi_6_dw_rddata_p1[223] = \<const0> ;
  assign dfi_6_dw_rddata_p1[222] = \<const0> ;
  assign dfi_6_dw_rddata_p1[221] = \<const0> ;
  assign dfi_6_dw_rddata_p1[220] = \<const0> ;
  assign dfi_6_dw_rddata_p1[219] = \<const0> ;
  assign dfi_6_dw_rddata_p1[218] = \<const0> ;
  assign dfi_6_dw_rddata_p1[217] = \<const0> ;
  assign dfi_6_dw_rddata_p1[216] = \<const0> ;
  assign dfi_6_dw_rddata_p1[215] = \<const0> ;
  assign dfi_6_dw_rddata_p1[214] = \<const0> ;
  assign dfi_6_dw_rddata_p1[213] = \<const0> ;
  assign dfi_6_dw_rddata_p1[212] = \<const0> ;
  assign dfi_6_dw_rddata_p1[211] = \<const0> ;
  assign dfi_6_dw_rddata_p1[210] = \<const0> ;
  assign dfi_6_dw_rddata_p1[209] = \<const0> ;
  assign dfi_6_dw_rddata_p1[208] = \<const0> ;
  assign dfi_6_dw_rddata_p1[207] = \<const0> ;
  assign dfi_6_dw_rddata_p1[206] = \<const0> ;
  assign dfi_6_dw_rddata_p1[205] = \<const0> ;
  assign dfi_6_dw_rddata_p1[204] = \<const0> ;
  assign dfi_6_dw_rddata_p1[203] = \<const0> ;
  assign dfi_6_dw_rddata_p1[202] = \<const0> ;
  assign dfi_6_dw_rddata_p1[201] = \<const0> ;
  assign dfi_6_dw_rddata_p1[200] = \<const0> ;
  assign dfi_6_dw_rddata_p1[199] = \<const0> ;
  assign dfi_6_dw_rddata_p1[198] = \<const0> ;
  assign dfi_6_dw_rddata_p1[197] = \<const0> ;
  assign dfi_6_dw_rddata_p1[196] = \<const0> ;
  assign dfi_6_dw_rddata_p1[195] = \<const0> ;
  assign dfi_6_dw_rddata_p1[194] = \<const0> ;
  assign dfi_6_dw_rddata_p1[193] = \<const0> ;
  assign dfi_6_dw_rddata_p1[192] = \<const0> ;
  assign dfi_6_dw_rddata_p1[191] = \<const0> ;
  assign dfi_6_dw_rddata_p1[190] = \<const0> ;
  assign dfi_6_dw_rddata_p1[189] = \<const0> ;
  assign dfi_6_dw_rddata_p1[188] = \<const0> ;
  assign dfi_6_dw_rddata_p1[187] = \<const0> ;
  assign dfi_6_dw_rddata_p1[186] = \<const0> ;
  assign dfi_6_dw_rddata_p1[185] = \<const0> ;
  assign dfi_6_dw_rddata_p1[184] = \<const0> ;
  assign dfi_6_dw_rddata_p1[183] = \<const0> ;
  assign dfi_6_dw_rddata_p1[182] = \<const0> ;
  assign dfi_6_dw_rddata_p1[181] = \<const0> ;
  assign dfi_6_dw_rddata_p1[180] = \<const0> ;
  assign dfi_6_dw_rddata_p1[179] = \<const0> ;
  assign dfi_6_dw_rddata_p1[178] = \<const0> ;
  assign dfi_6_dw_rddata_p1[177] = \<const0> ;
  assign dfi_6_dw_rddata_p1[176] = \<const0> ;
  assign dfi_6_dw_rddata_p1[175] = \<const0> ;
  assign dfi_6_dw_rddata_p1[174] = \<const0> ;
  assign dfi_6_dw_rddata_p1[173] = \<const0> ;
  assign dfi_6_dw_rddata_p1[172] = \<const0> ;
  assign dfi_6_dw_rddata_p1[171] = \<const0> ;
  assign dfi_6_dw_rddata_p1[170] = \<const0> ;
  assign dfi_6_dw_rddata_p1[169] = \<const0> ;
  assign dfi_6_dw_rddata_p1[168] = \<const0> ;
  assign dfi_6_dw_rddata_p1[167] = \<const0> ;
  assign dfi_6_dw_rddata_p1[166] = \<const0> ;
  assign dfi_6_dw_rddata_p1[165] = \<const0> ;
  assign dfi_6_dw_rddata_p1[164] = \<const0> ;
  assign dfi_6_dw_rddata_p1[163] = \<const0> ;
  assign dfi_6_dw_rddata_p1[162] = \<const0> ;
  assign dfi_6_dw_rddata_p1[161] = \<const0> ;
  assign dfi_6_dw_rddata_p1[160] = \<const0> ;
  assign dfi_6_dw_rddata_p1[159] = \<const0> ;
  assign dfi_6_dw_rddata_p1[158] = \<const0> ;
  assign dfi_6_dw_rddata_p1[157] = \<const0> ;
  assign dfi_6_dw_rddata_p1[156] = \<const0> ;
  assign dfi_6_dw_rddata_p1[155] = \<const0> ;
  assign dfi_6_dw_rddata_p1[154] = \<const0> ;
  assign dfi_6_dw_rddata_p1[153] = \<const0> ;
  assign dfi_6_dw_rddata_p1[152] = \<const0> ;
  assign dfi_6_dw_rddata_p1[151] = \<const0> ;
  assign dfi_6_dw_rddata_p1[150] = \<const0> ;
  assign dfi_6_dw_rddata_p1[149] = \<const0> ;
  assign dfi_6_dw_rddata_p1[148] = \<const0> ;
  assign dfi_6_dw_rddata_p1[147] = \<const0> ;
  assign dfi_6_dw_rddata_p1[146] = \<const0> ;
  assign dfi_6_dw_rddata_p1[145] = \<const0> ;
  assign dfi_6_dw_rddata_p1[144] = \<const0> ;
  assign dfi_6_dw_rddata_p1[143] = \<const0> ;
  assign dfi_6_dw_rddata_p1[142] = \<const0> ;
  assign dfi_6_dw_rddata_p1[141] = \<const0> ;
  assign dfi_6_dw_rddata_p1[140] = \<const0> ;
  assign dfi_6_dw_rddata_p1[139] = \<const0> ;
  assign dfi_6_dw_rddata_p1[138] = \<const0> ;
  assign dfi_6_dw_rddata_p1[137] = \<const0> ;
  assign dfi_6_dw_rddata_p1[136] = \<const0> ;
  assign dfi_6_dw_rddata_p1[135] = \<const0> ;
  assign dfi_6_dw_rddata_p1[134] = \<const0> ;
  assign dfi_6_dw_rddata_p1[133] = \<const0> ;
  assign dfi_6_dw_rddata_p1[132] = \<const0> ;
  assign dfi_6_dw_rddata_p1[131] = \<const0> ;
  assign dfi_6_dw_rddata_p1[130] = \<const0> ;
  assign dfi_6_dw_rddata_p1[129] = \<const0> ;
  assign dfi_6_dw_rddata_p1[128] = \<const0> ;
  assign dfi_6_dw_rddata_p1[127] = \<const0> ;
  assign dfi_6_dw_rddata_p1[126] = \<const0> ;
  assign dfi_6_dw_rddata_p1[125] = \<const0> ;
  assign dfi_6_dw_rddata_p1[124] = \<const0> ;
  assign dfi_6_dw_rddata_p1[123] = \<const0> ;
  assign dfi_6_dw_rddata_p1[122] = \<const0> ;
  assign dfi_6_dw_rddata_p1[121] = \<const0> ;
  assign dfi_6_dw_rddata_p1[120] = \<const0> ;
  assign dfi_6_dw_rddata_p1[119] = \<const0> ;
  assign dfi_6_dw_rddata_p1[118] = \<const0> ;
  assign dfi_6_dw_rddata_p1[117] = \<const0> ;
  assign dfi_6_dw_rddata_p1[116] = \<const0> ;
  assign dfi_6_dw_rddata_p1[115] = \<const0> ;
  assign dfi_6_dw_rddata_p1[114] = \<const0> ;
  assign dfi_6_dw_rddata_p1[113] = \<const0> ;
  assign dfi_6_dw_rddata_p1[112] = \<const0> ;
  assign dfi_6_dw_rddata_p1[111] = \<const0> ;
  assign dfi_6_dw_rddata_p1[110] = \<const0> ;
  assign dfi_6_dw_rddata_p1[109] = \<const0> ;
  assign dfi_6_dw_rddata_p1[108] = \<const0> ;
  assign dfi_6_dw_rddata_p1[107] = \<const0> ;
  assign dfi_6_dw_rddata_p1[106] = \<const0> ;
  assign dfi_6_dw_rddata_p1[105] = \<const0> ;
  assign dfi_6_dw_rddata_p1[104] = \<const0> ;
  assign dfi_6_dw_rddata_p1[103] = \<const0> ;
  assign dfi_6_dw_rddata_p1[102] = \<const0> ;
  assign dfi_6_dw_rddata_p1[101] = \<const0> ;
  assign dfi_6_dw_rddata_p1[100] = \<const0> ;
  assign dfi_6_dw_rddata_p1[99] = \<const0> ;
  assign dfi_6_dw_rddata_p1[98] = \<const0> ;
  assign dfi_6_dw_rddata_p1[97] = \<const0> ;
  assign dfi_6_dw_rddata_p1[96] = \<const0> ;
  assign dfi_6_dw_rddata_p1[95] = \<const0> ;
  assign dfi_6_dw_rddata_p1[94] = \<const0> ;
  assign dfi_6_dw_rddata_p1[93] = \<const0> ;
  assign dfi_6_dw_rddata_p1[92] = \<const0> ;
  assign dfi_6_dw_rddata_p1[91] = \<const0> ;
  assign dfi_6_dw_rddata_p1[90] = \<const0> ;
  assign dfi_6_dw_rddata_p1[89] = \<const0> ;
  assign dfi_6_dw_rddata_p1[88] = \<const0> ;
  assign dfi_6_dw_rddata_p1[87] = \<const0> ;
  assign dfi_6_dw_rddata_p1[86] = \<const0> ;
  assign dfi_6_dw_rddata_p1[85] = \<const0> ;
  assign dfi_6_dw_rddata_p1[84] = \<const0> ;
  assign dfi_6_dw_rddata_p1[83] = \<const0> ;
  assign dfi_6_dw_rddata_p1[82] = \<const0> ;
  assign dfi_6_dw_rddata_p1[81] = \<const0> ;
  assign dfi_6_dw_rddata_p1[80] = \<const0> ;
  assign dfi_6_dw_rddata_p1[79] = \<const0> ;
  assign dfi_6_dw_rddata_p1[78] = \<const0> ;
  assign dfi_6_dw_rddata_p1[77] = \<const0> ;
  assign dfi_6_dw_rddata_p1[76] = \<const0> ;
  assign dfi_6_dw_rddata_p1[75] = \<const0> ;
  assign dfi_6_dw_rddata_p1[74] = \<const0> ;
  assign dfi_6_dw_rddata_p1[73] = \<const0> ;
  assign dfi_6_dw_rddata_p1[72] = \<const0> ;
  assign dfi_6_dw_rddata_p1[71] = \<const0> ;
  assign dfi_6_dw_rddata_p1[70] = \<const0> ;
  assign dfi_6_dw_rddata_p1[69] = \<const0> ;
  assign dfi_6_dw_rddata_p1[68] = \<const0> ;
  assign dfi_6_dw_rddata_p1[67] = \<const0> ;
  assign dfi_6_dw_rddata_p1[66] = \<const0> ;
  assign dfi_6_dw_rddata_p1[65] = \<const0> ;
  assign dfi_6_dw_rddata_p1[64] = \<const0> ;
  assign dfi_6_dw_rddata_p1[63] = \<const0> ;
  assign dfi_6_dw_rddata_p1[62] = \<const0> ;
  assign dfi_6_dw_rddata_p1[61] = \<const0> ;
  assign dfi_6_dw_rddata_p1[60] = \<const0> ;
  assign dfi_6_dw_rddata_p1[59] = \<const0> ;
  assign dfi_6_dw_rddata_p1[58] = \<const0> ;
  assign dfi_6_dw_rddata_p1[57] = \<const0> ;
  assign dfi_6_dw_rddata_p1[56] = \<const0> ;
  assign dfi_6_dw_rddata_p1[55] = \<const0> ;
  assign dfi_6_dw_rddata_p1[54] = \<const0> ;
  assign dfi_6_dw_rddata_p1[53] = \<const0> ;
  assign dfi_6_dw_rddata_p1[52] = \<const0> ;
  assign dfi_6_dw_rddata_p1[51] = \<const0> ;
  assign dfi_6_dw_rddata_p1[50] = \<const0> ;
  assign dfi_6_dw_rddata_p1[49] = \<const0> ;
  assign dfi_6_dw_rddata_p1[48] = \<const0> ;
  assign dfi_6_dw_rddata_p1[47] = \<const0> ;
  assign dfi_6_dw_rddata_p1[46] = \<const0> ;
  assign dfi_6_dw_rddata_p1[45] = \<const0> ;
  assign dfi_6_dw_rddata_p1[44] = \<const0> ;
  assign dfi_6_dw_rddata_p1[43] = \<const0> ;
  assign dfi_6_dw_rddata_p1[42] = \<const0> ;
  assign dfi_6_dw_rddata_p1[41] = \<const0> ;
  assign dfi_6_dw_rddata_p1[40] = \<const0> ;
  assign dfi_6_dw_rddata_p1[39] = \<const0> ;
  assign dfi_6_dw_rddata_p1[38] = \<const0> ;
  assign dfi_6_dw_rddata_p1[37] = \<const0> ;
  assign dfi_6_dw_rddata_p1[36] = \<const0> ;
  assign dfi_6_dw_rddata_p1[35] = \<const0> ;
  assign dfi_6_dw_rddata_p1[34] = \<const0> ;
  assign dfi_6_dw_rddata_p1[33] = \<const0> ;
  assign dfi_6_dw_rddata_p1[32] = \<const0> ;
  assign dfi_6_dw_rddata_p1[31] = \<const0> ;
  assign dfi_6_dw_rddata_p1[30] = \<const0> ;
  assign dfi_6_dw_rddata_p1[29] = \<const0> ;
  assign dfi_6_dw_rddata_p1[28] = \<const0> ;
  assign dfi_6_dw_rddata_p1[27] = \<const0> ;
  assign dfi_6_dw_rddata_p1[26] = \<const0> ;
  assign dfi_6_dw_rddata_p1[25] = \<const0> ;
  assign dfi_6_dw_rddata_p1[24] = \<const0> ;
  assign dfi_6_dw_rddata_p1[23] = \<const0> ;
  assign dfi_6_dw_rddata_p1[22] = \<const0> ;
  assign dfi_6_dw_rddata_p1[21] = \<const0> ;
  assign dfi_6_dw_rddata_p1[20] = \<const0> ;
  assign dfi_6_dw_rddata_p1[19] = \<const0> ;
  assign dfi_6_dw_rddata_p1[18] = \<const0> ;
  assign dfi_6_dw_rddata_p1[17] = \<const0> ;
  assign dfi_6_dw_rddata_p1[16] = \<const0> ;
  assign dfi_6_dw_rddata_p1[15] = \<const0> ;
  assign dfi_6_dw_rddata_p1[14] = \<const0> ;
  assign dfi_6_dw_rddata_p1[13] = \<const0> ;
  assign dfi_6_dw_rddata_p1[12] = \<const0> ;
  assign dfi_6_dw_rddata_p1[11] = \<const0> ;
  assign dfi_6_dw_rddata_p1[10] = \<const0> ;
  assign dfi_6_dw_rddata_p1[9] = \<const0> ;
  assign dfi_6_dw_rddata_p1[8] = \<const0> ;
  assign dfi_6_dw_rddata_p1[7] = \<const0> ;
  assign dfi_6_dw_rddata_p1[6] = \<const0> ;
  assign dfi_6_dw_rddata_p1[5] = \<const0> ;
  assign dfi_6_dw_rddata_p1[4] = \<const0> ;
  assign dfi_6_dw_rddata_p1[3] = \<const0> ;
  assign dfi_6_dw_rddata_p1[2] = \<const0> ;
  assign dfi_6_dw_rddata_p1[1] = \<const0> ;
  assign dfi_6_dw_rddata_p1[0] = \<const0> ;
  assign dfi_6_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_6_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_6_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_6_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_6_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_6_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_6_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_6_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_6_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_6_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_6_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_6_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_6_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_6_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_6_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_6_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_6_dw_rddata_valid[3] = \<const0> ;
  assign dfi_6_dw_rddata_valid[2] = \<const0> ;
  assign dfi_6_dw_rddata_valid[1] = \<const0> ;
  assign dfi_6_dw_rddata_valid[0] = \<const0> ;
  assign dfi_6_init_complete = \<const0> ;
  assign dfi_6_out_rst_n = \<const0> ;
  assign dfi_6_phyupd_ack = \<const0> ;
  assign dfi_7_aw_aerr_n[1] = \<const0> ;
  assign dfi_7_aw_aerr_n[0] = \<const0> ;
  assign dfi_7_clk_init = \<const0> ;
  assign dfi_7_ctrlupd_req = \<const0> ;
  assign dfi_7_dbi_byte_disable[15] = \<const0> ;
  assign dfi_7_dbi_byte_disable[14] = \<const0> ;
  assign dfi_7_dbi_byte_disable[13] = \<const0> ;
  assign dfi_7_dbi_byte_disable[12] = \<const0> ;
  assign dfi_7_dbi_byte_disable[11] = \<const0> ;
  assign dfi_7_dbi_byte_disable[10] = \<const0> ;
  assign dfi_7_dbi_byte_disable[9] = \<const0> ;
  assign dfi_7_dbi_byte_disable[8] = \<const0> ;
  assign dfi_7_dbi_byte_disable[7] = \<const0> ;
  assign dfi_7_dbi_byte_disable[6] = \<const0> ;
  assign dfi_7_dbi_byte_disable[5] = \<const0> ;
  assign dfi_7_dbi_byte_disable[4] = \<const0> ;
  assign dfi_7_dbi_byte_disable[3] = \<const0> ;
  assign dfi_7_dbi_byte_disable[2] = \<const0> ;
  assign dfi_7_dbi_byte_disable[1] = \<const0> ;
  assign dfi_7_dbi_byte_disable[0] = \<const0> ;
  assign dfi_7_dw_derr_n[7] = \<const0> ;
  assign dfi_7_dw_derr_n[6] = \<const0> ;
  assign dfi_7_dw_derr_n[5] = \<const0> ;
  assign dfi_7_dw_derr_n[4] = \<const0> ;
  assign dfi_7_dw_derr_n[3] = \<const0> ;
  assign dfi_7_dw_derr_n[2] = \<const0> ;
  assign dfi_7_dw_derr_n[1] = \<const0> ;
  assign dfi_7_dw_derr_n[0] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_7_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_7_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_7_dw_rddata_p0[255] = \<const0> ;
  assign dfi_7_dw_rddata_p0[254] = \<const0> ;
  assign dfi_7_dw_rddata_p0[253] = \<const0> ;
  assign dfi_7_dw_rddata_p0[252] = \<const0> ;
  assign dfi_7_dw_rddata_p0[251] = \<const0> ;
  assign dfi_7_dw_rddata_p0[250] = \<const0> ;
  assign dfi_7_dw_rddata_p0[249] = \<const0> ;
  assign dfi_7_dw_rddata_p0[248] = \<const0> ;
  assign dfi_7_dw_rddata_p0[247] = \<const0> ;
  assign dfi_7_dw_rddata_p0[246] = \<const0> ;
  assign dfi_7_dw_rddata_p0[245] = \<const0> ;
  assign dfi_7_dw_rddata_p0[244] = \<const0> ;
  assign dfi_7_dw_rddata_p0[243] = \<const0> ;
  assign dfi_7_dw_rddata_p0[242] = \<const0> ;
  assign dfi_7_dw_rddata_p0[241] = \<const0> ;
  assign dfi_7_dw_rddata_p0[240] = \<const0> ;
  assign dfi_7_dw_rddata_p0[239] = \<const0> ;
  assign dfi_7_dw_rddata_p0[238] = \<const0> ;
  assign dfi_7_dw_rddata_p0[237] = \<const0> ;
  assign dfi_7_dw_rddata_p0[236] = \<const0> ;
  assign dfi_7_dw_rddata_p0[235] = \<const0> ;
  assign dfi_7_dw_rddata_p0[234] = \<const0> ;
  assign dfi_7_dw_rddata_p0[233] = \<const0> ;
  assign dfi_7_dw_rddata_p0[232] = \<const0> ;
  assign dfi_7_dw_rddata_p0[231] = \<const0> ;
  assign dfi_7_dw_rddata_p0[230] = \<const0> ;
  assign dfi_7_dw_rddata_p0[229] = \<const0> ;
  assign dfi_7_dw_rddata_p0[228] = \<const0> ;
  assign dfi_7_dw_rddata_p0[227] = \<const0> ;
  assign dfi_7_dw_rddata_p0[226] = \<const0> ;
  assign dfi_7_dw_rddata_p0[225] = \<const0> ;
  assign dfi_7_dw_rddata_p0[224] = \<const0> ;
  assign dfi_7_dw_rddata_p0[223] = \<const0> ;
  assign dfi_7_dw_rddata_p0[222] = \<const0> ;
  assign dfi_7_dw_rddata_p0[221] = \<const0> ;
  assign dfi_7_dw_rddata_p0[220] = \<const0> ;
  assign dfi_7_dw_rddata_p0[219] = \<const0> ;
  assign dfi_7_dw_rddata_p0[218] = \<const0> ;
  assign dfi_7_dw_rddata_p0[217] = \<const0> ;
  assign dfi_7_dw_rddata_p0[216] = \<const0> ;
  assign dfi_7_dw_rddata_p0[215] = \<const0> ;
  assign dfi_7_dw_rddata_p0[214] = \<const0> ;
  assign dfi_7_dw_rddata_p0[213] = \<const0> ;
  assign dfi_7_dw_rddata_p0[212] = \<const0> ;
  assign dfi_7_dw_rddata_p0[211] = \<const0> ;
  assign dfi_7_dw_rddata_p0[210] = \<const0> ;
  assign dfi_7_dw_rddata_p0[209] = \<const0> ;
  assign dfi_7_dw_rddata_p0[208] = \<const0> ;
  assign dfi_7_dw_rddata_p0[207] = \<const0> ;
  assign dfi_7_dw_rddata_p0[206] = \<const0> ;
  assign dfi_7_dw_rddata_p0[205] = \<const0> ;
  assign dfi_7_dw_rddata_p0[204] = \<const0> ;
  assign dfi_7_dw_rddata_p0[203] = \<const0> ;
  assign dfi_7_dw_rddata_p0[202] = \<const0> ;
  assign dfi_7_dw_rddata_p0[201] = \<const0> ;
  assign dfi_7_dw_rddata_p0[200] = \<const0> ;
  assign dfi_7_dw_rddata_p0[199] = \<const0> ;
  assign dfi_7_dw_rddata_p0[198] = \<const0> ;
  assign dfi_7_dw_rddata_p0[197] = \<const0> ;
  assign dfi_7_dw_rddata_p0[196] = \<const0> ;
  assign dfi_7_dw_rddata_p0[195] = \<const0> ;
  assign dfi_7_dw_rddata_p0[194] = \<const0> ;
  assign dfi_7_dw_rddata_p0[193] = \<const0> ;
  assign dfi_7_dw_rddata_p0[192] = \<const0> ;
  assign dfi_7_dw_rddata_p0[191] = \<const0> ;
  assign dfi_7_dw_rddata_p0[190] = \<const0> ;
  assign dfi_7_dw_rddata_p0[189] = \<const0> ;
  assign dfi_7_dw_rddata_p0[188] = \<const0> ;
  assign dfi_7_dw_rddata_p0[187] = \<const0> ;
  assign dfi_7_dw_rddata_p0[186] = \<const0> ;
  assign dfi_7_dw_rddata_p0[185] = \<const0> ;
  assign dfi_7_dw_rddata_p0[184] = \<const0> ;
  assign dfi_7_dw_rddata_p0[183] = \<const0> ;
  assign dfi_7_dw_rddata_p0[182] = \<const0> ;
  assign dfi_7_dw_rddata_p0[181] = \<const0> ;
  assign dfi_7_dw_rddata_p0[180] = \<const0> ;
  assign dfi_7_dw_rddata_p0[179] = \<const0> ;
  assign dfi_7_dw_rddata_p0[178] = \<const0> ;
  assign dfi_7_dw_rddata_p0[177] = \<const0> ;
  assign dfi_7_dw_rddata_p0[176] = \<const0> ;
  assign dfi_7_dw_rddata_p0[175] = \<const0> ;
  assign dfi_7_dw_rddata_p0[174] = \<const0> ;
  assign dfi_7_dw_rddata_p0[173] = \<const0> ;
  assign dfi_7_dw_rddata_p0[172] = \<const0> ;
  assign dfi_7_dw_rddata_p0[171] = \<const0> ;
  assign dfi_7_dw_rddata_p0[170] = \<const0> ;
  assign dfi_7_dw_rddata_p0[169] = \<const0> ;
  assign dfi_7_dw_rddata_p0[168] = \<const0> ;
  assign dfi_7_dw_rddata_p0[167] = \<const0> ;
  assign dfi_7_dw_rddata_p0[166] = \<const0> ;
  assign dfi_7_dw_rddata_p0[165] = \<const0> ;
  assign dfi_7_dw_rddata_p0[164] = \<const0> ;
  assign dfi_7_dw_rddata_p0[163] = \<const0> ;
  assign dfi_7_dw_rddata_p0[162] = \<const0> ;
  assign dfi_7_dw_rddata_p0[161] = \<const0> ;
  assign dfi_7_dw_rddata_p0[160] = \<const0> ;
  assign dfi_7_dw_rddata_p0[159] = \<const0> ;
  assign dfi_7_dw_rddata_p0[158] = \<const0> ;
  assign dfi_7_dw_rddata_p0[157] = \<const0> ;
  assign dfi_7_dw_rddata_p0[156] = \<const0> ;
  assign dfi_7_dw_rddata_p0[155] = \<const0> ;
  assign dfi_7_dw_rddata_p0[154] = \<const0> ;
  assign dfi_7_dw_rddata_p0[153] = \<const0> ;
  assign dfi_7_dw_rddata_p0[152] = \<const0> ;
  assign dfi_7_dw_rddata_p0[151] = \<const0> ;
  assign dfi_7_dw_rddata_p0[150] = \<const0> ;
  assign dfi_7_dw_rddata_p0[149] = \<const0> ;
  assign dfi_7_dw_rddata_p0[148] = \<const0> ;
  assign dfi_7_dw_rddata_p0[147] = \<const0> ;
  assign dfi_7_dw_rddata_p0[146] = \<const0> ;
  assign dfi_7_dw_rddata_p0[145] = \<const0> ;
  assign dfi_7_dw_rddata_p0[144] = \<const0> ;
  assign dfi_7_dw_rddata_p0[143] = \<const0> ;
  assign dfi_7_dw_rddata_p0[142] = \<const0> ;
  assign dfi_7_dw_rddata_p0[141] = \<const0> ;
  assign dfi_7_dw_rddata_p0[140] = \<const0> ;
  assign dfi_7_dw_rddata_p0[139] = \<const0> ;
  assign dfi_7_dw_rddata_p0[138] = \<const0> ;
  assign dfi_7_dw_rddata_p0[137] = \<const0> ;
  assign dfi_7_dw_rddata_p0[136] = \<const0> ;
  assign dfi_7_dw_rddata_p0[135] = \<const0> ;
  assign dfi_7_dw_rddata_p0[134] = \<const0> ;
  assign dfi_7_dw_rddata_p0[133] = \<const0> ;
  assign dfi_7_dw_rddata_p0[132] = \<const0> ;
  assign dfi_7_dw_rddata_p0[131] = \<const0> ;
  assign dfi_7_dw_rddata_p0[130] = \<const0> ;
  assign dfi_7_dw_rddata_p0[129] = \<const0> ;
  assign dfi_7_dw_rddata_p0[128] = \<const0> ;
  assign dfi_7_dw_rddata_p0[127] = \<const0> ;
  assign dfi_7_dw_rddata_p0[126] = \<const0> ;
  assign dfi_7_dw_rddata_p0[125] = \<const0> ;
  assign dfi_7_dw_rddata_p0[124] = \<const0> ;
  assign dfi_7_dw_rddata_p0[123] = \<const0> ;
  assign dfi_7_dw_rddata_p0[122] = \<const0> ;
  assign dfi_7_dw_rddata_p0[121] = \<const0> ;
  assign dfi_7_dw_rddata_p0[120] = \<const0> ;
  assign dfi_7_dw_rddata_p0[119] = \<const0> ;
  assign dfi_7_dw_rddata_p0[118] = \<const0> ;
  assign dfi_7_dw_rddata_p0[117] = \<const0> ;
  assign dfi_7_dw_rddata_p0[116] = \<const0> ;
  assign dfi_7_dw_rddata_p0[115] = \<const0> ;
  assign dfi_7_dw_rddata_p0[114] = \<const0> ;
  assign dfi_7_dw_rddata_p0[113] = \<const0> ;
  assign dfi_7_dw_rddata_p0[112] = \<const0> ;
  assign dfi_7_dw_rddata_p0[111] = \<const0> ;
  assign dfi_7_dw_rddata_p0[110] = \<const0> ;
  assign dfi_7_dw_rddata_p0[109] = \<const0> ;
  assign dfi_7_dw_rddata_p0[108] = \<const0> ;
  assign dfi_7_dw_rddata_p0[107] = \<const0> ;
  assign dfi_7_dw_rddata_p0[106] = \<const0> ;
  assign dfi_7_dw_rddata_p0[105] = \<const0> ;
  assign dfi_7_dw_rddata_p0[104] = \<const0> ;
  assign dfi_7_dw_rddata_p0[103] = \<const0> ;
  assign dfi_7_dw_rddata_p0[102] = \<const0> ;
  assign dfi_7_dw_rddata_p0[101] = \<const0> ;
  assign dfi_7_dw_rddata_p0[100] = \<const0> ;
  assign dfi_7_dw_rddata_p0[99] = \<const0> ;
  assign dfi_7_dw_rddata_p0[98] = \<const0> ;
  assign dfi_7_dw_rddata_p0[97] = \<const0> ;
  assign dfi_7_dw_rddata_p0[96] = \<const0> ;
  assign dfi_7_dw_rddata_p0[95] = \<const0> ;
  assign dfi_7_dw_rddata_p0[94] = \<const0> ;
  assign dfi_7_dw_rddata_p0[93] = \<const0> ;
  assign dfi_7_dw_rddata_p0[92] = \<const0> ;
  assign dfi_7_dw_rddata_p0[91] = \<const0> ;
  assign dfi_7_dw_rddata_p0[90] = \<const0> ;
  assign dfi_7_dw_rddata_p0[89] = \<const0> ;
  assign dfi_7_dw_rddata_p0[88] = \<const0> ;
  assign dfi_7_dw_rddata_p0[87] = \<const0> ;
  assign dfi_7_dw_rddata_p0[86] = \<const0> ;
  assign dfi_7_dw_rddata_p0[85] = \<const0> ;
  assign dfi_7_dw_rddata_p0[84] = \<const0> ;
  assign dfi_7_dw_rddata_p0[83] = \<const0> ;
  assign dfi_7_dw_rddata_p0[82] = \<const0> ;
  assign dfi_7_dw_rddata_p0[81] = \<const0> ;
  assign dfi_7_dw_rddata_p0[80] = \<const0> ;
  assign dfi_7_dw_rddata_p0[79] = \<const0> ;
  assign dfi_7_dw_rddata_p0[78] = \<const0> ;
  assign dfi_7_dw_rddata_p0[77] = \<const0> ;
  assign dfi_7_dw_rddata_p0[76] = \<const0> ;
  assign dfi_7_dw_rddata_p0[75] = \<const0> ;
  assign dfi_7_dw_rddata_p0[74] = \<const0> ;
  assign dfi_7_dw_rddata_p0[73] = \<const0> ;
  assign dfi_7_dw_rddata_p0[72] = \<const0> ;
  assign dfi_7_dw_rddata_p0[71] = \<const0> ;
  assign dfi_7_dw_rddata_p0[70] = \<const0> ;
  assign dfi_7_dw_rddata_p0[69] = \<const0> ;
  assign dfi_7_dw_rddata_p0[68] = \<const0> ;
  assign dfi_7_dw_rddata_p0[67] = \<const0> ;
  assign dfi_7_dw_rddata_p0[66] = \<const0> ;
  assign dfi_7_dw_rddata_p0[65] = \<const0> ;
  assign dfi_7_dw_rddata_p0[64] = \<const0> ;
  assign dfi_7_dw_rddata_p0[63] = \<const0> ;
  assign dfi_7_dw_rddata_p0[62] = \<const0> ;
  assign dfi_7_dw_rddata_p0[61] = \<const0> ;
  assign dfi_7_dw_rddata_p0[60] = \<const0> ;
  assign dfi_7_dw_rddata_p0[59] = \<const0> ;
  assign dfi_7_dw_rddata_p0[58] = \<const0> ;
  assign dfi_7_dw_rddata_p0[57] = \<const0> ;
  assign dfi_7_dw_rddata_p0[56] = \<const0> ;
  assign dfi_7_dw_rddata_p0[55] = \<const0> ;
  assign dfi_7_dw_rddata_p0[54] = \<const0> ;
  assign dfi_7_dw_rddata_p0[53] = \<const0> ;
  assign dfi_7_dw_rddata_p0[52] = \<const0> ;
  assign dfi_7_dw_rddata_p0[51] = \<const0> ;
  assign dfi_7_dw_rddata_p0[50] = \<const0> ;
  assign dfi_7_dw_rddata_p0[49] = \<const0> ;
  assign dfi_7_dw_rddata_p0[48] = \<const0> ;
  assign dfi_7_dw_rddata_p0[47] = \<const0> ;
  assign dfi_7_dw_rddata_p0[46] = \<const0> ;
  assign dfi_7_dw_rddata_p0[45] = \<const0> ;
  assign dfi_7_dw_rddata_p0[44] = \<const0> ;
  assign dfi_7_dw_rddata_p0[43] = \<const0> ;
  assign dfi_7_dw_rddata_p0[42] = \<const0> ;
  assign dfi_7_dw_rddata_p0[41] = \<const0> ;
  assign dfi_7_dw_rddata_p0[40] = \<const0> ;
  assign dfi_7_dw_rddata_p0[39] = \<const0> ;
  assign dfi_7_dw_rddata_p0[38] = \<const0> ;
  assign dfi_7_dw_rddata_p0[37] = \<const0> ;
  assign dfi_7_dw_rddata_p0[36] = \<const0> ;
  assign dfi_7_dw_rddata_p0[35] = \<const0> ;
  assign dfi_7_dw_rddata_p0[34] = \<const0> ;
  assign dfi_7_dw_rddata_p0[33] = \<const0> ;
  assign dfi_7_dw_rddata_p0[32] = \<const0> ;
  assign dfi_7_dw_rddata_p0[31] = \<const0> ;
  assign dfi_7_dw_rddata_p0[30] = \<const0> ;
  assign dfi_7_dw_rddata_p0[29] = \<const0> ;
  assign dfi_7_dw_rddata_p0[28] = \<const0> ;
  assign dfi_7_dw_rddata_p0[27] = \<const0> ;
  assign dfi_7_dw_rddata_p0[26] = \<const0> ;
  assign dfi_7_dw_rddata_p0[25] = \<const0> ;
  assign dfi_7_dw_rddata_p0[24] = \<const0> ;
  assign dfi_7_dw_rddata_p0[23] = \<const0> ;
  assign dfi_7_dw_rddata_p0[22] = \<const0> ;
  assign dfi_7_dw_rddata_p0[21] = \<const0> ;
  assign dfi_7_dw_rddata_p0[20] = \<const0> ;
  assign dfi_7_dw_rddata_p0[19] = \<const0> ;
  assign dfi_7_dw_rddata_p0[18] = \<const0> ;
  assign dfi_7_dw_rddata_p0[17] = \<const0> ;
  assign dfi_7_dw_rddata_p0[16] = \<const0> ;
  assign dfi_7_dw_rddata_p0[15] = \<const0> ;
  assign dfi_7_dw_rddata_p0[14] = \<const0> ;
  assign dfi_7_dw_rddata_p0[13] = \<const0> ;
  assign dfi_7_dw_rddata_p0[12] = \<const0> ;
  assign dfi_7_dw_rddata_p0[11] = \<const0> ;
  assign dfi_7_dw_rddata_p0[10] = \<const0> ;
  assign dfi_7_dw_rddata_p0[9] = \<const0> ;
  assign dfi_7_dw_rddata_p0[8] = \<const0> ;
  assign dfi_7_dw_rddata_p0[7] = \<const0> ;
  assign dfi_7_dw_rddata_p0[6] = \<const0> ;
  assign dfi_7_dw_rddata_p0[5] = \<const0> ;
  assign dfi_7_dw_rddata_p0[4] = \<const0> ;
  assign dfi_7_dw_rddata_p0[3] = \<const0> ;
  assign dfi_7_dw_rddata_p0[2] = \<const0> ;
  assign dfi_7_dw_rddata_p0[1] = \<const0> ;
  assign dfi_7_dw_rddata_p0[0] = \<const0> ;
  assign dfi_7_dw_rddata_p1[255] = \<const0> ;
  assign dfi_7_dw_rddata_p1[254] = \<const0> ;
  assign dfi_7_dw_rddata_p1[253] = \<const0> ;
  assign dfi_7_dw_rddata_p1[252] = \<const0> ;
  assign dfi_7_dw_rddata_p1[251] = \<const0> ;
  assign dfi_7_dw_rddata_p1[250] = \<const0> ;
  assign dfi_7_dw_rddata_p1[249] = \<const0> ;
  assign dfi_7_dw_rddata_p1[248] = \<const0> ;
  assign dfi_7_dw_rddata_p1[247] = \<const0> ;
  assign dfi_7_dw_rddata_p1[246] = \<const0> ;
  assign dfi_7_dw_rddata_p1[245] = \<const0> ;
  assign dfi_7_dw_rddata_p1[244] = \<const0> ;
  assign dfi_7_dw_rddata_p1[243] = \<const0> ;
  assign dfi_7_dw_rddata_p1[242] = \<const0> ;
  assign dfi_7_dw_rddata_p1[241] = \<const0> ;
  assign dfi_7_dw_rddata_p1[240] = \<const0> ;
  assign dfi_7_dw_rddata_p1[239] = \<const0> ;
  assign dfi_7_dw_rddata_p1[238] = \<const0> ;
  assign dfi_7_dw_rddata_p1[237] = \<const0> ;
  assign dfi_7_dw_rddata_p1[236] = \<const0> ;
  assign dfi_7_dw_rddata_p1[235] = \<const0> ;
  assign dfi_7_dw_rddata_p1[234] = \<const0> ;
  assign dfi_7_dw_rddata_p1[233] = \<const0> ;
  assign dfi_7_dw_rddata_p1[232] = \<const0> ;
  assign dfi_7_dw_rddata_p1[231] = \<const0> ;
  assign dfi_7_dw_rddata_p1[230] = \<const0> ;
  assign dfi_7_dw_rddata_p1[229] = \<const0> ;
  assign dfi_7_dw_rddata_p1[228] = \<const0> ;
  assign dfi_7_dw_rddata_p1[227] = \<const0> ;
  assign dfi_7_dw_rddata_p1[226] = \<const0> ;
  assign dfi_7_dw_rddata_p1[225] = \<const0> ;
  assign dfi_7_dw_rddata_p1[224] = \<const0> ;
  assign dfi_7_dw_rddata_p1[223] = \<const0> ;
  assign dfi_7_dw_rddata_p1[222] = \<const0> ;
  assign dfi_7_dw_rddata_p1[221] = \<const0> ;
  assign dfi_7_dw_rddata_p1[220] = \<const0> ;
  assign dfi_7_dw_rddata_p1[219] = \<const0> ;
  assign dfi_7_dw_rddata_p1[218] = \<const0> ;
  assign dfi_7_dw_rddata_p1[217] = \<const0> ;
  assign dfi_7_dw_rddata_p1[216] = \<const0> ;
  assign dfi_7_dw_rddata_p1[215] = \<const0> ;
  assign dfi_7_dw_rddata_p1[214] = \<const0> ;
  assign dfi_7_dw_rddata_p1[213] = \<const0> ;
  assign dfi_7_dw_rddata_p1[212] = \<const0> ;
  assign dfi_7_dw_rddata_p1[211] = \<const0> ;
  assign dfi_7_dw_rddata_p1[210] = \<const0> ;
  assign dfi_7_dw_rddata_p1[209] = \<const0> ;
  assign dfi_7_dw_rddata_p1[208] = \<const0> ;
  assign dfi_7_dw_rddata_p1[207] = \<const0> ;
  assign dfi_7_dw_rddata_p1[206] = \<const0> ;
  assign dfi_7_dw_rddata_p1[205] = \<const0> ;
  assign dfi_7_dw_rddata_p1[204] = \<const0> ;
  assign dfi_7_dw_rddata_p1[203] = \<const0> ;
  assign dfi_7_dw_rddata_p1[202] = \<const0> ;
  assign dfi_7_dw_rddata_p1[201] = \<const0> ;
  assign dfi_7_dw_rddata_p1[200] = \<const0> ;
  assign dfi_7_dw_rddata_p1[199] = \<const0> ;
  assign dfi_7_dw_rddata_p1[198] = \<const0> ;
  assign dfi_7_dw_rddata_p1[197] = \<const0> ;
  assign dfi_7_dw_rddata_p1[196] = \<const0> ;
  assign dfi_7_dw_rddata_p1[195] = \<const0> ;
  assign dfi_7_dw_rddata_p1[194] = \<const0> ;
  assign dfi_7_dw_rddata_p1[193] = \<const0> ;
  assign dfi_7_dw_rddata_p1[192] = \<const0> ;
  assign dfi_7_dw_rddata_p1[191] = \<const0> ;
  assign dfi_7_dw_rddata_p1[190] = \<const0> ;
  assign dfi_7_dw_rddata_p1[189] = \<const0> ;
  assign dfi_7_dw_rddata_p1[188] = \<const0> ;
  assign dfi_7_dw_rddata_p1[187] = \<const0> ;
  assign dfi_7_dw_rddata_p1[186] = \<const0> ;
  assign dfi_7_dw_rddata_p1[185] = \<const0> ;
  assign dfi_7_dw_rddata_p1[184] = \<const0> ;
  assign dfi_7_dw_rddata_p1[183] = \<const0> ;
  assign dfi_7_dw_rddata_p1[182] = \<const0> ;
  assign dfi_7_dw_rddata_p1[181] = \<const0> ;
  assign dfi_7_dw_rddata_p1[180] = \<const0> ;
  assign dfi_7_dw_rddata_p1[179] = \<const0> ;
  assign dfi_7_dw_rddata_p1[178] = \<const0> ;
  assign dfi_7_dw_rddata_p1[177] = \<const0> ;
  assign dfi_7_dw_rddata_p1[176] = \<const0> ;
  assign dfi_7_dw_rddata_p1[175] = \<const0> ;
  assign dfi_7_dw_rddata_p1[174] = \<const0> ;
  assign dfi_7_dw_rddata_p1[173] = \<const0> ;
  assign dfi_7_dw_rddata_p1[172] = \<const0> ;
  assign dfi_7_dw_rddata_p1[171] = \<const0> ;
  assign dfi_7_dw_rddata_p1[170] = \<const0> ;
  assign dfi_7_dw_rddata_p1[169] = \<const0> ;
  assign dfi_7_dw_rddata_p1[168] = \<const0> ;
  assign dfi_7_dw_rddata_p1[167] = \<const0> ;
  assign dfi_7_dw_rddata_p1[166] = \<const0> ;
  assign dfi_7_dw_rddata_p1[165] = \<const0> ;
  assign dfi_7_dw_rddata_p1[164] = \<const0> ;
  assign dfi_7_dw_rddata_p1[163] = \<const0> ;
  assign dfi_7_dw_rddata_p1[162] = \<const0> ;
  assign dfi_7_dw_rddata_p1[161] = \<const0> ;
  assign dfi_7_dw_rddata_p1[160] = \<const0> ;
  assign dfi_7_dw_rddata_p1[159] = \<const0> ;
  assign dfi_7_dw_rddata_p1[158] = \<const0> ;
  assign dfi_7_dw_rddata_p1[157] = \<const0> ;
  assign dfi_7_dw_rddata_p1[156] = \<const0> ;
  assign dfi_7_dw_rddata_p1[155] = \<const0> ;
  assign dfi_7_dw_rddata_p1[154] = \<const0> ;
  assign dfi_7_dw_rddata_p1[153] = \<const0> ;
  assign dfi_7_dw_rddata_p1[152] = \<const0> ;
  assign dfi_7_dw_rddata_p1[151] = \<const0> ;
  assign dfi_7_dw_rddata_p1[150] = \<const0> ;
  assign dfi_7_dw_rddata_p1[149] = \<const0> ;
  assign dfi_7_dw_rddata_p1[148] = \<const0> ;
  assign dfi_7_dw_rddata_p1[147] = \<const0> ;
  assign dfi_7_dw_rddata_p1[146] = \<const0> ;
  assign dfi_7_dw_rddata_p1[145] = \<const0> ;
  assign dfi_7_dw_rddata_p1[144] = \<const0> ;
  assign dfi_7_dw_rddata_p1[143] = \<const0> ;
  assign dfi_7_dw_rddata_p1[142] = \<const0> ;
  assign dfi_7_dw_rddata_p1[141] = \<const0> ;
  assign dfi_7_dw_rddata_p1[140] = \<const0> ;
  assign dfi_7_dw_rddata_p1[139] = \<const0> ;
  assign dfi_7_dw_rddata_p1[138] = \<const0> ;
  assign dfi_7_dw_rddata_p1[137] = \<const0> ;
  assign dfi_7_dw_rddata_p1[136] = \<const0> ;
  assign dfi_7_dw_rddata_p1[135] = \<const0> ;
  assign dfi_7_dw_rddata_p1[134] = \<const0> ;
  assign dfi_7_dw_rddata_p1[133] = \<const0> ;
  assign dfi_7_dw_rddata_p1[132] = \<const0> ;
  assign dfi_7_dw_rddata_p1[131] = \<const0> ;
  assign dfi_7_dw_rddata_p1[130] = \<const0> ;
  assign dfi_7_dw_rddata_p1[129] = \<const0> ;
  assign dfi_7_dw_rddata_p1[128] = \<const0> ;
  assign dfi_7_dw_rddata_p1[127] = \<const0> ;
  assign dfi_7_dw_rddata_p1[126] = \<const0> ;
  assign dfi_7_dw_rddata_p1[125] = \<const0> ;
  assign dfi_7_dw_rddata_p1[124] = \<const0> ;
  assign dfi_7_dw_rddata_p1[123] = \<const0> ;
  assign dfi_7_dw_rddata_p1[122] = \<const0> ;
  assign dfi_7_dw_rddata_p1[121] = \<const0> ;
  assign dfi_7_dw_rddata_p1[120] = \<const0> ;
  assign dfi_7_dw_rddata_p1[119] = \<const0> ;
  assign dfi_7_dw_rddata_p1[118] = \<const0> ;
  assign dfi_7_dw_rddata_p1[117] = \<const0> ;
  assign dfi_7_dw_rddata_p1[116] = \<const0> ;
  assign dfi_7_dw_rddata_p1[115] = \<const0> ;
  assign dfi_7_dw_rddata_p1[114] = \<const0> ;
  assign dfi_7_dw_rddata_p1[113] = \<const0> ;
  assign dfi_7_dw_rddata_p1[112] = \<const0> ;
  assign dfi_7_dw_rddata_p1[111] = \<const0> ;
  assign dfi_7_dw_rddata_p1[110] = \<const0> ;
  assign dfi_7_dw_rddata_p1[109] = \<const0> ;
  assign dfi_7_dw_rddata_p1[108] = \<const0> ;
  assign dfi_7_dw_rddata_p1[107] = \<const0> ;
  assign dfi_7_dw_rddata_p1[106] = \<const0> ;
  assign dfi_7_dw_rddata_p1[105] = \<const0> ;
  assign dfi_7_dw_rddata_p1[104] = \<const0> ;
  assign dfi_7_dw_rddata_p1[103] = \<const0> ;
  assign dfi_7_dw_rddata_p1[102] = \<const0> ;
  assign dfi_7_dw_rddata_p1[101] = \<const0> ;
  assign dfi_7_dw_rddata_p1[100] = \<const0> ;
  assign dfi_7_dw_rddata_p1[99] = \<const0> ;
  assign dfi_7_dw_rddata_p1[98] = \<const0> ;
  assign dfi_7_dw_rddata_p1[97] = \<const0> ;
  assign dfi_7_dw_rddata_p1[96] = \<const0> ;
  assign dfi_7_dw_rddata_p1[95] = \<const0> ;
  assign dfi_7_dw_rddata_p1[94] = \<const0> ;
  assign dfi_7_dw_rddata_p1[93] = \<const0> ;
  assign dfi_7_dw_rddata_p1[92] = \<const0> ;
  assign dfi_7_dw_rddata_p1[91] = \<const0> ;
  assign dfi_7_dw_rddata_p1[90] = \<const0> ;
  assign dfi_7_dw_rddata_p1[89] = \<const0> ;
  assign dfi_7_dw_rddata_p1[88] = \<const0> ;
  assign dfi_7_dw_rddata_p1[87] = \<const0> ;
  assign dfi_7_dw_rddata_p1[86] = \<const0> ;
  assign dfi_7_dw_rddata_p1[85] = \<const0> ;
  assign dfi_7_dw_rddata_p1[84] = \<const0> ;
  assign dfi_7_dw_rddata_p1[83] = \<const0> ;
  assign dfi_7_dw_rddata_p1[82] = \<const0> ;
  assign dfi_7_dw_rddata_p1[81] = \<const0> ;
  assign dfi_7_dw_rddata_p1[80] = \<const0> ;
  assign dfi_7_dw_rddata_p1[79] = \<const0> ;
  assign dfi_7_dw_rddata_p1[78] = \<const0> ;
  assign dfi_7_dw_rddata_p1[77] = \<const0> ;
  assign dfi_7_dw_rddata_p1[76] = \<const0> ;
  assign dfi_7_dw_rddata_p1[75] = \<const0> ;
  assign dfi_7_dw_rddata_p1[74] = \<const0> ;
  assign dfi_7_dw_rddata_p1[73] = \<const0> ;
  assign dfi_7_dw_rddata_p1[72] = \<const0> ;
  assign dfi_7_dw_rddata_p1[71] = \<const0> ;
  assign dfi_7_dw_rddata_p1[70] = \<const0> ;
  assign dfi_7_dw_rddata_p1[69] = \<const0> ;
  assign dfi_7_dw_rddata_p1[68] = \<const0> ;
  assign dfi_7_dw_rddata_p1[67] = \<const0> ;
  assign dfi_7_dw_rddata_p1[66] = \<const0> ;
  assign dfi_7_dw_rddata_p1[65] = \<const0> ;
  assign dfi_7_dw_rddata_p1[64] = \<const0> ;
  assign dfi_7_dw_rddata_p1[63] = \<const0> ;
  assign dfi_7_dw_rddata_p1[62] = \<const0> ;
  assign dfi_7_dw_rddata_p1[61] = \<const0> ;
  assign dfi_7_dw_rddata_p1[60] = \<const0> ;
  assign dfi_7_dw_rddata_p1[59] = \<const0> ;
  assign dfi_7_dw_rddata_p1[58] = \<const0> ;
  assign dfi_7_dw_rddata_p1[57] = \<const0> ;
  assign dfi_7_dw_rddata_p1[56] = \<const0> ;
  assign dfi_7_dw_rddata_p1[55] = \<const0> ;
  assign dfi_7_dw_rddata_p1[54] = \<const0> ;
  assign dfi_7_dw_rddata_p1[53] = \<const0> ;
  assign dfi_7_dw_rddata_p1[52] = \<const0> ;
  assign dfi_7_dw_rddata_p1[51] = \<const0> ;
  assign dfi_7_dw_rddata_p1[50] = \<const0> ;
  assign dfi_7_dw_rddata_p1[49] = \<const0> ;
  assign dfi_7_dw_rddata_p1[48] = \<const0> ;
  assign dfi_7_dw_rddata_p1[47] = \<const0> ;
  assign dfi_7_dw_rddata_p1[46] = \<const0> ;
  assign dfi_7_dw_rddata_p1[45] = \<const0> ;
  assign dfi_7_dw_rddata_p1[44] = \<const0> ;
  assign dfi_7_dw_rddata_p1[43] = \<const0> ;
  assign dfi_7_dw_rddata_p1[42] = \<const0> ;
  assign dfi_7_dw_rddata_p1[41] = \<const0> ;
  assign dfi_7_dw_rddata_p1[40] = \<const0> ;
  assign dfi_7_dw_rddata_p1[39] = \<const0> ;
  assign dfi_7_dw_rddata_p1[38] = \<const0> ;
  assign dfi_7_dw_rddata_p1[37] = \<const0> ;
  assign dfi_7_dw_rddata_p1[36] = \<const0> ;
  assign dfi_7_dw_rddata_p1[35] = \<const0> ;
  assign dfi_7_dw_rddata_p1[34] = \<const0> ;
  assign dfi_7_dw_rddata_p1[33] = \<const0> ;
  assign dfi_7_dw_rddata_p1[32] = \<const0> ;
  assign dfi_7_dw_rddata_p1[31] = \<const0> ;
  assign dfi_7_dw_rddata_p1[30] = \<const0> ;
  assign dfi_7_dw_rddata_p1[29] = \<const0> ;
  assign dfi_7_dw_rddata_p1[28] = \<const0> ;
  assign dfi_7_dw_rddata_p1[27] = \<const0> ;
  assign dfi_7_dw_rddata_p1[26] = \<const0> ;
  assign dfi_7_dw_rddata_p1[25] = \<const0> ;
  assign dfi_7_dw_rddata_p1[24] = \<const0> ;
  assign dfi_7_dw_rddata_p1[23] = \<const0> ;
  assign dfi_7_dw_rddata_p1[22] = \<const0> ;
  assign dfi_7_dw_rddata_p1[21] = \<const0> ;
  assign dfi_7_dw_rddata_p1[20] = \<const0> ;
  assign dfi_7_dw_rddata_p1[19] = \<const0> ;
  assign dfi_7_dw_rddata_p1[18] = \<const0> ;
  assign dfi_7_dw_rddata_p1[17] = \<const0> ;
  assign dfi_7_dw_rddata_p1[16] = \<const0> ;
  assign dfi_7_dw_rddata_p1[15] = \<const0> ;
  assign dfi_7_dw_rddata_p1[14] = \<const0> ;
  assign dfi_7_dw_rddata_p1[13] = \<const0> ;
  assign dfi_7_dw_rddata_p1[12] = \<const0> ;
  assign dfi_7_dw_rddata_p1[11] = \<const0> ;
  assign dfi_7_dw_rddata_p1[10] = \<const0> ;
  assign dfi_7_dw_rddata_p1[9] = \<const0> ;
  assign dfi_7_dw_rddata_p1[8] = \<const0> ;
  assign dfi_7_dw_rddata_p1[7] = \<const0> ;
  assign dfi_7_dw_rddata_p1[6] = \<const0> ;
  assign dfi_7_dw_rddata_p1[5] = \<const0> ;
  assign dfi_7_dw_rddata_p1[4] = \<const0> ;
  assign dfi_7_dw_rddata_p1[3] = \<const0> ;
  assign dfi_7_dw_rddata_p1[2] = \<const0> ;
  assign dfi_7_dw_rddata_p1[1] = \<const0> ;
  assign dfi_7_dw_rddata_p1[0] = \<const0> ;
  assign dfi_7_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_7_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_7_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_7_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_7_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_7_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_7_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_7_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_7_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_7_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_7_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_7_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_7_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_7_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_7_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_7_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_7_dw_rddata_valid[3] = \<const0> ;
  assign dfi_7_dw_rddata_valid[2] = \<const0> ;
  assign dfi_7_dw_rddata_valid[1] = \<const0> ;
  assign dfi_7_dw_rddata_valid[0] = \<const0> ;
  assign dfi_7_init_complete = \<const0> ;
  assign dfi_7_out_rst_n = \<const0> ;
  assign dfi_7_phyupd_ack = \<const0> ;
  assign dfi_8_aw_aerr_n[1] = \<const0> ;
  assign dfi_8_aw_aerr_n[0] = \<const0> ;
  assign dfi_8_clk_init = \<const0> ;
  assign dfi_8_ctrlupd_req = \<const0> ;
  assign dfi_8_dbi_byte_disable[15] = \<const0> ;
  assign dfi_8_dbi_byte_disable[14] = \<const0> ;
  assign dfi_8_dbi_byte_disable[13] = \<const0> ;
  assign dfi_8_dbi_byte_disable[12] = \<const0> ;
  assign dfi_8_dbi_byte_disable[11] = \<const0> ;
  assign dfi_8_dbi_byte_disable[10] = \<const0> ;
  assign dfi_8_dbi_byte_disable[9] = \<const0> ;
  assign dfi_8_dbi_byte_disable[8] = \<const0> ;
  assign dfi_8_dbi_byte_disable[7] = \<const0> ;
  assign dfi_8_dbi_byte_disable[6] = \<const0> ;
  assign dfi_8_dbi_byte_disable[5] = \<const0> ;
  assign dfi_8_dbi_byte_disable[4] = \<const0> ;
  assign dfi_8_dbi_byte_disable[3] = \<const0> ;
  assign dfi_8_dbi_byte_disable[2] = \<const0> ;
  assign dfi_8_dbi_byte_disable[1] = \<const0> ;
  assign dfi_8_dbi_byte_disable[0] = \<const0> ;
  assign dfi_8_dw_derr_n[7] = \<const0> ;
  assign dfi_8_dw_derr_n[6] = \<const0> ;
  assign dfi_8_dw_derr_n[5] = \<const0> ;
  assign dfi_8_dw_derr_n[4] = \<const0> ;
  assign dfi_8_dw_derr_n[3] = \<const0> ;
  assign dfi_8_dw_derr_n[2] = \<const0> ;
  assign dfi_8_dw_derr_n[1] = \<const0> ;
  assign dfi_8_dw_derr_n[0] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_8_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_8_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_8_dw_rddata_p0[255] = \<const0> ;
  assign dfi_8_dw_rddata_p0[254] = \<const0> ;
  assign dfi_8_dw_rddata_p0[253] = \<const0> ;
  assign dfi_8_dw_rddata_p0[252] = \<const0> ;
  assign dfi_8_dw_rddata_p0[251] = \<const0> ;
  assign dfi_8_dw_rddata_p0[250] = \<const0> ;
  assign dfi_8_dw_rddata_p0[249] = \<const0> ;
  assign dfi_8_dw_rddata_p0[248] = \<const0> ;
  assign dfi_8_dw_rddata_p0[247] = \<const0> ;
  assign dfi_8_dw_rddata_p0[246] = \<const0> ;
  assign dfi_8_dw_rddata_p0[245] = \<const0> ;
  assign dfi_8_dw_rddata_p0[244] = \<const0> ;
  assign dfi_8_dw_rddata_p0[243] = \<const0> ;
  assign dfi_8_dw_rddata_p0[242] = \<const0> ;
  assign dfi_8_dw_rddata_p0[241] = \<const0> ;
  assign dfi_8_dw_rddata_p0[240] = \<const0> ;
  assign dfi_8_dw_rddata_p0[239] = \<const0> ;
  assign dfi_8_dw_rddata_p0[238] = \<const0> ;
  assign dfi_8_dw_rddata_p0[237] = \<const0> ;
  assign dfi_8_dw_rddata_p0[236] = \<const0> ;
  assign dfi_8_dw_rddata_p0[235] = \<const0> ;
  assign dfi_8_dw_rddata_p0[234] = \<const0> ;
  assign dfi_8_dw_rddata_p0[233] = \<const0> ;
  assign dfi_8_dw_rddata_p0[232] = \<const0> ;
  assign dfi_8_dw_rddata_p0[231] = \<const0> ;
  assign dfi_8_dw_rddata_p0[230] = \<const0> ;
  assign dfi_8_dw_rddata_p0[229] = \<const0> ;
  assign dfi_8_dw_rddata_p0[228] = \<const0> ;
  assign dfi_8_dw_rddata_p0[227] = \<const0> ;
  assign dfi_8_dw_rddata_p0[226] = \<const0> ;
  assign dfi_8_dw_rddata_p0[225] = \<const0> ;
  assign dfi_8_dw_rddata_p0[224] = \<const0> ;
  assign dfi_8_dw_rddata_p0[223] = \<const0> ;
  assign dfi_8_dw_rddata_p0[222] = \<const0> ;
  assign dfi_8_dw_rddata_p0[221] = \<const0> ;
  assign dfi_8_dw_rddata_p0[220] = \<const0> ;
  assign dfi_8_dw_rddata_p0[219] = \<const0> ;
  assign dfi_8_dw_rddata_p0[218] = \<const0> ;
  assign dfi_8_dw_rddata_p0[217] = \<const0> ;
  assign dfi_8_dw_rddata_p0[216] = \<const0> ;
  assign dfi_8_dw_rddata_p0[215] = \<const0> ;
  assign dfi_8_dw_rddata_p0[214] = \<const0> ;
  assign dfi_8_dw_rddata_p0[213] = \<const0> ;
  assign dfi_8_dw_rddata_p0[212] = \<const0> ;
  assign dfi_8_dw_rddata_p0[211] = \<const0> ;
  assign dfi_8_dw_rddata_p0[210] = \<const0> ;
  assign dfi_8_dw_rddata_p0[209] = \<const0> ;
  assign dfi_8_dw_rddata_p0[208] = \<const0> ;
  assign dfi_8_dw_rddata_p0[207] = \<const0> ;
  assign dfi_8_dw_rddata_p0[206] = \<const0> ;
  assign dfi_8_dw_rddata_p0[205] = \<const0> ;
  assign dfi_8_dw_rddata_p0[204] = \<const0> ;
  assign dfi_8_dw_rddata_p0[203] = \<const0> ;
  assign dfi_8_dw_rddata_p0[202] = \<const0> ;
  assign dfi_8_dw_rddata_p0[201] = \<const0> ;
  assign dfi_8_dw_rddata_p0[200] = \<const0> ;
  assign dfi_8_dw_rddata_p0[199] = \<const0> ;
  assign dfi_8_dw_rddata_p0[198] = \<const0> ;
  assign dfi_8_dw_rddata_p0[197] = \<const0> ;
  assign dfi_8_dw_rddata_p0[196] = \<const0> ;
  assign dfi_8_dw_rddata_p0[195] = \<const0> ;
  assign dfi_8_dw_rddata_p0[194] = \<const0> ;
  assign dfi_8_dw_rddata_p0[193] = \<const0> ;
  assign dfi_8_dw_rddata_p0[192] = \<const0> ;
  assign dfi_8_dw_rddata_p0[191] = \<const0> ;
  assign dfi_8_dw_rddata_p0[190] = \<const0> ;
  assign dfi_8_dw_rddata_p0[189] = \<const0> ;
  assign dfi_8_dw_rddata_p0[188] = \<const0> ;
  assign dfi_8_dw_rddata_p0[187] = \<const0> ;
  assign dfi_8_dw_rddata_p0[186] = \<const0> ;
  assign dfi_8_dw_rddata_p0[185] = \<const0> ;
  assign dfi_8_dw_rddata_p0[184] = \<const0> ;
  assign dfi_8_dw_rddata_p0[183] = \<const0> ;
  assign dfi_8_dw_rddata_p0[182] = \<const0> ;
  assign dfi_8_dw_rddata_p0[181] = \<const0> ;
  assign dfi_8_dw_rddata_p0[180] = \<const0> ;
  assign dfi_8_dw_rddata_p0[179] = \<const0> ;
  assign dfi_8_dw_rddata_p0[178] = \<const0> ;
  assign dfi_8_dw_rddata_p0[177] = \<const0> ;
  assign dfi_8_dw_rddata_p0[176] = \<const0> ;
  assign dfi_8_dw_rddata_p0[175] = \<const0> ;
  assign dfi_8_dw_rddata_p0[174] = \<const0> ;
  assign dfi_8_dw_rddata_p0[173] = \<const0> ;
  assign dfi_8_dw_rddata_p0[172] = \<const0> ;
  assign dfi_8_dw_rddata_p0[171] = \<const0> ;
  assign dfi_8_dw_rddata_p0[170] = \<const0> ;
  assign dfi_8_dw_rddata_p0[169] = \<const0> ;
  assign dfi_8_dw_rddata_p0[168] = \<const0> ;
  assign dfi_8_dw_rddata_p0[167] = \<const0> ;
  assign dfi_8_dw_rddata_p0[166] = \<const0> ;
  assign dfi_8_dw_rddata_p0[165] = \<const0> ;
  assign dfi_8_dw_rddata_p0[164] = \<const0> ;
  assign dfi_8_dw_rddata_p0[163] = \<const0> ;
  assign dfi_8_dw_rddata_p0[162] = \<const0> ;
  assign dfi_8_dw_rddata_p0[161] = \<const0> ;
  assign dfi_8_dw_rddata_p0[160] = \<const0> ;
  assign dfi_8_dw_rddata_p0[159] = \<const0> ;
  assign dfi_8_dw_rddata_p0[158] = \<const0> ;
  assign dfi_8_dw_rddata_p0[157] = \<const0> ;
  assign dfi_8_dw_rddata_p0[156] = \<const0> ;
  assign dfi_8_dw_rddata_p0[155] = \<const0> ;
  assign dfi_8_dw_rddata_p0[154] = \<const0> ;
  assign dfi_8_dw_rddata_p0[153] = \<const0> ;
  assign dfi_8_dw_rddata_p0[152] = \<const0> ;
  assign dfi_8_dw_rddata_p0[151] = \<const0> ;
  assign dfi_8_dw_rddata_p0[150] = \<const0> ;
  assign dfi_8_dw_rddata_p0[149] = \<const0> ;
  assign dfi_8_dw_rddata_p0[148] = \<const0> ;
  assign dfi_8_dw_rddata_p0[147] = \<const0> ;
  assign dfi_8_dw_rddata_p0[146] = \<const0> ;
  assign dfi_8_dw_rddata_p0[145] = \<const0> ;
  assign dfi_8_dw_rddata_p0[144] = \<const0> ;
  assign dfi_8_dw_rddata_p0[143] = \<const0> ;
  assign dfi_8_dw_rddata_p0[142] = \<const0> ;
  assign dfi_8_dw_rddata_p0[141] = \<const0> ;
  assign dfi_8_dw_rddata_p0[140] = \<const0> ;
  assign dfi_8_dw_rddata_p0[139] = \<const0> ;
  assign dfi_8_dw_rddata_p0[138] = \<const0> ;
  assign dfi_8_dw_rddata_p0[137] = \<const0> ;
  assign dfi_8_dw_rddata_p0[136] = \<const0> ;
  assign dfi_8_dw_rddata_p0[135] = \<const0> ;
  assign dfi_8_dw_rddata_p0[134] = \<const0> ;
  assign dfi_8_dw_rddata_p0[133] = \<const0> ;
  assign dfi_8_dw_rddata_p0[132] = \<const0> ;
  assign dfi_8_dw_rddata_p0[131] = \<const0> ;
  assign dfi_8_dw_rddata_p0[130] = \<const0> ;
  assign dfi_8_dw_rddata_p0[129] = \<const0> ;
  assign dfi_8_dw_rddata_p0[128] = \<const0> ;
  assign dfi_8_dw_rddata_p0[127] = \<const0> ;
  assign dfi_8_dw_rddata_p0[126] = \<const0> ;
  assign dfi_8_dw_rddata_p0[125] = \<const0> ;
  assign dfi_8_dw_rddata_p0[124] = \<const0> ;
  assign dfi_8_dw_rddata_p0[123] = \<const0> ;
  assign dfi_8_dw_rddata_p0[122] = \<const0> ;
  assign dfi_8_dw_rddata_p0[121] = \<const0> ;
  assign dfi_8_dw_rddata_p0[120] = \<const0> ;
  assign dfi_8_dw_rddata_p0[119] = \<const0> ;
  assign dfi_8_dw_rddata_p0[118] = \<const0> ;
  assign dfi_8_dw_rddata_p0[117] = \<const0> ;
  assign dfi_8_dw_rddata_p0[116] = \<const0> ;
  assign dfi_8_dw_rddata_p0[115] = \<const0> ;
  assign dfi_8_dw_rddata_p0[114] = \<const0> ;
  assign dfi_8_dw_rddata_p0[113] = \<const0> ;
  assign dfi_8_dw_rddata_p0[112] = \<const0> ;
  assign dfi_8_dw_rddata_p0[111] = \<const0> ;
  assign dfi_8_dw_rddata_p0[110] = \<const0> ;
  assign dfi_8_dw_rddata_p0[109] = \<const0> ;
  assign dfi_8_dw_rddata_p0[108] = \<const0> ;
  assign dfi_8_dw_rddata_p0[107] = \<const0> ;
  assign dfi_8_dw_rddata_p0[106] = \<const0> ;
  assign dfi_8_dw_rddata_p0[105] = \<const0> ;
  assign dfi_8_dw_rddata_p0[104] = \<const0> ;
  assign dfi_8_dw_rddata_p0[103] = \<const0> ;
  assign dfi_8_dw_rddata_p0[102] = \<const0> ;
  assign dfi_8_dw_rddata_p0[101] = \<const0> ;
  assign dfi_8_dw_rddata_p0[100] = \<const0> ;
  assign dfi_8_dw_rddata_p0[99] = \<const0> ;
  assign dfi_8_dw_rddata_p0[98] = \<const0> ;
  assign dfi_8_dw_rddata_p0[97] = \<const0> ;
  assign dfi_8_dw_rddata_p0[96] = \<const0> ;
  assign dfi_8_dw_rddata_p0[95] = \<const0> ;
  assign dfi_8_dw_rddata_p0[94] = \<const0> ;
  assign dfi_8_dw_rddata_p0[93] = \<const0> ;
  assign dfi_8_dw_rddata_p0[92] = \<const0> ;
  assign dfi_8_dw_rddata_p0[91] = \<const0> ;
  assign dfi_8_dw_rddata_p0[90] = \<const0> ;
  assign dfi_8_dw_rddata_p0[89] = \<const0> ;
  assign dfi_8_dw_rddata_p0[88] = \<const0> ;
  assign dfi_8_dw_rddata_p0[87] = \<const0> ;
  assign dfi_8_dw_rddata_p0[86] = \<const0> ;
  assign dfi_8_dw_rddata_p0[85] = \<const0> ;
  assign dfi_8_dw_rddata_p0[84] = \<const0> ;
  assign dfi_8_dw_rddata_p0[83] = \<const0> ;
  assign dfi_8_dw_rddata_p0[82] = \<const0> ;
  assign dfi_8_dw_rddata_p0[81] = \<const0> ;
  assign dfi_8_dw_rddata_p0[80] = \<const0> ;
  assign dfi_8_dw_rddata_p0[79] = \<const0> ;
  assign dfi_8_dw_rddata_p0[78] = \<const0> ;
  assign dfi_8_dw_rddata_p0[77] = \<const0> ;
  assign dfi_8_dw_rddata_p0[76] = \<const0> ;
  assign dfi_8_dw_rddata_p0[75] = \<const0> ;
  assign dfi_8_dw_rddata_p0[74] = \<const0> ;
  assign dfi_8_dw_rddata_p0[73] = \<const0> ;
  assign dfi_8_dw_rddata_p0[72] = \<const0> ;
  assign dfi_8_dw_rddata_p0[71] = \<const0> ;
  assign dfi_8_dw_rddata_p0[70] = \<const0> ;
  assign dfi_8_dw_rddata_p0[69] = \<const0> ;
  assign dfi_8_dw_rddata_p0[68] = \<const0> ;
  assign dfi_8_dw_rddata_p0[67] = \<const0> ;
  assign dfi_8_dw_rddata_p0[66] = \<const0> ;
  assign dfi_8_dw_rddata_p0[65] = \<const0> ;
  assign dfi_8_dw_rddata_p0[64] = \<const0> ;
  assign dfi_8_dw_rddata_p0[63] = \<const0> ;
  assign dfi_8_dw_rddata_p0[62] = \<const0> ;
  assign dfi_8_dw_rddata_p0[61] = \<const0> ;
  assign dfi_8_dw_rddata_p0[60] = \<const0> ;
  assign dfi_8_dw_rddata_p0[59] = \<const0> ;
  assign dfi_8_dw_rddata_p0[58] = \<const0> ;
  assign dfi_8_dw_rddata_p0[57] = \<const0> ;
  assign dfi_8_dw_rddata_p0[56] = \<const0> ;
  assign dfi_8_dw_rddata_p0[55] = \<const0> ;
  assign dfi_8_dw_rddata_p0[54] = \<const0> ;
  assign dfi_8_dw_rddata_p0[53] = \<const0> ;
  assign dfi_8_dw_rddata_p0[52] = \<const0> ;
  assign dfi_8_dw_rddata_p0[51] = \<const0> ;
  assign dfi_8_dw_rddata_p0[50] = \<const0> ;
  assign dfi_8_dw_rddata_p0[49] = \<const0> ;
  assign dfi_8_dw_rddata_p0[48] = \<const0> ;
  assign dfi_8_dw_rddata_p0[47] = \<const0> ;
  assign dfi_8_dw_rddata_p0[46] = \<const0> ;
  assign dfi_8_dw_rddata_p0[45] = \<const0> ;
  assign dfi_8_dw_rddata_p0[44] = \<const0> ;
  assign dfi_8_dw_rddata_p0[43] = \<const0> ;
  assign dfi_8_dw_rddata_p0[42] = \<const0> ;
  assign dfi_8_dw_rddata_p0[41] = \<const0> ;
  assign dfi_8_dw_rddata_p0[40] = \<const0> ;
  assign dfi_8_dw_rddata_p0[39] = \<const0> ;
  assign dfi_8_dw_rddata_p0[38] = \<const0> ;
  assign dfi_8_dw_rddata_p0[37] = \<const0> ;
  assign dfi_8_dw_rddata_p0[36] = \<const0> ;
  assign dfi_8_dw_rddata_p0[35] = \<const0> ;
  assign dfi_8_dw_rddata_p0[34] = \<const0> ;
  assign dfi_8_dw_rddata_p0[33] = \<const0> ;
  assign dfi_8_dw_rddata_p0[32] = \<const0> ;
  assign dfi_8_dw_rddata_p0[31] = \<const0> ;
  assign dfi_8_dw_rddata_p0[30] = \<const0> ;
  assign dfi_8_dw_rddata_p0[29] = \<const0> ;
  assign dfi_8_dw_rddata_p0[28] = \<const0> ;
  assign dfi_8_dw_rddata_p0[27] = \<const0> ;
  assign dfi_8_dw_rddata_p0[26] = \<const0> ;
  assign dfi_8_dw_rddata_p0[25] = \<const0> ;
  assign dfi_8_dw_rddata_p0[24] = \<const0> ;
  assign dfi_8_dw_rddata_p0[23] = \<const0> ;
  assign dfi_8_dw_rddata_p0[22] = \<const0> ;
  assign dfi_8_dw_rddata_p0[21] = \<const0> ;
  assign dfi_8_dw_rddata_p0[20] = \<const0> ;
  assign dfi_8_dw_rddata_p0[19] = \<const0> ;
  assign dfi_8_dw_rddata_p0[18] = \<const0> ;
  assign dfi_8_dw_rddata_p0[17] = \<const0> ;
  assign dfi_8_dw_rddata_p0[16] = \<const0> ;
  assign dfi_8_dw_rddata_p0[15] = \<const0> ;
  assign dfi_8_dw_rddata_p0[14] = \<const0> ;
  assign dfi_8_dw_rddata_p0[13] = \<const0> ;
  assign dfi_8_dw_rddata_p0[12] = \<const0> ;
  assign dfi_8_dw_rddata_p0[11] = \<const0> ;
  assign dfi_8_dw_rddata_p0[10] = \<const0> ;
  assign dfi_8_dw_rddata_p0[9] = \<const0> ;
  assign dfi_8_dw_rddata_p0[8] = \<const0> ;
  assign dfi_8_dw_rddata_p0[7] = \<const0> ;
  assign dfi_8_dw_rddata_p0[6] = \<const0> ;
  assign dfi_8_dw_rddata_p0[5] = \<const0> ;
  assign dfi_8_dw_rddata_p0[4] = \<const0> ;
  assign dfi_8_dw_rddata_p0[3] = \<const0> ;
  assign dfi_8_dw_rddata_p0[2] = \<const0> ;
  assign dfi_8_dw_rddata_p0[1] = \<const0> ;
  assign dfi_8_dw_rddata_p0[0] = \<const0> ;
  assign dfi_8_dw_rddata_p1[255] = \<const0> ;
  assign dfi_8_dw_rddata_p1[254] = \<const0> ;
  assign dfi_8_dw_rddata_p1[253] = \<const0> ;
  assign dfi_8_dw_rddata_p1[252] = \<const0> ;
  assign dfi_8_dw_rddata_p1[251] = \<const0> ;
  assign dfi_8_dw_rddata_p1[250] = \<const0> ;
  assign dfi_8_dw_rddata_p1[249] = \<const0> ;
  assign dfi_8_dw_rddata_p1[248] = \<const0> ;
  assign dfi_8_dw_rddata_p1[247] = \<const0> ;
  assign dfi_8_dw_rddata_p1[246] = \<const0> ;
  assign dfi_8_dw_rddata_p1[245] = \<const0> ;
  assign dfi_8_dw_rddata_p1[244] = \<const0> ;
  assign dfi_8_dw_rddata_p1[243] = \<const0> ;
  assign dfi_8_dw_rddata_p1[242] = \<const0> ;
  assign dfi_8_dw_rddata_p1[241] = \<const0> ;
  assign dfi_8_dw_rddata_p1[240] = \<const0> ;
  assign dfi_8_dw_rddata_p1[239] = \<const0> ;
  assign dfi_8_dw_rddata_p1[238] = \<const0> ;
  assign dfi_8_dw_rddata_p1[237] = \<const0> ;
  assign dfi_8_dw_rddata_p1[236] = \<const0> ;
  assign dfi_8_dw_rddata_p1[235] = \<const0> ;
  assign dfi_8_dw_rddata_p1[234] = \<const0> ;
  assign dfi_8_dw_rddata_p1[233] = \<const0> ;
  assign dfi_8_dw_rddata_p1[232] = \<const0> ;
  assign dfi_8_dw_rddata_p1[231] = \<const0> ;
  assign dfi_8_dw_rddata_p1[230] = \<const0> ;
  assign dfi_8_dw_rddata_p1[229] = \<const0> ;
  assign dfi_8_dw_rddata_p1[228] = \<const0> ;
  assign dfi_8_dw_rddata_p1[227] = \<const0> ;
  assign dfi_8_dw_rddata_p1[226] = \<const0> ;
  assign dfi_8_dw_rddata_p1[225] = \<const0> ;
  assign dfi_8_dw_rddata_p1[224] = \<const0> ;
  assign dfi_8_dw_rddata_p1[223] = \<const0> ;
  assign dfi_8_dw_rddata_p1[222] = \<const0> ;
  assign dfi_8_dw_rddata_p1[221] = \<const0> ;
  assign dfi_8_dw_rddata_p1[220] = \<const0> ;
  assign dfi_8_dw_rddata_p1[219] = \<const0> ;
  assign dfi_8_dw_rddata_p1[218] = \<const0> ;
  assign dfi_8_dw_rddata_p1[217] = \<const0> ;
  assign dfi_8_dw_rddata_p1[216] = \<const0> ;
  assign dfi_8_dw_rddata_p1[215] = \<const0> ;
  assign dfi_8_dw_rddata_p1[214] = \<const0> ;
  assign dfi_8_dw_rddata_p1[213] = \<const0> ;
  assign dfi_8_dw_rddata_p1[212] = \<const0> ;
  assign dfi_8_dw_rddata_p1[211] = \<const0> ;
  assign dfi_8_dw_rddata_p1[210] = \<const0> ;
  assign dfi_8_dw_rddata_p1[209] = \<const0> ;
  assign dfi_8_dw_rddata_p1[208] = \<const0> ;
  assign dfi_8_dw_rddata_p1[207] = \<const0> ;
  assign dfi_8_dw_rddata_p1[206] = \<const0> ;
  assign dfi_8_dw_rddata_p1[205] = \<const0> ;
  assign dfi_8_dw_rddata_p1[204] = \<const0> ;
  assign dfi_8_dw_rddata_p1[203] = \<const0> ;
  assign dfi_8_dw_rddata_p1[202] = \<const0> ;
  assign dfi_8_dw_rddata_p1[201] = \<const0> ;
  assign dfi_8_dw_rddata_p1[200] = \<const0> ;
  assign dfi_8_dw_rddata_p1[199] = \<const0> ;
  assign dfi_8_dw_rddata_p1[198] = \<const0> ;
  assign dfi_8_dw_rddata_p1[197] = \<const0> ;
  assign dfi_8_dw_rddata_p1[196] = \<const0> ;
  assign dfi_8_dw_rddata_p1[195] = \<const0> ;
  assign dfi_8_dw_rddata_p1[194] = \<const0> ;
  assign dfi_8_dw_rddata_p1[193] = \<const0> ;
  assign dfi_8_dw_rddata_p1[192] = \<const0> ;
  assign dfi_8_dw_rddata_p1[191] = \<const0> ;
  assign dfi_8_dw_rddata_p1[190] = \<const0> ;
  assign dfi_8_dw_rddata_p1[189] = \<const0> ;
  assign dfi_8_dw_rddata_p1[188] = \<const0> ;
  assign dfi_8_dw_rddata_p1[187] = \<const0> ;
  assign dfi_8_dw_rddata_p1[186] = \<const0> ;
  assign dfi_8_dw_rddata_p1[185] = \<const0> ;
  assign dfi_8_dw_rddata_p1[184] = \<const0> ;
  assign dfi_8_dw_rddata_p1[183] = \<const0> ;
  assign dfi_8_dw_rddata_p1[182] = \<const0> ;
  assign dfi_8_dw_rddata_p1[181] = \<const0> ;
  assign dfi_8_dw_rddata_p1[180] = \<const0> ;
  assign dfi_8_dw_rddata_p1[179] = \<const0> ;
  assign dfi_8_dw_rddata_p1[178] = \<const0> ;
  assign dfi_8_dw_rddata_p1[177] = \<const0> ;
  assign dfi_8_dw_rddata_p1[176] = \<const0> ;
  assign dfi_8_dw_rddata_p1[175] = \<const0> ;
  assign dfi_8_dw_rddata_p1[174] = \<const0> ;
  assign dfi_8_dw_rddata_p1[173] = \<const0> ;
  assign dfi_8_dw_rddata_p1[172] = \<const0> ;
  assign dfi_8_dw_rddata_p1[171] = \<const0> ;
  assign dfi_8_dw_rddata_p1[170] = \<const0> ;
  assign dfi_8_dw_rddata_p1[169] = \<const0> ;
  assign dfi_8_dw_rddata_p1[168] = \<const0> ;
  assign dfi_8_dw_rddata_p1[167] = \<const0> ;
  assign dfi_8_dw_rddata_p1[166] = \<const0> ;
  assign dfi_8_dw_rddata_p1[165] = \<const0> ;
  assign dfi_8_dw_rddata_p1[164] = \<const0> ;
  assign dfi_8_dw_rddata_p1[163] = \<const0> ;
  assign dfi_8_dw_rddata_p1[162] = \<const0> ;
  assign dfi_8_dw_rddata_p1[161] = \<const0> ;
  assign dfi_8_dw_rddata_p1[160] = \<const0> ;
  assign dfi_8_dw_rddata_p1[159] = \<const0> ;
  assign dfi_8_dw_rddata_p1[158] = \<const0> ;
  assign dfi_8_dw_rddata_p1[157] = \<const0> ;
  assign dfi_8_dw_rddata_p1[156] = \<const0> ;
  assign dfi_8_dw_rddata_p1[155] = \<const0> ;
  assign dfi_8_dw_rddata_p1[154] = \<const0> ;
  assign dfi_8_dw_rddata_p1[153] = \<const0> ;
  assign dfi_8_dw_rddata_p1[152] = \<const0> ;
  assign dfi_8_dw_rddata_p1[151] = \<const0> ;
  assign dfi_8_dw_rddata_p1[150] = \<const0> ;
  assign dfi_8_dw_rddata_p1[149] = \<const0> ;
  assign dfi_8_dw_rddata_p1[148] = \<const0> ;
  assign dfi_8_dw_rddata_p1[147] = \<const0> ;
  assign dfi_8_dw_rddata_p1[146] = \<const0> ;
  assign dfi_8_dw_rddata_p1[145] = \<const0> ;
  assign dfi_8_dw_rddata_p1[144] = \<const0> ;
  assign dfi_8_dw_rddata_p1[143] = \<const0> ;
  assign dfi_8_dw_rddata_p1[142] = \<const0> ;
  assign dfi_8_dw_rddata_p1[141] = \<const0> ;
  assign dfi_8_dw_rddata_p1[140] = \<const0> ;
  assign dfi_8_dw_rddata_p1[139] = \<const0> ;
  assign dfi_8_dw_rddata_p1[138] = \<const0> ;
  assign dfi_8_dw_rddata_p1[137] = \<const0> ;
  assign dfi_8_dw_rddata_p1[136] = \<const0> ;
  assign dfi_8_dw_rddata_p1[135] = \<const0> ;
  assign dfi_8_dw_rddata_p1[134] = \<const0> ;
  assign dfi_8_dw_rddata_p1[133] = \<const0> ;
  assign dfi_8_dw_rddata_p1[132] = \<const0> ;
  assign dfi_8_dw_rddata_p1[131] = \<const0> ;
  assign dfi_8_dw_rddata_p1[130] = \<const0> ;
  assign dfi_8_dw_rddata_p1[129] = \<const0> ;
  assign dfi_8_dw_rddata_p1[128] = \<const0> ;
  assign dfi_8_dw_rddata_p1[127] = \<const0> ;
  assign dfi_8_dw_rddata_p1[126] = \<const0> ;
  assign dfi_8_dw_rddata_p1[125] = \<const0> ;
  assign dfi_8_dw_rddata_p1[124] = \<const0> ;
  assign dfi_8_dw_rddata_p1[123] = \<const0> ;
  assign dfi_8_dw_rddata_p1[122] = \<const0> ;
  assign dfi_8_dw_rddata_p1[121] = \<const0> ;
  assign dfi_8_dw_rddata_p1[120] = \<const0> ;
  assign dfi_8_dw_rddata_p1[119] = \<const0> ;
  assign dfi_8_dw_rddata_p1[118] = \<const0> ;
  assign dfi_8_dw_rddata_p1[117] = \<const0> ;
  assign dfi_8_dw_rddata_p1[116] = \<const0> ;
  assign dfi_8_dw_rddata_p1[115] = \<const0> ;
  assign dfi_8_dw_rddata_p1[114] = \<const0> ;
  assign dfi_8_dw_rddata_p1[113] = \<const0> ;
  assign dfi_8_dw_rddata_p1[112] = \<const0> ;
  assign dfi_8_dw_rddata_p1[111] = \<const0> ;
  assign dfi_8_dw_rddata_p1[110] = \<const0> ;
  assign dfi_8_dw_rddata_p1[109] = \<const0> ;
  assign dfi_8_dw_rddata_p1[108] = \<const0> ;
  assign dfi_8_dw_rddata_p1[107] = \<const0> ;
  assign dfi_8_dw_rddata_p1[106] = \<const0> ;
  assign dfi_8_dw_rddata_p1[105] = \<const0> ;
  assign dfi_8_dw_rddata_p1[104] = \<const0> ;
  assign dfi_8_dw_rddata_p1[103] = \<const0> ;
  assign dfi_8_dw_rddata_p1[102] = \<const0> ;
  assign dfi_8_dw_rddata_p1[101] = \<const0> ;
  assign dfi_8_dw_rddata_p1[100] = \<const0> ;
  assign dfi_8_dw_rddata_p1[99] = \<const0> ;
  assign dfi_8_dw_rddata_p1[98] = \<const0> ;
  assign dfi_8_dw_rddata_p1[97] = \<const0> ;
  assign dfi_8_dw_rddata_p1[96] = \<const0> ;
  assign dfi_8_dw_rddata_p1[95] = \<const0> ;
  assign dfi_8_dw_rddata_p1[94] = \<const0> ;
  assign dfi_8_dw_rddata_p1[93] = \<const0> ;
  assign dfi_8_dw_rddata_p1[92] = \<const0> ;
  assign dfi_8_dw_rddata_p1[91] = \<const0> ;
  assign dfi_8_dw_rddata_p1[90] = \<const0> ;
  assign dfi_8_dw_rddata_p1[89] = \<const0> ;
  assign dfi_8_dw_rddata_p1[88] = \<const0> ;
  assign dfi_8_dw_rddata_p1[87] = \<const0> ;
  assign dfi_8_dw_rddata_p1[86] = \<const0> ;
  assign dfi_8_dw_rddata_p1[85] = \<const0> ;
  assign dfi_8_dw_rddata_p1[84] = \<const0> ;
  assign dfi_8_dw_rddata_p1[83] = \<const0> ;
  assign dfi_8_dw_rddata_p1[82] = \<const0> ;
  assign dfi_8_dw_rddata_p1[81] = \<const0> ;
  assign dfi_8_dw_rddata_p1[80] = \<const0> ;
  assign dfi_8_dw_rddata_p1[79] = \<const0> ;
  assign dfi_8_dw_rddata_p1[78] = \<const0> ;
  assign dfi_8_dw_rddata_p1[77] = \<const0> ;
  assign dfi_8_dw_rddata_p1[76] = \<const0> ;
  assign dfi_8_dw_rddata_p1[75] = \<const0> ;
  assign dfi_8_dw_rddata_p1[74] = \<const0> ;
  assign dfi_8_dw_rddata_p1[73] = \<const0> ;
  assign dfi_8_dw_rddata_p1[72] = \<const0> ;
  assign dfi_8_dw_rddata_p1[71] = \<const0> ;
  assign dfi_8_dw_rddata_p1[70] = \<const0> ;
  assign dfi_8_dw_rddata_p1[69] = \<const0> ;
  assign dfi_8_dw_rddata_p1[68] = \<const0> ;
  assign dfi_8_dw_rddata_p1[67] = \<const0> ;
  assign dfi_8_dw_rddata_p1[66] = \<const0> ;
  assign dfi_8_dw_rddata_p1[65] = \<const0> ;
  assign dfi_8_dw_rddata_p1[64] = \<const0> ;
  assign dfi_8_dw_rddata_p1[63] = \<const0> ;
  assign dfi_8_dw_rddata_p1[62] = \<const0> ;
  assign dfi_8_dw_rddata_p1[61] = \<const0> ;
  assign dfi_8_dw_rddata_p1[60] = \<const0> ;
  assign dfi_8_dw_rddata_p1[59] = \<const0> ;
  assign dfi_8_dw_rddata_p1[58] = \<const0> ;
  assign dfi_8_dw_rddata_p1[57] = \<const0> ;
  assign dfi_8_dw_rddata_p1[56] = \<const0> ;
  assign dfi_8_dw_rddata_p1[55] = \<const0> ;
  assign dfi_8_dw_rddata_p1[54] = \<const0> ;
  assign dfi_8_dw_rddata_p1[53] = \<const0> ;
  assign dfi_8_dw_rddata_p1[52] = \<const0> ;
  assign dfi_8_dw_rddata_p1[51] = \<const0> ;
  assign dfi_8_dw_rddata_p1[50] = \<const0> ;
  assign dfi_8_dw_rddata_p1[49] = \<const0> ;
  assign dfi_8_dw_rddata_p1[48] = \<const0> ;
  assign dfi_8_dw_rddata_p1[47] = \<const0> ;
  assign dfi_8_dw_rddata_p1[46] = \<const0> ;
  assign dfi_8_dw_rddata_p1[45] = \<const0> ;
  assign dfi_8_dw_rddata_p1[44] = \<const0> ;
  assign dfi_8_dw_rddata_p1[43] = \<const0> ;
  assign dfi_8_dw_rddata_p1[42] = \<const0> ;
  assign dfi_8_dw_rddata_p1[41] = \<const0> ;
  assign dfi_8_dw_rddata_p1[40] = \<const0> ;
  assign dfi_8_dw_rddata_p1[39] = \<const0> ;
  assign dfi_8_dw_rddata_p1[38] = \<const0> ;
  assign dfi_8_dw_rddata_p1[37] = \<const0> ;
  assign dfi_8_dw_rddata_p1[36] = \<const0> ;
  assign dfi_8_dw_rddata_p1[35] = \<const0> ;
  assign dfi_8_dw_rddata_p1[34] = \<const0> ;
  assign dfi_8_dw_rddata_p1[33] = \<const0> ;
  assign dfi_8_dw_rddata_p1[32] = \<const0> ;
  assign dfi_8_dw_rddata_p1[31] = \<const0> ;
  assign dfi_8_dw_rddata_p1[30] = \<const0> ;
  assign dfi_8_dw_rddata_p1[29] = \<const0> ;
  assign dfi_8_dw_rddata_p1[28] = \<const0> ;
  assign dfi_8_dw_rddata_p1[27] = \<const0> ;
  assign dfi_8_dw_rddata_p1[26] = \<const0> ;
  assign dfi_8_dw_rddata_p1[25] = \<const0> ;
  assign dfi_8_dw_rddata_p1[24] = \<const0> ;
  assign dfi_8_dw_rddata_p1[23] = \<const0> ;
  assign dfi_8_dw_rddata_p1[22] = \<const0> ;
  assign dfi_8_dw_rddata_p1[21] = \<const0> ;
  assign dfi_8_dw_rddata_p1[20] = \<const0> ;
  assign dfi_8_dw_rddata_p1[19] = \<const0> ;
  assign dfi_8_dw_rddata_p1[18] = \<const0> ;
  assign dfi_8_dw_rddata_p1[17] = \<const0> ;
  assign dfi_8_dw_rddata_p1[16] = \<const0> ;
  assign dfi_8_dw_rddata_p1[15] = \<const0> ;
  assign dfi_8_dw_rddata_p1[14] = \<const0> ;
  assign dfi_8_dw_rddata_p1[13] = \<const0> ;
  assign dfi_8_dw_rddata_p1[12] = \<const0> ;
  assign dfi_8_dw_rddata_p1[11] = \<const0> ;
  assign dfi_8_dw_rddata_p1[10] = \<const0> ;
  assign dfi_8_dw_rddata_p1[9] = \<const0> ;
  assign dfi_8_dw_rddata_p1[8] = \<const0> ;
  assign dfi_8_dw_rddata_p1[7] = \<const0> ;
  assign dfi_8_dw_rddata_p1[6] = \<const0> ;
  assign dfi_8_dw_rddata_p1[5] = \<const0> ;
  assign dfi_8_dw_rddata_p1[4] = \<const0> ;
  assign dfi_8_dw_rddata_p1[3] = \<const0> ;
  assign dfi_8_dw_rddata_p1[2] = \<const0> ;
  assign dfi_8_dw_rddata_p1[1] = \<const0> ;
  assign dfi_8_dw_rddata_p1[0] = \<const0> ;
  assign dfi_8_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_8_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_8_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_8_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_8_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_8_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_8_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_8_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_8_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_8_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_8_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_8_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_8_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_8_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_8_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_8_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_8_dw_rddata_valid[3] = \<const0> ;
  assign dfi_8_dw_rddata_valid[2] = \<const0> ;
  assign dfi_8_dw_rddata_valid[1] = \<const0> ;
  assign dfi_8_dw_rddata_valid[0] = \<const0> ;
  assign dfi_8_init_complete = \<const0> ;
  assign dfi_8_out_rst_n = \<const0> ;
  assign dfi_8_phyupd_ack = \<const0> ;
  assign dfi_9_aw_aerr_n[1] = \<const0> ;
  assign dfi_9_aw_aerr_n[0] = \<const0> ;
  assign dfi_9_clk_init = \<const0> ;
  assign dfi_9_ctrlupd_req = \<const0> ;
  assign dfi_9_dbi_byte_disable[15] = \<const0> ;
  assign dfi_9_dbi_byte_disable[14] = \<const0> ;
  assign dfi_9_dbi_byte_disable[13] = \<const0> ;
  assign dfi_9_dbi_byte_disable[12] = \<const0> ;
  assign dfi_9_dbi_byte_disable[11] = \<const0> ;
  assign dfi_9_dbi_byte_disable[10] = \<const0> ;
  assign dfi_9_dbi_byte_disable[9] = \<const0> ;
  assign dfi_9_dbi_byte_disable[8] = \<const0> ;
  assign dfi_9_dbi_byte_disable[7] = \<const0> ;
  assign dfi_9_dbi_byte_disable[6] = \<const0> ;
  assign dfi_9_dbi_byte_disable[5] = \<const0> ;
  assign dfi_9_dbi_byte_disable[4] = \<const0> ;
  assign dfi_9_dbi_byte_disable[3] = \<const0> ;
  assign dfi_9_dbi_byte_disable[2] = \<const0> ;
  assign dfi_9_dbi_byte_disable[1] = \<const0> ;
  assign dfi_9_dbi_byte_disable[0] = \<const0> ;
  assign dfi_9_dw_derr_n[7] = \<const0> ;
  assign dfi_9_dw_derr_n[6] = \<const0> ;
  assign dfi_9_dw_derr_n[5] = \<const0> ;
  assign dfi_9_dw_derr_n[4] = \<const0> ;
  assign dfi_9_dw_derr_n[3] = \<const0> ;
  assign dfi_9_dw_derr_n[2] = \<const0> ;
  assign dfi_9_dw_derr_n[1] = \<const0> ;
  assign dfi_9_dw_derr_n[0] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[31] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[30] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[29] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[28] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[27] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[26] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[25] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[24] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[23] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[22] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[21] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[20] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[19] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[18] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[17] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[16] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[15] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[14] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[13] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[12] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[11] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[10] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[9] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[8] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[7] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[6] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[5] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[4] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[3] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[2] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[1] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p0[0] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[31] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[30] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[29] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[28] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[27] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[26] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[25] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[24] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[23] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[22] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[21] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[20] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[19] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[18] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[17] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[16] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[15] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[14] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[13] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[12] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[11] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[10] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[9] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[8] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[7] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[6] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[5] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[4] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[3] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[2] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[1] = \<const0> ;
  assign dfi_9_dw_rddata_dbi_p1[0] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[31] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[30] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[29] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[28] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[27] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[26] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[25] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[24] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[23] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[22] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[21] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[20] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[19] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[18] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[17] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[16] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[15] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[14] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[13] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[12] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[11] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[10] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[9] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[8] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[7] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[6] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[5] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[4] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[3] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[2] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[1] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p0[0] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[31] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[30] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[29] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[28] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[27] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[26] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[25] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[24] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[23] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[22] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[21] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[20] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[19] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[18] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[17] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[16] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[15] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[14] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[13] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[12] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[11] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[10] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[9] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[8] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[7] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[6] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[5] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[4] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[3] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[2] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[1] = \<const0> ;
  assign dfi_9_dw_rddata_dm_p1[0] = \<const0> ;
  assign dfi_9_dw_rddata_p0[255] = \<const0> ;
  assign dfi_9_dw_rddata_p0[254] = \<const0> ;
  assign dfi_9_dw_rddata_p0[253] = \<const0> ;
  assign dfi_9_dw_rddata_p0[252] = \<const0> ;
  assign dfi_9_dw_rddata_p0[251] = \<const0> ;
  assign dfi_9_dw_rddata_p0[250] = \<const0> ;
  assign dfi_9_dw_rddata_p0[249] = \<const0> ;
  assign dfi_9_dw_rddata_p0[248] = \<const0> ;
  assign dfi_9_dw_rddata_p0[247] = \<const0> ;
  assign dfi_9_dw_rddata_p0[246] = \<const0> ;
  assign dfi_9_dw_rddata_p0[245] = \<const0> ;
  assign dfi_9_dw_rddata_p0[244] = \<const0> ;
  assign dfi_9_dw_rddata_p0[243] = \<const0> ;
  assign dfi_9_dw_rddata_p0[242] = \<const0> ;
  assign dfi_9_dw_rddata_p0[241] = \<const0> ;
  assign dfi_9_dw_rddata_p0[240] = \<const0> ;
  assign dfi_9_dw_rddata_p0[239] = \<const0> ;
  assign dfi_9_dw_rddata_p0[238] = \<const0> ;
  assign dfi_9_dw_rddata_p0[237] = \<const0> ;
  assign dfi_9_dw_rddata_p0[236] = \<const0> ;
  assign dfi_9_dw_rddata_p0[235] = \<const0> ;
  assign dfi_9_dw_rddata_p0[234] = \<const0> ;
  assign dfi_9_dw_rddata_p0[233] = \<const0> ;
  assign dfi_9_dw_rddata_p0[232] = \<const0> ;
  assign dfi_9_dw_rddata_p0[231] = \<const0> ;
  assign dfi_9_dw_rddata_p0[230] = \<const0> ;
  assign dfi_9_dw_rddata_p0[229] = \<const0> ;
  assign dfi_9_dw_rddata_p0[228] = \<const0> ;
  assign dfi_9_dw_rddata_p0[227] = \<const0> ;
  assign dfi_9_dw_rddata_p0[226] = \<const0> ;
  assign dfi_9_dw_rddata_p0[225] = \<const0> ;
  assign dfi_9_dw_rddata_p0[224] = \<const0> ;
  assign dfi_9_dw_rddata_p0[223] = \<const0> ;
  assign dfi_9_dw_rddata_p0[222] = \<const0> ;
  assign dfi_9_dw_rddata_p0[221] = \<const0> ;
  assign dfi_9_dw_rddata_p0[220] = \<const0> ;
  assign dfi_9_dw_rddata_p0[219] = \<const0> ;
  assign dfi_9_dw_rddata_p0[218] = \<const0> ;
  assign dfi_9_dw_rddata_p0[217] = \<const0> ;
  assign dfi_9_dw_rddata_p0[216] = \<const0> ;
  assign dfi_9_dw_rddata_p0[215] = \<const0> ;
  assign dfi_9_dw_rddata_p0[214] = \<const0> ;
  assign dfi_9_dw_rddata_p0[213] = \<const0> ;
  assign dfi_9_dw_rddata_p0[212] = \<const0> ;
  assign dfi_9_dw_rddata_p0[211] = \<const0> ;
  assign dfi_9_dw_rddata_p0[210] = \<const0> ;
  assign dfi_9_dw_rddata_p0[209] = \<const0> ;
  assign dfi_9_dw_rddata_p0[208] = \<const0> ;
  assign dfi_9_dw_rddata_p0[207] = \<const0> ;
  assign dfi_9_dw_rddata_p0[206] = \<const0> ;
  assign dfi_9_dw_rddata_p0[205] = \<const0> ;
  assign dfi_9_dw_rddata_p0[204] = \<const0> ;
  assign dfi_9_dw_rddata_p0[203] = \<const0> ;
  assign dfi_9_dw_rddata_p0[202] = \<const0> ;
  assign dfi_9_dw_rddata_p0[201] = \<const0> ;
  assign dfi_9_dw_rddata_p0[200] = \<const0> ;
  assign dfi_9_dw_rddata_p0[199] = \<const0> ;
  assign dfi_9_dw_rddata_p0[198] = \<const0> ;
  assign dfi_9_dw_rddata_p0[197] = \<const0> ;
  assign dfi_9_dw_rddata_p0[196] = \<const0> ;
  assign dfi_9_dw_rddata_p0[195] = \<const0> ;
  assign dfi_9_dw_rddata_p0[194] = \<const0> ;
  assign dfi_9_dw_rddata_p0[193] = \<const0> ;
  assign dfi_9_dw_rddata_p0[192] = \<const0> ;
  assign dfi_9_dw_rddata_p0[191] = \<const0> ;
  assign dfi_9_dw_rddata_p0[190] = \<const0> ;
  assign dfi_9_dw_rddata_p0[189] = \<const0> ;
  assign dfi_9_dw_rddata_p0[188] = \<const0> ;
  assign dfi_9_dw_rddata_p0[187] = \<const0> ;
  assign dfi_9_dw_rddata_p0[186] = \<const0> ;
  assign dfi_9_dw_rddata_p0[185] = \<const0> ;
  assign dfi_9_dw_rddata_p0[184] = \<const0> ;
  assign dfi_9_dw_rddata_p0[183] = \<const0> ;
  assign dfi_9_dw_rddata_p0[182] = \<const0> ;
  assign dfi_9_dw_rddata_p0[181] = \<const0> ;
  assign dfi_9_dw_rddata_p0[180] = \<const0> ;
  assign dfi_9_dw_rddata_p0[179] = \<const0> ;
  assign dfi_9_dw_rddata_p0[178] = \<const0> ;
  assign dfi_9_dw_rddata_p0[177] = \<const0> ;
  assign dfi_9_dw_rddata_p0[176] = \<const0> ;
  assign dfi_9_dw_rddata_p0[175] = \<const0> ;
  assign dfi_9_dw_rddata_p0[174] = \<const0> ;
  assign dfi_9_dw_rddata_p0[173] = \<const0> ;
  assign dfi_9_dw_rddata_p0[172] = \<const0> ;
  assign dfi_9_dw_rddata_p0[171] = \<const0> ;
  assign dfi_9_dw_rddata_p0[170] = \<const0> ;
  assign dfi_9_dw_rddata_p0[169] = \<const0> ;
  assign dfi_9_dw_rddata_p0[168] = \<const0> ;
  assign dfi_9_dw_rddata_p0[167] = \<const0> ;
  assign dfi_9_dw_rddata_p0[166] = \<const0> ;
  assign dfi_9_dw_rddata_p0[165] = \<const0> ;
  assign dfi_9_dw_rddata_p0[164] = \<const0> ;
  assign dfi_9_dw_rddata_p0[163] = \<const0> ;
  assign dfi_9_dw_rddata_p0[162] = \<const0> ;
  assign dfi_9_dw_rddata_p0[161] = \<const0> ;
  assign dfi_9_dw_rddata_p0[160] = \<const0> ;
  assign dfi_9_dw_rddata_p0[159] = \<const0> ;
  assign dfi_9_dw_rddata_p0[158] = \<const0> ;
  assign dfi_9_dw_rddata_p0[157] = \<const0> ;
  assign dfi_9_dw_rddata_p0[156] = \<const0> ;
  assign dfi_9_dw_rddata_p0[155] = \<const0> ;
  assign dfi_9_dw_rddata_p0[154] = \<const0> ;
  assign dfi_9_dw_rddata_p0[153] = \<const0> ;
  assign dfi_9_dw_rddata_p0[152] = \<const0> ;
  assign dfi_9_dw_rddata_p0[151] = \<const0> ;
  assign dfi_9_dw_rddata_p0[150] = \<const0> ;
  assign dfi_9_dw_rddata_p0[149] = \<const0> ;
  assign dfi_9_dw_rddata_p0[148] = \<const0> ;
  assign dfi_9_dw_rddata_p0[147] = \<const0> ;
  assign dfi_9_dw_rddata_p0[146] = \<const0> ;
  assign dfi_9_dw_rddata_p0[145] = \<const0> ;
  assign dfi_9_dw_rddata_p0[144] = \<const0> ;
  assign dfi_9_dw_rddata_p0[143] = \<const0> ;
  assign dfi_9_dw_rddata_p0[142] = \<const0> ;
  assign dfi_9_dw_rddata_p0[141] = \<const0> ;
  assign dfi_9_dw_rddata_p0[140] = \<const0> ;
  assign dfi_9_dw_rddata_p0[139] = \<const0> ;
  assign dfi_9_dw_rddata_p0[138] = \<const0> ;
  assign dfi_9_dw_rddata_p0[137] = \<const0> ;
  assign dfi_9_dw_rddata_p0[136] = \<const0> ;
  assign dfi_9_dw_rddata_p0[135] = \<const0> ;
  assign dfi_9_dw_rddata_p0[134] = \<const0> ;
  assign dfi_9_dw_rddata_p0[133] = \<const0> ;
  assign dfi_9_dw_rddata_p0[132] = \<const0> ;
  assign dfi_9_dw_rddata_p0[131] = \<const0> ;
  assign dfi_9_dw_rddata_p0[130] = \<const0> ;
  assign dfi_9_dw_rddata_p0[129] = \<const0> ;
  assign dfi_9_dw_rddata_p0[128] = \<const0> ;
  assign dfi_9_dw_rddata_p0[127] = \<const0> ;
  assign dfi_9_dw_rddata_p0[126] = \<const0> ;
  assign dfi_9_dw_rddata_p0[125] = \<const0> ;
  assign dfi_9_dw_rddata_p0[124] = \<const0> ;
  assign dfi_9_dw_rddata_p0[123] = \<const0> ;
  assign dfi_9_dw_rddata_p0[122] = \<const0> ;
  assign dfi_9_dw_rddata_p0[121] = \<const0> ;
  assign dfi_9_dw_rddata_p0[120] = \<const0> ;
  assign dfi_9_dw_rddata_p0[119] = \<const0> ;
  assign dfi_9_dw_rddata_p0[118] = \<const0> ;
  assign dfi_9_dw_rddata_p0[117] = \<const0> ;
  assign dfi_9_dw_rddata_p0[116] = \<const0> ;
  assign dfi_9_dw_rddata_p0[115] = \<const0> ;
  assign dfi_9_dw_rddata_p0[114] = \<const0> ;
  assign dfi_9_dw_rddata_p0[113] = \<const0> ;
  assign dfi_9_dw_rddata_p0[112] = \<const0> ;
  assign dfi_9_dw_rddata_p0[111] = \<const0> ;
  assign dfi_9_dw_rddata_p0[110] = \<const0> ;
  assign dfi_9_dw_rddata_p0[109] = \<const0> ;
  assign dfi_9_dw_rddata_p0[108] = \<const0> ;
  assign dfi_9_dw_rddata_p0[107] = \<const0> ;
  assign dfi_9_dw_rddata_p0[106] = \<const0> ;
  assign dfi_9_dw_rddata_p0[105] = \<const0> ;
  assign dfi_9_dw_rddata_p0[104] = \<const0> ;
  assign dfi_9_dw_rddata_p0[103] = \<const0> ;
  assign dfi_9_dw_rddata_p0[102] = \<const0> ;
  assign dfi_9_dw_rddata_p0[101] = \<const0> ;
  assign dfi_9_dw_rddata_p0[100] = \<const0> ;
  assign dfi_9_dw_rddata_p0[99] = \<const0> ;
  assign dfi_9_dw_rddata_p0[98] = \<const0> ;
  assign dfi_9_dw_rddata_p0[97] = \<const0> ;
  assign dfi_9_dw_rddata_p0[96] = \<const0> ;
  assign dfi_9_dw_rddata_p0[95] = \<const0> ;
  assign dfi_9_dw_rddata_p0[94] = \<const0> ;
  assign dfi_9_dw_rddata_p0[93] = \<const0> ;
  assign dfi_9_dw_rddata_p0[92] = \<const0> ;
  assign dfi_9_dw_rddata_p0[91] = \<const0> ;
  assign dfi_9_dw_rddata_p0[90] = \<const0> ;
  assign dfi_9_dw_rddata_p0[89] = \<const0> ;
  assign dfi_9_dw_rddata_p0[88] = \<const0> ;
  assign dfi_9_dw_rddata_p0[87] = \<const0> ;
  assign dfi_9_dw_rddata_p0[86] = \<const0> ;
  assign dfi_9_dw_rddata_p0[85] = \<const0> ;
  assign dfi_9_dw_rddata_p0[84] = \<const0> ;
  assign dfi_9_dw_rddata_p0[83] = \<const0> ;
  assign dfi_9_dw_rddata_p0[82] = \<const0> ;
  assign dfi_9_dw_rddata_p0[81] = \<const0> ;
  assign dfi_9_dw_rddata_p0[80] = \<const0> ;
  assign dfi_9_dw_rddata_p0[79] = \<const0> ;
  assign dfi_9_dw_rddata_p0[78] = \<const0> ;
  assign dfi_9_dw_rddata_p0[77] = \<const0> ;
  assign dfi_9_dw_rddata_p0[76] = \<const0> ;
  assign dfi_9_dw_rddata_p0[75] = \<const0> ;
  assign dfi_9_dw_rddata_p0[74] = \<const0> ;
  assign dfi_9_dw_rddata_p0[73] = \<const0> ;
  assign dfi_9_dw_rddata_p0[72] = \<const0> ;
  assign dfi_9_dw_rddata_p0[71] = \<const0> ;
  assign dfi_9_dw_rddata_p0[70] = \<const0> ;
  assign dfi_9_dw_rddata_p0[69] = \<const0> ;
  assign dfi_9_dw_rddata_p0[68] = \<const0> ;
  assign dfi_9_dw_rddata_p0[67] = \<const0> ;
  assign dfi_9_dw_rddata_p0[66] = \<const0> ;
  assign dfi_9_dw_rddata_p0[65] = \<const0> ;
  assign dfi_9_dw_rddata_p0[64] = \<const0> ;
  assign dfi_9_dw_rddata_p0[63] = \<const0> ;
  assign dfi_9_dw_rddata_p0[62] = \<const0> ;
  assign dfi_9_dw_rddata_p0[61] = \<const0> ;
  assign dfi_9_dw_rddata_p0[60] = \<const0> ;
  assign dfi_9_dw_rddata_p0[59] = \<const0> ;
  assign dfi_9_dw_rddata_p0[58] = \<const0> ;
  assign dfi_9_dw_rddata_p0[57] = \<const0> ;
  assign dfi_9_dw_rddata_p0[56] = \<const0> ;
  assign dfi_9_dw_rddata_p0[55] = \<const0> ;
  assign dfi_9_dw_rddata_p0[54] = \<const0> ;
  assign dfi_9_dw_rddata_p0[53] = \<const0> ;
  assign dfi_9_dw_rddata_p0[52] = \<const0> ;
  assign dfi_9_dw_rddata_p0[51] = \<const0> ;
  assign dfi_9_dw_rddata_p0[50] = \<const0> ;
  assign dfi_9_dw_rddata_p0[49] = \<const0> ;
  assign dfi_9_dw_rddata_p0[48] = \<const0> ;
  assign dfi_9_dw_rddata_p0[47] = \<const0> ;
  assign dfi_9_dw_rddata_p0[46] = \<const0> ;
  assign dfi_9_dw_rddata_p0[45] = \<const0> ;
  assign dfi_9_dw_rddata_p0[44] = \<const0> ;
  assign dfi_9_dw_rddata_p0[43] = \<const0> ;
  assign dfi_9_dw_rddata_p0[42] = \<const0> ;
  assign dfi_9_dw_rddata_p0[41] = \<const0> ;
  assign dfi_9_dw_rddata_p0[40] = \<const0> ;
  assign dfi_9_dw_rddata_p0[39] = \<const0> ;
  assign dfi_9_dw_rddata_p0[38] = \<const0> ;
  assign dfi_9_dw_rddata_p0[37] = \<const0> ;
  assign dfi_9_dw_rddata_p0[36] = \<const0> ;
  assign dfi_9_dw_rddata_p0[35] = \<const0> ;
  assign dfi_9_dw_rddata_p0[34] = \<const0> ;
  assign dfi_9_dw_rddata_p0[33] = \<const0> ;
  assign dfi_9_dw_rddata_p0[32] = \<const0> ;
  assign dfi_9_dw_rddata_p0[31] = \<const0> ;
  assign dfi_9_dw_rddata_p0[30] = \<const0> ;
  assign dfi_9_dw_rddata_p0[29] = \<const0> ;
  assign dfi_9_dw_rddata_p0[28] = \<const0> ;
  assign dfi_9_dw_rddata_p0[27] = \<const0> ;
  assign dfi_9_dw_rddata_p0[26] = \<const0> ;
  assign dfi_9_dw_rddata_p0[25] = \<const0> ;
  assign dfi_9_dw_rddata_p0[24] = \<const0> ;
  assign dfi_9_dw_rddata_p0[23] = \<const0> ;
  assign dfi_9_dw_rddata_p0[22] = \<const0> ;
  assign dfi_9_dw_rddata_p0[21] = \<const0> ;
  assign dfi_9_dw_rddata_p0[20] = \<const0> ;
  assign dfi_9_dw_rddata_p0[19] = \<const0> ;
  assign dfi_9_dw_rddata_p0[18] = \<const0> ;
  assign dfi_9_dw_rddata_p0[17] = \<const0> ;
  assign dfi_9_dw_rddata_p0[16] = \<const0> ;
  assign dfi_9_dw_rddata_p0[15] = \<const0> ;
  assign dfi_9_dw_rddata_p0[14] = \<const0> ;
  assign dfi_9_dw_rddata_p0[13] = \<const0> ;
  assign dfi_9_dw_rddata_p0[12] = \<const0> ;
  assign dfi_9_dw_rddata_p0[11] = \<const0> ;
  assign dfi_9_dw_rddata_p0[10] = \<const0> ;
  assign dfi_9_dw_rddata_p0[9] = \<const0> ;
  assign dfi_9_dw_rddata_p0[8] = \<const0> ;
  assign dfi_9_dw_rddata_p0[7] = \<const0> ;
  assign dfi_9_dw_rddata_p0[6] = \<const0> ;
  assign dfi_9_dw_rddata_p0[5] = \<const0> ;
  assign dfi_9_dw_rddata_p0[4] = \<const0> ;
  assign dfi_9_dw_rddata_p0[3] = \<const0> ;
  assign dfi_9_dw_rddata_p0[2] = \<const0> ;
  assign dfi_9_dw_rddata_p0[1] = \<const0> ;
  assign dfi_9_dw_rddata_p0[0] = \<const0> ;
  assign dfi_9_dw_rddata_p1[255] = \<const0> ;
  assign dfi_9_dw_rddata_p1[254] = \<const0> ;
  assign dfi_9_dw_rddata_p1[253] = \<const0> ;
  assign dfi_9_dw_rddata_p1[252] = \<const0> ;
  assign dfi_9_dw_rddata_p1[251] = \<const0> ;
  assign dfi_9_dw_rddata_p1[250] = \<const0> ;
  assign dfi_9_dw_rddata_p1[249] = \<const0> ;
  assign dfi_9_dw_rddata_p1[248] = \<const0> ;
  assign dfi_9_dw_rddata_p1[247] = \<const0> ;
  assign dfi_9_dw_rddata_p1[246] = \<const0> ;
  assign dfi_9_dw_rddata_p1[245] = \<const0> ;
  assign dfi_9_dw_rddata_p1[244] = \<const0> ;
  assign dfi_9_dw_rddata_p1[243] = \<const0> ;
  assign dfi_9_dw_rddata_p1[242] = \<const0> ;
  assign dfi_9_dw_rddata_p1[241] = \<const0> ;
  assign dfi_9_dw_rddata_p1[240] = \<const0> ;
  assign dfi_9_dw_rddata_p1[239] = \<const0> ;
  assign dfi_9_dw_rddata_p1[238] = \<const0> ;
  assign dfi_9_dw_rddata_p1[237] = \<const0> ;
  assign dfi_9_dw_rddata_p1[236] = \<const0> ;
  assign dfi_9_dw_rddata_p1[235] = \<const0> ;
  assign dfi_9_dw_rddata_p1[234] = \<const0> ;
  assign dfi_9_dw_rddata_p1[233] = \<const0> ;
  assign dfi_9_dw_rddata_p1[232] = \<const0> ;
  assign dfi_9_dw_rddata_p1[231] = \<const0> ;
  assign dfi_9_dw_rddata_p1[230] = \<const0> ;
  assign dfi_9_dw_rddata_p1[229] = \<const0> ;
  assign dfi_9_dw_rddata_p1[228] = \<const0> ;
  assign dfi_9_dw_rddata_p1[227] = \<const0> ;
  assign dfi_9_dw_rddata_p1[226] = \<const0> ;
  assign dfi_9_dw_rddata_p1[225] = \<const0> ;
  assign dfi_9_dw_rddata_p1[224] = \<const0> ;
  assign dfi_9_dw_rddata_p1[223] = \<const0> ;
  assign dfi_9_dw_rddata_p1[222] = \<const0> ;
  assign dfi_9_dw_rddata_p1[221] = \<const0> ;
  assign dfi_9_dw_rddata_p1[220] = \<const0> ;
  assign dfi_9_dw_rddata_p1[219] = \<const0> ;
  assign dfi_9_dw_rddata_p1[218] = \<const0> ;
  assign dfi_9_dw_rddata_p1[217] = \<const0> ;
  assign dfi_9_dw_rddata_p1[216] = \<const0> ;
  assign dfi_9_dw_rddata_p1[215] = \<const0> ;
  assign dfi_9_dw_rddata_p1[214] = \<const0> ;
  assign dfi_9_dw_rddata_p1[213] = \<const0> ;
  assign dfi_9_dw_rddata_p1[212] = \<const0> ;
  assign dfi_9_dw_rddata_p1[211] = \<const0> ;
  assign dfi_9_dw_rddata_p1[210] = \<const0> ;
  assign dfi_9_dw_rddata_p1[209] = \<const0> ;
  assign dfi_9_dw_rddata_p1[208] = \<const0> ;
  assign dfi_9_dw_rddata_p1[207] = \<const0> ;
  assign dfi_9_dw_rddata_p1[206] = \<const0> ;
  assign dfi_9_dw_rddata_p1[205] = \<const0> ;
  assign dfi_9_dw_rddata_p1[204] = \<const0> ;
  assign dfi_9_dw_rddata_p1[203] = \<const0> ;
  assign dfi_9_dw_rddata_p1[202] = \<const0> ;
  assign dfi_9_dw_rddata_p1[201] = \<const0> ;
  assign dfi_9_dw_rddata_p1[200] = \<const0> ;
  assign dfi_9_dw_rddata_p1[199] = \<const0> ;
  assign dfi_9_dw_rddata_p1[198] = \<const0> ;
  assign dfi_9_dw_rddata_p1[197] = \<const0> ;
  assign dfi_9_dw_rddata_p1[196] = \<const0> ;
  assign dfi_9_dw_rddata_p1[195] = \<const0> ;
  assign dfi_9_dw_rddata_p1[194] = \<const0> ;
  assign dfi_9_dw_rddata_p1[193] = \<const0> ;
  assign dfi_9_dw_rddata_p1[192] = \<const0> ;
  assign dfi_9_dw_rddata_p1[191] = \<const0> ;
  assign dfi_9_dw_rddata_p1[190] = \<const0> ;
  assign dfi_9_dw_rddata_p1[189] = \<const0> ;
  assign dfi_9_dw_rddata_p1[188] = \<const0> ;
  assign dfi_9_dw_rddata_p1[187] = \<const0> ;
  assign dfi_9_dw_rddata_p1[186] = \<const0> ;
  assign dfi_9_dw_rddata_p1[185] = \<const0> ;
  assign dfi_9_dw_rddata_p1[184] = \<const0> ;
  assign dfi_9_dw_rddata_p1[183] = \<const0> ;
  assign dfi_9_dw_rddata_p1[182] = \<const0> ;
  assign dfi_9_dw_rddata_p1[181] = \<const0> ;
  assign dfi_9_dw_rddata_p1[180] = \<const0> ;
  assign dfi_9_dw_rddata_p1[179] = \<const0> ;
  assign dfi_9_dw_rddata_p1[178] = \<const0> ;
  assign dfi_9_dw_rddata_p1[177] = \<const0> ;
  assign dfi_9_dw_rddata_p1[176] = \<const0> ;
  assign dfi_9_dw_rddata_p1[175] = \<const0> ;
  assign dfi_9_dw_rddata_p1[174] = \<const0> ;
  assign dfi_9_dw_rddata_p1[173] = \<const0> ;
  assign dfi_9_dw_rddata_p1[172] = \<const0> ;
  assign dfi_9_dw_rddata_p1[171] = \<const0> ;
  assign dfi_9_dw_rddata_p1[170] = \<const0> ;
  assign dfi_9_dw_rddata_p1[169] = \<const0> ;
  assign dfi_9_dw_rddata_p1[168] = \<const0> ;
  assign dfi_9_dw_rddata_p1[167] = \<const0> ;
  assign dfi_9_dw_rddata_p1[166] = \<const0> ;
  assign dfi_9_dw_rddata_p1[165] = \<const0> ;
  assign dfi_9_dw_rddata_p1[164] = \<const0> ;
  assign dfi_9_dw_rddata_p1[163] = \<const0> ;
  assign dfi_9_dw_rddata_p1[162] = \<const0> ;
  assign dfi_9_dw_rddata_p1[161] = \<const0> ;
  assign dfi_9_dw_rddata_p1[160] = \<const0> ;
  assign dfi_9_dw_rddata_p1[159] = \<const0> ;
  assign dfi_9_dw_rddata_p1[158] = \<const0> ;
  assign dfi_9_dw_rddata_p1[157] = \<const0> ;
  assign dfi_9_dw_rddata_p1[156] = \<const0> ;
  assign dfi_9_dw_rddata_p1[155] = \<const0> ;
  assign dfi_9_dw_rddata_p1[154] = \<const0> ;
  assign dfi_9_dw_rddata_p1[153] = \<const0> ;
  assign dfi_9_dw_rddata_p1[152] = \<const0> ;
  assign dfi_9_dw_rddata_p1[151] = \<const0> ;
  assign dfi_9_dw_rddata_p1[150] = \<const0> ;
  assign dfi_9_dw_rddata_p1[149] = \<const0> ;
  assign dfi_9_dw_rddata_p1[148] = \<const0> ;
  assign dfi_9_dw_rddata_p1[147] = \<const0> ;
  assign dfi_9_dw_rddata_p1[146] = \<const0> ;
  assign dfi_9_dw_rddata_p1[145] = \<const0> ;
  assign dfi_9_dw_rddata_p1[144] = \<const0> ;
  assign dfi_9_dw_rddata_p1[143] = \<const0> ;
  assign dfi_9_dw_rddata_p1[142] = \<const0> ;
  assign dfi_9_dw_rddata_p1[141] = \<const0> ;
  assign dfi_9_dw_rddata_p1[140] = \<const0> ;
  assign dfi_9_dw_rddata_p1[139] = \<const0> ;
  assign dfi_9_dw_rddata_p1[138] = \<const0> ;
  assign dfi_9_dw_rddata_p1[137] = \<const0> ;
  assign dfi_9_dw_rddata_p1[136] = \<const0> ;
  assign dfi_9_dw_rddata_p1[135] = \<const0> ;
  assign dfi_9_dw_rddata_p1[134] = \<const0> ;
  assign dfi_9_dw_rddata_p1[133] = \<const0> ;
  assign dfi_9_dw_rddata_p1[132] = \<const0> ;
  assign dfi_9_dw_rddata_p1[131] = \<const0> ;
  assign dfi_9_dw_rddata_p1[130] = \<const0> ;
  assign dfi_9_dw_rddata_p1[129] = \<const0> ;
  assign dfi_9_dw_rddata_p1[128] = \<const0> ;
  assign dfi_9_dw_rddata_p1[127] = \<const0> ;
  assign dfi_9_dw_rddata_p1[126] = \<const0> ;
  assign dfi_9_dw_rddata_p1[125] = \<const0> ;
  assign dfi_9_dw_rddata_p1[124] = \<const0> ;
  assign dfi_9_dw_rddata_p1[123] = \<const0> ;
  assign dfi_9_dw_rddata_p1[122] = \<const0> ;
  assign dfi_9_dw_rddata_p1[121] = \<const0> ;
  assign dfi_9_dw_rddata_p1[120] = \<const0> ;
  assign dfi_9_dw_rddata_p1[119] = \<const0> ;
  assign dfi_9_dw_rddata_p1[118] = \<const0> ;
  assign dfi_9_dw_rddata_p1[117] = \<const0> ;
  assign dfi_9_dw_rddata_p1[116] = \<const0> ;
  assign dfi_9_dw_rddata_p1[115] = \<const0> ;
  assign dfi_9_dw_rddata_p1[114] = \<const0> ;
  assign dfi_9_dw_rddata_p1[113] = \<const0> ;
  assign dfi_9_dw_rddata_p1[112] = \<const0> ;
  assign dfi_9_dw_rddata_p1[111] = \<const0> ;
  assign dfi_9_dw_rddata_p1[110] = \<const0> ;
  assign dfi_9_dw_rddata_p1[109] = \<const0> ;
  assign dfi_9_dw_rddata_p1[108] = \<const0> ;
  assign dfi_9_dw_rddata_p1[107] = \<const0> ;
  assign dfi_9_dw_rddata_p1[106] = \<const0> ;
  assign dfi_9_dw_rddata_p1[105] = \<const0> ;
  assign dfi_9_dw_rddata_p1[104] = \<const0> ;
  assign dfi_9_dw_rddata_p1[103] = \<const0> ;
  assign dfi_9_dw_rddata_p1[102] = \<const0> ;
  assign dfi_9_dw_rddata_p1[101] = \<const0> ;
  assign dfi_9_dw_rddata_p1[100] = \<const0> ;
  assign dfi_9_dw_rddata_p1[99] = \<const0> ;
  assign dfi_9_dw_rddata_p1[98] = \<const0> ;
  assign dfi_9_dw_rddata_p1[97] = \<const0> ;
  assign dfi_9_dw_rddata_p1[96] = \<const0> ;
  assign dfi_9_dw_rddata_p1[95] = \<const0> ;
  assign dfi_9_dw_rddata_p1[94] = \<const0> ;
  assign dfi_9_dw_rddata_p1[93] = \<const0> ;
  assign dfi_9_dw_rddata_p1[92] = \<const0> ;
  assign dfi_9_dw_rddata_p1[91] = \<const0> ;
  assign dfi_9_dw_rddata_p1[90] = \<const0> ;
  assign dfi_9_dw_rddata_p1[89] = \<const0> ;
  assign dfi_9_dw_rddata_p1[88] = \<const0> ;
  assign dfi_9_dw_rddata_p1[87] = \<const0> ;
  assign dfi_9_dw_rddata_p1[86] = \<const0> ;
  assign dfi_9_dw_rddata_p1[85] = \<const0> ;
  assign dfi_9_dw_rddata_p1[84] = \<const0> ;
  assign dfi_9_dw_rddata_p1[83] = \<const0> ;
  assign dfi_9_dw_rddata_p1[82] = \<const0> ;
  assign dfi_9_dw_rddata_p1[81] = \<const0> ;
  assign dfi_9_dw_rddata_p1[80] = \<const0> ;
  assign dfi_9_dw_rddata_p1[79] = \<const0> ;
  assign dfi_9_dw_rddata_p1[78] = \<const0> ;
  assign dfi_9_dw_rddata_p1[77] = \<const0> ;
  assign dfi_9_dw_rddata_p1[76] = \<const0> ;
  assign dfi_9_dw_rddata_p1[75] = \<const0> ;
  assign dfi_9_dw_rddata_p1[74] = \<const0> ;
  assign dfi_9_dw_rddata_p1[73] = \<const0> ;
  assign dfi_9_dw_rddata_p1[72] = \<const0> ;
  assign dfi_9_dw_rddata_p1[71] = \<const0> ;
  assign dfi_9_dw_rddata_p1[70] = \<const0> ;
  assign dfi_9_dw_rddata_p1[69] = \<const0> ;
  assign dfi_9_dw_rddata_p1[68] = \<const0> ;
  assign dfi_9_dw_rddata_p1[67] = \<const0> ;
  assign dfi_9_dw_rddata_p1[66] = \<const0> ;
  assign dfi_9_dw_rddata_p1[65] = \<const0> ;
  assign dfi_9_dw_rddata_p1[64] = \<const0> ;
  assign dfi_9_dw_rddata_p1[63] = \<const0> ;
  assign dfi_9_dw_rddata_p1[62] = \<const0> ;
  assign dfi_9_dw_rddata_p1[61] = \<const0> ;
  assign dfi_9_dw_rddata_p1[60] = \<const0> ;
  assign dfi_9_dw_rddata_p1[59] = \<const0> ;
  assign dfi_9_dw_rddata_p1[58] = \<const0> ;
  assign dfi_9_dw_rddata_p1[57] = \<const0> ;
  assign dfi_9_dw_rddata_p1[56] = \<const0> ;
  assign dfi_9_dw_rddata_p1[55] = \<const0> ;
  assign dfi_9_dw_rddata_p1[54] = \<const0> ;
  assign dfi_9_dw_rddata_p1[53] = \<const0> ;
  assign dfi_9_dw_rddata_p1[52] = \<const0> ;
  assign dfi_9_dw_rddata_p1[51] = \<const0> ;
  assign dfi_9_dw_rddata_p1[50] = \<const0> ;
  assign dfi_9_dw_rddata_p1[49] = \<const0> ;
  assign dfi_9_dw_rddata_p1[48] = \<const0> ;
  assign dfi_9_dw_rddata_p1[47] = \<const0> ;
  assign dfi_9_dw_rddata_p1[46] = \<const0> ;
  assign dfi_9_dw_rddata_p1[45] = \<const0> ;
  assign dfi_9_dw_rddata_p1[44] = \<const0> ;
  assign dfi_9_dw_rddata_p1[43] = \<const0> ;
  assign dfi_9_dw_rddata_p1[42] = \<const0> ;
  assign dfi_9_dw_rddata_p1[41] = \<const0> ;
  assign dfi_9_dw_rddata_p1[40] = \<const0> ;
  assign dfi_9_dw_rddata_p1[39] = \<const0> ;
  assign dfi_9_dw_rddata_p1[38] = \<const0> ;
  assign dfi_9_dw_rddata_p1[37] = \<const0> ;
  assign dfi_9_dw_rddata_p1[36] = \<const0> ;
  assign dfi_9_dw_rddata_p1[35] = \<const0> ;
  assign dfi_9_dw_rddata_p1[34] = \<const0> ;
  assign dfi_9_dw_rddata_p1[33] = \<const0> ;
  assign dfi_9_dw_rddata_p1[32] = \<const0> ;
  assign dfi_9_dw_rddata_p1[31] = \<const0> ;
  assign dfi_9_dw_rddata_p1[30] = \<const0> ;
  assign dfi_9_dw_rddata_p1[29] = \<const0> ;
  assign dfi_9_dw_rddata_p1[28] = \<const0> ;
  assign dfi_9_dw_rddata_p1[27] = \<const0> ;
  assign dfi_9_dw_rddata_p1[26] = \<const0> ;
  assign dfi_9_dw_rddata_p1[25] = \<const0> ;
  assign dfi_9_dw_rddata_p1[24] = \<const0> ;
  assign dfi_9_dw_rddata_p1[23] = \<const0> ;
  assign dfi_9_dw_rddata_p1[22] = \<const0> ;
  assign dfi_9_dw_rddata_p1[21] = \<const0> ;
  assign dfi_9_dw_rddata_p1[20] = \<const0> ;
  assign dfi_9_dw_rddata_p1[19] = \<const0> ;
  assign dfi_9_dw_rddata_p1[18] = \<const0> ;
  assign dfi_9_dw_rddata_p1[17] = \<const0> ;
  assign dfi_9_dw_rddata_p1[16] = \<const0> ;
  assign dfi_9_dw_rddata_p1[15] = \<const0> ;
  assign dfi_9_dw_rddata_p1[14] = \<const0> ;
  assign dfi_9_dw_rddata_p1[13] = \<const0> ;
  assign dfi_9_dw_rddata_p1[12] = \<const0> ;
  assign dfi_9_dw_rddata_p1[11] = \<const0> ;
  assign dfi_9_dw_rddata_p1[10] = \<const0> ;
  assign dfi_9_dw_rddata_p1[9] = \<const0> ;
  assign dfi_9_dw_rddata_p1[8] = \<const0> ;
  assign dfi_9_dw_rddata_p1[7] = \<const0> ;
  assign dfi_9_dw_rddata_p1[6] = \<const0> ;
  assign dfi_9_dw_rddata_p1[5] = \<const0> ;
  assign dfi_9_dw_rddata_p1[4] = \<const0> ;
  assign dfi_9_dw_rddata_p1[3] = \<const0> ;
  assign dfi_9_dw_rddata_p1[2] = \<const0> ;
  assign dfi_9_dw_rddata_p1[1] = \<const0> ;
  assign dfi_9_dw_rddata_p1[0] = \<const0> ;
  assign dfi_9_dw_rddata_par_p0[7] = \<const0> ;
  assign dfi_9_dw_rddata_par_p0[6] = \<const0> ;
  assign dfi_9_dw_rddata_par_p0[5] = \<const0> ;
  assign dfi_9_dw_rddata_par_p0[4] = \<const0> ;
  assign dfi_9_dw_rddata_par_p0[3] = \<const0> ;
  assign dfi_9_dw_rddata_par_p0[2] = \<const0> ;
  assign dfi_9_dw_rddata_par_p0[1] = \<const0> ;
  assign dfi_9_dw_rddata_par_p0[0] = \<const0> ;
  assign dfi_9_dw_rddata_par_p1[7] = \<const0> ;
  assign dfi_9_dw_rddata_par_p1[6] = \<const0> ;
  assign dfi_9_dw_rddata_par_p1[5] = \<const0> ;
  assign dfi_9_dw_rddata_par_p1[4] = \<const0> ;
  assign dfi_9_dw_rddata_par_p1[3] = \<const0> ;
  assign dfi_9_dw_rddata_par_p1[2] = \<const0> ;
  assign dfi_9_dw_rddata_par_p1[1] = \<const0> ;
  assign dfi_9_dw_rddata_par_p1[0] = \<const0> ;
  assign dfi_9_dw_rddata_valid[3] = \<const0> ;
  assign dfi_9_dw_rddata_valid[2] = \<const0> ;
  assign dfi_9_dw_rddata_valid[1] = \<const0> ;
  assign dfi_9_dw_rddata_valid[0] = \<const0> ;
  assign dfi_9_init_complete = \<const0> ;
  assign dfi_9_out_rst_n = \<const0> ;
  assign dfi_9_phyupd_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hbm_top \TWO_STACK.u_hbm_top 
       (.APB_0_PADDR(APB_0_PADDR),
        .APB_0_PCLK(APB_0_PCLK),
        .APB_0_PENABLE(APB_0_PENABLE),
        .APB_0_PRDATA(APB_0_PRDATA),
        .APB_0_PREADY(APB_0_PREADY),
        .APB_0_PRESET_N(APB_0_PRESET_N),
        .APB_0_PSEL(APB_0_PSEL),
        .APB_0_PSLVERR(APB_0_PSLVERR),
        .APB_0_PWDATA(APB_0_PWDATA),
        .APB_0_PWRITE(APB_0_PWRITE),
        .APB_1_PADDR(APB_1_PADDR),
        .APB_1_PCLK(APB_1_PCLK),
        .APB_1_PENABLE(APB_1_PENABLE),
        .APB_1_PRDATA(APB_1_PRDATA),
        .APB_1_PREADY(APB_1_PREADY),
        .APB_1_PRESET_N(APB_1_PRESET_N),
        .APB_1_PSEL(APB_1_PSEL),
        .APB_1_PSLVERR(APB_1_PSLVERR),
        .APB_1_PWDATA(APB_1_PWDATA),
        .APB_1_PWRITE(APB_1_PWRITE),
        .AXI_00_ACLK(AXI_00_ACLK),
        .AXI_00_ARADDR(AXI_00_ARADDR),
        .AXI_00_ARBURST(AXI_00_ARBURST),
        .AXI_00_ARESET_N(AXI_00_ARESET_N),
        .AXI_00_ARID(AXI_00_ARID),
        .AXI_00_ARLEN(AXI_00_ARLEN),
        .AXI_00_ARREADY(AXI_00_ARREADY),
        .AXI_00_ARSIZE(AXI_00_ARSIZE),
        .AXI_00_ARVALID(AXI_00_ARVALID),
        .AXI_00_AWADDR(AXI_00_AWADDR),
        .AXI_00_AWBURST(AXI_00_AWBURST),
        .AXI_00_AWID(AXI_00_AWID),
        .AXI_00_AWLEN(AXI_00_AWLEN),
        .AXI_00_AWREADY(AXI_00_AWREADY),
        .AXI_00_AWSIZE(AXI_00_AWSIZE),
        .AXI_00_AWVALID(AXI_00_AWVALID),
        .AXI_00_BID(AXI_00_BID),
        .AXI_00_BREADY(AXI_00_BREADY),
        .AXI_00_BRESP(AXI_00_BRESP),
        .AXI_00_BVALID(AXI_00_BVALID),
        .AXI_00_RDATA(AXI_00_RDATA),
        .AXI_00_RDATA_PARITY(AXI_00_RDATA_PARITY),
        .AXI_00_RID(AXI_00_RID),
        .AXI_00_RLAST(AXI_00_RLAST),
        .AXI_00_RREADY(AXI_00_RREADY),
        .AXI_00_RRESP(AXI_00_RRESP),
        .AXI_00_RVALID(AXI_00_RVALID),
        .AXI_00_WDATA(AXI_00_WDATA),
        .AXI_00_WDATA_PARITY(AXI_00_WDATA_PARITY),
        .AXI_00_WLAST(AXI_00_WLAST),
        .AXI_00_WREADY(AXI_00_WREADY),
        .AXI_00_WSTRB(AXI_00_WSTRB),
        .AXI_00_WVALID(AXI_00_WVALID),
        .AXI_01_ACLK(AXI_01_ACLK),
        .AXI_01_ARADDR(AXI_01_ARADDR),
        .AXI_01_ARBURST(AXI_01_ARBURST),
        .AXI_01_ARESET_N(AXI_01_ARESET_N),
        .AXI_01_ARID(AXI_01_ARID),
        .AXI_01_ARLEN(AXI_01_ARLEN),
        .AXI_01_ARREADY(AXI_01_ARREADY),
        .AXI_01_ARSIZE(AXI_01_ARSIZE),
        .AXI_01_ARVALID(AXI_01_ARVALID),
        .AXI_01_AWADDR(AXI_01_AWADDR),
        .AXI_01_AWBURST(AXI_01_AWBURST),
        .AXI_01_AWID(AXI_01_AWID),
        .AXI_01_AWLEN(AXI_01_AWLEN),
        .AXI_01_AWREADY(AXI_01_AWREADY),
        .AXI_01_AWSIZE(AXI_01_AWSIZE),
        .AXI_01_AWVALID(AXI_01_AWVALID),
        .AXI_01_BID(AXI_01_BID),
        .AXI_01_BREADY(AXI_01_BREADY),
        .AXI_01_BRESP(AXI_01_BRESP),
        .AXI_01_BVALID(AXI_01_BVALID),
        .AXI_01_RDATA(AXI_01_RDATA),
        .AXI_01_RDATA_PARITY(AXI_01_RDATA_PARITY),
        .AXI_01_RID(AXI_01_RID),
        .AXI_01_RLAST(AXI_01_RLAST),
        .AXI_01_RREADY(AXI_01_RREADY),
        .AXI_01_RRESP(AXI_01_RRESP),
        .AXI_01_RVALID(AXI_01_RVALID),
        .AXI_01_WDATA(AXI_01_WDATA),
        .AXI_01_WDATA_PARITY(AXI_01_WDATA_PARITY),
        .AXI_01_WLAST(AXI_01_WLAST),
        .AXI_01_WREADY(AXI_01_WREADY),
        .AXI_01_WSTRB(AXI_01_WSTRB),
        .AXI_01_WVALID(AXI_01_WVALID),
        .AXI_02_ACLK(AXI_02_ACLK),
        .AXI_02_ARADDR(AXI_02_ARADDR),
        .AXI_02_ARBURST(AXI_02_ARBURST),
        .AXI_02_ARESET_N(AXI_02_ARESET_N),
        .AXI_02_ARID(AXI_02_ARID),
        .AXI_02_ARLEN(AXI_02_ARLEN),
        .AXI_02_ARREADY(AXI_02_ARREADY),
        .AXI_02_ARSIZE(AXI_02_ARSIZE),
        .AXI_02_ARVALID(AXI_02_ARVALID),
        .AXI_02_AWADDR(AXI_02_AWADDR),
        .AXI_02_AWBURST(AXI_02_AWBURST),
        .AXI_02_AWID(AXI_02_AWID),
        .AXI_02_AWLEN(AXI_02_AWLEN),
        .AXI_02_AWREADY(AXI_02_AWREADY),
        .AXI_02_AWSIZE(AXI_02_AWSIZE),
        .AXI_02_AWVALID(AXI_02_AWVALID),
        .AXI_02_BID(AXI_02_BID),
        .AXI_02_BREADY(AXI_02_BREADY),
        .AXI_02_BRESP(AXI_02_BRESP),
        .AXI_02_BVALID(AXI_02_BVALID),
        .AXI_02_RDATA(AXI_02_RDATA),
        .AXI_02_RDATA_PARITY(AXI_02_RDATA_PARITY),
        .AXI_02_RID(AXI_02_RID),
        .AXI_02_RLAST(AXI_02_RLAST),
        .AXI_02_RREADY(AXI_02_RREADY),
        .AXI_02_RRESP(AXI_02_RRESP),
        .AXI_02_RVALID(AXI_02_RVALID),
        .AXI_02_WDATA(AXI_02_WDATA),
        .AXI_02_WDATA_PARITY(AXI_02_WDATA_PARITY),
        .AXI_02_WLAST(AXI_02_WLAST),
        .AXI_02_WREADY(AXI_02_WREADY),
        .AXI_02_WSTRB(AXI_02_WSTRB),
        .AXI_02_WVALID(AXI_02_WVALID),
        .AXI_03_ACLK(AXI_03_ACLK),
        .AXI_03_ARADDR(AXI_03_ARADDR),
        .AXI_03_ARBURST(AXI_03_ARBURST),
        .AXI_03_ARESET_N(AXI_03_ARESET_N),
        .AXI_03_ARID(AXI_03_ARID),
        .AXI_03_ARLEN(AXI_03_ARLEN),
        .AXI_03_ARREADY(AXI_03_ARREADY),
        .AXI_03_ARSIZE(AXI_03_ARSIZE),
        .AXI_03_ARVALID(AXI_03_ARVALID),
        .AXI_03_AWADDR(AXI_03_AWADDR),
        .AXI_03_AWBURST(AXI_03_AWBURST),
        .AXI_03_AWID(AXI_03_AWID),
        .AXI_03_AWLEN(AXI_03_AWLEN),
        .AXI_03_AWREADY(AXI_03_AWREADY),
        .AXI_03_AWSIZE(AXI_03_AWSIZE),
        .AXI_03_AWVALID(AXI_03_AWVALID),
        .AXI_03_BID(AXI_03_BID),
        .AXI_03_BREADY(AXI_03_BREADY),
        .AXI_03_BRESP(AXI_03_BRESP),
        .AXI_03_BVALID(AXI_03_BVALID),
        .AXI_03_RDATA(AXI_03_RDATA),
        .AXI_03_RDATA_PARITY(AXI_03_RDATA_PARITY),
        .AXI_03_RID(AXI_03_RID),
        .AXI_03_RLAST(AXI_03_RLAST),
        .AXI_03_RREADY(AXI_03_RREADY),
        .AXI_03_RRESP(AXI_03_RRESP),
        .AXI_03_RVALID(AXI_03_RVALID),
        .AXI_03_WDATA(AXI_03_WDATA),
        .AXI_03_WDATA_PARITY(AXI_03_WDATA_PARITY),
        .AXI_03_WLAST(AXI_03_WLAST),
        .AXI_03_WREADY(AXI_03_WREADY),
        .AXI_03_WSTRB(AXI_03_WSTRB),
        .AXI_03_WVALID(AXI_03_WVALID),
        .AXI_04_ACLK(AXI_04_ACLK),
        .AXI_04_ARADDR(AXI_04_ARADDR),
        .AXI_04_ARBURST(AXI_04_ARBURST),
        .AXI_04_ARESET_N(AXI_04_ARESET_N),
        .AXI_04_ARID(AXI_04_ARID),
        .AXI_04_ARLEN(AXI_04_ARLEN),
        .AXI_04_ARREADY(AXI_04_ARREADY),
        .AXI_04_ARSIZE(AXI_04_ARSIZE),
        .AXI_04_ARVALID(AXI_04_ARVALID),
        .AXI_04_AWADDR(AXI_04_AWADDR),
        .AXI_04_AWBURST(AXI_04_AWBURST),
        .AXI_04_AWID(AXI_04_AWID),
        .AXI_04_AWLEN(AXI_04_AWLEN),
        .AXI_04_AWREADY(AXI_04_AWREADY),
        .AXI_04_AWSIZE(AXI_04_AWSIZE),
        .AXI_04_AWVALID(AXI_04_AWVALID),
        .AXI_04_BID(AXI_04_BID),
        .AXI_04_BREADY(AXI_04_BREADY),
        .AXI_04_BRESP(AXI_04_BRESP),
        .AXI_04_BVALID(AXI_04_BVALID),
        .AXI_04_RDATA(AXI_04_RDATA),
        .AXI_04_RDATA_PARITY(AXI_04_RDATA_PARITY),
        .AXI_04_RID(AXI_04_RID),
        .AXI_04_RLAST(AXI_04_RLAST),
        .AXI_04_RREADY(AXI_04_RREADY),
        .AXI_04_RRESP(AXI_04_RRESP),
        .AXI_04_RVALID(AXI_04_RVALID),
        .AXI_04_WDATA(AXI_04_WDATA),
        .AXI_04_WDATA_PARITY(AXI_04_WDATA_PARITY),
        .AXI_04_WLAST(AXI_04_WLAST),
        .AXI_04_WREADY(AXI_04_WREADY),
        .AXI_04_WSTRB(AXI_04_WSTRB),
        .AXI_04_WVALID(AXI_04_WVALID),
        .AXI_05_ACLK(AXI_05_ACLK),
        .AXI_05_ARADDR(AXI_05_ARADDR),
        .AXI_05_ARBURST(AXI_05_ARBURST),
        .AXI_05_ARESET_N(AXI_05_ARESET_N),
        .AXI_05_ARID(AXI_05_ARID),
        .AXI_05_ARLEN(AXI_05_ARLEN),
        .AXI_05_ARREADY(AXI_05_ARREADY),
        .AXI_05_ARSIZE(AXI_05_ARSIZE),
        .AXI_05_ARVALID(AXI_05_ARVALID),
        .AXI_05_AWADDR(AXI_05_AWADDR),
        .AXI_05_AWBURST(AXI_05_AWBURST),
        .AXI_05_AWID(AXI_05_AWID),
        .AXI_05_AWLEN(AXI_05_AWLEN),
        .AXI_05_AWREADY(AXI_05_AWREADY),
        .AXI_05_AWSIZE(AXI_05_AWSIZE),
        .AXI_05_AWVALID(AXI_05_AWVALID),
        .AXI_05_BID(AXI_05_BID),
        .AXI_05_BREADY(AXI_05_BREADY),
        .AXI_05_BRESP(AXI_05_BRESP),
        .AXI_05_BVALID(AXI_05_BVALID),
        .AXI_05_RDATA(AXI_05_RDATA),
        .AXI_05_RDATA_PARITY(AXI_05_RDATA_PARITY),
        .AXI_05_RID(AXI_05_RID),
        .AXI_05_RLAST(AXI_05_RLAST),
        .AXI_05_RREADY(AXI_05_RREADY),
        .AXI_05_RRESP(AXI_05_RRESP),
        .AXI_05_RVALID(AXI_05_RVALID),
        .AXI_05_WDATA(AXI_05_WDATA),
        .AXI_05_WDATA_PARITY(AXI_05_WDATA_PARITY),
        .AXI_05_WLAST(AXI_05_WLAST),
        .AXI_05_WREADY(AXI_05_WREADY),
        .AXI_05_WSTRB(AXI_05_WSTRB),
        .AXI_05_WVALID(AXI_05_WVALID),
        .AXI_06_ACLK(AXI_06_ACLK),
        .AXI_06_ARADDR(AXI_06_ARADDR),
        .AXI_06_ARBURST(AXI_06_ARBURST),
        .AXI_06_ARESET_N(AXI_06_ARESET_N),
        .AXI_06_ARID(AXI_06_ARID),
        .AXI_06_ARLEN(AXI_06_ARLEN),
        .AXI_06_ARREADY(AXI_06_ARREADY),
        .AXI_06_ARSIZE(AXI_06_ARSIZE),
        .AXI_06_ARVALID(AXI_06_ARVALID),
        .AXI_06_AWADDR(AXI_06_AWADDR),
        .AXI_06_AWBURST(AXI_06_AWBURST),
        .AXI_06_AWID(AXI_06_AWID),
        .AXI_06_AWLEN(AXI_06_AWLEN),
        .AXI_06_AWREADY(AXI_06_AWREADY),
        .AXI_06_AWSIZE(AXI_06_AWSIZE),
        .AXI_06_AWVALID(AXI_06_AWVALID),
        .AXI_06_BID(AXI_06_BID),
        .AXI_06_BREADY(AXI_06_BREADY),
        .AXI_06_BRESP(AXI_06_BRESP),
        .AXI_06_BVALID(AXI_06_BVALID),
        .AXI_06_RDATA(AXI_06_RDATA),
        .AXI_06_RDATA_PARITY(AXI_06_RDATA_PARITY),
        .AXI_06_RID(AXI_06_RID),
        .AXI_06_RLAST(AXI_06_RLAST),
        .AXI_06_RREADY(AXI_06_RREADY),
        .AXI_06_RRESP(AXI_06_RRESP),
        .AXI_06_RVALID(AXI_06_RVALID),
        .AXI_06_WDATA(AXI_06_WDATA),
        .AXI_06_WDATA_PARITY(AXI_06_WDATA_PARITY),
        .AXI_06_WLAST(AXI_06_WLAST),
        .AXI_06_WREADY(AXI_06_WREADY),
        .AXI_06_WSTRB(AXI_06_WSTRB),
        .AXI_06_WVALID(AXI_06_WVALID),
        .AXI_07_ACLK(AXI_07_ACLK),
        .AXI_07_ARADDR(AXI_07_ARADDR),
        .AXI_07_ARBURST(AXI_07_ARBURST),
        .AXI_07_ARESET_N(AXI_07_ARESET_N),
        .AXI_07_ARID(AXI_07_ARID),
        .AXI_07_ARLEN(AXI_07_ARLEN),
        .AXI_07_ARREADY(AXI_07_ARREADY),
        .AXI_07_ARSIZE(AXI_07_ARSIZE),
        .AXI_07_ARVALID(AXI_07_ARVALID),
        .AXI_07_AWADDR(AXI_07_AWADDR),
        .AXI_07_AWBURST(AXI_07_AWBURST),
        .AXI_07_AWID(AXI_07_AWID),
        .AXI_07_AWLEN(AXI_07_AWLEN),
        .AXI_07_AWREADY(AXI_07_AWREADY),
        .AXI_07_AWSIZE(AXI_07_AWSIZE),
        .AXI_07_AWVALID(AXI_07_AWVALID),
        .AXI_07_BID(AXI_07_BID),
        .AXI_07_BREADY(AXI_07_BREADY),
        .AXI_07_BRESP(AXI_07_BRESP),
        .AXI_07_BVALID(AXI_07_BVALID),
        .AXI_07_RDATA(AXI_07_RDATA),
        .AXI_07_RDATA_PARITY(AXI_07_RDATA_PARITY),
        .AXI_07_RID(AXI_07_RID),
        .AXI_07_RLAST(AXI_07_RLAST),
        .AXI_07_RREADY(AXI_07_RREADY),
        .AXI_07_RRESP(AXI_07_RRESP),
        .AXI_07_RVALID(AXI_07_RVALID),
        .AXI_07_WDATA(AXI_07_WDATA),
        .AXI_07_WDATA_PARITY(AXI_07_WDATA_PARITY),
        .AXI_07_WLAST(AXI_07_WLAST),
        .AXI_07_WREADY(AXI_07_WREADY),
        .AXI_07_WSTRB(AXI_07_WSTRB),
        .AXI_07_WVALID(AXI_07_WVALID),
        .AXI_08_ACLK(AXI_08_ACLK),
        .AXI_08_ARADDR(AXI_08_ARADDR),
        .AXI_08_ARBURST(AXI_08_ARBURST),
        .AXI_08_ARESET_N(AXI_08_ARESET_N),
        .AXI_08_ARID(AXI_08_ARID),
        .AXI_08_ARLEN(AXI_08_ARLEN),
        .AXI_08_ARREADY(AXI_08_ARREADY),
        .AXI_08_ARSIZE(AXI_08_ARSIZE),
        .AXI_08_ARVALID(AXI_08_ARVALID),
        .AXI_08_AWADDR(AXI_08_AWADDR),
        .AXI_08_AWBURST(AXI_08_AWBURST),
        .AXI_08_AWID(AXI_08_AWID),
        .AXI_08_AWLEN(AXI_08_AWLEN),
        .AXI_08_AWREADY(AXI_08_AWREADY),
        .AXI_08_AWSIZE(AXI_08_AWSIZE),
        .AXI_08_AWVALID(AXI_08_AWVALID),
        .AXI_08_BID(AXI_08_BID),
        .AXI_08_BREADY(AXI_08_BREADY),
        .AXI_08_BRESP(AXI_08_BRESP),
        .AXI_08_BVALID(AXI_08_BVALID),
        .AXI_08_RDATA(AXI_08_RDATA),
        .AXI_08_RDATA_PARITY(AXI_08_RDATA_PARITY),
        .AXI_08_RID(AXI_08_RID),
        .AXI_08_RLAST(AXI_08_RLAST),
        .AXI_08_RREADY(AXI_08_RREADY),
        .AXI_08_RRESP(AXI_08_RRESP),
        .AXI_08_RVALID(AXI_08_RVALID),
        .AXI_08_WDATA(AXI_08_WDATA),
        .AXI_08_WDATA_PARITY(AXI_08_WDATA_PARITY),
        .AXI_08_WLAST(AXI_08_WLAST),
        .AXI_08_WREADY(AXI_08_WREADY),
        .AXI_08_WSTRB(AXI_08_WSTRB),
        .AXI_08_WVALID(AXI_08_WVALID),
        .AXI_09_ACLK(AXI_09_ACLK),
        .AXI_09_ARADDR(AXI_09_ARADDR),
        .AXI_09_ARBURST(AXI_09_ARBURST),
        .AXI_09_ARESET_N(AXI_09_ARESET_N),
        .AXI_09_ARID(AXI_09_ARID),
        .AXI_09_ARLEN(AXI_09_ARLEN),
        .AXI_09_ARREADY(AXI_09_ARREADY),
        .AXI_09_ARSIZE(AXI_09_ARSIZE),
        .AXI_09_ARVALID(AXI_09_ARVALID),
        .AXI_09_AWADDR(AXI_09_AWADDR),
        .AXI_09_AWBURST(AXI_09_AWBURST),
        .AXI_09_AWID(AXI_09_AWID),
        .AXI_09_AWLEN(AXI_09_AWLEN),
        .AXI_09_AWREADY(AXI_09_AWREADY),
        .AXI_09_AWSIZE(AXI_09_AWSIZE),
        .AXI_09_AWVALID(AXI_09_AWVALID),
        .AXI_09_BID(AXI_09_BID),
        .AXI_09_BREADY(AXI_09_BREADY),
        .AXI_09_BRESP(AXI_09_BRESP),
        .AXI_09_BVALID(AXI_09_BVALID),
        .AXI_09_RDATA(AXI_09_RDATA),
        .AXI_09_RDATA_PARITY(AXI_09_RDATA_PARITY),
        .AXI_09_RID(AXI_09_RID),
        .AXI_09_RLAST(AXI_09_RLAST),
        .AXI_09_RREADY(AXI_09_RREADY),
        .AXI_09_RRESP(AXI_09_RRESP),
        .AXI_09_RVALID(AXI_09_RVALID),
        .AXI_09_WDATA(AXI_09_WDATA),
        .AXI_09_WDATA_PARITY(AXI_09_WDATA_PARITY),
        .AXI_09_WLAST(AXI_09_WLAST),
        .AXI_09_WREADY(AXI_09_WREADY),
        .AXI_09_WSTRB(AXI_09_WSTRB),
        .AXI_09_WVALID(AXI_09_WVALID),
        .AXI_10_ACLK(AXI_10_ACLK),
        .AXI_10_ARADDR(AXI_10_ARADDR),
        .AXI_10_ARBURST(AXI_10_ARBURST),
        .AXI_10_ARESET_N(AXI_10_ARESET_N),
        .AXI_10_ARID(AXI_10_ARID),
        .AXI_10_ARLEN(AXI_10_ARLEN),
        .AXI_10_ARREADY(AXI_10_ARREADY),
        .AXI_10_ARSIZE(AXI_10_ARSIZE),
        .AXI_10_ARVALID(AXI_10_ARVALID),
        .AXI_10_AWADDR(AXI_10_AWADDR),
        .AXI_10_AWBURST(AXI_10_AWBURST),
        .AXI_10_AWID(AXI_10_AWID),
        .AXI_10_AWLEN(AXI_10_AWLEN),
        .AXI_10_AWREADY(AXI_10_AWREADY),
        .AXI_10_AWSIZE(AXI_10_AWSIZE),
        .AXI_10_AWVALID(AXI_10_AWVALID),
        .AXI_10_BID(AXI_10_BID),
        .AXI_10_BREADY(AXI_10_BREADY),
        .AXI_10_BRESP(AXI_10_BRESP),
        .AXI_10_BVALID(AXI_10_BVALID),
        .AXI_10_RDATA(AXI_10_RDATA),
        .AXI_10_RDATA_PARITY(AXI_10_RDATA_PARITY),
        .AXI_10_RID(AXI_10_RID),
        .AXI_10_RLAST(AXI_10_RLAST),
        .AXI_10_RREADY(AXI_10_RREADY),
        .AXI_10_RRESP(AXI_10_RRESP),
        .AXI_10_RVALID(AXI_10_RVALID),
        .AXI_10_WDATA(AXI_10_WDATA),
        .AXI_10_WDATA_PARITY(AXI_10_WDATA_PARITY),
        .AXI_10_WLAST(AXI_10_WLAST),
        .AXI_10_WREADY(AXI_10_WREADY),
        .AXI_10_WSTRB(AXI_10_WSTRB),
        .AXI_10_WVALID(AXI_10_WVALID),
        .AXI_11_ACLK(AXI_11_ACLK),
        .AXI_11_ARADDR(AXI_11_ARADDR),
        .AXI_11_ARBURST(AXI_11_ARBURST),
        .AXI_11_ARESET_N(AXI_11_ARESET_N),
        .AXI_11_ARID(AXI_11_ARID),
        .AXI_11_ARLEN(AXI_11_ARLEN),
        .AXI_11_ARREADY(AXI_11_ARREADY),
        .AXI_11_ARSIZE(AXI_11_ARSIZE),
        .AXI_11_ARVALID(AXI_11_ARVALID),
        .AXI_11_AWADDR(AXI_11_AWADDR),
        .AXI_11_AWBURST(AXI_11_AWBURST),
        .AXI_11_AWID(AXI_11_AWID),
        .AXI_11_AWLEN(AXI_11_AWLEN),
        .AXI_11_AWREADY(AXI_11_AWREADY),
        .AXI_11_AWSIZE(AXI_11_AWSIZE),
        .AXI_11_AWVALID(AXI_11_AWVALID),
        .AXI_11_BID(AXI_11_BID),
        .AXI_11_BREADY(AXI_11_BREADY),
        .AXI_11_BRESP(AXI_11_BRESP),
        .AXI_11_BVALID(AXI_11_BVALID),
        .AXI_11_RDATA(AXI_11_RDATA),
        .AXI_11_RDATA_PARITY(AXI_11_RDATA_PARITY),
        .AXI_11_RID(AXI_11_RID),
        .AXI_11_RLAST(AXI_11_RLAST),
        .AXI_11_RREADY(AXI_11_RREADY),
        .AXI_11_RRESP(AXI_11_RRESP),
        .AXI_11_RVALID(AXI_11_RVALID),
        .AXI_11_WDATA(AXI_11_WDATA),
        .AXI_11_WDATA_PARITY(AXI_11_WDATA_PARITY),
        .AXI_11_WLAST(AXI_11_WLAST),
        .AXI_11_WREADY(AXI_11_WREADY),
        .AXI_11_WSTRB(AXI_11_WSTRB),
        .AXI_11_WVALID(AXI_11_WVALID),
        .AXI_12_ACLK(AXI_12_ACLK),
        .AXI_12_ARADDR(AXI_12_ARADDR),
        .AXI_12_ARBURST(AXI_12_ARBURST),
        .AXI_12_ARESET_N(AXI_12_ARESET_N),
        .AXI_12_ARID(AXI_12_ARID),
        .AXI_12_ARLEN(AXI_12_ARLEN),
        .AXI_12_ARREADY(AXI_12_ARREADY),
        .AXI_12_ARSIZE(AXI_12_ARSIZE),
        .AXI_12_ARVALID(AXI_12_ARVALID),
        .AXI_12_AWADDR(AXI_12_AWADDR),
        .AXI_12_AWBURST(AXI_12_AWBURST),
        .AXI_12_AWID(AXI_12_AWID),
        .AXI_12_AWLEN(AXI_12_AWLEN),
        .AXI_12_AWREADY(AXI_12_AWREADY),
        .AXI_12_AWSIZE(AXI_12_AWSIZE),
        .AXI_12_AWVALID(AXI_12_AWVALID),
        .AXI_12_BID(AXI_12_BID),
        .AXI_12_BREADY(AXI_12_BREADY),
        .AXI_12_BRESP(AXI_12_BRESP),
        .AXI_12_BVALID(AXI_12_BVALID),
        .AXI_12_RDATA(AXI_12_RDATA),
        .AXI_12_RDATA_PARITY(AXI_12_RDATA_PARITY),
        .AXI_12_RID(AXI_12_RID),
        .AXI_12_RLAST(AXI_12_RLAST),
        .AXI_12_RREADY(AXI_12_RREADY),
        .AXI_12_RRESP(AXI_12_RRESP),
        .AXI_12_RVALID(AXI_12_RVALID),
        .AXI_12_WDATA(AXI_12_WDATA),
        .AXI_12_WDATA_PARITY(AXI_12_WDATA_PARITY),
        .AXI_12_WLAST(AXI_12_WLAST),
        .AXI_12_WREADY(AXI_12_WREADY),
        .AXI_12_WSTRB(AXI_12_WSTRB),
        .AXI_12_WVALID(AXI_12_WVALID),
        .AXI_13_ACLK(AXI_13_ACLK),
        .AXI_13_ARADDR(AXI_13_ARADDR),
        .AXI_13_ARBURST(AXI_13_ARBURST),
        .AXI_13_ARESET_N(AXI_13_ARESET_N),
        .AXI_13_ARID(AXI_13_ARID),
        .AXI_13_ARLEN(AXI_13_ARLEN),
        .AXI_13_ARREADY(AXI_13_ARREADY),
        .AXI_13_ARSIZE(AXI_13_ARSIZE),
        .AXI_13_ARVALID(AXI_13_ARVALID),
        .AXI_13_AWADDR(AXI_13_AWADDR),
        .AXI_13_AWBURST(AXI_13_AWBURST),
        .AXI_13_AWID(AXI_13_AWID),
        .AXI_13_AWLEN(AXI_13_AWLEN),
        .AXI_13_AWREADY(AXI_13_AWREADY),
        .AXI_13_AWSIZE(AXI_13_AWSIZE),
        .AXI_13_AWVALID(AXI_13_AWVALID),
        .AXI_13_BID(AXI_13_BID),
        .AXI_13_BREADY(AXI_13_BREADY),
        .AXI_13_BRESP(AXI_13_BRESP),
        .AXI_13_BVALID(AXI_13_BVALID),
        .AXI_13_RDATA(AXI_13_RDATA),
        .AXI_13_RDATA_PARITY(AXI_13_RDATA_PARITY),
        .AXI_13_RID(AXI_13_RID),
        .AXI_13_RLAST(AXI_13_RLAST),
        .AXI_13_RREADY(AXI_13_RREADY),
        .AXI_13_RRESP(AXI_13_RRESP),
        .AXI_13_RVALID(AXI_13_RVALID),
        .AXI_13_WDATA(AXI_13_WDATA),
        .AXI_13_WDATA_PARITY(AXI_13_WDATA_PARITY),
        .AXI_13_WLAST(AXI_13_WLAST),
        .AXI_13_WREADY(AXI_13_WREADY),
        .AXI_13_WSTRB(AXI_13_WSTRB),
        .AXI_13_WVALID(AXI_13_WVALID),
        .AXI_14_ACLK(AXI_14_ACLK),
        .AXI_14_ARADDR(AXI_14_ARADDR),
        .AXI_14_ARBURST(AXI_14_ARBURST),
        .AXI_14_ARESET_N(AXI_14_ARESET_N),
        .AXI_14_ARID(AXI_14_ARID),
        .AXI_14_ARLEN(AXI_14_ARLEN),
        .AXI_14_ARREADY(AXI_14_ARREADY),
        .AXI_14_ARSIZE(AXI_14_ARSIZE),
        .AXI_14_ARVALID(AXI_14_ARVALID),
        .AXI_14_AWADDR(AXI_14_AWADDR),
        .AXI_14_AWBURST(AXI_14_AWBURST),
        .AXI_14_AWID(AXI_14_AWID),
        .AXI_14_AWLEN(AXI_14_AWLEN),
        .AXI_14_AWREADY(AXI_14_AWREADY),
        .AXI_14_AWSIZE(AXI_14_AWSIZE),
        .AXI_14_AWVALID(AXI_14_AWVALID),
        .AXI_14_BID(AXI_14_BID),
        .AXI_14_BREADY(AXI_14_BREADY),
        .AXI_14_BRESP(AXI_14_BRESP),
        .AXI_14_BVALID(AXI_14_BVALID),
        .AXI_14_RDATA(AXI_14_RDATA),
        .AXI_14_RDATA_PARITY(AXI_14_RDATA_PARITY),
        .AXI_14_RID(AXI_14_RID),
        .AXI_14_RLAST(AXI_14_RLAST),
        .AXI_14_RREADY(AXI_14_RREADY),
        .AXI_14_RRESP(AXI_14_RRESP),
        .AXI_14_RVALID(AXI_14_RVALID),
        .AXI_14_WDATA(AXI_14_WDATA),
        .AXI_14_WDATA_PARITY(AXI_14_WDATA_PARITY),
        .AXI_14_WLAST(AXI_14_WLAST),
        .AXI_14_WREADY(AXI_14_WREADY),
        .AXI_14_WSTRB(AXI_14_WSTRB),
        .AXI_14_WVALID(AXI_14_WVALID),
        .AXI_15_ACLK(AXI_15_ACLK),
        .AXI_15_ARADDR(AXI_15_ARADDR),
        .AXI_15_ARBURST(AXI_15_ARBURST),
        .AXI_15_ARESET_N(AXI_15_ARESET_N),
        .AXI_15_ARID(AXI_15_ARID),
        .AXI_15_ARLEN(AXI_15_ARLEN),
        .AXI_15_ARREADY(AXI_15_ARREADY),
        .AXI_15_ARSIZE(AXI_15_ARSIZE),
        .AXI_15_ARVALID(AXI_15_ARVALID),
        .AXI_15_AWADDR(AXI_15_AWADDR),
        .AXI_15_AWBURST(AXI_15_AWBURST),
        .AXI_15_AWID(AXI_15_AWID),
        .AXI_15_AWLEN(AXI_15_AWLEN),
        .AXI_15_AWREADY(AXI_15_AWREADY),
        .AXI_15_AWSIZE(AXI_15_AWSIZE),
        .AXI_15_AWVALID(AXI_15_AWVALID),
        .AXI_15_BID(AXI_15_BID),
        .AXI_15_BREADY(AXI_15_BREADY),
        .AXI_15_BRESP(AXI_15_BRESP),
        .AXI_15_BVALID(AXI_15_BVALID),
        .AXI_15_RDATA(AXI_15_RDATA),
        .AXI_15_RDATA_PARITY(AXI_15_RDATA_PARITY),
        .AXI_15_RID(AXI_15_RID),
        .AXI_15_RLAST(AXI_15_RLAST),
        .AXI_15_RREADY(AXI_15_RREADY),
        .AXI_15_RRESP(AXI_15_RRESP),
        .AXI_15_RVALID(AXI_15_RVALID),
        .AXI_15_WDATA(AXI_15_WDATA),
        .AXI_15_WDATA_PARITY(AXI_15_WDATA_PARITY),
        .AXI_15_WLAST(AXI_15_WLAST),
        .AXI_15_WREADY(AXI_15_WREADY),
        .AXI_15_WSTRB(AXI_15_WSTRB),
        .AXI_15_WVALID(AXI_15_WVALID),
        .AXI_16_ACLK(AXI_16_ACLK),
        .AXI_16_ARADDR(AXI_16_ARADDR),
        .AXI_16_ARBURST(AXI_16_ARBURST),
        .AXI_16_ARESET_N(AXI_16_ARESET_N),
        .AXI_16_ARID(AXI_16_ARID),
        .AXI_16_ARLEN(AXI_16_ARLEN),
        .AXI_16_ARREADY(AXI_16_ARREADY),
        .AXI_16_ARSIZE(AXI_16_ARSIZE),
        .AXI_16_ARVALID(AXI_16_ARVALID),
        .AXI_16_AWADDR(AXI_16_AWADDR),
        .AXI_16_AWBURST(AXI_16_AWBURST),
        .AXI_16_AWID(AXI_16_AWID),
        .AXI_16_AWLEN(AXI_16_AWLEN),
        .AXI_16_AWREADY(AXI_16_AWREADY),
        .AXI_16_AWSIZE(AXI_16_AWSIZE),
        .AXI_16_AWVALID(AXI_16_AWVALID),
        .AXI_16_BID(AXI_16_BID),
        .AXI_16_BREADY(AXI_16_BREADY),
        .AXI_16_BRESP(AXI_16_BRESP),
        .AXI_16_BVALID(AXI_16_BVALID),
        .AXI_16_RDATA(AXI_16_RDATA),
        .AXI_16_RDATA_PARITY(AXI_16_RDATA_PARITY),
        .AXI_16_RID(AXI_16_RID),
        .AXI_16_RLAST(AXI_16_RLAST),
        .AXI_16_RREADY(AXI_16_RREADY),
        .AXI_16_RRESP(AXI_16_RRESP),
        .AXI_16_RVALID(AXI_16_RVALID),
        .AXI_16_WDATA(AXI_16_WDATA),
        .AXI_16_WDATA_PARITY(AXI_16_WDATA_PARITY),
        .AXI_16_WLAST(AXI_16_WLAST),
        .AXI_16_WREADY(AXI_16_WREADY),
        .AXI_16_WSTRB(AXI_16_WSTRB),
        .AXI_16_WVALID(AXI_16_WVALID),
        .AXI_17_ACLK(AXI_17_ACLK),
        .AXI_17_ARADDR(AXI_17_ARADDR),
        .AXI_17_ARBURST(AXI_17_ARBURST),
        .AXI_17_ARESET_N(AXI_17_ARESET_N),
        .AXI_17_ARID(AXI_17_ARID),
        .AXI_17_ARLEN(AXI_17_ARLEN),
        .AXI_17_ARREADY(AXI_17_ARREADY),
        .AXI_17_ARSIZE(AXI_17_ARSIZE),
        .AXI_17_ARVALID(AXI_17_ARVALID),
        .AXI_17_AWADDR(AXI_17_AWADDR),
        .AXI_17_AWBURST(AXI_17_AWBURST),
        .AXI_17_AWID(AXI_17_AWID),
        .AXI_17_AWLEN(AXI_17_AWLEN),
        .AXI_17_AWREADY(AXI_17_AWREADY),
        .AXI_17_AWSIZE(AXI_17_AWSIZE),
        .AXI_17_AWVALID(AXI_17_AWVALID),
        .AXI_17_BID(AXI_17_BID),
        .AXI_17_BREADY(AXI_17_BREADY),
        .AXI_17_BRESP(AXI_17_BRESP),
        .AXI_17_BVALID(AXI_17_BVALID),
        .AXI_17_RDATA(AXI_17_RDATA),
        .AXI_17_RDATA_PARITY(AXI_17_RDATA_PARITY),
        .AXI_17_RID(AXI_17_RID),
        .AXI_17_RLAST(AXI_17_RLAST),
        .AXI_17_RREADY(AXI_17_RREADY),
        .AXI_17_RRESP(AXI_17_RRESP),
        .AXI_17_RVALID(AXI_17_RVALID),
        .AXI_17_WDATA(AXI_17_WDATA),
        .AXI_17_WDATA_PARITY(AXI_17_WDATA_PARITY),
        .AXI_17_WLAST(AXI_17_WLAST),
        .AXI_17_WREADY(AXI_17_WREADY),
        .AXI_17_WSTRB(AXI_17_WSTRB),
        .AXI_17_WVALID(AXI_17_WVALID),
        .AXI_18_ACLK(AXI_18_ACLK),
        .AXI_18_ARADDR(AXI_18_ARADDR),
        .AXI_18_ARBURST(AXI_18_ARBURST),
        .AXI_18_ARESET_N(AXI_18_ARESET_N),
        .AXI_18_ARID(AXI_18_ARID),
        .AXI_18_ARLEN(AXI_18_ARLEN),
        .AXI_18_ARREADY(AXI_18_ARREADY),
        .AXI_18_ARSIZE(AXI_18_ARSIZE),
        .AXI_18_ARVALID(AXI_18_ARVALID),
        .AXI_18_AWADDR(AXI_18_AWADDR),
        .AXI_18_AWBURST(AXI_18_AWBURST),
        .AXI_18_AWID(AXI_18_AWID),
        .AXI_18_AWLEN(AXI_18_AWLEN),
        .AXI_18_AWREADY(AXI_18_AWREADY),
        .AXI_18_AWSIZE(AXI_18_AWSIZE),
        .AXI_18_AWVALID(AXI_18_AWVALID),
        .AXI_18_BID(AXI_18_BID),
        .AXI_18_BREADY(AXI_18_BREADY),
        .AXI_18_BRESP(AXI_18_BRESP),
        .AXI_18_BVALID(AXI_18_BVALID),
        .AXI_18_RDATA(AXI_18_RDATA),
        .AXI_18_RDATA_PARITY(AXI_18_RDATA_PARITY),
        .AXI_18_RID(AXI_18_RID),
        .AXI_18_RLAST(AXI_18_RLAST),
        .AXI_18_RREADY(AXI_18_RREADY),
        .AXI_18_RRESP(AXI_18_RRESP),
        .AXI_18_RVALID(AXI_18_RVALID),
        .AXI_18_WDATA(AXI_18_WDATA),
        .AXI_18_WDATA_PARITY(AXI_18_WDATA_PARITY),
        .AXI_18_WLAST(AXI_18_WLAST),
        .AXI_18_WREADY(AXI_18_WREADY),
        .AXI_18_WSTRB(AXI_18_WSTRB),
        .AXI_18_WVALID(AXI_18_WVALID),
        .AXI_19_ACLK(AXI_19_ACLK),
        .AXI_19_ARADDR(AXI_19_ARADDR),
        .AXI_19_ARBURST(AXI_19_ARBURST),
        .AXI_19_ARESET_N(AXI_19_ARESET_N),
        .AXI_19_ARID(AXI_19_ARID),
        .AXI_19_ARLEN(AXI_19_ARLEN),
        .AXI_19_ARREADY(AXI_19_ARREADY),
        .AXI_19_ARSIZE(AXI_19_ARSIZE),
        .AXI_19_ARVALID(AXI_19_ARVALID),
        .AXI_19_AWADDR(AXI_19_AWADDR),
        .AXI_19_AWBURST(AXI_19_AWBURST),
        .AXI_19_AWID(AXI_19_AWID),
        .AXI_19_AWLEN(AXI_19_AWLEN),
        .AXI_19_AWREADY(AXI_19_AWREADY),
        .AXI_19_AWSIZE(AXI_19_AWSIZE),
        .AXI_19_AWVALID(AXI_19_AWVALID),
        .AXI_19_BID(AXI_19_BID),
        .AXI_19_BREADY(AXI_19_BREADY),
        .AXI_19_BRESP(AXI_19_BRESP),
        .AXI_19_BVALID(AXI_19_BVALID),
        .AXI_19_RDATA(AXI_19_RDATA),
        .AXI_19_RDATA_PARITY(AXI_19_RDATA_PARITY),
        .AXI_19_RID(AXI_19_RID),
        .AXI_19_RLAST(AXI_19_RLAST),
        .AXI_19_RREADY(AXI_19_RREADY),
        .AXI_19_RRESP(AXI_19_RRESP),
        .AXI_19_RVALID(AXI_19_RVALID),
        .AXI_19_WDATA(AXI_19_WDATA),
        .AXI_19_WDATA_PARITY(AXI_19_WDATA_PARITY),
        .AXI_19_WLAST(AXI_19_WLAST),
        .AXI_19_WREADY(AXI_19_WREADY),
        .AXI_19_WSTRB(AXI_19_WSTRB),
        .AXI_19_WVALID(AXI_19_WVALID),
        .AXI_20_ACLK(AXI_20_ACLK),
        .AXI_20_ARADDR(AXI_20_ARADDR),
        .AXI_20_ARBURST(AXI_20_ARBURST),
        .AXI_20_ARESET_N(AXI_20_ARESET_N),
        .AXI_20_ARID(AXI_20_ARID),
        .AXI_20_ARLEN(AXI_20_ARLEN),
        .AXI_20_ARREADY(AXI_20_ARREADY),
        .AXI_20_ARSIZE(AXI_20_ARSIZE),
        .AXI_20_ARVALID(AXI_20_ARVALID),
        .AXI_20_AWADDR(AXI_20_AWADDR),
        .AXI_20_AWBURST(AXI_20_AWBURST),
        .AXI_20_AWID(AXI_20_AWID),
        .AXI_20_AWLEN(AXI_20_AWLEN),
        .AXI_20_AWREADY(AXI_20_AWREADY),
        .AXI_20_AWSIZE(AXI_20_AWSIZE),
        .AXI_20_AWVALID(AXI_20_AWVALID),
        .AXI_20_BID(AXI_20_BID),
        .AXI_20_BREADY(AXI_20_BREADY),
        .AXI_20_BRESP(AXI_20_BRESP),
        .AXI_20_BVALID(AXI_20_BVALID),
        .AXI_20_RDATA(AXI_20_RDATA),
        .AXI_20_RDATA_PARITY(AXI_20_RDATA_PARITY),
        .AXI_20_RID(AXI_20_RID),
        .AXI_20_RLAST(AXI_20_RLAST),
        .AXI_20_RREADY(AXI_20_RREADY),
        .AXI_20_RRESP(AXI_20_RRESP),
        .AXI_20_RVALID(AXI_20_RVALID),
        .AXI_20_WDATA(AXI_20_WDATA),
        .AXI_20_WDATA_PARITY(AXI_20_WDATA_PARITY),
        .AXI_20_WLAST(AXI_20_WLAST),
        .AXI_20_WREADY(AXI_20_WREADY),
        .AXI_20_WSTRB(AXI_20_WSTRB),
        .AXI_20_WVALID(AXI_20_WVALID),
        .AXI_21_ACLK(AXI_21_ACLK),
        .AXI_21_ARADDR(AXI_21_ARADDR),
        .AXI_21_ARBURST(AXI_21_ARBURST),
        .AXI_21_ARESET_N(AXI_21_ARESET_N),
        .AXI_21_ARID(AXI_21_ARID),
        .AXI_21_ARLEN(AXI_21_ARLEN),
        .AXI_21_ARREADY(AXI_21_ARREADY),
        .AXI_21_ARSIZE(AXI_21_ARSIZE),
        .AXI_21_ARVALID(AXI_21_ARVALID),
        .AXI_21_AWADDR(AXI_21_AWADDR),
        .AXI_21_AWBURST(AXI_21_AWBURST),
        .AXI_21_AWID(AXI_21_AWID),
        .AXI_21_AWLEN(AXI_21_AWLEN),
        .AXI_21_AWREADY(AXI_21_AWREADY),
        .AXI_21_AWSIZE(AXI_21_AWSIZE),
        .AXI_21_AWVALID(AXI_21_AWVALID),
        .AXI_21_BID(AXI_21_BID),
        .AXI_21_BREADY(AXI_21_BREADY),
        .AXI_21_BRESP(AXI_21_BRESP),
        .AXI_21_BVALID(AXI_21_BVALID),
        .AXI_21_RDATA(AXI_21_RDATA),
        .AXI_21_RDATA_PARITY(AXI_21_RDATA_PARITY),
        .AXI_21_RID(AXI_21_RID),
        .AXI_21_RLAST(AXI_21_RLAST),
        .AXI_21_RREADY(AXI_21_RREADY),
        .AXI_21_RRESP(AXI_21_RRESP),
        .AXI_21_RVALID(AXI_21_RVALID),
        .AXI_21_WDATA(AXI_21_WDATA),
        .AXI_21_WDATA_PARITY(AXI_21_WDATA_PARITY),
        .AXI_21_WLAST(AXI_21_WLAST),
        .AXI_21_WREADY(AXI_21_WREADY),
        .AXI_21_WSTRB(AXI_21_WSTRB),
        .AXI_21_WVALID(AXI_21_WVALID),
        .AXI_22_ACLK(AXI_22_ACLK),
        .AXI_22_ARADDR(AXI_22_ARADDR),
        .AXI_22_ARBURST(AXI_22_ARBURST),
        .AXI_22_ARESET_N(AXI_22_ARESET_N),
        .AXI_22_ARID(AXI_22_ARID),
        .AXI_22_ARLEN(AXI_22_ARLEN),
        .AXI_22_ARREADY(AXI_22_ARREADY),
        .AXI_22_ARSIZE(AXI_22_ARSIZE),
        .AXI_22_ARVALID(AXI_22_ARVALID),
        .AXI_22_AWADDR(AXI_22_AWADDR),
        .AXI_22_AWBURST(AXI_22_AWBURST),
        .AXI_22_AWID(AXI_22_AWID),
        .AXI_22_AWLEN(AXI_22_AWLEN),
        .AXI_22_AWREADY(AXI_22_AWREADY),
        .AXI_22_AWSIZE(AXI_22_AWSIZE),
        .AXI_22_AWVALID(AXI_22_AWVALID),
        .AXI_22_BID(AXI_22_BID),
        .AXI_22_BREADY(AXI_22_BREADY),
        .AXI_22_BRESP(AXI_22_BRESP),
        .AXI_22_BVALID(AXI_22_BVALID),
        .AXI_22_RDATA(AXI_22_RDATA),
        .AXI_22_RDATA_PARITY(AXI_22_RDATA_PARITY),
        .AXI_22_RID(AXI_22_RID),
        .AXI_22_RLAST(AXI_22_RLAST),
        .AXI_22_RREADY(AXI_22_RREADY),
        .AXI_22_RRESP(AXI_22_RRESP),
        .AXI_22_RVALID(AXI_22_RVALID),
        .AXI_22_WDATA(AXI_22_WDATA),
        .AXI_22_WDATA_PARITY(AXI_22_WDATA_PARITY),
        .AXI_22_WLAST(AXI_22_WLAST),
        .AXI_22_WREADY(AXI_22_WREADY),
        .AXI_22_WSTRB(AXI_22_WSTRB),
        .AXI_22_WVALID(AXI_22_WVALID),
        .AXI_23_ACLK(AXI_23_ACLK),
        .AXI_23_ARADDR(AXI_23_ARADDR),
        .AXI_23_ARBURST(AXI_23_ARBURST),
        .AXI_23_ARESET_N(AXI_23_ARESET_N),
        .AXI_23_ARID(AXI_23_ARID),
        .AXI_23_ARLEN(AXI_23_ARLEN),
        .AXI_23_ARREADY(AXI_23_ARREADY),
        .AXI_23_ARSIZE(AXI_23_ARSIZE),
        .AXI_23_ARVALID(AXI_23_ARVALID),
        .AXI_23_AWADDR(AXI_23_AWADDR),
        .AXI_23_AWBURST(AXI_23_AWBURST),
        .AXI_23_AWID(AXI_23_AWID),
        .AXI_23_AWLEN(AXI_23_AWLEN),
        .AXI_23_AWREADY(AXI_23_AWREADY),
        .AXI_23_AWSIZE(AXI_23_AWSIZE),
        .AXI_23_AWVALID(AXI_23_AWVALID),
        .AXI_23_BID(AXI_23_BID),
        .AXI_23_BREADY(AXI_23_BREADY),
        .AXI_23_BRESP(AXI_23_BRESP),
        .AXI_23_BVALID(AXI_23_BVALID),
        .AXI_23_RDATA(AXI_23_RDATA),
        .AXI_23_RDATA_PARITY(AXI_23_RDATA_PARITY),
        .AXI_23_RID(AXI_23_RID),
        .AXI_23_RLAST(AXI_23_RLAST),
        .AXI_23_RREADY(AXI_23_RREADY),
        .AXI_23_RRESP(AXI_23_RRESP),
        .AXI_23_RVALID(AXI_23_RVALID),
        .AXI_23_WDATA(AXI_23_WDATA),
        .AXI_23_WDATA_PARITY(AXI_23_WDATA_PARITY),
        .AXI_23_WLAST(AXI_23_WLAST),
        .AXI_23_WREADY(AXI_23_WREADY),
        .AXI_23_WSTRB(AXI_23_WSTRB),
        .AXI_23_WVALID(AXI_23_WVALID),
        .AXI_24_ACLK(AXI_24_ACLK),
        .AXI_24_ARADDR(AXI_24_ARADDR),
        .AXI_24_ARBURST(AXI_24_ARBURST),
        .AXI_24_ARESET_N(AXI_24_ARESET_N),
        .AXI_24_ARID(AXI_24_ARID),
        .AXI_24_ARLEN(AXI_24_ARLEN),
        .AXI_24_ARREADY(AXI_24_ARREADY),
        .AXI_24_ARSIZE(AXI_24_ARSIZE),
        .AXI_24_ARVALID(AXI_24_ARVALID),
        .AXI_24_AWADDR(AXI_24_AWADDR),
        .AXI_24_AWBURST(AXI_24_AWBURST),
        .AXI_24_AWID(AXI_24_AWID),
        .AXI_24_AWLEN(AXI_24_AWLEN),
        .AXI_24_AWREADY(AXI_24_AWREADY),
        .AXI_24_AWSIZE(AXI_24_AWSIZE),
        .AXI_24_AWVALID(AXI_24_AWVALID),
        .AXI_24_BID(AXI_24_BID),
        .AXI_24_BREADY(AXI_24_BREADY),
        .AXI_24_BRESP(AXI_24_BRESP),
        .AXI_24_BVALID(AXI_24_BVALID),
        .AXI_24_RDATA(AXI_24_RDATA),
        .AXI_24_RDATA_PARITY(AXI_24_RDATA_PARITY),
        .AXI_24_RID(AXI_24_RID),
        .AXI_24_RLAST(AXI_24_RLAST),
        .AXI_24_RREADY(AXI_24_RREADY),
        .AXI_24_RRESP(AXI_24_RRESP),
        .AXI_24_RVALID(AXI_24_RVALID),
        .AXI_24_WDATA(AXI_24_WDATA),
        .AXI_24_WDATA_PARITY(AXI_24_WDATA_PARITY),
        .AXI_24_WLAST(AXI_24_WLAST),
        .AXI_24_WREADY(AXI_24_WREADY),
        .AXI_24_WSTRB(AXI_24_WSTRB),
        .AXI_24_WVALID(AXI_24_WVALID),
        .AXI_25_ACLK(AXI_25_ACLK),
        .AXI_25_ARADDR(AXI_25_ARADDR),
        .AXI_25_ARBURST(AXI_25_ARBURST),
        .AXI_25_ARESET_N(AXI_25_ARESET_N),
        .AXI_25_ARID(AXI_25_ARID),
        .AXI_25_ARLEN(AXI_25_ARLEN),
        .AXI_25_ARREADY(AXI_25_ARREADY),
        .AXI_25_ARSIZE(AXI_25_ARSIZE),
        .AXI_25_ARVALID(AXI_25_ARVALID),
        .AXI_25_AWADDR(AXI_25_AWADDR),
        .AXI_25_AWBURST(AXI_25_AWBURST),
        .AXI_25_AWID(AXI_25_AWID),
        .AXI_25_AWLEN(AXI_25_AWLEN),
        .AXI_25_AWREADY(AXI_25_AWREADY),
        .AXI_25_AWSIZE(AXI_25_AWSIZE),
        .AXI_25_AWVALID(AXI_25_AWVALID),
        .AXI_25_BID(AXI_25_BID),
        .AXI_25_BREADY(AXI_25_BREADY),
        .AXI_25_BRESP(AXI_25_BRESP),
        .AXI_25_BVALID(AXI_25_BVALID),
        .AXI_25_RDATA(AXI_25_RDATA),
        .AXI_25_RDATA_PARITY(AXI_25_RDATA_PARITY),
        .AXI_25_RID(AXI_25_RID),
        .AXI_25_RLAST(AXI_25_RLAST),
        .AXI_25_RREADY(AXI_25_RREADY),
        .AXI_25_RRESP(AXI_25_RRESP),
        .AXI_25_RVALID(AXI_25_RVALID),
        .AXI_25_WDATA(AXI_25_WDATA),
        .AXI_25_WDATA_PARITY(AXI_25_WDATA_PARITY),
        .AXI_25_WLAST(AXI_25_WLAST),
        .AXI_25_WREADY(AXI_25_WREADY),
        .AXI_25_WSTRB(AXI_25_WSTRB),
        .AXI_25_WVALID(AXI_25_WVALID),
        .AXI_26_ACLK(AXI_26_ACLK),
        .AXI_26_ARADDR(AXI_26_ARADDR),
        .AXI_26_ARBURST(AXI_26_ARBURST),
        .AXI_26_ARESET_N(AXI_26_ARESET_N),
        .AXI_26_ARID(AXI_26_ARID),
        .AXI_26_ARLEN(AXI_26_ARLEN),
        .AXI_26_ARREADY(AXI_26_ARREADY),
        .AXI_26_ARSIZE(AXI_26_ARSIZE),
        .AXI_26_ARVALID(AXI_26_ARVALID),
        .AXI_26_AWADDR(AXI_26_AWADDR),
        .AXI_26_AWBURST(AXI_26_AWBURST),
        .AXI_26_AWID(AXI_26_AWID),
        .AXI_26_AWLEN(AXI_26_AWLEN),
        .AXI_26_AWREADY(AXI_26_AWREADY),
        .AXI_26_AWSIZE(AXI_26_AWSIZE),
        .AXI_26_AWVALID(AXI_26_AWVALID),
        .AXI_26_BID(AXI_26_BID),
        .AXI_26_BREADY(AXI_26_BREADY),
        .AXI_26_BRESP(AXI_26_BRESP),
        .AXI_26_BVALID(AXI_26_BVALID),
        .AXI_26_RDATA(AXI_26_RDATA),
        .AXI_26_RDATA_PARITY(AXI_26_RDATA_PARITY),
        .AXI_26_RID(AXI_26_RID),
        .AXI_26_RLAST(AXI_26_RLAST),
        .AXI_26_RREADY(AXI_26_RREADY),
        .AXI_26_RRESP(AXI_26_RRESP),
        .AXI_26_RVALID(AXI_26_RVALID),
        .AXI_26_WDATA(AXI_26_WDATA),
        .AXI_26_WDATA_PARITY(AXI_26_WDATA_PARITY),
        .AXI_26_WLAST(AXI_26_WLAST),
        .AXI_26_WREADY(AXI_26_WREADY),
        .AXI_26_WSTRB(AXI_26_WSTRB),
        .AXI_26_WVALID(AXI_26_WVALID),
        .AXI_27_ACLK(AXI_27_ACLK),
        .AXI_27_ARADDR(AXI_27_ARADDR),
        .AXI_27_ARBURST(AXI_27_ARBURST),
        .AXI_27_ARESET_N(AXI_27_ARESET_N),
        .AXI_27_ARID(AXI_27_ARID),
        .AXI_27_ARLEN(AXI_27_ARLEN),
        .AXI_27_ARREADY(AXI_27_ARREADY),
        .AXI_27_ARSIZE(AXI_27_ARSIZE),
        .AXI_27_ARVALID(AXI_27_ARVALID),
        .AXI_27_AWADDR(AXI_27_AWADDR),
        .AXI_27_AWBURST(AXI_27_AWBURST),
        .AXI_27_AWID(AXI_27_AWID),
        .AXI_27_AWLEN(AXI_27_AWLEN),
        .AXI_27_AWREADY(AXI_27_AWREADY),
        .AXI_27_AWSIZE(AXI_27_AWSIZE),
        .AXI_27_AWVALID(AXI_27_AWVALID),
        .AXI_27_BID(AXI_27_BID),
        .AXI_27_BREADY(AXI_27_BREADY),
        .AXI_27_BRESP(AXI_27_BRESP),
        .AXI_27_BVALID(AXI_27_BVALID),
        .AXI_27_RDATA(AXI_27_RDATA),
        .AXI_27_RDATA_PARITY(AXI_27_RDATA_PARITY),
        .AXI_27_RID(AXI_27_RID),
        .AXI_27_RLAST(AXI_27_RLAST),
        .AXI_27_RREADY(AXI_27_RREADY),
        .AXI_27_RRESP(AXI_27_RRESP),
        .AXI_27_RVALID(AXI_27_RVALID),
        .AXI_27_WDATA(AXI_27_WDATA),
        .AXI_27_WDATA_PARITY(AXI_27_WDATA_PARITY),
        .AXI_27_WLAST(AXI_27_WLAST),
        .AXI_27_WREADY(AXI_27_WREADY),
        .AXI_27_WSTRB(AXI_27_WSTRB),
        .AXI_27_WVALID(AXI_27_WVALID),
        .AXI_28_ACLK(AXI_28_ACLK),
        .AXI_28_ARADDR(AXI_28_ARADDR),
        .AXI_28_ARBURST(AXI_28_ARBURST),
        .AXI_28_ARESET_N(AXI_28_ARESET_N),
        .AXI_28_ARID(AXI_28_ARID),
        .AXI_28_ARLEN(AXI_28_ARLEN),
        .AXI_28_ARREADY(AXI_28_ARREADY),
        .AXI_28_ARSIZE(AXI_28_ARSIZE),
        .AXI_28_ARVALID(AXI_28_ARVALID),
        .AXI_28_AWADDR(AXI_28_AWADDR),
        .AXI_28_AWBURST(AXI_28_AWBURST),
        .AXI_28_AWID(AXI_28_AWID),
        .AXI_28_AWLEN(AXI_28_AWLEN),
        .AXI_28_AWREADY(AXI_28_AWREADY),
        .AXI_28_AWSIZE(AXI_28_AWSIZE),
        .AXI_28_AWVALID(AXI_28_AWVALID),
        .AXI_28_BID(AXI_28_BID),
        .AXI_28_BREADY(AXI_28_BREADY),
        .AXI_28_BRESP(AXI_28_BRESP),
        .AXI_28_BVALID(AXI_28_BVALID),
        .AXI_28_RDATA(AXI_28_RDATA),
        .AXI_28_RDATA_PARITY(AXI_28_RDATA_PARITY),
        .AXI_28_RID(AXI_28_RID),
        .AXI_28_RLAST(AXI_28_RLAST),
        .AXI_28_RREADY(AXI_28_RREADY),
        .AXI_28_RRESP(AXI_28_RRESP),
        .AXI_28_RVALID(AXI_28_RVALID),
        .AXI_28_WDATA(AXI_28_WDATA),
        .AXI_28_WDATA_PARITY(AXI_28_WDATA_PARITY),
        .AXI_28_WLAST(AXI_28_WLAST),
        .AXI_28_WREADY(AXI_28_WREADY),
        .AXI_28_WSTRB(AXI_28_WSTRB),
        .AXI_28_WVALID(AXI_28_WVALID),
        .AXI_29_ACLK(AXI_29_ACLK),
        .AXI_29_ARADDR(AXI_29_ARADDR),
        .AXI_29_ARBURST(AXI_29_ARBURST),
        .AXI_29_ARESET_N(AXI_29_ARESET_N),
        .AXI_29_ARID(AXI_29_ARID),
        .AXI_29_ARLEN(AXI_29_ARLEN),
        .AXI_29_ARREADY(AXI_29_ARREADY),
        .AXI_29_ARSIZE(AXI_29_ARSIZE),
        .AXI_29_ARVALID(AXI_29_ARVALID),
        .AXI_29_AWADDR(AXI_29_AWADDR),
        .AXI_29_AWBURST(AXI_29_AWBURST),
        .AXI_29_AWID(AXI_29_AWID),
        .AXI_29_AWLEN(AXI_29_AWLEN),
        .AXI_29_AWREADY(AXI_29_AWREADY),
        .AXI_29_AWSIZE(AXI_29_AWSIZE),
        .AXI_29_AWVALID(AXI_29_AWVALID),
        .AXI_29_BID(AXI_29_BID),
        .AXI_29_BREADY(AXI_29_BREADY),
        .AXI_29_BRESP(AXI_29_BRESP),
        .AXI_29_BVALID(AXI_29_BVALID),
        .AXI_29_RDATA(AXI_29_RDATA),
        .AXI_29_RDATA_PARITY(AXI_29_RDATA_PARITY),
        .AXI_29_RID(AXI_29_RID),
        .AXI_29_RLAST(AXI_29_RLAST),
        .AXI_29_RREADY(AXI_29_RREADY),
        .AXI_29_RRESP(AXI_29_RRESP),
        .AXI_29_RVALID(AXI_29_RVALID),
        .AXI_29_WDATA(AXI_29_WDATA),
        .AXI_29_WDATA_PARITY(AXI_29_WDATA_PARITY),
        .AXI_29_WLAST(AXI_29_WLAST),
        .AXI_29_WREADY(AXI_29_WREADY),
        .AXI_29_WSTRB(AXI_29_WSTRB),
        .AXI_29_WVALID(AXI_29_WVALID),
        .AXI_30_ACLK(AXI_30_ACLK),
        .AXI_30_ARADDR(AXI_30_ARADDR),
        .AXI_30_ARBURST(AXI_30_ARBURST),
        .AXI_30_ARESET_N(AXI_30_ARESET_N),
        .AXI_30_ARID(AXI_30_ARID),
        .AXI_30_ARLEN(AXI_30_ARLEN),
        .AXI_30_ARREADY(AXI_30_ARREADY),
        .AXI_30_ARSIZE(AXI_30_ARSIZE),
        .AXI_30_ARVALID(AXI_30_ARVALID),
        .AXI_30_AWADDR(AXI_30_AWADDR),
        .AXI_30_AWBURST(AXI_30_AWBURST),
        .AXI_30_AWID(AXI_30_AWID),
        .AXI_30_AWLEN(AXI_30_AWLEN),
        .AXI_30_AWREADY(AXI_30_AWREADY),
        .AXI_30_AWSIZE(AXI_30_AWSIZE),
        .AXI_30_AWVALID(AXI_30_AWVALID),
        .AXI_30_BID(AXI_30_BID),
        .AXI_30_BREADY(AXI_30_BREADY),
        .AXI_30_BRESP(AXI_30_BRESP),
        .AXI_30_BVALID(AXI_30_BVALID),
        .AXI_30_RDATA(AXI_30_RDATA),
        .AXI_30_RDATA_PARITY(AXI_30_RDATA_PARITY),
        .AXI_30_RID(AXI_30_RID),
        .AXI_30_RLAST(AXI_30_RLAST),
        .AXI_30_RREADY(AXI_30_RREADY),
        .AXI_30_RRESP(AXI_30_RRESP),
        .AXI_30_RVALID(AXI_30_RVALID),
        .AXI_30_WDATA(AXI_30_WDATA),
        .AXI_30_WDATA_PARITY(AXI_30_WDATA_PARITY),
        .AXI_30_WLAST(AXI_30_WLAST),
        .AXI_30_WREADY(AXI_30_WREADY),
        .AXI_30_WSTRB(AXI_30_WSTRB),
        .AXI_30_WVALID(AXI_30_WVALID),
        .AXI_31_ARADDR(AXI_31_ARADDR),
        .AXI_31_ARBURST(AXI_31_ARBURST),
        .AXI_31_ARID(AXI_31_ARID),
        .AXI_31_ARLEN(AXI_31_ARLEN),
        .AXI_31_ARREADY(AXI_31_ARREADY),
        .AXI_31_ARSIZE(AXI_31_ARSIZE),
        .AXI_31_ARVALID(AXI_31_ARVALID),
        .AXI_31_AWADDR(AXI_31_AWADDR),
        .AXI_31_AWBURST(AXI_31_AWBURST),
        .AXI_31_AWID(AXI_31_AWID),
        .AXI_31_AWLEN(AXI_31_AWLEN),
        .AXI_31_AWREADY(AXI_31_AWREADY),
        .AXI_31_AWSIZE(AXI_31_AWSIZE),
        .AXI_31_AWVALID(AXI_31_AWVALID),
        .AXI_31_BID(AXI_31_BID),
        .AXI_31_BREADY(AXI_31_BREADY),
        .AXI_31_BRESP(AXI_31_BRESP),
        .AXI_31_BVALID(AXI_31_BVALID),
        .AXI_31_RDATA(AXI_31_RDATA),
        .AXI_31_RDATA_PARITY(AXI_31_RDATA_PARITY),
        .AXI_31_RID(AXI_31_RID),
        .AXI_31_RLAST(AXI_31_RLAST),
        .AXI_31_RREADY(AXI_31_RREADY),
        .AXI_31_RRESP(AXI_31_RRESP),
        .AXI_31_RVALID(AXI_31_RVALID),
        .AXI_31_WDATA(AXI_31_WDATA),
        .AXI_31_WDATA_PARITY(AXI_31_WDATA_PARITY),
        .AXI_31_WLAST(AXI_31_WLAST),
        .AXI_31_WREADY(AXI_31_WREADY),
        .AXI_31_WSTRB(AXI_31_WSTRB),
        .AXI_31_WVALID(AXI_31_WVALID),
        .DRAM_0_STAT_CATTRIP(DRAM_0_STAT_CATTRIP),
        .DRAM_0_STAT_TEMP(DRAM_0_STAT_TEMP),
        .DRAM_1_STAT_CATTRIP(DRAM_1_STAT_CATTRIP),
        .HBM_REF_CLK_0(HBM_REF_CLK_0),
        .HBM_REF_CLK_1(HBM_REF_CLK_1),
        .apb_complete_0(apb_complete_0),
        .apb_complete_1(apb_complete_1),
        .sl_iport0(sl_iport0),
        .sl_iport1(sl_iport1),
        .sl_oport0(sl_oport0),
        .sl_oport1(sl_oport1));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "xpm_internal_config_file_0.mem" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "65536" *) (* MEMORY_TYPE = "0" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "2048" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "32" *) 
(* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) (* P_MIN_WIDTH_DATA_ECC = "32" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "11" *) (* P_WIDTH_ADDR_READ_B = "11" *) 
(* P_WIDTH_ADDR_WRITE_A = "11" *) (* P_WIDTH_ADDR_WRITE_B = "11" *) (* P_WIDTH_COL_WRITE_A = "32" *) 
(* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) (* READ_DATA_WIDTH_B = "32" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "1" *) 
(* WRITE_MODE_B = "1" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) (* rsta_loop_iter = "32" *) (* rstb_loop_iter = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire clka;
  wire [31:0]douta;
  wire ena;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ;
  wire rsta;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED ;
  wire [31:14]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign doutb[31] = \<const0> ;
  assign doutb[30] = \<const0> ;
  assign doutb[29] = \<const0> ;
  assign doutb[28] = \<const0> ;
  assign doutb[27] = \<const0> ;
  assign doutb[26] = \<const0> ;
  assign doutb[25] = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "17" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h000000000000000000000000C0000080000CC000000000000000000000000000),
    .INITP_01(256'h222223222222222222222222222222222E22222A222100000000000000001000),
    .INITP_02(256'h000000000000001000000000000000000000000000C000008000322222222222),
    .INITP_03(256'h008000322222222222222223222222222222222222222222222E22222A222100),
    .INITP_04(256'h22222E22222A222100000000000000001000000000000000000000000000C000),
    .INITP_05(256'h00000000000000C0000080003222222222222222232222222222222222222222),
    .INITP_06(256'h22222222222222222222222E22222A2221000000000000000010000000000000),
    .INITP_07(256'h0022233000112223300011222330001122233000113222222222222222232222),
    .INITP_08(256'h2220C08040002E2A262220C08040002E2A262220C08040002E2A262220C08040),
    .INITP_09(256'h000000000000000000000000000000000000000000000000000000000F2E2A26),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0F3C00B40B2C008C2420008403CF00CC03CF00C803CF00C403CF00C0004300F0),
    .INIT_01(256'hA0A1001083E8000C1F1F0008A6000004A9020000000700A8200200E8420700FC),
    .INIT_02(256'hEC5F0030EBD8002CD04200287C4D0024F37C002006E7001C00220018001F0014),
    .INIT_03(256'h00040168028F000020D600802FF00000AFF000004428003CAACD0038EDFB0034),
    .INIT_04(256'h4638015C000001500700010001B700DC0C0000301F0F00D84837001807890008),
    .INIT_05(256'h00054060000F405800043C7800043C7C00093DE0000D3DDC001E4044002B4054),
    .INIT_06(256'h00083DBC00903DC000EA405C0007407400043C8000083C84000F4064000D4050),
    .INIT_07(256'h0001400C000140080DB640CC00014380000040D0000B3C840016422800074224),
    .INIT_08(256'h0001500C0001500800015004000150000000282000003CA800003CA400003CA0),
    .INIT_09(256'h00015804000154040000540000013CB000003C480001580000003CB800013CB4),
    .INIT_0A(256'h0789000800040168028F0000000100500000580C000158080000581400325810),
    .INIT_0B(256'h002B40544638015C000001500700010001B700DC0C0000301F0F00D848370018),
    .INIT_0C(256'h000D405000054060000F405800043C7800043C7C00093DE0000D3DDC001E4044),
    .INIT_0D(256'h0007422400083DBC00903DC000EA405C0007407400043C8000083C84000F4064),
    .INIT_0E(256'h00003CA00001400C000140080DB640CC00014380000040D0000B3C8400164228),
    .INIT_0F(256'h00013CB40001500C0001500800015004000150000000282000003CA800003CA4),
    .INIT_10(256'h0032581000015804000154040000540000013CB000003C480001580000003CB8),
    .INIT_11(256'h483700180789000800040168028F0000000100500000580C0001580800005814),
    .INIT_12(256'h001E4044002B40544638015C000001500700010001B700DC0C0000301F0F00D8),
    .INIT_13(256'h000F4064000D405000054060000F405800043C7800043C7C00093DE0000D3DDC),
    .INIT_14(256'h001642280007422400083DBC00903DC000EA405C0007407400043C8000083C84),
    .INIT_15(256'h00003CA400003CA00001400C000140080DB640CC00014380000040D0000B3C84),
    .INIT_16(256'h00003CB800013CB40001500C0001500800015004000150000000282000003CA8),
    .INIT_17(256'h000058140032581000015804000154040000540000013CB000003C4800015800),
    .INIT_18(256'h1F0F00D8483700180789000800040168028F0000000100500000580C00015808),
    .INIT_19(256'h000D3DDC001E4044002B40544638015C000001500700010001B700DC0C000030),
    .INIT_1A(256'h00083C84000F4064000D405000054060000F405800043C7800043C7C00093DE0),
    .INIT_1B(256'h000B3C84001642280007422400083DBC00903DC000EA405C0007407400043C80),
    .INIT_1C(256'h00003CA800003CA400003CA00001400C000140080DB640CC00014380000040D0),
    .INIT_1D(256'h0001580000003CB800013CB40001500C00015008000150040001500000002820),
    .INIT_1E(256'h00015808000058140032581000015804000154040000540000013CB000003C48),
    .INIT_1F(256'h0C0000301F0F00D8483700180789000800040168028F0000000100500000580C),
    .INIT_20(256'h00093DE0000D3DDC001E4044002B40544638015C000001500700010001B700DC),
    .INIT_21(256'h00043C8000083C84000F4064000D405000054060000F405800043C7800043C7C),
    .INIT_22(256'h000040D0000B3C84001642280007422400083DBC00903DC000EA405C00074074),
    .INIT_23(256'h0000282000003CA800003CA400003CA00001400C000140080DB640CC00014380),
    .INIT_24(256'h00003C480001580000003CB800013CB40001500C000150080001500400015000),
    .INIT_25(256'h0000580C00015808000058140032581000015804000154040000540000013CB0),
    .INIT_26(256'h01B700DC0C0000301F0F00D8483700180789000800040168028F000000010050),
    .INIT_27(256'h00043C7C00093DE0000D3DDC001E4044002B40544638015C0000015007000100),
    .INIT_28(256'h0007407400043C8000083C84000F4064000D405000054060000F405800043C78),
    .INIT_29(256'h00014380000040D0000B3C84001642280007422400083DBC00903DC000EA405C),
    .INIT_2A(256'h000150000000282000003CA800003CA400003CA00001400C000140080DB640CC),
    .INIT_2B(256'h00013CB000003C480001580000003CB800013CB40001500C0001500800015004),
    .INIT_2C(256'h000100500000580C000158080000581400325810000158040001540400005400),
    .INIT_2D(256'h0700010001B700DC0C0000301F0F00D8483700180789000800040168028F0000),
    .INIT_2E(256'h00043C7800043C7C00093DE0000D3DDC001E4044002B40544638015C00000150),
    .INIT_2F(256'h00EA405C0007407400043C8000083C84000F4064000D405000054060000F4058),
    .INIT_30(256'h0DB640CC00014380000040D0000B3C84001642280007422400083DBC00903DC0),
    .INIT_31(256'h00015004000150000000282000003CA800003CA400003CA00001400C00014008),
    .INIT_32(256'h0000540000013CB000003C480001580000003CB800013CB40001500C00015008),
    .INIT_33(256'h028F0000000100500000580C0001580800005814003258100001580400015404),
    .INIT_34(256'h000001500700010001B700DC0C0000301F0F00D8483700180789000800040168),
    .INIT_35(256'h000F405800043C7800043C7C00093DE0000D3DDC001E4044002B40544638015C),
    .INIT_36(256'h00903DC000EA405C0007407400043C8000083C84000F4064000D405000054060),
    .INIT_37(256'h000140080DB640CC00014380000040D0000B3C84001642280007422400083DBC),
    .INIT_38(256'h0001500800015004000150000000282000003CA800003CA400003CA00001400C),
    .INIT_39(256'h000154040000540000013CB000003C480001580000003CB800013CB40001500C),
    .INIT_3A(256'h000100340001000C000100500000580C00015808000058140032581000015804),
    .INIT_3B(256'h0001583C0001583000014000000100340001000C0001583C0001583000014000),
    .INIT_3C(256'h00014000000100340001000C0001583C0001583000014000000100340001000C),
    .INIT_3D(256'h0001000C0001583C0001583000014000000100340001000C0001583C00015830),
    .INIT_3E(256'h0001583000014000000100340001000C0001583C000158300001400000010034),
    .INIT_3F(256'h8F000054000000100001583C0001583000014000000100340001000C0001583C),
    .INIT_40(256'h00000010000000608F000054000000608F000054000000608F00005400000060),
    .INIT_41(256'h000000608F000054000000608F000054000000608F000054000000608F000054),
    .INIT_42(256'h8F000054000000608F000054000000608F000054000000608F00005400000010),
    .INIT_43(256'h000000608F000054000000608F000054000000608F0000540000001000000060),
    .INIT_44(256'h8F000054000000608F000054000000608F00005400000010000000608F000054),
    .INIT_45(256'h000000608F000054000000608F00005400000010000000608F00005400000060),
    .INIT_46(256'h8F000054000000608F00005400000010000000608F000054000000608F000054),
    .INIT_47(256'h000000608F00005400000010000000608F000054000000608F00005400000060),
    .INIT_48(256'h00000000FFFFFFFF000000608F000054000000608F000054000000608F000054),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED [31:16],douta[15:0]}),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED [3:2],douta[17:16]}),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* \MEM.PORTA.DATA_LSB  = "18" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000900000009000000090000000900000009000000090000000900000009),
    .INIT_01(256'h0000000800000008000000080000000800000008000000090000000900000009),
    .INIT_02(256'h0000000800000008000000080000000800000008000000080000000800000008),
    .INIT_03(256'h000000003C3D0000004000090C4400090C440009000000080000000800000008),
    .INIT_04(256'h3FFF0000322200000000000000000000000000000000000038580000001B0000),
    .INIT_05(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_06(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_07(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_08(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_09(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_0A(256'h001B0000000000003C3D00000000000400000004000000040000000400000004),
    .INIT_0B(256'h000000043FFF0000322200000000000000000000000000000000000038580000),
    .INIT_0C(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_0D(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_0E(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_0F(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_10(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_11(256'h38580001001B0001000000013C3D000100000004000000040000000400000004),
    .INIT_12(256'h00000005000000053FFF00013222000100000001000000010000000100000001),
    .INIT_13(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_14(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_15(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_16(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_17(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_18(256'h0000000138580001001B0001000000013C3D0001000000050000000500000005),
    .INIT_19(256'h0000000500000005000000053FFF000132220001000000010000000100000001),
    .INIT_1A(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_1B(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_1C(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_1D(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_1E(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_1F(256'h000000020000000238580002001B0002000000023C3D00020000000500000005),
    .INIT_20(256'h000000060000000600000006000000063FFF0002322200020000000200000002),
    .INIT_21(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_22(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_23(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_24(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_25(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_26(256'h00000002000000020000000238580002001B0002000000023C3D000200000006),
    .INIT_27(256'h00000006000000060000000600000006000000063FFF00023222000200000002),
    .INIT_28(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_29(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_2A(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_2B(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_2C(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_2D(256'h0000000300000003000000030000000338580003001B0003000000033C3D0003),
    .INIT_2E(256'h0000000700000007000000070000000700000007000000073FFF000332220003),
    .INIT_2F(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_30(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_31(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_32(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_33(256'h3C3D000300000007000000070000000700000007000000070000000700000007),
    .INIT_34(256'h322200030000000300000003000000030000000338580003001B000300000003),
    .INIT_35(256'h000000070000000700000007000000070000000700000007000000073FFF0003),
    .INIT_36(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_37(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_38(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_39(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_3A(256'h000000C400000004000000070000000700000007000000070000000700000007),
    .INIT_3B(256'h000000C4000000C400000004000000C400000004000000C4000000C400000004),
    .INIT_3C(256'h00000005000000C500000005000000C5000000C500000005000000C500000005),
    .INIT_3D(256'h00000006000000C6000000C600000006000000C600000006000000C5000000C5),
    .INIT_3E(256'h000000C700000007000000C700000007000000C6000000C600000006000000C6),
    .INIT_3F(256'h00000000300000C0000000C7000000C700000007000000C700000007000000C7),
    .INIT_40(256'h300000C020000040000000002000004000000000200000400000000020000040),
    .INIT_41(256'h2000004000000000200000400000000020000040000000002000004000000000),
    .INIT_42(256'h00000001200000410000000120000041000000012000004100000001300000C1),
    .INIT_43(256'h200000410000000120000041000000012000004100000001300000C120000041),
    .INIT_44(256'h0000000220000042000000022000004200000002300000C22000004100000001),
    .INIT_45(256'h20000042000000022000004200000002300000C2200000420000000220000042),
    .INIT_46(256'h000000032000004300000003300000C320000042000000022000004200000002),
    .INIT_47(256'h2000004300000003300000C32000004300000003200000430000000320000043),
    .INIT_48(256'h000000003FFF3FFF200000430000000320000043000000032000004300000003),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED [31:14],douta[31:18]}),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "xpm_internal_config_file_1.mem" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "65536" *) (* MEMORY_TYPE = "0" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "2048" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "32" *) (* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "32" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "11" *) 
(* P_WIDTH_ADDR_READ_B = "11" *) (* P_WIDTH_ADDR_WRITE_A = "11" *) (* P_WIDTH_ADDR_WRITE_B = "11" *) 
(* P_WIDTH_COL_WRITE_A = "32" *) (* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) 
(* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "32" *) 
(* rstb_loop_iter = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire clka;
  wire [31:0]douta;
  wire ena;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ;
  wire rsta;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED ;
  wire [31:14]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign doutb[31] = \<const0> ;
  assign doutb[30] = \<const0> ;
  assign doutb[29] = \<const0> ;
  assign doutb[28] = \<const0> ;
  assign doutb[27] = \<const0> ;
  assign doutb[26] = \<const0> ;
  assign doutb[25] = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "17" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h000000000000000000000000C0000080000CC000000000000000000000000000),
    .INITP_01(256'h222223222222222222222222222222222E22222A222100000000000000001000),
    .INITP_02(256'h000000000000001000000000000000000000000000C000008000322222222222),
    .INITP_03(256'h008000322222222222222223222222222222222222222222222E22222A222100),
    .INITP_04(256'h22222E22222A222100000000000000001000000000000000000000000000C000),
    .INITP_05(256'h00000000000000C0000080003222222222222222232222222222222222222222),
    .INITP_06(256'h22222222222222222222222E22222A2221000000000000000010000000000000),
    .INITP_07(256'h0022233000112223300011222330001122233000113222222222222222232222),
    .INITP_08(256'h2220C08040002E2A262220C08040002E2A262220C08040002E2A262220C08040),
    .INITP_09(256'h000000000000000000000000000000000000000000000000000000000F2E2A26),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0F3C00B40B2C008C2420008403CF00CC03CF00C803CF00C403CF00C0004300F0),
    .INIT_01(256'hA0A1001083E8000C1F1F0008A6000004A9020000000700A8200200E8420700FC),
    .INIT_02(256'hEC5F0030EBD8002CD04200287C4D0024F37C002006E7001C00220018001F0014),
    .INIT_03(256'h00040168028F000020D600802FF00000AFF000004428003CAACD0038EDFB0034),
    .INIT_04(256'h4638015C000001500700010001B700DC0C0000301F0F00D84837001807890008),
    .INIT_05(256'h00054060000F405800043C7800043C7C00093DE0000D3DDC001E4044002B4054),
    .INIT_06(256'h00083DBC00903DC000EA405C0007407400043C8000083C84000F4064000D4050),
    .INIT_07(256'h0001400C000140080DB640CC00014380000040D0000B3C840016422800074224),
    .INIT_08(256'h0001500C0001500800015004000150000000282000003CA800003CA400003CA0),
    .INIT_09(256'h00015804000154040000540000013CB000003C480001580000003CB800013CB4),
    .INIT_0A(256'h0789000800040168028F0000000100500000580C000158080000581400325810),
    .INIT_0B(256'h002B40544638015C000001500700010001B700DC0C0000301F0F00D848370018),
    .INIT_0C(256'h000D405000054060000F405800043C7800043C7C00093DE0000D3DDC001E4044),
    .INIT_0D(256'h0007422400083DBC00903DC000EA405C0007407400043C8000083C84000F4064),
    .INIT_0E(256'h00003CA00001400C000140080DB640CC00014380000040D0000B3C8400164228),
    .INIT_0F(256'h00013CB40001500C0001500800015004000150000000282000003CA800003CA4),
    .INIT_10(256'h0032581000015804000154040000540000013CB000003C480001580000003CB8),
    .INIT_11(256'h483700180789000800040168028F0000000100500000580C0001580800005814),
    .INIT_12(256'h001E4044002B40544638015C000001500700010001B700DC0C0000301F0F00D8),
    .INIT_13(256'h000F4064000D405000054060000F405800043C7800043C7C00093DE0000D3DDC),
    .INIT_14(256'h001642280007422400083DBC00903DC000EA405C0007407400043C8000083C84),
    .INIT_15(256'h00003CA400003CA00001400C000140080DB640CC00014380000040D0000B3C84),
    .INIT_16(256'h00003CB800013CB40001500C0001500800015004000150000000282000003CA8),
    .INIT_17(256'h000058140032581000015804000154040000540000013CB000003C4800015800),
    .INIT_18(256'h1F0F00D8483700180789000800040168028F0000000100500000580C00015808),
    .INIT_19(256'h000D3DDC001E4044002B40544638015C000001500700010001B700DC0C000030),
    .INIT_1A(256'h00083C84000F4064000D405000054060000F405800043C7800043C7C00093DE0),
    .INIT_1B(256'h000B3C84001642280007422400083DBC00903DC000EA405C0007407400043C80),
    .INIT_1C(256'h00003CA800003CA400003CA00001400C000140080DB640CC00014380000040D0),
    .INIT_1D(256'h0001580000003CB800013CB40001500C00015008000150040001500000002820),
    .INIT_1E(256'h00015808000058140032581000015804000154040000540000013CB000003C48),
    .INIT_1F(256'h0C0000301F0F00D8483700180789000800040168028F0000000100500000580C),
    .INIT_20(256'h00093DE0000D3DDC001E4044002B40544638015C000001500700010001B700DC),
    .INIT_21(256'h00043C8000083C84000F4064000D405000054060000F405800043C7800043C7C),
    .INIT_22(256'h000040D0000B3C84001642280007422400083DBC00903DC000EA405C00074074),
    .INIT_23(256'h0000282000003CA800003CA400003CA00001400C000140080DB640CC00014380),
    .INIT_24(256'h00003C480001580000003CB800013CB40001500C000150080001500400015000),
    .INIT_25(256'h0000580C00015808000058140032581000015804000154040000540000013CB0),
    .INIT_26(256'h01B700DC0C0000301F0F00D8483700180789000800040168028F000000010050),
    .INIT_27(256'h00043C7C00093DE0000D3DDC001E4044002B40544638015C0000015007000100),
    .INIT_28(256'h0007407400043C8000083C84000F4064000D405000054060000F405800043C78),
    .INIT_29(256'h00014380000040D0000B3C84001642280007422400083DBC00903DC000EA405C),
    .INIT_2A(256'h000150000000282000003CA800003CA400003CA00001400C000140080DB640CC),
    .INIT_2B(256'h00013CB000003C480001580000003CB800013CB40001500C0001500800015004),
    .INIT_2C(256'h000100500000580C000158080000581400325810000158040001540400005400),
    .INIT_2D(256'h0700010001B700DC0C0000301F0F00D8483700180789000800040168028F0000),
    .INIT_2E(256'h00043C7800043C7C00093DE0000D3DDC001E4044002B40544638015C00000150),
    .INIT_2F(256'h00EA405C0007407400043C8000083C84000F4064000D405000054060000F4058),
    .INIT_30(256'h0DB640CC00014380000040D0000B3C84001642280007422400083DBC00903DC0),
    .INIT_31(256'h00015004000150000000282000003CA800003CA400003CA00001400C00014008),
    .INIT_32(256'h0000540000013CB000003C480001580000003CB800013CB40001500C00015008),
    .INIT_33(256'h028F0000000100500000580C0001580800005814003258100001580400015404),
    .INIT_34(256'h000001500700010001B700DC0C0000301F0F00D8483700180789000800040168),
    .INIT_35(256'h000F405800043C7800043C7C00093DE0000D3DDC001E4044002B40544638015C),
    .INIT_36(256'h00903DC000EA405C0007407400043C8000083C84000F4064000D405000054060),
    .INIT_37(256'h000140080DB640CC00014380000040D0000B3C84001642280007422400083DBC),
    .INIT_38(256'h0001500800015004000150000000282000003CA800003CA400003CA00001400C),
    .INIT_39(256'h000154040000540000013CB000003C480001580000003CB800013CB40001500C),
    .INIT_3A(256'h000100340001000C000100500000580C00015808000058140032581000015804),
    .INIT_3B(256'h0001583C0001583000014000000100340001000C0001583C0001583000014000),
    .INIT_3C(256'h00014000000100340001000C0001583C0001583000014000000100340001000C),
    .INIT_3D(256'h0001000C0001583C0001583000014000000100340001000C0001583C00015830),
    .INIT_3E(256'h0001583000014000000100340001000C0001583C000158300001400000010034),
    .INIT_3F(256'h8F000054000000100001583C0001583000014000000100340001000C0001583C),
    .INIT_40(256'h00000010000000608F000054000000608F000054000000608F00005400000060),
    .INIT_41(256'h000000608F000054000000608F000054000000608F000054000000608F000054),
    .INIT_42(256'h8F000054000000608F000054000000608F000054000000608F00005400000010),
    .INIT_43(256'h000000608F000054000000608F000054000000608F0000540000001000000060),
    .INIT_44(256'h8F000054000000608F000054000000608F00005400000010000000608F000054),
    .INIT_45(256'h000000608F000054000000608F00005400000010000000608F00005400000060),
    .INIT_46(256'h8F000054000000608F00005400000010000000608F000054000000608F000054),
    .INIT_47(256'h000000608F00005400000010000000608F000054000000608F00005400000060),
    .INIT_48(256'h00000000FFFFFFFF000000608F000054000000608F000054000000608F000054),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED [31:16],douta[15:0]}),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED [3:2],douta[17:16]}),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* \MEM.PORTA.DATA_LSB  = "18" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000900000009000000090000000900000009000000090000000900000009),
    .INIT_01(256'h0000000800000008000000080000000800000008000000090000000900000009),
    .INIT_02(256'h0000000800000008000000080000000800000008000000080000000800000008),
    .INIT_03(256'h000000003C3D0000004000090C4400090C440009000000080000000800000008),
    .INIT_04(256'h3FFF0000322200000000000000000000000000000000000038580000001B0000),
    .INIT_05(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_06(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_07(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_08(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_09(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_0A(256'h001B0000000000003C3D00000000000400000004000000040000000400000004),
    .INIT_0B(256'h000000043FFF0000322200000000000000000000000000000000000038580000),
    .INIT_0C(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_0D(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_0E(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_0F(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_10(256'h0000000400000004000000040000000400000004000000040000000400000004),
    .INIT_11(256'h38580001001B0001000000013C3D000100000004000000040000000400000004),
    .INIT_12(256'h00000005000000053FFF00013222000100000001000000010000000100000001),
    .INIT_13(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_14(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_15(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_16(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_17(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_18(256'h0000000138580001001B0001000000013C3D0001000000050000000500000005),
    .INIT_19(256'h0000000500000005000000053FFF000132220001000000010000000100000001),
    .INIT_1A(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_1B(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_1C(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_1D(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_1E(256'h0000000500000005000000050000000500000005000000050000000500000005),
    .INIT_1F(256'h000000020000000238580002001B0002000000023C3D00020000000500000005),
    .INIT_20(256'h000000060000000600000006000000063FFF0002322200020000000200000002),
    .INIT_21(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_22(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_23(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_24(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_25(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_26(256'h00000002000000020000000238580002001B0002000000023C3D000200000006),
    .INIT_27(256'h00000006000000060000000600000006000000063FFF00023222000200000002),
    .INIT_28(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_29(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_2A(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_2B(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_2C(256'h0000000600000006000000060000000600000006000000060000000600000006),
    .INIT_2D(256'h0000000300000003000000030000000338580003001B0003000000033C3D0003),
    .INIT_2E(256'h0000000700000007000000070000000700000007000000073FFF000332220003),
    .INIT_2F(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_30(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_31(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_32(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_33(256'h3C3D000300000007000000070000000700000007000000070000000700000007),
    .INIT_34(256'h322200030000000300000003000000030000000338580003001B000300000003),
    .INIT_35(256'h000000070000000700000007000000070000000700000007000000073FFF0003),
    .INIT_36(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_37(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_38(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_39(256'h0000000700000007000000070000000700000007000000070000000700000007),
    .INIT_3A(256'h000000C400000004000000070000000700000007000000070000000700000007),
    .INIT_3B(256'h000000C4000000C400000004000000C400000004000000C4000000C400000004),
    .INIT_3C(256'h00000005000000C500000005000000C5000000C500000005000000C500000005),
    .INIT_3D(256'h00000006000000C6000000C600000006000000C600000006000000C5000000C5),
    .INIT_3E(256'h000000C700000007000000C700000007000000C6000000C600000006000000C6),
    .INIT_3F(256'h00000000300000C0000000C7000000C700000007000000C700000007000000C7),
    .INIT_40(256'h300000C020000040000000002000004000000000200000400000000020000040),
    .INIT_41(256'h2000004000000000200000400000000020000040000000002000004000000000),
    .INIT_42(256'h00000001200000410000000120000041000000012000004100000001300000C1),
    .INIT_43(256'h200000410000000120000041000000012000004100000001300000C120000041),
    .INIT_44(256'h0000000220000042000000022000004200000002300000C22000004100000001),
    .INIT_45(256'h20000042000000022000004200000002300000C2200000420000000220000042),
    .INIT_46(256'h000000032000004300000003300000C320000042000000022000004200000002),
    .INIT_47(256'h2000004300000003300000C32000004300000003200000430000000320000043),
    .INIT_48(256'h000000003FFF3FFF200000430000000320000043000000032000004300000003),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED [31:14],douta[31:18]}),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_spram
   (douta,
    init_seq_complete_r_reg,
    APB_0_PCLK,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0 ,
    xpm_ena_0,
    Q,
    init_seq_complete_r_reg_0,
    init_seq_complete_r);
  output [31:0]douta;
  output init_seq_complete_r_reg;
  input APB_0_PCLK;
  input \gen_wr_a.gen_word_narrow.mem_reg_bram_0 ;
  input xpm_ena_0;
  input [10:0]Q;
  input init_seq_complete_r_reg_0;
  input init_seq_complete_r;

  wire APB_0_PCLK;
  wire [10:0]Q;
  wire [31:0]douta;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0 ;
  wire init_seq_complete_r;
  wire init_seq_complete_r_i_2_n_0;
  wire init_seq_complete_r_i_3_n_0;
  wire init_seq_complete_r_i_4_n_0;
  wire init_seq_complete_r_i_5_n_0;
  wire init_seq_complete_r_i_6_n_0;
  wire init_seq_complete_r_i_7_n_0;
  wire init_seq_complete_r_reg;
  wire init_seq_complete_r_reg_0;
  wire xpm_ena_0;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [31:0]NLW_xpm_memory_base_inst_doutb_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFF80)) 
    init_seq_complete_r_i_1
       (.I0(init_seq_complete_r_i_2_n_0),
        .I1(init_seq_complete_r_i_3_n_0),
        .I2(init_seq_complete_r_i_4_n_0),
        .I3(init_seq_complete_r),
        .O(init_seq_complete_r_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_seq_complete_r_i_2
       (.I0(init_seq_complete_r_i_5_n_0),
        .I1(init_seq_complete_r_i_6_n_0),
        .I2(init_seq_complete_r_i_7_n_0),
        .I3(douta[2]),
        .I4(douta[1]),
        .I5(douta[0]),
        .O(init_seq_complete_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_seq_complete_r_i_3
       (.I0(douta[29]),
        .I1(douta[30]),
        .I2(douta[27]),
        .I3(douta[28]),
        .I4(init_seq_complete_r_reg_0),
        .I5(douta[31]),
        .O(init_seq_complete_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_seq_complete_r_i_4
       (.I0(douta[23]),
        .I1(douta[24]),
        .I2(douta[21]),
        .I3(douta[22]),
        .I4(douta[26]),
        .I5(douta[25]),
        .O(init_seq_complete_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_seq_complete_r_i_5
       (.I0(douta[11]),
        .I1(douta[12]),
        .I2(douta[9]),
        .I3(douta[10]),
        .I4(douta[14]),
        .I5(douta[13]),
        .O(init_seq_complete_r_i_5_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_seq_complete_r_i_6
       (.I0(douta[17]),
        .I1(douta[18]),
        .I2(douta[15]),
        .I3(douta[16]),
        .I4(douta[20]),
        .I5(douta[19]),
        .O(init_seq_complete_r_i_6_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_seq_complete_r_i_7
       (.I0(douta[5]),
        .I1(douta[6]),
        .I2(douta[3]),
        .I3(douta[4]),
        .I4(douta[8]),
        .I5(douta[7]),
        .O(init_seq_complete_r_i_7_n_0));
  (* ADDR_WIDTH_A = "11" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "31" *) 
  (* \MEM.ADDRESS_SPACE_END  = "2047" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "32" *) 
  (* MEMORY_INIT_FILE = "xpm_internal_config_file_0.mem" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "65536" *) 
  (* MEMORY_TYPE = "0" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "2048" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "11" *) 
  (* P_WIDTH_ADDR_READ_B = "11" *) 
  (* P_WIDTH_ADDR_WRITE_A = "11" *) 
  (* P_WIDTH_ADDR_WRITE_B = "11" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "32" *) 
  (* rstb_loop_iter = "32" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base xpm_memory_base_inst
       (.addra(Q),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(APB_0_PCLK),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_xpm_memory_base_inst_doutb_UNCONNECTED[31:0]),
        .ena(xpm_ena_0),
        .enb(1'b0),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b0),
        .rsta(\gen_wr_a.gen_word_narrow.mem_reg_bram_0 ),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_memory_spram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_spram__parameterized0
   (douta,
    init_seq_complete_r_reg,
    APB_1_PCLK,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0 ,
    xpm_ena_1,
    Q,
    init_seq_complete_r_reg_0,
    init_seq_complete_r);
  output [31:0]douta;
  output init_seq_complete_r_reg;
  input APB_1_PCLK;
  input \gen_wr_a.gen_word_narrow.mem_reg_bram_0 ;
  input xpm_ena_1;
  input [10:0]Q;
  input init_seq_complete_r_reg_0;
  input init_seq_complete_r;

  wire APB_1_PCLK;
  wire [10:0]Q;
  wire [31:0]douta;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0 ;
  wire init_seq_complete_r;
  wire init_seq_complete_r_i_2__0_n_0;
  wire init_seq_complete_r_i_3__0_n_0;
  wire init_seq_complete_r_i_4__0_n_0;
  wire init_seq_complete_r_i_5__0_n_0;
  wire init_seq_complete_r_i_6__0_n_0;
  wire init_seq_complete_r_i_7__0_n_0;
  wire init_seq_complete_r_reg;
  wire init_seq_complete_r_reg_0;
  wire xpm_ena_1;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [31:0]NLW_xpm_memory_base_inst_doutb_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFF80)) 
    init_seq_complete_r_i_1__0
       (.I0(init_seq_complete_r_i_2__0_n_0),
        .I1(init_seq_complete_r_i_3__0_n_0),
        .I2(init_seq_complete_r_i_4__0_n_0),
        .I3(init_seq_complete_r),
        .O(init_seq_complete_r_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_seq_complete_r_i_2__0
       (.I0(init_seq_complete_r_i_5__0_n_0),
        .I1(init_seq_complete_r_i_6__0_n_0),
        .I2(init_seq_complete_r_i_7__0_n_0),
        .I3(douta[2]),
        .I4(douta[1]),
        .I5(douta[0]),
        .O(init_seq_complete_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_seq_complete_r_i_3__0
       (.I0(douta[29]),
        .I1(douta[30]),
        .I2(douta[27]),
        .I3(douta[28]),
        .I4(init_seq_complete_r_reg_0),
        .I5(douta[31]),
        .O(init_seq_complete_r_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_seq_complete_r_i_4__0
       (.I0(douta[23]),
        .I1(douta[24]),
        .I2(douta[21]),
        .I3(douta[22]),
        .I4(douta[26]),
        .I5(douta[25]),
        .O(init_seq_complete_r_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_seq_complete_r_i_5__0
       (.I0(douta[11]),
        .I1(douta[12]),
        .I2(douta[9]),
        .I3(douta[10]),
        .I4(douta[14]),
        .I5(douta[13]),
        .O(init_seq_complete_r_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_seq_complete_r_i_6__0
       (.I0(douta[17]),
        .I1(douta[18]),
        .I2(douta[15]),
        .I3(douta[16]),
        .I4(douta[20]),
        .I5(douta[19]),
        .O(init_seq_complete_r_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_seq_complete_r_i_7__0
       (.I0(douta[5]),
        .I1(douta[6]),
        .I2(douta[3]),
        .I3(douta[4]),
        .I4(douta[8]),
        .I5(douta[7]),
        .O(init_seq_complete_r_i_7__0_n_0));
  (* ADDR_WIDTH_A = "11" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "31" *) 
  (* \MEM.ADDRESS_SPACE_END  = "2047" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "32" *) 
  (* MEMORY_INIT_FILE = "xpm_internal_config_file_1.mem" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "65536" *) 
  (* MEMORY_TYPE = "0" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "2048" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "11" *) 
  (* P_WIDTH_ADDR_READ_B = "11" *) 
  (* P_WIDTH_ADDR_WRITE_A = "11" *) 
  (* P_WIDTH_ADDR_WRITE_B = "11" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "32" *) 
  (* rstb_loop_iter = "32" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 xpm_memory_base_inst
       (.addra(Q),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(APB_1_PCLK),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_xpm_memory_base_inst_doutb_UNCONNECTED[31:0]),
        .ena(xpm_ena_1),
        .enb(1'b0),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b0),
        .rsta(\gen_wr_a.gen_word_narrow.mem_reg_bram_0 ),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
