INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_xor_gate/project_xor_gate.srcs/sources_1/new/xor gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_xor_gate/project_xor_gate.srcs/sim_1/new/xor testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_xor_gate/project_xor_gate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
