

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s'
================================================================
* Date:           Sun Aug 10 20:23:43 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 7.994 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       78| 15.988 ns | 0.624 us |    2|   78|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |                                                                                              |                                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
        |                                           Instance                                           |                                       Module                                      |   min   |   max   |    min   |    max   | min | max |                     Type                    |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247  |dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |       74|       75| 0.592 us | 0.600 us |   72|   72| loop rewind(delay=0 initiation interval(s)) |
        |call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273                      |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s                           |        0|        0|   0 ns   |   0 ns   |    1|    1|                   function                  |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    342|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      4|    1906|   1790|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    360|    -|
|Register         |        -|      -|    1306|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      4|    3212|   2492|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|       3|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                           Instance                                           |                                       Module                                      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247  |dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        1|      4|  1777|  1726|    0|
    |call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273                      |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s                           |        0|      0|   129|    64|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                                         |                                                                                   |        1|      4|  1906|  1790|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln311_fu_660_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln313_fu_671_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln316_fu_620_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln318_fu_631_p2        |     +    |      0|  0|  39|          32|           1|
    |and_ln284_1_fu_475_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln284_2_fu_481_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln284_fu_469_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_305           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_314           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op111  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln284_1_fu_423_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln284_2_fu_443_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln284_3_fu_463_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln284_fu_413_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln303_fu_615_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln307_fu_655_p2       |   icmp   |      0|  0|  18|          32|           5|
    |select_ln313_fu_676_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln318_fu_636_p3     |  select  |      0|  0|  32|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 342|         327|          31|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  27|          5|    1|          5|
    |ap_phi_mux_storemerge_phi_fu_240_p4  |   9|          2|   32|         64|
    |pX_3                                 |   9|          2|   32|         64|
    |pY_3                                 |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_16_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_17_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_18_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_19_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_20_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_21_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_22_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_23_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_24_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_25_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_26_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_27_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_28_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_29_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_30_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_31_V_blk_n         |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n          |   9|          2|    1|          2|
    |sX_3                                 |   9|          2|   32|         64|
    |storemerge_reg_236                   |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 360|         79|  193|        389|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                    Name                                                   | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln284_2_reg_732                                                                                        |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                                  |   4|   0|    4|          0|
    |grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln284_1_reg_715                                                                                       |   1|   0|    1|          0|
    |icmp_ln284_reg_705                                                                                         |   1|   0|    1|          0|
    |icmp_ln303_reg_896                                                                                         |   1|   0|    1|          0|
    |icmp_ln307_reg_905                                                                                         |   1|   0|    1|          0|
    |kernel_data_V_0                                                                                            |  16|   0|   16|          0|
    |kernel_data_V_1333                                                                                         |  16|   0|   16|          0|
    |kernel_data_V_2334                                                                                         |  16|   0|   16|          0|
    |kernel_data_V_3335                                                                                         |  16|   0|   16|          0|
    |kernel_data_V_4                                                                                            |  16|   0|   16|          0|
    |kernel_data_V_5                                                                                            |  16|   0|   16|          0|
    |kernel_data_V_6                                                                                            |  16|   0|   16|          0|
    |kernel_data_V_7                                                                                            |  16|   0|   16|          0|
    |kernel_data_V_8                                                                                            |  16|   0|   16|          0|
    |pX_3                                                                                                       |  32|   0|   32|          0|
    |pX_3_load_reg_726                                                                                          |  32|   0|   32|          0|
    |pY_3                                                                                                       |  32|   0|   32|          0|
    |pY_3_load_reg_720                                                                                          |  32|   0|   32|          0|
    |sX_3                                                                                                       |  32|   0|   32|          0|
    |sX_3_load_reg_700                                                                                          |  32|   0|   32|          0|
    |sY_3                                                                                                       |  32|   0|   32|          0|
    |sY_3_load_reg_710                                                                                          |  32|   0|   32|          0|
    |select_ln313_reg_909                                                                                       |  32|   0|   32|          0|
    |select_ln318_reg_900                                                                                       |  32|   0|   32|          0|
    |storemerge_reg_236                                                                                         |  32|   0|   32|          0|
    |tmp_data_0_V_reg_736                                                                                       |  25|   0|   25|          0|
    |tmp_data_10_V_reg_786                                                                                      |  25|   0|   25|          0|
    |tmp_data_11_V_reg_791                                                                                      |  25|   0|   25|          0|
    |tmp_data_12_V_reg_796                                                                                      |  25|   0|   25|          0|
    |tmp_data_13_V_reg_801                                                                                      |  25|   0|   25|          0|
    |tmp_data_14_V_reg_806                                                                                      |  25|   0|   25|          0|
    |tmp_data_15_V_reg_811                                                                                      |  25|   0|   25|          0|
    |tmp_data_16_V_reg_816                                                                                      |  25|   0|   25|          0|
    |tmp_data_17_V_reg_821                                                                                      |  25|   0|   25|          0|
    |tmp_data_18_V_reg_826                                                                                      |  25|   0|   25|          0|
    |tmp_data_19_V_reg_831                                                                                      |  25|   0|   25|          0|
    |tmp_data_1_V_reg_741                                                                                       |  25|   0|   25|          0|
    |tmp_data_20_V_reg_836                                                                                      |  25|   0|   25|          0|
    |tmp_data_21_V_reg_841                                                                                      |  25|   0|   25|          0|
    |tmp_data_22_V_reg_846                                                                                      |  25|   0|   25|          0|
    |tmp_data_23_V_reg_851                                                                                      |  25|   0|   25|          0|
    |tmp_data_24_V_reg_856                                                                                      |  25|   0|   25|          0|
    |tmp_data_25_V_reg_861                                                                                      |  25|   0|   25|          0|
    |tmp_data_26_V_reg_866                                                                                      |  25|   0|   25|          0|
    |tmp_data_27_V_reg_871                                                                                      |  25|   0|   25|          0|
    |tmp_data_28_V_reg_876                                                                                      |  25|   0|   25|          0|
    |tmp_data_29_V_reg_881                                                                                      |  25|   0|   25|          0|
    |tmp_data_2_V_reg_746                                                                                       |  25|   0|   25|          0|
    |tmp_data_30_V_reg_886                                                                                      |  25|   0|   25|          0|
    |tmp_data_31_V_reg_891                                                                                      |  25|   0|   25|          0|
    |tmp_data_3_V_reg_751                                                                                       |  25|   0|   25|          0|
    |tmp_data_4_V_reg_756                                                                                       |  25|   0|   25|          0|
    |tmp_data_5_V_reg_761                                                                                       |  25|   0|   25|          0|
    |tmp_data_6_V_reg_766                                                                                       |  25|   0|   25|          0|
    |tmp_data_7_V_reg_771                                                                                       |  25|   0|   25|          0|
    |tmp_data_8_V_reg_776                                                                                       |  25|   0|   25|          0|
    |tmp_data_9_V_reg_781                                                                                       |  25|   0|   25|          0|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                      |1306|   0| 1306|          0|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|in_elem_data_V_read            |  in |   16|   ap_none  |                            in_elem_data_V_read                           |    scalar    |
|res_stream_V_data_0_V_din      | out |   25|   ap_fifo  |                           res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                           res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_0_V_write    | out |    1|   ap_fifo  |                           res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_1_V_din      | out |   25|   ap_fifo  |                           res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                           res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_1_V_write    | out |    1|   ap_fifo  |                           res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_2_V_din      | out |   25|   ap_fifo  |                           res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                           res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_2_V_write    | out |    1|   ap_fifo  |                           res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_3_V_din      | out |   25|   ap_fifo  |                           res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                           res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_3_V_write    | out |    1|   ap_fifo  |                           res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_4_V_din      | out |   25|   ap_fifo  |                           res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                           res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_4_V_write    | out |    1|   ap_fifo  |                           res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_5_V_din      | out |   25|   ap_fifo  |                           res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                           res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_5_V_write    | out |    1|   ap_fifo  |                           res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_6_V_din      | out |   25|   ap_fifo  |                           res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                           res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_6_V_write    | out |    1|   ap_fifo  |                           res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_7_V_din      | out |   25|   ap_fifo  |                           res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                           res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_7_V_write    | out |    1|   ap_fifo  |                           res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_8_V_din      | out |   25|   ap_fifo  |                           res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                           res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_8_V_write    | out |    1|   ap_fifo  |                           res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_9_V_din      | out |   25|   ap_fifo  |                           res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                           res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_9_V_write    | out |    1|   ap_fifo  |                           res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_10_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_10_V                          |    pointer   |
|res_stream_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_10_V                          |    pointer   |
|res_stream_V_data_10_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_10_V                          |    pointer   |
|res_stream_V_data_11_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_11_V                          |    pointer   |
|res_stream_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_11_V                          |    pointer   |
|res_stream_V_data_11_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_11_V                          |    pointer   |
|res_stream_V_data_12_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_12_V                          |    pointer   |
|res_stream_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_12_V                          |    pointer   |
|res_stream_V_data_12_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_12_V                          |    pointer   |
|res_stream_V_data_13_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_13_V                          |    pointer   |
|res_stream_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_13_V                          |    pointer   |
|res_stream_V_data_13_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_13_V                          |    pointer   |
|res_stream_V_data_14_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_14_V                          |    pointer   |
|res_stream_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_14_V                          |    pointer   |
|res_stream_V_data_14_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_14_V                          |    pointer   |
|res_stream_V_data_15_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_15_V                          |    pointer   |
|res_stream_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_15_V                          |    pointer   |
|res_stream_V_data_15_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_15_V                          |    pointer   |
|res_stream_V_data_16_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_16_V                          |    pointer   |
|res_stream_V_data_16_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_16_V                          |    pointer   |
|res_stream_V_data_16_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_16_V                          |    pointer   |
|res_stream_V_data_17_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_17_V                          |    pointer   |
|res_stream_V_data_17_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_17_V                          |    pointer   |
|res_stream_V_data_17_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_17_V                          |    pointer   |
|res_stream_V_data_18_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_18_V                          |    pointer   |
|res_stream_V_data_18_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_18_V                          |    pointer   |
|res_stream_V_data_18_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_18_V                          |    pointer   |
|res_stream_V_data_19_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_19_V                          |    pointer   |
|res_stream_V_data_19_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_19_V                          |    pointer   |
|res_stream_V_data_19_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_19_V                          |    pointer   |
|res_stream_V_data_20_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_20_V                          |    pointer   |
|res_stream_V_data_20_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_20_V                          |    pointer   |
|res_stream_V_data_20_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_20_V                          |    pointer   |
|res_stream_V_data_21_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_21_V                          |    pointer   |
|res_stream_V_data_21_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_21_V                          |    pointer   |
|res_stream_V_data_21_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_21_V                          |    pointer   |
|res_stream_V_data_22_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_22_V                          |    pointer   |
|res_stream_V_data_22_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_22_V                          |    pointer   |
|res_stream_V_data_22_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_22_V                          |    pointer   |
|res_stream_V_data_23_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_23_V                          |    pointer   |
|res_stream_V_data_23_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_23_V                          |    pointer   |
|res_stream_V_data_23_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_23_V                          |    pointer   |
|res_stream_V_data_24_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_24_V                          |    pointer   |
|res_stream_V_data_24_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_24_V                          |    pointer   |
|res_stream_V_data_24_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_24_V                          |    pointer   |
|res_stream_V_data_25_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_25_V                          |    pointer   |
|res_stream_V_data_25_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_25_V                          |    pointer   |
|res_stream_V_data_25_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_25_V                          |    pointer   |
|res_stream_V_data_26_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_26_V                          |    pointer   |
|res_stream_V_data_26_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_26_V                          |    pointer   |
|res_stream_V_data_26_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_26_V                          |    pointer   |
|res_stream_V_data_27_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_27_V                          |    pointer   |
|res_stream_V_data_27_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_27_V                          |    pointer   |
|res_stream_V_data_27_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_27_V                          |    pointer   |
|res_stream_V_data_28_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_28_V                          |    pointer   |
|res_stream_V_data_28_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_28_V                          |    pointer   |
|res_stream_V_data_28_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_28_V                          |    pointer   |
|res_stream_V_data_29_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_29_V                          |    pointer   |
|res_stream_V_data_29_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_29_V                          |    pointer   |
|res_stream_V_data_29_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_29_V                          |    pointer   |
|res_stream_V_data_30_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_30_V                          |    pointer   |
|res_stream_V_data_30_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_30_V                          |    pointer   |
|res_stream_V_data_30_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_30_V                          |    pointer   |
|res_stream_V_data_31_V_din     | out |   25|   ap_fifo  |                          res_stream_V_data_31_V                          |    pointer   |
|res_stream_V_data_31_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_31_V                          |    pointer   |
|res_stream_V_data_31_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_31_V                          |    pointer   |
+-------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i25* %res_stream_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_elem_data_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_V_read)"   --->   Operation 37 'read' 'in_elem_data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_1333_load = load i16* @kernel_data_V_1333, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 38 'load' 'kernel_data_V_1333_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_2334_load = load i16* @kernel_data_V_2334, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 39 'load' 'kernel_data_V_2334_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_4_load = load i16* @kernel_data_V_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 40 'load' 'kernel_data_V_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_5_load = load i16* @kernel_data_V_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 41 'load' 'kernel_data_V_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_7_load = load i16* @kernel_data_V_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 42 'load' 'kernel_data_V_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_8_load = load i16* @kernel_data_V_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 43 'load' 'kernel_data_V_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"(i16 %in_elem_data_V_read_2, i16 %kernel_data_V_1333_load, i16 %kernel_data_V_2334_load, i16 %kernel_data_V_4_load, i16 %kernel_data_V_5_load, i16 %kernel_data_V_7_load, i16 %kernel_data_V_8_load)" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 44 'call' 'call_ret' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 45 'extractvalue' 'kernel_data_V_6_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_3335_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 46 'extractvalue' 'kernel_data_V_3335_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 47 'extractvalue' 'kernel_data_V_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_1333_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 48 'extractvalue' 'kernel_data_V_1333_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1333_ret, i16* @kernel_data_V_1333, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_2334_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 50 'extractvalue' 'kernel_data_V_2334_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2334_ret, i16* @kernel_data_V_2334, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 52 'extractvalue' 'kernel_data_V_4_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_4_ret, i16* @kernel_data_V_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 54 'extractvalue' 'kernel_data_V_5_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_5_ret, i16* @kernel_data_V_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 56 'extractvalue' 'kernel_data_V_7_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_7_ret, i16* @kernel_data_V_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 58 'extractvalue' 'kernel_data_V_8_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_8_ret, i16* @kernel_data_V_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_0_ret, i16* @kernel_data_V_0, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_3335_ret, i16* @kernel_data_V_3335, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_6_ret, i16* @kernel_data_V_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:281]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sX_3_load = load i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 63 'load' 'sX_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln284 = icmp eq i32 %sX_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 64 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sY_3_load = load i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 65 'load' 'sY_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln284_1 = icmp eq i32 %sY_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 66 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%pY_3_load = load i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 67 'load' 'pY_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_431 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 68 'partselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln284_2 = icmp sgt i31 %tmp_431, 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 69 'icmp' 'icmp_ln284_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%pX_3_load = load i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 70 'load' 'pX_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_432 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 71 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln284_3 = icmp sgt i31 %tmp_432, 0" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 72 'icmp' 'icmp_ln284_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284 = and i1 %icmp_ln284, %icmp_ln284_1" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 73 'and' 'and_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284_1 = and i1 %icmp_ln284_2, %icmp_ln284_3" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 74 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_2 = and i1 %and_ln284_1, %and_ln284" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 75 'and' 'and_ln284_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %and_ln284_2, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:284]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (0.00ns)   --->   "%tmp = call fastcc { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } @dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.()"   --->   Operation 77 'call' 'tmp' <Predicate = (and_ln284_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.99>
ST_2 : Operation 78 [1/2] (7.99ns)   --->   "%tmp = call fastcc { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } @dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.()"   --->   Operation 78 'call' 'tmp' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 0"   --->   Operation 79 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 1"   --->   Operation 80 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 2"   --->   Operation 81 'extractvalue' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 3"   --->   Operation 82 'extractvalue' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 4"   --->   Operation 83 'extractvalue' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 5"   --->   Operation 84 'extractvalue' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 6"   --->   Operation 85 'extractvalue' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 7"   --->   Operation 86 'extractvalue' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 8"   --->   Operation 87 'extractvalue' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 9"   --->   Operation 88 'extractvalue' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_10_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 10"   --->   Operation 89 'extractvalue' 'tmp_data_10_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_11_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 11"   --->   Operation 90 'extractvalue' 'tmp_data_11_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_12_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 12"   --->   Operation 91 'extractvalue' 'tmp_data_12_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_13_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 13"   --->   Operation 92 'extractvalue' 'tmp_data_13_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_data_14_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 14"   --->   Operation 93 'extractvalue' 'tmp_data_14_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_data_15_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 15"   --->   Operation 94 'extractvalue' 'tmp_data_15_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_data_16_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 16"   --->   Operation 95 'extractvalue' 'tmp_data_16_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_data_17_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 17"   --->   Operation 96 'extractvalue' 'tmp_data_17_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_data_18_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 18"   --->   Operation 97 'extractvalue' 'tmp_data_18_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_data_19_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 19"   --->   Operation 98 'extractvalue' 'tmp_data_19_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_data_20_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 20"   --->   Operation 99 'extractvalue' 'tmp_data_20_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_data_21_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 21"   --->   Operation 100 'extractvalue' 'tmp_data_21_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_data_22_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 22"   --->   Operation 101 'extractvalue' 'tmp_data_22_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_data_23_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 23"   --->   Operation 102 'extractvalue' 'tmp_data_23_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_data_24_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 24"   --->   Operation 103 'extractvalue' 'tmp_data_24_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_data_25_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 25"   --->   Operation 104 'extractvalue' 'tmp_data_25_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_data_26_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 26"   --->   Operation 105 'extractvalue' 'tmp_data_26_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_data_27_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 27"   --->   Operation 106 'extractvalue' 'tmp_data_27_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_data_28_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 28"   --->   Operation 107 'extractvalue' 'tmp_data_28_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_data_29_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 29"   --->   Operation 108 'extractvalue' 'tmp_data_29_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_data_30_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 30"   --->   Operation 109 'extractvalue' 'tmp_data_30_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_data_31_V = extractvalue { i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25, i25 } %tmp, 31"   --->   Operation 110 'extractvalue' 'tmp_data_31_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.32>
ST_3 : Operation 111 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P(i25* %res_stream_V_data_0_V, i25* %res_stream_V_data_1_V, i25* %res_stream_V_data_2_V, i25* %res_stream_V_data_3_V, i25* %res_stream_V_data_4_V, i25* %res_stream_V_data_5_V, i25* %res_stream_V_data_6_V, i25* %res_stream_V_data_7_V, i25* %res_stream_V_data_8_V, i25* %res_stream_V_data_9_V, i25* %res_stream_V_data_10_V, i25* %res_stream_V_data_11_V, i25* %res_stream_V_data_12_V, i25* %res_stream_V_data_13_V, i25* %res_stream_V_data_14_V, i25* %res_stream_V_data_15_V, i25* %res_stream_V_data_16_V, i25* %res_stream_V_data_17_V, i25* %res_stream_V_data_18_V, i25* %res_stream_V_data_19_V, i25* %res_stream_V_data_20_V, i25* %res_stream_V_data_21_V, i25* %res_stream_V_data_22_V, i25* %res_stream_V_data_23_V, i25* %res_stream_V_data_24_V, i25* %res_stream_V_data_25_V, i25* %res_stream_V_data_26_V, i25* %res_stream_V_data_27_V, i25* %res_stream_V_data_28_V, i25* %res_stream_V_data_29_V, i25* %res_stream_V_data_30_V, i25* %res_stream_V_data_31_V, i25 %tmp_data_0_V, i25 %tmp_data_1_V, i25 %tmp_data_2_V, i25 %tmp_data_3_V, i25 %tmp_data_4_V, i25 %tmp_data_5_V, i25 %tmp_data_6_V, i25 %tmp_data_7_V, i25 %tmp_data_8_V, i25 %tmp_data_9_V, i25 %tmp_data_10_V, i25 %tmp_data_11_V, i25 %tmp_data_12_V, i25 %tmp_data_13_V, i25 %tmp_data_14_V, i25 %tmp_data_15_V, i25 %tmp_data_16_V, i25 %tmp_data_17_V, i25 %tmp_data_18_V, i25 %tmp_data_19_V, i25 %tmp_data_20_V, i25 %tmp_data_21_V, i25 %tmp_data_22_V, i25 %tmp_data_23_V, i25 %tmp_data_24_V, i25 %tmp_data_25_V, i25 %tmp_data_26_V, i25 %tmp_data_27_V, i25 %tmp_data_28_V, i25 %tmp_data_29_V, i25 %tmp_data_30_V, i25 %tmp_data_31_V)" [firmware/nnet_utils/nnet_conv_stream.h:299]   --->   Operation 111 'write' <Predicate = (and_ln284_2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:300]   --->   Operation 112 'br' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (2.47ns)   --->   "%icmp_ln303 = icmp eq i32 %pX_3_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 113 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:303]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.55ns)   --->   "%add_ln316 = add nsw i32 %pX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 115 'add' 'add_ln316' <Predicate = (!icmp_ln303)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.76ns)   --->   "store i32 %add_ln316, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 116 'store' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_3 : Operation 117 [1/1] (2.55ns)   --->   "%add_ln318 = add i32 %sX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 117 'add' 'add_ln318' <Predicate = (!icmp_ln303 & !icmp_ln284)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.69ns)   --->   "%select_ln318 = select i1 %icmp_ln284, i32 2, i32 %add_ln318" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 118 'select' 'select_ln318' <Predicate = (!icmp_ln303)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:305]   --->   Operation 119 'store' <Predicate = (icmp_ln303)> <Delay = 1.76>
ST_3 : Operation 120 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:306]   --->   Operation 120 'store' <Predicate = (icmp_ln303)> <Delay = 1.76>
ST_3 : Operation 121 [1/1] (2.47ns)   --->   "%icmp_ln307 = icmp eq i32 %pY_3_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 121 'icmp' 'icmp_ln307' <Predicate = (icmp_ln303)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln307, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:307]   --->   Operation 122 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln311 = add nsw i32 %pY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 123 'add' 'add_ln311' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (1.76ns)   --->   "store i32 %add_ln311, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:311]   --->   Operation 124 'store' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.76>
ST_3 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln313 = add i32 %sY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 125 'add' 'add_ln313' <Predicate = (icmp_ln303 & !icmp_ln307 & !icmp_ln284_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.69ns)   --->   "%select_ln313 = select i1 %icmp_ln284_1, i32 2, i32 %add_ln313" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 126 'select' 'select_ln313' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:308]   --->   Operation 127 'store' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.76>
ST_3 : Operation 128 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 128 'br' <Predicate = (icmp_ln303 & icmp_ln307)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 129 [1/1] (1.76ns)   --->   "store i32 %select_ln318, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 129 'store' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 130 'br' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 131 'br' <Predicate = (icmp_ln303 & !icmp_ln307)> <Delay = 1.76>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln313, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 132 'phi' 'storemerge' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 133 'store' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 134 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 135 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_16_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_17_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_18_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_19_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_22_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_25_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_26_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_27_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_28_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_29_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_30_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_31_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_1333]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2334]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1332_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3335]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
in_elem_data_V_read_2   (read         ) [ 00000]
kernel_data_V_1333_load (load         ) [ 00000]
kernel_data_V_2334_load (load         ) [ 00000]
kernel_data_V_4_load    (load         ) [ 00000]
kernel_data_V_5_load    (load         ) [ 00000]
kernel_data_V_7_load    (load         ) [ 00000]
kernel_data_V_8_load    (load         ) [ 00000]
call_ret                (call         ) [ 00000]
kernel_data_V_6_ret     (extractvalue ) [ 00000]
kernel_data_V_3335_ret  (extractvalue ) [ 00000]
kernel_data_V_0_ret     (extractvalue ) [ 00000]
kernel_data_V_1333_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_2334_ret  (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_4_ret     (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_5_ret     (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_7_ret     (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
kernel_data_V_8_ret     (extractvalue ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
store_ln281             (store        ) [ 00000]
sX_3_load               (load         ) [ 00110]
icmp_ln284              (icmp         ) [ 00110]
sY_3_load               (load         ) [ 00110]
icmp_ln284_1            (icmp         ) [ 00110]
pY_3_load               (load         ) [ 00110]
tmp_431                 (partselect   ) [ 00000]
icmp_ln284_2            (icmp         ) [ 00000]
pX_3_load               (load         ) [ 00110]
tmp_432                 (partselect   ) [ 00000]
icmp_ln284_3            (icmp         ) [ 00000]
and_ln284               (and          ) [ 00000]
and_ln284_1             (and          ) [ 00000]
and_ln284_2             (and          ) [ 01110]
br_ln284                (br           ) [ 00000]
tmp                     (call         ) [ 00000]
tmp_data_0_V            (extractvalue ) [ 00010]
tmp_data_1_V            (extractvalue ) [ 00010]
tmp_data_2_V            (extractvalue ) [ 00010]
tmp_data_3_V            (extractvalue ) [ 00010]
tmp_data_4_V            (extractvalue ) [ 00010]
tmp_data_5_V            (extractvalue ) [ 00010]
tmp_data_6_V            (extractvalue ) [ 00010]
tmp_data_7_V            (extractvalue ) [ 00010]
tmp_data_8_V            (extractvalue ) [ 00010]
tmp_data_9_V            (extractvalue ) [ 00010]
tmp_data_10_V           (extractvalue ) [ 00010]
tmp_data_11_V           (extractvalue ) [ 00010]
tmp_data_12_V           (extractvalue ) [ 00010]
tmp_data_13_V           (extractvalue ) [ 00010]
tmp_data_14_V           (extractvalue ) [ 00010]
tmp_data_15_V           (extractvalue ) [ 00010]
tmp_data_16_V           (extractvalue ) [ 00010]
tmp_data_17_V           (extractvalue ) [ 00010]
tmp_data_18_V           (extractvalue ) [ 00010]
tmp_data_19_V           (extractvalue ) [ 00010]
tmp_data_20_V           (extractvalue ) [ 00010]
tmp_data_21_V           (extractvalue ) [ 00010]
tmp_data_22_V           (extractvalue ) [ 00010]
tmp_data_23_V           (extractvalue ) [ 00010]
tmp_data_24_V           (extractvalue ) [ 00010]
tmp_data_25_V           (extractvalue ) [ 00010]
tmp_data_26_V           (extractvalue ) [ 00010]
tmp_data_27_V           (extractvalue ) [ 00010]
tmp_data_28_V           (extractvalue ) [ 00010]
tmp_data_29_V           (extractvalue ) [ 00010]
tmp_data_30_V           (extractvalue ) [ 00010]
tmp_data_31_V           (extractvalue ) [ 00010]
write_ln299             (write        ) [ 00000]
br_ln300                (br           ) [ 00000]
icmp_ln303              (icmp         ) [ 00011]
br_ln303                (br           ) [ 00000]
add_ln316               (add          ) [ 00000]
store_ln316             (store        ) [ 00000]
add_ln318               (add          ) [ 00000]
select_ln318            (select       ) [ 00001]
store_ln305             (store        ) [ 00000]
store_ln306             (store        ) [ 00000]
icmp_ln307              (icmp         ) [ 00011]
br_ln307                (br           ) [ 00000]
add_ln311               (add          ) [ 00000]
store_ln311             (store        ) [ 00000]
add_ln313               (add          ) [ 00000]
select_ln313            (select       ) [ 00011]
store_ln308             (store        ) [ 00000]
br_ln310                (br           ) [ 00011]
store_ln318             (store        ) [ 00000]
br_ln0                  (br           ) [ 00000]
br_ln0                  (br           ) [ 00000]
storemerge              (phi          ) [ 00001]
store_ln309             (store        ) [ 00000]
br_ln315                (br           ) [ 00000]
ret_ln320               (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_stream_V_data_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_stream_V_data_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_stream_V_data_8_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_stream_V_data_9_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_stream_V_data_10_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_stream_V_data_11_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_stream_V_data_12_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_stream_V_data_13_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_stream_V_data_14_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_stream_V_data_15_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_stream_V_data_16_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_16_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_stream_V_data_17_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_17_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_stream_V_data_18_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_18_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_stream_V_data_19_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_19_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res_stream_V_data_20_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_20_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="res_stream_V_data_21_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_21_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="res_stream_V_data_22_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_22_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="res_stream_V_data_23_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_23_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="res_stream_V_data_24_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_24_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="res_stream_V_data_25_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_25_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="res_stream_V_data_26_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_26_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="res_stream_V_data_27_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_27_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="res_stream_V_data_28_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_28_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="res_stream_V_data_29_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_29_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="res_stream_V_data_30_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_30_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="res_stream_V_data_31_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_31_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_1333">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1333"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_2334">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2334"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_4">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_5">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_7">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="line_buffer_Array_V_1332_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1332_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_3335">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3335"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_6">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="sX_3">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="sY_3">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="pY_3">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="pX_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="outidx6">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="w2_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0."/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P.i25P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="in_elem_data_V_read_2_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_V_read_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln299_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="25" slack="0"/>
<pin id="139" dir="0" index="2" bw="25" slack="0"/>
<pin id="140" dir="0" index="3" bw="25" slack="0"/>
<pin id="141" dir="0" index="4" bw="25" slack="0"/>
<pin id="142" dir="0" index="5" bw="25" slack="0"/>
<pin id="143" dir="0" index="6" bw="25" slack="0"/>
<pin id="144" dir="0" index="7" bw="25" slack="0"/>
<pin id="145" dir="0" index="8" bw="25" slack="0"/>
<pin id="146" dir="0" index="9" bw="25" slack="0"/>
<pin id="147" dir="0" index="10" bw="25" slack="0"/>
<pin id="148" dir="0" index="11" bw="25" slack="0"/>
<pin id="149" dir="0" index="12" bw="25" slack="0"/>
<pin id="150" dir="0" index="13" bw="25" slack="0"/>
<pin id="151" dir="0" index="14" bw="25" slack="0"/>
<pin id="152" dir="0" index="15" bw="25" slack="0"/>
<pin id="153" dir="0" index="16" bw="25" slack="0"/>
<pin id="154" dir="0" index="17" bw="25" slack="0"/>
<pin id="155" dir="0" index="18" bw="25" slack="0"/>
<pin id="156" dir="0" index="19" bw="25" slack="0"/>
<pin id="157" dir="0" index="20" bw="25" slack="0"/>
<pin id="158" dir="0" index="21" bw="25" slack="0"/>
<pin id="159" dir="0" index="22" bw="25" slack="0"/>
<pin id="160" dir="0" index="23" bw="25" slack="0"/>
<pin id="161" dir="0" index="24" bw="25" slack="0"/>
<pin id="162" dir="0" index="25" bw="25" slack="0"/>
<pin id="163" dir="0" index="26" bw="25" slack="0"/>
<pin id="164" dir="0" index="27" bw="25" slack="0"/>
<pin id="165" dir="0" index="28" bw="25" slack="0"/>
<pin id="166" dir="0" index="29" bw="25" slack="0"/>
<pin id="167" dir="0" index="30" bw="25" slack="0"/>
<pin id="168" dir="0" index="31" bw="25" slack="0"/>
<pin id="169" dir="0" index="32" bw="25" slack="0"/>
<pin id="170" dir="0" index="33" bw="25" slack="1"/>
<pin id="171" dir="0" index="34" bw="25" slack="1"/>
<pin id="172" dir="0" index="35" bw="25" slack="1"/>
<pin id="173" dir="0" index="36" bw="25" slack="1"/>
<pin id="174" dir="0" index="37" bw="25" slack="1"/>
<pin id="175" dir="0" index="38" bw="25" slack="1"/>
<pin id="176" dir="0" index="39" bw="25" slack="1"/>
<pin id="177" dir="0" index="40" bw="25" slack="1"/>
<pin id="178" dir="0" index="41" bw="25" slack="1"/>
<pin id="179" dir="0" index="42" bw="25" slack="1"/>
<pin id="180" dir="0" index="43" bw="25" slack="1"/>
<pin id="181" dir="0" index="44" bw="25" slack="1"/>
<pin id="182" dir="0" index="45" bw="25" slack="1"/>
<pin id="183" dir="0" index="46" bw="25" slack="1"/>
<pin id="184" dir="0" index="47" bw="25" slack="1"/>
<pin id="185" dir="0" index="48" bw="25" slack="1"/>
<pin id="186" dir="0" index="49" bw="25" slack="1"/>
<pin id="187" dir="0" index="50" bw="25" slack="1"/>
<pin id="188" dir="0" index="51" bw="25" slack="1"/>
<pin id="189" dir="0" index="52" bw="25" slack="1"/>
<pin id="190" dir="0" index="53" bw="25" slack="1"/>
<pin id="191" dir="0" index="54" bw="25" slack="1"/>
<pin id="192" dir="0" index="55" bw="25" slack="1"/>
<pin id="193" dir="0" index="56" bw="25" slack="1"/>
<pin id="194" dir="0" index="57" bw="25" slack="1"/>
<pin id="195" dir="0" index="58" bw="25" slack="1"/>
<pin id="196" dir="0" index="59" bw="25" slack="1"/>
<pin id="197" dir="0" index="60" bw="25" slack="1"/>
<pin id="198" dir="0" index="61" bw="25" slack="1"/>
<pin id="199" dir="0" index="62" bw="25" slack="1"/>
<pin id="200" dir="0" index="63" bw="25" slack="1"/>
<pin id="201" dir="0" index="64" bw="25" slack="1"/>
<pin id="202" dir="1" index="65" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln299/3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="storemerge_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="storemerge_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="800" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="0"/>
<pin id="250" dir="0" index="2" bw="16" slack="0"/>
<pin id="251" dir="0" index="3" bw="16" slack="0"/>
<pin id="252" dir="0" index="4" bw="16" slack="0"/>
<pin id="253" dir="0" index="5" bw="16" slack="0"/>
<pin id="254" dir="0" index="6" bw="16" slack="0"/>
<pin id="255" dir="0" index="7" bw="16" slack="0"/>
<pin id="256" dir="0" index="8" bw="16" slack="0"/>
<pin id="257" dir="0" index="9" bw="16" slack="0"/>
<pin id="258" dir="0" index="10" bw="16" slack="0"/>
<pin id="259" dir="0" index="11" bw="16" slack="0"/>
<pin id="260" dir="1" index="12" bw="800" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="144" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="0" index="2" bw="16" slack="0"/>
<pin id="277" dir="0" index="3" bw="16" slack="0"/>
<pin id="278" dir="0" index="4" bw="16" slack="0"/>
<pin id="279" dir="0" index="5" bw="16" slack="0"/>
<pin id="280" dir="0" index="6" bw="16" slack="0"/>
<pin id="281" dir="0" index="7" bw="16" slack="0"/>
<pin id="282" dir="0" index="8" bw="16" slack="0"/>
<pin id="283" dir="0" index="9" bw="16" slack="0"/>
<pin id="284" dir="1" index="10" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="kernel_data_V_1333_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1333_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="kernel_data_V_2334_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2334_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="kernel_data_V_4_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_load/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="kernel_data_V_5_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_5_load/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="kernel_data_V_7_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="kernel_data_V_8_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_8_load/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="kernel_data_V_6_ret_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="144" slack="0"/>
<pin id="321" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_6_ret/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="kernel_data_V_3335_ret_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="144" slack="0"/>
<pin id="325" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_3335_ret/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="kernel_data_V_0_ret_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="144" slack="0"/>
<pin id="329" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_0_ret/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="kernel_data_V_1333_ret_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="144" slack="0"/>
<pin id="333" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1333_ret/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln281_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="16" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="kernel_data_V_2334_ret_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="144" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2334_ret/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln281_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="kernel_data_V_4_ret_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="144" slack="0"/>
<pin id="353" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_4_ret/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln281_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="kernel_data_V_5_ret_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="144" slack="0"/>
<pin id="363" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_5_ret/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln281_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="kernel_data_V_7_ret_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="144" slack="0"/>
<pin id="373" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_7_ret/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln281_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="kernel_data_V_8_ret_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="144" slack="0"/>
<pin id="383" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_8_ret/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln281_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln281_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln281_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln281_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sX_3_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_3_load/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln284_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sY_3_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_3_load/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln284_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_1/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="pY_3_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_3_load/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_431_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="31" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="0" index="3" bw="6" slack="0"/>
<pin id="438" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_431/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln284_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="31" slack="0"/>
<pin id="445" dir="0" index="1" bw="31" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_2/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="pX_3_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_3_load/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_432_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="31" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="0" index="3" bw="6" slack="0"/>
<pin id="458" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_432/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln284_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="31" slack="0"/>
<pin id="465" dir="0" index="1" bw="31" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_3/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln284_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="and_ln284_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_1/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="and_ln284_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_2/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_data_0_V_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="800" slack="0"/>
<pin id="489" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_data_1_V_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="800" slack="0"/>
<pin id="493" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_data_2_V_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="800" slack="0"/>
<pin id="497" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_data_3_V_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="800" slack="0"/>
<pin id="501" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_data_4_V_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="800" slack="0"/>
<pin id="505" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_data_5_V_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="800" slack="0"/>
<pin id="509" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_data_6_V_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="800" slack="0"/>
<pin id="513" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_data_7_V_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="800" slack="0"/>
<pin id="517" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_data_8_V_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="800" slack="0"/>
<pin id="521" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_data_9_V_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="800" slack="0"/>
<pin id="525" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_data_10_V_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="800" slack="0"/>
<pin id="529" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_10_V/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_data_11_V_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="800" slack="0"/>
<pin id="533" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_11_V/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_data_12_V_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="800" slack="0"/>
<pin id="537" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_12_V/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_data_13_V_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="800" slack="0"/>
<pin id="541" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_13_V/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_data_14_V_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="800" slack="0"/>
<pin id="545" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_14_V/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_data_15_V_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="800" slack="0"/>
<pin id="549" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_15_V/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_data_16_V_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="800" slack="0"/>
<pin id="553" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_16_V/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_data_17_V_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="800" slack="0"/>
<pin id="557" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_17_V/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_data_18_V_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="800" slack="0"/>
<pin id="561" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_18_V/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_data_19_V_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="800" slack="0"/>
<pin id="565" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_19_V/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_data_20_V_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="800" slack="0"/>
<pin id="569" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_20_V/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_data_21_V_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="800" slack="0"/>
<pin id="573" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_21_V/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_data_22_V_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="800" slack="0"/>
<pin id="577" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_22_V/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_data_23_V_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="800" slack="0"/>
<pin id="581" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_23_V/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_data_24_V_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="800" slack="0"/>
<pin id="585" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_24_V/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_data_25_V_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="800" slack="0"/>
<pin id="589" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_25_V/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_data_26_V_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="800" slack="0"/>
<pin id="593" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_26_V/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_data_27_V_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="800" slack="0"/>
<pin id="597" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_27_V/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_data_28_V_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="800" slack="0"/>
<pin id="601" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_28_V/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_data_29_V_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="800" slack="0"/>
<pin id="605" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_29_V/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_data_30_V_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="800" slack="0"/>
<pin id="609" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_30_V/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_data_31_V_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="800" slack="0"/>
<pin id="613" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_31_V/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln303_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="2"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln316_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="2"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln316/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln316_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln318_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln318_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="2"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="32" slack="0"/>
<pin id="640" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln318/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln305_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="store_ln306_store_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln307_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="2"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln307/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln311_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="2"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln311/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln311_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln313_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="2"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln313_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="2"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="0" index="2" bw="32" slack="0"/>
<pin id="680" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln313/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="store_ln308_store_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="store_ln318_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="store_ln309_store_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/4 "/>
</bind>
</comp>

<comp id="700" class="1005" name="sX_3_load_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="2"/>
<pin id="702" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sX_3_load "/>
</bind>
</comp>

<comp id="705" class="1005" name="icmp_ln284_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="2"/>
<pin id="707" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="710" class="1005" name="sY_3_load_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="2"/>
<pin id="712" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sY_3_load "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln284_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="2"/>
<pin id="717" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln284_1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="pY_3_load_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="2"/>
<pin id="722" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pY_3_load "/>
</bind>
</comp>

<comp id="726" class="1005" name="pX_3_load_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="2"/>
<pin id="728" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pX_3_load "/>
</bind>
</comp>

<comp id="732" class="1005" name="and_ln284_2_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="2"/>
<pin id="734" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_data_0_V_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="25" slack="1"/>
<pin id="738" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="741" class="1005" name="tmp_data_1_V_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="25" slack="1"/>
<pin id="743" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_data_2_V_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="25" slack="1"/>
<pin id="748" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_data_3_V_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="25" slack="1"/>
<pin id="753" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_data_4_V_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="25" slack="1"/>
<pin id="758" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_data_5_V_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="25" slack="1"/>
<pin id="763" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp_data_6_V_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="25" slack="1"/>
<pin id="768" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp_data_7_V_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="25" slack="1"/>
<pin id="773" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

<comp id="776" class="1005" name="tmp_data_8_V_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="25" slack="1"/>
<pin id="778" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_8_V "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp_data_9_V_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="25" slack="1"/>
<pin id="783" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_9_V "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_data_10_V_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="25" slack="1"/>
<pin id="788" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_10_V "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_data_11_V_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="25" slack="1"/>
<pin id="793" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_11_V "/>
</bind>
</comp>

<comp id="796" class="1005" name="tmp_data_12_V_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="25" slack="1"/>
<pin id="798" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_12_V "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_data_13_V_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="25" slack="1"/>
<pin id="803" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_13_V "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_data_14_V_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="25" slack="1"/>
<pin id="808" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_14_V "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_data_15_V_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="25" slack="1"/>
<pin id="813" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_15_V "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_data_16_V_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="25" slack="1"/>
<pin id="818" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_16_V "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_data_17_V_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="25" slack="1"/>
<pin id="823" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_17_V "/>
</bind>
</comp>

<comp id="826" class="1005" name="tmp_data_18_V_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="25" slack="1"/>
<pin id="828" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_18_V "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_data_19_V_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="25" slack="1"/>
<pin id="833" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_19_V "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_data_20_V_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="25" slack="1"/>
<pin id="838" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_20_V "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_data_21_V_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="25" slack="1"/>
<pin id="843" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_21_V "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_data_22_V_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="25" slack="1"/>
<pin id="848" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_22_V "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_data_23_V_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="25" slack="1"/>
<pin id="853" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_23_V "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_data_24_V_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="25" slack="1"/>
<pin id="858" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_24_V "/>
</bind>
</comp>

<comp id="861" class="1005" name="tmp_data_25_V_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="25" slack="1"/>
<pin id="863" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_25_V "/>
</bind>
</comp>

<comp id="866" class="1005" name="tmp_data_26_V_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="25" slack="1"/>
<pin id="868" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_26_V "/>
</bind>
</comp>

<comp id="871" class="1005" name="tmp_data_27_V_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="25" slack="1"/>
<pin id="873" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_27_V "/>
</bind>
</comp>

<comp id="876" class="1005" name="tmp_data_28_V_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="25" slack="1"/>
<pin id="878" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_28_V "/>
</bind>
</comp>

<comp id="881" class="1005" name="tmp_data_29_V_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="25" slack="1"/>
<pin id="883" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_29_V "/>
</bind>
</comp>

<comp id="886" class="1005" name="tmp_data_30_V_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="25" slack="1"/>
<pin id="888" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_30_V "/>
</bind>
</comp>

<comp id="891" class="1005" name="tmp_data_31_V_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="25" slack="1"/>
<pin id="893" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_31_V "/>
</bind>
</comp>

<comp id="896" class="1005" name="icmp_ln303_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="1"/>
<pin id="898" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln303 "/>
</bind>
</comp>

<comp id="900" class="1005" name="select_ln318_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln318 "/>
</bind>
</comp>

<comp id="905" class="1005" name="icmp_ln307_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="1"/>
<pin id="907" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln307 "/>
</bind>
</comp>

<comp id="909" class="1005" name="select_ln313_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="1"/>
<pin id="911" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln313 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="112" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="203"><net_src comp="126" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="136" pin=8"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="136" pin=9"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="136" pin=10"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="136" pin=11"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="136" pin=12"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="136" pin=13"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="136" pin=14"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="136" pin=15"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="136" pin=16"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="136" pin=17"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="136" pin=18"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="136" pin=19"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="136" pin=20"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="136" pin=21"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="136" pin=22"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="136" pin=23"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="136" pin=24"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="136" pin=25"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="136" pin=26"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="136" pin=27"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="136" pin=28"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="136" pin=29"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="136" pin=30"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="136" pin=31"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="136" pin=32"/></net>

<net id="239"><net_src comp="104" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="261"><net_src comp="124" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="96" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="263"><net_src comp="76" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="264"><net_src comp="82" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="247" pin=4"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="247" pin=5"/></net>

<net id="267"><net_src comp="84" pin="0"/><net_sink comp="247" pin=6"/></net>

<net id="268"><net_src comp="70" pin="0"/><net_sink comp="247" pin=7"/></net>

<net id="269"><net_src comp="72" pin="0"/><net_sink comp="247" pin=8"/></net>

<net id="270"><net_src comp="86" pin="0"/><net_sink comp="247" pin=9"/></net>

<net id="271"><net_src comp="74" pin="0"/><net_sink comp="247" pin=10"/></net>

<net id="272"><net_src comp="98" pin="0"/><net_sink comp="247" pin=11"/></net>

<net id="285"><net_src comp="114" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="286"><net_src comp="130" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="287"><net_src comp="78" pin="0"/><net_sink comp="273" pin=8"/></net>

<net id="288"><net_src comp="80" pin="0"/><net_sink comp="273" pin=9"/></net>

<net id="292"><net_src comp="66" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="273" pin=3"/></net>

<net id="302"><net_src comp="70" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="273" pin=4"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="273" pin=5"/></net>

<net id="312"><net_src comp="74" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="273" pin=6"/></net>

<net id="317"><net_src comp="76" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="273" pin=7"/></net>

<net id="322"><net_src comp="273" pin="10"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="273" pin="10"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="273" pin="10"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="273" pin="10"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="273" pin="10"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="273" pin="10"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="273" pin="10"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="72" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="273" pin="10"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="74" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="273" pin="10"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="76" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="327" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="323" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="84" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="319" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="86" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="88" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="108" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="90" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="108" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="92" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="116" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="118" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="120" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="447"><net_src comp="433" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="122" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="94" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="116" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="118" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="120" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="467"><net_src comp="453" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="122" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="413" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="423" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="443" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="463" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="469" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="247" pin="12"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="247" pin="12"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="247" pin="12"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="247" pin="12"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="247" pin="12"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="247" pin="12"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="247" pin="12"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="247" pin="12"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="247" pin="12"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="247" pin="12"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="247" pin="12"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="247" pin="12"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="247" pin="12"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="247" pin="12"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="247" pin="12"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="247" pin="12"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="247" pin="12"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="247" pin="12"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="247" pin="12"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="247" pin="12"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="247" pin="12"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="247" pin="12"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="247" pin="12"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="247" pin="12"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="247" pin="12"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="247" pin="12"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="247" pin="12"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="247" pin="12"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="247" pin="12"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="247" pin="12"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="247" pin="12"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="247" pin="12"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="128" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="118" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="94" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="118" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="108" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="642"><net_src comp="631" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="104" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="94" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="104" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="88" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="128" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="118" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="660" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="92" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="118" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="108" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="682"><net_src comp="671" pin="2"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="104" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="92" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="88" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="240" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="90" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="409" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="708"><net_src comp="413" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="713"><net_src comp="419" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="718"><net_src comp="423" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="723"><net_src comp="429" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="729"><net_src comp="449" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="735"><net_src comp="481" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="487" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="136" pin=33"/></net>

<net id="744"><net_src comp="491" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="136" pin=34"/></net>

<net id="749"><net_src comp="495" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="136" pin=35"/></net>

<net id="754"><net_src comp="499" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="136" pin=36"/></net>

<net id="759"><net_src comp="503" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="136" pin=37"/></net>

<net id="764"><net_src comp="507" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="136" pin=38"/></net>

<net id="769"><net_src comp="511" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="136" pin=39"/></net>

<net id="774"><net_src comp="515" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="136" pin=40"/></net>

<net id="779"><net_src comp="519" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="136" pin=41"/></net>

<net id="784"><net_src comp="523" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="136" pin=42"/></net>

<net id="789"><net_src comp="527" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="136" pin=43"/></net>

<net id="794"><net_src comp="531" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="136" pin=44"/></net>

<net id="799"><net_src comp="535" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="136" pin=45"/></net>

<net id="804"><net_src comp="539" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="136" pin=46"/></net>

<net id="809"><net_src comp="543" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="136" pin=47"/></net>

<net id="814"><net_src comp="547" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="136" pin=48"/></net>

<net id="819"><net_src comp="551" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="136" pin=49"/></net>

<net id="824"><net_src comp="555" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="136" pin=50"/></net>

<net id="829"><net_src comp="559" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="136" pin=51"/></net>

<net id="834"><net_src comp="563" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="136" pin=52"/></net>

<net id="839"><net_src comp="567" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="136" pin=53"/></net>

<net id="844"><net_src comp="571" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="136" pin=54"/></net>

<net id="849"><net_src comp="575" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="136" pin=55"/></net>

<net id="854"><net_src comp="579" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="136" pin=56"/></net>

<net id="859"><net_src comp="583" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="136" pin=57"/></net>

<net id="864"><net_src comp="587" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="136" pin=58"/></net>

<net id="869"><net_src comp="591" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="136" pin=59"/></net>

<net id="874"><net_src comp="595" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="136" pin=60"/></net>

<net id="879"><net_src comp="599" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="136" pin=61"/></net>

<net id="884"><net_src comp="603" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="136" pin=62"/></net>

<net id="889"><net_src comp="607" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="136" pin=63"/></net>

<net id="894"><net_src comp="611" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="136" pin=64"/></net>

<net id="899"><net_src comp="615" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="636" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="908"><net_src comp="655" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="676" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="240" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {3 }
	Port: res_stream_V_data_1_V | {3 }
	Port: res_stream_V_data_2_V | {3 }
	Port: res_stream_V_data_3_V | {3 }
	Port: res_stream_V_data_4_V | {3 }
	Port: res_stream_V_data_5_V | {3 }
	Port: res_stream_V_data_6_V | {3 }
	Port: res_stream_V_data_7_V | {3 }
	Port: res_stream_V_data_8_V | {3 }
	Port: res_stream_V_data_9_V | {3 }
	Port: res_stream_V_data_10_V | {3 }
	Port: res_stream_V_data_11_V | {3 }
	Port: res_stream_V_data_12_V | {3 }
	Port: res_stream_V_data_13_V | {3 }
	Port: res_stream_V_data_14_V | {3 }
	Port: res_stream_V_data_15_V | {3 }
	Port: res_stream_V_data_16_V | {3 }
	Port: res_stream_V_data_17_V | {3 }
	Port: res_stream_V_data_18_V | {3 }
	Port: res_stream_V_data_19_V | {3 }
	Port: res_stream_V_data_20_V | {3 }
	Port: res_stream_V_data_21_V | {3 }
	Port: res_stream_V_data_22_V | {3 }
	Port: res_stream_V_data_23_V | {3 }
	Port: res_stream_V_data_24_V | {3 }
	Port: res_stream_V_data_25_V | {3 }
	Port: res_stream_V_data_26_V | {3 }
	Port: res_stream_V_data_27_V | {3 }
	Port: res_stream_V_data_28_V | {3 }
	Port: res_stream_V_data_29_V | {3 }
	Port: res_stream_V_data_30_V | {3 }
	Port: res_stream_V_data_31_V | {3 }
	Port: kernel_data_V_1333 | {1 }
	Port: kernel_data_V_2334 | {1 }
	Port: kernel_data_V_4 | {1 }
	Port: kernel_data_V_5 | {1 }
	Port: kernel_data_V_7 | {1 }
	Port: kernel_data_V_8 | {1 }
	Port: line_buffer_Array_V_0_0 | {1 }
	Port: line_buffer_Array_V_1332_0 | {1 }
	Port: kernel_data_V_0 | {1 }
	Port: kernel_data_V_3335 | {1 }
	Port: kernel_data_V_6 | {1 }
	Port: sX_3 | {3 4 }
	Port: sY_3 | {4 }
	Port: pY_3 | {3 }
	Port: pX_3 | {3 }
	Port: outidx6 | {}
	Port: w2_V | {}
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : in_elem_data_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_0_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_1_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_2_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_3_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_4_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_5_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_6_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_7_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_8_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_9_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_10_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_11_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_12_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_13_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_14_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_15_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_16_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_17_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_18_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_19_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_20_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_21_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_22_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_23_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_24_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_25_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_26_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_27_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_28_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_29_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_30_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : res_stream_V_data_31_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : kernel_data_V_1333 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : kernel_data_V_2334 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : kernel_data_V_4 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : kernel_data_V_5 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : kernel_data_V_7 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : kernel_data_V_8 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : line_buffer_Array_V_0_0 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : line_buffer_Array_V_1332_0 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : kernel_data_V_0 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : kernel_data_V_3335 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : kernel_data_V_6 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : sX_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : sY_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : pY_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : pX_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : outidx6 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<25,12,5,3,0>,32u>,config2> : w2_V | {1 2 }
  - Chain level:
	State 1
		call_ret : 1
		kernel_data_V_6_ret : 2
		kernel_data_V_3335_ret : 2
		kernel_data_V_0_ret : 2
		kernel_data_V_1333_ret : 2
		store_ln281 : 3
		kernel_data_V_2334_ret : 2
		store_ln281 : 3
		kernel_data_V_4_ret : 2
		store_ln281 : 3
		kernel_data_V_5_ret : 2
		store_ln281 : 3
		kernel_data_V_7_ret : 2
		store_ln281 : 3
		kernel_data_V_8_ret : 2
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		store_ln281 : 3
		icmp_ln284 : 1
		icmp_ln284_1 : 1
		tmp_431 : 1
		icmp_ln284_2 : 2
		tmp_432 : 1
		icmp_ln284_3 : 2
		and_ln284 : 2
		and_ln284_1 : 3
		and_ln284_2 : 3
		br_ln284 : 3
	State 2
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
		tmp_data_8_V : 1
		tmp_data_9_V : 1
		tmp_data_10_V : 1
		tmp_data_11_V : 1
		tmp_data_12_V : 1
		tmp_data_13_V : 1
		tmp_data_14_V : 1
		tmp_data_15_V : 1
		tmp_data_16_V : 1
		tmp_data_17_V : 1
		tmp_data_18_V : 1
		tmp_data_19_V : 1
		tmp_data_20_V : 1
		tmp_data_21_V : 1
		tmp_data_22_V : 1
		tmp_data_23_V : 1
		tmp_data_24_V : 1
		tmp_data_25_V : 1
		tmp_data_26_V : 1
		tmp_data_27_V : 1
		tmp_data_28_V : 1
		tmp_data_29_V : 1
		tmp_data_30_V : 1
		tmp_data_31_V : 1
	State 3
		br_ln303 : 1
		store_ln316 : 1
		select_ln318 : 1
		br_ln307 : 1
		store_ln311 : 1
		select_ln313 : 1
	State 4
		storemerge : 1
		store_ln309 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                        Functional Unit                                       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247 |    4    |  17.69  |   1817  |   639   |
|          |           call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       add_ln316_fu_620                                       |    0    |    0    |    0    |    39   |
|    add   |                                       add_ln318_fu_631                                       |    0    |    0    |    0    |    39   |
|          |                                       add_ln311_fu_660                                       |    0    |    0    |    0    |    39   |
|          |                                       add_ln313_fu_671                                       |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       icmp_ln284_fu_413                                      |    0    |    0    |    0    |    18   |
|          |                                      icmp_ln284_1_fu_423                                     |    0    |    0    |    0    |    18   |
|   icmp   |                                      icmp_ln284_2_fu_443                                     |    0    |    0    |    0    |    18   |
|          |                                      icmp_ln284_3_fu_463                                     |    0    |    0    |    0    |    18   |
|          |                                       icmp_ln303_fu_615                                      |    0    |    0    |    0    |    18   |
|          |                                       icmp_ln307_fu_655                                      |    0    |    0    |    0    |    18   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                      select_ln318_fu_636                                     |    0    |    0    |    0    |    32   |
|          |                                      select_ln313_fu_676                                     |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       and_ln284_fu_469                                       |    0    |    0    |    0    |    2    |
|    and   |                                      and_ln284_1_fu_475                                      |    0    |    0    |    0    |    2    |
|          |                                      and_ln284_2_fu_481                                      |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                               in_elem_data_V_read_2_read_fu_130                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                                   write_ln299_write_fu_136                                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  kernel_data_V_6_ret_fu_319                                  |    0    |    0    |    0    |    0    |
|          |                                 kernel_data_V_3335_ret_fu_323                                |    0    |    0    |    0    |    0    |
|          |                                  kernel_data_V_0_ret_fu_327                                  |    0    |    0    |    0    |    0    |
|          |                                 kernel_data_V_1333_ret_fu_331                                |    0    |    0    |    0    |    0    |
|          |                                 kernel_data_V_2334_ret_fu_341                                |    0    |    0    |    0    |    0    |
|          |                                  kernel_data_V_4_ret_fu_351                                  |    0    |    0    |    0    |    0    |
|          |                                  kernel_data_V_5_ret_fu_361                                  |    0    |    0    |    0    |    0    |
|          |                                  kernel_data_V_7_ret_fu_371                                  |    0    |    0    |    0    |    0    |
|          |                                  kernel_data_V_8_ret_fu_381                                  |    0    |    0    |    0    |    0    |
|          |                                      tmp_data_0_V_fu_487                                     |    0    |    0    |    0    |    0    |
|          |                                      tmp_data_1_V_fu_491                                     |    0    |    0    |    0    |    0    |
|          |                                      tmp_data_2_V_fu_495                                     |    0    |    0    |    0    |    0    |
|          |                                      tmp_data_3_V_fu_499                                     |    0    |    0    |    0    |    0    |
|          |                                      tmp_data_4_V_fu_503                                     |    0    |    0    |    0    |    0    |
|          |                                      tmp_data_5_V_fu_507                                     |    0    |    0    |    0    |    0    |
|          |                                      tmp_data_6_V_fu_511                                     |    0    |    0    |    0    |    0    |
|          |                                      tmp_data_7_V_fu_515                                     |    0    |    0    |    0    |    0    |
|          |                                      tmp_data_8_V_fu_519                                     |    0    |    0    |    0    |    0    |
|          |                                      tmp_data_9_V_fu_523                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_10_V_fu_527                                     |    0    |    0    |    0    |    0    |
|extractvalue|                                     tmp_data_11_V_fu_531                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_12_V_fu_535                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_13_V_fu_539                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_14_V_fu_543                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_15_V_fu_547                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_16_V_fu_551                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_17_V_fu_555                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_18_V_fu_559                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_19_V_fu_563                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_20_V_fu_567                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_21_V_fu_571                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_22_V_fu_575                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_23_V_fu_579                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_24_V_fu_583                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_25_V_fu_587                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_26_V_fu_591                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_27_V_fu_595                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_28_V_fu_599                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_29_V_fu_603                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_30_V_fu_607                                     |    0    |    0    |    0    |    0    |
|          |                                     tmp_data_31_V_fu_611                                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                        tmp_431_fu_433                                        |    0    |    0    |    0    |    0    |
|          |                                        tmp_432_fu_453                                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                              |    4    |  17.69  |   1817  |   973   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| and_ln284_2_reg_732 |    1   |
| icmp_ln284_1_reg_715|    1   |
|  icmp_ln284_reg_705 |    1   |
|  icmp_ln303_reg_896 |    1   |
|  icmp_ln307_reg_905 |    1   |
|  pX_3_load_reg_726  |   32   |
|  pY_3_load_reg_720  |   32   |
|  sX_3_load_reg_700  |   32   |
|  sY_3_load_reg_710  |   32   |
| select_ln313_reg_909|   32   |
| select_ln318_reg_900|   32   |
|  storemerge_reg_236 |   32   |
| tmp_data_0_V_reg_736|   25   |
|tmp_data_10_V_reg_786|   25   |
|tmp_data_11_V_reg_791|   25   |
|tmp_data_12_V_reg_796|   25   |
|tmp_data_13_V_reg_801|   25   |
|tmp_data_14_V_reg_806|   25   |
|tmp_data_15_V_reg_811|   25   |
|tmp_data_16_V_reg_816|   25   |
|tmp_data_17_V_reg_821|   25   |
|tmp_data_18_V_reg_826|   25   |
|tmp_data_19_V_reg_831|   25   |
| tmp_data_1_V_reg_741|   25   |
|tmp_data_20_V_reg_836|   25   |
|tmp_data_21_V_reg_841|   25   |
|tmp_data_22_V_reg_846|   25   |
|tmp_data_23_V_reg_851|   25   |
|tmp_data_24_V_reg_856|   25   |
|tmp_data_25_V_reg_861|   25   |
|tmp_data_26_V_reg_866|   25   |
|tmp_data_27_V_reg_871|   25   |
|tmp_data_28_V_reg_876|   25   |
|tmp_data_29_V_reg_881|   25   |
| tmp_data_2_V_reg_746|   25   |
|tmp_data_30_V_reg_886|   25   |
|tmp_data_31_V_reg_891|   25   |
| tmp_data_3_V_reg_751|   25   |
| tmp_data_4_V_reg_756|   25   |
| tmp_data_5_V_reg_761|   25   |
| tmp_data_6_V_reg_766|   25   |
| tmp_data_7_V_reg_771|   25   |
| tmp_data_8_V_reg_776|   25   |
| tmp_data_9_V_reg_781|   25   |
+---------------------+--------+
|        Total        |  1029  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |   17   |  1817  |   973  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |  1029  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   17   |  2846  |   973  |
+-----------+--------+--------+--------+--------+
