//----------------------------------------------------------------------
//   THIS IS AUTOMATICALLY GENERATED CODE
//   Generated by Mentor Graphics' Register Assistant V4.3 (Build 2)
//----------------------------------------------------------------------
// Project         : output
// File            : registers.h
//----------------------------------------------------------------------
// Created by      : markca
// Creation Date   : 7/3/13 1:08 PM
//----------------------------------------------------------------------
// Title           : output
//
// Description     : 
//
//----------------------------------------------------------------------

#ifndef _REGISTERS_H
#define _REGISTERS_H

#include <stdint.h>


/************************ DEFINE ACCESS RIGHTS ************************/
#define __RO volatile const /* read-only permissions */
#define __WO volatile       /* write-only permissions */
#define __RW volatile       /* read/write permissions */


/********************** DEFINE READ/WRITE MACROS **********************/
#define OUTPUT_READ16(reg, mask, offset) \
     (((reg) & (mask)) >> (offset))
#define OUTPUT_WRITE16(reg, mask, offset, data) \
     (((reg) & ~(mask)) | (((uint16_t)data << (offset))));


/********************** DEFINE HIERARCHY LEVELS ***********************/
// UART_PL011 (Size: 0xFFD)
typedef struct
{
   // UARTDR
   __RW uint16_t   UARTDR;           /* 0x1:0x0     */
   // Padding
        uint16_t   pad0;             /* 0x3:0x2     */
   // UARTRSR_ECR
   __RW uint16_t   UARTRSR_ECR;      /* 0x5:0x04    */
   // Padding
        uint16_t   pad1[9];          /* 0x17:0x6    */
   // UARTFR
   __RO uint16_t   UARTFR;           /* 0x19:0x18   */
   // Padding
        uint16_t   pad2[3];          /* 0x1F:0x1A   */
   // UARTILPR
   __RW uint16_t   UARTILPR;         /* 0x21:0x20   */
   // Padding
        uint16_t   pad3;             /* 0x23:0x22   */
   // UARTIBRD
   __RW uint16_t   UARTIBRD;         /* 0x25:0x24   */
   // Padding
        uint16_t   pad4;             /* 0x27:0x26   */
   // UARTFBRD
   __RW uint16_t   UARTFBRD;         /* 0x29:0x28   */
   // Padding
        uint16_t   pad5;             /* 0x2B:0x2A   */
   // UARTLCR_H
   __RW uint16_t   UARTLCR_H;        /* 0x2D:0x2C   */
   // Padding
        uint16_t   pad6;             /* 0x2F:0x2E   */
   // UARTCR
   __RW uint16_t   UARTCR;           /* 0x31:0x30   */
   // Padding
        uint16_t   pad7;             /* 0x33:0x32   */
   // UARTIFLS
   __RW uint16_t   UARTIFLS;         /* 0x35:0x34   */
   // Padding
        uint16_t   pad8;             /* 0x37:0x36   */
   // UARTIMSC
   __RW uint16_t   UARTIMSC;         /* 0x39:0x38   */
   // Padding
        uint16_t   pad9;             /* 0x3B:0x3A   */
   // UARTRIS
   __RO uint16_t   UARTRIS;          /* 0x3D:0x3C   */
   // Padding
        uint16_t   pad10;            /* 0x3F:0x3E   */
   // UARTMIS
   __RO uint16_t   UARTMIS;          /* 0x41:0x40   */
   // Padding
        uint16_t   pad11;            /* 0x43:0x42   */
   // UARTICR
   __WO uint16_t   UARTICR;          /* 0x45:0x44   */
   // Padding
        uint16_t   pad12;            /* 0x47:0x46   */
   // UARTDMACR
   __RW uint16_t   UARTDMACR;        /* 0x49:0x48   */
   // Padding
        uint16_t   pad13[1995];      /* 0xFDF:0x4A  */
   // UARTPeriphID0
   __RO uint8_t    UARTPeriphID0;    /* 0xFE0:0xFE0 */
   // Padding
        uint8_t    pad14[3];         /* 0xFE3:0xFE1 */
   // UARTPeriphID1
   __RO uint8_t    UARTPeriphID1;    /* 0xFE4:0xFE4 */
   // Padding
        uint8_t    pad15[3];         /* 0xFE7:0xFE5 */
   // UARTPeriphID2
   __RO uint8_t    UARTPeriphID2;    /* 0xFE8:0xFE8 */
   // Padding
        uint8_t    pad16[3];         /* 0xFEB:0xFE9 */
   // UARTPeriphID3
   __RO uint8_t    UARTPeriphID3;    /* 0xFEC:0xFEC */
   // Padding
        uint8_t    pad17[3];         /* 0xFEF:0xFED */
   // UARTCellID0
   __RO uint8_t    UARTCellID0;      /* 0xFF0:0xFF0 */
   // Padding
        uint8_t    pad18[3];         /* 0xFF3:0xFF1 */
   // UARTCellID1
   __RO uint8_t    UARTCellID1;      /* 0xFF4:0xFF4 */
   // Padding
        uint8_t    pad19[3];         /* 0xFF7:0xFF5 */
   // UARTCellID2
   __RO uint8_t    UARTCellID2;      /* 0xFF8:0xFF8 */
   // Padding
        uint8_t    pad20[3];         /* 0xFFB:0xFF9 */
   // UARTCellID3
   __RO uint8_t    UARTCellID3;      /* 0xFFC:0xFFC */
} __RW UART_PL011_s, *UART_PL011_ptr;

// rgb_led (Size: 0xC)
typedef struct
{
   // RED_EN
   __RW uint32_t   RED_EN;      /* 0x3:0x0 */
   // GREEN_EN
   __RW uint32_t   GREEN_EN;    /* 0x7:0x4 */
   // BLUE_EN
   __RW uint32_t   BLUE_EN;     /* 0xB:0x8 */
} __RW rgb_led_s, *rgb_led_ptr;

// top (Size: 0x4000E00C)
typedef struct
{
   // flash
   __RW uint64_t       flash[16384];      /* 0x1FFFF:0x0           */
   // Padding
        uint64_t       pad0[67092480];    /* 0x1FFFFFFF:0x20000    */
   // sram
   __RW uint64_t       sram[16384];       /* 0x2001FFFF:0x20000000 */
   // Padding
        uint64_t       pad1[67098624];    /* 0x4000BFFF:0x20020000 */
   // uart
        UART_PL011_s   uart;              /* 0x4000CFFC:0x4000C000 */
   // Padding
        uint8_t        pad2[4099];        /* 0x4000DFFF:0x4000CFFD */
   // led
        rgb_led_s      led;               /* 0x4000E00B:0x4000E000 */
} __RW top_s, *top_ptr;



/************************* DECLARE TOP ADDRESS ************************/
#define TOP__BASE 0x0

/**************************** DEFINE FIELDS ***************************/

//--------------------------------------------------------------------
//  Register: UARTDR
//    
//    SW Access     : read-write
//    HW Access     : read-write
// 
//  Fields:
//       8  UARTDR_FE (SW:read-write, HW:read-write) 
//       9  UARTDR_PE (SW:read-write, HW:read-write) 
//       10 UARTDR_BE (SW:read-write, HW:read-write) 

//--------------------------------------------------------------------
//    Field: UARTDR_FE
//    Width: 1,              Offset: 8
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTDR__UARTDR_FE__MASK  0x0100
#define UARTDR__UARTDR_FE__OFFSET  8
#define UARTDR__UARTDR_FE__GET(reg)\
         OUTPUT_READ16(reg, UARTDR__UARTDR_FE__MASK, UARTDR__UARTDR_FE__OFFSET)
#define UARTDR__UARTDR_FE__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTDR__UARTDR_FE__MASK, UARTDR__UARTDR_FE__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTDR_PE
//    Width: 1,              Offset: 9
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTDR__UARTDR_PE__MASK  0x0200
#define UARTDR__UARTDR_PE__OFFSET  9
#define UARTDR__UARTDR_PE__GET(reg)\
         OUTPUT_READ16(reg, UARTDR__UARTDR_PE__MASK, UARTDR__UARTDR_PE__OFFSET)
#define UARTDR__UARTDR_PE__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTDR__UARTDR_PE__MASK, UARTDR__UARTDR_PE__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTDR_BE
//    Width: 1,              Offset: 10
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTDR__UARTDR_BE__MASK  0x0400
#define UARTDR__UARTDR_BE__OFFSET  10
#define UARTDR__UARTDR_BE__GET(reg)\
         OUTPUT_READ16(reg, UARTDR__UARTDR_BE__MASK, UARTDR__UARTDR_BE__OFFSET)
#define UARTDR__UARTDR_BE__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTDR__UARTDR_BE__MASK, UARTDR__UARTDR_BE__OFFSET, data)

//--------------------------------------------------------------------
//  Register: UARTRSR_ECR
//    
//    SW Access     : read-write
//    HW Access     : read-write
// 
//  Fields:
//       0 UARTRSR_ECR_FE (SW:read-write, HW:read-write) 
//       1 UARTRSR_ECR_PE (SW:read-write, HW:read-write) 
//       2 UARTRSR_ECR_BE (SW:read-write, HW:read-write) 
//       3 UARTRSR_ECR_OE (SW:read-write, HW:read-write) 

//--------------------------------------------------------------------
//    Field: UARTRSR_ECR_FE
//    Width: 1,              Offset: 0
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRSR_ECR__UARTRSR_ECR_FE__MASK  0x0001
#define UARTRSR_ECR__UARTRSR_ECR_FE__OFFSET  0
#define UARTRSR_ECR__UARTRSR_ECR_FE__GET(reg)\
         OUTPUT_READ16(reg, UARTRSR_ECR__UARTRSR_ECR_FE__MASK, UARTRSR_ECR__UARTRSR_ECR_FE__OFFSET)
#define UARTRSR_ECR__UARTRSR_ECR_FE__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTRSR_ECR__UARTRSR_ECR_FE__MASK, UARTRSR_ECR__UARTRSR_ECR_FE__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTRSR_ECR_PE
//    Width: 1,              Offset: 1
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRSR_ECR__UARTRSR_ECR_PE__MASK  0x0002
#define UARTRSR_ECR__UARTRSR_ECR_PE__OFFSET  1
#define UARTRSR_ECR__UARTRSR_ECR_PE__GET(reg)\
         OUTPUT_READ16(reg, UARTRSR_ECR__UARTRSR_ECR_PE__MASK, UARTRSR_ECR__UARTRSR_ECR_PE__OFFSET)
#define UARTRSR_ECR__UARTRSR_ECR_PE__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTRSR_ECR__UARTRSR_ECR_PE__MASK, UARTRSR_ECR__UARTRSR_ECR_PE__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTRSR_ECR_BE
//    Width: 1,              Offset: 2
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRSR_ECR__UARTRSR_ECR_BE__MASK  0x0004
#define UARTRSR_ECR__UARTRSR_ECR_BE__OFFSET  2
#define UARTRSR_ECR__UARTRSR_ECR_BE__GET(reg)\
         OUTPUT_READ16(reg, UARTRSR_ECR__UARTRSR_ECR_BE__MASK, UARTRSR_ECR__UARTRSR_ECR_BE__OFFSET)
#define UARTRSR_ECR__UARTRSR_ECR_BE__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTRSR_ECR__UARTRSR_ECR_BE__MASK, UARTRSR_ECR__UARTRSR_ECR_BE__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTRSR_ECR_OE
//    Width: 1,              Offset: 3
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRSR_ECR__UARTRSR_ECR_OE__MASK  0x0008
#define UARTRSR_ECR__UARTRSR_ECR_OE__OFFSET  3
#define UARTRSR_ECR__UARTRSR_ECR_OE__GET(reg)\
         OUTPUT_READ16(reg, UARTRSR_ECR__UARTRSR_ECR_OE__MASK, UARTRSR_ECR__UARTRSR_ECR_OE__OFFSET)
#define UARTRSR_ECR__UARTRSR_ECR_OE__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTRSR_ECR__UARTRSR_ECR_OE__MASK, UARTRSR_ECR__UARTRSR_ECR_OE__OFFSET, data)

//--------------------------------------------------------------------
//  Register: UARTFR
//    
//    SW Access     : read-only
//    HW Access     : read-write
// 
//  Fields:
//       0 UARTFR_CTS  (SW:read-only, HW:read-write) 
//       1 UARTFR_DSR  (SW:read-only, HW:read-write) 
//       2 UARTFR_DCD  (SW:read-only, HW:read-write) 
//       3 UARTFR_BUSY (SW:read-only, HW:read-write) 
//       4 UARTFR_RXFE (SW:read-only, HW:read-write) 
//       5 UARTFR_TXFF (SW:read-only, HW:read-write) 
//       6 UARTFR_RXFF (SW:read-only, HW:read-write) 
//       7 UARTFR_TXFE (SW:read-only, HW:read-write) 
//       8 UARTFR_RI   (SW:read-only, HW:read-write) 

//--------------------------------------------------------------------
//    Field: UARTFR_CTS
//    Width: 1,             Offset: 0
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTFR__UARTFR_CTS__MASK  0x0001
#define UARTFR__UARTFR_CTS__OFFSET  0
#define UARTFR__UARTFR_CTS__GET(reg)\
         OUTPUT_READ16(reg, UARTFR__UARTFR_CTS__MASK, UARTFR__UARTFR_CTS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTFR_DSR
//    Width: 1,             Offset: 1
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTFR__UARTFR_DSR__MASK  0x0002
#define UARTFR__UARTFR_DSR__OFFSET  1
#define UARTFR__UARTFR_DSR__GET(reg)\
         OUTPUT_READ16(reg, UARTFR__UARTFR_DSR__MASK, UARTFR__UARTFR_DSR__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTFR_DCD
//    Width: 1,             Offset: 2
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTFR__UARTFR_DCD__MASK  0x0004
#define UARTFR__UARTFR_DCD__OFFSET  2
#define UARTFR__UARTFR_DCD__GET(reg)\
         OUTPUT_READ16(reg, UARTFR__UARTFR_DCD__MASK, UARTFR__UARTFR_DCD__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTFR_BUSY
//    Width: 1,             Offset: 3
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTFR__UARTFR_BUSY__MASK  0x0008
#define UARTFR__UARTFR_BUSY__OFFSET  3
#define UARTFR__UARTFR_BUSY__GET(reg)\
         OUTPUT_READ16(reg, UARTFR__UARTFR_BUSY__MASK, UARTFR__UARTFR_BUSY__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTFR_RXFE
//    Width: 1,             Offset: 4
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTFR__UARTFR_RXFE__MASK  0x0010
#define UARTFR__UARTFR_RXFE__OFFSET  4
#define UARTFR__UARTFR_RXFE__GET(reg)\
         OUTPUT_READ16(reg, UARTFR__UARTFR_RXFE__MASK, UARTFR__UARTFR_RXFE__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTFR_TXFF
//    Width: 1,             Offset: 5
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTFR__UARTFR_TXFF__MASK  0x0020
#define UARTFR__UARTFR_TXFF__OFFSET  5
#define UARTFR__UARTFR_TXFF__GET(reg)\
         OUTPUT_READ16(reg, UARTFR__UARTFR_TXFF__MASK, UARTFR__UARTFR_TXFF__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTFR_RXFF
//    Width: 1,             Offset: 6
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTFR__UARTFR_RXFF__MASK  0x0040
#define UARTFR__UARTFR_RXFF__OFFSET  6
#define UARTFR__UARTFR_RXFF__GET(reg)\
         OUTPUT_READ16(reg, UARTFR__UARTFR_RXFF__MASK, UARTFR__UARTFR_RXFF__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTFR_TXFE
//    Width: 1,             Offset: 7
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTFR__UARTFR_TXFE__MASK  0x0080
#define UARTFR__UARTFR_TXFE__OFFSET  7
#define UARTFR__UARTFR_TXFE__GET(reg)\
         OUTPUT_READ16(reg, UARTFR__UARTFR_TXFE__MASK, UARTFR__UARTFR_TXFE__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTFR_RI
//    Width: 1,             Offset: 8
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTFR__UARTFR_RI__MASK  0x0100
#define UARTFR__UARTFR_RI__OFFSET  8
#define UARTFR__UARTFR_RI__GET(reg)\
         OUTPUT_READ16(reg, UARTFR__UARTFR_RI__MASK, UARTFR__UARTFR_RI__OFFSET)

//--------------------------------------------------------------------
//  Register: UARTLCR_H
//    
//    SW Access     : read-write
//    HW Access     : read-write
// 
//  Fields:
//       0   UARTLCR_BRK  (SW:read-write, HW:read-write) 
//       1   UARTLCR_PEN  (SW:read-write, HW:read-write) 
//       2   UARTLCR_EPS  (SW:read-write, HW:read-write) 
//       3   UARTLCR_STP2 (SW:read-write, HW:read-write) 
//       4   UARTLCR_FEN  (SW:read-write, HW:read-write) 
//       6:5 UARTLCR_WLEN (SW:read-write, HW:read-write) 
//       7   UARTLCR_SPS  (SW:read-write, HW:read-write) 

//--------------------------------------------------------------------
//    Field: UARTLCR_BRK
//    Width: 1,              Offset: 0
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTLCR_H__UARTLCR_BRK__MASK  0x0001
#define UARTLCR_H__UARTLCR_BRK__OFFSET  0
#define UARTLCR_H__UARTLCR_BRK__GET(reg)\
         OUTPUT_READ16(reg, UARTLCR_H__UARTLCR_BRK__MASK, UARTLCR_H__UARTLCR_BRK__OFFSET)
#define UARTLCR_H__UARTLCR_BRK__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTLCR_H__UARTLCR_BRK__MASK, UARTLCR_H__UARTLCR_BRK__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTLCR_PEN
//    Width: 1,              Offset: 1
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTLCR_H__UARTLCR_PEN__MASK  0x0002
#define UARTLCR_H__UARTLCR_PEN__OFFSET  1
#define UARTLCR_H__UARTLCR_PEN__GET(reg)\
         OUTPUT_READ16(reg, UARTLCR_H__UARTLCR_PEN__MASK, UARTLCR_H__UARTLCR_PEN__OFFSET)
#define UARTLCR_H__UARTLCR_PEN__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTLCR_H__UARTLCR_PEN__MASK, UARTLCR_H__UARTLCR_PEN__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTLCR_EPS
//    Width: 1,              Offset: 2
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTLCR_H__UARTLCR_EPS__MASK  0x0004
#define UARTLCR_H__UARTLCR_EPS__OFFSET  2
#define UARTLCR_H__UARTLCR_EPS__GET(reg)\
         OUTPUT_READ16(reg, UARTLCR_H__UARTLCR_EPS__MASK, UARTLCR_H__UARTLCR_EPS__OFFSET)
#define UARTLCR_H__UARTLCR_EPS__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTLCR_H__UARTLCR_EPS__MASK, UARTLCR_H__UARTLCR_EPS__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTLCR_STP2
//    Width: 1,              Offset: 3
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTLCR_H__UARTLCR_STP2__MASK  0x0008
#define UARTLCR_H__UARTLCR_STP2__OFFSET  3
#define UARTLCR_H__UARTLCR_STP2__GET(reg)\
         OUTPUT_READ16(reg, UARTLCR_H__UARTLCR_STP2__MASK, UARTLCR_H__UARTLCR_STP2__OFFSET)
#define UARTLCR_H__UARTLCR_STP2__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTLCR_H__UARTLCR_STP2__MASK, UARTLCR_H__UARTLCR_STP2__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTLCR_FEN
//    Width: 1,              Offset: 4
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTLCR_H__UARTLCR_FEN__MASK  0x0010
#define UARTLCR_H__UARTLCR_FEN__OFFSET  4
#define UARTLCR_H__UARTLCR_FEN__GET(reg)\
         OUTPUT_READ16(reg, UARTLCR_H__UARTLCR_FEN__MASK, UARTLCR_H__UARTLCR_FEN__OFFSET)
#define UARTLCR_H__UARTLCR_FEN__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTLCR_H__UARTLCR_FEN__MASK, UARTLCR_H__UARTLCR_FEN__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTLCR_WLEN
//    Width: 2,              Offset: 5
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTLCR_H__UARTLCR_WLEN__MASK  0x0060
#define UARTLCR_H__UARTLCR_WLEN__OFFSET  5
#define UARTLCR_H__UARTLCR_WLEN__GET(reg)\
         OUTPUT_READ16(reg, UARTLCR_H__UARTLCR_WLEN__MASK, UARTLCR_H__UARTLCR_WLEN__OFFSET)
#define UARTLCR_H__UARTLCR_WLEN__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTLCR_H__UARTLCR_WLEN__MASK, UARTLCR_H__UARTLCR_WLEN__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTLCR_SPS
//    Width: 1,              Offset: 7
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTLCR_H__UARTLCR_SPS__MASK  0x0080
#define UARTLCR_H__UARTLCR_SPS__OFFSET  7
#define UARTLCR_H__UARTLCR_SPS__GET(reg)\
         OUTPUT_READ16(reg, UARTLCR_H__UARTLCR_SPS__MASK, UARTLCR_H__UARTLCR_SPS__OFFSET)
#define UARTLCR_H__UARTLCR_SPS__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTLCR_H__UARTLCR_SPS__MASK, UARTLCR_H__UARTLCR_SPS__OFFSET, data)

//--------------------------------------------------------------------
//  Register: UARTCR
//    
//    SW Access     : read-write
//    HW Access     : read-write
// 
//  Fields:
//       0  UARTCR_UARTEN (SW:read-write, HW:read-write) 
//       1  UARTCR_SIREN  (SW:read-write, HW:read-write) 
//       2  UARTCR_SIRLP  (SW:read-write, HW:read-write) 
//       7  UARTCR_LBE    (SW:read-write, HW:read-write) 
//       8  UARTCR_TXE    (SW:read-write, HW:read-write) 
//       9  UARTCR_RXE    (SW:read-write, HW:read-write) 
//       10 UARTCR_DTR    (SW:read-write, HW:read-write) 
//       11 UARTCR_RTS    (SW:read-write, HW:read-write) 
//       12 UARTCR_Out1   (SW:read-write, HW:read-write) 
//       13 UARTCR_Out2   (SW:read-write, HW:read-write) 
//       14 UARTCR_RTSEn  (SW:read-write, HW:read-write) 
//       15 UARTCR_CTSEn  (SW:read-write, HW:read-write) 

//--------------------------------------------------------------------
//    Field: UARTCR_UARTEN
//    Width: 1,              Offset: 0
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTCR__UARTCR_UARTEN__MASK  0x0001
#define UARTCR__UARTCR_UARTEN__OFFSET  0
#define UARTCR__UARTCR_UARTEN__GET(reg)\
         OUTPUT_READ16(reg, UARTCR__UARTCR_UARTEN__MASK, UARTCR__UARTCR_UARTEN__OFFSET)
#define UARTCR__UARTCR_UARTEN__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTCR__UARTCR_UARTEN__MASK, UARTCR__UARTCR_UARTEN__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTCR_SIREN
//    Width: 1,              Offset: 1
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTCR__UARTCR_SIREN__MASK  0x0002
#define UARTCR__UARTCR_SIREN__OFFSET  1
#define UARTCR__UARTCR_SIREN__GET(reg)\
         OUTPUT_READ16(reg, UARTCR__UARTCR_SIREN__MASK, UARTCR__UARTCR_SIREN__OFFSET)
#define UARTCR__UARTCR_SIREN__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTCR__UARTCR_SIREN__MASK, UARTCR__UARTCR_SIREN__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTCR_SIRLP
//    Width: 1,              Offset: 2
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTCR__UARTCR_SIRLP__MASK  0x0004
#define UARTCR__UARTCR_SIRLP__OFFSET  2
#define UARTCR__UARTCR_SIRLP__GET(reg)\
         OUTPUT_READ16(reg, UARTCR__UARTCR_SIRLP__MASK, UARTCR__UARTCR_SIRLP__OFFSET)
#define UARTCR__UARTCR_SIRLP__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTCR__UARTCR_SIRLP__MASK, UARTCR__UARTCR_SIRLP__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTCR_LBE
//    Width: 1,              Offset: 7
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTCR__UARTCR_LBE__MASK  0x0080
#define UARTCR__UARTCR_LBE__OFFSET  7
#define UARTCR__UARTCR_LBE__GET(reg)\
         OUTPUT_READ16(reg, UARTCR__UARTCR_LBE__MASK, UARTCR__UARTCR_LBE__OFFSET)
#define UARTCR__UARTCR_LBE__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTCR__UARTCR_LBE__MASK, UARTCR__UARTCR_LBE__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTCR_TXE
//    Width: 1,              Offset: 8
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTCR__UARTCR_TXE__MASK  0x0100
#define UARTCR__UARTCR_TXE__OFFSET  8
#define UARTCR__UARTCR_TXE__GET(reg)\
         OUTPUT_READ16(reg, UARTCR__UARTCR_TXE__MASK, UARTCR__UARTCR_TXE__OFFSET)
#define UARTCR__UARTCR_TXE__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTCR__UARTCR_TXE__MASK, UARTCR__UARTCR_TXE__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTCR_RXE
//    Width: 1,              Offset: 9
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTCR__UARTCR_RXE__MASK  0x0200
#define UARTCR__UARTCR_RXE__OFFSET  9
#define UARTCR__UARTCR_RXE__GET(reg)\
         OUTPUT_READ16(reg, UARTCR__UARTCR_RXE__MASK, UARTCR__UARTCR_RXE__OFFSET)
#define UARTCR__UARTCR_RXE__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTCR__UARTCR_RXE__MASK, UARTCR__UARTCR_RXE__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTCR_DTR
//    Width: 1,              Offset: 10
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTCR__UARTCR_DTR__MASK  0x0400
#define UARTCR__UARTCR_DTR__OFFSET  10
#define UARTCR__UARTCR_DTR__GET(reg)\
         OUTPUT_READ16(reg, UARTCR__UARTCR_DTR__MASK, UARTCR__UARTCR_DTR__OFFSET)
#define UARTCR__UARTCR_DTR__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTCR__UARTCR_DTR__MASK, UARTCR__UARTCR_DTR__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTCR_RTS
//    Width: 1,              Offset: 11
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTCR__UARTCR_RTS__MASK  0x0800
#define UARTCR__UARTCR_RTS__OFFSET  11
#define UARTCR__UARTCR_RTS__GET(reg)\
         OUTPUT_READ16(reg, UARTCR__UARTCR_RTS__MASK, UARTCR__UARTCR_RTS__OFFSET)
#define UARTCR__UARTCR_RTS__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTCR__UARTCR_RTS__MASK, UARTCR__UARTCR_RTS__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTCR_Out1
//    Width: 1,              Offset: 12
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTCR__UARTCR_OUT1__MASK  0x1000
#define UARTCR__UARTCR_OUT1__OFFSET  12
#define UARTCR__UARTCR_OUT1__GET(reg)\
         OUTPUT_READ16(reg, UARTCR__UARTCR_OUT1__MASK, UARTCR__UARTCR_OUT1__OFFSET)
#define UARTCR__UARTCR_OUT1__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTCR__UARTCR_OUT1__MASK, UARTCR__UARTCR_OUT1__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTCR_Out2
//    Width: 1,              Offset: 13
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTCR__UARTCR_OUT2__MASK  0x2000
#define UARTCR__UARTCR_OUT2__OFFSET  13
#define UARTCR__UARTCR_OUT2__GET(reg)\
         OUTPUT_READ16(reg, UARTCR__UARTCR_OUT2__MASK, UARTCR__UARTCR_OUT2__OFFSET)
#define UARTCR__UARTCR_OUT2__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTCR__UARTCR_OUT2__MASK, UARTCR__UARTCR_OUT2__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTCR_RTSEn
//    Width: 1,              Offset: 14
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTCR__UARTCR_RTSEN__MASK  0x4000
#define UARTCR__UARTCR_RTSEN__OFFSET  14
#define UARTCR__UARTCR_RTSEN__GET(reg)\
         OUTPUT_READ16(reg, UARTCR__UARTCR_RTSEN__MASK, UARTCR__UARTCR_RTSEN__OFFSET)
#define UARTCR__UARTCR_RTSEN__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTCR__UARTCR_RTSEN__MASK, UARTCR__UARTCR_RTSEN__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTCR_CTSEn
//    Width: 1,              Offset: 15
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTCR__UARTCR_CTSEN__MASK  0x8000
#define UARTCR__UARTCR_CTSEN__OFFSET  15
#define UARTCR__UARTCR_CTSEN__GET(reg)\
         OUTPUT_READ16(reg, UARTCR__UARTCR_CTSEN__MASK, UARTCR__UARTCR_CTSEN__OFFSET)
#define UARTCR__UARTCR_CTSEN__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTCR__UARTCR_CTSEN__MASK, UARTCR__UARTCR_CTSEN__OFFSET, data)

//--------------------------------------------------------------------
//  Register: UARTIFLS
//    
//    SW Access     : read-write
//    HW Access     : read-write
// 
//  Fields:
//       2:0 UARTIFLS_TXIFLSEL (SW:read-write, HW:read-write) 
//       4:3 UARTIFLS_RXIFLSEL (SW:read-write, HW:read-write) 

//--------------------------------------------------------------------
//    Field: UARTIFLS_TXIFLSEL
//    Width: 3,              Offset: 0
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIFLS__UARTIFLS_TXIFLSEL__MASK  0x0007
#define UARTIFLS__UARTIFLS_TXIFLSEL__OFFSET  0
#define UARTIFLS__UARTIFLS_TXIFLSEL__GET(reg)\
         OUTPUT_READ16(reg, UARTIFLS__UARTIFLS_TXIFLSEL__MASK, UARTIFLS__UARTIFLS_TXIFLSEL__OFFSET)
#define UARTIFLS__UARTIFLS_TXIFLSEL__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIFLS__UARTIFLS_TXIFLSEL__MASK, UARTIFLS__UARTIFLS_TXIFLSEL__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTIFLS_RXIFLSEL
//    Width: 2,              Offset: 3
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIFLS__UARTIFLS_RXIFLSEL__MASK  0x0018
#define UARTIFLS__UARTIFLS_RXIFLSEL__OFFSET  3
#define UARTIFLS__UARTIFLS_RXIFLSEL__GET(reg)\
         OUTPUT_READ16(reg, UARTIFLS__UARTIFLS_RXIFLSEL__MASK, UARTIFLS__UARTIFLS_RXIFLSEL__OFFSET)
#define UARTIFLS__UARTIFLS_RXIFLSEL__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIFLS__UARTIFLS_RXIFLSEL__MASK, UARTIFLS__UARTIFLS_RXIFLSEL__OFFSET, data)

//--------------------------------------------------------------------
//  Register: UARTIMSC
//    
//    SW Access     : read-write
//    HW Access     : read-write
// 
//  Fields:
//       0  UARTIMSC_RIIM  (SW:read-write, HW:read-write) 
//       1  UARTIMSC_CTSIM (SW:read-write, HW:read-write) 
//       2  UARTIMSC_DCDIM (SW:read-write, HW:read-write) 
//       3  UARTIMSC_DSRIM (SW:read-write, HW:read-write) 
//       4  UARTIMSC_RXIM  (SW:read-write, HW:read-write) 
//       5  UARTIMSC_TXIM  (SW:read-write, HW:read-write) 
//       6  UARTIMSC_RTIM  (SW:read-write, HW:read-write) 
//       7  UARTIMSC_FEIM  (SW:read-write, HW:read-write) 
//       8  UARTIMSC_PEIM  (SW:read-write, HW:read-write) 
//       9  UARTIMSC_BEIM  (SW:read-write, HW:read-write) 
//       10 UARTIMSC_OEIM  (SW:read-write, HW:read-write) 

//--------------------------------------------------------------------
//    Field: UARTIMSC_RIIM
//    Width: 1,              Offset: 0
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIMSC__UARTIMSC_RIIM__MASK  0x0001
#define UARTIMSC__UARTIMSC_RIIM__OFFSET  0
#define UARTIMSC__UARTIMSC_RIIM__GET(reg)\
         OUTPUT_READ16(reg, UARTIMSC__UARTIMSC_RIIM__MASK, UARTIMSC__UARTIMSC_RIIM__OFFSET)
#define UARTIMSC__UARTIMSC_RIIM__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIMSC__UARTIMSC_RIIM__MASK, UARTIMSC__UARTIMSC_RIIM__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTIMSC_CTSIM
//    Width: 1,              Offset: 1
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIMSC__UARTIMSC_CTSIM__MASK  0x0002
#define UARTIMSC__UARTIMSC_CTSIM__OFFSET  1
#define UARTIMSC__UARTIMSC_CTSIM__GET(reg)\
         OUTPUT_READ16(reg, UARTIMSC__UARTIMSC_CTSIM__MASK, UARTIMSC__UARTIMSC_CTSIM__OFFSET)
#define UARTIMSC__UARTIMSC_CTSIM__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIMSC__UARTIMSC_CTSIM__MASK, UARTIMSC__UARTIMSC_CTSIM__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTIMSC_DCDIM
//    Width: 1,              Offset: 2
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIMSC__UARTIMSC_DCDIM__MASK  0x0004
#define UARTIMSC__UARTIMSC_DCDIM__OFFSET  2
#define UARTIMSC__UARTIMSC_DCDIM__GET(reg)\
         OUTPUT_READ16(reg, UARTIMSC__UARTIMSC_DCDIM__MASK, UARTIMSC__UARTIMSC_DCDIM__OFFSET)
#define UARTIMSC__UARTIMSC_DCDIM__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIMSC__UARTIMSC_DCDIM__MASK, UARTIMSC__UARTIMSC_DCDIM__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTIMSC_DSRIM
//    Width: 1,              Offset: 3
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIMSC__UARTIMSC_DSRIM__MASK  0x0008
#define UARTIMSC__UARTIMSC_DSRIM__OFFSET  3
#define UARTIMSC__UARTIMSC_DSRIM__GET(reg)\
         OUTPUT_READ16(reg, UARTIMSC__UARTIMSC_DSRIM__MASK, UARTIMSC__UARTIMSC_DSRIM__OFFSET)
#define UARTIMSC__UARTIMSC_DSRIM__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIMSC__UARTIMSC_DSRIM__MASK, UARTIMSC__UARTIMSC_DSRIM__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTIMSC_RXIM
//    Width: 1,              Offset: 4
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIMSC__UARTIMSC_RXIM__MASK  0x0010
#define UARTIMSC__UARTIMSC_RXIM__OFFSET  4
#define UARTIMSC__UARTIMSC_RXIM__GET(reg)\
         OUTPUT_READ16(reg, UARTIMSC__UARTIMSC_RXIM__MASK, UARTIMSC__UARTIMSC_RXIM__OFFSET)
#define UARTIMSC__UARTIMSC_RXIM__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIMSC__UARTIMSC_RXIM__MASK, UARTIMSC__UARTIMSC_RXIM__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTIMSC_TXIM
//    Width: 1,              Offset: 5
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIMSC__UARTIMSC_TXIM__MASK  0x0020
#define UARTIMSC__UARTIMSC_TXIM__OFFSET  5
#define UARTIMSC__UARTIMSC_TXIM__GET(reg)\
         OUTPUT_READ16(reg, UARTIMSC__UARTIMSC_TXIM__MASK, UARTIMSC__UARTIMSC_TXIM__OFFSET)
#define UARTIMSC__UARTIMSC_TXIM__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIMSC__UARTIMSC_TXIM__MASK, UARTIMSC__UARTIMSC_TXIM__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTIMSC_RTIM
//    Width: 1,              Offset: 6
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIMSC__UARTIMSC_RTIM__MASK  0x0040
#define UARTIMSC__UARTIMSC_RTIM__OFFSET  6
#define UARTIMSC__UARTIMSC_RTIM__GET(reg)\
         OUTPUT_READ16(reg, UARTIMSC__UARTIMSC_RTIM__MASK, UARTIMSC__UARTIMSC_RTIM__OFFSET)
#define UARTIMSC__UARTIMSC_RTIM__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIMSC__UARTIMSC_RTIM__MASK, UARTIMSC__UARTIMSC_RTIM__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTIMSC_FEIM
//    Width: 1,              Offset: 7
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIMSC__UARTIMSC_FEIM__MASK  0x0080
#define UARTIMSC__UARTIMSC_FEIM__OFFSET  7
#define UARTIMSC__UARTIMSC_FEIM__GET(reg)\
         OUTPUT_READ16(reg, UARTIMSC__UARTIMSC_FEIM__MASK, UARTIMSC__UARTIMSC_FEIM__OFFSET)
#define UARTIMSC__UARTIMSC_FEIM__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIMSC__UARTIMSC_FEIM__MASK, UARTIMSC__UARTIMSC_FEIM__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTIMSC_PEIM
//    Width: 1,              Offset: 8
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIMSC__UARTIMSC_PEIM__MASK  0x0100
#define UARTIMSC__UARTIMSC_PEIM__OFFSET  8
#define UARTIMSC__UARTIMSC_PEIM__GET(reg)\
         OUTPUT_READ16(reg, UARTIMSC__UARTIMSC_PEIM__MASK, UARTIMSC__UARTIMSC_PEIM__OFFSET)
#define UARTIMSC__UARTIMSC_PEIM__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIMSC__UARTIMSC_PEIM__MASK, UARTIMSC__UARTIMSC_PEIM__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTIMSC_BEIM
//    Width: 1,              Offset: 9
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIMSC__UARTIMSC_BEIM__MASK  0x0200
#define UARTIMSC__UARTIMSC_BEIM__OFFSET  9
#define UARTIMSC__UARTIMSC_BEIM__GET(reg)\
         OUTPUT_READ16(reg, UARTIMSC__UARTIMSC_BEIM__MASK, UARTIMSC__UARTIMSC_BEIM__OFFSET)
#define UARTIMSC__UARTIMSC_BEIM__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIMSC__UARTIMSC_BEIM__MASK, UARTIMSC__UARTIMSC_BEIM__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTIMSC_OEIM
//    Width: 1,              Offset: 10
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTIMSC__UARTIMSC_OEIM__MASK  0x0400
#define UARTIMSC__UARTIMSC_OEIM__OFFSET  10
#define UARTIMSC__UARTIMSC_OEIM__GET(reg)\
         OUTPUT_READ16(reg, UARTIMSC__UARTIMSC_OEIM__MASK, UARTIMSC__UARTIMSC_OEIM__OFFSET)
#define UARTIMSC__UARTIMSC_OEIM__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTIMSC__UARTIMSC_OEIM__MASK, UARTIMSC__UARTIMSC_OEIM__OFFSET, data)

//--------------------------------------------------------------------
//  Register: UARTRIS
//    
//    SW Access     : read-only
//    HW Access     : read-write
// 
//  Fields:
//       0  UARTRIS_RIRIS  (SW:read-only, HW:read-write) 
//       1  UARTRIS_CTSRIS (SW:read-only, HW:read-write) 
//       2  UARTRIS_DCDRIS (SW:read-only, HW:read-write) 
//       3  UARTRIS_DSRRIS (SW:read-only, HW:read-write) 
//       4  UARTRIS_RXRIS  (SW:read-only, HW:read-write) 
//       5  UARTRIS_TXRIS  (SW:read-only, HW:read-write) 
//       6  UARTRIS_RTRIS  (SW:read-only, HW:read-write) 
//       7  UARTRIS_FERIS  (SW:read-only, HW:read-write) 
//       8  UARTRIS_PERIS  (SW:read-only, HW:read-write) 
//       9  UARTRIS_BERIS  (SW:read-only, HW:read-write) 
//       10 UARTRIS_OERIS  (SW:read-only, HW:read-write) 

//--------------------------------------------------------------------
//    Field: UARTRIS_RIRIS
//    Width: 1,             Offset: 0
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRIS__UARTRIS_RIRIS__MASK  0x0001
#define UARTRIS__UARTRIS_RIRIS__OFFSET  0
#define UARTRIS__UARTRIS_RIRIS__GET(reg)\
         OUTPUT_READ16(reg, UARTRIS__UARTRIS_RIRIS__MASK, UARTRIS__UARTRIS_RIRIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTRIS_CTSRIS
//    Width: 1,             Offset: 1
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRIS__UARTRIS_CTSRIS__MASK  0x0002
#define UARTRIS__UARTRIS_CTSRIS__OFFSET  1
#define UARTRIS__UARTRIS_CTSRIS__GET(reg)\
         OUTPUT_READ16(reg, UARTRIS__UARTRIS_CTSRIS__MASK, UARTRIS__UARTRIS_CTSRIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTRIS_DCDRIS
//    Width: 1,             Offset: 2
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRIS__UARTRIS_DCDRIS__MASK  0x0004
#define UARTRIS__UARTRIS_DCDRIS__OFFSET  2
#define UARTRIS__UARTRIS_DCDRIS__GET(reg)\
         OUTPUT_READ16(reg, UARTRIS__UARTRIS_DCDRIS__MASK, UARTRIS__UARTRIS_DCDRIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTRIS_DSRRIS
//    Width: 1,             Offset: 3
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRIS__UARTRIS_DSRRIS__MASK  0x0008
#define UARTRIS__UARTRIS_DSRRIS__OFFSET  3
#define UARTRIS__UARTRIS_DSRRIS__GET(reg)\
         OUTPUT_READ16(reg, UARTRIS__UARTRIS_DSRRIS__MASK, UARTRIS__UARTRIS_DSRRIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTRIS_RXRIS
//    Width: 1,             Offset: 4
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRIS__UARTRIS_RXRIS__MASK  0x0010
#define UARTRIS__UARTRIS_RXRIS__OFFSET  4
#define UARTRIS__UARTRIS_RXRIS__GET(reg)\
         OUTPUT_READ16(reg, UARTRIS__UARTRIS_RXRIS__MASK, UARTRIS__UARTRIS_RXRIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTRIS_TXRIS
//    Width: 1,             Offset: 5
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRIS__UARTRIS_TXRIS__MASK  0x0020
#define UARTRIS__UARTRIS_TXRIS__OFFSET  5
#define UARTRIS__UARTRIS_TXRIS__GET(reg)\
         OUTPUT_READ16(reg, UARTRIS__UARTRIS_TXRIS__MASK, UARTRIS__UARTRIS_TXRIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTRIS_RTRIS
//    Width: 1,             Offset: 6
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRIS__UARTRIS_RTRIS__MASK  0x0040
#define UARTRIS__UARTRIS_RTRIS__OFFSET  6
#define UARTRIS__UARTRIS_RTRIS__GET(reg)\
         OUTPUT_READ16(reg, UARTRIS__UARTRIS_RTRIS__MASK, UARTRIS__UARTRIS_RTRIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTRIS_FERIS
//    Width: 1,             Offset: 7
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRIS__UARTRIS_FERIS__MASK  0x0080
#define UARTRIS__UARTRIS_FERIS__OFFSET  7
#define UARTRIS__UARTRIS_FERIS__GET(reg)\
         OUTPUT_READ16(reg, UARTRIS__UARTRIS_FERIS__MASK, UARTRIS__UARTRIS_FERIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTRIS_PERIS
//    Width: 1,             Offset: 8
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRIS__UARTRIS_PERIS__MASK  0x0100
#define UARTRIS__UARTRIS_PERIS__OFFSET  8
#define UARTRIS__UARTRIS_PERIS__GET(reg)\
         OUTPUT_READ16(reg, UARTRIS__UARTRIS_PERIS__MASK, UARTRIS__UARTRIS_PERIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTRIS_BERIS
//    Width: 1,             Offset: 9
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRIS__UARTRIS_BERIS__MASK  0x0200
#define UARTRIS__UARTRIS_BERIS__OFFSET  9
#define UARTRIS__UARTRIS_BERIS__GET(reg)\
         OUTPUT_READ16(reg, UARTRIS__UARTRIS_BERIS__MASK, UARTRIS__UARTRIS_BERIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTRIS_OERIS
//    Width: 1,             Offset: 10
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTRIS__UARTRIS_OERIS__MASK  0x0400
#define UARTRIS__UARTRIS_OERIS__OFFSET  10
#define UARTRIS__UARTRIS_OERIS__GET(reg)\
         OUTPUT_READ16(reg, UARTRIS__UARTRIS_OERIS__MASK, UARTRIS__UARTRIS_OERIS__OFFSET)

//--------------------------------------------------------------------
//  Register: UARTMIS
//    
//    SW Access     : read-only
//    HW Access     : read-write
// 
//  Fields:
//       0  UARTMIS_RIMIS  (SW:read-only, HW:read-write) 
//       1  UARTMIS_CTSMIS (SW:read-only, HW:read-write) 
//       2  UARTMIS_DCDMIS (SW:read-only, HW:read-write) 
//       3  UARTMIS_DSRMIS (SW:read-only, HW:read-write) 
//       4  UARTMIS_RXMIS  (SW:read-only, HW:read-write) 
//       5  UARTMIS_TXMIS  (SW:read-only, HW:read-write) 
//       6  UARTMIS_RTMIS  (SW:read-only, HW:read-write) 
//       7  UARTMIS_FEMIS  (SW:read-only, HW:read-write) 
//       8  UARTMIS_PEMIS  (SW:read-only, HW:read-write) 
//       9  UARTMIS_BEMIS  (SW:read-only, HW:read-write) 
//       10 UARTMIS_OEMIS  (SW:read-only, HW:read-write) 

//--------------------------------------------------------------------
//    Field: UARTMIS_RIMIS
//    Width: 1,             Offset: 0
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTMIS__UARTMIS_RIMIS__MASK  0x0001
#define UARTMIS__UARTMIS_RIMIS__OFFSET  0
#define UARTMIS__UARTMIS_RIMIS__GET(reg)\
         OUTPUT_READ16(reg, UARTMIS__UARTMIS_RIMIS__MASK, UARTMIS__UARTMIS_RIMIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTMIS_CTSMIS
//    Width: 1,             Offset: 1
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTMIS__UARTMIS_CTSMIS__MASK  0x0002
#define UARTMIS__UARTMIS_CTSMIS__OFFSET  1
#define UARTMIS__UARTMIS_CTSMIS__GET(reg)\
         OUTPUT_READ16(reg, UARTMIS__UARTMIS_CTSMIS__MASK, UARTMIS__UARTMIS_CTSMIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTMIS_DCDMIS
//    Width: 1,             Offset: 2
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTMIS__UARTMIS_DCDMIS__MASK  0x0004
#define UARTMIS__UARTMIS_DCDMIS__OFFSET  2
#define UARTMIS__UARTMIS_DCDMIS__GET(reg)\
         OUTPUT_READ16(reg, UARTMIS__UARTMIS_DCDMIS__MASK, UARTMIS__UARTMIS_DCDMIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTMIS_DSRMIS
//    Width: 1,             Offset: 3
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTMIS__UARTMIS_DSRMIS__MASK  0x0008
#define UARTMIS__UARTMIS_DSRMIS__OFFSET  3
#define UARTMIS__UARTMIS_DSRMIS__GET(reg)\
         OUTPUT_READ16(reg, UARTMIS__UARTMIS_DSRMIS__MASK, UARTMIS__UARTMIS_DSRMIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTMIS_RXMIS
//    Width: 1,             Offset: 4
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTMIS__UARTMIS_RXMIS__MASK  0x0010
#define UARTMIS__UARTMIS_RXMIS__OFFSET  4
#define UARTMIS__UARTMIS_RXMIS__GET(reg)\
         OUTPUT_READ16(reg, UARTMIS__UARTMIS_RXMIS__MASK, UARTMIS__UARTMIS_RXMIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTMIS_TXMIS
//    Width: 1,             Offset: 5
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTMIS__UARTMIS_TXMIS__MASK  0x0020
#define UARTMIS__UARTMIS_TXMIS__OFFSET  5
#define UARTMIS__UARTMIS_TXMIS__GET(reg)\
         OUTPUT_READ16(reg, UARTMIS__UARTMIS_TXMIS__MASK, UARTMIS__UARTMIS_TXMIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTMIS_RTMIS
//    Width: 1,             Offset: 6
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTMIS__UARTMIS_RTMIS__MASK  0x0040
#define UARTMIS__UARTMIS_RTMIS__OFFSET  6
#define UARTMIS__UARTMIS_RTMIS__GET(reg)\
         OUTPUT_READ16(reg, UARTMIS__UARTMIS_RTMIS__MASK, UARTMIS__UARTMIS_RTMIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTMIS_FEMIS
//    Width: 1,             Offset: 7
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTMIS__UARTMIS_FEMIS__MASK  0x0080
#define UARTMIS__UARTMIS_FEMIS__OFFSET  7
#define UARTMIS__UARTMIS_FEMIS__GET(reg)\
         OUTPUT_READ16(reg, UARTMIS__UARTMIS_FEMIS__MASK, UARTMIS__UARTMIS_FEMIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTMIS_PEMIS
//    Width: 1,             Offset: 8
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTMIS__UARTMIS_PEMIS__MASK  0x0100
#define UARTMIS__UARTMIS_PEMIS__OFFSET  8
#define UARTMIS__UARTMIS_PEMIS__GET(reg)\
         OUTPUT_READ16(reg, UARTMIS__UARTMIS_PEMIS__MASK, UARTMIS__UARTMIS_PEMIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTMIS_BEMIS
//    Width: 1,             Offset: 9
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTMIS__UARTMIS_BEMIS__MASK  0x0200
#define UARTMIS__UARTMIS_BEMIS__OFFSET  9
#define UARTMIS__UARTMIS_BEMIS__GET(reg)\
         OUTPUT_READ16(reg, UARTMIS__UARTMIS_BEMIS__MASK, UARTMIS__UARTMIS_BEMIS__OFFSET)

//--------------------------------------------------------------------
//    Field: UARTMIS_OEMIS
//    Width: 1,             Offset: 10
//    SW Access: read-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTMIS__UARTMIS_OEMIS__MASK  0x0400
#define UARTMIS__UARTMIS_OEMIS__OFFSET  10
#define UARTMIS__UARTMIS_OEMIS__GET(reg)\
         OUTPUT_READ16(reg, UARTMIS__UARTMIS_OEMIS__MASK, UARTMIS__UARTMIS_OEMIS__OFFSET)

//--------------------------------------------------------------------
//  Register: UARTICR
//    
//    SW Access     : write-only
//    HW Access     : read-write
// 
//  Fields:
//       0  UARTICR_RIIC  (SW:write-only, HW:read-write) 
//       1  UARTICR_CTSIC (SW:write-only, HW:read-write) 
//       2  UARTICR_DCDIC (SW:write-only, HW:read-write) 
//       3  UARTICR_DSRIC (SW:write-only, HW:read-write) 
//       4  UARTICR_RXIC  (SW:write-only, HW:read-write) 
//       5  UARTICR_TXIC  (SW:write-only, HW:read-write) 
//       6  UARTICR_RTIC  (SW:write-only, HW:read-write) 
//       7  UARTICR_FEIC  (SW:write-only, HW:read-write) 
//       8  UARTICR_PEIC  (SW:write-only, HW:read-write) 
//       9  UARTICR_BEIC  (SW:write-only, HW:read-write) 
//       10 UARTICR_OEIC  (SW:write-only, HW:read-write) 

//--------------------------------------------------------------------
//    Field: UARTICR_RIIC
//    Width: 1,              Offset: 0
//    SW Access: write-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTICR__UARTICR_RIIC__MASK  0x0001
#define UARTICR__UARTICR_RIIC__OFFSET  0
#define UARTICR__UARTICR_RIIC__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTICR__UARTICR_RIIC__MASK, UARTICR__UARTICR_RIIC__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTICR_CTSIC
//    Width: 1,              Offset: 1
//    SW Access: write-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTICR__UARTICR_CTSIC__MASK  0x0002
#define UARTICR__UARTICR_CTSIC__OFFSET  1
#define UARTICR__UARTICR_CTSIC__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTICR__UARTICR_CTSIC__MASK, UARTICR__UARTICR_CTSIC__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTICR_DCDIC
//    Width: 1,              Offset: 2
//    SW Access: write-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTICR__UARTICR_DCDIC__MASK  0x0004
#define UARTICR__UARTICR_DCDIC__OFFSET  2
#define UARTICR__UARTICR_DCDIC__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTICR__UARTICR_DCDIC__MASK, UARTICR__UARTICR_DCDIC__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTICR_DSRIC
//    Width: 1,              Offset: 3
//    SW Access: write-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTICR__UARTICR_DSRIC__MASK  0x0008
#define UARTICR__UARTICR_DSRIC__OFFSET  3
#define UARTICR__UARTICR_DSRIC__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTICR__UARTICR_DSRIC__MASK, UARTICR__UARTICR_DSRIC__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTICR_RXIC
//    Width: 1,              Offset: 4
//    SW Access: write-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTICR__UARTICR_RXIC__MASK  0x0010
#define UARTICR__UARTICR_RXIC__OFFSET  4
#define UARTICR__UARTICR_RXIC__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTICR__UARTICR_RXIC__MASK, UARTICR__UARTICR_RXIC__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTICR_TXIC
//    Width: 1,              Offset: 5
//    SW Access: write-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTICR__UARTICR_TXIC__MASK  0x0020
#define UARTICR__UARTICR_TXIC__OFFSET  5
#define UARTICR__UARTICR_TXIC__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTICR__UARTICR_TXIC__MASK, UARTICR__UARTICR_TXIC__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTICR_RTIC
//    Width: 1,              Offset: 6
//    SW Access: write-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTICR__UARTICR_RTIC__MASK  0x0040
#define UARTICR__UARTICR_RTIC__OFFSET  6
#define UARTICR__UARTICR_RTIC__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTICR__UARTICR_RTIC__MASK, UARTICR__UARTICR_RTIC__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTICR_FEIC
//    Width: 1,              Offset: 7
//    SW Access: write-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTICR__UARTICR_FEIC__MASK  0x0080
#define UARTICR__UARTICR_FEIC__OFFSET  7
#define UARTICR__UARTICR_FEIC__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTICR__UARTICR_FEIC__MASK, UARTICR__UARTICR_FEIC__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTICR_PEIC
//    Width: 1,              Offset: 8
//    SW Access: write-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTICR__UARTICR_PEIC__MASK  0x0100
#define UARTICR__UARTICR_PEIC__OFFSET  8
#define UARTICR__UARTICR_PEIC__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTICR__UARTICR_PEIC__MASK, UARTICR__UARTICR_PEIC__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTICR_BEIC
//    Width: 1,              Offset: 9
//    SW Access: write-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTICR__UARTICR_BEIC__MASK  0x0200
#define UARTICR__UARTICR_BEIC__OFFSET  9
#define UARTICR__UARTICR_BEIC__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTICR__UARTICR_BEIC__MASK, UARTICR__UARTICR_BEIC__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTICR_OEIC
//    Width: 1,              Offset: 10
//    SW Access: write-only, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTICR__UARTICR_OEIC__MASK  0x0400
#define UARTICR__UARTICR_OEIC__OFFSET  10
#define UARTICR__UARTICR_OEIC__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTICR__UARTICR_OEIC__MASK, UARTICR__UARTICR_OEIC__OFFSET, data)

//--------------------------------------------------------------------
//  Register: UARTDMACR
//    
//    SW Access     : read-write
//    HW Access     : read-write
// 
//  Fields:
//       0 UARTRXDMAE     (SW:read-write, HW:read-write) 
//       1 UARTTXDMAE     (SW:read-write, HW:read-write) 
//       2 UARTDMAONERROR (SW:read-write, HW:read-write) 

//--------------------------------------------------------------------
//    Field: UARTRXDMAE
//    Width: 1,              Offset: 0
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTDMACR__UARTRXDMAE__MASK  0x0001
#define UARTDMACR__UARTRXDMAE__OFFSET  0
#define UARTDMACR__UARTRXDMAE__GET(reg)\
         OUTPUT_READ16(reg, UARTDMACR__UARTRXDMAE__MASK, UARTDMACR__UARTRXDMAE__OFFSET)
#define UARTDMACR__UARTRXDMAE__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTDMACR__UARTRXDMAE__MASK, UARTDMACR__UARTRXDMAE__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTTXDMAE
//    Width: 1,              Offset: 1
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTDMACR__UARTTXDMAE__MASK  0x0002
#define UARTDMACR__UARTTXDMAE__OFFSET  1
#define UARTDMACR__UARTTXDMAE__GET(reg)\
         OUTPUT_READ16(reg, UARTDMACR__UARTTXDMAE__MASK, UARTDMACR__UARTTXDMAE__OFFSET)
#define UARTDMACR__UARTTXDMAE__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTDMACR__UARTTXDMAE__MASK, UARTDMACR__UARTTXDMAE__OFFSET, data)

//--------------------------------------------------------------------
//    Field: UARTDMAONERROR
//    Width: 1,              Offset: 2
//    SW Access: read-write, HW Access: read-write
//--------------------------------------------------------------------
//  
#define UARTDMACR__UARTDMAONERROR__MASK  0x0004
#define UARTDMACR__UARTDMAONERROR__OFFSET  2
#define UARTDMACR__UARTDMAONERROR__GET(reg)\
         OUTPUT_READ16(reg, UARTDMACR__UARTDMAONERROR__MASK, UARTDMACR__UARTDMAONERROR__OFFSET)
#define UARTDMACR__UARTDMAONERROR__SET(reg, data)\
         OUTPUT_WRITE16(reg, UARTDMACR__UARTDMAONERROR__MASK, UARTDMACR__UARTDMAONERROR__OFFSET, data)



#endif // _REGISTERS_H
