NDSummary.OnToolTipsLoaded("File:svdb_typedef.h",{204:"<div class=\"NDToolTip TFile LC\"><div class=\"TTSummary\">Copyright (c) 2025 IC Verimeter. All rights reserved.</div></div>",207:"<div class=\"NDToolTip TMacro LC\"><div class=\"TTSummary\">Inline function definition for C++ compatibility</div></div>",209:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype209\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">typedef</span> uint8_t svScalar</div></div><div class=\"TTSummary\">Basic scalar type for SystemVerilog DPI</div></div>",210:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype210\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">typedef</span> svScalar svLogic</div></div><div class=\"TTSummary\">SystemVerilog logic type, alias for svScalar</div></div>",211:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype211\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">typedef</span> svScalar svBit</div></div><div class=\"TTSummary\">SystemVerilog bit type, alias for svScalar</div></div>",212:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype212\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">typedef</span> uint32_t svBitVecVal</div></div><div class=\"TTSummary\">SystemVerilog bit vector value type</div></div>",213:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype213\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">typedef void</span>* svOpenArrayHandle</div></div><div class=\"TTSummary\">Handle for SystemVerilog open arrays</div></div>",214:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype214\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters RightSpaceOnWide\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/3/2\"><span class=\"SHKeyword\">typedef struct</span> t_vpi_vecval {</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">uint32_t&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">aval;</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">uint32_t&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">bval;</div><div class=\"PAfterParameters LeftSpaceOnWide\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"4/1/5/4\" style=\"grid-area:2/4/3/5\">} s_vpi_vecval, *p_vpi_vecval</div></div></div></div><div class=\"TTSummary\">Structure for VPI vector values containing aval and bval fields</div></div>",215:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype215\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">typedef</span> s_vpi_vecval svLogicVecVal</div></div><div class=\"TTSummary\">SystemVerilog logic vector value type, alias for s_vpi_vecval</div></div>",216:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype216\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">#ifndef svdb_long_t <span class=\"SHKeyword\">typedef long long</span> svdb_long_t</div></div><div class=\"TTSummary\">64-bit integer type for SVDB Gateway, defaults to &quot;long long&quot;</div></div>"});