<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Thumb2InstrInfo.cpp source code [llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='Thumb2InstrInfo.cpp.html'>Thumb2InstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- Thumb2InstrInfo.cpp - Thumb-2 Instruction Information --------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Thumb-2 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="Thumb2InstrInfo.h.html">"Thumb2InstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMMachineFunctionInfo.h.html">"ARMMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="38">38</th><td><dfn class="tu decl def" id="OldT2IfCvt" title='OldT2IfCvt' data-type='cl::opt&lt;bool&gt;' data-ref="OldT2IfCvt" data-ref-filename="OldT2IfCvt">OldT2IfCvt</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"old-thumb2-ifcvt"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>,</td></tr>
<tr><th id="39">39</th><td>           <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Use old-style Thumb2 if-conversion heuristics"</q>),</td></tr>
<tr><th id="40">40</th><td>           <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="43">43</th><td><dfn class="tu decl def" id="PreferNoCSEL" title='PreferNoCSEL' data-type='cl::opt&lt;bool&gt;' data-ref="PreferNoCSEL" data-ref-filename="PreferNoCSEL">PreferNoCSEL</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"prefer-no-csel"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>,</td></tr>
<tr><th id="44">44</th><td>             <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Prefer predicated Move to CSEL"</q>),</td></tr>
<tr><th id="45">45</th><td>             <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm15Thumb2InstrInfoC1ERKNS_12ARMSubtargetE" title='llvm::Thumb2InstrInfo::Thumb2InstrInfo' data-ref="_ZN4llvm15Thumb2InstrInfoC1ERKNS_12ARMSubtargetE" data-ref-filename="_ZN4llvm15Thumb2InstrInfoC1ERKNS_12ARMSubtargetE">Thumb2InstrInfo</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="1STI" data-ref-filename="1STI">STI</dfn>)</td></tr>
<tr><th id="48">48</th><td>    : <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::ARMBaseInstrInfo' data-ref="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE" data-ref-filename="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE">(</a><a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>) {}</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i class="doc">/// Return the noop instruction to use for a noop.</i></td></tr>
<tr><th id="51">51</th><td><em>void</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Thumb2InstrInfo7getNoopERNS_6MCInstE" title='llvm::Thumb2InstrInfo::getNoop' data-ref="_ZNK4llvm15Thumb2InstrInfo7getNoopERNS_6MCInstE" data-ref-filename="_ZNK4llvm15Thumb2InstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="2NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="2NopInst" data-ref-filename="2NopInst">NopInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="52">52</th><td>  <a class="local col2 ref" href="#2NopInst" title='NopInst' data-ref="2NopInst" data-ref-filename="2NopInst">NopInst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tHINT" title='llvm::ARM::tHINT' data-ref="llvm::ARM::tHINT" data-ref-filename="llvm..ARM..tHINT">tHINT</a>);</td></tr>
<tr><th id="53">53</th><td>  <a class="local col2 ref" href="#2NopInst" title='NopInst' data-ref="2NopInst" data-ref-filename="2NopInst">NopInst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>0</var>));</td></tr>
<tr><th id="54">54</th><td>  <a class="local col2 ref" href="#2NopInst" title='NopInst' data-ref="2NopInst" data-ref-filename="2NopInst">NopInst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="55">55</th><td>  <a class="local col2 ref" href="#2NopInst" title='NopInst' data-ref="2NopInst" data-ref-filename="2NopInst">NopInst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<var>0</var>));</td></tr>
<tr><th id="56">56</th><td>}</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>unsigned</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Thumb2InstrInfo18getUnindexedOpcodeEj" title='llvm::Thumb2InstrInfo::getUnindexedOpcode' data-ref="_ZNK4llvm15Thumb2InstrInfo18getUnindexedOpcodeEj" data-ref-filename="_ZNK4llvm15Thumb2InstrInfo18getUnindexedOpcodeEj">getUnindexedOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3Opc" title='Opc' data-type='unsigned int' data-ref="3Opc" data-ref-filename="3Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="59">59</th><td>  <i>// FIXME</i></td></tr>
<tr><th id="60">60</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="61">61</th><td>}</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><em>void</em></td></tr>
<tr><th id="64">64</th><td><a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Thumb2InstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" title='llvm::Thumb2InstrInfo::ReplaceTailWithBranchTo' data-ref="_ZNK4llvm15Thumb2InstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15Thumb2InstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE">ReplaceTailWithBranchTo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="4Tail" title='Tail' data-type='MachineBasicBlock::iterator' data-ref="4Tail" data-ref-filename="4Tail">Tail</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="5NewDest" title='NewDest' data-type='llvm::MachineBasicBlock *' data-ref="5NewDest" data-ref-filename="5NewDest">NewDest</dfn>) <em>const</em> {</td></tr>
<tr><th id="66">66</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="6MBB" data-ref-filename="6MBB">MBB</dfn> = <a class="local col4 ref" href="#4Tail" title='Tail' data-ref="4Tail" data-ref-filename="4Tail">Tail</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="67">67</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col7 decl" id="7AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="7AFI" data-ref-filename="7AFI">AFI</dfn> = <a class="local col6 ref" href="#6MBB" title='MBB' data-ref="6MBB" data-ref-filename="6MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="68">68</th><td>  <b>if</b> (!<a class="local col7 ref" href="#7AFI" title='AFI' data-ref="7AFI" data-ref-filename="7AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo11hasITBlocksEv" title='llvm::ARMFunctionInfo::hasITBlocks' data-ref="_ZNK4llvm15ARMFunctionInfo11hasITBlocksEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo11hasITBlocksEv">hasITBlocks</a>() || <a class="local col4 ref" href="#4Tail" title='Tail' data-ref="4Tail" data-ref-filename="4Tail">Tail</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>()) {</td></tr>
<tr><th id="69">69</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" title='llvm::TargetInstrInfo::ReplaceTailWithBranchTo' data-ref="_ZNK4llvm15TargetInstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15TargetInstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE">ReplaceTailWithBranchTo</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#4Tail" title='Tail' data-ref="4Tail" data-ref-filename="4Tail">Tail</a>, <a class="local col5 ref" href="#5NewDest" title='NewDest' data-ref="5NewDest" data-ref-filename="5NewDest">NewDest</a>);</td></tr>
<tr><th id="70">70</th><td>    <b>return</b>;</td></tr>
<tr><th id="71">71</th><td>  }</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i>// If the first instruction of Tail is predicated, we may have to update</i></td></tr>
<tr><th id="74">74</th><td><i>  // the IT instruction.</i></td></tr>
<tr><th id="75">75</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="8PredReg" title='PredReg' data-type='llvm::Register' data-ref="8PredReg" data-ref-filename="8PredReg">PredReg</dfn>;</td></tr>
<tr><th id="76">76</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col9 decl" id="9CC" title='CC' data-type='ARMCC::CondCodes' data-ref="9CC" data-ref-filename="9CC">CC</dfn> = <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" data-ref-filename="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE">getInstrPredicate</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#4Tail" title='Tail' data-ref="4Tail" data-ref-filename="4Tail">Tail</a>, <span class='refarg'><a class="local col8 ref" href="#8PredReg" title='PredReg' data-ref="8PredReg" data-ref-filename="8PredReg">PredReg</a></span>);</td></tr>
<tr><th id="77">77</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="10MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="10MBBI" data-ref-filename="10MBBI">MBBI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#4Tail" title='Tail' data-ref="4Tail" data-ref-filename="4Tail">Tail</a>;</td></tr>
<tr><th id="78">78</th><td>  <b>if</b> (<a class="local col9 ref" href="#9CC" title='CC' data-ref="9CC" data-ref-filename="9CC">CC</a> != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>)</td></tr>
<tr><th id="79">79</th><td>    <i>// Expecting at least the t2IT instruction before it.</i></td></tr>
<tr><th id="80">80</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI" data-ref-filename="10MBBI">MBBI</a>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i>// Actually replace the tail.</i></td></tr>
<tr><th id="83">83</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" title='llvm::TargetInstrInfo::ReplaceTailWithBranchTo' data-ref="_ZNK4llvm15TargetInstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15TargetInstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE">ReplaceTailWithBranchTo</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#4Tail" title='Tail' data-ref="4Tail" data-ref-filename="4Tail">Tail</a>, <a class="local col5 ref" href="#5NewDest" title='NewDest' data-ref="5NewDest" data-ref-filename="5NewDest">NewDest</a>);</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i>// Fix up IT.</i></td></tr>
<tr><th id="86">86</th><td>  <b>if</b> (<a class="local col9 ref" href="#9CC" title='CC' data-ref="9CC" data-ref-filename="9CC">CC</a> != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>) {</td></tr>
<tr><th id="87">87</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="11E" title='E' data-type='MachineBasicBlock::iterator' data-ref="11E" data-ref-filename="11E">E</dfn> = <a class="local col6 ref" href="#6MBB" title='MBB' data-ref="6MBB" data-ref-filename="6MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="88">88</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="12Count" title='Count' data-type='unsigned int' data-ref="12Count" data-ref-filename="12Count">Count</dfn> = <var>4</var>; <i>// At most 4 instructions in an IT block.</i></td></tr>
<tr><th id="89">89</th><td>    <b>while</b> (<a class="local col2 ref" href="#12Count" title='Count' data-ref="12Count" data-ref-filename="12Count">Count</a> &amp;&amp; <a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI" data-ref-filename="10MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#11E" title='E' data-ref="11E" data-ref-filename="11E">E</a>) {</td></tr>
<tr><th id="90">90</th><td>      <b>if</b> (<a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI" data-ref-filename="10MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="91">91</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI" data-ref-filename="10MBBI">MBBI</a>;</td></tr>
<tr><th id="92">92</th><td>        <b>continue</b>;</td></tr>
<tr><th id="93">93</th><td>      }</td></tr>
<tr><th id="94">94</th><td>      <b>if</b> (<a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI" data-ref-filename="10MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2IT" title='llvm::ARM::t2IT' data-ref="llvm::ARM::t2IT" data-ref-filename="llvm..ARM..t2IT">t2IT</a>) {</td></tr>
<tr><th id="95">95</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="13Mask" title='Mask' data-type='unsigned int' data-ref="13Mask" data-ref-filename="13Mask">Mask</dfn> = <a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI" data-ref-filename="10MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="96">96</th><td>        <b>if</b> (<a class="local col2 ref" href="#12Count" title='Count' data-ref="12Count" data-ref-filename="12Count">Count</a> == <var>4</var>)</td></tr>
<tr><th id="97">97</th><td>          <a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI" data-ref-filename="10MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="98">98</th><td>        <b>else</b> {</td></tr>
<tr><th id="99">99</th><td>          <em>unsigned</em> <dfn class="local col4 decl" id="14MaskOn" title='MaskOn' data-type='unsigned int' data-ref="14MaskOn" data-ref-filename="14MaskOn">MaskOn</dfn> = <var>1</var> &lt;&lt; <a class="local col2 ref" href="#12Count" title='Count' data-ref="12Count" data-ref-filename="12Count">Count</a>;</td></tr>
<tr><th id="100">100</th><td>          <em>unsigned</em> <dfn class="local col5 decl" id="15MaskOff" title='MaskOff' data-type='unsigned int' data-ref="15MaskOff" data-ref-filename="15MaskOff">MaskOff</dfn> = ~(<a class="local col4 ref" href="#14MaskOn" title='MaskOn' data-ref="14MaskOn" data-ref-filename="14MaskOn">MaskOn</a> - <var>1</var>);</td></tr>
<tr><th id="101">101</th><td>          <a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI" data-ref-filename="10MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>((<a class="local col3 ref" href="#13Mask" title='Mask' data-ref="13Mask" data-ref-filename="13Mask">Mask</a> &amp; <a class="local col5 ref" href="#15MaskOff" title='MaskOff' data-ref="15MaskOff" data-ref-filename="15MaskOff">MaskOff</a>) | <a class="local col4 ref" href="#14MaskOn" title='MaskOn' data-ref="14MaskOn" data-ref-filename="14MaskOn">MaskOn</a>);</td></tr>
<tr><th id="102">102</th><td>        }</td></tr>
<tr><th id="103">103</th><td>        <b>return</b>;</td></tr>
<tr><th id="104">104</th><td>      }</td></tr>
<tr><th id="105">105</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI" data-ref-filename="10MBBI">MBBI</a>;</td></tr>
<tr><th id="106">106</th><td>      --<a class="local col2 ref" href="#12Count" title='Count' data-ref="12Count" data-ref-filename="12Count">Count</a>;</td></tr>
<tr><th id="107">107</th><td>    }</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>    <i>// Ctrl flow can reach here if branch folding is run before IT block</i></td></tr>
<tr><th id="110">110</th><td><i>    // formation pass.</i></td></tr>
<tr><th id="111">111</th><td>  }</td></tr>
<tr><th id="112">112</th><td>}</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><em>bool</em></td></tr>
<tr><th id="115">115</th><td><a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Thumb2InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Thumb2InstrInfo::isLegalToSplitMBBAt' data-ref="_ZNK4llvm15Thumb2InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15Thumb2InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">isLegalToSplitMBBAt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="16MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="16MBB" data-ref-filename="16MBB">MBB</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="17MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="17MBBI" data-ref-filename="17MBBI">MBBI</dfn>) <em>const</em> {</td></tr>
<tr><th id="117">117</th><td>  <b>while</b> (<a class="local col7 ref" href="#17MBBI" title='MBBI' data-ref="17MBBI" data-ref-filename="17MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="118">118</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#17MBBI" title='MBBI' data-ref="17MBBI" data-ref-filename="17MBBI">MBBI</a>;</td></tr>
<tr><th id="119">119</th><td>    <b>if</b> (<a class="local col7 ref" href="#17MBBI" title='MBBI' data-ref="17MBBI" data-ref-filename="17MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#16MBB" title='MBB' data-ref="16MBB" data-ref-filename="16MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="120">120</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="18PredReg" title='PredReg' data-type='llvm::Register' data-ref="18PredReg" data-ref-filename="18PredReg">PredReg</dfn>;</td></tr>
<tr><th id="124">124</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm19getITInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" title='llvm::getITInstrPredicate' data-ref="_ZN4llvm19getITInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" data-ref-filename="_ZN4llvm19getITInstrPredicateERKNS_12MachineInstrERNS_8RegisterE">getITInstrPredicate</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#17MBBI" title='MBBI' data-ref="17MBBI" data-ref-filename="17MBBI">MBBI</a>, <span class='refarg'><a class="local col8 ref" href="#18PredReg" title='PredReg' data-ref="18PredReg" data-ref-filename="18PredReg">PredReg</a></span>) == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>;</td></tr>
<tr><th id="125">125</th><td>}</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="128">128</th><td><a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Thumb2InstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" title='llvm::Thumb2InstrInfo::optimizeSelect' data-ref="_ZNK4llvm15Thumb2InstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" data-ref-filename="_ZNK4llvm15Thumb2InstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb">optimizeSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="19MI" data-ref-filename="19MI">MI</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl" data-ref-filename="llvm..SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="20SeenMIs" title='SeenMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="20SeenMIs" data-ref-filename="20SeenMIs">SeenMIs</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                <em>bool</em> <dfn class="local col1 decl" id="21PreferFalse" title='PreferFalse' data-type='bool' data-ref="21PreferFalse" data-ref-filename="21PreferFalse">PreferFalse</dfn>) <em>const</em> {</td></tr>
<tr><th id="131">131</th><td>  <i>// Try to use the base optimizeSelect, which uses canFoldIntoMOVCC to fold the</i></td></tr>
<tr><th id="132">132</th><td><i>  // MOVCC into another instruction. If that fails on 8.1-M fall back to using a</i></td></tr>
<tr><th id="133">133</th><td><i>  // CSEL.</i></td></tr>
<tr><th id="134">134</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="22RV" title='RV' data-type='llvm::MachineInstr *' data-ref="22RV" data-ref-filename="22RV">RV</dfn> = <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" title='llvm::ARMBaseInstrInfo::optimizeSelect' data-ref="_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb">optimizeSelect</a>(<span class='refarg'><a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a></span>, <span class='refarg'><a class="local col0 ref" href="#20SeenMIs" title='SeenMIs' data-ref="20SeenMIs" data-ref-filename="20SeenMIs">SeenMIs</a></span>, <a class="local col1 ref" href="#21PreferFalse" title='PreferFalse' data-ref="21PreferFalse" data-ref-filename="21PreferFalse">PreferFalse</a>);</td></tr>
<tr><th id="135">135</th><td>  <b>if</b> (!<a class="local col2 ref" href="#22RV" title='RV' data-ref="22RV" data-ref-filename="22RV">RV</a> &amp;&amp; <a class="member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv" title='llvm::ARMBaseInstrInfo::getSubtarget' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv">getSubtarget</a>().<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" title='llvm::ARMSubtarget::hasV8_1MMainlineOps' data-ref="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv">hasV8_1MMainlineOps</a>() &amp;&amp; !<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#PreferNoCSEL" title='PreferNoCSEL' data-use='m' data-ref="PreferNoCSEL" data-ref-filename="PreferNoCSEL">PreferNoCSEL</a>) {</td></tr>
<tr><th id="136">136</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="23DestReg" title='DestReg' data-type='llvm::Register' data-ref="23DestReg" data-ref-filename="23DestReg">DestReg</dfn> = <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>    <b>if</b> (!<a class="local col3 ref" href="#23DestReg" title='DestReg' data-ref="23DestReg" data-ref-filename="23DestReg">DestReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="139">139</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="24NewMI" title='NewMI' data-type='llvm::MachineInstrBuilder' data-ref="24NewMI" data-ref-filename="24NewMI">NewMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a></span>, <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="142">142</th><td>                                        <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2CSEL" title='llvm::ARM::t2CSEL' data-ref="llvm::ARM::t2CSEL" data-ref-filename="llvm..ARM..t2CSEL">t2CSEL</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#23DestReg" title='DestReg' data-ref="23DestReg" data-ref-filename="23DestReg">DestReg</a>)</td></tr>
<tr><th id="143">143</th><td>                                    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="144">144</th><td>                                    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="145">145</th><td>                                    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="146">146</th><td>    <a class="local col0 ref" href="#20SeenMIs" title='SeenMIs' data-ref="20SeenMIs" data-ref-filename="20SeenMIs">SeenMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#24NewMI" title='NewMI' data-ref="24NewMI" data-ref-filename="24NewMI">NewMI</a>);</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#24NewMI" title='NewMI' data-ref="24NewMI" data-ref-filename="24NewMI">NewMI</a>;</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td>  <b>return</b> <a class="local col2 ref" href="#22RV" title='RV' data-ref="22RV" data-ref-filename="22RV">RV</a>;</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><em>void</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Thumb2InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::Thumb2InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Thumb2InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm15Thumb2InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="25MBB" data-ref-filename="25MBB">MBB</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="26I" title='I' data-type='MachineBasicBlock::iterator' data-ref="26I" data-ref-filename="26I">I</dfn>,</td></tr>
<tr><th id="154">154</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="27DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="27DL" data-ref-filename="27DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="28DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="28DestReg" data-ref-filename="28DestReg">DestReg</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="29SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="29SrcReg" data-ref-filename="29SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="30KillSrc" title='KillSrc' data-type='bool' data-ref="30KillSrc" data-ref-filename="30KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="156">156</th><td>  <i>// Handle SPR, DPR, and QPR copies.</i></td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (!<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRRegClass" title='llvm::ARM::GPRRegClass' data-ref="llvm::ARM::GPRRegClass" data-ref-filename="llvm..ARM..GPRRegClass">GPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#28DestReg" title='DestReg' data-ref="28DestReg" data-ref-filename="28DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#29SrcReg" title='SrcReg' data-ref="29SrcReg" data-ref-filename="29SrcReg">SrcReg</a>))</td></tr>
<tr><th id="158">158</th><td>    <b>return</b> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::ARMBaseInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</a>(<span class='refarg'><a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB" data-ref-filename="25MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>, <a class="local col7 ref" href="#27DL" title='DL' data-ref="27DL" data-ref-filename="27DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col8 ref" href="#28DestReg" title='DestReg' data-ref="28DestReg" data-ref-filename="28DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col9 ref" href="#29SrcReg" title='SrcReg' data-ref="29SrcReg" data-ref-filename="29SrcReg">SrcReg</a>, <a class="local col0 ref" href="#30KillSrc" title='KillSrc' data-ref="30KillSrc" data-ref-filename="30KillSrc">KillSrc</a>);</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB" data-ref-filename="25MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#26I" title='I' data-ref="26I" data-ref-filename="26I">I</a>, <a class="local col7 ref" href="#27DL" title='DL' data-ref="27DL" data-ref-filename="27DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVr" title='llvm::ARM::tMOVr' data-ref="llvm::ARM::tMOVr" data-ref-filename="llvm..ARM..tMOVr">tMOVr</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#28DestReg" title='DestReg' data-ref="28DestReg" data-ref-filename="28DestReg">DestReg</a>)</td></tr>
<tr><th id="161">161</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#29SrcReg" title='SrcReg' data-ref="29SrcReg" data-ref-filename="29SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#30KillSrc" title='KillSrc' data-ref="30KillSrc" data-ref-filename="30KillSrc">KillSrc</a>))</td></tr>
<tr><th id="162">162</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="163">163</th><td>}</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><em>void</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a>::</td></tr>
<tr><th id="166">166</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm15Thumb2InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_1913264442" title='llvm::Thumb2InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm15Thumb2InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_1913264442" data-ref-filename="_ZNK4llvm15Thumb2InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_1913264442">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="31MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="31MBB" data-ref-filename="31MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="32I" title='I' data-type='MachineBasicBlock::iterator' data-ref="32I" data-ref-filename="32I">I</dfn>,</td></tr>
<tr><th id="167">167</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="33SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="33SrcReg" data-ref-filename="33SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="34isKill" title='isKill' data-type='bool' data-ref="34isKill" data-ref-filename="34isKill">isKill</dfn>, <em>int</em> <dfn class="local col5 decl" id="35FI" title='FI' data-type='int' data-ref="35FI" data-ref-filename="35FI">FI</dfn>,</td></tr>
<tr><th id="168">168</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="36RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="36RC" data-ref-filename="36RC">RC</dfn>,</td></tr>
<tr><th id="169">169</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="37TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="37TRI" data-ref-filename="37TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="170">170</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col8 decl" id="38DL" title='DL' data-type='llvm::DebugLoc' data-ref="38DL" data-ref-filename="38DL">DL</dfn>;</td></tr>
<tr><th id="171">171</th><td>  <b>if</b> (<a class="local col2 ref" href="#32I" title='I' data-ref="32I" data-ref-filename="32I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#31MBB" title='MBB' data-ref="31MBB" data-ref-filename="31MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col8 ref" href="#38DL" title='DL' data-ref="38DL" data-ref-filename="38DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col2 ref" href="#32I" title='I' data-ref="32I" data-ref-filename="32I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="39MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="39MF" data-ref-filename="39MF">MF</dfn> = *<a class="local col1 ref" href="#31MBB" title='MBB' data-ref="31MBB" data-ref-filename="31MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col0 decl" id="40MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="40MFI" data-ref-filename="40MFI">MFI</dfn> = <a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF" data-ref-filename="39MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="175">175</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="41MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="41MMO" data-ref-filename="41MMO">MMO</dfn> = <a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF" data-ref-filename="39MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="176">176</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF" data-ref-filename="39MF">MF</a></span>, <a class="local col5 ref" href="#35FI" title='FI' data-ref="35FI" data-ref-filename="35FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>,</td></tr>
<tr><th id="177">177</th><td>      <a class="local col0 ref" href="#40MFI" title='MFI' data-ref="40MFI" data-ref-filename="40MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col5 ref" href="#35FI" title='FI' data-ref="35FI" data-ref-filename="35FI">FI</a>), <a class="local col0 ref" href="#40MFI" title='MFI' data-ref="40MFI" data-ref-filename="40MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col5 ref" href="#35FI" title='FI' data-ref="35FI" data-ref-filename="35FI">FI</a>));</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRRegClass" title='llvm::ARM::GPRRegClass' data-ref="llvm::ARM::GPRRegClass" data-ref-filename="llvm..ARM..GPRRegClass">GPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col6 ref" href="#36RC" title='RC' data-ref="36RC" data-ref-filename="36RC">RC</a>)) {</td></tr>
<tr><th id="180">180</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#31MBB" title='MBB' data-ref="31MBB" data-ref-filename="31MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#32I" title='I' data-ref="32I" data-ref-filename="32I">I</a>, <a class="local col8 ref" href="#38DL" title='DL' data-ref="38DL" data-ref-filename="38DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRi12" title='llvm::ARM::t2STRi12' data-ref="llvm::ARM::t2STRi12" data-ref-filename="llvm..ARM..t2STRi12">t2STRi12</a>))</td></tr>
<tr><th id="181">181</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#33SrcReg" title='SrcReg' data-ref="33SrcReg" data-ref-filename="33SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#34isKill" title='isKill' data-ref="34isKill" data-ref-filename="34isKill">isKill</a>))</td></tr>
<tr><th id="182">182</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col5 ref" href="#35FI" title='FI' data-ref="35FI" data-ref-filename="35FI">FI</a>)</td></tr>
<tr><th id="183">183</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="184">184</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#41MMO" title='MMO' data-ref="41MMO" data-ref-filename="41MMO">MMO</a>)</td></tr>
<tr><th id="185">185</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="186">186</th><td>    <b>return</b>;</td></tr>
<tr><th id="187">187</th><td>  }</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRPairRegClass" title='llvm::ARM::GPRPairRegClass' data-ref="llvm::ARM::GPRPairRegClass" data-ref-filename="llvm..ARM..GPRPairRegClass">GPRPairRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col6 ref" href="#36RC" title='RC' data-ref="36RC" data-ref-filename="36RC">RC</a>)) {</td></tr>
<tr><th id="190">190</th><td>    <i>// Thumb2 STRD expects its dest-registers to be in rGPR. Not a problem for</i></td></tr>
<tr><th id="191">191</th><td><i>    // gsub_0, but needs an extra constraint for gsub_1 (which could be sp</i></td></tr>
<tr><th id="192">192</th><td><i>    // otherwise).</i></td></tr>
<tr><th id="193">193</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#33SrcReg" title='SrcReg' data-ref="33SrcReg" data-ref-filename="33SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="194">194</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="42MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="42MRI" data-ref-filename="42MRI">MRI</dfn> = &amp;<a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF" data-ref-filename="39MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="195">195</th><td>      <a class="local col2 ref" href="#42MRI" title='MRI' data-ref="42MRI" data-ref-filename="42MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#33SrcReg" title='SrcReg' data-ref="33SrcReg" data-ref-filename="33SrcReg">SrcReg</a>, &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRPairnospRegClass" title='llvm::ARM::GPRPairnospRegClass' data-ref="llvm::ARM::GPRPairnospRegClass" data-ref-filename="llvm..ARM..GPRPairnospRegClass">GPRPairnospRegClass</a>);</td></tr>
<tr><th id="196">196</th><td>    }</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="43MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="43MIB" data-ref-filename="43MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#31MBB" title='MBB' data-ref="31MBB" data-ref-filename="31MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#32I" title='I' data-ref="32I" data-ref-filename="32I">I</a>, <a class="local col8 ref" href="#38DL" title='DL' data-ref="38DL" data-ref-filename="38DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRDi8" title='llvm::ARM::t2STRDi8' data-ref="llvm::ARM::t2STRDi8" data-ref-filename="llvm..ARM..t2STRDi8">t2STRDi8</a>));</td></tr>
<tr><th id="199">199</th><td>    <a class="member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col3 ref" href="#43MIB" title='MIB' data-ref="43MIB" data-ref-filename="43MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#33SrcReg" title='SrcReg' data-ref="33SrcReg" data-ref-filename="33SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_0" title='llvm::ARM::gsub_0' data-ref="llvm::ARM::gsub_0" data-ref-filename="llvm..ARM..gsub_0">gsub_0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#34isKill" title='isKill' data-ref="34isKill" data-ref-filename="34isKill">isKill</a>), <a class="local col7 ref" href="#37TRI" title='TRI' data-ref="37TRI" data-ref-filename="37TRI">TRI</a>);</td></tr>
<tr><th id="200">200</th><td>    <a class="member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col3 ref" href="#43MIB" title='MIB' data-ref="43MIB" data-ref-filename="43MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#33SrcReg" title='SrcReg' data-ref="33SrcReg" data-ref-filename="33SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_1" title='llvm::ARM::gsub_1' data-ref="llvm::ARM::gsub_1" data-ref-filename="llvm..ARM..gsub_1">gsub_1</a>, <var>0</var>, <a class="local col7 ref" href="#37TRI" title='TRI' data-ref="37TRI" data-ref-filename="37TRI">TRI</a>);</td></tr>
<tr><th id="201">201</th><td>    <a class="local col3 ref" href="#43MIB" title='MIB' data-ref="43MIB" data-ref-filename="43MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col5 ref" href="#35FI" title='FI' data-ref="35FI" data-ref-filename="35FI">FI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col1 ref" href="#41MMO" title='MMO' data-ref="41MMO" data-ref-filename="41MMO">MMO</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="202">202</th><td>    <b>return</b>;</td></tr>
<tr><th id="203">203</th><td>  }</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_15384722" title='llvm::ARMBaseInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_15384722" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_15384722">storeRegToStackSlot</a>(<span class='refarg'><a class="local col1 ref" href="#31MBB" title='MBB' data-ref="31MBB" data-ref-filename="31MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#32I" title='I' data-ref="32I" data-ref-filename="32I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#33SrcReg" title='SrcReg' data-ref="33SrcReg" data-ref-filename="33SrcReg">SrcReg</a>, <a class="local col4 ref" href="#34isKill" title='isKill' data-ref="34isKill" data-ref-filename="34isKill">isKill</a>, <a class="local col5 ref" href="#35FI" title='FI' data-ref="35FI" data-ref-filename="35FI">FI</a>, <a class="local col6 ref" href="#36RC" title='RC' data-ref="36RC" data-ref-filename="36RC">RC</a>, <a class="local col7 ref" href="#37TRI" title='TRI' data-ref="37TRI" data-ref-filename="37TRI">TRI</a>);</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><em>void</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a>::</td></tr>
<tr><th id="209">209</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm15Thumb2InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_192210757" title='llvm::Thumb2InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm15Thumb2InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_192210757" data-ref-filename="_ZNK4llvm15Thumb2InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_192210757">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="44MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="44MBB" data-ref-filename="44MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="45I" title='I' data-type='MachineBasicBlock::iterator' data-ref="45I" data-ref-filename="45I">I</dfn>,</td></tr>
<tr><th id="210">210</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="46DestReg" title='DestReg' data-type='llvm::Register' data-ref="46DestReg" data-ref-filename="46DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col7 decl" id="47FI" title='FI' data-type='int' data-ref="47FI" data-ref-filename="47FI">FI</dfn>,</td></tr>
<tr><th id="211">211</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="48RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="48RC" data-ref-filename="48RC">RC</dfn>,</td></tr>
<tr><th id="212">212</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="49TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="49TRI" data-ref-filename="49TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="213">213</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="50MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="50MF" data-ref-filename="50MF">MF</dfn> = *<a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB" data-ref-filename="44MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="214">214</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="51MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="51MFI" data-ref-filename="51MFI">MFI</dfn> = <a class="local col0 ref" href="#50MF" title='MF' data-ref="50MF" data-ref-filename="50MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="215">215</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="52MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="52MMO" data-ref-filename="52MMO">MMO</dfn> = <a class="local col0 ref" href="#50MF" title='MF' data-ref="50MF" data-ref-filename="50MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="216">216</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col0 ref" href="#50MF" title='MF' data-ref="50MF" data-ref-filename="50MF">MF</a></span>, <a class="local col7 ref" href="#47FI" title='FI' data-ref="47FI" data-ref-filename="47FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>,</td></tr>
<tr><th id="217">217</th><td>      <a class="local col1 ref" href="#51MFI" title='MFI' data-ref="51MFI" data-ref-filename="51MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col7 ref" href="#47FI" title='FI' data-ref="47FI" data-ref-filename="47FI">FI</a>), <a class="local col1 ref" href="#51MFI" title='MFI' data-ref="51MFI" data-ref-filename="51MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col7 ref" href="#47FI" title='FI' data-ref="47FI" data-ref-filename="47FI">FI</a>));</td></tr>
<tr><th id="218">218</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="53DL" title='DL' data-type='llvm::DebugLoc' data-ref="53DL" data-ref-filename="53DL">DL</dfn>;</td></tr>
<tr><th id="219">219</th><td>  <b>if</b> (<a class="local col5 ref" href="#45I" title='I' data-ref="45I" data-ref-filename="45I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB" data-ref-filename="44MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col3 ref" href="#53DL" title='DL' data-ref="53DL" data-ref-filename="53DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col5 ref" href="#45I" title='I' data-ref="45I" data-ref-filename="45I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRRegClass" title='llvm::ARM::GPRRegClass' data-ref="llvm::ARM::GPRRegClass" data-ref-filename="llvm..ARM..GPRRegClass">GPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#48RC" title='RC' data-ref="48RC" data-ref-filename="48RC">RC</a>)) {</td></tr>
<tr><th id="222">222</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB" data-ref-filename="44MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#45I" title='I' data-ref="45I" data-ref-filename="45I">I</a>, <a class="local col3 ref" href="#53DL" title='DL' data-ref="53DL" data-ref-filename="53DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi12" title='llvm::ARM::t2LDRi12' data-ref="llvm::ARM::t2LDRi12" data-ref-filename="llvm..ARM..t2LDRi12">t2LDRi12</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#46DestReg" title='DestReg' data-ref="46DestReg" data-ref-filename="46DestReg">DestReg</a>)</td></tr>
<tr><th id="223">223</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col7 ref" href="#47FI" title='FI' data-ref="47FI" data-ref-filename="47FI">FI</a>)</td></tr>
<tr><th id="224">224</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="225">225</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col2 ref" href="#52MMO" title='MMO' data-ref="52MMO" data-ref-filename="52MMO">MMO</a>)</td></tr>
<tr><th id="226">226</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="227">227</th><td>    <b>return</b>;</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRPairRegClass" title='llvm::ARM::GPRPairRegClass' data-ref="llvm::ARM::GPRPairRegClass" data-ref-filename="llvm..ARM..GPRPairRegClass">GPRPairRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#48RC" title='RC' data-ref="48RC" data-ref-filename="48RC">RC</a>)) {</td></tr>
<tr><th id="231">231</th><td>    <i>// Thumb2 LDRD expects its dest-registers to be in rGPR. Not a problem for</i></td></tr>
<tr><th id="232">232</th><td><i>    // gsub_0, but needs an extra constraint for gsub_1 (which could be sp</i></td></tr>
<tr><th id="233">233</th><td><i>    // otherwise).</i></td></tr>
<tr><th id="234">234</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#46DestReg" title='DestReg' data-ref="46DestReg" data-ref-filename="46DestReg">DestReg</a>)) {</td></tr>
<tr><th id="235">235</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="54MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="54MRI" data-ref-filename="54MRI">MRI</dfn> = &amp;<a class="local col0 ref" href="#50MF" title='MF' data-ref="50MF" data-ref-filename="50MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="236">236</th><td>      <a class="local col4 ref" href="#54MRI" title='MRI' data-ref="54MRI" data-ref-filename="54MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#46DestReg" title='DestReg' data-ref="46DestReg" data-ref-filename="46DestReg">DestReg</a>, &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRPairnospRegClass" title='llvm::ARM::GPRPairnospRegClass' data-ref="llvm::ARM::GPRPairnospRegClass" data-ref-filename="llvm..ARM..GPRPairnospRegClass">GPRPairnospRegClass</a>);</td></tr>
<tr><th id="237">237</th><td>    }</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="55MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="55MIB" data-ref-filename="55MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB" data-ref-filename="44MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#45I" title='I' data-ref="45I" data-ref-filename="45I">I</a>, <a class="local col3 ref" href="#53DL" title='DL' data-ref="53DL" data-ref-filename="53DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRDi8" title='llvm::ARM::t2LDRDi8' data-ref="llvm::ARM::t2LDRDi8" data-ref-filename="llvm..ARM..t2LDRDi8">t2LDRDi8</a>));</td></tr>
<tr><th id="240">240</th><td>    <a class="member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#55MIB" title='MIB' data-ref="55MIB" data-ref-filename="55MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#46DestReg" title='DestReg' data-ref="46DestReg" data-ref-filename="46DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_0" title='llvm::ARM::gsub_0' data-ref="llvm::ARM::gsub_0" data-ref-filename="llvm..ARM..gsub_0">gsub_0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col9 ref" href="#49TRI" title='TRI' data-ref="49TRI" data-ref-filename="49TRI">TRI</a>);</td></tr>
<tr><th id="241">241</th><td>    <a class="member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" title='llvm::ARMBaseInstrInfo::AddDReg' data-ref="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo7AddDRegERNS_19MachineInstrBuilderEjjjPKNS_18TargetRegisterInfoE">AddDReg</a>(<span class='refarg'><a class="local col5 ref" href="#55MIB" title='MIB' data-ref="55MIB" data-ref-filename="55MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#46DestReg" title='DestReg' data-ref="46DestReg" data-ref-filename="46DestReg">DestReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_1" title='llvm::ARM::gsub_1' data-ref="llvm::ARM::gsub_1" data-ref-filename="llvm..ARM..gsub_1">gsub_1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::DefineNoRead" title='llvm::RegState::DefineNoRead' data-ref="llvm::RegState::DefineNoRead" data-ref-filename="llvm..RegState..DefineNoRead">DefineNoRead</a>, <a class="local col9 ref" href="#49TRI" title='TRI' data-ref="49TRI" data-ref-filename="49TRI">TRI</a>);</td></tr>
<tr><th id="242">242</th><td>    <a class="local col5 ref" href="#55MIB" title='MIB' data-ref="55MIB" data-ref-filename="55MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col7 ref" href="#47FI" title='FI' data-ref="47FI" data-ref-filename="47FI">FI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col2 ref" href="#52MMO" title='MMO' data-ref="52MMO" data-ref-filename="52MMO">MMO</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#46DestReg" title='DestReg' data-ref="46DestReg" data-ref-filename="46DestReg">DestReg</a>))</td></tr>
<tr><th id="245">245</th><td>      <a class="local col5 ref" href="#55MIB" title='MIB' data-ref="55MIB" data-ref-filename="55MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#46DestReg" title='DestReg' data-ref="46DestReg" data-ref-filename="46DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="246">246</th><td>    <b>return</b>;</td></tr>
<tr><th id="247">247</th><td>  }</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_113396408" title='llvm::ARMBaseInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_113396408" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_113396408">loadRegFromStackSlot</a>(<span class='refarg'><a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB" data-ref-filename="44MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#45I" title='I' data-ref="45I" data-ref-filename="45I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#46DestReg" title='DestReg' data-ref="46DestReg" data-ref-filename="46DestReg">DestReg</a>, <a class="local col7 ref" href="#47FI" title='FI' data-ref="47FI" data-ref-filename="47FI">FI</a>, <a class="local col8 ref" href="#48RC" title='RC' data-ref="48RC" data-ref-filename="48RC">RC</a>, <a class="local col9 ref" href="#49TRI" title='TRI' data-ref="49TRI" data-ref-filename="49TRI">TRI</a>);</td></tr>
<tr><th id="250">250</th><td>}</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><em>void</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Thumb2InstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Thumb2InstrInfo::expandLoadStackGuard' data-ref="_ZNK4llvm15Thumb2InstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15Thumb2InstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandLoadStackGuard</dfn>(</td></tr>
<tr><th id="253">253</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="56MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="56MI" data-ref-filename="56MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="254">254</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="57MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="57MF" data-ref-filename="57MF">MF</dfn> = *<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="255">255</th><td>  <b>if</b> (<a class="local col7 ref" href="#57MF" title='MF' data-ref="57MF" data-ref-filename="57MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv" data-ref-filename="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>())</td></tr>
<tr><th id="256">256</th><td>    <a class="member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::ARMBaseInstrInfo::expandLoadStackGuardBase' data-ref="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">expandLoadStackGuardBase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOV_ga_pcrel" title='llvm::ARM::t2MOV_ga_pcrel' data-ref="llvm::ARM::t2MOV_ga_pcrel" data-ref-filename="llvm..ARM..t2MOV_ga_pcrel">t2MOV_ga_pcrel</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi12" title='llvm::ARM::t2LDRi12' data-ref="llvm::ARM::t2LDRi12" data-ref-filename="llvm..ARM..t2LDRi12">t2LDRi12</a>);</td></tr>
<tr><th id="257">257</th><td>  <b>else</b></td></tr>
<tr><th id="258">258</th><td>    <a class="member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::ARMBaseInstrInfo::expandLoadStackGuardBase' data-ref="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo24expandLoadStackGuardBaseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">expandLoadStackGuardBase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi32imm" title='llvm::ARM::t2MOVi32imm' data-ref="llvm::ARM::t2MOVi32imm" data-ref-filename="llvm..ARM..t2MOVi32imm">t2MOVi32imm</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi12" title='llvm::ARM::t2LDRi12' data-ref="llvm::ARM::t2LDRi12" data-ref-filename="llvm..ARM..t2LDRi12">t2LDRi12</a>);</td></tr>
<tr><th id="259">259</th><td>}</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Thumb2InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::Thumb2InstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15Thumb2InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15Thumb2InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="58MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="58MI" data-ref-filename="58MI">MI</dfn>,</td></tr>
<tr><th id="262">262</th><td>                                                      <em>bool</em> <dfn class="local col9 decl" id="59NewMI" title='NewMI' data-type='bool' data-ref="59NewMI" data-ref-filename="59NewMI">NewMI</dfn>,</td></tr>
<tr><th id="263">263</th><td>                                                      <em>unsigned</em> <dfn class="local col0 decl" id="60OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="60OpIdx1" data-ref-filename="60OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="264">264</th><td>                                                      <em>unsigned</em> <dfn class="local col1 decl" id="61OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="61OpIdx2" data-ref-filename="61OpIdx2">OpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="265">265</th><td>  <b>switch</b> (<a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI" data-ref-filename="58MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="266">266</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VMAXNMAf16" title='llvm::ARM::MVE_VMAXNMAf16' data-ref="llvm::ARM::MVE_VMAXNMAf16" data-ref-filename="llvm..ARM..MVE_VMAXNMAf16">MVE_VMAXNMAf16</a>:</td></tr>
<tr><th id="267">267</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VMAXNMAf32" title='llvm::ARM::MVE_VMAXNMAf32' data-ref="llvm::ARM::MVE_VMAXNMAf32" data-ref-filename="llvm..ARM..MVE_VMAXNMAf32">MVE_VMAXNMAf32</a>:</td></tr>
<tr><th id="268">268</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VMINNMAf16" title='llvm::ARM::MVE_VMINNMAf16' data-ref="llvm::ARM::MVE_VMINNMAf16" data-ref-filename="llvm..ARM..MVE_VMINNMAf16">MVE_VMINNMAf16</a>:</td></tr>
<tr><th id="269">269</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VMINNMAf32" title='llvm::ARM::MVE_VMINNMAf32' data-ref="llvm::ARM::MVE_VMINNMAf32" data-ref-filename="llvm..ARM..MVE_VMINNMAf32">MVE_VMINNMAf32</a>:</td></tr>
<tr><th id="270">270</th><td>    <i>// Don't allow predicated instructions to be commuted.</i></td></tr>
<tr><th id="271">271</th><td>    <b>if</b> (<a class="ref fn" href="Thumb2InstrInfo.h.html#_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE" title='llvm::getVPTInstrPredicate' data-ref="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE">getVPTInstrPredicate</a>(<a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI" data-ref-filename="58MI">MI</a>) != <span class="namespace">ARMVCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMVCC::None" title='llvm::ARMVCC::None' data-ref="llvm::ARMVCC::None" data-ref-filename="llvm..ARMVCC..None">None</a>)</td></tr>
<tr><th id="272">272</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="273">273</th><td>  }</td></tr>
<tr><th id="274">274</th><td>  <b>return</b> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>::<a class="virtual member fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::ARMBaseInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI" data-ref-filename="58MI">MI</a></span>, <a class="local col9 ref" href="#59NewMI" title='NewMI' data-ref="59NewMI" data-ref-filename="59NewMI">NewMI</a>, <a class="local col0 ref" href="#60OpIdx1" title='OpIdx1' data-ref="60OpIdx1" data-ref-filename="60OpIdx1">OpIdx1</a>, <a class="local col1 ref" href="#61OpIdx2" title='OpIdx2' data-ref="61OpIdx2" data-ref-filename="61OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="275">275</th><td>}</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_52492291" title='llvm::emitT2RegPlusImmediate' data-ref="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_52492291" data-ref-filename="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_52492291">emitT2RegPlusImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="62MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="62MBB" data-ref-filename="62MBB">MBB</dfn>,</td></tr>
<tr><th id="278">278</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col3 decl" id="63MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="63MBBI" data-ref-filename="63MBBI">MBBI</dfn>,</td></tr>
<tr><th id="279">279</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="64dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="64dl" data-ref-filename="64dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="65DestReg" title='DestReg' data-type='llvm::Register' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</dfn>,</td></tr>
<tr><th id="280">280</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="66BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="66BaseReg" data-ref-filename="66BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col7 decl" id="67NumBytes" title='NumBytes' data-type='int' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="281">281</th><td>                                  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col8 decl" id="68Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="68Pred" data-ref-filename="68Pred">Pred</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="69PredReg" title='PredReg' data-type='llvm::Register' data-ref="69PredReg" data-ref-filename="69PredReg">PredReg</dfn>,</td></tr>
<tr><th id="282">282</th><td>                                  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col0 decl" id="70TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="70TII" data-ref-filename="70TII">TII</dfn>,</td></tr>
<tr><th id="283">283</th><td>                                  <em>unsigned</em> <dfn class="local col1 decl" id="71MIFlags" title='MIFlags' data-type='unsigned int' data-ref="71MIFlags" data-ref-filename="71MIFlags">MIFlags</dfn>) {</td></tr>
<tr><th id="284">284</th><td>  <b>if</b> (<a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a> == <var>0</var> &amp;&amp; <a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg" data-ref-filename="66BaseReg">BaseReg</a>) {</td></tr>
<tr><th id="285">285</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63MBBI" title='MBBI' data-ref="63MBBI" data-ref-filename="63MBBI">MBBI</a>, <a class="local col4 ref" href="#64dl" title='dl' data-ref="64dl" data-ref-filename="64dl">dl</a>, <a class="local col0 ref" href="#70TII" title='TII' data-ref="70TII" data-ref-filename="70TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVr" title='llvm::ARM::tMOVr' data-ref="llvm::ARM::tMOVr" data-ref-filename="llvm..ARM..tMOVr">tMOVr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>)</td></tr>
<tr><th id="286">286</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg" data-ref-filename="66BaseReg">BaseReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="287">287</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<em>unsigned</em>)<a class="local col8 ref" href="#68Pred" title='Pred' data-ref="68Pred" data-ref-filename="68Pred">Pred</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69PredReg" title='PredReg' data-ref="69PredReg" data-ref-filename="69PredReg">PredReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col1 ref" href="#71MIFlags" title='MIFlags' data-ref="71MIFlags" data-ref-filename="71MIFlags">MIFlags</a>);</td></tr>
<tr><th id="288">288</th><td>    <b>return</b>;</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <em>bool</em> <dfn class="local col2 decl" id="72isSub" title='isSub' data-type='bool' data-ref="72isSub" data-ref-filename="72isSub">isSub</dfn> = <a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a> &lt; <var>0</var>;</td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (<a class="local col2 ref" href="#72isSub" title='isSub' data-ref="72isSub" data-ref-filename="72isSub">isSub</a>) <a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a> = -<a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a>;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <i>// If profitable, use a movw or movt to materialize the offset.</i></td></tr>
<tr><th id="295">295</th><td><i>  // FIXME: Use the scavenger to grab a scratch register.</i></td></tr>
<tr><th id="296">296</th><td>  <b>if</b> (<a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a> &amp;&amp; <a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg" data-ref-filename="66BaseReg">BaseReg</a> &amp;&amp;</td></tr>
<tr><th id="297">297</th><td>      <a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a> &gt;= <var>4096</var> &amp;&amp;</td></tr>
<tr><th id="298">298</th><td>      <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj" data-ref-filename="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a>) == -<var>1</var>) {</td></tr>
<tr><th id="299">299</th><td>    <em>bool</em> <dfn class="local col3 decl" id="73Fits" title='Fits' data-type='bool' data-ref="73Fits" data-ref-filename="73Fits">Fits</dfn> = <b>false</b>;</td></tr>
<tr><th id="300">300</th><td>    <b>if</b> (<a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a> &lt; <var>65536</var>) {</td></tr>
<tr><th id="301">301</th><td>      <i>// Use a movw to materialize the 16-bit constant.</i></td></tr>
<tr><th id="302">302</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63MBBI" title='MBBI' data-ref="63MBBI" data-ref-filename="63MBBI">MBBI</a>, <a class="local col4 ref" href="#64dl" title='dl' data-ref="64dl" data-ref-filename="64dl">dl</a>, <a class="local col0 ref" href="#70TII" title='TII' data-ref="70TII" data-ref-filename="70TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi16" title='llvm::ARM::t2MOVi16' data-ref="llvm::ARM::t2MOVi16" data-ref-filename="llvm..ARM..t2MOVi16">t2MOVi16</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>)</td></tr>
<tr><th id="303">303</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a>)</td></tr>
<tr><th id="304">304</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<em>unsigned</em>)<a class="local col8 ref" href="#68Pred" title='Pred' data-ref="68Pred" data-ref-filename="68Pred">Pred</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69PredReg" title='PredReg' data-ref="69PredReg" data-ref-filename="69PredReg">PredReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col1 ref" href="#71MIFlags" title='MIFlags' data-ref="71MIFlags" data-ref-filename="71MIFlags">MIFlags</a>);</td></tr>
<tr><th id="305">305</th><td>      <a class="local col3 ref" href="#73Fits" title='Fits' data-ref="73Fits" data-ref-filename="73Fits">Fits</a> = <b>true</b>;</td></tr>
<tr><th id="306">306</th><td>    } <b>else</b> <b>if</b> ((<a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a> &amp; <var>0xffff</var>) == <var>0</var>) {</td></tr>
<tr><th id="307">307</th><td>      <i>// Use a movt to materialize the 32-bit constant.</i></td></tr>
<tr><th id="308">308</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63MBBI" title='MBBI' data-ref="63MBBI" data-ref-filename="63MBBI">MBBI</a>, <a class="local col4 ref" href="#64dl" title='dl' data-ref="64dl" data-ref-filename="64dl">dl</a>, <a class="local col0 ref" href="#70TII" title='TII' data-ref="70TII" data-ref-filename="70TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVTi16" title='llvm::ARM::t2MOVTi16' data-ref="llvm::ARM::t2MOVTi16" data-ref-filename="llvm..ARM..t2MOVTi16">t2MOVTi16</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>)</td></tr>
<tr><th id="309">309</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>)</td></tr>
<tr><th id="310">310</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a> &gt;&gt; <var>16</var>)</td></tr>
<tr><th id="311">311</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<em>unsigned</em>)<a class="local col8 ref" href="#68Pred" title='Pred' data-ref="68Pred" data-ref-filename="68Pred">Pred</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69PredReg" title='PredReg' data-ref="69PredReg" data-ref-filename="69PredReg">PredReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col1 ref" href="#71MIFlags" title='MIFlags' data-ref="71MIFlags" data-ref-filename="71MIFlags">MIFlags</a>);</td></tr>
<tr><th id="312">312</th><td>      <a class="local col3 ref" href="#73Fits" title='Fits' data-ref="73Fits" data-ref-filename="73Fits">Fits</a> = <b>true</b>;</td></tr>
<tr><th id="313">313</th><td>    }</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>    <b>if</b> (<a class="local col3 ref" href="#73Fits" title='Fits' data-ref="73Fits" data-ref-filename="73Fits">Fits</a>) {</td></tr>
<tr><th id="316">316</th><td>      <b>if</b> (<a class="local col2 ref" href="#72isSub" title='isSub' data-ref="72isSub" data-ref-filename="72isSub">isSub</a>) {</td></tr>
<tr><th id="317">317</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63MBBI" title='MBBI' data-ref="63MBBI" data-ref-filename="63MBBI">MBBI</a>, <a class="local col4 ref" href="#64dl" title='dl' data-ref="64dl" data-ref-filename="64dl">dl</a>, <a class="local col0 ref" href="#70TII" title='TII' data-ref="70TII" data-ref-filename="70TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBrr" title='llvm::ARM::t2SUBrr' data-ref="llvm::ARM::t2SUBrr" data-ref-filename="llvm..ARM..t2SUBrr">t2SUBrr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>)</td></tr>
<tr><th id="318">318</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg" data-ref-filename="66BaseReg">BaseReg</a>)</td></tr>
<tr><th id="319">319</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="320">320</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<a class="local col8 ref" href="#68Pred" title='Pred' data-ref="68Pred" data-ref-filename="68Pred">Pred</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#69PredReg" title='PredReg' data-ref="69PredReg" data-ref-filename="69PredReg">PredReg</a>))</td></tr>
<tr><th id="321">321</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>())</td></tr>
<tr><th id="322">322</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col1 ref" href="#71MIFlags" title='MIFlags' data-ref="71MIFlags" data-ref-filename="71MIFlags">MIFlags</a>);</td></tr>
<tr><th id="323">323</th><td>      } <b>else</b> {</td></tr>
<tr><th id="324">324</th><td>        <i>// Here we know that DestReg is not SP but we do not</i></td></tr>
<tr><th id="325">325</th><td><i>        // know anything about BaseReg. t2ADDrr is an invalid</i></td></tr>
<tr><th id="326">326</th><td><i>        // instruction is SP is used as the second argument, but</i></td></tr>
<tr><th id="327">327</th><td><i>        // is fine if SP is the first argument. To be sure we</i></td></tr>
<tr><th id="328">328</th><td><i>        // do not generate invalid encoding, put BaseReg first.</i></td></tr>
<tr><th id="329">329</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63MBBI" title='MBBI' data-ref="63MBBI" data-ref-filename="63MBBI">MBBI</a>, <a class="local col4 ref" href="#64dl" title='dl' data-ref="64dl" data-ref-filename="64dl">dl</a>, <a class="local col0 ref" href="#70TII" title='TII' data-ref="70TII" data-ref-filename="70TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDrr" title='llvm::ARM::t2ADDrr' data-ref="llvm::ARM::t2ADDrr" data-ref-filename="llvm..ARM..t2ADDrr">t2ADDrr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>)</td></tr>
<tr><th id="330">330</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg" data-ref-filename="66BaseReg">BaseReg</a>)</td></tr>
<tr><th id="331">331</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="332">332</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<a class="local col8 ref" href="#68Pred" title='Pred' data-ref="68Pred" data-ref-filename="68Pred">Pred</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#69PredReg" title='PredReg' data-ref="69PredReg" data-ref-filename="69PredReg">PredReg</a>))</td></tr>
<tr><th id="333">333</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>())</td></tr>
<tr><th id="334">334</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col1 ref" href="#71MIFlags" title='MIFlags' data-ref="71MIFlags" data-ref-filename="71MIFlags">MIFlags</a>);</td></tr>
<tr><th id="335">335</th><td>      }</td></tr>
<tr><th id="336">336</th><td>      <b>return</b>;</td></tr>
<tr><th id="337">337</th><td>    }</td></tr>
<tr><th id="338">338</th><td>  }</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <b>while</b> (<a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a>) {</td></tr>
<tr><th id="341">341</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="74ThisVal" title='ThisVal' data-type='unsigned int' data-ref="74ThisVal" data-ref-filename="74ThisVal">ThisVal</dfn> = <a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a>;</td></tr>
<tr><th id="342">342</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="75Opc" title='Opc' data-type='unsigned int' data-ref="75Opc" data-ref-filename="75Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="343">343</th><td>    <b>if</b> (<a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a> &amp;&amp; <a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg" data-ref-filename="66BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>) {</td></tr>
<tr><th id="344">344</th><td>      <i>// mov sp, rn. Note t2MOVr cannot be used.</i></td></tr>
<tr><th id="345">345</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63MBBI" title='MBBI' data-ref="63MBBI" data-ref-filename="63MBBI">MBBI</a>, <a class="local col4 ref" href="#64dl" title='dl' data-ref="64dl" data-ref-filename="64dl">dl</a>, <a class="local col0 ref" href="#70TII" title='TII' data-ref="70TII" data-ref-filename="70TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVr" title='llvm::ARM::tMOVr' data-ref="llvm::ARM::tMOVr" data-ref-filename="llvm..ARM..tMOVr">tMOVr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>)</td></tr>
<tr><th id="346">346</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg" data-ref-filename="66BaseReg">BaseReg</a>)</td></tr>
<tr><th id="347">347</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col1 ref" href="#71MIFlags" title='MIFlags' data-ref="71MIFlags" data-ref-filename="71MIFlags">MIFlags</a>)</td></tr>
<tr><th id="348">348</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="349">349</th><td>      <a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg" data-ref-filename="66BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>;</td></tr>
<tr><th id="350">350</th><td>      <b>continue</b>;</td></tr>
<tr><th id="351">351</th><td>    }</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((DestReg != ARM::SP || BaseReg == ARM::SP) &amp;&amp;</td></tr>
<tr><th id="354">354</th><td>           <q>"Writing to SP, from other register."</q>);</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>    <i>// Try to use T1, as it smaller</i></td></tr>
<tr><th id="357">357</th><td>    <b>if</b> ((<a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>) &amp;&amp; (<a class="local col4 ref" href="#74ThisVal" title='ThisVal' data-ref="74ThisVal" data-ref-filename="74ThisVal">ThisVal</a> &lt; ((<var>1</var> &lt;&lt; <var>7</var>) - <var>1</var>) * <var>4</var>)) {</td></tr>
<tr><th id="358">358</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((ThisVal &amp; <var>3</var>) == <var>0</var> &amp;&amp; <q>"Stack update is not multiple of 4?"</q>);</td></tr>
<tr><th id="359">359</th><td>      <a class="local col5 ref" href="#75Opc" title='Opc' data-ref="75Opc" data-ref-filename="75Opc">Opc</a> = <a class="local col2 ref" href="#72isSub" title='isSub' data-ref="72isSub" data-ref-filename="72isSub">isSub</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBspi" title='llvm::ARM::tSUBspi' data-ref="llvm::ARM::tSUBspi" data-ref-filename="llvm..ARM..tSUBspi">tSUBspi</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDspi" title='llvm::ARM::tADDspi' data-ref="llvm::ARM::tADDspi" data-ref-filename="llvm..ARM..tADDspi">tADDspi</a>;</td></tr>
<tr><th id="360">360</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63MBBI" title='MBBI' data-ref="63MBBI" data-ref-filename="63MBBI">MBBI</a>, <a class="local col4 ref" href="#64dl" title='dl' data-ref="64dl" data-ref-filename="64dl">dl</a>, <a class="local col0 ref" href="#70TII" title='TII' data-ref="70TII" data-ref-filename="70TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#75Opc" title='Opc' data-ref="75Opc" data-ref-filename="75Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>)</td></tr>
<tr><th id="361">361</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg" data-ref-filename="66BaseReg">BaseReg</a>)</td></tr>
<tr><th id="362">362</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#74ThisVal" title='ThisVal' data-ref="74ThisVal" data-ref-filename="74ThisVal">ThisVal</a> / <var>4</var>)</td></tr>
<tr><th id="363">363</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col1 ref" href="#71MIFlags" title='MIFlags' data-ref="71MIFlags" data-ref-filename="71MIFlags">MIFlags</a>)</td></tr>
<tr><th id="364">364</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="365">365</th><td>      <b>break</b>;</td></tr>
<tr><th id="366">366</th><td>    }</td></tr>
<tr><th id="367">367</th><td>    <em>bool</em> <dfn class="local col6 decl" id="76HasCCOut" title='HasCCOut' data-type='bool' data-ref="76HasCCOut" data-ref-filename="76HasCCOut">HasCCOut</dfn> = <b>true</b>;</td></tr>
<tr><th id="368">368</th><td>    <em>int</em> <dfn class="local col7 decl" id="77ImmIsT2SO" title='ImmIsT2SO' data-type='int' data-ref="77ImmIsT2SO" data-ref-filename="77ImmIsT2SO">ImmIsT2SO</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj" data-ref-filename="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col4 ref" href="#74ThisVal" title='ThisVal' data-ref="74ThisVal" data-ref-filename="74ThisVal">ThisVal</a>);</td></tr>
<tr><th id="369">369</th><td>    <em>bool</em> <dfn class="local col8 decl" id="78ToSP" title='ToSP' data-type='bool' data-ref="78ToSP" data-ref-filename="78ToSP">ToSP</dfn> = <a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>;</td></tr>
<tr><th id="370">370</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="79t2SUB" title='t2SUB' data-type='unsigned int' data-ref="79t2SUB" data-ref-filename="79t2SUB">t2SUB</dfn> = <a class="local col8 ref" href="#78ToSP" title='ToSP' data-ref="78ToSP" data-ref-filename="78ToSP">ToSP</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBspImm" title='llvm::ARM::t2SUBspImm' data-ref="llvm::ARM::t2SUBspImm" data-ref-filename="llvm..ARM..t2SUBspImm">t2SUBspImm</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri" title='llvm::ARM::t2SUBri' data-ref="llvm::ARM::t2SUBri" data-ref-filename="llvm..ARM..t2SUBri">t2SUBri</a>;</td></tr>
<tr><th id="371">371</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="80t2ADD" title='t2ADD' data-type='unsigned int' data-ref="80t2ADD" data-ref-filename="80t2ADD">t2ADD</dfn> = <a class="local col8 ref" href="#78ToSP" title='ToSP' data-ref="78ToSP" data-ref-filename="78ToSP">ToSP</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDspImm" title='llvm::ARM::t2ADDspImm' data-ref="llvm::ARM::t2ADDspImm" data-ref-filename="llvm..ARM..t2ADDspImm">t2ADDspImm</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri" title='llvm::ARM::t2ADDri' data-ref="llvm::ARM::t2ADDri" data-ref-filename="llvm..ARM..t2ADDri">t2ADDri</a>;</td></tr>
<tr><th id="372">372</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="81t2SUBi12" title='t2SUBi12' data-type='unsigned int' data-ref="81t2SUBi12" data-ref-filename="81t2SUBi12">t2SUBi12</dfn> = <a class="local col8 ref" href="#78ToSP" title='ToSP' data-ref="78ToSP" data-ref-filename="78ToSP">ToSP</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBspImm12" title='llvm::ARM::t2SUBspImm12' data-ref="llvm::ARM::t2SUBspImm12" data-ref-filename="llvm..ARM..t2SUBspImm12">t2SUBspImm12</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri12" title='llvm::ARM::t2SUBri12' data-ref="llvm::ARM::t2SUBri12" data-ref-filename="llvm..ARM..t2SUBri12">t2SUBri12</a>;</td></tr>
<tr><th id="373">373</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="82t2ADDi12" title='t2ADDi12' data-type='unsigned int' data-ref="82t2ADDi12" data-ref-filename="82t2ADDi12">t2ADDi12</dfn> = <a class="local col8 ref" href="#78ToSP" title='ToSP' data-ref="78ToSP" data-ref-filename="78ToSP">ToSP</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDspImm12" title='llvm::ARM::t2ADDspImm12' data-ref="llvm::ARM::t2ADDspImm12" data-ref-filename="llvm..ARM..t2ADDspImm12">t2ADDspImm12</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri12" title='llvm::ARM::t2ADDri12' data-ref="llvm::ARM::t2ADDri12" data-ref-filename="llvm..ARM..t2ADDri12">t2ADDri12</a>;</td></tr>
<tr><th id="374">374</th><td>    <a class="local col5 ref" href="#75Opc" title='Opc' data-ref="75Opc" data-ref-filename="75Opc">Opc</a> = <a class="local col2 ref" href="#72isSub" title='isSub' data-ref="72isSub" data-ref-filename="72isSub">isSub</a> ? <a class="local col9 ref" href="#79t2SUB" title='t2SUB' data-ref="79t2SUB" data-ref-filename="79t2SUB">t2SUB</a> : <a class="local col0 ref" href="#80t2ADD" title='t2ADD' data-ref="80t2ADD" data-ref-filename="80t2ADD">t2ADD</a>;</td></tr>
<tr><th id="375">375</th><td>    <i>// Prefer T2: sub rd, rn, so_imm | sub sp, sp, so_imm</i></td></tr>
<tr><th id="376">376</th><td>    <b>if</b> (<a class="local col7 ref" href="#77ImmIsT2SO" title='ImmIsT2SO' data-ref="77ImmIsT2SO" data-ref-filename="77ImmIsT2SO">ImmIsT2SO</a> != -<var>1</var>) {</td></tr>
<tr><th id="377">377</th><td>      <a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a> = <var>0</var>;</td></tr>
<tr><th id="378">378</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#74ThisVal" title='ThisVal' data-ref="74ThisVal" data-ref-filename="74ThisVal">ThisVal</a> &lt; <var>4096</var>) {</td></tr>
<tr><th id="379">379</th><td>      <i>// Prefer T3 if can make it in a single go: subw rd, rn, imm12 | subw sp,</i></td></tr>
<tr><th id="380">380</th><td><i>      // sp, imm12</i></td></tr>
<tr><th id="381">381</th><td>      <a class="local col5 ref" href="#75Opc" title='Opc' data-ref="75Opc" data-ref-filename="75Opc">Opc</a> = <a class="local col2 ref" href="#72isSub" title='isSub' data-ref="72isSub" data-ref-filename="72isSub">isSub</a> ? <a class="local col1 ref" href="#81t2SUBi12" title='t2SUBi12' data-ref="81t2SUBi12" data-ref-filename="81t2SUBi12">t2SUBi12</a> : <a class="local col2 ref" href="#82t2ADDi12" title='t2ADDi12' data-ref="82t2ADDi12" data-ref-filename="82t2ADDi12">t2ADDi12</a>;</td></tr>
<tr><th id="382">382</th><td>      <a class="local col6 ref" href="#76HasCCOut" title='HasCCOut' data-ref="76HasCCOut" data-ref-filename="76HasCCOut">HasCCOut</a> = <b>false</b>;</td></tr>
<tr><th id="383">383</th><td>      <a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a> = <var>0</var>;</td></tr>
<tr><th id="384">384</th><td>    } <b>else</b> {</td></tr>
<tr><th id="385">385</th><td>      <i>// Use one T2 instruction to reduce NumBytes</i></td></tr>
<tr><th id="386">386</th><td><i>      // FIXME: Move this to ARMAddressingModes.h?</i></td></tr>
<tr><th id="387">387</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="83RotAmt" title='RotAmt' data-type='unsigned int' data-ref="83RotAmt" data-ref-filename="83RotAmt">RotAmt</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" data-ref-filename="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>(<a class="local col4 ref" href="#74ThisVal" title='ThisVal' data-ref="74ThisVal" data-ref-filename="74ThisVal">ThisVal</a>);</td></tr>
<tr><th id="388">388</th><td>      <a class="local col4 ref" href="#74ThisVal" title='ThisVal' data-ref="74ThisVal" data-ref-filename="74ThisVal">ThisVal</a> = <a class="local col4 ref" href="#74ThisVal" title='ThisVal' data-ref="74ThisVal" data-ref-filename="74ThisVal">ThisVal</a> &amp; <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj" data-ref-filename="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<var>0xff000000U</var>, <a class="local col3 ref" href="#83RotAmt" title='RotAmt' data-ref="83RotAmt" data-ref-filename="83RotAmt">RotAmt</a>);</td></tr>
<tr><th id="389">389</th><td>      <a class="local col7 ref" href="#67NumBytes" title='NumBytes' data-ref="67NumBytes" data-ref-filename="67NumBytes">NumBytes</a> &amp;= ~<a class="local col4 ref" href="#74ThisVal" title='ThisVal' data-ref="74ThisVal" data-ref-filename="74ThisVal">ThisVal</a>;</td></tr>
<tr><th id="390">390</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ARM_AM::getT2SOImmVal(ThisVal) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="391">391</th><td>             <q>"Bit extraction didn't work?"</q>);</td></tr>
<tr><th id="392">392</th><td>    }</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>    <i>// Build the new ADD / SUB.</i></td></tr>
<tr><th id="395">395</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="84MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="84MIB" data-ref-filename="84MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#63MBBI" title='MBBI' data-ref="63MBBI" data-ref-filename="63MBBI">MBBI</a>, <a class="local col4 ref" href="#64dl" title='dl' data-ref="64dl" data-ref-filename="64dl">dl</a>, <a class="local col0 ref" href="#70TII" title='TII' data-ref="70TII" data-ref-filename="70TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#75Opc" title='Opc' data-ref="75Opc" data-ref-filename="75Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>)</td></tr>
<tr><th id="396">396</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg" data-ref-filename="66BaseReg">BaseReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="397">397</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#74ThisVal" title='ThisVal' data-ref="74ThisVal" data-ref-filename="74ThisVal">ThisVal</a>)</td></tr>
<tr><th id="398">398</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="399">399</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col1 ref" href="#71MIFlags" title='MIFlags' data-ref="71MIFlags" data-ref-filename="71MIFlags">MIFlags</a>);</td></tr>
<tr><th id="400">400</th><td>    <b>if</b> (<a class="local col6 ref" href="#76HasCCOut" title='HasCCOut' data-ref="76HasCCOut" data-ref-filename="76HasCCOut">HasCCOut</a>)</td></tr>
<tr><th id="401">401</th><td>      <a class="local col4 ref" href="#84MIB" title='MIB' data-ref="84MIB" data-ref-filename="84MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>    <a class="local col6 ref" href="#66BaseReg" title='BaseReg' data-ref="66BaseReg" data-ref-filename="66BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#65DestReg" title='DestReg' data-ref="65DestReg" data-ref-filename="65DestReg">DestReg</a>;</td></tr>
<tr><th id="404">404</th><td>  }</td></tr>
<tr><th id="405">405</th><td>}</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><em>static</em> <em>unsigned</em></td></tr>
<tr><th id="408">408</th><td><dfn class="tu decl def fn" id="_ZL20negativeOffsetOpcodej" title='negativeOffsetOpcode' data-type='unsigned int negativeOffsetOpcode(unsigned int opcode)' data-ref="_ZL20negativeOffsetOpcodej" data-ref-filename="_ZL20negativeOffsetOpcodej">negativeOffsetOpcode</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="85opcode" title='opcode' data-type='unsigned int' data-ref="85opcode" data-ref-filename="85opcode">opcode</dfn>)</td></tr>
<tr><th id="409">409</th><td>{</td></tr>
<tr><th id="410">410</th><td>  <b>switch</b> (<a class="local col5 ref" href="#85opcode" title='opcode' data-ref="85opcode" data-ref-filename="85opcode">opcode</a>) {</td></tr>
<tr><th id="411">411</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi12" title='llvm::ARM::t2LDRi12' data-ref="llvm::ARM::t2LDRi12" data-ref-filename="llvm..ARM..t2LDRi12">t2LDRi12</a>:   <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi8" title='llvm::ARM::t2LDRi8' data-ref="llvm::ARM::t2LDRi8" data-ref-filename="llvm..ARM..t2LDRi8">t2LDRi8</a>;</td></tr>
<tr><th id="412">412</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHi12" title='llvm::ARM::t2LDRHi12' data-ref="llvm::ARM::t2LDRHi12" data-ref-filename="llvm..ARM..t2LDRHi12">t2LDRHi12</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHi8" title='llvm::ARM::t2LDRHi8' data-ref="llvm::ARM::t2LDRHi8" data-ref-filename="llvm..ARM..t2LDRHi8">t2LDRHi8</a>;</td></tr>
<tr><th id="413">413</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi12" title='llvm::ARM::t2LDRBi12' data-ref="llvm::ARM::t2LDRBi12" data-ref-filename="llvm..ARM..t2LDRBi12">t2LDRBi12</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi8" title='llvm::ARM::t2LDRBi8' data-ref="llvm::ARM::t2LDRBi8" data-ref-filename="llvm..ARM..t2LDRBi8">t2LDRBi8</a>;</td></tr>
<tr><th id="414">414</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi12" title='llvm::ARM::t2LDRSHi12' data-ref="llvm::ARM::t2LDRSHi12" data-ref-filename="llvm..ARM..t2LDRSHi12">t2LDRSHi12</a>: <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi8" title='llvm::ARM::t2LDRSHi8' data-ref="llvm::ARM::t2LDRSHi8" data-ref-filename="llvm..ARM..t2LDRSHi8">t2LDRSHi8</a>;</td></tr>
<tr><th id="415">415</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBi12" title='llvm::ARM::t2LDRSBi12' data-ref="llvm::ARM::t2LDRSBi12" data-ref-filename="llvm..ARM..t2LDRSBi12">t2LDRSBi12</a>: <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBi8" title='llvm::ARM::t2LDRSBi8' data-ref="llvm::ARM::t2LDRSBi8" data-ref-filename="llvm..ARM..t2LDRSBi8">t2LDRSBi8</a>;</td></tr>
<tr><th id="416">416</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRi12" title='llvm::ARM::t2STRi12' data-ref="llvm::ARM::t2STRi12" data-ref-filename="llvm..ARM..t2STRi12">t2STRi12</a>:   <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRi8" title='llvm::ARM::t2STRi8' data-ref="llvm::ARM::t2STRi8" data-ref-filename="llvm..ARM..t2STRi8">t2STRi8</a>;</td></tr>
<tr><th id="417">417</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRBi12" title='llvm::ARM::t2STRBi12' data-ref="llvm::ARM::t2STRBi12" data-ref-filename="llvm..ARM..t2STRBi12">t2STRBi12</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRBi8" title='llvm::ARM::t2STRBi8' data-ref="llvm::ARM::t2STRBi8" data-ref-filename="llvm..ARM..t2STRBi8">t2STRBi8</a>;</td></tr>
<tr><th id="418">418</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRHi12" title='llvm::ARM::t2STRHi12' data-ref="llvm::ARM::t2STRHi12" data-ref-filename="llvm..ARM..t2STRHi12">t2STRHi12</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRHi8" title='llvm::ARM::t2STRHi8' data-ref="llvm::ARM::t2STRHi8" data-ref-filename="llvm..ARM..t2STRHi8">t2STRHi8</a>;</td></tr>
<tr><th id="419">419</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDi12" title='llvm::ARM::t2PLDi12' data-ref="llvm::ARM::t2PLDi12" data-ref-filename="llvm..ARM..t2PLDi12">t2PLDi12</a>:   <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDi8" title='llvm::ARM::t2PLDi8' data-ref="llvm::ARM::t2PLDi8" data-ref-filename="llvm..ARM..t2PLDi8">t2PLDi8</a>;</td></tr>
<tr><th id="420">420</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDWi12" title='llvm::ARM::t2PLDWi12' data-ref="llvm::ARM::t2PLDWi12" data-ref-filename="llvm..ARM..t2PLDWi12">t2PLDWi12</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDWi8" title='llvm::ARM::t2PLDWi8' data-ref="llvm::ARM::t2PLDWi8" data-ref-filename="llvm..ARM..t2PLDWi8">t2PLDWi8</a>;</td></tr>
<tr><th id="421">421</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLIi12" title='llvm::ARM::t2PLIi12' data-ref="llvm::ARM::t2PLIi12" data-ref-filename="llvm..ARM..t2PLIi12">t2PLIi12</a>:   <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLIi8" title='llvm::ARM::t2PLIi8' data-ref="llvm::ARM::t2PLIi8" data-ref-filename="llvm..ARM..t2PLIi8">t2PLIi8</a>;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi8" title='llvm::ARM::t2LDRi8' data-ref="llvm::ARM::t2LDRi8" data-ref-filename="llvm..ARM..t2LDRi8">t2LDRi8</a>:</td></tr>
<tr><th id="424">424</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHi8" title='llvm::ARM::t2LDRHi8' data-ref="llvm::ARM::t2LDRHi8" data-ref-filename="llvm..ARM..t2LDRHi8">t2LDRHi8</a>:</td></tr>
<tr><th id="425">425</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi8" title='llvm::ARM::t2LDRBi8' data-ref="llvm::ARM::t2LDRBi8" data-ref-filename="llvm..ARM..t2LDRBi8">t2LDRBi8</a>:</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi8" title='llvm::ARM::t2LDRSHi8' data-ref="llvm::ARM::t2LDRSHi8" data-ref-filename="llvm..ARM..t2LDRSHi8">t2LDRSHi8</a>:</td></tr>
<tr><th id="427">427</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBi8" title='llvm::ARM::t2LDRSBi8' data-ref="llvm::ARM::t2LDRSBi8" data-ref-filename="llvm..ARM..t2LDRSBi8">t2LDRSBi8</a>:</td></tr>
<tr><th id="428">428</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRi8" title='llvm::ARM::t2STRi8' data-ref="llvm::ARM::t2STRi8" data-ref-filename="llvm..ARM..t2STRi8">t2STRi8</a>:</td></tr>
<tr><th id="429">429</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRBi8" title='llvm::ARM::t2STRBi8' data-ref="llvm::ARM::t2STRBi8" data-ref-filename="llvm..ARM..t2STRBi8">t2STRBi8</a>:</td></tr>
<tr><th id="430">430</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRHi8" title='llvm::ARM::t2STRHi8' data-ref="llvm::ARM::t2STRHi8" data-ref-filename="llvm..ARM..t2STRHi8">t2STRHi8</a>:</td></tr>
<tr><th id="431">431</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDi8" title='llvm::ARM::t2PLDi8' data-ref="llvm::ARM::t2PLDi8" data-ref-filename="llvm..ARM..t2PLDi8">t2PLDi8</a>:</td></tr>
<tr><th id="432">432</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDWi8" title='llvm::ARM::t2PLDWi8' data-ref="llvm::ARM::t2PLDWi8" data-ref-filename="llvm..ARM..t2PLDWi8">t2PLDWi8</a>:</td></tr>
<tr><th id="433">433</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLIi8" title='llvm::ARM::t2PLIi8' data-ref="llvm::ARM::t2PLIi8" data-ref-filename="llvm..ARM..t2PLIi8">t2PLIi8</a>:</td></tr>
<tr><th id="434">434</th><td>    <b>return</b> <a class="local col5 ref" href="#85opcode" title='opcode' data-ref="85opcode" data-ref-filename="85opcode">opcode</a>;</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <b>default</b>:</td></tr>
<tr><th id="437">437</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown thumb2 opcode."</q>);</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td>}</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><em>static</em> <em>unsigned</em></td></tr>
<tr><th id="442">442</th><td><dfn class="tu decl def fn" id="_ZL20positiveOffsetOpcodej" title='positiveOffsetOpcode' data-type='unsigned int positiveOffsetOpcode(unsigned int opcode)' data-ref="_ZL20positiveOffsetOpcodej" data-ref-filename="_ZL20positiveOffsetOpcodej">positiveOffsetOpcode</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="86opcode" title='opcode' data-type='unsigned int' data-ref="86opcode" data-ref-filename="86opcode">opcode</dfn>)</td></tr>
<tr><th id="443">443</th><td>{</td></tr>
<tr><th id="444">444</th><td>  <b>switch</b> (<a class="local col6 ref" href="#86opcode" title='opcode' data-ref="86opcode" data-ref-filename="86opcode">opcode</a>) {</td></tr>
<tr><th id="445">445</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi8" title='llvm::ARM::t2LDRi8' data-ref="llvm::ARM::t2LDRi8" data-ref-filename="llvm..ARM..t2LDRi8">t2LDRi8</a>:   <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi12" title='llvm::ARM::t2LDRi12' data-ref="llvm::ARM::t2LDRi12" data-ref-filename="llvm..ARM..t2LDRi12">t2LDRi12</a>;</td></tr>
<tr><th id="446">446</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHi8" title='llvm::ARM::t2LDRHi8' data-ref="llvm::ARM::t2LDRHi8" data-ref-filename="llvm..ARM..t2LDRHi8">t2LDRHi8</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHi12" title='llvm::ARM::t2LDRHi12' data-ref="llvm::ARM::t2LDRHi12" data-ref-filename="llvm..ARM..t2LDRHi12">t2LDRHi12</a>;</td></tr>
<tr><th id="447">447</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi8" title='llvm::ARM::t2LDRBi8' data-ref="llvm::ARM::t2LDRBi8" data-ref-filename="llvm..ARM..t2LDRBi8">t2LDRBi8</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi12" title='llvm::ARM::t2LDRBi12' data-ref="llvm::ARM::t2LDRBi12" data-ref-filename="llvm..ARM..t2LDRBi12">t2LDRBi12</a>;</td></tr>
<tr><th id="448">448</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi8" title='llvm::ARM::t2LDRSHi8' data-ref="llvm::ARM::t2LDRSHi8" data-ref-filename="llvm..ARM..t2LDRSHi8">t2LDRSHi8</a>: <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi12" title='llvm::ARM::t2LDRSHi12' data-ref="llvm::ARM::t2LDRSHi12" data-ref-filename="llvm..ARM..t2LDRSHi12">t2LDRSHi12</a>;</td></tr>
<tr><th id="449">449</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBi8" title='llvm::ARM::t2LDRSBi8' data-ref="llvm::ARM::t2LDRSBi8" data-ref-filename="llvm..ARM..t2LDRSBi8">t2LDRSBi8</a>: <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBi12" title='llvm::ARM::t2LDRSBi12' data-ref="llvm::ARM::t2LDRSBi12" data-ref-filename="llvm..ARM..t2LDRSBi12">t2LDRSBi12</a>;</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRi8" title='llvm::ARM::t2STRi8' data-ref="llvm::ARM::t2STRi8" data-ref-filename="llvm..ARM..t2STRi8">t2STRi8</a>:   <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRi12" title='llvm::ARM::t2STRi12' data-ref="llvm::ARM::t2STRi12" data-ref-filename="llvm..ARM..t2STRi12">t2STRi12</a>;</td></tr>
<tr><th id="451">451</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRBi8" title='llvm::ARM::t2STRBi8' data-ref="llvm::ARM::t2STRBi8" data-ref-filename="llvm..ARM..t2STRBi8">t2STRBi8</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRBi12" title='llvm::ARM::t2STRBi12' data-ref="llvm::ARM::t2STRBi12" data-ref-filename="llvm..ARM..t2STRBi12">t2STRBi12</a>;</td></tr>
<tr><th id="452">452</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRHi8" title='llvm::ARM::t2STRHi8' data-ref="llvm::ARM::t2STRHi8" data-ref-filename="llvm..ARM..t2STRHi8">t2STRHi8</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRHi12" title='llvm::ARM::t2STRHi12' data-ref="llvm::ARM::t2STRHi12" data-ref-filename="llvm..ARM..t2STRHi12">t2STRHi12</a>;</td></tr>
<tr><th id="453">453</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDi8" title='llvm::ARM::t2PLDi8' data-ref="llvm::ARM::t2PLDi8" data-ref-filename="llvm..ARM..t2PLDi8">t2PLDi8</a>:   <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDi12" title='llvm::ARM::t2PLDi12' data-ref="llvm::ARM::t2PLDi12" data-ref-filename="llvm..ARM..t2PLDi12">t2PLDi12</a>;</td></tr>
<tr><th id="454">454</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDWi8" title='llvm::ARM::t2PLDWi8' data-ref="llvm::ARM::t2PLDWi8" data-ref-filename="llvm..ARM..t2PLDWi8">t2PLDWi8</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDWi12" title='llvm::ARM::t2PLDWi12' data-ref="llvm::ARM::t2PLDWi12" data-ref-filename="llvm..ARM..t2PLDWi12">t2PLDWi12</a>;</td></tr>
<tr><th id="455">455</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLIi8" title='llvm::ARM::t2PLIi8' data-ref="llvm::ARM::t2PLIi8" data-ref-filename="llvm..ARM..t2PLIi8">t2PLIi8</a>:   <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLIi12" title='llvm::ARM::t2PLIi12' data-ref="llvm::ARM::t2PLIi12" data-ref-filename="llvm..ARM..t2PLIi12">t2PLIi12</a>;</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi12" title='llvm::ARM::t2LDRi12' data-ref="llvm::ARM::t2LDRi12" data-ref-filename="llvm..ARM..t2LDRi12">t2LDRi12</a>:</td></tr>
<tr><th id="458">458</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHi12" title='llvm::ARM::t2LDRHi12' data-ref="llvm::ARM::t2LDRHi12" data-ref-filename="llvm..ARM..t2LDRHi12">t2LDRHi12</a>:</td></tr>
<tr><th id="459">459</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi12" title='llvm::ARM::t2LDRBi12' data-ref="llvm::ARM::t2LDRBi12" data-ref-filename="llvm..ARM..t2LDRBi12">t2LDRBi12</a>:</td></tr>
<tr><th id="460">460</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi12" title='llvm::ARM::t2LDRSHi12' data-ref="llvm::ARM::t2LDRSHi12" data-ref-filename="llvm..ARM..t2LDRSHi12">t2LDRSHi12</a>:</td></tr>
<tr><th id="461">461</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBi12" title='llvm::ARM::t2LDRSBi12' data-ref="llvm::ARM::t2LDRSBi12" data-ref-filename="llvm..ARM..t2LDRSBi12">t2LDRSBi12</a>:</td></tr>
<tr><th id="462">462</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRi12" title='llvm::ARM::t2STRi12' data-ref="llvm::ARM::t2STRi12" data-ref-filename="llvm..ARM..t2STRi12">t2STRi12</a>:</td></tr>
<tr><th id="463">463</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRBi12" title='llvm::ARM::t2STRBi12' data-ref="llvm::ARM::t2STRBi12" data-ref-filename="llvm..ARM..t2STRBi12">t2STRBi12</a>:</td></tr>
<tr><th id="464">464</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRHi12" title='llvm::ARM::t2STRHi12' data-ref="llvm::ARM::t2STRHi12" data-ref-filename="llvm..ARM..t2STRHi12">t2STRHi12</a>:</td></tr>
<tr><th id="465">465</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDi12" title='llvm::ARM::t2PLDi12' data-ref="llvm::ARM::t2PLDi12" data-ref-filename="llvm..ARM..t2PLDi12">t2PLDi12</a>:</td></tr>
<tr><th id="466">466</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDWi12" title='llvm::ARM::t2PLDWi12' data-ref="llvm::ARM::t2PLDWi12" data-ref-filename="llvm..ARM..t2PLDWi12">t2PLDWi12</a>:</td></tr>
<tr><th id="467">467</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLIi12" title='llvm::ARM::t2PLIi12' data-ref="llvm::ARM::t2PLIi12" data-ref-filename="llvm..ARM..t2PLIi12">t2PLIi12</a>:</td></tr>
<tr><th id="468">468</th><td>    <b>return</b> <a class="local col6 ref" href="#86opcode" title='opcode' data-ref="86opcode" data-ref-filename="86opcode">opcode</a>;</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <b>default</b>:</td></tr>
<tr><th id="471">471</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown thumb2 opcode."</q>);</td></tr>
<tr><th id="472">472</th><td>  }</td></tr>
<tr><th id="473">473</th><td>}</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><em>static</em> <em>unsigned</em></td></tr>
<tr><th id="476">476</th><td><dfn class="tu decl def fn" id="_ZL21immediateOffsetOpcodej" title='immediateOffsetOpcode' data-type='unsigned int immediateOffsetOpcode(unsigned int opcode)' data-ref="_ZL21immediateOffsetOpcodej" data-ref-filename="_ZL21immediateOffsetOpcodej">immediateOffsetOpcode</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="87opcode" title='opcode' data-type='unsigned int' data-ref="87opcode" data-ref-filename="87opcode">opcode</dfn>)</td></tr>
<tr><th id="477">477</th><td>{</td></tr>
<tr><th id="478">478</th><td>  <b>switch</b> (<a class="local col7 ref" href="#87opcode" title='opcode' data-ref="87opcode" data-ref-filename="87opcode">opcode</a>) {</td></tr>
<tr><th id="479">479</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRs" title='llvm::ARM::t2LDRs' data-ref="llvm::ARM::t2LDRs" data-ref-filename="llvm..ARM..t2LDRs">t2LDRs</a>:   <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi12" title='llvm::ARM::t2LDRi12' data-ref="llvm::ARM::t2LDRi12" data-ref-filename="llvm..ARM..t2LDRi12">t2LDRi12</a>;</td></tr>
<tr><th id="480">480</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHs" title='llvm::ARM::t2LDRHs' data-ref="llvm::ARM::t2LDRHs" data-ref-filename="llvm..ARM..t2LDRHs">t2LDRHs</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHi12" title='llvm::ARM::t2LDRHi12' data-ref="llvm::ARM::t2LDRHi12" data-ref-filename="llvm..ARM..t2LDRHi12">t2LDRHi12</a>;</td></tr>
<tr><th id="481">481</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBs" title='llvm::ARM::t2LDRBs' data-ref="llvm::ARM::t2LDRBs" data-ref-filename="llvm..ARM..t2LDRBs">t2LDRBs</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi12" title='llvm::ARM::t2LDRBi12' data-ref="llvm::ARM::t2LDRBi12" data-ref-filename="llvm..ARM..t2LDRBi12">t2LDRBi12</a>;</td></tr>
<tr><th id="482">482</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHs" title='llvm::ARM::t2LDRSHs' data-ref="llvm::ARM::t2LDRSHs" data-ref-filename="llvm..ARM..t2LDRSHs">t2LDRSHs</a>: <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi12" title='llvm::ARM::t2LDRSHi12' data-ref="llvm::ARM::t2LDRSHi12" data-ref-filename="llvm..ARM..t2LDRSHi12">t2LDRSHi12</a>;</td></tr>
<tr><th id="483">483</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBs" title='llvm::ARM::t2LDRSBs' data-ref="llvm::ARM::t2LDRSBs" data-ref-filename="llvm..ARM..t2LDRSBs">t2LDRSBs</a>: <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBi12" title='llvm::ARM::t2LDRSBi12' data-ref="llvm::ARM::t2LDRSBi12" data-ref-filename="llvm..ARM..t2LDRSBi12">t2LDRSBi12</a>;</td></tr>
<tr><th id="484">484</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRs" title='llvm::ARM::t2STRs' data-ref="llvm::ARM::t2STRs" data-ref-filename="llvm..ARM..t2STRs">t2STRs</a>:   <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRi12" title='llvm::ARM::t2STRi12' data-ref="llvm::ARM::t2STRi12" data-ref-filename="llvm..ARM..t2STRi12">t2STRi12</a>;</td></tr>
<tr><th id="485">485</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRBs" title='llvm::ARM::t2STRBs' data-ref="llvm::ARM::t2STRBs" data-ref-filename="llvm..ARM..t2STRBs">t2STRBs</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRBi12" title='llvm::ARM::t2STRBi12' data-ref="llvm::ARM::t2STRBi12" data-ref-filename="llvm..ARM..t2STRBi12">t2STRBi12</a>;</td></tr>
<tr><th id="486">486</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRHs" title='llvm::ARM::t2STRHs' data-ref="llvm::ARM::t2STRHs" data-ref-filename="llvm..ARM..t2STRHs">t2STRHs</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRHi12" title='llvm::ARM::t2STRHi12' data-ref="llvm::ARM::t2STRHi12" data-ref-filename="llvm..ARM..t2STRHi12">t2STRHi12</a>;</td></tr>
<tr><th id="487">487</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDs" title='llvm::ARM::t2PLDs' data-ref="llvm::ARM::t2PLDs" data-ref-filename="llvm..ARM..t2PLDs">t2PLDs</a>:   <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDi12" title='llvm::ARM::t2PLDi12' data-ref="llvm::ARM::t2PLDi12" data-ref-filename="llvm..ARM..t2PLDi12">t2PLDi12</a>;</td></tr>
<tr><th id="488">488</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDWs" title='llvm::ARM::t2PLDWs' data-ref="llvm::ARM::t2PLDWs" data-ref-filename="llvm..ARM..t2PLDWs">t2PLDWs</a>:  <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDWi12" title='llvm::ARM::t2PLDWi12' data-ref="llvm::ARM::t2PLDWi12" data-ref-filename="llvm..ARM..t2PLDWi12">t2PLDWi12</a>;</td></tr>
<tr><th id="489">489</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLIs" title='llvm::ARM::t2PLIs' data-ref="llvm::ARM::t2PLIs" data-ref-filename="llvm..ARM..t2PLIs">t2PLIs</a>:   <b>return</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLIi12" title='llvm::ARM::t2PLIi12' data-ref="llvm::ARM::t2PLIi12" data-ref-filename="llvm..ARM..t2PLIi12">t2PLIi12</a>;</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi12" title='llvm::ARM::t2LDRi12' data-ref="llvm::ARM::t2LDRi12" data-ref-filename="llvm..ARM..t2LDRi12">t2LDRi12</a>:</td></tr>
<tr><th id="492">492</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHi12" title='llvm::ARM::t2LDRHi12' data-ref="llvm::ARM::t2LDRHi12" data-ref-filename="llvm..ARM..t2LDRHi12">t2LDRHi12</a>:</td></tr>
<tr><th id="493">493</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi12" title='llvm::ARM::t2LDRBi12' data-ref="llvm::ARM::t2LDRBi12" data-ref-filename="llvm..ARM..t2LDRBi12">t2LDRBi12</a>:</td></tr>
<tr><th id="494">494</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi12" title='llvm::ARM::t2LDRSHi12' data-ref="llvm::ARM::t2LDRSHi12" data-ref-filename="llvm..ARM..t2LDRSHi12">t2LDRSHi12</a>:</td></tr>
<tr><th id="495">495</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBi12" title='llvm::ARM::t2LDRSBi12' data-ref="llvm::ARM::t2LDRSBi12" data-ref-filename="llvm..ARM..t2LDRSBi12">t2LDRSBi12</a>:</td></tr>
<tr><th id="496">496</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRi12" title='llvm::ARM::t2STRi12' data-ref="llvm::ARM::t2STRi12" data-ref-filename="llvm..ARM..t2STRi12">t2STRi12</a>:</td></tr>
<tr><th id="497">497</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRBi12" title='llvm::ARM::t2STRBi12' data-ref="llvm::ARM::t2STRBi12" data-ref-filename="llvm..ARM..t2STRBi12">t2STRBi12</a>:</td></tr>
<tr><th id="498">498</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRHi12" title='llvm::ARM::t2STRHi12' data-ref="llvm::ARM::t2STRHi12" data-ref-filename="llvm..ARM..t2STRHi12">t2STRHi12</a>:</td></tr>
<tr><th id="499">499</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDi12" title='llvm::ARM::t2PLDi12' data-ref="llvm::ARM::t2PLDi12" data-ref-filename="llvm..ARM..t2PLDi12">t2PLDi12</a>:</td></tr>
<tr><th id="500">500</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDWi12" title='llvm::ARM::t2PLDWi12' data-ref="llvm::ARM::t2PLDWi12" data-ref-filename="llvm..ARM..t2PLDWi12">t2PLDWi12</a>:</td></tr>
<tr><th id="501">501</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLIi12" title='llvm::ARM::t2PLIi12' data-ref="llvm::ARM::t2PLIi12" data-ref-filename="llvm..ARM..t2PLIi12">t2PLIi12</a>:</td></tr>
<tr><th id="502">502</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi8" title='llvm::ARM::t2LDRi8' data-ref="llvm::ARM::t2LDRi8" data-ref-filename="llvm..ARM..t2LDRi8">t2LDRi8</a>:</td></tr>
<tr><th id="503">503</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRHi8" title='llvm::ARM::t2LDRHi8' data-ref="llvm::ARM::t2LDRHi8" data-ref-filename="llvm..ARM..t2LDRHi8">t2LDRHi8</a>:</td></tr>
<tr><th id="504">504</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRBi8" title='llvm::ARM::t2LDRBi8' data-ref="llvm::ARM::t2LDRBi8" data-ref-filename="llvm..ARM..t2LDRBi8">t2LDRBi8</a>:</td></tr>
<tr><th id="505">505</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSHi8" title='llvm::ARM::t2LDRSHi8' data-ref="llvm::ARM::t2LDRSHi8" data-ref-filename="llvm..ARM..t2LDRSHi8">t2LDRSHi8</a>:</td></tr>
<tr><th id="506">506</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRSBi8" title='llvm::ARM::t2LDRSBi8' data-ref="llvm::ARM::t2LDRSBi8" data-ref-filename="llvm..ARM..t2LDRSBi8">t2LDRSBi8</a>:</td></tr>
<tr><th id="507">507</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRi8" title='llvm::ARM::t2STRi8' data-ref="llvm::ARM::t2STRi8" data-ref-filename="llvm..ARM..t2STRi8">t2STRi8</a>:</td></tr>
<tr><th id="508">508</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRBi8" title='llvm::ARM::t2STRBi8' data-ref="llvm::ARM::t2STRBi8" data-ref-filename="llvm..ARM..t2STRBi8">t2STRBi8</a>:</td></tr>
<tr><th id="509">509</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STRHi8" title='llvm::ARM::t2STRHi8' data-ref="llvm::ARM::t2STRHi8" data-ref-filename="llvm..ARM..t2STRHi8">t2STRHi8</a>:</td></tr>
<tr><th id="510">510</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDi8" title='llvm::ARM::t2PLDi8' data-ref="llvm::ARM::t2PLDi8" data-ref-filename="llvm..ARM..t2PLDi8">t2PLDi8</a>:</td></tr>
<tr><th id="511">511</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLDWi8" title='llvm::ARM::t2PLDWi8' data-ref="llvm::ARM::t2PLDWi8" data-ref-filename="llvm..ARM..t2PLDWi8">t2PLDWi8</a>:</td></tr>
<tr><th id="512">512</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2PLIi8" title='llvm::ARM::t2PLIi8' data-ref="llvm::ARM::t2PLIi8" data-ref-filename="llvm..ARM..t2PLIi8">t2PLIi8</a>:</td></tr>
<tr><th id="513">513</th><td>    <b>return</b> <a class="local col7 ref" href="#87opcode" title='opcode' data-ref="87opcode" data-ref-filename="87opcode">opcode</a>;</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <b>default</b>:</td></tr>
<tr><th id="516">516</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown thumb2 opcode."</q>);</td></tr>
<tr><th id="517">517</th><td>  }</td></tr>
<tr><th id="518">518</th><td>}</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::rewriteT2FrameIndex' data-ref="_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoEPKNS_18TargetRegisterInfoE">rewriteT2FrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="88MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="88MI" data-ref-filename="88MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="89FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="521">521</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="90FrameReg" title='FrameReg' data-type='llvm::Register' data-ref="90FrameReg" data-ref-filename="90FrameReg">FrameReg</dfn>, <em>int</em> &amp;<dfn class="local col1 decl" id="91Offset" title='Offset' data-type='int &amp;' data-ref="91Offset" data-ref-filename="91Offset">Offset</dfn>,</td></tr>
<tr><th id="522">522</th><td>                               <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col2 decl" id="92TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="92TII" data-ref-filename="92TII">TII</dfn>,</td></tr>
<tr><th id="523">523</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="93TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="93TRI" data-ref-filename="93TRI">TRI</dfn>) {</td></tr>
<tr><th id="524">524</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="94Opcode" title='Opcode' data-type='unsigned int' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</dfn> = <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="525">525</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="95Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="95Desc" data-ref-filename="95Desc">Desc</dfn> = <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="526">526</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="96AddrMode" title='AddrMode' data-type='unsigned int' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</dfn> = (<a class="local col5 ref" href="#95Desc" title='Desc' data-ref="95Desc" data-ref-filename="95Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask" data-ref-filename="llvm..ARMII..AddrModeMask">AddrModeMask</a>);</td></tr>
<tr><th id="527">527</th><td>  <em>bool</em> <dfn class="local col7 decl" id="97isSub" title='isSub' data-type='bool' data-ref="97isSub" data-ref-filename="97isSub">isSub</dfn> = <b>false</b>;</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="98MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="98MF" data-ref-filename="98MF">MF</dfn> = *<a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="530">530</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="99RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="99RegClass" data-ref-filename="99RegClass">RegClass</dfn> =</td></tr>
<tr><th id="531">531</th><td>      <a class="local col2 ref" href="#92TII" title='TII' data-ref="92TII" data-ref-filename="92TII">TII</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col5 ref" href="#95Desc" title='Desc' data-ref="95Desc" data-ref-filename="95Desc">Desc</a>, <a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>, <a class="local col3 ref" href="#93TRI" title='TRI' data-ref="93TRI" data-ref-filename="93TRI">TRI</a>, <a class="local col8 ref" href="#98MF" title='MF' data-ref="98MF" data-ref-filename="98MF">MF</a>);</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <i>// Memory operands in inline assembly always use AddrModeT2_i12.</i></td></tr>
<tr><th id="534">534</th><td>  <b>if</b> (<a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::INLINEASM" title='llvm::ARM::INLINEASM' data-ref="llvm::ARM::INLINEASM" data-ref-filename="llvm..ARM..INLINEASM">INLINEASM</a> || <a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::INLINEASM_BR" title='llvm::ARM::INLINEASM_BR' data-ref="llvm::ARM::INLINEASM_BR" data-ref-filename="llvm..ARM..INLINEASM_BR">INLINEASM_BR</a>)</td></tr>
<tr><th id="535">535</th><td>    <a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> = <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i12" title='llvm::ARMII::AddrModeT2_i12' data-ref="llvm::ARMII::AddrModeT2_i12" data-ref-filename="llvm..ARMII..AddrModeT2_i12">AddrModeT2_i12</a>; <i>// FIXME. mode for thumb2?</i></td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <em>const</em> <em>bool</em> <dfn class="local col0 decl" id="100IsSP" title='IsSP' data-type='const bool' data-ref="100IsSP" data-ref-filename="100IsSP">IsSP</dfn> = <a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDspImm12" title='llvm::ARM::t2ADDspImm12' data-ref="llvm::ARM::t2ADDspImm12" data-ref-filename="llvm..ARM..t2ADDspImm12">t2ADDspImm12</a> || <a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDspImm" title='llvm::ARM::t2ADDspImm' data-ref="llvm::ARM::t2ADDspImm" data-ref-filename="llvm..ARM..t2ADDspImm">t2ADDspImm</a>;</td></tr>
<tr><th id="538">538</th><td>  <b>if</b> (<a class="local col0 ref" href="#100IsSP" title='IsSP' data-ref="100IsSP" data-ref-filename="100IsSP">IsSP</a> || <a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri" title='llvm::ARM::t2ADDri' data-ref="llvm::ARM::t2ADDri" data-ref-filename="llvm..ARM..t2ADDri">t2ADDri</a> || <a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri12" title='llvm::ARM::t2ADDri12' data-ref="llvm::ARM::t2ADDri12" data-ref-filename="llvm..ARM..t2ADDri12">t2ADDri12</a>) {</td></tr>
<tr><th id="539">539</th><td>    <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> += <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="101PredReg" title='PredReg' data-type='llvm::Register' data-ref="101PredReg" data-ref-filename="101PredReg">PredReg</dfn>;</td></tr>
<tr><th id="542">542</th><td>    <b>if</b> (<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> == <var>0</var> &amp;&amp; <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" data-ref-filename="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE">getInstrPredicate</a>(<a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#101PredReg" title='PredReg' data-ref="101PredReg" data-ref-filename="101PredReg">PredReg</a></span>) == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a> &amp;&amp;</td></tr>
<tr><th id="543">543</th><td>        !<a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>)) {</td></tr>
<tr><th id="544">544</th><td>      <i>// Turn it into a move.</i></td></tr>
<tr><th id="545">545</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col2 ref" href="#92TII" title='TII' data-ref="92TII" data-ref-filename="92TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVr" title='llvm::ARM::tMOVr' data-ref="llvm::ARM::tMOVr" data-ref-filename="llvm..ARM..tMOVr">tMOVr</a>));</td></tr>
<tr><th id="546">546</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#90FrameReg" title='FrameReg' data-ref="90FrameReg" data-ref-filename="90FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="547">547</th><td>      <i>// Remove offset and remaining explicit predicate operands.</i></td></tr>
<tr><th id="548">548</th><td>      <b>do</b> <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="549">549</th><td>      <b>while</b> (<a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt; <a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="550">550</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="102MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="102MIB" data-ref-filename="102MIB">MIB</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a>*<a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), &amp;<a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>);</td></tr>
<tr><th id="551">551</th><td>      <a class="local col2 ref" href="#102MIB" title='MIB' data-ref="102MIB" data-ref-filename="102MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="552">552</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="553">553</th><td>    }</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>    <em>bool</em> <dfn class="local col3 decl" id="103HasCCOut" title='HasCCOut' data-type='bool' data-ref="103HasCCOut" data-ref-filename="103HasCCOut">HasCCOut</dfn> = (<a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDspImm12" title='llvm::ARM::t2ADDspImm12' data-ref="llvm::ARM::t2ADDspImm12" data-ref-filename="llvm..ARM..t2ADDspImm12">t2ADDspImm12</a> &amp;&amp; <a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri12" title='llvm::ARM::t2ADDri12' data-ref="llvm::ARM::t2ADDri12" data-ref-filename="llvm..ARM..t2ADDri12">t2ADDri12</a>);</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>    <b>if</b> (<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="558">558</th><td>      <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> = -<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a>;</td></tr>
<tr><th id="559">559</th><td>      <a class="local col7 ref" href="#97isSub" title='isSub' data-ref="97isSub" data-ref-filename="97isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="560">560</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col0 ref" href="#100IsSP" title='IsSP' data-ref="100IsSP" data-ref-filename="100IsSP">IsSP</a> ? <a class="local col2 ref" href="#92TII" title='TII' data-ref="92TII" data-ref-filename="92TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBspImm" title='llvm::ARM::t2SUBspImm' data-ref="llvm::ARM::t2SUBspImm" data-ref-filename="llvm..ARM..t2SUBspImm">t2SUBspImm</a>) : <a class="local col2 ref" href="#92TII" title='TII' data-ref="92TII" data-ref-filename="92TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri" title='llvm::ARM::t2SUBri' data-ref="llvm::ARM::t2SUBri" data-ref-filename="llvm..ARM..t2SUBri">t2SUBri</a>));</td></tr>
<tr><th id="561">561</th><td>    } <b>else</b> {</td></tr>
<tr><th id="562">562</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col0 ref" href="#100IsSP" title='IsSP' data-ref="100IsSP" data-ref-filename="100IsSP">IsSP</a> ? <a class="local col2 ref" href="#92TII" title='TII' data-ref="92TII" data-ref-filename="92TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDspImm" title='llvm::ARM::t2ADDspImm' data-ref="llvm::ARM::t2ADDspImm" data-ref-filename="llvm..ARM..t2ADDspImm">t2ADDspImm</a>) : <a class="local col2 ref" href="#92TII" title='TII' data-ref="92TII" data-ref-filename="92TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri" title='llvm::ARM::t2ADDri' data-ref="llvm::ARM::t2ADDri" data-ref-filename="llvm..ARM..t2ADDri">t2ADDri</a>));</td></tr>
<tr><th id="563">563</th><td>    }</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>    <i>// Common case: small offset, fits into instruction.</i></td></tr>
<tr><th id="566">566</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj" data-ref-filename="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a>) != -<var>1</var>) {</td></tr>
<tr><th id="567">567</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#90FrameReg" title='FrameReg' data-ref="90FrameReg" data-ref-filename="90FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="568">568</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a>);</td></tr>
<tr><th id="569">569</th><td>      <i>// Add cc_out operand if the original instruction did not have one.</i></td></tr>
<tr><th id="570">570</th><td>      <b>if</b> (!<a class="local col3 ref" href="#103HasCCOut" title='HasCCOut' data-ref="103HasCCOut" data-ref-filename="103HasCCOut">HasCCOut</a>)</td></tr>
<tr><th id="571">571</th><td>        <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <b>false</b>));</td></tr>
<tr><th id="572">572</th><td>      <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="573">573</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="574">574</th><td>    }</td></tr>
<tr><th id="575">575</th><td>    <i>// Another common case: imm12.</i></td></tr>
<tr><th id="576">576</th><td>    <b>if</b> (<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> &lt; <var>4096</var> &amp;&amp;</td></tr>
<tr><th id="577">577</th><td>        (!<a class="local col3 ref" href="#103HasCCOut" title='HasCCOut' data-ref="103HasCCOut" data-ref-filename="103HasCCOut">HasCCOut</a> || <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var>)) {</td></tr>
<tr><th id="578">578</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="104NewOpc" title='NewOpc' data-type='unsigned int' data-ref="104NewOpc" data-ref-filename="104NewOpc">NewOpc</dfn> = <a class="local col7 ref" href="#97isSub" title='isSub' data-ref="97isSub" data-ref-filename="97isSub">isSub</a> ? <a class="local col0 ref" href="#100IsSP" title='IsSP' data-ref="100IsSP" data-ref-filename="100IsSP">IsSP</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBspImm12" title='llvm::ARM::t2SUBspImm12' data-ref="llvm::ARM::t2SUBspImm12" data-ref-filename="llvm..ARM..t2SUBspImm12">t2SUBspImm12</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2SUBri12" title='llvm::ARM::t2SUBri12' data-ref="llvm::ARM::t2SUBri12" data-ref-filename="llvm..ARM..t2SUBri12">t2SUBri12</a></td></tr>
<tr><th id="579">579</th><td>                              : <a class="local col0 ref" href="#100IsSP" title='IsSP' data-ref="100IsSP" data-ref-filename="100IsSP">IsSP</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDspImm12" title='llvm::ARM::t2ADDspImm12' data-ref="llvm::ARM::t2ADDspImm12" data-ref-filename="llvm..ARM..t2ADDspImm12">t2ADDspImm12</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ADDri12" title='llvm::ARM::t2ADDri12' data-ref="llvm::ARM::t2ADDri12" data-ref-filename="llvm..ARM..t2ADDri12">t2ADDri12</a>;</td></tr>
<tr><th id="580">580</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col2 ref" href="#92TII" title='TII' data-ref="92TII" data-ref-filename="92TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#104NewOpc" title='NewOpc' data-ref="104NewOpc" data-ref-filename="104NewOpc">NewOpc</a>));</td></tr>
<tr><th id="581">581</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#90FrameReg" title='FrameReg' data-ref="90FrameReg" data-ref-filename="90FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="582">582</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a>);</td></tr>
<tr><th id="583">583</th><td>      <i>// Remove the cc_out operand.</i></td></tr>
<tr><th id="584">584</th><td>      <b>if</b> (<a class="local col3 ref" href="#103HasCCOut" title='HasCCOut' data-ref="103HasCCOut" data-ref-filename="103HasCCOut">HasCCOut</a>)</td></tr>
<tr><th id="585">585</th><td>        <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>);</td></tr>
<tr><th id="586">586</th><td>      <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="587">587</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="588">588</th><td>    }</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>    <i>// Otherwise, extract 8 adjacent bits from the immediate into this</i></td></tr>
<tr><th id="591">591</th><td><i>    // t2ADDri/t2SUBri.</i></td></tr>
<tr><th id="592">592</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="105RotAmt" title='RotAmt' data-type='unsigned int' data-ref="105RotAmt" data-ref-filename="105RotAmt">RotAmt</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" data-ref-filename="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>&lt;<em>unsigned</em>&gt;(<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a>);</td></tr>
<tr><th id="593">593</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="106ThisImmVal" title='ThisImmVal' data-type='unsigned int' data-ref="106ThisImmVal" data-ref-filename="106ThisImmVal">ThisImmVal</dfn> = <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> &amp; <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj" data-ref-filename="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<var>0xff000000U</var>, <a class="local col5 ref" href="#105RotAmt" title='RotAmt' data-ref="105RotAmt" data-ref-filename="105RotAmt">RotAmt</a>);</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>    <i>// We will handle these bits from offset, clear them.</i></td></tr>
<tr><th id="596">596</th><td>    <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> &amp;= ~<a class="local col6 ref" href="#106ThisImmVal" title='ThisImmVal' data-ref="106ThisImmVal" data-ref-filename="106ThisImmVal">ThisImmVal</a>;</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ARM_AM::getT2SOImmVal(ThisImmVal) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="599">599</th><td>           <q>"Bit extraction didn't work?"</q>);</td></tr>
<tr><th id="600">600</th><td>    <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col6 ref" href="#106ThisImmVal" title='ThisImmVal' data-ref="106ThisImmVal" data-ref-filename="106ThisImmVal">ThisImmVal</a>);</td></tr>
<tr><th id="601">601</th><td>    <i>// Add cc_out operand if the original instruction did not have one.</i></td></tr>
<tr><th id="602">602</th><td>    <b>if</b> (!<a class="local col3 ref" href="#103HasCCOut" title='HasCCOut' data-ref="103HasCCOut" data-ref-filename="103HasCCOut">HasCCOut</a>)</td></tr>
<tr><th id="603">603</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <b>false</b>));</td></tr>
<tr><th id="604">604</th><td>  } <b>else</b> {</td></tr>
<tr><th id="605">605</th><td>    <i>// AddrMode4 and AddrMode6 cannot handle any offset.</i></td></tr>
<tr><th id="606">606</th><td>    <b>if</b> (<a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode4" title='llvm::ARMII::AddrMode4' data-ref="llvm::ARMII::AddrMode4" data-ref-filename="llvm..ARMII..AddrMode4">AddrMode4</a> || <a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode6" title='llvm::ARMII::AddrMode6' data-ref="llvm::ARMII::AddrMode6" data-ref-filename="llvm..ARMII..AddrMode6">AddrMode6</a>)</td></tr>
<tr><th id="607">607</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>    <i>// AddrModeT2_so cannot handle any offset. If there is no offset</i></td></tr>
<tr><th id="610">610</th><td><i>    // register then we change to an immediate version.</i></td></tr>
<tr><th id="611">611</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="107NewOpc" title='NewOpc' data-type='unsigned int' data-ref="107NewOpc" data-ref-filename="107NewOpc">NewOpc</dfn> = <a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a>;</td></tr>
<tr><th id="612">612</th><td>    <b>if</b> (<a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_so" title='llvm::ARMII::AddrModeT2_so' data-ref="llvm::ARMII::AddrModeT2_so" data-ref-filename="llvm..ARMII..AddrModeT2_so">AddrModeT2_so</a>) {</td></tr>
<tr><th id="613">613</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="108OffsetReg" title='OffsetReg' data-type='llvm::Register' data-ref="108OffsetReg" data-ref-filename="108OffsetReg">OffsetReg</dfn> = <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="614">614</th><td>      <b>if</b> (<a class="local col8 ref" href="#108OffsetReg" title='OffsetReg' data-ref="108OffsetReg" data-ref-filename="108OffsetReg">OffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>) {</td></tr>
<tr><th id="615">615</th><td>        <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#90FrameReg" title='FrameReg' data-ref="90FrameReg" data-ref-filename="90FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="616">616</th><td>        <b>return</b> <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> == <var>0</var>;</td></tr>
<tr><th id="617">617</th><td>      }</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="620">620</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<var>0</var>);</td></tr>
<tr><th id="621">621</th><td>      <a class="local col7 ref" href="#107NewOpc" title='NewOpc' data-ref="107NewOpc" data-ref-filename="107NewOpc">NewOpc</a> = <a class="tu ref fn" href="#_ZL21immediateOffsetOpcodej" title='immediateOffsetOpcode' data-use='c' data-ref="_ZL21immediateOffsetOpcodej" data-ref-filename="_ZL21immediateOffsetOpcodej">immediateOffsetOpcode</a>(<a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a>);</td></tr>
<tr><th id="622">622</th><td>      <a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> = <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i12" title='llvm::ARMII::AddrModeT2_i12' data-ref="llvm::ARMII::AddrModeT2_i12" data-ref-filename="llvm..ARMII..AddrModeT2_i12">AddrModeT2_i12</a>;</td></tr>
<tr><th id="623">623</th><td>    }</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="109NumBits" title='NumBits' data-type='unsigned int' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</dfn> = <var>0</var>;</td></tr>
<tr><th id="626">626</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="110Scale" title='Scale' data-type='unsigned int' data-ref="110Scale" data-ref-filename="110Scale">Scale</dfn> = <var>1</var>;</td></tr>
<tr><th id="627">627</th><td>    <b>if</b> (<a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i8" title='llvm::ARMII::AddrModeT2_i8' data-ref="llvm::ARMII::AddrModeT2_i8" data-ref-filename="llvm..ARMII..AddrModeT2_i8">AddrModeT2_i8</a> || <a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i12" title='llvm::ARMII::AddrModeT2_i12' data-ref="llvm::ARMII::AddrModeT2_i12" data-ref-filename="llvm..ARMII..AddrModeT2_i12">AddrModeT2_i12</a>) {</td></tr>
<tr><th id="628">628</th><td>      <i>// i8 supports only negative, and i12 supports only positive, so</i></td></tr>
<tr><th id="629">629</th><td><i>      // based on Offset sign convert Opcode to the appropriate</i></td></tr>
<tr><th id="630">630</th><td><i>      // instruction</i></td></tr>
<tr><th id="631">631</th><td>      <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> += <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="632">632</th><td>      <b>if</b> (<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="633">633</th><td>        <a class="local col7 ref" href="#107NewOpc" title='NewOpc' data-ref="107NewOpc" data-ref-filename="107NewOpc">NewOpc</a> = <a class="tu ref fn" href="#_ZL20negativeOffsetOpcodej" title='negativeOffsetOpcode' data-use='c' data-ref="_ZL20negativeOffsetOpcodej" data-ref-filename="_ZL20negativeOffsetOpcodej">negativeOffsetOpcode</a>(<a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a>);</td></tr>
<tr><th id="634">634</th><td>        <a class="local col9 ref" href="#109NumBits" title='NumBits' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="635">635</th><td>        <a class="local col7 ref" href="#97isSub" title='isSub' data-ref="97isSub" data-ref-filename="97isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="636">636</th><td>        <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> = -<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a>;</td></tr>
<tr><th id="637">637</th><td>      } <b>else</b> {</td></tr>
<tr><th id="638">638</th><td>        <a class="local col7 ref" href="#107NewOpc" title='NewOpc' data-ref="107NewOpc" data-ref-filename="107NewOpc">NewOpc</a> = <a class="tu ref fn" href="#_ZL20positiveOffsetOpcodej" title='positiveOffsetOpcode' data-use='c' data-ref="_ZL20positiveOffsetOpcodej" data-ref-filename="_ZL20positiveOffsetOpcodej">positiveOffsetOpcode</a>(<a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a>);</td></tr>
<tr><th id="639">639</th><td>        <a class="local col9 ref" href="#109NumBits" title='NumBits' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</a> = <var>12</var>;</td></tr>
<tr><th id="640">640</th><td>      }</td></tr>
<tr><th id="641">641</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode5" title='llvm::ARMII::AddrMode5' data-ref="llvm::ARMII::AddrMode5" data-ref-filename="llvm..ARMII..AddrMode5">AddrMode5</a>) {</td></tr>
<tr><th id="642">642</th><td>      <i>// VFP address mode.</i></td></tr>
<tr><th id="643">643</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="111OffOp" title='OffOp' data-type='const llvm::MachineOperand &amp;' data-ref="111OffOp" data-ref-filename="111OffOp">OffOp</dfn> = <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="644">644</th><td>      <em>int</em> <dfn class="local col2 decl" id="112InstrOffs" title='InstrOffs' data-type='int' data-ref="112InstrOffs" data-ref-filename="112InstrOffs">InstrOffs</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5OffsetEj" title='llvm::ARM_AM::getAM5Offset' data-ref="_ZN4llvm6ARM_AM12getAM5OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM5OffsetEj">getAM5Offset</a>(<a class="local col1 ref" href="#111OffOp" title='OffOp' data-ref="111OffOp" data-ref-filename="111OffOp">OffOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="645">645</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM5OpEj" title='llvm::ARM_AM::getAM5Op' data-ref="_ZN4llvm6ARM_AM8getAM5OpEj" data-ref-filename="_ZN4llvm6ARM_AM8getAM5OpEj">getAM5Op</a>(<a class="local col1 ref" href="#111OffOp" title='OffOp' data-ref="111OffOp" data-ref-filename="111OffOp">OffOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>)</td></tr>
<tr><th id="646">646</th><td>        <a class="local col2 ref" href="#112InstrOffs" title='InstrOffs' data-ref="112InstrOffs" data-ref-filename="112InstrOffs">InstrOffs</a> *= -<var>1</var>;</td></tr>
<tr><th id="647">647</th><td>      <a class="local col9 ref" href="#109NumBits" title='NumBits' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="648">648</th><td>      <a class="local col0 ref" href="#110Scale" title='Scale' data-ref="110Scale" data-ref-filename="110Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="649">649</th><td>      <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> += <a class="local col2 ref" href="#112InstrOffs" title='InstrOffs' data-ref="112InstrOffs" data-ref-filename="112InstrOffs">InstrOffs</a> * <var>4</var>;</td></tr>
<tr><th id="650">650</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Offset &amp; (Scale-<var>1</var>)) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="651">651</th><td>      <b>if</b> (<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="652">652</th><td>        <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> = -<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a>;</td></tr>
<tr><th id="653">653</th><td>        <a class="local col7 ref" href="#97isSub" title='isSub' data-ref="97isSub" data-ref-filename="97isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="654">654</th><td>      }</td></tr>
<tr><th id="655">655</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode5FP16" title='llvm::ARMII::AddrMode5FP16' data-ref="llvm::ARMII::AddrMode5FP16" data-ref-filename="llvm..ARMII..AddrMode5FP16">AddrMode5FP16</a>) {</td></tr>
<tr><th id="656">656</th><td>      <i>// VFP address mode.</i></td></tr>
<tr><th id="657">657</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="113OffOp" title='OffOp' data-type='const llvm::MachineOperand &amp;' data-ref="113OffOp" data-ref-filename="113OffOp">OffOp</dfn> = <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="658">658</th><td>      <em>int</em> <dfn class="local col4 decl" id="114InstrOffs" title='InstrOffs' data-type='int' data-ref="114InstrOffs" data-ref-filename="114InstrOffs">InstrOffs</dfn> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM16getAM5FP16OffsetEj" title='llvm::ARM_AM::getAM5FP16Offset' data-ref="_ZN4llvm6ARM_AM16getAM5FP16OffsetEj" data-ref-filename="_ZN4llvm6ARM_AM16getAM5FP16OffsetEj">getAM5FP16Offset</a>(<a class="local col3 ref" href="#113OffOp" title='OffOp' data-ref="113OffOp" data-ref-filename="113OffOp">OffOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="659">659</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5FP16OpEj" title='llvm::ARM_AM::getAM5FP16Op' data-ref="_ZN4llvm6ARM_AM12getAM5FP16OpEj" data-ref-filename="_ZN4llvm6ARM_AM12getAM5FP16OpEj">getAM5FP16Op</a>(<a class="local col3 ref" href="#113OffOp" title='OffOp' data-ref="113OffOp" data-ref-filename="113OffOp">OffOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::sub" title='llvm::ARM_AM::sub' data-ref="llvm::ARM_AM::sub" data-ref-filename="llvm..ARM_AM..sub">sub</a>)</td></tr>
<tr><th id="660">660</th><td>        <a class="local col4 ref" href="#114InstrOffs" title='InstrOffs' data-ref="114InstrOffs" data-ref-filename="114InstrOffs">InstrOffs</a> *= -<var>1</var>;</td></tr>
<tr><th id="661">661</th><td>      <a class="local col9 ref" href="#109NumBits" title='NumBits' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="662">662</th><td>      <a class="local col0 ref" href="#110Scale" title='Scale' data-ref="110Scale" data-ref-filename="110Scale">Scale</a> = <var>2</var>;</td></tr>
<tr><th id="663">663</th><td>      <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> += <a class="local col4 ref" href="#114InstrOffs" title='InstrOffs' data-ref="114InstrOffs" data-ref-filename="114InstrOffs">InstrOffs</a> * <var>2</var>;</td></tr>
<tr><th id="664">664</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Offset &amp; (Scale-<var>1</var>)) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="665">665</th><td>      <b>if</b> (<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="666">666</th><td>        <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> = -<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a>;</td></tr>
<tr><th id="667">667</th><td>        <a class="local col7 ref" href="#97isSub" title='isSub' data-ref="97isSub" data-ref-filename="97isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="668">668</th><td>      }</td></tr>
<tr><th id="669">669</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7s4" title='llvm::ARMII::AddrModeT2_i7s4' data-ref="llvm::ARMII::AddrModeT2_i7s4" data-ref-filename="llvm..ARMII..AddrModeT2_i7s4">AddrModeT2_i7s4</a> ||</td></tr>
<tr><th id="670">670</th><td>               <a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7s2" title='llvm::ARMII::AddrModeT2_i7s2' data-ref="llvm::ARMII::AddrModeT2_i7s2" data-ref-filename="llvm..ARMII..AddrModeT2_i7s2">AddrModeT2_i7s2</a> ||</td></tr>
<tr><th id="671">671</th><td>               <a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7" title='llvm::ARMII::AddrModeT2_i7' data-ref="llvm::ARMII::AddrModeT2_i7" data-ref-filename="llvm..ARMII..AddrModeT2_i7">AddrModeT2_i7</a>) {</td></tr>
<tr><th id="672">672</th><td>      <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> += <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="673">673</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="115OffsetMask" title='OffsetMask' data-type='unsigned int' data-ref="115OffsetMask" data-ref-filename="115OffsetMask">OffsetMask</dfn>;</td></tr>
<tr><th id="674">674</th><td>      <b>switch</b> (<a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a>) {</td></tr>
<tr><th id="675">675</th><td>      <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7s4" title='llvm::ARMII::AddrModeT2_i7s4' data-ref="llvm::ARMII::AddrModeT2_i7s4" data-ref-filename="llvm..ARMII..AddrModeT2_i7s4">AddrModeT2_i7s4</a>: <a class="local col9 ref" href="#109NumBits" title='NumBits' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</a> = <var>9</var>; <a class="local col5 ref" href="#115OffsetMask" title='OffsetMask' data-ref="115OffsetMask" data-ref-filename="115OffsetMask">OffsetMask</a> = <var>0x3</var>; <b>break</b>;</td></tr>
<tr><th id="676">676</th><td>      <b>case</b> <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i7s2" title='llvm::ARMII::AddrModeT2_i7s2' data-ref="llvm::ARMII::AddrModeT2_i7s2" data-ref-filename="llvm..ARMII..AddrModeT2_i7s2">AddrModeT2_i7s2</a>: <a class="local col9 ref" href="#109NumBits" title='NumBits' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</a> = <var>8</var>; <a class="local col5 ref" href="#115OffsetMask" title='OffsetMask' data-ref="115OffsetMask" data-ref-filename="115OffsetMask">OffsetMask</a> = <var>0x1</var>; <b>break</b>;</td></tr>
<tr><th id="677">677</th><td>      <b>default</b>:                     <a class="local col9 ref" href="#109NumBits" title='NumBits' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</a> = <var>7</var>; <a class="local col5 ref" href="#115OffsetMask" title='OffsetMask' data-ref="115OffsetMask" data-ref-filename="115OffsetMask">OffsetMask</a> = <var>0x0</var>; <b>break</b>;</td></tr>
<tr><th id="678">678</th><td>      }</td></tr>
<tr><th id="679">679</th><td>      <i>// MCInst operand expects already scaled value.</i></td></tr>
<tr><th id="680">680</th><td>      <a class="local col0 ref" href="#110Scale" title='Scale' data-ref="110Scale" data-ref-filename="110Scale">Scale</a> = <var>1</var>;</td></tr>
<tr><th id="681">681</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Offset &amp; OffsetMask) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="682">682</th><td>      (<em>void</em>)<a class="local col5 ref" href="#115OffsetMask" title='OffsetMask' data-ref="115OffsetMask" data-ref-filename="115OffsetMask">OffsetMask</a>; <i>// squash unused-variable warning at -NDEBUG</i></td></tr>
<tr><th id="683">683</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_i8s4" title='llvm::ARMII::AddrModeT2_i8s4' data-ref="llvm::ARMII::AddrModeT2_i8s4" data-ref-filename="llvm..ARMII..AddrModeT2_i8s4">AddrModeT2_i8s4</a>) {</td></tr>
<tr><th id="684">684</th><td>      <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> += <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="685">685</th><td>      <a class="local col9 ref" href="#109NumBits" title='NumBits' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</a> = <var>8</var> + <var>2</var>;</td></tr>
<tr><th id="686">686</th><td>      <i>// MCInst operand expects already scaled value.</i></td></tr>
<tr><th id="687">687</th><td>      <a class="local col0 ref" href="#110Scale" title='Scale' data-ref="110Scale" data-ref-filename="110Scale">Scale</a> = <var>1</var>;</td></tr>
<tr><th id="688">688</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Offset &amp; <var>3</var>) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="689">689</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeT2_ldrex" title='llvm::ARMII::AddrModeT2_ldrex' data-ref="llvm::ARMII::AddrModeT2_ldrex" data-ref-filename="llvm..ARMII..AddrModeT2_ldrex">AddrModeT2_ldrex</a>) {</td></tr>
<tr><th id="690">690</th><td>      <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> += <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <var>4</var>;</td></tr>
<tr><th id="691">691</th><td>      <a class="local col9 ref" href="#109NumBits" title='NumBits' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</a> = <var>8</var>; <i>// 8 bits scaled by 4</i></td></tr>
<tr><th id="692">692</th><td>      <a class="local col0 ref" href="#110Scale" title='Scale' data-ref="110Scale" data-ref-filename="110Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="693">693</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Offset &amp; <var>3</var>) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="694">694</th><td>    } <b>else</b> {</td></tr>
<tr><th id="695">695</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported addressing mode!"</q>);</td></tr>
<tr><th id="696">696</th><td>    }</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>    <b>if</b> (<a class="local col7 ref" href="#107NewOpc" title='NewOpc' data-ref="107NewOpc" data-ref-filename="107NewOpc">NewOpc</a> != <a class="local col4 ref" href="#94Opcode" title='Opcode' data-ref="94Opcode" data-ref-filename="94Opcode">Opcode</a>)</td></tr>
<tr><th id="699">699</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col2 ref" href="#92TII" title='TII' data-ref="92TII" data-ref-filename="92TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#107NewOpc" title='NewOpc' data-ref="107NewOpc" data-ref-filename="107NewOpc">NewOpc</a>));</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="116ImmOp" title='ImmOp' data-type='llvm::MachineOperand &amp;' data-ref="116ImmOp" data-ref-filename="116ImmOp">ImmOp</dfn> = <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>    <i>// Attempt to fold address computation</i></td></tr>
<tr><th id="704">704</th><td><i>    // Common case: small offset, fits into instruction. We need to make sure</i></td></tr>
<tr><th id="705">705</th><td><i>    // the register class is correct too, for instructions like the MVE</i></td></tr>
<tr><th id="706">706</th><td><i>    // VLDRH.32, which only accepts low tGPR registers.</i></td></tr>
<tr><th id="707">707</th><td>    <em>int</em> <dfn class="local col7 decl" id="117ImmedOffset" title='ImmedOffset' data-type='int' data-ref="117ImmedOffset" data-ref-filename="117ImmedOffset">ImmedOffset</dfn> = <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> / <a class="local col0 ref" href="#110Scale" title='Scale' data-ref="110Scale" data-ref-filename="110Scale">Scale</a>;</td></tr>
<tr><th id="708">708</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="118Mask" title='Mask' data-type='unsigned int' data-ref="118Mask" data-ref-filename="118Mask">Mask</dfn> = (<var>1</var> &lt;&lt; <a class="local col9 ref" href="#109NumBits" title='NumBits' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</a>) - <var>1</var>;</td></tr>
<tr><th id="709">709</th><td>    <b>if</b> ((<em>unsigned</em>)<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> &lt;= <a class="local col8 ref" href="#118Mask" title='Mask' data-ref="118Mask" data-ref-filename="118Mask">Mask</a> * <a class="local col0 ref" href="#110Scale" title='Scale' data-ref="110Scale" data-ref-filename="110Scale">Scale</a> &amp;&amp;</td></tr>
<tr><th id="710">710</th><td>        (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#90FrameReg" title='FrameReg' data-ref="90FrameReg" data-ref-filename="90FrameReg">FrameReg</a>) ||</td></tr>
<tr><th id="711">711</th><td>         <a class="local col9 ref" href="#99RegClass" title='RegClass' data-ref="99RegClass" data-ref-filename="99RegClass">RegClass</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#90FrameReg" title='FrameReg' data-ref="90FrameReg" data-ref-filename="90FrameReg">FrameReg</a>))) {</td></tr>
<tr><th id="712">712</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#90FrameReg" title='FrameReg' data-ref="90FrameReg" data-ref-filename="90FrameReg">FrameReg</a>)) {</td></tr>
<tr><th id="713">713</th><td>        <i>// Make sure the register class for the virtual register is correct</i></td></tr>
<tr><th id="714">714</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="119MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="119MRI" data-ref-filename="119MRI">MRI</dfn> = &amp;<a class="local col8 ref" href="#98MF" title='MF' data-ref="98MF" data-ref-filename="98MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="715">715</th><td>        <b>if</b> (!<a class="local col9 ref" href="#119MRI" title='MRI' data-ref="119MRI" data-ref-filename="119MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#90FrameReg" title='FrameReg' data-ref="90FrameReg" data-ref-filename="90FrameReg">FrameReg</a>, <a class="local col9 ref" href="#99RegClass" title='RegClass' data-ref="99RegClass" data-ref-filename="99RegClass">RegClass</a>))</td></tr>
<tr><th id="716">716</th><td>          <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unable to constrain virtual register class."</q>);</td></tr>
<tr><th id="717">717</th><td>      }</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>      <i>// Replace the FrameIndex with fp/sp</i></td></tr>
<tr><th id="720">720</th><td>      <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89FrameRegIdx" title='FrameRegIdx' data-ref="89FrameRegIdx" data-ref-filename="89FrameRegIdx">FrameRegIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#90FrameReg" title='FrameReg' data-ref="90FrameReg" data-ref-filename="90FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="721">721</th><td>      <b>if</b> (<a class="local col7 ref" href="#97isSub" title='isSub' data-ref="97isSub" data-ref-filename="97isSub">isSub</a>) {</td></tr>
<tr><th id="722">722</th><td>        <b>if</b> (<a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode5" title='llvm::ARMII::AddrMode5' data-ref="llvm::ARMII::AddrMode5" data-ref-filename="llvm..ARMII..AddrMode5">AddrMode5</a> || <a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode5FP16" title='llvm::ARMII::AddrMode5FP16' data-ref="llvm::ARMII::AddrMode5FP16" data-ref-filename="llvm..ARMII..AddrMode5FP16">AddrMode5FP16</a>)</td></tr>
<tr><th id="723">723</th><td>          <i>// FIXME: Not consistent.</i></td></tr>
<tr><th id="724">724</th><td>          <a class="local col7 ref" href="#117ImmedOffset" title='ImmedOffset' data-ref="117ImmedOffset" data-ref-filename="117ImmedOffset">ImmedOffset</a> |= <var>1</var> &lt;&lt; <a class="local col9 ref" href="#109NumBits" title='NumBits' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</a>;</td></tr>
<tr><th id="725">725</th><td>        <b>else</b></td></tr>
<tr><th id="726">726</th><td>          <a class="local col7 ref" href="#117ImmedOffset" title='ImmedOffset' data-ref="117ImmedOffset" data-ref-filename="117ImmedOffset">ImmedOffset</a> = -<a class="local col7 ref" href="#117ImmedOffset" title='ImmedOffset' data-ref="117ImmedOffset" data-ref-filename="117ImmedOffset">ImmedOffset</a>;</td></tr>
<tr><th id="727">727</th><td>      }</td></tr>
<tr><th id="728">728</th><td>      <a class="local col6 ref" href="#116ImmOp" title='ImmOp' data-ref="116ImmOp" data-ref-filename="116ImmOp">ImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col7 ref" href="#117ImmedOffset" title='ImmedOffset' data-ref="117ImmedOffset" data-ref-filename="117ImmedOffset">ImmedOffset</a>);</td></tr>
<tr><th id="729">729</th><td>      <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="730">730</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="731">731</th><td>    }</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>    <i>// Otherwise, offset doesn't fit. Pull in what we can to simplify</i></td></tr>
<tr><th id="734">734</th><td>    <a class="local col7 ref" href="#117ImmedOffset" title='ImmedOffset' data-ref="117ImmedOffset" data-ref-filename="117ImmedOffset">ImmedOffset</a> = <a class="local col7 ref" href="#117ImmedOffset" title='ImmedOffset' data-ref="117ImmedOffset" data-ref-filename="117ImmedOffset">ImmedOffset</a> &amp; <a class="local col8 ref" href="#118Mask" title='Mask' data-ref="118Mask" data-ref-filename="118Mask">Mask</a>;</td></tr>
<tr><th id="735">735</th><td>    <b>if</b> (<a class="local col7 ref" href="#97isSub" title='isSub' data-ref="97isSub" data-ref-filename="97isSub">isSub</a>) {</td></tr>
<tr><th id="736">736</th><td>      <b>if</b> (<a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode5" title='llvm::ARMII::AddrMode5' data-ref="llvm::ARMII::AddrMode5" data-ref-filename="llvm..ARMII..AddrMode5">AddrMode5</a> || <a class="local col6 ref" href="#96AddrMode" title='AddrMode' data-ref="96AddrMode" data-ref-filename="96AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode5FP16" title='llvm::ARMII::AddrMode5FP16' data-ref="llvm::ARMII::AddrMode5FP16" data-ref-filename="llvm..ARMII..AddrMode5FP16">AddrMode5FP16</a>)</td></tr>
<tr><th id="737">737</th><td>        <i>// FIXME: Not consistent.</i></td></tr>
<tr><th id="738">738</th><td>        <a class="local col7 ref" href="#117ImmedOffset" title='ImmedOffset' data-ref="117ImmedOffset" data-ref-filename="117ImmedOffset">ImmedOffset</a> |= <var>1</var> &lt;&lt; <a class="local col9 ref" href="#109NumBits" title='NumBits' data-ref="109NumBits" data-ref-filename="109NumBits">NumBits</a>;</td></tr>
<tr><th id="739">739</th><td>      <b>else</b> {</td></tr>
<tr><th id="740">740</th><td>        <a class="local col7 ref" href="#117ImmedOffset" title='ImmedOffset' data-ref="117ImmedOffset" data-ref-filename="117ImmedOffset">ImmedOffset</a> = -<a class="local col7 ref" href="#117ImmedOffset" title='ImmedOffset' data-ref="117ImmedOffset" data-ref-filename="117ImmedOffset">ImmedOffset</a>;</td></tr>
<tr><th id="741">741</th><td>        <b>if</b> (<a class="local col7 ref" href="#117ImmedOffset" title='ImmedOffset' data-ref="117ImmedOffset" data-ref-filename="117ImmedOffset">ImmedOffset</a> == <var>0</var>)</td></tr>
<tr><th id="742">742</th><td>          <i>// Change the opcode back if the encoded offset is zero.</i></td></tr>
<tr><th id="743">743</th><td>          <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col2 ref" href="#92TII" title='TII' data-ref="92TII" data-ref-filename="92TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref fn" href="#_ZL20positiveOffsetOpcodej" title='positiveOffsetOpcode' data-use='c' data-ref="_ZL20positiveOffsetOpcodej" data-ref-filename="_ZL20positiveOffsetOpcodej">positiveOffsetOpcode</a>(<a class="local col7 ref" href="#107NewOpc" title='NewOpc' data-ref="107NewOpc" data-ref-filename="107NewOpc">NewOpc</a>)));</td></tr>
<tr><th id="744">744</th><td>      }</td></tr>
<tr><th id="745">745</th><td>    }</td></tr>
<tr><th id="746">746</th><td>    <a class="local col6 ref" href="#116ImmOp" title='ImmOp' data-ref="116ImmOp" data-ref-filename="116ImmOp">ImmOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col7 ref" href="#117ImmedOffset" title='ImmedOffset' data-ref="117ImmedOffset" data-ref-filename="117ImmedOffset">ImmedOffset</a>);</td></tr>
<tr><th id="747">747</th><td>    <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> &amp;= ~(<a class="local col8 ref" href="#118Mask" title='Mask' data-ref="118Mask" data-ref-filename="118Mask">Mask</a>*<a class="local col0 ref" href="#110Scale" title='Scale' data-ref="110Scale" data-ref-filename="110Scale">Scale</a>);</td></tr>
<tr><th id="748">748</th><td>  }</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> = (<a class="local col7 ref" href="#97isSub" title='isSub' data-ref="97isSub" data-ref-filename="97isSub">isSub</a>) ? -<a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> : <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a>;</td></tr>
<tr><th id="751">751</th><td>  <b>return</b> <a class="local col1 ref" href="#91Offset" title='Offset' data-ref="91Offset" data-ref-filename="91Offset">Offset</a> == <var>0</var> &amp;&amp; (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#90FrameReg" title='FrameReg' data-ref="90FrameReg" data-ref-filename="90FrameReg">FrameReg</a>) ||</td></tr>
<tr><th id="752">752</th><td>                         <a class="local col9 ref" href="#99RegClass" title='RegClass' data-ref="99RegClass" data-ref-filename="99RegClass">RegClass</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#90FrameReg" title='FrameReg' data-ref="90FrameReg" data-ref-filename="90FrameReg">FrameReg</a>));</td></tr>
<tr><th id="753">753</th><td>}</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td><span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm19getITInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" title='llvm::getITInstrPredicate' data-ref="_ZN4llvm19getITInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" data-ref-filename="_ZN4llvm19getITInstrPredicateERKNS_12MachineInstrERNS_8RegisterE">getITInstrPredicate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="120MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="120MI" data-ref-filename="120MI">MI</dfn>,</td></tr>
<tr><th id="756">756</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col1 decl" id="121PredReg" title='PredReg' data-type='llvm::Register &amp;' data-ref="121PredReg" data-ref-filename="121PredReg">PredReg</dfn>) {</td></tr>
<tr><th id="757">757</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122Opc" title='Opc' data-type='unsigned int' data-ref="122Opc" data-ref-filename="122Opc">Opc</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="758">758</th><td>  <b>if</b> (<a class="local col2 ref" href="#122Opc" title='Opc' data-ref="122Opc" data-ref-filename="122Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBcc" title='llvm::ARM::tBcc' data-ref="llvm::ARM::tBcc" data-ref-filename="llvm..ARM..tBcc">tBcc</a> || <a class="local col2 ref" href="#122Opc" title='Opc' data-ref="122Opc" data-ref-filename="122Opc">Opc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2Bcc" title='llvm::ARM::t2Bcc' data-ref="llvm::ARM::t2Bcc" data-ref-filename="llvm..ARM..t2Bcc">t2Bcc</a>)</td></tr>
<tr><th id="759">759</th><td>    <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>;</td></tr>
<tr><th id="760">760</th><td>  <b>return</b> <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" data-ref-filename="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE">getInstrPredicate</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#121PredReg" title='PredReg' data-ref="121PredReg" data-ref-filename="121PredReg">PredReg</a></span>);</td></tr>
<tr><th id="761">761</th><td>}</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td><em>int</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm26findFirstVPTPredOperandIdxERKNS_12MachineInstrE" title='llvm::findFirstVPTPredOperandIdx' data-ref="_ZN4llvm26findFirstVPTPredOperandIdxERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm26findFirstVPTPredOperandIdxERKNS_12MachineInstrE">findFirstVPTPredOperandIdx</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="123MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="123MI" data-ref-filename="123MI">MI</dfn>) {</td></tr>
<tr><th id="764">764</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="124MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="124MCID" data-ref-filename="124MCID">MCID</dfn> = <a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>  <b>if</b> (!<a class="local col4 ref" href="#124MCID" title='MCID' data-ref="124MCID" data-ref-filename="124MCID">MCID</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>)</td></tr>
<tr><th id="767">767</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="125i" title='i' data-type='unsigned int' data-ref="125i" data-ref-filename="125i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="126e" title='e' data-type='unsigned int' data-ref="126e" data-ref-filename="126e">e</dfn> = <a class="local col4 ref" href="#124MCID" title='MCID' data-ref="124MCID" data-ref-filename="124MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#125i" title='i' data-ref="125i" data-ref-filename="125i">i</a> != <a class="local col6 ref" href="#126e" title='e' data-ref="126e" data-ref-filename="126e">e</a>; ++<a class="local col5 ref" href="#125i" title='i' data-ref="125i" data-ref-filename="125i">i</a>)</td></tr>
<tr><th id="770">770</th><td>    <b>if</b> (<span class="namespace">ARM::</span><a class="ref fn" href="MCTargetDesc/ARMMCTargetDesc.h.html#_ZN4llvm3ARM7isVpredEh" title='llvm::ARM::isVpred' data-ref="_ZN4llvm3ARM7isVpredEh" data-ref-filename="_ZN4llvm3ARM7isVpredEh">isVpred</a>(<a class="local col4 ref" href="#124MCID" title='MCID' data-ref="124MCID" data-ref-filename="124MCID">MCID</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col5 ref" href="#125i" title='i' data-ref="125i" data-ref-filename="125i">i</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>))</td></tr>
<tr><th id="771">771</th><td>      <b>return</b> <a class="local col5 ref" href="#125i" title='i' data-ref="125i" data-ref-filename="125i">i</a>;</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="774">774</th><td>}</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><span class="namespace">ARMVCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMVCC::VPTCodes" title='llvm::ARMVCC::VPTCodes' data-ref="llvm::ARMVCC::VPTCodes" data-ref-filename="llvm..ARMVCC..VPTCodes">VPTCodes</a> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" title='llvm::getVPTInstrPredicate' data-ref="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" data-ref-filename="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrERNS_8RegisterE">getVPTInstrPredicate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="127MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="127MI" data-ref-filename="127MI">MI</dfn>,</td></tr>
<tr><th id="777">777</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col8 decl" id="128PredReg" title='PredReg' data-type='llvm::Register &amp;' data-ref="128PredReg" data-ref-filename="128PredReg">PredReg</dfn>) {</td></tr>
<tr><th id="778">778</th><td>  <em>int</em> <dfn class="local col9 decl" id="129PIdx" title='PIdx' data-type='int' data-ref="129PIdx" data-ref-filename="129PIdx">PIdx</dfn> = <a class="ref fn" href="#_ZN4llvm26findFirstVPTPredOperandIdxERKNS_12MachineInstrE" title='llvm::findFirstVPTPredOperandIdx' data-ref="_ZN4llvm26findFirstVPTPredOperandIdxERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm26findFirstVPTPredOperandIdxERKNS_12MachineInstrE">findFirstVPTPredOperandIdx</a>(<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI" data-ref-filename="127MI">MI</a>);</td></tr>
<tr><th id="779">779</th><td>  <b>if</b> (<a class="local col9 ref" href="#129PIdx" title='PIdx' data-ref="129PIdx" data-ref-filename="129PIdx">PIdx</a> == -<var>1</var>) {</td></tr>
<tr><th id="780">780</th><td>    <a class="local col8 ref" href="#128PredReg" title='PredReg' data-ref="128PredReg" data-ref-filename="128PredReg">PredReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="781">781</th><td>    <b>return</b> <span class="namespace">ARMVCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMVCC::None" title='llvm::ARMVCC::None' data-ref="llvm::ARMVCC::None" data-ref-filename="llvm..ARMVCC..None">None</a>;</td></tr>
<tr><th id="782">782</th><td>  }</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>  <a class="local col8 ref" href="#128PredReg" title='PredReg' data-ref="128PredReg" data-ref-filename="128PredReg">PredReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI" data-ref-filename="127MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#129PIdx" title='PIdx' data-ref="129PIdx" data-ref-filename="129PIdx">PIdx</a>+<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="785">785</th><td>  <b>return</b> (<span class="namespace">ARMVCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMVCC::VPTCodes" title='llvm::ARMVCC::VPTCodes' data-ref="llvm::ARMVCC::VPTCodes" data-ref-filename="llvm..ARMVCC..VPTCodes">VPTCodes</a>)<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI" data-ref-filename="127MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#129PIdx" title='PIdx' data-ref="129PIdx" data-ref-filename="129PIdx">PIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="786">786</th><td>}</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm21recomputeVPTBlockMaskERNS_12MachineInstrE" title='llvm::recomputeVPTBlockMask' data-ref="_ZN4llvm21recomputeVPTBlockMaskERNS_12MachineInstrE" data-ref-filename="_ZN4llvm21recomputeVPTBlockMaskERNS_12MachineInstrE">recomputeVPTBlockMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="130Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="130Instr" data-ref-filename="130Instr">Instr</dfn>) {</td></tr>
<tr><th id="789">789</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isVPTOpcode(Instr.getOpcode()) &amp;&amp; <q>"Not a VPST or VPT Instruction!"</q>);</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="131MaskOp" title='MaskOp' data-type='llvm::MachineOperand &amp;' data-ref="131MaskOp" data-ref-filename="131MaskOp">MaskOp</dfn> = <a class="local col0 ref" href="#130Instr" title='Instr' data-ref="130Instr" data-ref-filename="130Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="792">792</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MaskOp.isImm() &amp;&amp; <q>"Operand 0 is not the block mask of the VPT/VPST?!"</q>);</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="132Iter" title='Iter' data-type='MachineBasicBlock::iterator' data-ref="132Iter" data-ref-filename="132Iter">Iter</dfn> = <a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#130Instr" title='Instr' data-ref="130Instr" data-ref-filename="130Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(),</td></tr>
<tr><th id="795">795</th><td>                              <dfn class="local col3 decl" id="133End" title='End' data-type='MachineBasicBlock::iterator' data-ref="133End" data-ref-filename="133End">End</dfn> = <a class="local col0 ref" href="#130Instr" title='Instr' data-ref="130Instr" data-ref-filename="130Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <i>// Verify that the instruction after the VPT/VPST is predicated (it should</i></td></tr>
<tr><th id="798">798</th><td><i>  // be), and skip it.</i></td></tr>
<tr><th id="799">799</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="800">800</th><td>      getVPTInstrPredicate(*Iter) == ARMVCC::Then &amp;&amp;</td></tr>
<tr><th id="801">801</th><td>      <q>"VPT/VPST should be followed by an instruction with a 'then' predicate!"</q>);</td></tr>
<tr><th id="802">802</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#132Iter" title='Iter' data-ref="132Iter" data-ref-filename="132Iter">Iter</a>;</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>  <i>// Iterate over the predicated instructions, updating the BlockMask as we go.</i></td></tr>
<tr><th id="805">805</th><td>  <span class="namespace">ARM::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARM::PredBlockMask" title='llvm::ARM::PredBlockMask' data-ref="llvm::ARM::PredBlockMask" data-ref-filename="llvm..ARM..PredBlockMask">PredBlockMask</a> <dfn class="local col4 decl" id="134BlockMask" title='BlockMask' data-type='ARM::PredBlockMask' data-ref="134BlockMask" data-ref-filename="134BlockMask">BlockMask</dfn> = <span class="namespace">ARM::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARM::PredBlockMask" title='llvm::ARM::PredBlockMask' data-ref="llvm::ARM::PredBlockMask" data-ref-filename="llvm..ARM..PredBlockMask">PredBlockMask</a>::<a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARM::PredBlockMask::T" title='llvm::ARM::PredBlockMask::T' data-ref="llvm::ARM::PredBlockMask::T" data-ref-filename="llvm..ARM..PredBlockMask..T">T</a>;</td></tr>
<tr><th id="806">806</th><td>  <b>while</b> (<a class="local col2 ref" href="#132Iter" title='Iter' data-ref="132Iter" data-ref-filename="132Iter">Iter</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#133End" title='End' data-ref="133End" data-ref-filename="133End">End</a>) {</td></tr>
<tr><th id="807">807</th><td>    <span class="namespace">ARMVCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMVCC::VPTCodes" title='llvm::ARMVCC::VPTCodes' data-ref="llvm::ARMVCC::VPTCodes" data-ref-filename="llvm..ARMVCC..VPTCodes">VPTCodes</a> <dfn class="local col5 decl" id="135Pred" title='Pred' data-type='ARMVCC::VPTCodes' data-ref="135Pred" data-ref-filename="135Pred">Pred</dfn> = <a class="ref fn" href="Thumb2InstrInfo.h.html#_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE" title='llvm::getVPTInstrPredicate' data-ref="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE">getVPTInstrPredicate</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#132Iter" title='Iter' data-ref="132Iter" data-ref-filename="132Iter">Iter</a>);</td></tr>
<tr><th id="808">808</th><td>    <b>if</b> (<a class="local col5 ref" href="#135Pred" title='Pred' data-ref="135Pred" data-ref-filename="135Pred">Pred</a> == <span class="namespace">ARMVCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMVCC::None" title='llvm::ARMVCC::None' data-ref="llvm::ARMVCC::None" data-ref-filename="llvm..ARMVCC..None">None</a>)</td></tr>
<tr><th id="809">809</th><td>      <b>break</b>;</td></tr>
<tr><th id="810">810</th><td>    <a class="local col4 ref" href="#134BlockMask" title='BlockMask' data-ref="134BlockMask" data-ref-filename="134BlockMask">BlockMask</a> = <a class="ref fn" href="Utils/ARMBaseInfo.h.html#_ZN4llvm19expandPredBlockMaskENS_3ARM13PredBlockMaskENS_6ARMVCC8VPTCodesE" title='llvm::expandPredBlockMask' data-ref="_ZN4llvm19expandPredBlockMaskENS_3ARM13PredBlockMaskENS_6ARMVCC8VPTCodesE" data-ref-filename="_ZN4llvm19expandPredBlockMaskENS_3ARM13PredBlockMaskENS_6ARMVCC8VPTCodesE">expandPredBlockMask</a>(<a class="local col4 ref" href="#134BlockMask" title='BlockMask' data-ref="134BlockMask" data-ref-filename="134BlockMask">BlockMask</a>, <a class="local col5 ref" href="#135Pred" title='Pred' data-ref="135Pred" data-ref-filename="135Pred">Pred</a>);</td></tr>
<tr><th id="811">811</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#132Iter" title='Iter' data-ref="132Iter" data-ref-filename="132Iter">Iter</a>;</td></tr>
<tr><th id="812">812</th><td>  }</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>  <i>// Rewrite the BlockMask.</i></td></tr>
<tr><th id="815">815</th><td>  <a class="local col1 ref" href="#131MaskOp" title='MaskOp' data-ref="131MaskOp" data-ref-filename="131MaskOp">MaskOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>((<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>)(<a class="local col4 ref" href="#134BlockMask" title='BlockMask' data-ref="134BlockMask" data-ref-filename="134BlockMask">BlockMask</a>));</td></tr>
<tr><th id="816">816</th><td>}</td></tr>
<tr><th id="817">817</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>