{
  "design": {
    "design_info": {
      "boundary_crc": "0xDE057AC2FABC2EE9",
      "device": "xc7k325tffg900-2",
      "name": "pcie",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "xdma_0": "",
      "mig_7series_0": "",
      "axi_bram_ctrl_0": "",
      "reg_wr_axil_0": "",
      "smartconnect_0": "",
      "util_vector_logic_0": "",
      "axi_bram_ctrl_0_bram": "",
      "smartconnect_1": ""
    },
    "interface_ports": {
      "ddr": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "pcie": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "bram": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "ddr_s_axi": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "128"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "ADDR_WIDTH": {
            "value": "64"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pcie_sys_clk_i",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "0"
          }
        }
      }
    },
    "ports": {
      "sys_clk_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "ddr_s_axi",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "sys_rst_n_i"
          },
          "CLK_DOMAIN": {
            "value": "pcie_sys_clk_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "sys_rst_n_i": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "pcie_clk_o": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pcie_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "pcie_rst_n_o": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "pcie_usr_irq_req_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "init_calib_complete_o": {
        "direction": "O"
      },
      "pcie_user_lnk_up_o": {
        "direction": "O"
      },
      "reg_bus_o": {
        "direction": "O",
        "left": "319",
        "right": "0"
      },
      "reg_bus_i": {
        "direction": "I",
        "left": "319",
        "right": "0"
      },
      "pcie_clk_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "pcie_sys_clk_i"
          },
          "CLK_DOMAIN": {
            "value": "pcie_clk_i"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "pcie_rst_n_i": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "pcie_xdma_0_0",
        "parameters": {
          "PF0_DEVICE_ID_mqdma": {
            "value": "9028"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "9028"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "9028"
          },
          "axi_data_width": {
            "value": "128_bit"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "axist_bypass_en": {
            "value": "true"
          },
          "axisten_freq": {
            "value": "250"
          },
          "mode_selection": {
            "value": "Advanced"
          },
          "pf0_class_code_base": {
            "value": "05"
          },
          "pf0_class_code_interface": {
            "value": "00"
          },
          "pf0_class_code_sub": {
            "value": "80"
          },
          "pf0_device_id": {
            "value": "7028"
          },
          "pf0_sub_class_interface_menu": {
            "value": "Generic_XT_compatible_serial_controller"
          },
          "pl_link_cap_max_link_speed": {
            "value": "5.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X8"
          },
          "plltype": {
            "value": "QPLL1"
          },
          "xdma_axilite_slave": {
            "value": "false"
          },
          "xdma_num_usr_irq": {
            "value": "2"
          },
          "xdma_rnum_chnl": {
            "value": "2"
          },
          "xdma_sts_ports": {
            "value": "false"
          },
          "xdma_wnum_chnl": {
            "value": "2"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "pcie_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "pcie_axi_bram_ctrl_0_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "reg_wr_axil_0": {
        "vlnv": "xilinx.com:module_ref:reg_wr_axil:1.0",
        "xci_name": "pcie_reg_wr_axil_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reg_wr_axil",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI_LITE",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "7",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_LITE_AWADDR",
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_LITE_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_LITE_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_LITE_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_LITE_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_LITE_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_LITE_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_LITE_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_LITE_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_LITE_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_LITE_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_LITE_ARADDR",
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_LITE_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_LITE_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_LITE_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_LITE_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_LITE_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_LITE_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_LITE_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "reg_bus_i": {
            "direction": "I",
            "left": "319",
            "right": "0"
          },
          "reg_bus_o": {
            "direction": "O",
            "left": "319",
            "right": "0"
          },
          "S_AXI_LITE_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI_LITE",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "S_AXI_LITE_ARESETN",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              }
            }
          },
          "S_AXI_LITE_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "pcie_smartconnect_0_0",
        "parameters": {
          "NUM_CLKS": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            }
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "pcie_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "pcie_axi_bram_ctrl_0_bram_0",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "smartconnect_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "pcie_smartconnect_0_1",
        "parameters": {
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "S00_AXI_0_1": {
        "interface_ports": [
          "ddr_s_axi",
          "smartconnect_0/S00_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTB",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_0_1": {
        "interface_ports": [
          "bram",
          "axi_bram_ctrl_0_bram/BRAM_PORTA"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "xdma_0/M_AXI",
          "smartconnect_0/S01_AXI"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "ddr",
          "mig_7series_0/DDR3"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie",
          "xdma_0/pcie_mgt"
        ]
      },
      "xdma_0_M_AXI_LITE": {
        "interface_ports": [
          "reg_wr_axil_0/S_AXI_LITE",
          "xdma_0/M_AXI_LITE"
        ]
      },
      "smartconnect_1_M00_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_0/S_AXI",
          "smartconnect_1/M00_AXI"
        ]
      },
      "xdma_0_M_AXI_BYPASS": {
        "interface_ports": [
          "smartconnect_1/S00_AXI",
          "xdma_0/M_AXI_BYPASS"
        ]
      }
    },
    "nets": {
      "sys_rst_n_i_1": {
        "ports": [
          "sys_rst_n_i",
          "mig_7series_0/sys_rst",
          "smartconnect_0/aresetn"
        ]
      },
      "sys_clk_i_1": {
        "ports": [
          "sys_clk_i",
          "mig_7series_0/sys_clk_i",
          "smartconnect_0/aclk"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "smartconnect_0/aclk1"
        ]
      },
      "usr_irq_req_0_1": {
        "ports": [
          "pcie_usr_irq_req_i",
          "xdma_0/usr_irq_req"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "mig_7series_0/aresetn"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "mig_7series_0/init_calib_complete",
          "init_calib_complete_o"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "smartconnect_0/aclk2",
          "axi_bram_ctrl_0/s_axi_aclk",
          "reg_wr_axil_0/S_AXI_LITE_ACLK",
          "pcie_clk_o",
          "smartconnect_1/aclk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "reg_wr_axil_0/S_AXI_LITE_ARESETN",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "pcie_rst_n_o",
          "smartconnect_1/aresetn"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "pcie_user_lnk_up_o"
        ]
      },
      "reg_wr_axil_0_reg_bus_o": {
        "ports": [
          "reg_wr_axil_0/reg_bus_o",
          "reg_bus_o"
        ]
      },
      "reg_bus_i_0_1": {
        "ports": [
          "reg_bus_i",
          "reg_wr_axil_0/reg_bus_i"
        ]
      },
      "sys_clk_0_1": {
        "ports": [
          "pcie_clk_i",
          "xdma_0/sys_clk"
        ]
      },
      "sys_rst_n_0_1": {
        "ports": [
          "pcie_rst_n_i",
          "xdma_0/sys_rst_n"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "ddr_s_axi": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x0000000000000000",
                "range": "8G"
              }
            }
          }
        }
      },
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x0000000000000000",
                "range": "8G"
              }
            }
          },
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_reg_wr_axil_0_reg0": {
                "address_block": "/reg_wr_axil_0/S_AXI_LITE/reg0",
                "offset": "0x44A00000",
                "range": "512"
              }
            }
          },
          "M_AXI_BYPASS": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000C0000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}