#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Oct 23 2014 13:00:08

#File Generated:     May 20 2015 08:45:05

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\bin/sjplacer.exe --proj-name VuggeSinus --netlist-vh2 VuggeSinus_p.vh2 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc4/psoc4a/placer.ark --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc4/psoc4a/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc4/psoc4a/irqconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc4/psoc4a/dsiconn.cydata --pins-file pins_44-TQFP.xml --lib-file VuggeSinus_p.lib --sdc-file VuggeSinus.sdc --io-pcf VuggeSinus.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Oct 23 2014	13:09:21

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - VuggeSinus_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc4/psoc4a/placer.ark
Package                   - 
Defparam file             - 
SDC file                  - VuggeSinus.sdc
Output directory          - .
Timing library            - VuggeSinus_p.lib
IO Placement file         - VuggeSinus.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "VuggeSinus_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc4/psoc4a/placer.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	2
    Number of Sequential MCs    	:	11
    Number of DPs               	:	2
    Number of Controls          	:	3
    Number of Status            	:	2
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	13/32
    UDBS                        :	3/4
    IOs                         :	6/36


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 10
Clock: Clock_1              | Frequency:  53.4 MHz | Target:   4.0 MHz
Clock: CyHFCLK              | Frequency: N/A       | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   1.4 MHz
Clock: UART_SCBCLK(FFB)     | Frequency: N/A       | Target:   1.4 MHz
Clock: timer_clock          | Frequency:  53.4 MHz | Target:   0.0 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 10
Clock: Clock_1              | Frequency:  53.4 MHz | Target:   4.0 MHz
Clock: CyHFCLK              | Frequency: N/A       | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   1.4 MHz
Clock: UART_SCBCLK(FFB)     | Frequency: N/A       | Target:   1.4 MHz
Clock: timer_clock          | Frequency:  53.4 MHz | Target:   0.0 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	2
    Number of Sequential MCs    	:	11
    Number of DPs               	:	2
    Number of Controls          	:	3
    Number of Status            	:	2
    Number of SyncCells         	:	0
    Number of count7cells       	:	0
    Number of IOs       	:	6

Device Utilization Summary
    Macrocells                  :	13/32
    IOs                         :	6/36



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 10
Clock: Clock_1              | Frequency:  53.4 MHz | Target:   4.4 MHz
Clock: CyHFCLK              | Frequency: N/A       | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   1.4 MHz
Clock: UART_SCBCLK(FFB)     | Frequency: N/A       | Target:   1.4 MHz
Clock: timer_clock          | Frequency:  53.4 MHz | Target:   0.0 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 10
Clock: Clock_1              | Frequency:  53.4 MHz | Target:   4.4 MHz
Clock: CyHFCLK              | Frequency: N/A       | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   1.4 MHz
Clock: UART_SCBCLK(FFB)     | Frequency: N/A       | Target:   1.4 MHz
Clock: timer_clock          | Frequency:  53.4 MHz | Target:   0.0 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 10
Clock: Clock_1              | Frequency:  53.4 MHz | Target:   4.8 MHz
Clock: CyHFCLK              | Frequency: N/A       | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   1.4 MHz
Clock: UART_SCBCLK(FFB)     | Frequency: N/A       | Target:   1.4 MHz
Clock: timer_clock          | Frequency:  53.4 MHz | Target:   0.0 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	2
    Number of Sequential MCs    	:	11
    Number of DPs               	:	2
    Number of Controls          	:	3
    Number of Status            	:	2
    Number of SyncCells         	:	0
    Number of count7cells       	:	0
    Number of IOs       	:	6

Device Utilization Summary
    Macrocells                  :	13/32
    IOs                         :	6/36



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 10
Clock: Clock_1              | Frequency:  53.4 MHz | Target:   5.3 MHz
Clock: CyHFCLK              | Frequency: N/A       | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   1.4 MHz
Clock: UART_SCBCLK(FFB)     | Frequency: N/A       | Target:   1.4 MHz
Clock: timer_clock          | Frequency:  53.4 MHz | Target:   0.1 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.7 sec.

