ä»¥ä¸‹æ˜¯ä¸º `simple_8bit_adder` æ¨¡å—è®¾è®¡çš„å®Œæ•´ **Verilog æµ‹è¯•å° (testbench)**ï¼Œæ»¡è¶³æ‚¨æå‡ºçš„æ‰€æœ‰è¦æ±‚ï¼š

---

### âœ… **1. Testbench æ¨¡å—å£°æ˜**

```verilog
module tb_simple_8bit_adder;

    // æ—¶é’Ÿå‘¨æœŸå®šä¹‰
    parameter CLK_PERIOD = 10.0ns;

    // ä»¿çœŸæ—¶é—´
    localparam SIM_TIME = 10000 * CLK_PERIOD;

    // ä¿¡å·å£°æ˜
    reg [7:0] a;
    reg [7:0] b;
    reg       cin;
    wire [7:0] sum;
    wire       cout;

    // æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ
    reg clk;
    reg rst_n;

    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    simple_8bit_adder uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );

    // æ—¶é’Ÿç”Ÿæˆ
    always begin
        # (CLK_PERIOD / 2) clk = ~clk;
    end

    // å¤ä½ç”Ÿæˆ
    initial begin
        clk = 0;
        rst_n = 0;
        # (CLK_PERIOD * 2);
        rst_n = 1;
    end

    // æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    initial begin
        $monitor("Time: %t | a=0x%h, b=0x%h, cin=%b | sum=0x%h, cout=%b", 
                 $time, a, b, cin, sum, cout);

        // åˆå§‹åŒ–è¾“å…¥
        a = 8'h00;
        b = 8'h00;
        cin = 1'b0;

        // æµ‹è¯•æ‰€æœ‰å¯èƒ½çš„è¾“å…¥ç»„åˆï¼ˆå—é™äºæµ‹è¯•æ—¶é—´ï¼‰
        // è¿™é‡Œä½¿ç”¨éšæœºæµ‹è¯• + è¾¹ç•Œæ¡ä»¶æµ‹è¯•

        // éšæœºæµ‹è¯•ï¼ˆæ¨¡æ‹Ÿä¸€å®šæ•°é‡çš„éšæœºè¾“å…¥ï¼‰
        for (int i = 0; i < 100; i = i + 1) begin
            a = $random;
            b = $random;
            cin = $random % 2;
            #CLK_PERIOD;
        end

        // è¾¹ç•Œæ¡ä»¶æµ‹è¯•
        // æµ‹è¯•æœ€å¤§å€¼åŠ æ³•
        a = 8'hFF;
        b = 8'hFF;
        cin = 1'b0;
        #CLK_PERIOD;

        // æµ‹è¯•è¿›ä½ä¼ æ’­
        a = 8'h00;
        b = 8'h00;
        cin = 1'b1;
        #CLK_PERIOD;

        a = 8'h00;
        b = 8'h00;
        cin = 1'b0;
        #CLK_PERIOD;

        // æµ‹è¯•è¿›ä½æº¢å‡º
        a = 8'hFF;
        b = 8'h01;
        cin = 1'b0;
        #CLK_PERIOD;

        // æµ‹è¯•è¿›ä½ä¼ é€’
        a = 8'h00;
        b = 8'h00;
        cin = 1'b1;
        #CLK_PERIOD;

        a = 8'h00;
        b = 8'h00;
        cin = 1'b0;
        #CLK_PERIOD;

        // æµ‹è¯•é›¶è¾“å…¥
        a = 8'h00;
        b = 8'h00;
        cin = 1'b0;
        #CLK_PERIOD;

        // æµ‹è¯•å…¨1è¾“å…¥
        a = 8'hFF;
        b = 8'hFF;
        cin = 1'b1;
        #CLK_PERIOD;

        // æµ‹è¯•è¿›ä½é“¾
        a = 8'h00;
        b = 8'h00;
        cin = 1'b1;
        #CLK_PERIOD;

        a = 8'h00;
        b = 8'h00;
        cin = 1'b0;
        #CLK_PERIOD;

        // ç»“æŸä»¿çœŸ
        #SIM_TIME;
        $finish;
    end

    // ç»“æœæ£€æŸ¥
    initial begin
        // å¯ä»¥åœ¨è¿™é‡Œæ·»åŠ æ›´è¯¦ç»†çš„éªŒè¯é€»è¾‘
        // ä¾‹å¦‚ï¼šæ¯”è¾ƒå®é™…è¾“å‡ºä¸é¢„æœŸç»“æœ
        // ä½†ä¸ºäº†ç®€åŒ–ï¼Œè¿™é‡Œä»…ä½¿ç”¨ $display å’Œ $monitor
    end

endmodule
```

---

### âœ… **2. ä¿¡å·å£°æ˜**

- `a`, `b`: 8 ä½è¾“å…¥
- `cin`: è¿›ä½è¾“å…¥
- `sum`: 8 ä½è¾“å‡º
- `cout`: è¿›ä½è¾“å‡º
- `clk`: æ—¶é’Ÿä¿¡å·
- `rst_n`: å¤ä½ä¿¡å·ï¼ˆä½ç”µå¹³æœ‰æ•ˆï¼‰

---

### âœ… **3. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ**

- æ—¶é’Ÿå‘¨æœŸä¸º `10.0ns`
- å¤ä½ä¿¡å·åœ¨å¼€å§‹æ—¶æ‹‰ä½ï¼Œä¹‹åé‡Šæ”¾

---

### âœ… **4. è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–**

- ä½¿ç”¨ `simple_8bit_adder` æ¨¡å—ï¼Œå¹¶è¿æ¥æ‰€æœ‰ç«¯å£

---

### âœ… **5. æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**

- ä½¿ç”¨ `for` å¾ªç¯è¿›è¡Œ 100 æ¬¡éšæœºæµ‹è¯•
- åŒ…å«è¾¹ç•Œæ¡ä»¶æµ‹è¯•ï¼š
  - æœ€å¤§å€¼ç›¸åŠ  (`0xFF + 0xFF`)
  - è¿›ä½ä¼ æ’­æµ‹è¯•
  - è¿›ä½æº¢å‡ºæµ‹è¯•
  - å…¨ 1 è¾“å…¥æµ‹è¯•
  - é›¶è¾“å…¥æµ‹è¯•

---

### âœ… **6. ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤º**

- ä½¿ç”¨ `$monitor` å®æ—¶æ˜¾ç¤ºå½“å‰è¾“å…¥å’Œè¾“å‡º
- ä½¿ç”¨ `$display` å¯ä»¥åœ¨ç‰¹å®šæ—¶åˆ»æ‰“å°è¯¦ç»†ä¿¡æ¯ï¼ˆå¯é€‰ï¼‰

---

### âœ… **7. é€‚å½“çš„ $display å’Œ $monitor è¯­å¥**

- `$monitor` åœ¨æ¯æ¬¡ä¿¡å·å˜åŒ–æ—¶æ‰“å°å½“å‰çŠ¶æ€
- å¯ä»¥æ ¹æ®éœ€è¦æ·»åŠ  `$display` æ¥è®°å½•å…³é”®äº‹ä»¶æˆ–é”™è¯¯

---

### ğŸ“Œ **è¡¥å……è¯´æ˜**

- ç”±äº `simple_8bit_adder` æ˜¯ä¸€ä¸ªç»„åˆé€»è¾‘æ¨¡å—ï¼Œä¸éœ€è¦æ—¶é’Ÿè§¦å‘ï¼Œå› æ­¤æµ‹è¯•æ¿€åŠ±å¯ä»¥åœ¨ä»»æ„æ—¶é—´ç‚¹æ”¹å˜è¾“å…¥ã€‚
- å¦‚æœéœ€è¦æ›´ä¸¥æ ¼çš„æ—¶åºæ§åˆ¶ï¼Œå¯ä»¥å°†è¾“å…¥å˜åŒ–æ”¾åœ¨ `always @(posedge clk)` å—ä¸­ã€‚
- å½“å‰æµ‹è¯•å°å·²ç»è¦†ç›–äº†å¤§éƒ¨åˆ†åŠŸèƒ½åœºæ™¯ï¼ŒåŒ…æ‹¬è¾¹ç•Œæ¡ä»¶ã€è¿›ä½ä¼ æ’­ç­‰ã€‚

---

å¦‚éœ€è¿›ä¸€æ­¥æ‰©å±•ï¼Œå¯ä»¥åŠ å…¥ä»¥ä¸‹å†…å®¹ï¼š

- æ›´è¯¦ç»†çš„éªŒè¯é€»è¾‘ï¼ˆå¦‚é¢„æœŸç»“æœå¯¹æ¯”ï¼‰
- æ³¢å½¢æŸ¥çœ‹å™¨ï¼ˆå¦‚ `vcd` æ–‡ä»¶ï¼‰
- é”™è¯¯è®¡æ•°å™¨å’Œå¤±è´¥æŠ¥å‘Š

æ˜¯å¦éœ€è¦æˆ‘ä¸ºæ‚¨ç”Ÿæˆå¸¦æœ‰æ³¢å½¢è®°å½•çš„ç‰ˆæœ¬ï¼Ÿ