Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue May 12 14:31:32 2020
| Host         : xilinx-vm running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file mandelbrot_pinout_timing_summary_routed.rpt -pb mandelbrot_pinout_timing_summary_routed.pb -rpx mandelbrot_pinout_timing_summary_routed.rpx -warn_on_violation
| Design       : mandelbrot_pinout
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.412        0.000                      0                  123        0.180        0.000                      0                  123        0.922        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                              ------------         ----------      --------------
VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI  {0.000 5.000}        10.000          100.000         
  ClkHdmixCO_clk_vga_hdmi_1024x768                                                 {0.000 1.538}        3.077           325.000         
  ClkVgaxCO_clk_vga_hdmi_1024x768                                                  {0.000 7.692}        15.385          65.000          
  clkfbout_clk_vga_hdmi_1024x768                                                   {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixCO_clk_vga_hdmi_1024x768                                                                                                                                                                                                   0.922        0.000                       0                    10  
  ClkVgaxCO_clk_vga_hdmi_1024x768                                                        9.412        0.000                      0                  123        0.180        0.000                      0                  123        7.192        0.000                       0                    75  
  clkfbout_clk_vga_hdmi_1024x768                                                                                                                                                                                                     7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                                          7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
  To Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixCO_clk_vga_hdmi_1024x768
  To Clock:  ClkHdmixCO_clk_vga_hdmi_1024x768

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixCO_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.077       0.922      BUFGCTRL_X0Y1    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y140    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y139    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y136    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y135    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y133    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y148    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y147    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y134    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.077       1.828      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.077       210.283    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxCO_clk_vga_hdmi_1024x768
  To Clock:  ClkVgaxCO_clk_vga_hdmi_1024x768

Setup :            0  Failing Endpoints,  Worst Slack        9.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.412ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 1.498ns (25.275%)  route 4.429ns (74.725%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 17.093 - 15.385 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.826     1.826    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y137       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDCE (Prop_fdce_C_Q)         0.419     2.245 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[9]/Q
                         net (fo=25, routed)          2.029     4.274    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[9]
    SLICE_X160Y143       LUT3 (Prop_lut3_I0_O)        0.299     4.573 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[17]_i_49/O
                         net (fo=1, routed)           0.000     4.573    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[17]_i_49_n_0
    SLICE_X160Y143       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.105 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           1.251     6.356    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/FpgaUserCDxB.ImageGeneratorxI/DataxD28_in
    SLICE_X161Y140       LUT4 (Prop_lut4_I0_O)        0.124     6.480 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[17]_i_4/O
                         net (fo=1, routed)           1.149     7.629    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[17]_i_4_n_0
    SLICE_X162Y136       LUT6 (Prop_lut6_I4_O)        0.124     7.753 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[17]_i_1/O
                         net (fo=1, routed)           0.000     7.753    FpgaUserCDxB.ImageGeneratorxI/D[1]
    SLICE_X162Y136       FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.708    17.093    FpgaUserCDxB.ImageGeneratorxI/ClkVgaxCO
    SLICE_X162Y136       FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[17]/C
                         clock pessimism              0.075    17.168    
                         clock uncertainty           -0.079    17.089    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.077    17.166    FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[17]
  -------------------------------------------------------------------
                         required time                         17.166    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  9.412    

Slack (MET) :             10.457ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 0.952ns (19.436%)  route 3.946ns (80.564%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 17.091 - 15.385 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.826     1.826    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y137       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDCE (Prop_fdce_C_Q)         0.456     2.282 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/Q
                         net (fo=21, routed)          1.739     4.021    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[10]
    SLICE_X163Y137       LUT6 (Prop_lut6_I0_O)        0.124     4.145 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8/O
                         net (fo=1, routed)           0.433     4.578    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8_n_0
    SLICE_X163Y137       LUT5 (Prop_lut5_I4_O)        0.124     4.702 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3/O
                         net (fo=2, routed)           0.557     5.259    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3_n_0
    SLICE_X163Y138       LUT5 (Prop_lut5_I0_O)        0.124     5.383 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          1.218     6.601    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_1
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124     6.725 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[13]_i_1/O
                         net (fo=1, routed)           0.000     6.725    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_0[13]
    SLICE_X158Y136       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.706    17.091    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X158Y136       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[13]/C
                         clock pessimism              0.089    17.180    
                         clock uncertainty           -0.079    17.101    
    SLICE_X158Y136       FDCE (Setup_fdce_C_D)        0.081    17.182    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[13]
  -------------------------------------------------------------------
                         required time                         17.182    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                 10.457    

Slack (MET) :             10.466ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.980ns (19.894%)  route 3.946ns (80.106%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 17.091 - 15.385 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.826     1.826    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y137       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDCE (Prop_fdce_C_Q)         0.456     2.282 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/Q
                         net (fo=21, routed)          1.739     4.021    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[10]
    SLICE_X163Y137       LUT6 (Prop_lut6_I0_O)        0.124     4.145 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8/O
                         net (fo=1, routed)           0.433     4.578    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8_n_0
    SLICE_X163Y137       LUT5 (Prop_lut5_I4_O)        0.124     4.702 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3/O
                         net (fo=2, routed)           0.557     5.259    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3_n_0
    SLICE_X163Y138       LUT5 (Prop_lut5_I0_O)        0.124     5.383 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          1.218     6.601    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_1
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.152     6.753 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[1]_i_1/O
                         net (fo=1, routed)           0.000     6.753    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_0[1]
    SLICE_X158Y136       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.706    17.091    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X158Y136       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[1]/C
                         clock pessimism              0.089    17.180    
                         clock uncertainty           -0.079    17.101    
    SLICE_X158Y136       FDCE (Setup_fdce_C_D)        0.118    17.219    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[1]
  -------------------------------------------------------------------
                         required time                         17.219    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 10.466    

Slack (MET) :             10.528ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.397ns (31.244%)  route 3.074ns (68.756%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 17.094 - 15.385 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.830     1.830    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X163Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDCE (Prop_fdce_C_Q)         0.456     2.286 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=162, routed)         1.495     3.781    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_0
    SLICE_X161Y136       LUT3 (Prop_lut3_I1_O)        0.124     3.905 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[17]_i_26/O
                         net (fo=1, routed)           0.000     3.905    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[17]_i_26_n_0
    SLICE_X161Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.455 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.455    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD_reg[17]_i_6_n_0
    SLICE_X161Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.569 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD_reg[17]_i_2/CO[3]
                         net (fo=2, routed)           1.386     5.956    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/FpgaUserCDxB.ImageGeneratorxI/DataxD213_in
    SLICE_X162Y137       LUT3 (Prop_lut3_I2_O)        0.153     6.109 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[16]_i_1/O
                         net (fo=1, routed)           0.193     6.302    FpgaUserCDxB.ImageGeneratorxI/D[0]
    SLICE_X163Y137       FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.709    17.094    FpgaUserCDxB.ImageGeneratorxI/ClkVgaxCO
    SLICE_X163Y137       FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[16]/C
                         clock pessimism              0.089    17.183    
                         clock uncertainty           -0.079    17.104    
    SLICE_X163Y137       FDCE (Setup_fdce_C_D)       -0.274    16.830    FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[16]
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 10.528    

Slack (MET) :             10.692ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.828ns (18.904%)  route 3.552ns (81.096%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 17.094 - 15.385 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.826     1.826    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y137       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDCE (Prop_fdce_C_Q)         0.456     2.282 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/Q
                         net (fo=21, routed)          1.739     4.021    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[10]
    SLICE_X163Y137       LUT6 (Prop_lut6_I0_O)        0.124     4.145 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8/O
                         net (fo=1, routed)           0.433     4.578    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8_n_0
    SLICE_X163Y137       LUT5 (Prop_lut5_I4_O)        0.124     4.702 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3/O
                         net (fo=2, routed)           0.557     5.259    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3_n_0
    SLICE_X163Y138       LUT5 (Prop_lut5_I0_O)        0.124     5.383 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          0.824     6.206    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_1
    SLICE_X156Y140       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.709    17.094    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X156Y140       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[10]/C
                         clock pessimism              0.089    17.183    
                         clock uncertainty           -0.079    17.104    
    SLICE_X156Y140       FDCE (Setup_fdce_C_CE)      -0.205    16.899    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[10]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 10.692    

Slack (MET) :             10.692ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.828ns (18.904%)  route 3.552ns (81.096%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 17.094 - 15.385 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.826     1.826    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y137       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDCE (Prop_fdce_C_Q)         0.456     2.282 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/Q
                         net (fo=21, routed)          1.739     4.021    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[10]
    SLICE_X163Y137       LUT6 (Prop_lut6_I0_O)        0.124     4.145 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8/O
                         net (fo=1, routed)           0.433     4.578    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8_n_0
    SLICE_X163Y137       LUT5 (Prop_lut5_I4_O)        0.124     4.702 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3/O
                         net (fo=2, routed)           0.557     5.259    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3_n_0
    SLICE_X163Y138       LUT5 (Prop_lut5_I0_O)        0.124     5.383 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          0.824     6.206    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_1
    SLICE_X156Y140       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.709    17.094    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X156Y140       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[12]/C
                         clock pessimism              0.089    17.183    
                         clock uncertainty           -0.079    17.104    
    SLICE_X156Y140       FDCE (Setup_fdce_C_CE)      -0.205    16.899    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[12]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 10.692    

Slack (MET) :             10.692ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.828ns (18.904%)  route 3.552ns (81.096%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 17.094 - 15.385 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.826     1.826    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y137       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDCE (Prop_fdce_C_Q)         0.456     2.282 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/Q
                         net (fo=21, routed)          1.739     4.021    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[10]
    SLICE_X163Y137       LUT6 (Prop_lut6_I0_O)        0.124     4.145 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8/O
                         net (fo=1, routed)           0.433     4.578    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8_n_0
    SLICE_X163Y137       LUT5 (Prop_lut5_I4_O)        0.124     4.702 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3/O
                         net (fo=2, routed)           0.557     5.259    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3_n_0
    SLICE_X163Y138       LUT5 (Prop_lut5_I0_O)        0.124     5.383 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          0.824     6.206    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_1
    SLICE_X156Y140       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.709    17.094    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X156Y140       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]/C
                         clock pessimism              0.089    17.183    
                         clock uncertainty           -0.079    17.104    
    SLICE_X156Y140       FDCE (Setup_fdce_C_CE)      -0.205    16.899    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[2]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 10.692    

Slack (MET) :             10.692ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.828ns (18.904%)  route 3.552ns (81.096%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 17.094 - 15.385 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.826     1.826    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y137       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDCE (Prop_fdce_C_Q)         0.456     2.282 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/Q
                         net (fo=21, routed)          1.739     4.021    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[10]
    SLICE_X163Y137       LUT6 (Prop_lut6_I0_O)        0.124     4.145 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8/O
                         net (fo=1, routed)           0.433     4.578    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8_n_0
    SLICE_X163Y137       LUT5 (Prop_lut5_I4_O)        0.124     4.702 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3/O
                         net (fo=2, routed)           0.557     5.259    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3_n_0
    SLICE_X163Y138       LUT5 (Prop_lut5_I0_O)        0.124     5.383 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          0.824     6.206    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_1
    SLICE_X156Y140       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.709    17.094    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X156Y140       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[9]/C
                         clock pessimism              0.089    17.183    
                         clock uncertainty           -0.079    17.104    
    SLICE_X156Y140       FDCE (Setup_fdce_C_CE)      -0.205    16.899    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[9]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 10.692    

Slack (MET) :             10.816ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.828ns (19.466%)  route 3.426ns (80.534%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 17.091 - 15.385 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.826     1.826    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y137       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDCE (Prop_fdce_C_Q)         0.456     2.282 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/Q
                         net (fo=21, routed)          1.739     4.021    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[10]
    SLICE_X163Y137       LUT6 (Prop_lut6_I0_O)        0.124     4.145 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8/O
                         net (fo=1, routed)           0.433     4.578    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8_n_0
    SLICE_X163Y137       LUT5 (Prop_lut5_I4_O)        0.124     4.702 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3/O
                         net (fo=2, routed)           0.557     5.259    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3_n_0
    SLICE_X163Y138       LUT5 (Prop_lut5_I0_O)        0.124     5.383 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          0.697     6.080    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_1
    SLICE_X157Y136       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.706    17.091    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y136       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                         clock pessimism              0.089    17.180    
                         clock uncertainty           -0.079    17.101    
    SLICE_X157Y136       FDCE (Setup_fdce_C_CE)      -0.205    16.896    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         16.896    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                 10.816    

Slack (MET) :             10.831ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.952ns (21.054%)  route 3.570ns (78.946%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 17.091 - 15.385 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.826     1.826    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y137       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDCE (Prop_fdce_C_Q)         0.456     2.282 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/Q
                         net (fo=21, routed)          1.739     4.021    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[10]
    SLICE_X163Y137       LUT6 (Prop_lut6_I0_O)        0.124     4.145 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8/O
                         net (fo=1, routed)           0.433     4.578    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_8_n_0
    SLICE_X163Y137       LUT5 (Prop_lut5_I4_O)        0.124     4.702 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3/O
                         net (fo=2, routed)           0.557     5.259    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_3_n_0
    SLICE_X163Y138       LUT5 (Prop_lut5_I0_O)        0.124     5.383 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          0.841     6.224    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_1
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124     6.348 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[3]_i_1/O
                         net (fo=1, routed)           0.000     6.348    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_0[3]
    SLICE_X158Y136       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.706    17.091    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X158Y136       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[3]/C
                         clock pessimism              0.089    17.180    
                         clock uncertainty           -0.079    17.101    
    SLICE_X158Y136       FDCE (Setup_fdce_C_D)        0.079    17.180    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[3]
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                 10.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.643     0.643    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X161Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 f  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/Q
                         net (fo=4, routed)           0.129     0.913    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg_n_0_[1]
    SLICE_X162Y133       LUT6 (Prop_lut6_I4_O)        0.045     0.958 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.958    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_1__1_n_0
    SLICE_X162Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.914     0.914    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X162Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/C
                         clock pessimism             -0.257     0.657    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.121     0.778    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.644%)  route 0.148ns (44.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.644     0.644    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X161Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/Q
                         net (fo=7, routed)           0.148     0.933    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg_n_0_[0]
    SLICE_X162Y134       LUT6 (Prop_lut6_I0_O)        0.045     0.978 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[2]_i_1/O
                         net (fo=1, routed)           0.000     0.978    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[2]_i_1_n_0
    SLICE_X162Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.915     0.915    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X162Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/C
                         clock pessimism             -0.257     0.658    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.121     0.779    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.644%)  route 0.148ns (44.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.644     0.644    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X161Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/Q
                         net (fo=7, routed)           0.148     0.933    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg_n_0_[0]
    SLICE_X162Y134       LUT6 (Prop_lut6_I5_O)        0.045     0.978 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.978    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_1__0_n_0
    SLICE_X162Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.915     0.915    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X162Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/C
                         clock pessimism             -0.257     0.658    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.121     0.779    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.313%)  route 0.150ns (44.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.644     0.644    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X161Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/Q
                         net (fo=7, routed)           0.150     0.935    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg_n_0_[0]
    SLICE_X162Y134       LUT6 (Prop_lut6_I2_O)        0.045     0.980 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.980    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[1]_i_1__1_n_0
    SLICE_X162Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.915     0.915    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X162Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/C
                         clock pessimism             -0.257     0.658    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.120     0.778    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.694%)  route 0.212ns (53.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.644     0.644    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X161Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 f  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/Q
                         net (fo=7, routed)           0.212     0.997    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg_n_0_[0]
    SLICE_X162Y135       LUT6 (Prop_lut6_I1_O)        0.045     1.042 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO[2]_i_1/O
                         net (fo=1, routed)           0.000     1.042    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO[2]_i_1_n_0
    SLICE_X162Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.916     0.916    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X162Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[2]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.121     0.780    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.643     0.643    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X161Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/Q
                         net (fo=4, routed)           0.168     0.952    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg_n_0_[1]
    SLICE_X161Y133       LUT5 (Prop_lut5_I4_O)        0.045     0.997 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.997    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[1]_i_1__0_n_0
    SLICE_X161Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.914     0.914    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X161Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.091     0.734    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.644     0.644    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X161Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/Q
                         net (fo=7, routed)           0.168     0.953    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg_n_0_[0]
    SLICE_X161Y134       LUT5 (Prop_lut5_I1_O)        0.045     0.998 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.998    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[0]_i_1__1_n_0
    SLICE_X161Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.915     0.915    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X161Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.091     0.735    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.459%)  route 0.214ns (53.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.643     0.643    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X161Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/Q
                         net (fo=4, routed)           0.214     0.998    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg_n_0_[1]
    SLICE_X162Y133       LUT6 (Prop_lut6_I4_O)        0.045     1.043 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.043    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[2]_i_1__1_n_0
    SLICE_X162Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.914     0.914    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X162Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/C
                         clock pessimism             -0.257     0.657    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.121     0.778    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.647     0.647    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y143       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y143       FDCE (Prop_fdce_C_Q)         0.141     0.788 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/Q
                         net (fo=2, routed)           0.170     0.958    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]
    SLICE_X157Y143       LUT5 (Prop_lut5_I4_O)        0.045     1.003 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     1.003    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1_n_0
    SLICE_X157Y143       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.920     0.920    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y143       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                         clock pessimism             -0.273     0.647    
    SLICE_X157Y143       FDCE (Hold_fdce_C_D)         0.091     0.738    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.798%)  route 0.194ns (48.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.644     0.644    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X162Y134       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164     0.808 f  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/Q
                         net (fo=6, routed)           0.194     1.002    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg_n_0_[2]
    SLICE_X162Y135       LUT6 (Prop_lut6_I4_O)        0.045     1.047 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO[0]_i_1/O
                         net (fo=1, routed)           0.000     1.047    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO[0]_i_1_n_0
    SLICE_X162Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.916     0.916    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X162Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[0]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.121     0.780    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxCO_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y140    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y139    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y136    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y135    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y133    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y148    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y147    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y134    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X163Y137   FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X163Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X163Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X163Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X163Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X163Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X163Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X162Y139   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X162Y139   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X162Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X163Y137   FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X163Y137   FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X162Y136   FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X163Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X163Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X163Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X163Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X163Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X163Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X162Y139   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x768
  To Clock:  clkfbout_clk_vga_hdmi_1024x768

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxCI }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/I



