<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">

<import file="gen_copyright.xml"/>
<import file="gen_chipsets.xml"/>

<import file="gen_render_surface.xml"/>

<bitset name="gen_render_header" bare="yes" prefix="gen">
	<bitfield high="31" low="29" name="RENDER_TYPE">
		<value value="0x3" name="RENDER"/>
	</bitfield>
	<bitfield high="28" low="27" name="RENDER_SUBTYPE">
		<value value="0x0" name="COMMON"/>
		<value value="0x1" name="SINGLE_DW"/>
		<value value="0x2" name="MEDIA"/>
		<value value="0x3" name="3D"/>
	</bitfield>

	<bitfield high="26" low="16" name="RENDER_OPCODE">
		<brief>bit 26:24 is op and bit 23:16 is subop</brief>

		<brief>COMMON ops</brief>
		<value value="0x101" name="STATE_BASE_ADDRESS"/>
		<value value="0x102" name="STATE_SIP"/>

		<brief>SINGLE_DW ops</brief>
		<value value="0x00b" name="3DSTATE_VF_STATISTICS"/>
		<value value="0x104" name="PIPELINE_SELECT"/>

		<brief>MEDIA ops</brief>
		<value value="0x000" name="MEDIA_VFE_STATE"/>
		<value value="0x001" name="MEDIA_CURBE_LOAD"/>
		<value value="0x002" name="MEDIA_INTERFACE_DESCRIPTOR_LOAD"/>
		<value value="0x003" name="MEDIA_GATEWAY_STATE" variants="GEN6"/>
		<value value="0x004" name="MEDIA_STATE_FLUSH"/>
		<value value="0x103" name="MEDIA_OBJECT_WALKER"/>
		<value value="0x105" name="GPGPU_WALKER" variants="GEN7-"/>

		<brief>3D ops</brief>
		<value value="0x001" name="3DSTATE_BINDING_TABLE_POINTERS" variants="GEN6"/>
		<value value="0x002" name="3DSTATE_SAMPLER_STATE_POINTERS" variants="GEN6"/>
		<value value="0x004" name="3DSTATE_CLEAR_PARAMS" variants="GEN7-"/>
		<value value="0x005" name="3DSTATE_URB" variants="GEN6"/>
		<value value="0x005" name="3DSTATE_DEPTH_BUFFER" variants="GEN7-"/>
		<value value="0x006" name="3DSTATE_STENCIL_BUFFER" variants="GEN7-"/>
		<value value="0x007" name="3DSTATE_HIER_DEPTH_BUFFER" variants="GEN7-"/>
		<value value="0x008" name="3DSTATE_VERTEX_BUFFERS"/>
		<value value="0x009" name="3DSTATE_VERTEX_ELEMENTS"/>
		<value value="0x00a" name="3DSTATE_INDEX_BUFFER"/>
		<value value="0x00c" name="3DSTATE_VF" variants="GEN75-"/>
		<value value="0x00d" name="3DSTATE_VIEWPORT_STATE_POINTERS" variants="GEN6"/>
		<value value="0x00e" name="3DSTATE_CC_STATE_POINTERS"/>
		<value value="0x00f" name="3DSTATE_SCISSOR_STATE_POINTERS"/>
		<value value="0x010" name="3DSTATE_VS"/>
		<value value="0x011" name="3DSTATE_GS"/>
		<value value="0x012" name="3DSTATE_CLIP"/>
		<value value="0x013" name="3DSTATE_SF"/>
		<value value="0x014" name="3DSTATE_WM"/>
		<value value="0x015" name="3DSTATE_CONSTANT_VS"/>
		<value value="0x016" name="3DSTATE_CONSTANT_GS"/>
		<value value="0x017" name="3DSTATE_CONSTANT_PS"/>
		<value value="0x018" name="3DSTATE_SAMPLE_MASK"/>
		<value value="0x019" name="3DSTATE_CONSTANT_HS" variants="GEN7-"/>
		<value value="0x01a" name="3DSTATE_CONSTANT_DS" variants="GEN7-"/>
		<value value="0x01b" name="3DSTATE_HS" variants="GEN7-"/>
		<value value="0x01c" name="3DSTATE_TE" variants="GEN7-"/>
		<value value="0x01d" name="3DSTATE_DS" variants="GEN7-"/>
		<value value="0x01e" name="3DSTATE_STREAMOUT" variants="GEN7-"/>
		<value value="0x01f" name="3DSTATE_SBE" variants="GEN7-"/>
		<value value="0x020" name="3DSTATE_PS" variants="GEN7-"/>
		<value value="0x021" name="3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP" variants="GEN7-"/>
		<value value="0x023" name="3DSTATE_VIEWPORT_STATE_POINTERS_CC" variants="GEN7-"/>
		<value value="0x024" name="3DSTATE_BLEND_STATE_POINTERS" variants="GEN7-"/>
		<value value="0x025" name="3DSTATE_DEPTH_STENCIL_STATE_POINTERS" variants="GEN7-"/>
		<value value="0x026" name="3DSTATE_BINDING_TABLE_POINTERS_VS" variants="GEN7-"/>
		<value value="0x027" name="3DSTATE_BINDING_TABLE_POINTERS_HS" variants="GEN7-"/>
		<value value="0x028" name="3DSTATE_BINDING_TABLE_POINTERS_DS" variants="GEN7-"/>
		<value value="0x029" name="3DSTATE_BINDING_TABLE_POINTERS_GS" variants="GEN7-"/>
		<value value="0x02a" name="3DSTATE_BINDING_TABLE_POINTERS_PS" variants="GEN7-"/>
		<value value="0x02b" name="3DSTATE_SAMPLER_STATE_POINTERS_VS" variants="GEN7-"/>
		<value value="0x02c" name="3DSTATE_SAMPLER_STATE_POINTERS_HS" variants="GEN7-"/>
		<value value="0x02d" name="3DSTATE_SAMPLER_STATE_POINTERS_DS" variants="GEN7-"/>
		<value value="0x02e" name="3DSTATE_SAMPLER_STATE_POINTERS_GS" variants="GEN7-"/>
		<value value="0x02f" name="3DSTATE_SAMPLER_STATE_POINTERS_PS" variants="GEN7-"/>
		<value value="0x030" name="3DSTATE_URB_VS" variants="GEN7-"/>
		<value value="0x031" name="3DSTATE_URB_HS" variants="GEN7-"/>
		<value value="0x032" name="3DSTATE_URB_DS" variants="GEN7-"/>
		<value value="0x033" name="3DSTATE_URB_GS" variants="GEN7-"/>
		<value value="0x100" name="3DSTATE_DRAWING_RECTANGLE"/>
		<value value="0x105" name="3DSTATE_DEPTH_BUFFER" variants="GEN6"/>
		<value value="0x106" name="3DSTATE_POLY_STIPPLE_OFFSET"/>
		<value value="0x107" name="3DSTATE_POLY_STIPPLE_PATTERN"/>
		<value value="0x108" name="3DSTATE_LINE_STIPPLE"/>
		<value value="0x10a" name="3DSTATE_AA_LINE_PARAMETERS"/>
		<value value="0x10b" name="3DSTATE_GS_SVB_INDEX" variants="GEN6"/>
		<value value="0x10d" name="3DSTATE_MULTISAMPLE"/>
		<value value="0x10e" name="3DSTATE_STENCIL_BUFFER" variants="GEN6"/>
		<value value="0x10f" name="3DSTATE_HIER_DEPTH_BUFFER" variants="GEN6"/>
		<value value="0x110" name="3DSTATE_CLEAR_PARAMS" variants="GEN6"/>
		<value value="0x112" name="3DSTATE_PUSH_CONSTANT_ALLOC_VS" variants="GEN7-"/>
		<value value="0x113" name="3DSTATE_PUSH_CONSTANT_ALLOC_HS" variants="GEN7-"/>
		<value value="0x114" name="3DSTATE_PUSH_CONSTANT_ALLOC_DS" variants="GEN7-"/>
		<value value="0x115" name="3DSTATE_PUSH_CONSTANT_ALLOC_GS" variants="GEN7-"/>
		<value value="0x116" name="3DSTATE_PUSH_CONSTANT_ALLOC_PS" variants="GEN7-"/>
		<value value="0x117" name="3DSTATE_SO_DECL_LIST" variants="GEN7-"/>
		<value value="0x118" name="3DSTATE_SO_BUFFER" variants="GEN7-"/>
		<value value="0x200" name="PIPE_CONTROL"/>
		<value value="0x300" name="3DPRIMITIVE"/>
	</bitfield>

	<bitfield high="7" low="0" type="uint" add="2" name="RENDER_LENGTH"/>
</bitset>

<enum name="gen_prim_type" bare="yes" prefix="gen">
	<value value="0x01" name="3DPRIM_POINTLIST"/>
	<value value="0x02" name="3DPRIM_LINELIST"/>
	<value value="0x03" name="3DPRIM_LINESTRIP"/>
	<value value="0x04" name="3DPRIM_TRILIST"/>
	<value value="0x05" name="3DPRIM_TRISTRIP"/>
	<value value="0x06" name="3DPRIM_TRIFAN"/>
	<value value="0x07" name="3DPRIM_QUADLIST"/>
	<value value="0x08" name="3DPRIM_QUADSTRIP"/>
	<value value="0x09" name="3DPRIM_LINELIST_ADJ"/>
	<value value="0x0a" name="3DPRIM_LINESTRIP_ADJ"/>
	<value value="0x0b" name="3DPRIM_TRILIST_ADJ"/>
	<value value="0x0c" name="3DPRIM_TRISTRIP_ADJ"/>
	<value value="0x0d" name="3DPRIM_TRISTRIP_REVERSE"/>
	<value value="0x0e" name="3DPRIM_POLYGON"/>
	<value value="0x0f" name="3DPRIM_RECTLIST"/>
	<value value="0x10" name="3DPRIM_LINELOOP"/>
	<value value="0x11" name="3DPRIM_POINTLIST_BF"/>
	<value value="0x12" name="3DPRIM_LINESTRIP_CONT"/>
	<value value="0x13" name="3DPRIM_LINESTRIP_BF"/>
	<value value="0x14" name="3DPRIM_LINESTRIP_CONT_BF"/>
	<!-- gap -->
	<value value="0x16" name="3DPRIM_TRIFAN_NOSTIPPLE"/>

	<value value="0x20" name="3DPRIM_PATCHLIST_1"  variants="GEN7-"/>
	<value value="0x21" name="3DPRIM_PATCHLIST_2"  variants="GEN7-"/>
	<value value="0x22" name="3DPRIM_PATCHLIST_3"  variants="GEN7-"/>
	<value value="0x23" name="3DPRIM_PATCHLIST_4"  variants="GEN7-"/>
	<value value="0x24" name="3DPRIM_PATCHLIST_5"  variants="GEN7-"/>
	<value value="0x25" name="3DPRIM_PATCHLIST_6"  variants="GEN7-"/>
	<value value="0x26" name="3DPRIM_PATCHLIST_7"  variants="GEN7-"/>
	<value value="0x27" name="3DPRIM_PATCHLIST_8"  variants="GEN7-"/>
	<value value="0x28" name="3DPRIM_PATCHLIST_9"  variants="GEN7-"/>
	<value value="0x29" name="3DPRIM_PATCHLIST_10" variants="GEN7-"/>
	<value value="0x2a" name="3DPRIM_PATCHLIST_11" variants="GEN7-"/>
	<value value="0x2b" name="3DPRIM_PATCHLIST_12" variants="GEN7-"/>
	<value value="0x2c" name="3DPRIM_PATCHLIST_13" variants="GEN7-"/>
	<value value="0x2d" name="3DPRIM_PATCHLIST_14" variants="GEN7-"/>
	<value value="0x2e" name="3DPRIM_PATCHLIST_15" variants="GEN7-"/>
	<value value="0x2f" name="3DPRIM_PATCHLIST_16" variants="GEN7-"/>
	<value value="0x30" name="3DPRIM_PATCHLIST_17" variants="GEN7-"/>
	<value value="0x31" name="3DPRIM_PATCHLIST_18" variants="GEN7-"/>
	<value value="0x32" name="3DPRIM_PATCHLIST_19" variants="GEN7-"/>
	<value value="0x33" name="3DPRIM_PATCHLIST_20" variants="GEN7-"/>
	<value value="0x34" name="3DPRIM_PATCHLIST_21" variants="GEN7-"/>
	<value value="0x35" name="3DPRIM_PATCHLIST_22" variants="GEN7-"/>
	<value value="0x36" name="3DPRIM_PATCHLIST_23" variants="GEN7-"/>
	<value value="0x37" name="3DPRIM_PATCHLIST_24" variants="GEN7-"/>
	<value value="0x38" name="3DPRIM_PATCHLIST_25" variants="GEN7-"/>
	<value value="0x39" name="3DPRIM_PATCHLIST_26" variants="GEN7-"/>
	<value value="0x3a" name="3DPRIM_PATCHLIST_27" variants="GEN7-"/>
	<value value="0x3b" name="3DPRIM_PATCHLIST_28" variants="GEN7-"/>
	<value value="0x3c" name="3DPRIM_PATCHLIST_29" variants="GEN7-"/>
	<value value="0x3d" name="3DPRIM_PATCHLIST_30" variants="GEN7-"/>
	<value value="0x3e" name="3DPRIM_PATCHLIST_31" variants="GEN7-"/>
	<value value="0x3f" name="3DPRIM_PATCHLIST_32" variants="GEN7-"/>
</enum>

<enum name="gen_state_alignment" bare="yes" prefix="gen">
	<doc>Alignment in DWORDs required by 3DSTATE_SCISSOR_STATE_POINTERS and etc.</doc>

	<value value="16" name="ALIGNMENT_COLOR_CALC_STATE"/>
	<value value="16" name="ALIGNMENT_DEPTH_STENCIL_STATE"/>
	<value value="16" name="ALIGNMENT_BLEND_STATE"/>
	<value value="8" name="ALIGNMENT_CLIP_VIEWPORT" variants="GEN6"/>
	<value value="8" name="ALIGNMENT_SF_VIEWPORT" variants="GEN6"/>
	<value value="16" name="ALIGNMENT_SF_CLIP_VIEWPORT" variants="GEN7-"/>
	<value value="8" name="ALIGNMENT_CC_VIEWPORT"/>
	<value value="8" name="ALIGNMENT_SCISSOR_RECT"/>
	<value value="8" name="ALIGNMENT_BINDING_TABLE_STATE"/>
	<value value="8" name="ALIGNMENT_SAMPLER_BORDER_COLOR"/>
	<value value="8" name="ALIGNMENT_SAMPLER_STATE"/>

	<value value="8" name="ALIGNMENT_SURFACE_STATE"/>
</enum>

<enum name="gen_vf_component" bare="yes" prefix="gen">
	<value value="0x0" name="VFCOMP_NOSTORE"/>
	<value value="0x1" name="VFCOMP_STORE_SRC"/>
	<value value="0x2" name="VFCOMP_STORE_0"/>
	<value value="0x3" name="VFCOMP_STORE_1_FP"/>
	<value value="0x4" name="VFCOMP_STORE_1_INT"/>
	<value value="0x5" name="VFCOMP_STORE_VID"/>
	<value value="0x6" name="VFCOMP_STORE_IID"/>
</enum>

<enum name="gen_depth_format" bare="yes" prefix="gen">
	<value value="0x0" name="ZFORMAT_D32_FLOAT_S8X24_UINT" variants="GEN6"/>
	<value value="0x1" name="ZFORMAT_D32_FLOAT"/>
	<value value="0x2" name="ZFORMAT_D24_UNORM_S8_UINT" variants="GEN6"/>
	<value value="0x3" name="ZFORMAT_D24_UNORM_X8_UINT"/>
	<value value="0x5" name="ZFORMAT_D16_UNORM"/>
</enum>

<enum name="gen_front_winding" inline="yes" varset="gen">
	<value value="0x0" name="CW"/>
	<value value="0x1" name="CCW"/>
</enum>

<enum name="gen_subpixel_precision" inline="yes" varset="gen">
	<value value="0x0" name="8BITS"/>
	<value value="0x1" name="4BITS"/>
</enum>

<enum name="gen_cull_mode" inline="yes" varset="gen">
	<value value="0x0" name="BOTH"/>
	<value value="0x1" name="NONE"/>
	<value value="0x2" name="FRONT"/>
	<value value="0x3" name="BACK"/>
</enum>

<enum name="gen_wm_pos_xy_offset" inline="yes" varset="gen">
	<value value="0x0" name="NONE"/>
	<value value="0x2" name="CENTROID"/>
	<value value="0x3" name="SAMPLE"/>
</enum>

<enum name="gen_wm_zw_interp" inline="yes" varset="gen">
	<value value="0x0" name="PIXEL"/>
	<value value="0x2" name="CENTROID"/>
	<value value="0x3" name="SAMPLE"/>
</enum>

<bitset name="gen_wm_barycentric_interp" bare="yes" prefix="gen">
	<bitfield pos="5" name="INTERP_NONPERSPECTIVE_SAMPLE"/>
	<bitfield pos="4" name="INTERP_NONPERSPECTIVE_CENTROID"/>
	<bitfield pos="3" name="INTERP_NONPERSPECTIVE_PIXEL"/>
	<bitfield pos="2" name="INTERP_PERSPECTIVE_SAMPLE"/>
	<bitfield pos="1" name="INTERP_PERSPECTIVE_CENTROID"/>
	<bitfield pos="0" name="INTERP_PERSPECTIVE_PIXEL"/>
</bitset>

<enum name="gen_wm_point_rast_rule" inline="yes" varset="gen">
	<value value="0x0" name="UPPER_LEFT"/>
	<value value="0x1" name="UPPER_RIGHT"/>
</enum>

<enum name="gen_wm_ms_dispatch_mode" inline="yes" varset="gen">
	<value value="0x0" name="PERSAMPLE"/>
	<value value="0x1" name="PERPIXEL"/>
</enum>

<enum name="gen_wm_ms_rast_mode" inline="yes" varset="gen">
	<value value="0x0" name="OFF_PIXEL"/>
	<value value="0x1" name="OFF_PATTERN"/>
	<value value="0x2" name="ON_PIXEL"/>
	<value value="0x3" name="ON_PATTERN"/>
</enum>

<enum name="gen_wm_aa_line_width" inline="yes" varset="gen">
	<value value="0x0" name="0_5"/>
	<value value="0x1" name="1_0"/>
	<value value="0x2" name="2_0"/>
	<value value="0x3" name="4_0"/>
</enum>

<enum name="gen_wm_ps_compute_depth" inline="yes" varset="gen">
	<value value="0x0" name="OFF"/>
	<value value="0x1" name="ON"/>
	<value value="0x2" name="ON_GE"/>
	<value value="0x3" name="ON_LE"/>
</enum>

<enum name="gen_wm_early_ds_control" inline="yes" varset="gen">
	<value value="0x0" name="NORMAL"/>
	<value value="0x1" name="PSEXEC"/>
	<value value="0x2" name="PREPS"/>
</enum>

<bitset name="gen_thread_dispatch" bare="yes" prefix="gen">
	<bitfield pos="31" name="THREADDISP_SPF"/>
	<bitfield pos="30" name="THREADDISP_VME"/>
	<bitfield high="29" low="27" type="uint" name="THREADDISP_SAMPLER_COUNT"/>
	<bitfield pos="26" name="THREADDISP_DENORMAL" variants="GEN7-">
		<value value="0x0" name="FTZ"/>
		<value value="0x1" name="RET"/>
	</bitfield>
	<bitfield high="25" low="18" type="uint" name="THREADDISP_BINDING_TABLE_SIZE"/>
	<bitfield pos="17" name="THREADDISP_PRIORITY_HIGH"/>
	<bitfield pos="16" name="THREADDISP_FP_MODE_ALT"/>
	<bitfield high="15" low="14" name="ROUNDING_MODE" variants="GEN7-">
		<value value="0x0" name="RTNE"/>
		<value value="0x1" name="RU"/>
		<value value="0x2" name="RD"/>
		<value value="0x3" name="RTZ"/>
	</bitfield>
	<bitfield pos="13" name="THREADDISP_ILLEGAL_CODE_EXCEPTION"/>
	<bitfield pos="12" name="THREADDISP_ACCESS_UAV" variants="GEN75-"/>
	<bitfield pos="11" name="THREADDISP_MASK_STACK_EXCEPTION"/>
	<bitfield pos="7" name="THREADDISP_SOFTWARE_EXCEPTION"/>
</bitset>

<bitset name="gen_thread_scratch" bare="yes" prefix="gen">
	<bitfield high="31" low="10" shr="10" name="THREADSCRATCH_ADDR"/>
	<bitfield high="3" low="0" type="uint" name="THREADSCRATCH_SPACE_PER_THREAD"/>
</bitset>

<bitset name="gen_base_address" bare="yes" prefix="gen">
	<bitfield high="31" low="12" shr="12" name="BASE_ADDR"/>
	<bitfield high="11" low="8" type="gen_surface_mocs" name="BASE_ADDR_MOCS"/>
	<bitfield pos="0" name="BASE_ADDR_MODIFIED"/>
</bitset>

<bitset name="gen_render_3d_addr_32byte" inline="yes" varset="gen">
	<bitfield high="31" low="5" shr="5" name="ADDR"/>
</bitset>

<bitset name="gen_render_3d_addr_64byte" inline="yes" varset="gen">
	<bitfield high="31" low="6" shr="6" name="ADDR"/>
</bitset>

<domain name="STATE_BASE_ADDRESS" width="32" size="10" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="BASE_ADDR_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="BASE_ADDR_DW1_GENERAL" offset="1" type="gen_base_address">
			<bitfield high="7" type="gen_surface_mocs" low="4" name="STATELESS_MOCS"/>
			<bitfield pos="3" name="STATELESS_FORCE_WRITE_THRU" variants="GEN6"/>
		</reg32>
		<reg32 name="BASE_ADDR_DW2_SURFACE" offset="2" type="gen_base_address"/>
		<reg32 name="BASE_ADDR_DW3_DYNAMIC" offset="3" type="gen_base_address"/>
		<reg32 name="BASE_ADDR_DW4_INDIRECT" offset="4" type="gen_base_address"/>
		<reg32 name="BASE_ADDR_DW5_INSTRUCTION" offset="5" type="gen_base_address"/>

		<reg32 name="BASE_ADDR_DW6_GENERAL_BOUND" offset="6" type="gen_base_address"/>
		<reg32 name="BASE_ADDR_DW7_DYNAMIC_BOUND" offset="7" type="gen_base_address"/>
		<reg32 name="BASE_ADDR_DW8_INDIRECT_BOUND" offset="8" type="gen_base_address"/>
		<reg32 name="BASE_ADDR_DW9_INSTRUCTION_BOUND" offset="9" type="gen_base_address"/>
	</stripe>
</domain>

<domain name="STATE_SIP" width="32" size="2" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="SIP_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SIP_DW1_KERNEL" offset="1">
			<bitfield high="31" low="4" shr="4" name="ADDR"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_VF_STATISTICS" width="32" size="1" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="VF_STATS_DW0" offset="0" type="gen_render_header">
			<bitfield pos="0" name="ENABLE"/>
		</reg32>
	</stripe>
</domain>

<domain name="PIPELINE_SELECT" width="32" size="1" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="PIPELINE_SELECT_DW0" offset="0" type="gen_render_header">
			<bitfield high="1" low="0" name="SELECT">
				<value value="0x0" name="3D"/>
				<value value="0x1" name="MEDIA"/>
				<value value="0x2" name="GPGPU" variants="GEN75-"/>
			</bitfield>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_BINDING_TABLE_POINTERS" width="32" size="4" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<reg32 name="PTR_BINDING_TABLE_DW0" offset="0" type="gen_render_header">
			<bitfield pos="12" name="PS_CHANGED"/>
			<bitfield pos="9" name="GS_CHANGED"/>
			<bitfield pos="8" name="VS_CHANGED"/>
		</reg32>
		<reg32 name="PTR_BINDING_TABLE_DW1_VS" type="gen_render_3d_addr_32byte" offset="1"/>
		<reg32 name="PTR_BINDING_TABLE_DW2_GS" type="gen_render_3d_addr_32byte" offset="2"/>
		<reg32 name="PTR_BINDING_TABLE_DW3_PS" type="gen_render_3d_addr_32byte" offset="3"/>
	</stripe>
</domain>

<domain name="3DSTATE_SAMPLER_STATE_POINTERS" width="32" size="4" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<reg32 name="PTR_SAMPLER_DW0" offset="0" type="gen_render_header">
			<bitfield pos="12" name="PS_CHANGED"/>
			<bitfield pos="9" name="GS_CHANGED"/>
			<bitfield pos="8" name="VS_CHANGED"/>
		</reg32>
		<reg32 name="PTR_SAMPLER_DW1_VS" type="gen_render_3d_addr_32byte" offset="1"/>
		<reg32 name="PTR_SAMPLER_DW2_GS" type="gen_render_3d_addr_32byte" offset="2"/>
		<reg32 name="PTR_SAMPLER_DW3_PS" type="gen_render_3d_addr_32byte" offset="3"/>
	</stripe>
</domain>

<domain name="3DSTATE_URB" width="32" size="3" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<reg32 name="URB_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="URB_DW1_VS" offset="1">
			<bitfield high="23" low="16" type="uint" name="ENTRY_SIZE"/>
			<bitfield high="15" low="0" type="uint" align="4" name="ENTRY_COUNT"/>
		</reg32>
		<reg32 name="URB_DW2_GS" offset="2">
			<bitfield high="17" low="8" type="uint" align="4" name="ENTRY_COUNT"/>
			<bitfield high="2" low="0" type="uint" name="ENTRY_SIZE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_URB_ANY" width="32" size="2" bare="yes" prefix="gen" variants="GEN7-">
	<doc>Generic command for
		3DSTATE_URB_VS,
		3DSTATE_URB_HS,
		3DSTATE_URB_DS, and
		3DSTATE_URB_GS.
	</doc>

	<stripe>
		<reg32 name="URB_ANY_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="URB_ANY_DW1" offset="1">
			<bitfield high="29" low="25" type="uint" name="OFFSET"/>
			<bitfield high="24" low="16" type="uint" name="ENTRY_SIZE"/>
			<bitfield high="15" low="0" type="uint" name="ENTRY_COUNT"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_PUSH_CONSTANT_ALLOC_ANY" width="32" size="2" bare="yes" prefix="gen" variants="GEN7-">
	<doc>Generic command for
		3DSTATE_PUSH_CONSTANT_ALLOC_VS,
		3DSTATE_PUSH_CONSTANT_ALLOC_HS,
		3DSTATE_PUSH_CONSTANT_ALLOC_DS,
		3DSTATE_PUSH_CONSTANT_ALLOC_GS, and
		3DSTATE_PUSH_CONSTANT_ALLOC_PS.
	</doc>

	<stripe>
		<reg32 name="PCB_ALLOC_ANY_DW0" offset="0" type="gen_render_header"/>

		<reg32 name="PCB_ALLOC_ANY_DW1" offset="1" variants="GEN7">
			<bitfield high="19" low="16" type="uint" name="OFFSET"/>
			<bitfield high="4" low="0" type="uint" name="SIZE"/>
		</reg32>
		<reg32 name="PCB_ALLOC_ANY_DW1" offset="1" variants="GEN75-">
			<bitfield high="20" low="16" type="uint" name="OFFSET"/>
			<bitfield high="5" low="0" type="uint" name="SIZE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_VERTEX_BUFFERS" width="32" size="133" bare="yes" prefix="gen">
	<reg32 name="VB_DW0" offset="0" type="gen_render_header"/>

	<brief>up to 33 VERTEX_BUFFER_STATEs</brief>
	<array name="VB_STATE" offset="1" stride="4" length="33">
		<reg32 name="DW0" offset="0">
			<bitfield high="31" low="26" type="uint" name="INDEX"/>
			<bitfield pos="20" name="ACCESS">
				<value value="0x0" name="VERTEXDATA"/>
				<value value="0x1" name="INSTANCEDATA"/>
			</bitfield>
			<bitfield high="19" low="16" type="gen_surface_mocs" name="MOCS"/>
			<bitfield pos="14" name="ADDR_MODIFIED" variants="GEN7-"/>
			<bitfield pos="13" name="IS_NULL"/>
			<bitfield pos="12" name="CACHE_INVALIDATE"/>
			<bitfield high="11" low="0" name="PITCH"/>
		</reg32>
		<reg32 name="DW1_START_ADDR" offset="1"/>
		<reg32 name="DW2_END_ADDR" offset="2"/>
		<reg32 name="DW3_STEP_RATE" type="uint" offset="3"/>
	</array>
</domain>

<domain name="3DSTATE_VERTEX_ELEMENTS" width="32" size="69" bare="yes" prefix="gen">
	<reg32 name="VE_DW0" offset="0" type="gen_render_header"/>

	<brief>up to 34 VERTEX_ELEMENT_STATEs</brief>
	<array name="VE_STATE" offset="1" stride="2" length="34">
		<reg32 name="DW0" offset="0">
			<bitfield high="31" low="26" type="uint" name="VB_INDEX"/>
			<bitfield pos="25" name="VALID"/>
			<bitfield high="24" low="16" type="gen_surface_format" name="FORMAT"/>
			<bitfield pos="15" name="EDGE_FLAG_ENABLE"/>
			<bitfield high="10" low="0" name="VB_OFFSET" variants="GEN6"/>
			<bitfield high="11" low="0" name="VB_OFFSET" variants="GEN75-"/>
		</reg32>
		<reg32 name="DW1" offset="1">
			<bitfield high="30" low="28" type="gen_vf_component" name="COMP0"/>
			<bitfield high="26" low="24" type="gen_vf_component" name="COMP1"/>
			<bitfield high="22" low="20" type="gen_vf_component" name="COMP2"/>
			<bitfield high="18" low="16" type="gen_vf_component" name="COMP3"/>
		</reg32>
	</array>
</domain>

<domain name="3DSTATE_INDEX_BUFFER" width="32" size="3" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="IB_DW0" offset="0" type="gen_render_header">
			<bitfield high="15" low="12" type="gen_surface_mocs" name="MOCS"/>
			<bitfield pos="10" name="CUT_INDEX_ENABLE" variants="GEN6-GEN7"/>
			<bitfield high="9" low="8" name="FORMAT">
				<value value="0x0" name="BYTE"/>
				<value value="0x1" name="WORD"/>
				<value value="0x2" name="DWORD"/>
			</bitfield>
		</reg32>
		<reg32 name="IB_DW1_START_ADDR" offset="1"/>
		<reg32 name="IB_DW2_END_ADDR" offset="2"/>
	</stripe>
</domain>

<domain name="3DSTATE_VF" width="32" size="2" bare="yes" prefix="gen" variants="GEN75-">
	<stripe>
		<reg32 name="VF_DW0" offset="0" type="gen_render_header">
			<bitfield pos="8" name="CUT_INDEX_ENABLE"/>
		</reg32>
		<reg32 name="VF_DW1_CUT_INDEX" offset="1"/>
	</stripe>
</domain>

<domain name="3DSTATE_VIEWPORT_STATE_POINTERS" width="32" size="4" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<reg32 name="PTR_VP_DW0" offset="0" type="gen_render_header">
			<bitfield pos="12" name="CC_CHANGED"/>
			<bitfield pos="11" name="SF_CHANGED"/>
			<bitfield pos="10" name="CLIP_CHANGED"/>
		</reg32>
		<reg32 name="PTR_VP_DW1_CLIP" type="gen_render_3d_addr_32byte" offset="1"/>
		<reg32 name="PTR_VP_DW2_SF" type="gen_render_3d_addr_32byte" offset="2"/>
		<reg32 name="PTR_VP_DW3_CC" type="gen_render_3d_addr_32byte" offset="3"/>
	</stripe>
</domain>

<domain name="3DSTATE_CC_STATE_POINTERS" width="32" size="4" bare="yes" prefix="gen" variants="GEN6">
	<stripe variants="GEN6">
		<reg32 name="PTR_CC_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="PTR_CC_DW1_BLEND" type="gen_render_3d_addr_64byte" offset="1">
			<bitfield pos="0" name="CHANGED"/>
		</reg32>
		<reg32 name="PTR_CC_DW2_ZS" type="gen_render_3d_addr_64byte" offset="2">
			<bitfield pos="0" name="CHANGED"/>
		</reg32>
		<reg32 name="PTR_CC_DW3_CC" type="gen_render_3d_addr_64byte" offset="3">
			<bitfield pos="0" name="CHANGED"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_SCISSOR_STATE_POINTERS" width="32" size="2" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<reg32 name="PTR_SCISSOR_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="PTR_SCISSOR_DW1" type="gen_render_3d_addr_32byte" offset="1"/>
	</stripe>
</domain>

<domain name="3DSTATE_POINTERS_ANY" width="32" size="2" bare="yes" prefix="gen" variants="GEN7-">
	<doc>Generic command for
		3DSTATE_CC_STATE_POINTERS,
		3DSTATE_SCISSOR_STATE_POINTERS,
		3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP,
		3DSTATE_VIEWPORT_STATE_POINTERS_CC,
		3DSTATE_BLEND_STATE_POINTERS,
		3DSTATE_DEPTH_STENCIL_STATE_POINTERS,
		3DSTATE_BINDING_TABLE_POINTERS_VS,
		3DSTATE_BINDING_TABLE_POINTERS_HS,
		3DSTATE_BINDING_TABLE_POINTERS_DS,
		3DSTATE_BINDING_TABLE_POINTERS_GS,
		3DSTATE_BINDING_TABLE_POINTERS_PS,
		3DSTATE_SAMPLER_STATE_POINTERS_VS,
		3DSTATE_SAMPLER_STATE_POINTERS_HS,
		3DSTATE_SAMPLER_STATE_POINTERS_DS,
		3DSTATE_SAMPLER_STATE_POINTERS_GS, and
		3DSTATE_SAMPLER_STATE_POINTERS_PS.
	</doc>

	<stripe>
		<reg32 name="PTR_ANY_DW0" offset="0" type="gen_render_header"/>
		<!-- note that CC related sates are actually 64-byte aligned -->
		<reg32 name="PTR_ANY_DW1" type="gen_render_3d_addr_32byte" offset="1"/>
	</stripe>
</domain>

<domain name="3DSTATE_VS" width="32" size="6" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="VS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="VS_DW1_KERNEL" type="gen_render_3d_addr_64byte" offset="1"/>
		<reg32 name="VS_DW2_DISPATCH" offset="2" type="gen_thread_dispatch"/>
		<reg32 name="VS_DW3_SCRATCH" offset="3" type="gen_thread_scratch"/>
		<reg32 name="VS_DW4_URB" offset="4">
			<bitfield high="24" low="20" type="uint" name="GRF_START"/>
			<bitfield high="16" low="11" type="uint" name="READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="READ_OFFSET"/>
		</reg32>
		<reg32 name="VS_DW5" offset="5">
			<bitfield high="31" low="25" type="uint" name="MAX_THREADS" variants="GEN6-GEN7"/>
			<bitfield high="31" low="23" type="uint" name="MAX_THREADS" variants="GEN75-"/>
			<bitfield pos="10" name="STATISTICS"/>
			<bitfield pos="1" name="CACHE_DISABLE"/>
			<bitfield pos="0" name="VS_ENABLE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_HS" width="32" size="7" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<reg32 name="HS_DW0" offset="0" type="gen_render_header"/>
		<!-- not all fields of gen_thread_dispatch are applicable -->
		<reg32 name="HS_DW1_DISPATCH" offset="1" type="gen_thread_dispatch">
			<bitfield high="6" low="0" type="uint" name="MAX_THREADS" variants="GEN7"/>
			<bitfield high="7" low="0" type="uint" name="MAX_THREADS" variants="GEN75-"/>
		</reg32>
		<reg32 name="HS_DW2" offset="2">
			<bitfield pos="31" name="HS_ENABLE"/>
			<bitfield pos="29" name="STATISTICS"/>
			<bitfield high="3" low="0" type="uint" name="INSTANCE_COUNT"/>
		</reg32>
		<reg32 name="HS_DW3_KERNEL" type="gen_render_3d_addr_64byte" offset="3"/>
		<reg32 name="HS_DW4_SCRATCH" offset="4" type="gen_thread_scratch"/>
		<reg32 name="HS_DW5" offset="5">
			<bitfield pos="27" name="SPF"/>
			<bitfield pos="26" name="VME"/>
			<bitfield pos="25" name="ACCESS_UAV" variants="GEN75-"/>
			<bitfield pos="24" name="INCLUDE_VERTEX_HANDLES"/>
			<bitfield high="23" low="19" type="uint" name="URB_GRF_START"/>
			<bitfield high="16" low="11" type="uint" name="URB_READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="URB_READ_OFFSET"/>
		</reg32>
		<reg32 name="HS_DW6" offset="6">
			<bitfield high="11" low="0" shr="6" name="URB_SEMAPHORE_ADDR" variants="GEN7"/>
			<bitfield high="12" low="0" shr="6" name="URB_SEMAPHORE_ADDR" variants="GEN75-"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_TE" width="32" size="4" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<reg32 name="TE_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="TE_DW1" offset="1">
			<bitfield high="13" low="12" name="PARTITIONING">
				<value value="0x0" name="INTEGER"/>
				<value value="0x1" name="ODD_FRACTIONAL"/>
				<value value="0x2" name="EVEN_FRACTIONAL"/>
			</bitfield>
			<bitfield high="9" low="8" name="OUTPUT_TOPO">
				<value value="0x0" name="POINT"/>
				<value value="0x1" name="LINE"/>
				<value value="0x2" name="TRI_CW"/>
				<value value="0x3" name="TRI_CCW"/>
			</bitfield>
			<bitfield high="5" low="4" name="DOMAIN">
				<value value="0x0" name="QUAD"/>
				<value value="0x1" name="TRI"/>
				<value value="0x2" name="ISOLINE"/>
			</bitfield>
			<bitfield high="2" low="1" name="MODE">
				<value value="0x0" name="HW"/>
				<value value="0x1" name="SW"/>
			</bitfield>
			<bitfield pos="0" name="TE_ENABLE"/>
		</reg32>
		<reg32 name="TE_DW2_MAX_TESS_FACTOR_ODD" type="float" offset="2"/>
		<reg32 name="TE_DW3_MAX_TESS_FACTOR_NOT_ODD" type="float" offset="3"/>
	</stripe>
</domain>

<domain name="3DSTATE_DS" width="32" size="6" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<reg32 name="DS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="DS_DW1_KERNEL" type="gen_render_3d_addr_64byte" offset="1"/>
		<reg32 name="DS_DW2_DISPATCH" offset="2" type="gen_thread_dispatch"/>
		<reg32 name="DS_DW3_SCRATCH" offset="3" type="gen_thread_scratch"/>
		<reg32 name="DS_DW4_URB" offset="4">
			<bitfield high="24" low="20" type="uint" name="GRF_START"/>
			<bitfield high="17" low="11" type="uint" name="READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="READ_OFFSET"/>
		</reg32>
		<reg32 name="DS_DW5" offset="5">
			<bitfield high="31" low="25" type="uint" name="MAX_THREADS" variants="GEN7"/>
			<bitfield high="29" low="21" type="uint" name="MAX_THREADS" variants="GEN75-"/>
			<bitfield pos="10" name="STATISTICS"/>
			<bitfield pos="2" name="COMPUTE_W"/>
			<bitfield pos="1" name="CACHE_DISABLE"/>
			<bitfield pos="0" name="DS_ENABLE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_GS" width="32" size="7" bare="yes" prefix="gen">
	<stripe variants="GEN6">
		<reg32 name="GS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="GS_DW1_KERNEL" type="gen_render_3d_addr_64byte" offset="1"/>
		<reg32 name="GS_DW2_DISPATCH" offset="2" type="gen_thread_dispatch"/>
		<reg32 name="GS_DW3_SCRATCH" offset="3" type="gen_thread_scratch"/>
		<reg32 name="GS_DW4_URB" offset="4">
			<bitfield high="16" low="11" type="uint" name="READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="READ_OFFSET"/>
			<bitfield high="3" low="0" type="uint" name="GRF_START"/>
		</reg32>
		<reg32 name="GS_DW5" offset="5">
			<bitfield high="31" low="25" type="uint" name="MAX_THREADS"/>
			<bitfield pos="10" name="STATISTICS"/>
			<bitfield pos="9" name="SO_STATISTICS"/>
			<bitfield pos="8" name="RENDER_ENABLE"/>
		</reg32>
		<reg32 name="GS_DW6" offset="6">
			<bitfield pos="30" name="REORDER_ENABLE"/>
			<bitfield pos="29" name="DISCARD_ADJACENCY"/>
			<bitfield pos="28" name="SVBI_PAYLOAD_ENABLE"/>
			<bitfield pos="27" name="SVBI_POST_INC_ENABLE"/>
			<bitfield high="25" low="16" type="uint" name="SVBI_POST_INC_VAL"/>
			<bitfield pos="15" name="GS_ENABLE"/>
		</reg32>
	</stripe>
	<stripe variants="GEN7-">
		<reg32 name="GS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="GS_DW1_KERNEL" type="gen_render_3d_addr_64byte" offset="1"/>
		<reg32 name="GS_DW2_DISPATCH" offset="2" type="gen_thread_dispatch"/>
		<reg32 name="GS_DW3_SCRATCH" offset="3" type="gen_thread_scratch"/>
		<reg32 name="GS_DW4" offset="4">
			<bitfield high="28" low="23" type="uint" name="OUTPUT_SIZE"/>
			<bitfield high="22" low="17" type="gen_prim_type" name="OUTPUT_TOPO"/>
			<bitfield high="16" low="11" type="uint" name="URB_READ_LEN"/>
			<bitfield pos="10" name="INCLUDE_VERTEX_HANDLES"/>
			<bitfield high="9" low="4" type="uint" name="URB_READ_OFFSET"/>
			<bitfield high="3" low="0" type="uint" name="URB_GRF_START"/>
		</reg32>
		<reg32 name="GS_DW5" offset="5">
			<bitfield high="31" low="25" type="uint" name="MAX_THREADS" variants="GEN7"/>
			<bitfield pos="24" name="GSCTRL" variants="GEN7">
				<value value="0x0" name="CUT"/>
				<value value="0x1" name="SID"/>
			</bitfield>
			<bitfield high="31" low="24" type="uint" name="MAX_THREADS" variants="GEN75-"/>

			<bitfield high="23" low="20" type="uint" name="CONTROL_DATA_HEADER_SIZE"/>
			<bitfield high="19" low="15" type="uint" name="INSTANCE_CONTROL"/>
			<bitfield high="14" low="13" type="uint" name="DEFAULT_STREAM_ID"/>
			<bitfield high="12" low="11" type="uint" name="DISPATCH_MODE">
				<value value="0x0" name="SINGLE"/>
				<value value="0x1" name="DUAL_INSTANCE"/>
				<value value="0x2" name="DUAL_OBJECT"/>
			</bitfield>
			<bitfield pos="10" name="STATISTICS"/>
			<bitfield high="9" low="5" type="uint" name="INVOCATION_INCR"/>
			<bitfield pos="4" name="INCLUDE_PRIMITIVE_ID"/>
			<bitfield pos="3" name="HINT"/>

			<bitfield pos="2" name="REORDER_ENABLE" variants="GEN7"/>
			<bitfield pos="2" name="REORDER" variants="GEN75-">
				<value value="0x0" name="LEADING"/>
				<value value="0x1" name="TRAILING"/>
			</bitfield>

			<bitfield pos="1" name="DISCARD_ADJACENCY"/>
			<bitfield pos="0" name="GS_ENABLE"/>
		</reg32>
		<reg32 name="GS_DW6" offset="6">
			<bitfield pos="31" name="GSCTRL" variants="GEN75-">
				<value value="0x0" name="CUT"/>
				<value value="0x1" name="SID"/>
			</bitfield>
			<bitfield high="11" low="0" shr="6" name="URB_SEMAPHORE_ADDR" variants="GEN7"/>
			<bitfield high="12" low="0" shr="6" name="URB_SEMAPHORE_ADDR" variants="GEN75-"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_STREAMOUT" width="32" size="3" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<reg32 name="SO_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SO_DW1" offset="1">
			<bitfield pos="31" name="SO_ENABLE"/>
			<bitfield pos="30" name="RENDER_DISABLE"/>
			<bitfield high="28" low="27" type="uint" name="RENDER_STREAM_SELECT"/>
			<bitfield pos="26" name="REORDER">
				<value value="0x0" name="LEADING"/>
				<value value="0x1" name="TRAILING"/>
			</bitfield>
			<bitfield pos="25" name="STATISTICS"/>
			<bitfield high="11" low="8" name="BUFFER_ENABLES"/>
		</reg32>
		<reg32 name="SO_DW2" offset="2">
			<bitfield high="29" low="29" type="uint" name="STREAM3_READ_OFFSET"/>
			<bitfield high="28" low="24" type="uint" name="STREAM3_READ_LEN"/>
			<bitfield high="21" low="21" type="uint" name="STREAM2_READ_OFFSET"/>
			<bitfield high="20" low="16" type="uint" name="STREAM2_READ_LEN"/>
			<bitfield high="13" low="13" type="uint" name="STREAM1_READ_OFFSET"/>
			<bitfield high="12" low="8" type="uint" name="STREAM1_READ_LEN"/>
			<bitfield high="5" low="5" type="uint" name="STREAM0_READ_OFFSET"/>
			<bitfield high="4" low="0" type="uint" name="STREAM0_READ_LEN"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_SO_DECL_LIST" width="32" size="259" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<reg32 name="SO_DECL_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SO_DECL_DW1" offset="1">
			<bitfield high="15" low="12" name="STREAM3_BUFFER_SELECTS"/>
			<bitfield high="11" low="8" name="STREAM2_BUFFER_SELECTS"/>
			<bitfield high="7" low="4" name="STREAM1_BUFFER_SELECTS"/>
			<bitfield high="3" low="0" name="STREAM0_BUFFER_SELECTS"/>
		</reg32>
		<reg32 name="SO_DECL_DW2" offset="2">
			<bitfield high="31" low="24" type="uint" name="STREAM3_ENTRY_COUNT"/>
			<bitfield high="23" low="16" type="uint" name="STREAM2_ENTRY_COUNT"/>
			<bitfield high="15" low="8" type="uint" name="STREAM1_ENTRY_COUNT"/>
			<bitfield high="7" low="0" type="uint" name="STREAM0_ENTRY_COUNT"/>
		</reg32>

		<!-- 128 SO_DECL for each of the 4 streams -->
		<reg32 name="SO_DECL" offset="3" length="256">
			<!-- an SO_DECL takes up 16 bits -->
			<bitfield high="31" low="16" name="HIGH"/>

			<bitfield high="13" low="12" type="uint" name="OUTPUT_SLOT"/>
			<bitfield pos="11" name="HOLE_FLAG"/>
			<bitfield high="9" low="4" type="uint" name="REG_INDEX"/>
			<bitfield high="3" low="0" name="COMPONENT_MASK"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_SO_BUFFER" width="32" size="4" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<reg32 name="SO_BUF_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SO_BUF_DW1" offset="1">
			<bitfield high="30" low="29" type="uint" name="INDEX"/>
			<bitfield high="28" low="25" type="gen_surface_mocs" name="MOCS"/>
			<bitfield high="11" low="0" type="uint" name="PITCH"/>
		</reg32>
		<reg32 name="SO_BUF_DW2_START" offset="1">
			<bitfield high="31" low="2" shr="2" name="ADDR"/>
		</reg32>
		<reg32 name="SO_BUF_DW3_END" offset="2">
			<bitfield high="31" low="2" shr="2" name="ADDR"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_CLIP" width="32" size="4" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="CLIP_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="CLIP_DW1" offset="1">
			<bitfield pos="20" name="FRONTWINDING" type="gen_front_winding" variants="GEN7-"/>
			<bitfield pos="19" name="SUBPIXEL" type="gen_subpixel_precision" variants="GEN7-"/>
			<bitfield pos="18" name="EARLY_CULL_ENABLE" variants="GEN7-"/>
			<bitfield high="17" low="16" name="CULLMODE" type="gen_cull_mode" variants="GEN7-"/>

			<bitfield pos="10" name="STATISTICS"/>
			<bitfield high="7" low="0" name="UCP_CULL_ENABLES"/>
		</reg32>
		<reg32 name="CLIP_DW2" offset="2">
			<bitfield pos="31" name="CLIP_ENABLE"/>
			<bitfield pos="30" name="APIMODE">
				<value value="0x0" name="OGL"/>
				<value value="0x1" name="D3D" variants="GEN6"/>
			</bitfield>
			<bitfield pos="28" name="XY_TEST_ENABLE"/>
			<bitfield pos="27" name="Z_TEST_ENABLE"/>
			<bitfield pos="26" name="GB_TEST_ENABLE"/>
			<bitfield high="23" low="16" name="UCP_CLIP_ENABLES"/>
			<bitfield high="15" low="13" name="CLIPMODE">
				<value value="0x0" name="NORMAL"/>
				<value value="0x3" name="REJECT_ALL"/>
				<value value="0x4" name="ACCEPT_ALL"/>
			</bitfield>
			<bitfield pos="9" name="PERSPECTIVE_DIVIDE_DISABLE"/>
			<bitfield pos="8" name="NONPERSPECTIVE_BARYCENTRIC_ENABLE"/>
			<bitfield high="5" low="4" type="uint" name="TRI_PROVOKE"/>
			<bitfield high="3" low="2" type="uint" name="LINE_PROVOKE"/>
			<bitfield high="1" low="0" type="uint" name="TRIFAN_PROVOKE"/>
		</reg32>
		<reg32 name="CLIP_DW3" offset="3">
			<bitfield high="27" low="17" type="ufixed" radix="3" name="MIN_POINT_WIDTH"/>
			<bitfield high="16" low="6" type="ufixed" radix="3" name="MAX_POINT_WIDTH"/>
			<bitfield pos="5" name="RTAINDEX_FORCED_ZERO"/>
			<bitfield high="3" low="0" type="uint" name="MAX_VPINDEX"/>
		</reg32>
	</stripe>
</domain>

<!-- DW 1:6 of GEN7 3DSTATE_SF, which is also DW 2:7 of GEN6 3DSTATE_SF -->
<domain name="3DSTATE_SFBODY" width="32" size="6" bare="yes" prefix="gen">
	<stripe variants="GEN7-">
		<reg32 name="SF_DW1" offset="0">
			<bitfield high="14" low="12" type="gen_depth_format" name="DEPTH_FORMAT" variants="GEN7-"/>

			<bitfield pos="11" name="LEGACY_DEPTH_OFFSET"/>
			<bitfield pos="10" name="STATISTICS"/>
			<bitfield pos="9" name="DEPTH_OFFSET_SOLID"/>
			<bitfield pos="8" name="DEPTH_OFFSET_WIREFRAME"/>
			<bitfield pos="7" name="DEPTH_OFFSET_POINT"/>
			<bitfield high="6" low="5" name="FRONTFACE">
				<value value="0x0" name="SOLID"/>
				<value value="0x1" name="WIREFRAME"/>
				<value value="0x2" name="POINT"/>
			</bitfield>
			<bitfield high="4" low="3" name="BACKFACE">
				<value value="0x0" name="SOLID"/>
				<value value="0x1" name="WIREFRAME"/>
				<value value="0x2" name="POINT"/>
			</bitfield>
			<bitfield pos="1" name="VIEWPORT_ENABLE"/>
			<bitfield pos="0" name="FRONTWINDING" type="gen_front_winding"/>
		</reg32>
		<reg32 name="SF_DW2" offset="1">
			<bitfield pos="31" name="AA_LINE_ENABLE"/>
			<bitfield high="30" low="29" type="gen_cull_mode" name="CULLMODE"/>
			<bitfield high="27" low="18" type="ufixed" radix="7" name="LINE_WIDTH"/>
			<bitfield high="17" low="16" type="gen_wm_aa_line_width" name="AA_LINE_CAP"/>
			<bitfield pos="14" name="LINE_STIPPLE_ENABLE" variants="GEN75-"/>
			<bitfield pos="11" name="SCISSOR_ENABLE"/>
			<bitfield high="9" low="8" type="gen_wm_ms_rast_mode" name="MSRASTMODE"/>
		</reg32>
		<reg32 name="SF_DW3" offset="2">
			<bitfield pos="31" name="LINE_LAST_PIXEL_ENABLE"/>
			<bitfield high="30" low="29" type="uint" name="TRI_PROVOKE"/>
			<bitfield high="28" low="27" type="uint" name="LINE_PROVOKE"/>
			<bitfield high="26" low="25" type="uint" name="TRIFAN_PROVOKE"/>
			<bitfield pos="14" name="TRUE_AA_LINE_DISTANCE"/>
			<bitfield pos="12" type="gen_subpixel_precision" name="SUBPIXEL"/>
			<bitfield pos="11" name="USE_POINT_WIDTH"/>
			<bitfield high="10" low="0" type="ufixed" radix="3" name="POINT_WIDTH"/>
		</reg32>
		<reg32 name="SF_DW4_DEPTH_OFFET_CONSTANT" type="float" offset="3"/>
		<reg32 name="SF_DW5_DEPTH_OFFET_SCALE" type="float" offset="4"/>
		<reg32 name="SF_DW6_DEPTH_OFFET_CLAMP" type="float" offset="5"/>
	</stripe>
</domain>

<!-- DW 1:13 of GEN7 3DSTATE_SBE, which is also DW 1 and 8:19 of GEN6 3DSTATE_SF -->
<domain name="3DSTATE_SBEBODY" width="32" size="13" bare="yes" prefix="gen">
	<stripe variants="GEN7">
		<reg32 name="SBE_DW1" offset="0">
			<bitfield pos="28" name="ATTR_SWIZZLE" variants="GEN7-">
				<value value="0x0" name="0_15"/>
				<value value="0x1" name="16_31"/>
			</bitfield>

			<bitfield high="27" low="22" type="uint" name="ATTR_COUNT"/>
			<bitfield pos="21" name="ATTR_SWIZZLE_ENABLE"/>
			<bitfield pos="20" name="POINT_SPRITE_TEXCOORD">
				<value value="0x0" name="UPPERLEFT"/>
				<value value="0x1" name="LOWERLEFT"/>
			</bitfield>
			<bitfield high="15" low="11" type="uint" name="URB_READ_LEN"/>
			<bitfield high="9" low="4" type="uint" name="URB_READ_OFFSET"/>
		</reg32>
		<reg32 name="SBE_ATTR" offset="1" length="8">
			<brief>an attribute takes up 16 bits</brief>
			<bitfield high="31" low="16" name="HIGH"/>

			<bitfield pos="15" name="OVERRIDE_W"/>
			<bitfield pos="14" name="OVERRIDE_Z"/>
			<bitfield pos="13" name="OVERRIDE_Y"/>
			<bitfield pos="12" name="OVERRIDE_X"/>
			<bitfield high="10" low="9" name="CONST">
				<value value="0x0" name="0000"/>
				<value value="0x1" name="0001_FLOAT"/>
				<value value="0x2" name="1111_FLOAT"/>
				<value value="0x3" name="PRIM_ID"/>
			</bitfield>
			<bitfield high="7" low="6" name="INPUTATTR">
				<value value="0x0" name="NORMAL"/>
				<value value="0x1" name="FACING"/>
				<value value="0x2" name="W"/>
				<value value="0x3" name="FACING_W"/>
			</bitfield>
			<bitfield high="4" low="0" type="uint" name="URB_ENTRY_OFFSET"/>
		</reg32>

		<reg32 name="SBE_DW_POINT_SPRITE_ENABLES" offset="9"/>
		<reg32 name="SBE_DW_CONST_INTERP_ENABLES" offset="10"/>
		<reg32 name="SBE_DW_WRAP_SHORTEST_ENABLES" offset="11" length="2"/>
	</stripe>
</domain>

<domain name="3DSTATE_SF" width="32" size="20" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="SF_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SF_BODY" offset="1" length="19" variants="GEN6"/>
		<reg32 name="SF_BODY" offset="1" length="6" variants="GEN7-"/>
	</stripe>
</domain>

<domain name="3DSTATE_SBE" width="32" size="14" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<reg32 name="SBE_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SBE_BODY" offset="1" length="13"/>
	</stripe>
</domain>

<domain name="3DSTATE_WM" width="32" size="9" bare="yes" prefix="gen">
	<reg32 name="WM_DW0" offset="0" type="gen_render_header"/>

	<stripe variants="GEN6">
		<reg32 name="WM_DW1_KERNEL0" type="gen_render_3d_addr_64byte" offset="1"/>
		<reg32 name="WM_DW2_DISPATCH" offset="2" type="gen_thread_dispatch"/>
		<reg32 name="WM_DW3_SCRATCH" offset="3" type="gen_thread_scratch"/>
		<reg32 name="WM_DW4" offset="4">
			<bitfield pos="31" name="STATISTICS"/>
			<bitfield pos="30" name="DEPTH_CLEAR"/>
			<bitfield pos="28" name="DEPTH_RESOLVE"/>
			<bitfield pos="27" name="HIZ_RESOLVE"/>
			<bitfield high="22" low="16" type="uint" name="URB_GRF_START0"/>
			<bitfield high="14" low="8" type="uint" name="URB_GRF_START1"/>
			<bitfield high="6" low="0" type="uint" name="URB_GRF_START2"/>
		</reg32>
		<reg32 name="WM_DW5" offset="5">
			<bitfield high="31" low="25" type="uint" name="MAX_THREADS"/>
			<bitfield pos="23" name="LEGACY_LINE_RAST"/>
			<bitfield pos="22" name="PS_KILL"/>
			<bitfield pos="21" name="PS_COMPUTE_DEPTH"/>
			<bitfield pos="20" name="PS_USE_DEPTH"/>
			<bitfield pos="19" name="PS_ENABLE"/>
			<bitfield high="17" low="16" name="AA_LINE_CAP" type="gen_wm_aa_line_width"/>
			<bitfield high="15" low="14" name="AA_LINE_WIDTH" type="gen_wm_aa_line_width"/>
			<bitfield pos="13" name="POLY_STIPPLE_ENABLE"/>
			<bitfield pos="11" name="LINE_STIPPLE_ENABLE"/>
			<bitfield pos="9" name="PS_COMPUTE_OMASK"/>
			<bitfield pos="8" name="PS_USE_W"/>
			<bitfield pos="7" name="DUAL_SOURCE_BLEND"/>
			<bitfield pos="2" name="32_PIXEL_DISPATCH"/>
			<bitfield pos="1" name="16_PIXEL_DISPATCH"/>
			<bitfield pos="0" name="8_PIXEL_DISPATCH"/>
		</reg32>
		<reg32 name="WM_DW6" offset="6">
			<bitfield high="25" low="20" type="uint" name="SF_ATTR_COUNT"/>
			<bitfield high="19" low="18" type="gen_wm_pos_xy_offset" name="POSOFFSET"/>
			<bitfield high="17" low="16" type="gen_wm_zw_interp" name="ZW_INTERP"/>
			<bitfield high="15" low="10" type="gen_wm_barycentric_interp" name="BARYCENTRIC_INTERP"/>
			<bitfield pos="9" type="gen_wm_point_rast_rule" name="POINT_RASTRULE"/>
			<bitfield high="2" low="1" name="MSRASTMODE" type="gen_wm_ms_rast_mode"/>
			<bitfield pos="0" type="gen_wm_ms_dispatch_mode" name="MSDISPMODE"/>
		</reg32>
		<reg32 name="WM_DW7_KERNEL1" type="gen_render_3d_addr_64byte" offset="7"/>
		<reg32 name="WM_DW8_KERNEL2" type="gen_render_3d_addr_64byte" offset="8"/>
	</stripe>
	<stripe variants="GEN7">
		<reg32 name="WM_DW1" offset="1">
			<bitfield pos="31" name="STATISTICS"/>
			<bitfield pos="30" name="DEPTH_CLEAR"/>
			<bitfield pos="29" name="PS_ENABLE"/>
			<bitfield pos="28" name="DEPTH_RESOLVE"/>
			<bitfield pos="27" name="HIZ_RESOLVE"/>
			<bitfield pos="26" name="LEGACY_LINE_RAST"/>
			<bitfield pos="25" name="PS_KILL"/>
			<bitfield high="24" low="23" type="gen_wm_ps_compute_depth" name="PSCDEPTH"/>
			<bitfield high="22" low="21" type="gen_wm_early_ds_control" name="EDSC"/>
			<bitfield pos="20" name="PS_USE_DEPTH"/>
			<bitfield pos="19" name="PS_USE_W"/>
			<bitfield high="18" low="17" type="gen_wm_zw_interp" name="ZW_INTERP"/>
			<bitfield high="16" low="11" type="gen_wm_barycentric_interp" name="BARYCENTRIC_INTERP"/>
			<bitfield pos="10" name="PS_USE_COVERAGE"/>
			<bitfield high="9" low="8" name="AA_LINE_CAP" type="gen_wm_aa_line_width"/>
			<bitfield high="7" low="6" name="AA_LINE_WIDTH" type="gen_wm_aa_line_width"/>
			<bitfield pos="5" name="RT_INDEPENDENT_RAST" variants="GEN75-"/>
			<bitfield pos="4" name="POLY_STIPPLE_ENABLE"/>
			<bitfield pos="3" name="LINE_STIPPLE_ENABLE"/>
			<bitfield pos="2" type="gen_wm_point_rast_rule" name="POINT_RASTRULE"/>
			<bitfield high="1" low="0" name="MSRASTMODE" type="gen_wm_ms_rast_mode"/>
		</reg32>
		<reg32 name="WM_DW2" offset="2">
			<bitfield pos="31" type="gen_wm_ms_dispatch_mode" name="MSDISPMODE"/>
			<bitfield pos="30" name="PS_UAV_ONLY" variants="GEN75-"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_PS" width="32" size="8" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<reg32 name="PS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="PS_DW1_KERNEL0" type="gen_render_3d_addr_64byte" offset="1"/>
		<reg32 name="PS_DW2_DISPATCH" offset="2" type="gen_thread_dispatch"/>
		<reg32 name="PS_DW3_SCRATCH" offset="3" type="gen_thread_scratch"/>
		<reg32 name="PS_DW4" offset="4">
			<bitfield high="31" low="24" type="uint" name="MAX_THREADS" variants="GEN7"/>

			<bitfield high="31" low="23" type="uint" name="MAX_THREADS" variants="GEN75-"/>
			<bitfield high="19" low="12" name="SAMPLE_MASK" variants="GEN75-"/>

			<bitfield pos="11" name="PUSH_CONSTANT_ENABLE"/>
			<bitfield pos="10" name="ATTR_ENABLE"/>
			<bitfield pos="9" name="PS_COMPUTE_OMASK"/>
			<bitfield pos="8" name="RT_FAST_CLEAR"/>
			<bitfield pos="7" name="DUAL_SOURCE_BLEND"/>
			<bitfield pos="6" name="RT_RESOLVE"/>
			<bitfield pos="5" name="PS_ACCESS_UAV" variants="GEN75-"/>
			<bitfield high="4" low="3" type="gen_wm_pos_xy_offset" name="POSOFFSET"/>
			<bitfield pos="2" name="32_PIXEL_DISPATCH"/>
			<bitfield pos="1" name="16_PIXEL_DISPATCH"/>
			<bitfield pos="0" name="8_PIXEL_DISPATCH"/>
		</reg32>
		<reg32 name="PS_DW5_URB" offset="5">
			<bitfield high="22" low="16" type="uint" name="GRF_START0"/>
			<bitfield high="14" low="8" type="uint" name="GRF_START1"/>
			<bitfield high="6" low="0" type="uint" name="GRF_START2"/>
		</reg32>
		<reg32 name="PS_DW6_KERNEL1" type="gen_render_3d_addr_64byte" offset="6"/>
		<reg32 name="PS_DW7_KERNEL2" type="gen_render_3d_addr_64byte" offset="7"/>
	</stripe>
</domain>

<domain name="3DSTATE_CONSTANT_ANY" width="32" size="7" bare="yes" prefix="gen">
	<doc>Generic command for
		3DSTATE_CONSTANT_VS,
		3DSTATE_CONSTANT_HS (GEN7-),
		3DSTATE_CONSTANT_DS (GEN7-),
		3DSTATE_CONSTANT_GS, and
		3DSTATE_CONSTANT_PS.
	</doc>

	<stripe variants="GEN6">
		<reg32 name="PCB_ANY_DW0" offset="0" type="gen_render_header">
			<bitfield pos="15" name="PCB3_VALID"/>
			<bitfield pos="14" name="PCB2_VALID"/>
			<bitfield pos="13" name="PCB1_VALID"/>
			<bitfield pos="12" name="PCB0_VALID"/>
			<bitfield high="11" low="8" type="gen_surface_mocs" name="MOCS"/>
		</reg32>
		<reg32 name="PCB_ANY" offset="1" type="gen_render_3d_addr_32byte" length="4">
			<bitfield high="4" low="0" type="uint" name="SIZE"/>
		</reg32>
	</stripe>
	<stripe variants="GEN7-">
		<reg32 name="PCB_ANY_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="PCB_ANY_DW1" offset="1">
			<bitfield high="31" low="16" type="uint" name="PCB1_SIZE"/>
			<bitfield high="15" low="0" type="uint" name="PCB0_SIZE"/>
		</reg32>
		<reg32 name="PCB_ANY_DW2" offset="2">
			<bitfield high="31" low="16" type="uint" name="PCB3_SIZE"/>
			<bitfield high="15" low="0" type="uint" name="PCB2_SIZE"/>
		</reg32>
		<reg32 name="PCB_ANY" offset="3" type="gen_render_3d_addr_32byte" length="4">
			<!-- an available for PCB0 -->
			<bitfield high="4" low="0" type="gen_surface_mocs" name="MOCS"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_SAMPLE_MASK" width="32" size="2" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="SAMPLE_MASK_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SAMPLE_MASK_DW1" offset="1">
			<bitfield high="3" low="0" name="VAL" variants="GEN6"/>
			<bitfield high="7" low="0" name="VAL" variants="GEN7-"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_DRAWING_RECTANGLE" width="32" size="4" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="DRAWING_RECTANGLE_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="DRAWING_RECTANGLE_DW1_MIN" offset="1">
			<bitfield high="31" low="16" type="uint" name="Y"/>
			<bitfield high="15" low="0" type="uint" name="X"/>
		</reg32>
		<reg32 name="DRAWING_RECTANGLE_DW2_MAX" offset="2">
			<bitfield high="31" low="16" type="uint" name="Y"/>
			<bitfield high="15" low="0" type="uint" name="X"/>
		</reg32>
		<reg32 name="DRAWING_RECTANGLE_DW3_ORIGIN" offset="3">
			<bitfield high="31" low="16" type="uint" name="Y"/>
			<bitfield high="15" low="0" type="uint" name="X"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_DEPTH_BUFFER" width="32" size="7" bare="yes" prefix="gen">
	<stripe variants="GEN6">
		<reg32 name="DEPTH_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="DEPTH_DW1" offset="1">
			<bitfield high="31" low="29" type="gen_surface_type" name="TYPE"/>
			<bitfield high="27" low="26" type="gen_surface_tiling" name="TILING"/>
			<bitfield high="24" low="23" type="uint" name="STR_MODE"/>
			<bitfield pos="22" name="HIZ_ENABLE"/>
			<bitfield pos="21" name="SEPARATE_STENCIL"/>
			<bitfield high="20" low="18" type="gen_depth_format" name="FORMAT"/>
			<bitfield high="16" low="0" type="uint" name="PITCH"/>
		</reg32>
		<reg32 name="DEPTH_DW2_ADDR" offset="2"/>
		<reg32 name="DEPTH_DW3" offset="3">
			<bitfield high="31" low="19" type="uint" name="HEIGHT"/>
			<bitfield high="18" low="6" type="uint" name="WIDTH"/>
			<bitfield high="5" low="2" type="uint" name="LOD"/>
			<bitfield pos="1" name="MIPLAYOUT">
				<value value="0x0" name="BELOW"/>
				<value value="0x1" name="RIGHT"/>
			</bitfield>
		</reg32>
		<reg32 name="DEPTH_DW4" offset="4">
			<bitfield high="31" low="21" type="uint" name="DEPTH"/>
			<bitfield high="20" low="10" type="uint" name="MIN_ARRAY_ELEMENT"/>
			<bitfield high="9" low="1" type="uint" name="RT_VIEW_EXTENT"/>
		</reg32>
		<reg32 name="DEPTH_DW5_OFFSET" offset="5">
			<bitfield high="31" low="16" type="int" name="Y"/>
			<bitfield high="15" low="0" type="int" name="X"/>
		</reg32>
		<reg32 name="DEPTH_DW6" offset="6">
			<bitfield high="31" low="27" type="gen_surface_mocs" name="MOCS"/>
		</reg32>
	</stripe>
	<stripe variants="GEN7-">
		<reg32 name="DEPTH_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="DEPTH_DW1" offset="1">
			<bitfield high="31" low="29" type="gen_surface_type" name="TYPE"/>
			<bitfield pos="28" name="DEPTH_WRITE_ENABLE"/>
			<bitfield pos="27" name="STENCIL_WRITE_ENABLE"/>
			<bitfield pos="22" name="HIZ_ENABLE"/>
			<bitfield high="20" low="18" type="gen_depth_format" name="FORMAT"/>
			<bitfield high="17" low="0" type="uint" name="PITCH"/>
		</reg32>
		<reg32 name="DEPTH_DW2_ADDR" offset="2"/>
		<reg32 name="DEPTH_DW3" offset="3">
			<bitfield high="31" low="18" type="uint" name="HEIGHT"/>
			<bitfield high="17" low="4" type="uint" name="WIDTH"/>
			<bitfield high="3" low="0" type="uint" name="LOD"/>
		</reg32>
		<reg32 name="DEPTH_DW4" offset="4">
			<bitfield high="31" low="21" type="uint" name="DEPTH"/>
			<bitfield high="20" low="10" type="uint" name="MIN_ARRAY_ELEMENT"/>
			<bitfield high="3" low="0" type="gen_surface_mocs" name="MOCS"/>
		</reg32>
		<reg32 name="DEPTH_DW5_OFFSET" offset="5">
			<bitfield high="31" low="16" type="int" name="Y"/>
			<bitfield high="15" low="0" type="int" name="X"/>
		</reg32>
		<reg32 name="DEPTH_DW6" offset="6">
			<bitfield high="31" low="21" type="uint" name="RT_VIEW_EXTENT"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_POLY_STIPPLE_OFFSET" width="32" size="2" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="POLY_STIPPLE_OFFSET_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="POLY_STIPPLE_OFFSET_DW1" offset="1">
			<bitfield high="12" low="8" type="uint" name="X"/>
			<bitfield high="4" low="0" type="uint" name="Y"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_POLY_STIPPLE_PATTERN" width="32" size="33" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="POLY_STIPPLE_PATTERN_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="POLY_STIPPLE_PATTERN_VAL" offset="1" length="32"/>
	</stripe>
</domain>

<domain name="3DSTATE_LINE_STIPPLE" width="32" size="3" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="LINE_STIPPLE_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="LINE_STIPPLE_DW1" offset="1">
			<bitfield high="15" low="0" name="PATTERN"/>
		</reg32>
		<reg32 name="LINE_STIPPLE_DW2" offset="2">
			<bitfield high="31" low="16" type="ufixed" radix="13" name="INVERSE_REPEAT_COUNT" variants="GEN6"/>
			<bitfield high="31" low="15" type="ufixed" radix="16" name="INVERSE_REPEAT_COUNT" variants="GEN7-"/>
			<bitfield high="8" low="0" type="uint" name="REPEAT_COUNT"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_AA_LINE_PARAMETERS" width="32" size="3" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="AA_LINE_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="AA_LINE_DW1" offset="1">
			<bitfield high="23" low="16" type="ufixed" radix="8" name="BIAS"/>
			<bitfield high="7" low="0" type="ufixed" radix="8" name="SLOPE"/>
		</reg32>
		<reg32 name="AA_LINE_DW2" offset="2">
			<bitfield high="23" low="16" type="ufixed" radix="8" name="CAP_BIAS"/>
			<bitfield high="7" low="0" type="ufixed" radix="8" name="CAP_SLOPE"/>
		</reg32>
	</stripe>
</domain>

<domain name="3DSTATE_GS_SVB_INDEX" width="32" size="4" bare="yes" prefix="gen">
	<stripe variants="GEN6">
		<reg32 name="SVBI_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="SVBI_DW1" offset="1">
			<bitfield high="30" low="29" type="uint" name="INDEX"/>
			<bitfield pos="0" name="LOAD_INTERNAL_VERTEX_COUNT"/>
		</reg32>
		<reg32 name="SVBI_DW2_VAL" type="uint" offset="2"/>
		<reg32 name="SVBI_DW3_MAX" type="uint" offset="3"/>
	</stripe>
</domain>

<domain name="3DSTATE_MULTISAMPLE" width="32" size="4" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="MULTISAMPLE_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="MULTISAMPLE_DW1" offset="1">
			<bitfield pos="5" name="DX9_MULTISAMPLE_ENABLE" variants="GEN75-"/>
			<bitfield pos="4" name="PIXLOC">
				<value value="0x0" name="CENTER"/>
				<value value="0x1" name="UL_CORNER"/>
			</bitfield>
			<bitfield high="3" low="1" name="NUMSAMPLES">
				<value value="0x0" name="1"/>
				<value value="0x2" name="4"/>
				<value value="0x3" name="8" variants="GEN7-"/>
			</bitfield>
		</reg32>

		<reg32 name="MULTISAMPLE_SAMPLEPOS" offset="2" length="1" variants="GEN6"/>
		<reg32 name="MULTISAMPLE_SAMPLEPOS" offset="2" length="2" variants="GEN7-"/>
	</stripe>
</domain>

<domain name="3DSTATE_STENCIL_BUFFER" width="32" size="3" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="STENCIL_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="STENCIL_DW1" offset="1">
			<bitfield pos="31" name="STENCIL_BUFFER_ENABLE" variants="GEN75-"/>
			<bitfield high="28" low="25" type="gen_surface_mocs" name="MOCS"/>
			<bitfield high="16" low="0" type="uint" name="PITCH"/>
		</reg32>
		<reg32 name="STENCIL_DW2_ADDR" offset="2"/>
	</stripe>
</domain>

<domain name="3DSTATE_HIER_DEPTH_BUFFER" width="32" size="3" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="HIZ_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="HIZ_DW1" offset="1">
			<bitfield high="28" low="25" type="gen_surface_mocs" name="MOCS"/>
			<bitfield high="16" low="0" type="uint" name="PITCH"/>
		</reg32>
		<reg32 name="HIZ_DW2_ADDR" offset="2"/>
	</stripe>
</domain>

<domain name="3DSTATE_CLEAR_PARAMS" width="32" size="3" bare="yes" prefix="gen">
	<stripe variants="GEN6">
		<reg32 name="CLEAR_PARAMS_DW0" offset="0" type="gen_render_header">
			<bitfield pos="15" name="VALID"/>
		</reg32>
		<reg32 name="CLEAR_PARAMS_DW1_VALUE" offset="1"/>
	</stripe>
	<stripe variants="GEN7">
		<reg32 name="CLEAR_PARAMS_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="CLEAR_PARAMS_DW1_VALUE" offset="1"/>
		<reg32 name="CLEAR_PARAMS_DW2" offset="2">
			<bitfield pos="0" name="VALID"/>
		</reg32>
	</stripe>
</domain>

<domain name="PIPE_CONTROL" width="32" size="5" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="PIPE_CONTROL_DW0" offset="0" type="gen_render_header"/>
		<reg32 name="PIPE_CONTROL" offset="1">
			<bitfield pos="24" name="USE_GGTT" variants="GEN7-"/>
			<bitfield pos="23" name="LRI_WRITE" variants="GEN7-">
				<value value="0x0" name="NONE"/>
				<value value="0x1" name="IMM"/>
			</bitfield>
			<bitfield pos="22" name="PROTECTED_MEMORY_ENABLE" variants="GEN6"/>
			<bitfield pos="21" name="STORE_DATA_INDEX"/>
			<bitfield pos="20" name="CS_STALL"/>
			<bitfield pos="19" name="GLOBAL_SNAPSHOT_COUNT_RESET"/>
			<bitfield pos="18" name="TLB_INVALIDATE"/>
			<bitfield pos="17" name="SYNC_GFDT_SURFACE" variants="GEN6"/>
			<bitfield pos="16" name="GENERIC_MEDIA_STATE_CLEAR"/>
			<bitfield high="15" low="14" name="WRITE">
				<value value="0x0" name="NONE"/>
				<value value="0x1" name="IMM"/>
				<value value="0x2" name="PS_DEPTH_COUNT"/>
				<value value="0x3" name="TIMESTAMP"/>
			</bitfield>
			<bitfield pos="13" name="DEPTH_STALL"/>
			<bitfield pos="12" name="RENDER_CACHE_FLUSH"/>
			<bitfield pos="11" name="INSTRUCTION_CACHE_INVALIDATE"/>
			<bitfield pos="10" name="TEXTURE_CACHE_INVALIDATE"/>
			<bitfield pos="9" name="INDIRECT_STATE_POINTERS_DISABLE"/>
			<bitfield pos="8" name="NOTIFY_ENABLE"/>
			<bitfield pos="7" name="FLUSH_ENABLE" variants="GEN7-"/>
			<bitfield pos="6" type="uint" name="PROTECTED_MEMORY_APP_ID" variants="GEN6"/>
			<bitfield pos="5" name="DC_FLUSH_ENABLE" variants="GEN7-"/>
			<bitfield pos="4" name="VF_CACHE_INVALIDATE"/>
			<bitfield pos="3" name="CONSTANT_CACHE_INVALIDATE"/>
			<bitfield pos="2" name="STATE_CACHE_INVALIDATE"/>
			<bitfield pos="1" name="PIXEL_SCOREBOARD_STALL"/>
			<bitfield pos="0" name="DEPTH_CACHE_FLUSH"/>
		</reg32>
		<reg32 name="PIPE_CONTROL_DW2" offset="2">
			<bitfield high="31" low="3" shr="3" name="ADDR" variants="GEN6"/>
			<bitfield pos="2" name="USE_GGTT" variants="GEN6"/>

			<bitfield high="31" low="2" shr="2" name="ADDR" variants="GEN7-"/>
		</reg32>
		<reg32 name="PIPE_CONTROL_IMM" offset="3" length="2"/>
	</stripe>
</domain>

<domain name="3DPRIMITIVE" width="32" size="7" bare="yes" prefix="gen">
	<stripe variants="GEN6">
		<reg32 name="3DPRIM_DW0" offset="0" type="gen_render_header">
			<bitfield pos="15" name="ACCESS">
				<value value="0x0" name="SEQUENTIAL"/>
				<value value="0x1" name="RANDOM"/>
			</bitfield>
			<bitfield high="14" low="10" type="gen_prim_type" name="TYPE"/>
			<bitfield pos="9" name="USE_INTERNAL_VERTEX_COUNT"/>
		</reg32>
		<reg32 name="3DPRIM_DW1_VERTEX_COUNT" type="uint" offset="1"/>
		<reg32 name="3DPRIM_DW2_VERTEX_START" type="uint" offset="2"/>
		<reg32 name="3DPRIM_DW3_INSTANCE_COUNT" type="uint" offset="3"/>
		<reg32 name="3DPRIM_DW4_INSTANCE_START" type="uint" offset="4"/>
		<reg32 name="3DPRIM_DW5_VERTEX_BASE" type="int" offset="5"/>
	</stripe>
	<stripe variants="GEN7">
		<reg32 name="3DPRIM_DW0" offset="0" type="gen_render_header">
			<bitfield pos="10" name="INDIRECT_PARAM_ENABLE"/>
			<bitfield pos="9" name="UAV_COHERENCY_REQUIRED" variants="GEN75-"/>
			<bitfield pos="8" name="PREDICATE_ENABLE"/>
		</reg32>
		<reg32 name="3DPRIM_DW1" offset="1">
			<bitfield pos="9" name="END_OFFSET_ENABLE"/>
			<bitfield pos="8" name="ACCESS">
				<value value="0x0" name="SEQUENTIAL"/>
				<value value="0x1" name="RANDOM"/>
			</bitfield>
			<bitfield high="5" low="0" type="gen_prim_type" name="TYPE"/>
		</reg32>
		<reg32 name="3DPRIM_DW2_VERTEX_COUNT" type="uint" offset="2"/>
		<reg32 name="3DPRIM_DW3_VERTEX_START" type="uint" offset="3"/>
		<reg32 name="3DPRIM_DW4_INSTANCE_COUNT" type="uint" offset="4"/>
		<reg32 name="3DPRIM_DW5_INSTANCE_START" type="uint" offset="5"/>
		<reg32 name="3DPRIM_DW6_VERTEX_BASE" type="int" offset="6"/>
	</stripe>
</domain>

</database>
