rom_2port_16_15_1.v,verilog,xil_defaultlib,../../../../test_MSPM.gen/sources_1/ip/rom_2port_16_15_1/sim/rom_2port_16_15_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
