	component pruebaS7 is
		port (
			btn_pin_export     : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			clk_clk            : in  std_logic                    := 'X';             -- clk
			led_pin_export     : out std_logic_vector(7 downto 0);                    -- export
			reset_reset_n      : in  std_logic                    := 'X';             -- reset_n
			seg_7_0_pin_export : out std_logic_vector(6 downto 0);                    -- export
			seg_7_1_pin_export : out std_logic_vector(6 downto 0);                    -- export
			seg_7_2_pin_export : out std_logic_vector(6 downto 0);                    -- export
			seg_7_3_pin_export : out std_logic_vector(6 downto 0);                    -- export
			seg_7_4_pin_export : out std_logic_vector(6 downto 0);                    -- export
			sw_pin_export      : in  std_logic_vector(7 downto 0) := (others => 'X')  -- export
		);
	end component pruebaS7;

