   1              	 .cpu cortex-m4
   2              	 .eabi_attribute 20,1
   3              	 .eabi_attribute 21,1
   4              	 .eabi_attribute 23,3
   5              	 .eabi_attribute 24,1
   6              	 .eabi_attribute 25,1
   7              	 .eabi_attribute 26,1
   8              	 .eabi_attribute 30,6
   9              	 .eabi_attribute 34,1
  10              	 .eabi_attribute 18,4
  11              	 .file "hw_timer_lldn.c"
  12              	 .text
  13              	.Ltext0:
  14              	 .cfi_sections .debug_frame
  15              	 .align 1
  16              	 .syntax unified
  17              	 .thumb
  18              	 .thumb_func
  19              	 .fpu softvfp
  21              	NVIC_EnableIRQ:
  22              	.LFB96:
  23              	 .file 1 "../../../platform/thirdparty/CMSIS/include/core_cm4.h"
   1:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /**************************************************************************//**
   2:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @file     core_cm4.h
   3:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @version  V3.00
   5:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @date     03. February 2012
   6:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *
   7:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @note
   8:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *
  10:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @par
  11:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *
  15:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * @par
  16:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *
  22:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  ******************************************************************************/
  23:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if defined ( __ICCARM__ )
  24:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
  26:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  27:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #ifdef __cplusplus
  28:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  extern "C" {
  29:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
  30:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  31:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  34:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  35:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  36:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   
  37:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  38:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  39:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  40:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  41:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  42:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****    
  43:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  44:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  45:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
  46:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  47:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  48:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*******************************************************************************
  49:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *                 CMSIS definitions
  50:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  ******************************************************************************/
  51:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup Cortex_M4
  52:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
  53:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
  54:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  55:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  56:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  57:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  58:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  59:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  60:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  61:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  62:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  63:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  64:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if   defined ( __CC_ARM )
  65:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  66:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  67:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  68:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  69:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __ICCARM__ )
  70:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  71:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  72:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  73:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  74:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __TMS470__ )
  75:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  76:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  77:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  78:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __GNUC__ )
  79:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  80:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  81:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  82:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  83:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __TASKING__ )
  84:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  85:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  86:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  87:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  88:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
  89:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
  90:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
  91:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** */
  92:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if defined ( __CC_ARM )
  93:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  94:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
  95:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1
  96:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #else
  97:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  98:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0
  99:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #endif
 100:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #else
 101:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0
 102:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 103:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 104:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 105:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #if defined __ARMVFP__
 106:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 107:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1
 108:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #else
 109:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 110:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0
 111:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #endif
 112:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #else
 113:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0
 114:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 115:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 116:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __TMS470__ )
 117:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 118:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 119:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1
 120:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #else
 121:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 122:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0
 123:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #endif
 124:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #else
 125:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0
 126:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 127:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 128:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __GNUC__ )
 129:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 130:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 131:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1
 132:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #else
 133:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 134:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0
 135:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #endif
 136:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #else
 137:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0
 138:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 139:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 140:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #elif defined ( __TASKING__ )
 141:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 142:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0
 143:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
 144:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 145:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 146:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 147:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 148:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 149:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 150:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 151:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 152:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 153:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 154:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 155:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 156:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 157:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* check device defines and use defaults */
 158:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 159:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #ifndef __CM4_REV
 160:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __CM4_REV               0x0000
 161:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 162:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 163:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 164:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 165:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __FPU_PRESENT             0
 166:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 167:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 168:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 169:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 170:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __MPU_PRESENT             0
 171:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 172:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 173:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 174:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 175:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 176:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 177:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 178:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 179:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 180:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 181:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 182:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #endif
 183:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
 184:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 185:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 186:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /**
 187:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 188:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  
 189:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 190:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 191:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 192:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** */
 193:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #ifdef __cplusplus
 194:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 195:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #else
 196:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 197:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
 198:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 199:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 200:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 201:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 202:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 203:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 204:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 205:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*******************************************************************************
 206:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *                 Register Abstraction
 207:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   Core Register contain:
 208:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core Register
 209:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core NVIC Register
 210:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core SCB Register
 211:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core SysTick Register
 212:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core Debug Register
 213:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core MPU Register
 214:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core FPU Register
 215:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  ******************************************************************************/
 216:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 217:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 218:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** */
 219:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 220:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 221:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 222:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief  Core Register type definitions.
 223:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 224:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 225:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 226:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 227:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 228:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef union
 229:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 230:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   struct
 231:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   {
 232:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 233:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 234:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #else
 235:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 236:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 237:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 238:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
 239:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 240:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 241:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 242:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 243:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 244:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 245:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 246:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } APSR_Type;
 247:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 248:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 249:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 250:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 251:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef union
 252:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 253:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   struct
 254:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   {
 255:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 256:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 257:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 258:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 259:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } IPSR_Type;
 260:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 261:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 262:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 263:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 264:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef union
 265:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 266:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   struct
 267:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   {
 268:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 269:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 270:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 271:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #else
 272:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 273:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 274:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 275:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
 276:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 277:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 278:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 279:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 280:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 281:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 282:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 283:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 284:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 285:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } xPSR_Type;
 286:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 287:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 288:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 289:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 290:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef union
 291:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 292:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   struct
 293:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   {
 294:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 295:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 296:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 297:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 298:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 299:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 300:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } CONTROL_Type;
 301:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 302:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 303:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 304:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 305:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 306:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 307:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 308:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 309:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 310:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 311:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 312:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 313:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 314:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 315:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 316:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[24];
 317:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 318:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RSERVED1[24];
 319:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 320:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED2[24];
 321:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 322:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED3[24];
 323:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 324:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED4[56];
 325:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 326:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED5[644];
 327:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 328:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }  NVIC_Type;
 329:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 330:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 331:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 332:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 333:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 334:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 335:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 336:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 337:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 338:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 339:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 340:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 341:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 342:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 343:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 344:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 345:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 346:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 347:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 348:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 349:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 350:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 351:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 352:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 353:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 354:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 355:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 356:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 357:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 358:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 359:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 360:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 361:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 362:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 363:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 364:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 365:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 366:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[5];
 367:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 368:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } SCB_Type;
 369:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 370:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 371:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 372:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 373:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 374:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 375:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 376:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 377:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 378:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 379:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 380:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 381:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 382:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 383:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 384:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 385:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 386:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 387:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 388:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 389:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 390:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 391:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 392:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 393:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 394:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 395:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 396:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 397:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 398:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 399:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 400:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 401:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 402:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 403:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 404:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 405:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 406:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 407:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 408:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 409:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 410:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 411:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 412:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 413:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 414:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 415:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 416:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 417:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 418:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 419:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 420:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 421:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 422:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 423:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 424:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 425:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 426:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 427:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 428:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 429:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 430:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 431:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 432:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 433:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 434:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 435:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 436:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 437:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 438:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 439:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 440:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 441:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 442:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 443:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB System Control Register Definitions */
 444:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 445:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 446:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 447:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 448:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 449:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 450:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 451:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 452:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 453:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 454:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 455:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 456:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 457:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 458:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 459:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 460:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 461:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 462:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 463:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 464:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 465:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 466:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 467:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 468:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 469:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 470:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 471:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 472:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 473:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 474:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 475:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 476:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 477:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 478:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 479:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 480:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 481:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 482:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 483:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 484:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 485:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 486:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 487:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 488:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 489:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 490:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 491:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 492:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 493:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 494:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 495:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 496:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 497:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 498:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 499:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 500:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 501:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 502:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 503:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 504:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 505:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 506:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 507:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 508:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 509:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 510:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 511:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 512:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 513:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 514:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 515:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 516:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 517:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 518:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 519:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 520:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 521:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 522:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 523:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 524:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 525:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 526:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 527:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 528:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 529:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 530:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 531:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 532:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 533:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 534:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 535:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 536:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 537:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 538:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 539:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 540:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 541:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 542:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 543:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 544:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 545:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 546:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 547:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 548:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 549:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 550:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 551:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 552:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 553:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 554:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 555:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 556:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 557:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 558:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 559:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 560:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 561:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 562:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 563:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 564:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[1];
 565:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 566:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 567:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } SCnSCB_Type;
 568:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 569:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 570:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 571:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 572:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 573:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 574:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 575:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 576:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 577:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 578:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 579:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 580:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 581:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 582:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 583:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 584:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 585:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 586:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 587:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 588:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 589:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 590:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 591:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 592:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 593:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 594:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 595:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 596:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 597:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 598:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 599:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 600:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 601:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 602:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 603:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 604:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 605:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 606:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } SysTick_Type;
 607:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 608:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 609:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 610:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 611:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 612:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 613:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 614:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 615:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 616:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 617:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 618:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 619:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 620:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 621:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 622:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 623:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 624:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 625:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SysTick Current Register Definitions */
 626:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 627:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 629:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 630:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 631:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 632:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 633:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 634:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 635:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 636:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 637:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 638:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 639:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 640:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 641:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 642:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 643:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 644:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 645:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 646:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 647:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 648:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 649:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 650:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 651:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 652:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __O  union
 653:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   {
 654:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 655:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 656:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 657:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 658:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[864];
 659:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 660:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED1[15];
 661:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 662:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED2[15];
 663:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 664:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } ITM_Type;
 665:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 666:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 667:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 668:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 669:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 670:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 671:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 672:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 673:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 674:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 675:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 676:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 677:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 678:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 679:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 680:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 681:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 682:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 683:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 684:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 685:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 686:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 687:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 688:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 689:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 690:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 691:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 692:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 693:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 694:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 695:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 696:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 697:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 698:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 699:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 700:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 701:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 702:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 703:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 704:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 705:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 706:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 707:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 708:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 709:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 710:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 711:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 712:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 713:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 714:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 715:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 716:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 717:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 718:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 719:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 720:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 721:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 722:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[1];
 723:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 724:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 725:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 726:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED1[1];
 727:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 728:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 729:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 730:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED2[1];
 731:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 732:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 733:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 734:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } DWT_Type;
 735:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 736:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT Control Register Definitions */
 737:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 738:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 739:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 740:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 741:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 742:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 743:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 744:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 745:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 746:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 747:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 748:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 749:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 750:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 751:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 752:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 753:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 754:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 755:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 756:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 757:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 758:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 759:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 760:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 761:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 762:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 763:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 764:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 765:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 766:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 767:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 768:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 769:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 770:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 771:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 772:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 773:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 774:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 775:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 776:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 777:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 778:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 779:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 780:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 781:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 782:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 783:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 784:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 785:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 786:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 787:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 788:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 789:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 790:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 791:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 792:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 793:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 794:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 795:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 796:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 797:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 798:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 799:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 800:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 801:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 802:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 803:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 804:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 805:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 806:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 807:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 808:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 809:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 810:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 811:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 812:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 813:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 814:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 815:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 816:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 817:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 818:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 819:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 820:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 821:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 822:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 823:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 824:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 825:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 826:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 827:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 828:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 829:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 830:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 831:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 832:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 833:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 834:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 835:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 836:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 837:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 838:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 839:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 840:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 841:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 842:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 843:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 844:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 845:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 846:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 847:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 848:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 849:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
 850:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 851:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 852:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 853:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
 854:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
 855:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
 856:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 857:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 858:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[2];
 859:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 860:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED1[55];
 861:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 862:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED2[131];
 863:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 864:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 865:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 866:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED3[759];
 867:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 868:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 869:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 870:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED4[1];
 871:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 872:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 873:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 874:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED5[39];
 875:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 876:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 877:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED7[8];
 878:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 879:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 880:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } TPI_Type;
 881:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 882:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 883:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 884:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 885:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 886:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 887:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 888:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 889:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 890:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 891:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 892:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 893:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 894:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 895:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 896:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 897:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 898:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 899:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 900:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 901:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 902:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 903:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 904:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 905:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 906:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 907:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 908:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 909:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 910:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
 911:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 912:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 913:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 914:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 915:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 916:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 917:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 918:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 919:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 920:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 921:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 922:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 923:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 924:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 925:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 926:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 927:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 928:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 929:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 930:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 931:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 932:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 933:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 934:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 935:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 936:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
 937:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 938:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 939:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 940:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 941:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 942:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 943:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 944:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 945:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 946:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 947:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 948:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
 949:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 950:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 951:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
 952:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 953:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
 954:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
 955:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 956:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
 957:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
 958:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 959:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
 960:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
 961:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 962:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
 963:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
 964:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
 965:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 966:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
 967:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
 968:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
 969:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 970:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI DEVID Register Definitions */
 971:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
 972:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
 973:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 974:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
 975:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
 976:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 977:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
 978:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
 979:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 980:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
 981:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
 982:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 983:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
 984:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
 985:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 986:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
 987:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
 988:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 989:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
 990:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
 991:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
 992:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 993:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
 994:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
 995:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 996:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
 997:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 998:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
 999:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1000:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1001:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1002:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1003:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
1004:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1005:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1006:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1007:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1008:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
1009:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1010:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1011:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1012:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1013:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1014:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1015:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1016:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1017:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1018:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1019:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1020:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1021:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } MPU_Type;
1022:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1023:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* MPU Type Register */
1024:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1025:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1026:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1027:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1028:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1029:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1030:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1031:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1032:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1033:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* MPU Control Register */
1034:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1035:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1036:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1037:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1038:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1039:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1040:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1041:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1042:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1043:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* MPU Region Number Register */
1044:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1045:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1046:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1047:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* MPU Region Base Address Register */
1048:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1049:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1050:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1051:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1052:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1053:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1054:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1055:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1056:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1057:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* MPU Region Attribute and Size Register */
1058:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1059:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1060:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1061:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1062:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1063:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1064:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1065:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1066:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1067:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1068:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1069:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1070:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1071:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
1072:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1073:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1074:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1075:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1076:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1077:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1078:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
1079:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1080:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1081:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1082:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1083:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
1084:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1085:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****        uint32_t RESERVED0[1];
1086:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1087:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1088:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1089:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1090:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1091:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } FPU_Type;
1092:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1093:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Floating-Point Context Control Register */
1094:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1095:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1096:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1097:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1098:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1099:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1100:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1101:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1102:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1103:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1104:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1105:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1106:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1107:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1108:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1109:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1110:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1111:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1112:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1113:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1114:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1115:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1116:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1117:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1118:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1119:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1120:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1121:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Floating-Point Context Address Register */
1122:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1123:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1124:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1125:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Floating-Point Default Status Control Register */
1126:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1127:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1128:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1129:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1130:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1131:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1132:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1133:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1134:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1135:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1136:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1137:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1138:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Media and FP Feature Register 0 */
1139:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1140:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1141:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1142:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1143:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1144:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1145:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1146:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1147:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1148:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1149:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1150:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1151:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1152:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1153:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1154:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1155:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1156:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1157:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1158:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1159:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1160:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1161:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1162:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1163:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Media and FP Feature Register 1 */
1164:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1165:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1166:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1167:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1168:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1169:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1170:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1171:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1172:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1173:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1174:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1175:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1176:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1177:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
1178:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1179:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1180:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1181:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1182:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1183:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
1184:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1185:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1186:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1187:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1188:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** typedef struct
1189:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1190:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1191:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1192:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1193:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1194:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** } CoreDebug_Type;
1195:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1196:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Debug Halting Control and Status Register */
1197:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1198:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1199:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1200:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1201:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1202:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1203:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1204:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1205:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1206:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1207:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1208:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1209:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1210:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1211:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1212:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1213:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1214:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1215:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1216:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1217:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1218:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1219:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1220:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1221:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1222:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1223:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1224:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1225:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1226:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1227:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1228:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1229:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1230:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1231:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1232:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1233:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Debug Core Register Selector Register */
1234:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1235:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1236:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1237:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1238:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1239:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1240:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1241:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1242:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1243:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1244:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1245:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1246:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1247:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1248:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1249:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1250:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1251:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1252:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1253:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1254:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1255:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1256:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1257:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1258:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1259:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1260:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1261:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1262:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1263:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1264:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1265:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1266:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1267:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1268:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1269:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1270:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1271:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1272:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1273:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1274:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1275:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1276:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1277:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1278:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1279:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1280:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1281:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1282:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1283:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup    CMSIS_core_register
1284:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1285:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1286:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   @{
1287:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1288:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1289:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1290:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1291:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1292:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1293:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1294:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1295:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1296:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1297:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1298:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1299:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1300:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1301:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1302:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1303:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1304:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1305:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1306:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1307:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1308:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1309:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1310:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1311:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
1312:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1313:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1314:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1315:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1316:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** #endif
1317:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1318:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*@} */
1319:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1320:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1321:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1322:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*******************************************************************************
1323:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  *                Hardware Abstraction Layer
1324:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   Core Function Interface contains:
1325:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core NVIC Functions
1326:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core SysTick Functions
1327:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core Debug Functions
1328:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   - Core Register Access Functions
1329:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  ******************************************************************************/
1330:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1331:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** */
1332:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1333:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1334:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1335:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1336:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1337:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1338:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1339:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     @{
1340:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1341:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1342:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Set Priority Grouping
1343:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1344:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1345:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1346:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   Only values from 0..7 are used.
1347:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   In case of a conflict between priority grouping and available
1348:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1349:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1350:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1351:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1352:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1353:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1354:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   uint32_t reg_value;
1355:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1356:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1357:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1358:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1359:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   reg_value  =  (reg_value                                 |
1360:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1361:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1362:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1363:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
1364:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1365:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1366:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Get Priority Grouping
1367:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1368:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1369:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1370:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1371:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1372:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1373:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
1374:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1375:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
1376:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1377:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1378:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /** \brief  Enable External Interrupt
1379:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1380:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1381:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** 
1382:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1383:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****  */
1384:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1385:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** {
  24              	 .loc 1 1385 0
  25              	 .cfi_startproc
  26              	 
  27              	 
  28              	 
  29 0000 80B4     	 push {r7}
  30              	.LCFI0:
  31              	 .cfi_def_cfa_offset 4
  32              	 .cfi_offset 7,-4
  33 0002 83B0     	 sub sp,sp,#12
  34              	.LCFI1:
  35              	 .cfi_def_cfa_offset 16
  36 0004 00AF     	 add r7,sp,#0
  37              	.LCFI2:
  38              	 .cfi_def_cfa_register 7
  39 0006 0346     	 mov r3,r0
  40 0008 FB71     	 strb r3,[r7,#7]
1386:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1387:../../../platform/thirdparty/CMSIS/include/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  41              	 .loc 1 1387 0
  42 000a 0849     	 ldr r1,.L2
  43 000c 97F90730 	 ldrsb r3,[r7,#7]
  44 0010 5B09     	 lsrs r3,r3,#5
  45 0012 FA79     	 ldrb r2,[r7,#7]
  46 0014 02F01F02 	 and r2,r2,#31
  47 0018 0120     	 movs r0,#1
  48 001a 00FA02F2 	 lsl r2,r0,r2
  49 001e 41F82320 	 str r2,[r1,r3,lsl#2]
1388:../../../platform/thirdparty/CMSIS/include/core_cm4.h **** }
  50              	 .loc 1 1388 0
  51 0022 00BF     	 nop
  52 0024 0C37     	 adds r7,r7,#12
  53              	.LCFI3:
  54              	 .cfi_def_cfa_offset 4
  55 0026 BD46     	 mov sp,r7
  56              	.LCFI4:
  57              	 .cfi_def_cfa_register 13
  58              	 
  59 0028 80BC     	 pop {r7}
  60              	.LCFI5:
  61              	 .cfi_restore 7
  62              	 .cfi_def_cfa_offset 0
  63 002a 7047     	 bx lr
  64              	.L3:
  65              	 .align 2
  66              	.L2:
  67 002c 00E100E0 	 .word -536813312
  68              	 .cfi_endproc
  69              	.LFE96:
  71              	 .section .bss.cpu_irq_critical_section_counter,"aw",%nobits
  72              	 .align 2
  75              	cpu_irq_critical_section_counter:
  76 0000 00000000 	 .space 4
  77              	 .section .bss.cpu_irq_prev_interrupt_state,"aw",%nobits
  80              	cpu_irq_prev_interrupt_state:
  81 0000 00       	 .space 1
  82              	 .comm n,1,1
  83              	 .section .bss.tTS,"aw",%nobits
  84              	 .align 2
  87              	tTS:
  88 0000 00000000 	 .space 4
  89              	 .text
  90              	 .align 1
  91              	 .syntax unified
  92              	 .thumb
  93              	 .thumb_func
  94              	 .fpu softvfp
  96              	osc_enable:
  97              	.LFB126:
  98              	 .file 2 "../../../platform/common/services/clock/sam4l/osc.h"
   1:../../../platform/common/services/clock/sam4l/osc.h **** /**
   2:../../../platform/common/services/clock/sam4l/osc.h ****  * \file
   3:../../../platform/common/services/clock/sam4l/osc.h ****  *
   4:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Chip-specific oscillator management functions
   5:../../../platform/common/services/clock/sam4l/osc.h ****  *
   6:../../../platform/common/services/clock/sam4l/osc.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/sam4l/osc.h ****  *
   8:../../../platform/common/services/clock/sam4l/osc.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/sam4l/osc.h ****  *
  10:../../../platform/common/services/clock/sam4l/osc.h ****  * \page License
  11:../../../platform/common/services/clock/sam4l/osc.h ****  *
  12:../../../platform/common/services/clock/sam4l/osc.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/sam4l/osc.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/sam4l/osc.h ****  *
  15:../../../platform/common/services/clock/sam4l/osc.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/sam4l/osc.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/sam4l/osc.h ****  *
  18:../../../platform/common/services/clock/sam4l/osc.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/sam4l/osc.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/sam4l/osc.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/sam4l/osc.h ****  *
  22:../../../platform/common/services/clock/sam4l/osc.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/sam4l/osc.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/sam4l/osc.h ****  *
  25:../../../platform/common/services/clock/sam4l/osc.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/sam4l/osc.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/sam4l/osc.h ****  *
  28:../../../platform/common/services/clock/sam4l/osc.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/sam4l/osc.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/sam4l/osc.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/sam4l/osc.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/sam4l/osc.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/sam4l/osc.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/sam4l/osc.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/sam4l/osc.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/sam4l/osc.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/sam4l/osc.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/sam4l/osc.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/sam4l/osc.h ****  *
  40:../../../platform/common/services/clock/sam4l/osc.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/sam4l/osc.h ****  *
  42:../../../platform/common/services/clock/sam4l/osc.h ****  */
  43:../../../platform/common/services/clock/sam4l/osc.h **** #ifndef CHIP_OSC_H_INCLUDED
  44:../../../platform/common/services/clock/sam4l/osc.h **** #define CHIP_OSC_H_INCLUDED
  45:../../../platform/common/services/clock/sam4l/osc.h **** 
  46:../../../platform/common/services/clock/sam4l/osc.h **** #include <board.h>
  47:../../../platform/common/services/clock/sam4l/osc.h **** 
  48:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef __cplusplus
  49:../../../platform/common/services/clock/sam4l/osc.h **** extern "C" {
  50:../../../platform/common/services/clock/sam4l/osc.h **** #endif
  51:../../../platform/common/services/clock/sam4l/osc.h **** 
  52:../../../platform/common/services/clock/sam4l/osc.h **** 
  53:../../../platform/common/services/clock/sam4l/osc.h **** /**
  54:../../../platform/common/services/clock/sam4l/osc.h ****  * \weakgroup osc_group
  55:../../../platform/common/services/clock/sam4l/osc.h ****  * @{
  56:../../../platform/common/services/clock/sam4l/osc.h ****  */
  57:../../../platform/common/services/clock/sam4l/osc.h **** 
  58:../../../platform/common/services/clock/sam4l/osc.h **** //! \name Oscillator identifiers
  59:../../../platform/common/services/clock/sam4l/osc.h **** //@{
  60:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_OSC0             0       //!< External Oscillator 0
  61:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_OSC32            1       //!< External 32 kHz oscillator
  62:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_RC32K            2       //!< Internal 32 kHz RC oscillator
  63:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_RC80M            3       //!< Internal 80 MHz RC oscillator
  64:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_RCFAST           4       //!< Internal 4-8-12 MHz RCFAST oscillator
  65:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_RC1M             5       //!< Internal 1 MHz RC oscillator
  66:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_RCSYS            6       //!< Internal System RC oscillator
  67:../../../platform/common/services/clock/sam4l/osc.h **** //@}
  68:../../../platform/common/services/clock/sam4l/osc.h **** 
  69:../../../platform/common/services/clock/sam4l/osc.h **** //! \name OSC0 mode values
  70:../../../platform/common/services/clock/sam4l/osc.h **** //@{
  71:../../../platform/common/services/clock/sam4l/osc.h **** //! External clock connected to XIN
  72:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_MODE_EXTERNAL       0
  73:../../../platform/common/services/clock/sam4l/osc.h **** //! Crystal connected to XIN/XOUT
  74:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_MODE_XTAL           SCIF_OSCCTRL0_MODE
  75:../../../platform/common/services/clock/sam4l/osc.h **** //@}
  76:../../../platform/common/services/clock/sam4l/osc.h **** 
  77:../../../platform/common/services/clock/sam4l/osc.h **** //! \name OSC32 mode values
  78:../../../platform/common/services/clock/sam4l/osc.h **** //@{
  79:../../../platform/common/services/clock/sam4l/osc.h **** //! External clock connected to XIN32
  80:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_MODE_EXTERNAL     BSCIF_OSCCTRL32_MODE(0)
  81:../../../platform/common/services/clock/sam4l/osc.h **** //! Crystal connected to XIN32/XOUT32
  82:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_MODE_XTAL         BSCIF_OSCCTRL32_MODE(1)
  83:../../../platform/common/services/clock/sam4l/osc.h **** //! Crystal connected to XIN32/XOUT32 in high current mode
  84:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_MODE_XTAL_HC      BSCIF_OSCCTRL32_MODE(4)
  85:../../../platform/common/services/clock/sam4l/osc.h **** //@}
  86:../../../platform/common/services/clock/sam4l/osc.h **** 
  87:../../../platform/common/services/clock/sam4l/osc.h **** //! \name OSC0 startup values
  88:../../../platform/common/services/clock/sam4l/osc.h **** //@{
  89:../../../platform/common/services/clock/sam4l/osc.h **** //! 0 cycles
  90:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_0           SCIF_OSCCTRL0_STARTUP(0)
  91:../../../platform/common/services/clock/sam4l/osc.h **** //! 64 cycles (560 us)
  92:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_64          SCIF_OSCCTRL0_STARTUP(1)
  93:../../../platform/common/services/clock/sam4l/osc.h **** //! 128 cycles (1.1 ms)
  94:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_128         SCIF_OSCCTRL0_STARTUP(2)
  95:../../../platform/common/services/clock/sam4l/osc.h **** //! 2048 cycles (18 ms)
  96:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_2048        SCIF_OSCCTRL0_STARTUP(3)
  97:../../../platform/common/services/clock/sam4l/osc.h **** //! 4096 cycles (36 ms)
  98:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_4096        SCIF_OSCCTRL0_STARTUP(4)
  99:../../../platform/common/services/clock/sam4l/osc.h **** //! 8192 cycles (71 ms)
 100:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_8192        SCIF_OSCCTRL0_STARTUP(5)
 101:../../../platform/common/services/clock/sam4l/osc.h **** //! 16384 cycles (143 ms)
 102:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_16384       SCIF_OSCCTRL0_STARTUP(6)
 103:../../../platform/common/services/clock/sam4l/osc.h **** //! 32768 cycles (285 ms)
 104:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_32768       SCIF_OSCCTRL0_STARTUP(7)
 105:../../../platform/common/services/clock/sam4l/osc.h **** //@}
 106:../../../platform/common/services/clock/sam4l/osc.h **** 
 107:../../../platform/common/services/clock/sam4l/osc.h **** //! \name OSC32 startup values
 108:../../../platform/common/services/clock/sam4l/osc.h **** //@{
 109:../../../platform/common/services/clock/sam4l/osc.h **** //! 0 cycles
 110:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_0         BSCIF_OSCCTRL32_STARTUP(0)
 111:../../../platform/common/services/clock/sam4l/osc.h **** //! 128 cycles (1.1 ms)
 112:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_128       BSCIF_OSCCTRL32_STARTUP(1)
 113:../../../platform/common/services/clock/sam4l/osc.h **** //! 8192 cycles (72.3 ms)
 114:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_8192      BSCIF_OSCCTRL32_STARTUP(2)
 115:../../../platform/common/services/clock/sam4l/osc.h **** //! 16384 cycles (143 ms)
 116:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_16384     BSCIF_OSCCTRL32_STARTUP(3)
 117:../../../platform/common/services/clock/sam4l/osc.h **** //! 65536 cycles (570 ms)
 118:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_65536     BSCIF_OSCCTRL32_STARTUP(4)
 119:../../../platform/common/services/clock/sam4l/osc.h **** //! 131072 cycles (1.1 s)
 120:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_131072    BSCIF_OSCCTRL32_STARTUP(5)
 121:../../../platform/common/services/clock/sam4l/osc.h **** //! 262144 cycles (2.3 s)
 122:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_262144    BSCIF_OSCCTRL32_STARTUP(6)
 123:../../../platform/common/services/clock/sam4l/osc.h **** //! 524288 cycles (4.6 s)
 124:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_524288    BSCIF_OSCCTRL32_STARTUP(7)
 125:../../../platform/common/services/clock/sam4l/osc.h **** //@}
 126:../../../platform/common/services/clock/sam4l/osc.h **** 
 127:../../../platform/common/services/clock/sam4l/osc.h **** /**
 128:../../../platform/common/services/clock/sam4l/osc.h ****  * \def OSC0_STARTUP_TIMEOUT
 129:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Number of slow clock cycles to wait for OSC0 to start
 130:../../../platform/common/services/clock/sam4l/osc.h ****  *
 131:../../../platform/common/services/clock/sam4l/osc.h ****  * This is the number of slow clock cycles corresponding to
 132:../../../platform/common/services/clock/sam4l/osc.h ****  * OSC0_STARTUP_VALUE with an additional 25% safety margin. If the
 133:../../../platform/common/services/clock/sam4l/osc.h ****  * oscillator isn't running when this timeout has expired, it is assumed
 134:../../../platform/common/services/clock/sam4l/osc.h ****  * to have failed to start.
 135:../../../platform/common/services/clock/sam4l/osc.h ****  */
 136:../../../platform/common/services/clock/sam4l/osc.h **** /**
 137:../../../platform/common/services/clock/sam4l/osc.h ****  * \def OSC0_MODE_VALUE
 138:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Board-dependent value written to the MODE bitfield of
 139:../../../platform/common/services/clock/sam4l/osc.h ****  * PM_OSCCTRL(0)
 140:../../../platform/common/services/clock/sam4l/osc.h ****  */
 141:../../../platform/common/services/clock/sam4l/osc.h **** /**
 142:../../../platform/common/services/clock/sam4l/osc.h ****  * \def OSC0_STARTUP_VALUE
 143:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Board-dependent value written to the STARTUP bitfield of
 144:../../../platform/common/services/clock/sam4l/osc.h ****  * PM_OSCCTRL(0)
 145:../../../platform/common/services/clock/sam4l/osc.h ****  */
 146:../../../platform/common/services/clock/sam4l/osc.h **** #if defined(BOARD_OSC0_STARTUP_US)
 147:../../../platform/common/services/clock/sam4l/osc.h **** #   if BOARD_OSC0_STARTUP_US == 0
 148:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_0
 149:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  8
 150:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 557
 151:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_64
 152:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  80
 153:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 1100
 154:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_128
 155:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  160
 156:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 18000
 157:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_2048
 158:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  2560
 159:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 36000
 160:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_4096
 161:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  5120
 162:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 71000
 163:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_8192
 164:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  10240
 165:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 143000
 166:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_16384
 167:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  20480
 168:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 285000
 169:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_32768
 170:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  40960
 171:../../../platform/common/services/clock/sam4l/osc.h **** #   else
 172:../../../platform/common/services/clock/sam4l/osc.h **** #      error BOARD_OSC0_STARTUP_US is too high
 173:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 174:../../../platform/common/services/clock/sam4l/osc.h **** #   if BOARD_OSC0_IS_XTAL == true
 175:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_MODE_VALUE       OSC_MODE_XTAL
 176:../../../platform/common/services/clock/sam4l/osc.h **** #      if BOARD_OSC0_HZ < 2000000
 177:../../../platform/common/services/clock/sam4l/osc.h **** #         define OSC0_GAIN_VALUE      SCIF_OSCCTRL0_GAIN(0)
 178:../../../platform/common/services/clock/sam4l/osc.h **** #      elif BOARD_OSC0_HZ < 4000000
 179:../../../platform/common/services/clock/sam4l/osc.h **** #         define OSC0_GAIN_VALUE      SCIF_OSCCTRL0_GAIN(1)
 180:../../../platform/common/services/clock/sam4l/osc.h **** #      elif BOARD_OSC0_HZ < 8000000
 181:../../../platform/common/services/clock/sam4l/osc.h **** #         define OSC0_GAIN_VALUE      SCIF_OSCCTRL0_GAIN(2)
 182:../../../platform/common/services/clock/sam4l/osc.h **** #      elif BOARD_OSC0_HZ < 16000000
 183:../../../platform/common/services/clock/sam4l/osc.h **** #         define OSC0_GAIN_VALUE      SCIF_OSCCTRL0_GAIN(3)
 184:../../../platform/common/services/clock/sam4l/osc.h **** #      else
 185:../../../platform/common/services/clock/sam4l/osc.h **** #         define OSC0_GAIN_VALUE      ((0x1u << 4) | SCIF_OSCCTRL0_GAIN(0))
 186:../../../platform/common/services/clock/sam4l/osc.h **** #      endif
 187:../../../platform/common/services/clock/sam4l/osc.h **** #   else
 188:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_MODE_VALUE       OSC_MODE_EXTERNAL
 189:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 190:../../../platform/common/services/clock/sam4l/osc.h **** #else
 191:../../../platform/common/services/clock/sam4l/osc.h **** #   if defined(BOARD_OSC0_HZ)
 192:../../../platform/common/services/clock/sam4l/osc.h **** #      error BOARD_OSC0_STARTUP_US must be defined by the board code
 193:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 194:../../../platform/common/services/clock/sam4l/osc.h **** #   ifdef __DOXYGEN__
 195:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE     UNDEFINED
 196:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT   UNDEFINED
 197:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_MODE_VALUE        UNDEFINED
 198:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 199:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 200:../../../platform/common/services/clock/sam4l/osc.h **** 
 201:../../../platform/common/services/clock/sam4l/osc.h **** #if defined(BOARD_OSC32_STARTUP_US)
 202:../../../platform/common/services/clock/sam4l/osc.h **** #   if BOARD_OSC32_STARTUP_US == 0
 203:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_0
 204:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 1100
 205:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_128
 206:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 72300
 207:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_8192
 208:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 143000
 209:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_16384
 210:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 570000
 211:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_65536
 212:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 1100000
 213:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_131072
 214:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 2300000
 215:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_262144
 216:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 4600000
 217:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_524288
 218:../../../platform/common/services/clock/sam4l/osc.h **** #   else
 219:../../../platform/common/services/clock/sam4l/osc.h **** #      error BOARD_OSC32_STARTUP_US is too high
 220:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 221:../../../platform/common/services/clock/sam4l/osc.h **** #   if BOARD_OSC32_IS_XTAL == true
 222:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_MODE_VALUE       OSC32_MODE_XTAL
 223:../../../platform/common/services/clock/sam4l/osc.h **** #   else
 224:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_MODE_VALUE       OSC32_MODE_EXTERNAL
 225:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 226:../../../platform/common/services/clock/sam4l/osc.h **** #else
 227:../../../platform/common/services/clock/sam4l/osc.h **** #   if defined(BOARD_OSC32_HZ)
 228:../../../platform/common/services/clock/sam4l/osc.h **** #      error BOARD_OSC32_STARTUP_US must be defined by the board code
 229:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 230:../../../platform/common/services/clock/sam4l/osc.h **** #   ifdef __DOXYGEN__
 231:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE     UNDEFINED
 232:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_TIMEOUT   UNDEFINED
 233:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_MODE_VALUE        UNDEFINED
 234:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 235:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 236:../../../platform/common/services/clock/sam4l/osc.h **** 
 237:../../../platform/common/services/clock/sam4l/osc.h **** // Use 4 MHz frequency range for RCFAST oscillator if config was empty.
 238:../../../platform/common/services/clock/sam4l/osc.h **** #ifndef CONFIG_RCFAST_FRANGE
 239:../../../platform/common/services/clock/sam4l/osc.h **** #define CONFIG_RCFAST_FRANGE    0
 240:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 241:../../../platform/common/services/clock/sam4l/osc.h **** 
 242:../../../platform/common/services/clock/sam4l/osc.h **** /**
 243:../../../platform/common/services/clock/sam4l/osc.h ****  * \name Board-specific configuration parameters
 244:../../../platform/common/services/clock/sam4l/osc.h ****  * The following definitions must be provided by the board code for all
 245:../../../platform/common/services/clock/sam4l/osc.h ****  * working oscillators on the board.
 246:../../../platform/common/services/clock/sam4l/osc.h ****  */
 247:../../../platform/common/services/clock/sam4l/osc.h **** //@{
 248:../../../platform/common/services/clock/sam4l/osc.h **** /**
 249:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC0_HZ
 250:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Clock frequency of OSC0 in Hz
 251:../../../platform/common/services/clock/sam4l/osc.h ****  */
 252:../../../platform/common/services/clock/sam4l/osc.h **** /**
 253:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC0_STARTUP_US
 254:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Startup time of OSC0 in microseconds
 255:../../../platform/common/services/clock/sam4l/osc.h ****  */
 256:../../../platform/common/services/clock/sam4l/osc.h **** /**
 257:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC0_IS_XTAL
 258:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief OSC0 uses a crystal, not an external clock
 259:../../../platform/common/services/clock/sam4l/osc.h ****  */
 260:../../../platform/common/services/clock/sam4l/osc.h **** /**
 261:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC32_HZ
 262:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Clock frequency of OSC32 in Hz
 263:../../../platform/common/services/clock/sam4l/osc.h ****  */
 264:../../../platform/common/services/clock/sam4l/osc.h **** /**
 265:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC32_STARTUP_US
 266:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Startup time of OSC32 in microseconds
 267:../../../platform/common/services/clock/sam4l/osc.h ****  */
 268:../../../platform/common/services/clock/sam4l/osc.h **** /**
 269:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC32_IS_XTAL
 270:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief OSC32 uses a crystal, not an external clock
 271:../../../platform/common/services/clock/sam4l/osc.h ****  */
 272:../../../platform/common/services/clock/sam4l/osc.h **** /**
 273:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC32_SELCURR
 274:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Crystal current selection for OSC32
 275:../../../platform/common/services/clock/sam4l/osc.h ****  *
 276:../../../platform/common/services/clock/sam4l/osc.h ****  * If not defined, the recommended value (300nA) are used.
 277:../../../platform/common/services/clock/sam4l/osc.h ****  */
 278:../../../platform/common/services/clock/sam4l/osc.h **** #ifndef BOARD_OSC32_SELCURR
 279:../../../platform/common/services/clock/sam4l/osc.h **** #   define BOARD_OSC32_SELCURR     BSCIF_OSCCTRL32_SELCURR(10)
 280:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 281:../../../platform/common/services/clock/sam4l/osc.h **** 
 282:../../../platform/common/services/clock/sam4l/osc.h **** /**
 283:../../../platform/common/services/clock/sam4l/osc.h ****  * \name RC oscillator frequency limits
 284:../../../platform/common/services/clock/sam4l/osc.h ****  * The frequency of the internal RC oscillators may drift a bit as a
 285:../../../platform/common/services/clock/sam4l/osc.h ****  * result of temperature changes. These definitions provide upper and
 286:../../../platform/common/services/clock/sam4l/osc.h ****  * lower limits which may be used to calculate upper and lower limits of
 287:../../../platform/common/services/clock/sam4l/osc.h ****  * timeouts, derived clock frequencies, etc.
 288:../../../platform/common/services/clock/sam4l/osc.h ****  */
 289:../../../platform/common/services/clock/sam4l/osc.h **** //@{
 290:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RCSYS in Hz
 291:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RCSYS_NOMINAL_HZ    115000
 292:../../../platform/common/services/clock/sam4l/osc.h **** //! Minimum frequency of RCSYS in Hz
 293:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RCSYS_MIN_HZ        100000
 294:../../../platform/common/services/clock/sam4l/osc.h **** //! Maximum frequency of RCSYS in Hz
 295:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RCSYS_MAX_HZ        120000
 296:../../../platform/common/services/clock/sam4l/osc.h **** 
 297:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RC32K in Hz
 298:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RC32K_NOMINAL_HZ    32768
 299:../../../platform/common/services/clock/sam4l/osc.h **** //! Minimum frequency of RC32K in Hz
 300:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RC32K_MIN_HZ        20000
 301:../../../platform/common/services/clock/sam4l/osc.h **** //! Maximum frequency of RC32K in Hz
 302:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RC32K_MAX_HZ        44000
 303:../../../platform/common/services/clock/sam4l/osc.h **** 
 304:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RC80M in Hz
 305:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RC80M_NOMINAL_HZ    80000000
 306:../../../platform/common/services/clock/sam4l/osc.h **** 
 307:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RCFAST4M in Hz
 308:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RCFAST4M_NOMINAL_HZ 4000000
 309:../../../platform/common/services/clock/sam4l/osc.h **** 
 310:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RCFAST8M in Hz
 311:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RCFAST8M_NOMINAL_HZ 8000000
 312:../../../platform/common/services/clock/sam4l/osc.h **** 
 313:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RCFAST12M in Hz
 314:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RCFAST12M_NOMINAL_HZ 12000000
 315:../../../platform/common/services/clock/sam4l/osc.h **** 
 316:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RC1M in Hz
 317:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RC1M_NOMINAL_HZ     1000000
 318:../../../platform/common/services/clock/sam4l/osc.h **** //@}
 319:../../../platform/common/services/clock/sam4l/osc.h **** 
 320:../../../platform/common/services/clock/sam4l/osc.h **** #ifndef __ASSEMBLY__
 321:../../../platform/common/services/clock/sam4l/osc.h **** 
 322:../../../platform/common/services/clock/sam4l/osc.h **** #include <compiler.h>
 323:../../../platform/common/services/clock/sam4l/osc.h **** 
 324:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_enable_osc0(void);
 325:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_disable_osc0(void);
 326:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_enable_osc32(void);
 327:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_disable_osc32(void);
 328:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_enable_rc32k(void);
 329:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_disable_rc32k(void);
 330:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_enable_rc80m(void);
 331:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_disable_rc80m(void);
 332:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_enable_rcfast(void);
 333:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_disable_rcfast(void);
 334:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_enable_rc1m(void);
 335:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_disable_rc1m(void);
 336:../../../platform/common/services/clock/sam4l/osc.h **** 
 337:../../../platform/common/services/clock/sam4l/osc.h **** static inline void osc_enable(uint8_t id)
 338:../../../platform/common/services/clock/sam4l/osc.h **** {
  99              	 .loc 2 338 0
 100              	 .cfi_startproc
 101              	 
 102              	 
 103 0030 80B5     	 push {r7,lr}
 104              	.LCFI6:
 105              	 .cfi_def_cfa_offset 8
 106              	 .cfi_offset 7,-8
 107              	 .cfi_offset 14,-4
 108 0032 82B0     	 sub sp,sp,#8
 109              	.LCFI7:
 110              	 .cfi_def_cfa_offset 16
 111 0034 00AF     	 add r7,sp,#0
 112              	.LCFI8:
 113              	 .cfi_def_cfa_register 7
 114 0036 0346     	 mov r3,r0
 115 0038 FB71     	 strb r3,[r7,#7]
 339:../../../platform/common/services/clock/sam4l/osc.h **** 	switch (id) {
 116              	 .loc 2 339 0
 117 003a FB79     	 ldrb r3,[r7,#7]
 118 003c 062B     	 cmp r3,#6
 119 003e 23D8     	 bhi .L15
 120 0040 01A2     	 adr r2,.L7
 121 0042 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 122 0046 00BF     	 .p2align 2
 123              	.L7:
 124 0048 65000000 	 .word .L6+1
 125 004c 6B000000 	 .word .L8+1
 126 0050 71000000 	 .word .L9+1
 127 0054 77000000 	 .word .L10+1
 128 0058 7D000000 	 .word .L11+1
 129 005c 83000000 	 .word .L12+1
 130 0060 89000000 	 .word .L15+1
 131              	 .p2align 1
 132              	.L6:
 340:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC0_HZ
 341:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC0:
 342:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_enable_osc0();
 133              	 .loc 2 342 0
 134 0064 0B4B     	 ldr r3,.L16
 135 0066 9847     	 blx r3
 136              	.LVL0:
 343:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 137              	 .loc 2 343 0
 138 0068 0FE0     	 b .L14
 139              	.L8:
 344:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 345:../../../platform/common/services/clock/sam4l/osc.h **** 
 346:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC32_HZ
 347:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC32:
 348:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_enable_osc32();
 140              	 .loc 2 348 0
 141 006a 0B4B     	 ldr r3,.L16+4
 142 006c 9847     	 blx r3
 143              	.LVL1:
 349:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 144              	 .loc 2 349 0
 145 006e 0CE0     	 b .L14
 146              	.L9:
 350:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 351:../../../platform/common/services/clock/sam4l/osc.h **** 
 352:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC32K:
 353:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_enable_rc32k();
 147              	 .loc 2 353 0
 148 0070 0A4B     	 ldr r3,.L16+8
 149 0072 9847     	 blx r3
 150              	.LVL2:
 354:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 151              	 .loc 2 354 0
 152 0074 09E0     	 b .L14
 153              	.L10:
 355:../../../platform/common/services/clock/sam4l/osc.h **** 
 356:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC80M:
 357:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_enable_rc80m();
 154              	 .loc 2 357 0
 155 0076 0A4B     	 ldr r3,.L16+12
 156 0078 9847     	 blx r3
 157              	.LVL3:
 358:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 158              	 .loc 2 358 0
 159 007a 06E0     	 b .L14
 160              	.L11:
 359:../../../platform/common/services/clock/sam4l/osc.h **** 
 360:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCFAST:
 361:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_enable_rcfast();
 161              	 .loc 2 361 0
 162 007c 094B     	 ldr r3,.L16+16
 163 007e 9847     	 blx r3
 164              	.LVL4:
 362:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 165              	 .loc 2 362 0
 166 0080 03E0     	 b .L14
 167              	.L12:
 363:../../../platform/common/services/clock/sam4l/osc.h **** 
 364:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC1M:
 365:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_enable_rc1m();
 168              	 .loc 2 365 0
 169 0082 094B     	 ldr r3,.L16+20
 170 0084 9847     	 blx r3
 171              	.LVL5:
 366:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 172              	 .loc 2 366 0
 173 0086 00E0     	 b .L14
 174              	.L15:
 367:../../../platform/common/services/clock/sam4l/osc.h **** 
 368:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCSYS:
 369:../../../platform/common/services/clock/sam4l/osc.h **** 		/* RCSYS is always running */
 370:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 371:../../../platform/common/services/clock/sam4l/osc.h **** 
 372:../../../platform/common/services/clock/sam4l/osc.h **** 	default:
 373:../../../platform/common/services/clock/sam4l/osc.h **** 		/* unhandled_case(id); */
 374:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 175              	 .loc 2 374 0
 176 0088 00BF     	 nop
 177              	.L14:
 375:../../../platform/common/services/clock/sam4l/osc.h **** 	}
 376:../../../platform/common/services/clock/sam4l/osc.h **** }
 178              	 .loc 2 376 0
 179 008a 00BF     	 nop
 180 008c 0837     	 adds r7,r7,#8
 181              	.LCFI9:
 182              	 .cfi_def_cfa_offset 8
 183 008e BD46     	 mov sp,r7
 184              	.LCFI10:
 185              	 .cfi_def_cfa_register 13
 186              	 
 187 0090 80BD     	 pop {r7,pc}
 188              	.L17:
 189 0092 00BF     	 .align 2
 190              	.L16:
 191 0094 00000000 	 .word osc_priv_enable_osc0
 192 0098 00000000 	 .word osc_priv_enable_osc32
 193 009c 00000000 	 .word osc_priv_enable_rc32k
 194 00a0 00000000 	 .word osc_priv_enable_rc80m
 195 00a4 00000000 	 .word osc_priv_enable_rcfast
 196 00a8 00000000 	 .word osc_priv_enable_rc1m
 197              	 .cfi_endproc
 198              	.LFE126:
 200              	 .align 1
 201              	 .syntax unified
 202              	 .thumb
 203              	 .thumb_func
 204              	 .fpu softvfp
 206              	osc_is_ready:
 207              	.LFB128:
 377:../../../platform/common/services/clock/sam4l/osc.h **** 
 378:../../../platform/common/services/clock/sam4l/osc.h **** static inline void osc_disable(uint8_t id)
 379:../../../platform/common/services/clock/sam4l/osc.h **** {
 380:../../../platform/common/services/clock/sam4l/osc.h **** 	switch (id) {
 381:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC0_HZ
 382:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC0:
 383:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_disable_osc0();
 384:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 385:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 386:../../../platform/common/services/clock/sam4l/osc.h **** 
 387:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC32_HZ
 388:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC32:
 389:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_disable_osc32();
 390:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 391:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 392:../../../platform/common/services/clock/sam4l/osc.h **** 
 393:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC32K:
 394:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_disable_rc32k();
 395:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 396:../../../platform/common/services/clock/sam4l/osc.h **** 
 397:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC80M:
 398:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_disable_rc80m();
 399:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 400:../../../platform/common/services/clock/sam4l/osc.h **** 
 401:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCFAST:
 402:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_disable_rcfast();
 403:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 404:../../../platform/common/services/clock/sam4l/osc.h **** 
 405:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC1M:
 406:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_disable_rc1m();
 407:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 408:../../../platform/common/services/clock/sam4l/osc.h **** 
 409:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCSYS:
 410:../../../platform/common/services/clock/sam4l/osc.h **** 		/* RCSYS is always running */
 411:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 412:../../../platform/common/services/clock/sam4l/osc.h **** 
 413:../../../platform/common/services/clock/sam4l/osc.h **** 	default:
 414:../../../platform/common/services/clock/sam4l/osc.h **** 		/* unhandled_case(id); */
 415:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 416:../../../platform/common/services/clock/sam4l/osc.h **** 	}
 417:../../../platform/common/services/clock/sam4l/osc.h **** }
 418:../../../platform/common/services/clock/sam4l/osc.h **** 
 419:../../../platform/common/services/clock/sam4l/osc.h **** static inline bool osc_is_ready(uint8_t id)
 420:../../../platform/common/services/clock/sam4l/osc.h **** {
 208              	 .loc 2 420 0
 209              	 .cfi_startproc
 210              	 
 211              	 
 212              	 
 213 00ac 80B4     	 push {r7}
 214              	.LCFI11:
 215              	 .cfi_def_cfa_offset 4
 216              	 .cfi_offset 7,-4
 217 00ae 83B0     	 sub sp,sp,#12
 218              	.LCFI12:
 219              	 .cfi_def_cfa_offset 16
 220 00b0 00AF     	 add r7,sp,#0
 221              	.LCFI13:
 222              	 .cfi_def_cfa_register 7
 223 00b2 0346     	 mov r3,r0
 224 00b4 FB71     	 strb r3,[r7,#7]
 421:../../../platform/common/services/clock/sam4l/osc.h **** 	switch (id) {
 225              	 .loc 2 421 0
 226 00b6 FB79     	 ldrb r3,[r7,#7]
 227 00b8 062B     	 cmp r3,#6
 228 00ba 4FD8     	 bhi .L19
 229 00bc 01A2     	 adr r2,.L21
 230 00be 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 231 00c2 00BF     	 .p2align 2
 232              	.L21:
 233 00c4 E1000000 	 .word .L20+1
 234 00c8 F5000000 	 .word .L22+1
 235 00cc 09010000 	 .word .L23+1
 236 00d0 1D010000 	 .word .L24+1
 237 00d4 31010000 	 .word .L25+1
 238 00d8 45010000 	 .word .L26+1
 239 00dc 59010000 	 .word .L27+1
 240              	 .p2align 1
 241              	.L20:
 422:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC0_HZ
 423:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC0:
 424:../../../platform/common/services/clock/sam4l/osc.h **** 		return !!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_OSC0RDY);
 242              	 .loc 2 424 0
 243 00e0 214B     	 ldr r3,.L29
 244 00e2 5B69     	 ldr r3,[r3,#20]
 245 00e4 03F00103 	 and r3,r3,#1
 246 00e8 002B     	 cmp r3,#0
 247 00ea 14BF     	 ite ne
 248 00ec 0123     	 movne r3,#1
 249 00ee 0023     	 moveq r3,#0
 250 00f0 DBB2     	 uxtb r3,r3
 251 00f2 34E0     	 b .L28
 252              	.L22:
 425:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 426:../../../platform/common/services/clock/sam4l/osc.h **** 
 427:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC32_HZ
 428:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC32:
 429:../../../platform/common/services/clock/sam4l/osc.h **** 		return !!(BSCIF->BSCIF_PCLKSR & BSCIF_PCLKSR_OSC32RDY);
 253              	 .loc 2 429 0
 254 00f4 1D4B     	 ldr r3,.L29+4
 255 00f6 5B69     	 ldr r3,[r3,#20]
 256 00f8 03F00103 	 and r3,r3,#1
 257 00fc 002B     	 cmp r3,#0
 258 00fe 14BF     	 ite ne
 259 0100 0123     	 movne r3,#1
 260 0102 0023     	 moveq r3,#0
 261 0104 DBB2     	 uxtb r3,r3
 262 0106 2AE0     	 b .L28
 263              	.L23:
 430:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 431:../../../platform/common/services/clock/sam4l/osc.h **** 
 432:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC32K:
 433:../../../platform/common/services/clock/sam4l/osc.h **** 		return !!(BSCIF->BSCIF_RC32KCR & (BSCIF_RC32KCR_EN));
 264              	 .loc 2 433 0
 265 0108 184B     	 ldr r3,.L29+4
 266 010a 5B6A     	 ldr r3,[r3,#36]
 267 010c 03F00103 	 and r3,r3,#1
 268 0110 002B     	 cmp r3,#0
 269 0112 14BF     	 ite ne
 270 0114 0123     	 movne r3,#1
 271 0116 0023     	 moveq r3,#0
 272 0118 DBB2     	 uxtb r3,r3
 273 011a 20E0     	 b .L28
 274              	.L24:
 434:../../../platform/common/services/clock/sam4l/osc.h **** 
 435:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC80M:
 436:../../../platform/common/services/clock/sam4l/osc.h **** 		return !!(SCIF->SCIF_RC80MCR & (SCIF_RC80MCR_EN));
 275              	 .loc 2 436 0
 276 011c 124B     	 ldr r3,.L29
 277 011e 1B6D     	 ldr r3,[r3,#80]
 278 0120 03F00103 	 and r3,r3,#1
 279 0124 002B     	 cmp r3,#0
 280 0126 14BF     	 ite ne
 281 0128 0123     	 movne r3,#1
 282 012a 0023     	 moveq r3,#0
 283 012c DBB2     	 uxtb r3,r3
 284 012e 16E0     	 b .L28
 285              	.L25:
 437:../../../platform/common/services/clock/sam4l/osc.h **** 
 438:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCFAST:
 439:../../../platform/common/services/clock/sam4l/osc.h **** 		return !!(SCIF->SCIF_RCFASTCFG & (SCIF_RCFASTCFG_EN));
 286              	 .loc 2 439 0
 287 0130 0D4B     	 ldr r3,.L29
 288 0132 9B6C     	 ldr r3,[r3,#72]
 289 0134 03F00103 	 and r3,r3,#1
 290 0138 002B     	 cmp r3,#0
 291 013a 14BF     	 ite ne
 292 013c 0123     	 movne r3,#1
 293 013e 0023     	 moveq r3,#0
 294 0140 DBB2     	 uxtb r3,r3
 295 0142 0CE0     	 b .L28
 296              	.L26:
 440:../../../platform/common/services/clock/sam4l/osc.h **** 
 441:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC1M:
 442:../../../platform/common/services/clock/sam4l/osc.h **** 		return !!(BSCIF->BSCIF_RC1MCR & (BSCIF_RC1MCR_CLKOE));
 297              	 .loc 2 442 0
 298 0144 094B     	 ldr r3,.L29+4
 299 0146 9B6D     	 ldr r3,[r3,#88]
 300 0148 03F00103 	 and r3,r3,#1
 301 014c 002B     	 cmp r3,#0
 302 014e 14BF     	 ite ne
 303 0150 0123     	 movne r3,#1
 304 0152 0023     	 moveq r3,#0
 305 0154 DBB2     	 uxtb r3,r3
 306 0156 02E0     	 b .L28
 307              	.L27:
 443:../../../platform/common/services/clock/sam4l/osc.h **** 
 444:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCSYS:
 445:../../../platform/common/services/clock/sam4l/osc.h **** 		/* RCSYS is always ready */
 446:../../../platform/common/services/clock/sam4l/osc.h **** 		return true;
 308              	 .loc 2 446 0
 309 0158 0123     	 movs r3,#1
 310 015a 00E0     	 b .L28
 311              	.L19:
 447:../../../platform/common/services/clock/sam4l/osc.h **** 
 448:../../../platform/common/services/clock/sam4l/osc.h **** 	default:
 449:../../../platform/common/services/clock/sam4l/osc.h **** 		/* unhandled_case(id); */
 450:../../../platform/common/services/clock/sam4l/osc.h **** 		return false;
 312              	 .loc 2 450 0
 313 015c 0023     	 movs r3,#0
 314              	.L28:
 451:../../../platform/common/services/clock/sam4l/osc.h **** 	}
 452:../../../platform/common/services/clock/sam4l/osc.h **** }
 315              	 .loc 2 452 0
 316 015e 1846     	 mov r0,r3
 317 0160 0C37     	 adds r7,r7,#12
 318              	.LCFI14:
 319              	 .cfi_def_cfa_offset 4
 320 0162 BD46     	 mov sp,r7
 321              	.LCFI15:
 322              	 .cfi_def_cfa_register 13
 323              	 
 324 0164 80BC     	 pop {r7}
 325              	.LCFI16:
 326              	 .cfi_restore 7
 327              	 .cfi_def_cfa_offset 0
 328 0166 7047     	 bx lr
 329              	.L30:
 330              	 .align 2
 331              	.L29:
 332 0168 00080E40 	 .word 1074661376
 333 016c 00040F40 	 .word 1074725888
 334              	 .cfi_endproc
 335              	.LFE128:
 337              	 .align 1
 338              	 .syntax unified
 339              	 .thumb
 340              	 .thumb_func
 341              	 .fpu softvfp
 343              	osc_get_rate:
 344              	.LFB129:
 453:../../../platform/common/services/clock/sam4l/osc.h **** 
 454:../../../platform/common/services/clock/sam4l/osc.h **** static inline uint32_t osc_get_rate(uint8_t id)
 455:../../../platform/common/services/clock/sam4l/osc.h **** {
 345              	 .loc 2 455 0
 346              	 .cfi_startproc
 347              	 
 348              	 
 349              	 
 350 0170 80B4     	 push {r7}
 351              	.LCFI17:
 352              	 .cfi_def_cfa_offset 4
 353              	 .cfi_offset 7,-4
 354 0172 83B0     	 sub sp,sp,#12
 355              	.LCFI18:
 356              	 .cfi_def_cfa_offset 16
 357 0174 00AF     	 add r7,sp,#0
 358              	.LCFI19:
 359              	 .cfi_def_cfa_register 7
 360 0176 0346     	 mov r3,r0
 361 0178 FB71     	 strb r3,[r7,#7]
 456:../../../platform/common/services/clock/sam4l/osc.h **** 	switch (id) {
 362              	 .loc 2 456 0
 363 017a FB79     	 ldrb r3,[r7,#7]
 364 017c 062B     	 cmp r3,#6
 365 017e 21D8     	 bhi .L32
 366 0180 01A2     	 adr r2,.L34
 367 0182 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 368 0186 00BF     	 .p2align 2
 369              	.L34:
 370 0188 A5010000 	 .word .L33+1
 371 018c A9010000 	 .word .L35+1
 372 0190 AF010000 	 .word .L36+1
 373 0194 B5010000 	 .word .L37+1
 374 0198 B9010000 	 .word .L38+1
 375 019c BD010000 	 .word .L39+1
 376 01a0 C1010000 	 .word .L40+1
 377              	 .p2align 1
 378              	.L33:
 457:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC0_HZ
 458:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC0:
 459:../../../platform/common/services/clock/sam4l/osc.h **** 		return BOARD_OSC0_HZ;
 379              	 .loc 2 459 0
 380 01a4 0A4B     	 ldr r3,.L42
 381 01a6 0EE0     	 b .L41
 382              	.L35:
 460:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 461:../../../platform/common/services/clock/sam4l/osc.h **** 
 462:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC32_HZ
 463:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC32:
 464:../../../platform/common/services/clock/sam4l/osc.h **** 		return BOARD_OSC32_HZ;
 383              	 .loc 2 464 0
 384 01a8 4FF40043 	 mov r3,#32768
 385 01ac 0BE0     	 b .L41
 386              	.L36:
 465:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 466:../../../platform/common/services/clock/sam4l/osc.h **** 
 467:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC32K:
 468:../../../platform/common/services/clock/sam4l/osc.h **** 		return OSC_RC32K_NOMINAL_HZ;
 387              	 .loc 2 468 0
 388 01ae 4FF40043 	 mov r3,#32768
 389 01b2 08E0     	 b .L41
 390              	.L37:
 469:../../../platform/common/services/clock/sam4l/osc.h **** 
 470:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC80M:
 471:../../../platform/common/services/clock/sam4l/osc.h **** 		return OSC_RC80M_NOMINAL_HZ;
 391              	 .loc 2 471 0
 392 01b4 074B     	 ldr r3,.L42+4
 393 01b6 06E0     	 b .L41
 394              	.L38:
 472:../../../platform/common/services/clock/sam4l/osc.h **** 
 473:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCFAST:
 474:../../../platform/common/services/clock/sam4l/osc.h **** 		if (CONFIG_RCFAST_FRANGE == 2) {
 475:../../../platform/common/services/clock/sam4l/osc.h **** 			return OSC_RCFAST12M_NOMINAL_HZ;
 476:../../../platform/common/services/clock/sam4l/osc.h **** 
 477:../../../platform/common/services/clock/sam4l/osc.h **** 		} else if (CONFIG_RCFAST_FRANGE == 1) {
 478:../../../platform/common/services/clock/sam4l/osc.h **** 			return OSC_RCFAST8M_NOMINAL_HZ;
 479:../../../platform/common/services/clock/sam4l/osc.h **** 
 480:../../../platform/common/services/clock/sam4l/osc.h **** 		} else {
 481:../../../platform/common/services/clock/sam4l/osc.h **** 			return OSC_RCFAST4M_NOMINAL_HZ;
 395              	 .loc 2 481 0
 396 01b8 074B     	 ldr r3,.L42+8
 397 01ba 04E0     	 b .L41
 398              	.L39:
 482:../../../platform/common/services/clock/sam4l/osc.h **** 		}
 483:../../../platform/common/services/clock/sam4l/osc.h **** 
 484:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC1M:
 485:../../../platform/common/services/clock/sam4l/osc.h **** 		return OSC_RC1M_NOMINAL_HZ;
 399              	 .loc 2 485 0
 400 01bc 074B     	 ldr r3,.L42+12
 401 01be 02E0     	 b .L41
 402              	.L40:
 486:../../../platform/common/services/clock/sam4l/osc.h **** 
 487:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCSYS:
 488:../../../platform/common/services/clock/sam4l/osc.h **** 		return OSC_RCSYS_NOMINAL_HZ;
 403              	 .loc 2 488 0
 404 01c0 074B     	 ldr r3,.L42+16
 405 01c2 00E0     	 b .L41
 406              	.L32:
 489:../../../platform/common/services/clock/sam4l/osc.h **** 
 490:../../../platform/common/services/clock/sam4l/osc.h **** 	default:
 491:../../../platform/common/services/clock/sam4l/osc.h **** 		/* unhandled_case(id); */
 492:../../../platform/common/services/clock/sam4l/osc.h **** 		return 0;
 407              	 .loc 2 492 0
 408 01c4 0023     	 movs r3,#0
 409              	.L41:
 493:../../../platform/common/services/clock/sam4l/osc.h **** 	}
 494:../../../platform/common/services/clock/sam4l/osc.h **** }
 410              	 .loc 2 494 0
 411 01c6 1846     	 mov r0,r3
 412 01c8 0C37     	 adds r7,r7,#12
 413              	.LCFI20:
 414              	 .cfi_def_cfa_offset 4
 415 01ca BD46     	 mov sp,r7
 416              	.LCFI21:
 417              	 .cfi_def_cfa_register 13
 418              	 
 419 01cc 80BC     	 pop {r7}
 420              	.LCFI22:
 421              	 .cfi_restore 7
 422              	 .cfi_def_cfa_offset 0
 423 01ce 7047     	 bx lr
 424              	.L43:
 425              	 .align 2
 426              	.L42:
 427 01d0 001BB700 	 .word 12000000
 428 01d4 00B4C404 	 .word 80000000
 429 01d8 00093D00 	 .word 4000000
 430 01dc 40420F00 	 .word 1000000
 431 01e0 38C10100 	 .word 115000
 432              	 .cfi_endproc
 433              	.LFE129:
 435              	 .align 1
 436              	 .syntax unified
 437              	 .thumb
 438              	 .thumb_func
 439              	 .fpu softvfp
 441              	osc_wait_ready:
 442              	.LFB130:
 443              	 .file 3 "../../../platform/common/services/clock/osc.h"
   1:../../../platform/common/services/clock/osc.h **** /**
   2:../../../platform/common/services/clock/osc.h ****  * \file
   3:../../../platform/common/services/clock/osc.h ****  *
   4:../../../platform/common/services/clock/osc.h ****  * \brief Oscillator management
   5:../../../platform/common/services/clock/osc.h ****  *
   6:../../../platform/common/services/clock/osc.h ****  * Copyright (c) 2010-2014 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/osc.h ****  *
   8:../../../platform/common/services/clock/osc.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/osc.h ****  *
  10:../../../platform/common/services/clock/osc.h ****  * \page License
  11:../../../platform/common/services/clock/osc.h ****  *
  12:../../../platform/common/services/clock/osc.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/osc.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/osc.h ****  *
  15:../../../platform/common/services/clock/osc.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/osc.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/osc.h ****  *
  18:../../../platform/common/services/clock/osc.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/osc.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/osc.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/osc.h ****  *
  22:../../../platform/common/services/clock/osc.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/osc.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/osc.h ****  *
  25:../../../platform/common/services/clock/osc.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/osc.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/osc.h ****  *
  28:../../../platform/common/services/clock/osc.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/osc.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/osc.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/osc.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/osc.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/osc.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/osc.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/osc.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/osc.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/osc.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/osc.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/osc.h ****  *
  40:../../../platform/common/services/clock/osc.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/osc.h ****  *
  42:../../../platform/common/services/clock/osc.h ****  */
  43:../../../platform/common/services/clock/osc.h **** #ifndef OSC_H_INCLUDED
  44:../../../platform/common/services/clock/osc.h **** #define OSC_H_INCLUDED
  45:../../../platform/common/services/clock/osc.h **** 
  46:../../../platform/common/services/clock/osc.h **** #include "parts.h"
  47:../../../platform/common/services/clock/osc.h **** #include "conf_clock.h"
  48:../../../platform/common/services/clock/osc.h **** 
  49:../../../platform/common/services/clock/osc.h **** #if SAM3S
  50:../../../platform/common/services/clock/osc.h **** # include "sam3s/osc.h"
  51:../../../platform/common/services/clock/osc.h **** #elif SAM3XA
  52:../../../platform/common/services/clock/osc.h **** # include "sam3x/osc.h"
  53:../../../platform/common/services/clock/osc.h **** #elif SAM3U
  54:../../../platform/common/services/clock/osc.h **** # include "sam3u/osc.h"
  55:../../../platform/common/services/clock/osc.h **** #elif SAM3N
  56:../../../platform/common/services/clock/osc.h **** # include "sam3n/osc.h"
  57:../../../platform/common/services/clock/osc.h **** #elif SAM4S
  58:../../../platform/common/services/clock/osc.h **** # include "sam4s/osc.h"
  59:../../../platform/common/services/clock/osc.h **** #elif SAM4E
  60:../../../platform/common/services/clock/osc.h **** # include "sam4e/osc.h"
  61:../../../platform/common/services/clock/osc.h **** #elif SAM4C
  62:../../../platform/common/services/clock/osc.h **** # include "sam4c/osc.h"
  63:../../../platform/common/services/clock/osc.h **** #elif SAM4CM
  64:../../../platform/common/services/clock/osc.h **** # include "sam4cm/osc.h"
  65:../../../platform/common/services/clock/osc.h **** #elif SAM4CP
  66:../../../platform/common/services/clock/osc.h **** # include "sam4cp/osc.h"
  67:../../../platform/common/services/clock/osc.h **** #elif SAM4L
  68:../../../platform/common/services/clock/osc.h **** # include "sam4l/osc.h"
  69:../../../platform/common/services/clock/osc.h **** #elif SAM4N
  70:../../../platform/common/services/clock/osc.h **** # include "sam4n/osc.h"
  71:../../../platform/common/services/clock/osc.h **** #elif SAMG
  72:../../../platform/common/services/clock/osc.h **** # include "samg/osc.h"
  73:../../../platform/common/services/clock/osc.h **** #elif (UC3A0 || UC3A1)
  74:../../../platform/common/services/clock/osc.h **** # include "uc3a0_a1/osc.h"
  75:../../../platform/common/services/clock/osc.h **** #elif UC3A3
  76:../../../platform/common/services/clock/osc.h **** # include "uc3a3_a4/osc.h"
  77:../../../platform/common/services/clock/osc.h **** #elif UC3B
  78:../../../platform/common/services/clock/osc.h **** # include "uc3b0_b1/osc.h"
  79:../../../platform/common/services/clock/osc.h **** #elif UC3C
  80:../../../platform/common/services/clock/osc.h **** # include "uc3c/osc.h"
  81:../../../platform/common/services/clock/osc.h **** #elif UC3D
  82:../../../platform/common/services/clock/osc.h **** # include "uc3d/osc.h"
  83:../../../platform/common/services/clock/osc.h **** #elif UC3L
  84:../../../platform/common/services/clock/osc.h **** # include "uc3l/osc.h"
  85:../../../platform/common/services/clock/osc.h **** #elif XMEGA
  86:../../../platform/common/services/clock/osc.h **** # include "xmega/osc.h"
  87:../../../platform/common/services/clock/osc.h **** #else
  88:../../../platform/common/services/clock/osc.h **** # error Unsupported chip type
  89:../../../platform/common/services/clock/osc.h **** #endif
  90:../../../platform/common/services/clock/osc.h **** 
  91:../../../platform/common/services/clock/osc.h **** /**
  92:../../../platform/common/services/clock/osc.h ****  * \ingroup clk_group
  93:../../../platform/common/services/clock/osc.h ****  * \defgroup osc_group Oscillator Management
  94:../../../platform/common/services/clock/osc.h ****  *
  95:../../../platform/common/services/clock/osc.h ****  * This group contains functions and definitions related to configuring
  96:../../../platform/common/services/clock/osc.h ****  * and enabling/disabling on-chip oscillators. Internal RC-oscillators,
  97:../../../platform/common/services/clock/osc.h ****  * external crystal oscillators and external clock generators are
  98:../../../platform/common/services/clock/osc.h ****  * supported by this module. What all of these have in common is that
  99:../../../platform/common/services/clock/osc.h ****  * they swing at a fixed, nominal frequency which is normally not
 100:../../../platform/common/services/clock/osc.h ****  * adjustable.
 101:../../../platform/common/services/clock/osc.h ****  *
 102:../../../platform/common/services/clock/osc.h ****  * \par Example: Enabling an oscillator
 103:../../../platform/common/services/clock/osc.h ****  *
 104:../../../platform/common/services/clock/osc.h ****  * The following example demonstrates how to enable the external
 105:../../../platform/common/services/clock/osc.h ****  * oscillator on XMEGA A and wait for it to be ready to use. The
 106:../../../platform/common/services/clock/osc.h ****  * oscillator identifiers are platform-specific, so while the same
 107:../../../platform/common/services/clock/osc.h ****  * procedure is used on all platforms, the parameter to osc_enable()
 108:../../../platform/common/services/clock/osc.h ****  * will be different from device to device.
 109:../../../platform/common/services/clock/osc.h ****  * \code
 110:../../../platform/common/services/clock/osc.h **** 	osc_enable(OSC_ID_XOSC);
 111:../../../platform/common/services/clock/osc.h **** 	osc_wait_ready(OSC_ID_XOSC); \endcode
 112:../../../platform/common/services/clock/osc.h ****  *
 113:../../../platform/common/services/clock/osc.h ****  * \section osc_group_board Board-specific Definitions
 114:../../../platform/common/services/clock/osc.h ****  * If external oscillators are used, the board code must provide the
 115:../../../platform/common/services/clock/osc.h ****  * following definitions for each of those:
 116:../../../platform/common/services/clock/osc.h ****  *   - \b BOARD_<osc name>_HZ: The nominal frequency of the oscillator.
 117:../../../platform/common/services/clock/osc.h ****  *   - \b BOARD_<osc name>_STARTUP_US: The startup time of the
 118:../../../platform/common/services/clock/osc.h ****  *     oscillator in microseconds.
 119:../../../platform/common/services/clock/osc.h ****  *   - \b BOARD_<osc name>_TYPE: The type of oscillator connected, i.e.
 120:../../../platform/common/services/clock/osc.h ****  *     whether it's a crystal or external clock, and sometimes what kind
 121:../../../platform/common/services/clock/osc.h ****  *     of crystal it is. The meaning of this value is platform-specific.
 122:../../../platform/common/services/clock/osc.h ****  *
 123:../../../platform/common/services/clock/osc.h ****  * @{
 124:../../../platform/common/services/clock/osc.h ****  */
 125:../../../platform/common/services/clock/osc.h **** 
 126:../../../platform/common/services/clock/osc.h **** //! \name Oscillator Management
 127:../../../platform/common/services/clock/osc.h **** //@{
 128:../../../platform/common/services/clock/osc.h **** /**
 129:../../../platform/common/services/clock/osc.h ****  * \fn void osc_enable(uint8_t id)
 130:../../../platform/common/services/clock/osc.h ****  * \brief Enable oscillator \a id
 131:../../../platform/common/services/clock/osc.h ****  *
 132:../../../platform/common/services/clock/osc.h ****  * The startup time and mode value is automatically determined based on
 133:../../../platform/common/services/clock/osc.h ****  * definitions in the board code.
 134:../../../platform/common/services/clock/osc.h ****  */
 135:../../../platform/common/services/clock/osc.h **** /**
 136:../../../platform/common/services/clock/osc.h ****  * \fn void osc_disable(uint8_t id)
 137:../../../platform/common/services/clock/osc.h ****  * \brief Disable oscillator \a id
 138:../../../platform/common/services/clock/osc.h ****  */
 139:../../../platform/common/services/clock/osc.h **** /**
 140:../../../platform/common/services/clock/osc.h ****  * \fn osc_is_ready(uint8_t id)
 141:../../../platform/common/services/clock/osc.h ****  * \brief Determine whether oscillator \a id is ready.
 142:../../../platform/common/services/clock/osc.h ****  * \retval true Oscillator \a id is running and ready to use as a clock
 143:../../../platform/common/services/clock/osc.h ****  * source.
 144:../../../platform/common/services/clock/osc.h ****  * \retval false Oscillator \a id is not running.
 145:../../../platform/common/services/clock/osc.h ****  */
 146:../../../platform/common/services/clock/osc.h **** /**
 147:../../../platform/common/services/clock/osc.h ****  * \fn uint32_t osc_get_rate(uint8_t id)
 148:../../../platform/common/services/clock/osc.h ****  * \brief Return the frequency of oscillator \a id in Hz
 149:../../../platform/common/services/clock/osc.h ****  */
 150:../../../platform/common/services/clock/osc.h **** 
 151:../../../platform/common/services/clock/osc.h **** #ifndef __ASSEMBLY__
 152:../../../platform/common/services/clock/osc.h **** 
 153:../../../platform/common/services/clock/osc.h **** /**
 154:../../../platform/common/services/clock/osc.h ****  * \brief Wait until the oscillator identified by \a id is ready
 155:../../../platform/common/services/clock/osc.h ****  *
 156:../../../platform/common/services/clock/osc.h ****  * This function will busy-wait for the oscillator identified by \a id
 157:../../../platform/common/services/clock/osc.h ****  * to become stable and ready to use as a clock source.
 158:../../../platform/common/services/clock/osc.h ****  *
 159:../../../platform/common/services/clock/osc.h ****  * \param id A number identifying the oscillator to wait for.
 160:../../../platform/common/services/clock/osc.h ****  */
 161:../../../platform/common/services/clock/osc.h **** static inline void osc_wait_ready(uint8_t id)
 162:../../../platform/common/services/clock/osc.h **** {
 444              	 .loc 3 162 0
 445              	 .cfi_startproc
 446              	 
 447              	 
 448 01e4 80B5     	 push {r7,lr}
 449              	.LCFI23:
 450              	 .cfi_def_cfa_offset 8
 451              	 .cfi_offset 7,-8
 452              	 .cfi_offset 14,-4
 453 01e6 82B0     	 sub sp,sp,#8
 454              	.LCFI24:
 455              	 .cfi_def_cfa_offset 16
 456 01e8 00AF     	 add r7,sp,#0
 457              	.LCFI25:
 458              	 .cfi_def_cfa_register 7
 459 01ea 0346     	 mov r3,r0
 460 01ec FB71     	 strb r3,[r7,#7]
 163:../../../platform/common/services/clock/osc.h **** 	while (!osc_is_ready(id)) {
 461              	 .loc 3 163 0
 462 01ee 00BF     	 nop
 463              	.L45:
 464              	 .loc 3 163 0 is_stmt 0 discriminator 1
 465 01f0 FB79     	 ldrb r3,[r7,#7]
 466 01f2 1846     	 mov r0,r3
 467 01f4 FFF75AFF 	 bl osc_is_ready
 468 01f8 0346     	 mov r3,r0
 469 01fa 83F00103 	 eor r3,r3,#1
 470 01fe DBB2     	 uxtb r3,r3
 471 0200 002B     	 cmp r3,#0
 472 0202 F5D1     	 bne .L45
 164:../../../platform/common/services/clock/osc.h **** 		/* Do nothing */
 165:../../../platform/common/services/clock/osc.h **** 	}
 166:../../../platform/common/services/clock/osc.h **** }
 473              	 .loc 3 166 0 is_stmt 1
 474 0204 00BF     	 nop
 475 0206 0837     	 adds r7,r7,#8
 476              	.LCFI26:
 477              	 .cfi_def_cfa_offset 8
 478 0208 BD46     	 mov sp,r7
 479              	.LCFI27:
 480              	 .cfi_def_cfa_register 13
 481              	 
 482 020a 80BD     	 pop {r7,pc}
 483              	 .cfi_endproc
 484              	.LFE130:
 486              	 .align 1
 487              	 .syntax unified
 488              	 .thumb
 489              	 .thumb_func
 490              	 .fpu softvfp
 492              	pll_config_set_option:
 493              	.LFB131:
 494              	 .file 4 "../../../platform/common/services/clock/sam4l/pll.h"
   1:../../../platform/common/services/clock/sam4l/pll.h **** /**
   2:../../../platform/common/services/clock/sam4l/pll.h ****  * \file
   3:../../../platform/common/services/clock/sam4l/pll.h ****  *
   4:../../../platform/common/services/clock/sam4l/pll.h ****  * \brief Chip-specific PLL definitions
   5:../../../platform/common/services/clock/sam4l/pll.h ****  *
   6:../../../platform/common/services/clock/sam4l/pll.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/sam4l/pll.h ****  *
   8:../../../platform/common/services/clock/sam4l/pll.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/sam4l/pll.h ****  *
  10:../../../platform/common/services/clock/sam4l/pll.h ****  * \page License
  11:../../../platform/common/services/clock/sam4l/pll.h ****  *
  12:../../../platform/common/services/clock/sam4l/pll.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/sam4l/pll.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/sam4l/pll.h ****  *
  15:../../../platform/common/services/clock/sam4l/pll.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/sam4l/pll.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/sam4l/pll.h ****  *
  18:../../../platform/common/services/clock/sam4l/pll.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/sam4l/pll.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/sam4l/pll.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/sam4l/pll.h ****  *
  22:../../../platform/common/services/clock/sam4l/pll.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/sam4l/pll.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/sam4l/pll.h ****  *
  25:../../../platform/common/services/clock/sam4l/pll.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/sam4l/pll.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/sam4l/pll.h ****  *
  28:../../../platform/common/services/clock/sam4l/pll.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/sam4l/pll.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/sam4l/pll.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/sam4l/pll.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/sam4l/pll.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/sam4l/pll.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/sam4l/pll.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/sam4l/pll.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/sam4l/pll.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/sam4l/pll.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/sam4l/pll.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/sam4l/pll.h ****  *
  40:../../../platform/common/services/clock/sam4l/pll.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/sam4l/pll.h ****  *
  42:../../../platform/common/services/clock/sam4l/pll.h ****  */
  43:../../../platform/common/services/clock/sam4l/pll.h **** #ifndef CHIP_PLL_H_INCLUDED
  44:../../../platform/common/services/clock/sam4l/pll.h **** #define CHIP_PLL_H_INCLUDED
  45:../../../platform/common/services/clock/sam4l/pll.h **** 
  46:../../../platform/common/services/clock/sam4l/pll.h **** #ifdef __cplusplus
  47:../../../platform/common/services/clock/sam4l/pll.h **** extern "C" {
  48:../../../platform/common/services/clock/sam4l/pll.h **** #endif
  49:../../../platform/common/services/clock/sam4l/pll.h **** 
  50:../../../platform/common/services/clock/sam4l/pll.h **** #define SCIF0_PLL_VCO_RANGE1_MAX_FREQ   240000000
  51:../../../platform/common/services/clock/sam4l/pll.h **** #define SCIF_PLL0_VCO_RANGE1_MIN_FREQ   160000000
  52:../../../platform/common/services/clock/sam4l/pll.h **** #define SCIF_PLL0_VCO_RANGE0_MAX_FREQ   180000000
  53:../../../platform/common/services/clock/sam4l/pll.h **** #define SCIF_PLL0_VCO_RANGE0_MIN_FREQ    80000000
  54:../../../platform/common/services/clock/sam4l/pll.h **** 
  55:../../../platform/common/services/clock/sam4l/pll.h **** /**
  56:../../../platform/common/services/clock/sam4l/pll.h ****  * \weakgroup pll_group
  57:../../../platform/common/services/clock/sam4l/pll.h ****  * @{
  58:../../../platform/common/services/clock/sam4l/pll.h ****  */
  59:../../../platform/common/services/clock/sam4l/pll.h **** 
  60:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_MAX_STARTUP_CYCLES    (SCIF_PLL_PLLCOUNT_Msk >> SCIF_PLL_PLLCOUNT_Pos)
  61:../../../platform/common/services/clock/sam4l/pll.h **** #define NR_PLLS                   1
  62:../../../platform/common/services/clock/sam4l/pll.h **** 
  63:../../../platform/common/services/clock/sam4l/pll.h **** /**
  64:../../../platform/common/services/clock/sam4l/pll.h ****  * \brief Number of milliseconds to wait for PLL lock
  65:../../../platform/common/services/clock/sam4l/pll.h ****  */
  66:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_TIMEOUT_MS \
  67:../../../platform/common/services/clock/sam4l/pll.h **** 	div_ceil(1000 * (PLL_MAX_STARTUP_CYCLES * 2), OSC_RCSYS_MIN_HZ)
  68:../../../platform/common/services/clock/sam4l/pll.h **** 
  69:../../../platform/common/services/clock/sam4l/pll.h **** /**
  70:../../../platform/common/services/clock/sam4l/pll.h ****  * \note The PLL must run at twice this frequency internally, but the
  71:../../../platform/common/services/clock/sam4l/pll.h ****  * output frequency may be divided by two by setting the PLLOPT[1] bit.
  72:../../../platform/common/services/clock/sam4l/pll.h ****  */
  73:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_MIN_HZ                40000000
  74:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_MAX_HZ                240000000
  75:../../../platform/common/services/clock/sam4l/pll.h **** 
  76:../../../platform/common/services/clock/sam4l/pll.h **** //! \name Chip-specific PLL options
  77:../../../platform/common/services/clock/sam4l/pll.h **** //@{
  78:../../../platform/common/services/clock/sam4l/pll.h **** //! VCO frequency range is 160-240 MHz (80-180 MHz if unset).
  79:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_OPT_VCO_RANGE_HIGH    0
  80:../../../platform/common/services/clock/sam4l/pll.h **** //! Divide output frequency by two
  81:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_OPT_OUTPUT_DIV        1
  82:../../../platform/common/services/clock/sam4l/pll.h **** //! Disable wide-bandwidth mode
  83:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_OPT_WBM_DISABLE       2
  84:../../../platform/common/services/clock/sam4l/pll.h **** //! Number of PLL options
  85:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_NR_OPTIONS            3
  86:../../../platform/common/services/clock/sam4l/pll.h **** //! The threshold above which to set the #PLL_OPT_VCO_RANGE_HIGH option
  87:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_VCO_LOW_THRESHOLD     ((SCIF_PLL0_VCO_RANGE1_MIN_FREQ \
  88:../../../platform/common/services/clock/sam4l/pll.h **** 	+ SCIF_PLL0_VCO_RANGE0_MAX_FREQ) / 2)
  89:../../../platform/common/services/clock/sam4l/pll.h **** //@}
  90:../../../platform/common/services/clock/sam4l/pll.h **** 
  91:../../../platform/common/services/clock/sam4l/pll.h **** #ifndef __ASSEMBLY__
  92:../../../platform/common/services/clock/sam4l/pll.h **** 
  93:../../../platform/common/services/clock/sam4l/pll.h **** #include <compiler.h>
  94:../../../platform/common/services/clock/sam4l/pll.h **** #include <osc.h>
  95:../../../platform/common/services/clock/sam4l/pll.h **** 
  96:../../../platform/common/services/clock/sam4l/pll.h **** enum pll_source {
  97:../../../platform/common/services/clock/sam4l/pll.h **** 	PLL_SRC_OSC0            = 0,    //!< Oscillator 0
  98:../../../platform/common/services/clock/sam4l/pll.h **** 	PLL_SRC_GCLK9           = 1,    //!< Generic Clock 9
  99:../../../platform/common/services/clock/sam4l/pll.h **** 	PLL_NR_SOURCES,                 //!< Number of PLL sources
 100:../../../platform/common/services/clock/sam4l/pll.h **** };
 101:../../../platform/common/services/clock/sam4l/pll.h **** 
 102:../../../platform/common/services/clock/sam4l/pll.h **** struct pll_config {
 103:../../../platform/common/services/clock/sam4l/pll.h **** 	uint32_t ctrl;
 104:../../../platform/common/services/clock/sam4l/pll.h **** };
 105:../../../platform/common/services/clock/sam4l/pll.h **** 
 106:../../../platform/common/services/clock/sam4l/pll.h **** #define pll_get_default_rate(pll_id)                \
 107:../../../platform/common/services/clock/sam4l/pll.h **** 	((osc_get_rate(CONFIG_PLL ## pll_id ## _SOURCE) \
 108:../../../platform/common/services/clock/sam4l/pll.h **** 	* CONFIG_PLL ## pll_id ## _MUL)                 \
 109:../../../platform/common/services/clock/sam4l/pll.h **** 	/ CONFIG_PLL ## pll_id ## _DIV)
 110:../../../platform/common/services/clock/sam4l/pll.h **** 
 111:../../../platform/common/services/clock/sam4l/pll.h **** static inline void pll_config_set_option(struct pll_config *cfg,
 112:../../../platform/common/services/clock/sam4l/pll.h **** 		uint32_t option)
 113:../../../platform/common/services/clock/sam4l/pll.h **** {
 495              	 .loc 4 113 0
 496              	 .cfi_startproc
 497              	 
 498              	 
 499              	 
 500 020c 80B4     	 push {r7}
 501              	.LCFI28:
 502              	 .cfi_def_cfa_offset 4
 503              	 .cfi_offset 7,-4
 504 020e 83B0     	 sub sp,sp,#12
 505              	.LCFI29:
 506              	 .cfi_def_cfa_offset 16
 507 0210 00AF     	 add r7,sp,#0
 508              	.LCFI30:
 509              	 .cfi_def_cfa_register 7
 510 0212 7860     	 str r0,[r7,#4]
 511 0214 3960     	 str r1,[r7]
 114:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(option < PLL_NR_OPTIONS);
 115:../../../platform/common/services/clock/sam4l/pll.h **** 
 116:../../../platform/common/services/clock/sam4l/pll.h **** 	cfg->ctrl |= 1U << (SCIF_PLL_PLLOPT_Pos + option);
 512              	 .loc 4 116 0
 513 0216 7B68     	 ldr r3,[r7,#4]
 514 0218 1A68     	 ldr r2,[r3]
 515 021a 3B68     	 ldr r3,[r7]
 516 021c 0333     	 adds r3,r3,#3
 517 021e 0121     	 movs r1,#1
 518 0220 01FA03F3 	 lsl r3,r1,r3
 519 0224 1A43     	 orrs r2,r2,r3
 520 0226 7B68     	 ldr r3,[r7,#4]
 521 0228 1A60     	 str r2,[r3]
 117:../../../platform/common/services/clock/sam4l/pll.h **** }
 522              	 .loc 4 117 0
 523 022a 00BF     	 nop
 524 022c 0C37     	 adds r7,r7,#12
 525              	.LCFI31:
 526              	 .cfi_def_cfa_offset 4
 527 022e BD46     	 mov sp,r7
 528              	.LCFI32:
 529              	 .cfi_def_cfa_register 13
 530              	 
 531 0230 80BC     	 pop {r7}
 532              	.LCFI33:
 533              	 .cfi_restore 7
 534              	 .cfi_def_cfa_offset 0
 535 0232 7047     	 bx lr
 536              	 .cfi_endproc
 537              	.LFE131:
 539              	 .align 1
 540              	 .syntax unified
 541              	 .thumb
 542              	 .thumb_func
 543              	 .fpu softvfp
 545              	pll_config_init:
 546              	.LFB133:
 118:../../../platform/common/services/clock/sam4l/pll.h **** 
 119:../../../platform/common/services/clock/sam4l/pll.h **** static inline void pll_config_clear_option(struct pll_config *cfg,
 120:../../../platform/common/services/clock/sam4l/pll.h **** 		uint32_t option)
 121:../../../platform/common/services/clock/sam4l/pll.h **** {
 122:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(option < PLL_NR_OPTIONS);
 123:../../../platform/common/services/clock/sam4l/pll.h **** 
 124:../../../platform/common/services/clock/sam4l/pll.h **** 	cfg->ctrl &= ~(1U << (SCIF_PLL_PLLOPT_Pos + option));
 125:../../../platform/common/services/clock/sam4l/pll.h **** }
 126:../../../platform/common/services/clock/sam4l/pll.h **** 
 127:../../../platform/common/services/clock/sam4l/pll.h **** /**
 128:../../../platform/common/services/clock/sam4l/pll.h ****  * The PLL options #PLL_OPT_VCO_RANGE_HIGH and #PLL_OPT_OUTPUT_DIV will
 129:../../../platform/common/services/clock/sam4l/pll.h ****  * be set automatically based on the calculated target frequency.
 130:../../../platform/common/services/clock/sam4l/pll.h ****  */
 131:../../../platform/common/services/clock/sam4l/pll.h **** static inline void pll_config_init(struct pll_config *cfg,
 132:../../../platform/common/services/clock/sam4l/pll.h **** 		enum pll_source src, uint32_t divide, uint32_t mul)
 133:../../../platform/common/services/clock/sam4l/pll.h **** {
 547              	 .loc 4 133 0
 548              	 .cfi_startproc
 549              	 
 550              	 
 551 0234 80B5     	 push {r7,lr}
 552              	.LCFI34:
 553              	 .cfi_def_cfa_offset 8
 554              	 .cfi_offset 7,-8
 555              	 .cfi_offset 14,-4
 556 0236 86B0     	 sub sp,sp,#24
 557              	.LCFI35:
 558              	 .cfi_def_cfa_offset 32
 559 0238 00AF     	 add r7,sp,#0
 560              	.LCFI36:
 561              	 .cfi_def_cfa_register 7
 562 023a F860     	 str r0,[r7,#12]
 563 023c 7A60     	 str r2,[r7,#4]
 564 023e 3B60     	 str r3,[r7]
 565 0240 0B46     	 mov r3,r1
 566 0242 FB72     	 strb r3,[r7,#11]
 134:../../../platform/common/services/clock/sam4l/pll.h **** #define MUL_MIN    2
 135:../../../platform/common/services/clock/sam4l/pll.h **** #define MUL_MAX    16
 136:../../../platform/common/services/clock/sam4l/pll.h **** #define DIV_MIN    0
 137:../../../platform/common/services/clock/sam4l/pll.h **** #define DIV_MAX    15
 138:../../../platform/common/services/clock/sam4l/pll.h **** 
 139:../../../platform/common/services/clock/sam4l/pll.h **** 	uint32_t vco_hz;
 140:../../../platform/common/services/clock/sam4l/pll.h **** 
 141:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(src < PLL_NR_SOURCES);
 142:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(divide != 0);
 143:../../../platform/common/services/clock/sam4l/pll.h **** 
 144:../../../platform/common/services/clock/sam4l/pll.h **** 	/* Calculate internal VCO frequency */
 145:../../../platform/common/services/clock/sam4l/pll.h **** 	vco_hz = osc_get_rate(src) * mul;
 567              	 .loc 4 145 0
 568 0244 FB7A     	 ldrb r3,[r7,#11]
 569 0246 1846     	 mov r0,r3
 570 0248 FFF792FF 	 bl osc_get_rate
 571 024c 0246     	 mov r2,r0
 572 024e 3B68     	 ldr r3,[r7]
 573 0250 03FB02F3 	 mul r3,r3,r2
 574 0254 7B61     	 str r3,[r7,#20]
 146:../../../platform/common/services/clock/sam4l/pll.h **** 	vco_hz /= divide;
 575              	 .loc 4 146 0
 576 0256 7A69     	 ldr r2,[r7,#20]
 577 0258 7B68     	 ldr r3,[r7,#4]
 578 025a B2FBF3F3 	 udiv r3,r2,r3
 579 025e 7B61     	 str r3,[r7,#20]
 147:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(vco_hz >= PLL_MIN_HZ);
 148:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(vco_hz <= PLL_MAX_HZ);
 149:../../../platform/common/services/clock/sam4l/pll.h **** 
 150:../../../platform/common/services/clock/sam4l/pll.h **** 	cfg->ctrl = 0;
 580              	 .loc 4 150 0
 581 0260 FB68     	 ldr r3,[r7,#12]
 582 0262 0022     	 movs r2,#0
 583 0264 1A60     	 str r2,[r3]
 151:../../../platform/common/services/clock/sam4l/pll.h **** 
 152:../../../platform/common/services/clock/sam4l/pll.h **** 	/* Bring the internal VCO frequency up to the minimum value */
 153:../../../platform/common/services/clock/sam4l/pll.h **** 	if ((vco_hz < PLL_MIN_HZ * 2) && (mul <= 8)) {
 584              	 .loc 4 153 0
 585 0266 7B69     	 ldr r3,[r7,#20]
 586 0268 154A     	 ldr r2,.L50
 587 026a 9342     	 cmp r3,r2
 588 026c 0CD8     	 bhi .L48
 589              	 .loc 4 153 0 is_stmt 0 discriminator 1
 590 026e 3B68     	 ldr r3,[r7]
 591 0270 082B     	 cmp r3,#8
 592 0272 09D8     	 bhi .L48
 154:../../../platform/common/services/clock/sam4l/pll.h **** 		mul *= 2;
 593              	 .loc 4 154 0 is_stmt 1
 594 0274 3B68     	 ldr r3,[r7]
 595 0276 5B00     	 lsls r3,r3,#1
 596 0278 3B60     	 str r3,[r7]
 155:../../../platform/common/services/clock/sam4l/pll.h **** 		vco_hz *= 2;
 597              	 .loc 4 155 0
 598 027a 7B69     	 ldr r3,[r7,#20]
 599 027c 5B00     	 lsls r3,r3,#1
 600 027e 7B61     	 str r3,[r7,#20]
 156:../../../platform/common/services/clock/sam4l/pll.h **** 		pll_config_set_option(cfg, PLL_OPT_OUTPUT_DIV);
 601              	 .loc 4 156 0
 602 0280 0121     	 movs r1,#1
 603 0282 F868     	 ldr r0,[r7,#12]
 604 0284 FFF7C2FF 	 bl pll_config_set_option
 605              	.L48:
 157:../../../platform/common/services/clock/sam4l/pll.h **** 	}
 158:../../../platform/common/services/clock/sam4l/pll.h **** 
 159:../../../platform/common/services/clock/sam4l/pll.h **** 	/* Set VCO frequency range according to calculated value */
 160:../../../platform/common/services/clock/sam4l/pll.h **** 	if (vco_hz >= PLL_VCO_LOW_THRESHOLD) {
 606              	 .loc 4 160 0
 607 0288 7B69     	 ldr r3,[r7,#20]
 608 028a 0E4A     	 ldr r2,.L50+4
 609 028c 9342     	 cmp r3,r2
 610 028e 03D9     	 bls .L49
 161:../../../platform/common/services/clock/sam4l/pll.h **** 		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_HIGH);
 611              	 .loc 4 161 0
 612 0290 0021     	 movs r1,#0
 613 0292 F868     	 ldr r0,[r7,#12]
 614 0294 FFF7BAFF 	 bl pll_config_set_option
 615              	.L49:
 162:../../../platform/common/services/clock/sam4l/pll.h **** 	}
 163:../../../platform/common/services/clock/sam4l/pll.h **** 
 164:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(mul > MUL_MIN && mul <= MUL_MAX);
 165:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(divide > DIV_MIN && divide <= DIV_MAX);
 166:../../../platform/common/services/clock/sam4l/pll.h **** 
 167:../../../platform/common/services/clock/sam4l/pll.h **** 	cfg->ctrl |= ((mul - 1) << SCIF_PLL_PLLMUL_Pos)
 616              	 .loc 4 167 0
 617 0298 FB68     	 ldr r3,[r7,#12]
 618 029a 1A68     	 ldr r2,[r3]
 619 029c 3B68     	 ldr r3,[r7]
 620 029e 013B     	 subs r3,r3,#1
 621 02a0 1904     	 lsls r1,r3,#16
 168:../../../platform/common/services/clock/sam4l/pll.h **** 			| (divide << SCIF_PLL_PLLDIV_Pos)
 622              	 .loc 4 168 0
 623 02a2 7B68     	 ldr r3,[r7,#4]
 624 02a4 1B02     	 lsls r3,r3,#8
 625 02a6 0B43     	 orrs r3,r3,r1
 169:../../../platform/common/services/clock/sam4l/pll.h **** 			| (PLL_MAX_STARTUP_CYCLES << SCIF_PLL_PLLCOUNT_Pos)
 170:../../../platform/common/services/clock/sam4l/pll.h **** 			| (src << SCIF_PLL_PLLOSC_Pos);
 626              	 .loc 4 170 0
 627 02a8 F97A     	 ldrb r1,[r7,#11]
 628 02aa 4900     	 lsls r1,r1,#1
 629 02ac 0B43     	 orrs r3,r3,r1
 167:../../../platform/common/services/clock/sam4l/pll.h **** 			| (divide << SCIF_PLL_PLLDIV_Pos)
 630              	 .loc 4 167 0
 631 02ae 1343     	 orrs r3,r3,r2
 632 02b0 43F07C52 	 orr r2,r3,#1056964608
 633 02b4 FB68     	 ldr r3,[r7,#12]
 634 02b6 1A60     	 str r2,[r3]
 171:../../../platform/common/services/clock/sam4l/pll.h **** }
 635              	 .loc 4 171 0
 636 02b8 00BF     	 nop
 637 02ba 1837     	 adds r7,r7,#24
 638              	.LCFI37:
 639              	 .cfi_def_cfa_offset 8
 640 02bc BD46     	 mov sp,r7
 641              	.LCFI38:
 642              	 .cfi_def_cfa_register 13
 643              	 
 644 02be 80BD     	 pop {r7,pc}
 645              	.L51:
 646              	 .align 2
 647              	.L50:
 648 02c0 FFB3C404 	 .word 79999999
 649 02c4 7FFE210A 	 .word 169999999
 650              	 .cfi_endproc
 651              	.LFE133:
 653              	 .align 1
 654              	 .syntax unified
 655              	 .thumb
 656              	 .thumb_func
 657              	 .fpu softvfp
 659              	pll_is_locked:
 660              	.LFB135:
 172:../../../platform/common/services/clock/sam4l/pll.h **** 
 173:../../../platform/common/services/clock/sam4l/pll.h **** #define pll_config_defaults(cfg, pll_id) \
 174:../../../platform/common/services/clock/sam4l/pll.h **** 	pll_config_init(cfg,                 \
 175:../../../platform/common/services/clock/sam4l/pll.h **** 		CONFIG_PLL ## pll_id ## _SOURCE, \
 176:../../../platform/common/services/clock/sam4l/pll.h **** 		CONFIG_PLL ## pll_id ## _DIV,    \
 177:../../../platform/common/services/clock/sam4l/pll.h **** 		CONFIG_PLL ## pll_id ## _MUL)
 178:../../../platform/common/services/clock/sam4l/pll.h **** 
 179:../../../platform/common/services/clock/sam4l/pll.h **** static inline void pll_config_read(struct pll_config *cfg, uint32_t pll_id)
 180:../../../platform/common/services/clock/sam4l/pll.h **** {
 181:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(pll_id < NR_PLLS);
 182:../../../platform/common/services/clock/sam4l/pll.h **** 
 183:../../../platform/common/services/clock/sam4l/pll.h **** 	cfg->ctrl = SCIF->SCIF_PLL[pll_id].SCIF_PLL;
 184:../../../platform/common/services/clock/sam4l/pll.h **** }
 185:../../../platform/common/services/clock/sam4l/pll.h **** 
 186:../../../platform/common/services/clock/sam4l/pll.h **** extern void pll_config_write(const struct pll_config *cfg, uint32_t pll_id);
 187:../../../platform/common/services/clock/sam4l/pll.h **** extern void pll_enable(const struct pll_config *cfg, uint32_t pll_id);
 188:../../../platform/common/services/clock/sam4l/pll.h **** extern void pll_disable(uint32_t pll_id);
 189:../../../platform/common/services/clock/sam4l/pll.h **** 
 190:../../../platform/common/services/clock/sam4l/pll.h **** static inline bool pll_is_locked(uint32_t pll_id)
 191:../../../platform/common/services/clock/sam4l/pll.h **** {
 661              	 .loc 4 191 0
 662              	 .cfi_startproc
 663              	 
 664              	 
 665              	 
 666 02c8 80B4     	 push {r7}
 667              	.LCFI39:
 668              	 .cfi_def_cfa_offset 4
 669              	 .cfi_offset 7,-4
 670 02ca 83B0     	 sub sp,sp,#12
 671              	.LCFI40:
 672              	 .cfi_def_cfa_offset 16
 673 02cc 00AF     	 add r7,sp,#0
 674              	.LCFI41:
 675              	 .cfi_def_cfa_register 7
 676 02ce 7860     	 str r0,[r7,#4]
 192:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(pll_id < NR_PLLS);
 193:../../../platform/common/services/clock/sam4l/pll.h **** 	return !!(SCIF->SCIF_PCLKSR & (1U << (6 + pll_id)));
 677              	 .loc 4 193 0
 678 02d0 084B     	 ldr r3,.L54
 679 02d2 5A69     	 ldr r2,[r3,#20]
 680 02d4 7B68     	 ldr r3,[r7,#4]
 681 02d6 0633     	 adds r3,r3,#6
 682 02d8 0121     	 movs r1,#1
 683 02da 01FA03F3 	 lsl r3,r1,r3
 684 02de 1340     	 ands r3,r3,r2
 685 02e0 002B     	 cmp r3,#0
 686 02e2 14BF     	 ite ne
 687 02e4 0123     	 movne r3,#1
 688 02e6 0023     	 moveq r3,#0
 689 02e8 DBB2     	 uxtb r3,r3
 194:../../../platform/common/services/clock/sam4l/pll.h **** }
 690              	 .loc 4 194 0
 691 02ea 1846     	 mov r0,r3
 692 02ec 0C37     	 adds r7,r7,#12
 693              	.LCFI42:
 694              	 .cfi_def_cfa_offset 4
 695 02ee BD46     	 mov sp,r7
 696              	.LCFI43:
 697              	 .cfi_def_cfa_register 13
 698              	 
 699 02f0 80BC     	 pop {r7}
 700              	.LCFI44:
 701              	 .cfi_restore 7
 702              	 .cfi_def_cfa_offset 0
 703 02f2 7047     	 bx lr
 704              	.L55:
 705              	 .align 2
 706              	.L54:
 707 02f4 00080E40 	 .word 1074661376
 708              	 .cfi_endproc
 709              	.LFE135:
 711              	 .align 1
 712              	 .syntax unified
 713              	 .thumb
 714              	 .thumb_func
 715              	 .fpu softvfp
 717              	pll_enable_source:
 718              	.LFB136:
 195:../../../platform/common/services/clock/sam4l/pll.h **** 
 196:../../../platform/common/services/clock/sam4l/pll.h **** static inline void pll_enable_source(enum pll_source src)
 197:../../../platform/common/services/clock/sam4l/pll.h **** {
 719              	 .loc 4 197 0
 720              	 .cfi_startproc
 721              	 
 722              	 
 723 02f8 80B5     	 push {r7,lr}
 724              	.LCFI45:
 725              	 .cfi_def_cfa_offset 8
 726              	 .cfi_offset 7,-8
 727              	 .cfi_offset 14,-4
 728 02fa 82B0     	 sub sp,sp,#8
 729              	.LCFI46:
 730              	 .cfi_def_cfa_offset 16
 731 02fc 00AF     	 add r7,sp,#0
 732              	.LCFI47:
 733              	 .cfi_def_cfa_register 7
 734 02fe 0346     	 mov r3,r0
 735 0300 FB71     	 strb r3,[r7,#7]
 198:../../../platform/common/services/clock/sam4l/pll.h **** 	switch (src) {
 736              	 .loc 4 198 0
 737 0302 FB79     	 ldrb r3,[r7,#7]
 738 0304 002B     	 cmp r3,#0
 739 0306 00D0     	 beq .L58
 199:../../../platform/common/services/clock/sam4l/pll.h **** 	case PLL_SRC_OSC0:
 200:../../../platform/common/services/clock/sam4l/pll.h **** 		if (!osc_is_ready(OSC_ID_OSC0)) {
 201:../../../platform/common/services/clock/sam4l/pll.h **** 			osc_enable(OSC_ID_OSC0);
 202:../../../platform/common/services/clock/sam4l/pll.h **** 			osc_wait_ready(OSC_ID_OSC0);
 203:../../../platform/common/services/clock/sam4l/pll.h **** 		}
 204:../../../platform/common/services/clock/sam4l/pll.h **** 		break;
 205:../../../platform/common/services/clock/sam4l/pll.h **** #ifdef CONFIG_GCLK9_SOURCE
 206:../../../platform/common/services/clock/sam4l/pll.h **** 	case PLL_SRC_GCLK9:
 207:../../../platform/common/services/clock/sam4l/pll.h **** 		SCIF->SCIF_GCCTRL[9].SCIF_GCCTRL =
 208:../../../platform/common/services/clock/sam4l/pll.h **** 			SCIF_GCCTRL_OSCSEL(CONFIG_GCLK9_SOURCE) |
 209:../../../platform/common/services/clock/sam4l/pll.h **** 			SCIF_GCCTRL_CEN;
 210:../../../platform/common/services/clock/sam4l/pll.h **** 		break;
 211:../../../platform/common/services/clock/sam4l/pll.h **** #endif
 212:../../../platform/common/services/clock/sam4l/pll.h **** 	default:
 213:../../../platform/common/services/clock/sam4l/pll.h **** 		Assert(false);
 214:../../../platform/common/services/clock/sam4l/pll.h **** 		break;
 740              	 .loc 4 214 0
 741 0308 0FE0     	 b .L60
 742              	.L58:
 200:../../../platform/common/services/clock/sam4l/pll.h **** 			osc_enable(OSC_ID_OSC0);
 743              	 .loc 4 200 0
 744 030a 0020     	 movs r0,#0
 745 030c FFF7CEFE 	 bl osc_is_ready
 746 0310 0346     	 mov r3,r0
 747 0312 83F00103 	 eor r3,r3,#1
 748 0316 DBB2     	 uxtb r3,r3
 749 0318 002B     	 cmp r3,#0
 750 031a 05D0     	 beq .L61
 201:../../../platform/common/services/clock/sam4l/pll.h **** 			osc_wait_ready(OSC_ID_OSC0);
 751              	 .loc 4 201 0
 752 031c 0020     	 movs r0,#0
 753 031e FFF787FE 	 bl osc_enable
 202:../../../platform/common/services/clock/sam4l/pll.h **** 		}
 754              	 .loc 4 202 0
 755 0322 0020     	 movs r0,#0
 756 0324 FFF75EFF 	 bl osc_wait_ready
 757              	.L61:
 204:../../../platform/common/services/clock/sam4l/pll.h **** #ifdef CONFIG_GCLK9_SOURCE
 758              	 .loc 4 204 0
 759 0328 00BF     	 nop
 760              	.L60:
 215:../../../platform/common/services/clock/sam4l/pll.h **** 	}
 216:../../../platform/common/services/clock/sam4l/pll.h **** }
 761              	 .loc 4 216 0
 762 032a 00BF     	 nop
 763 032c 0837     	 adds r7,r7,#8
 764              	.LCFI48:
 765              	 .cfi_def_cfa_offset 8
 766 032e BD46     	 mov sp,r7
 767              	.LCFI49:
 768              	 .cfi_def_cfa_register 13
 769              	 
 770 0330 80BD     	 pop {r7,pc}
 771              	 .cfi_endproc
 772              	.LFE136:
 774              	 .align 1
 775              	 .syntax unified
 776              	 .thumb
 777              	 .thumb_func
 778              	 .fpu softvfp
 780              	pll_enable_config_defaults:
 781              	.LFB137:
 217:../../../platform/common/services/clock/sam4l/pll.h **** 
 218:../../../platform/common/services/clock/sam4l/pll.h **** static inline void pll_enable_config_defaults(uint32_t pll_id)
 219:../../../platform/common/services/clock/sam4l/pll.h **** {
 782              	 .loc 4 219 0
 783              	 .cfi_startproc
 784              	 
 785              	 
 786 0332 80B5     	 push {r7,lr}
 787              	.LCFI50:
 788              	 .cfi_def_cfa_offset 8
 789              	 .cfi_offset 7,-8
 790              	 .cfi_offset 14,-4
 791 0334 84B0     	 sub sp,sp,#16
 792              	.LCFI51:
 793              	 .cfi_def_cfa_offset 24
 794 0336 00AF     	 add r7,sp,#0
 795              	.LCFI52:
 796              	 .cfi_def_cfa_register 7
 797 0338 7860     	 str r0,[r7,#4]
 220:../../../platform/common/services/clock/sam4l/pll.h **** 	struct pll_config pllcfg;
 221:../../../platform/common/services/clock/sam4l/pll.h **** 
 222:../../../platform/common/services/clock/sam4l/pll.h **** 	if (pll_is_locked(pll_id)) {
 798              	 .loc 4 222 0
 799 033a 7868     	 ldr r0,[r7,#4]
 800 033c FFF7C4FF 	 bl pll_is_locked
 801 0340 0346     	 mov r3,r0
 802 0342 002B     	 cmp r3,#0
 803 0344 1FD1     	 bne .L69
 223:../../../platform/common/services/clock/sam4l/pll.h **** 		return; // Pll already running
 224:../../../platform/common/services/clock/sam4l/pll.h **** 	}
 225:../../../platform/common/services/clock/sam4l/pll.h **** 
 226:../../../platform/common/services/clock/sam4l/pll.h **** 	switch (pll_id) {
 804              	 .loc 4 226 0
 805 0346 7B68     	 ldr r3,[r7,#4]
 806 0348 002B     	 cmp r3,#0
 807 034a 00D0     	 beq .L66
 227:../../../platform/common/services/clock/sam4l/pll.h **** #ifdef CONFIG_PLL0_SOURCE
 228:../../../platform/common/services/clock/sam4l/pll.h **** 	case 0:
 229:../../../platform/common/services/clock/sam4l/pll.h **** 		pll_enable_source(CONFIG_PLL0_SOURCE);
 230:../../../platform/common/services/clock/sam4l/pll.h **** 		pll_config_init(&pllcfg,
 231:../../../platform/common/services/clock/sam4l/pll.h **** 				CONFIG_PLL0_SOURCE,
 232:../../../platform/common/services/clock/sam4l/pll.h **** 				CONFIG_PLL0_DIV,
 233:../../../platform/common/services/clock/sam4l/pll.h **** 				CONFIG_PLL0_MUL);
 234:../../../platform/common/services/clock/sam4l/pll.h **** 		break;
 235:../../../platform/common/services/clock/sam4l/pll.h **** 
 236:../../../platform/common/services/clock/sam4l/pll.h **** #endif
 237:../../../platform/common/services/clock/sam4l/pll.h **** 	default:
 238:../../../platform/common/services/clock/sam4l/pll.h **** 		Assert(false);
 239:../../../platform/common/services/clock/sam4l/pll.h **** 		break;
 808              	 .loc 4 239 0
 809 034c 0AE0     	 b .L67
 810              	.L66:
 229:../../../platform/common/services/clock/sam4l/pll.h **** 		pll_config_init(&pllcfg,
 811              	 .loc 4 229 0
 812 034e 0020     	 movs r0,#0
 813 0350 FFF7D2FF 	 bl pll_enable_source
 230:../../../platform/common/services/clock/sam4l/pll.h **** 				CONFIG_PLL0_SOURCE,
 814              	 .loc 4 230 0
 815 0354 07F10C00 	 add r0,r7,#12
 816 0358 1023     	 movs r3,#16
 817 035a 0422     	 movs r2,#4
 818 035c 0021     	 movs r1,#0
 819 035e FFF769FF 	 bl pll_config_init
 234:../../../platform/common/services/clock/sam4l/pll.h **** 
 820              	 .loc 4 234 0
 821 0362 00BF     	 nop
 822              	.L67:
 240:../../../platform/common/services/clock/sam4l/pll.h **** 	}
 241:../../../platform/common/services/clock/sam4l/pll.h **** 	pll_enable(&pllcfg, pll_id);
 823              	 .loc 4 241 0
 824 0364 07F10C03 	 add r3,r7,#12
 825 0368 7968     	 ldr r1,[r7,#4]
 826 036a 1846     	 mov r0,r3
 827 036c 084B     	 ldr r3,.L70
 828 036e 9847     	 blx r3
 829              	.LVL6:
 242:../../../platform/common/services/clock/sam4l/pll.h **** 	while (!pll_is_locked(pll_id));
 830              	 .loc 4 242 0
 831 0370 00BF     	 nop
 832              	.L68:
 833              	 .loc 4 242 0 is_stmt 0 discriminator 1
 834 0372 7868     	 ldr r0,[r7,#4]
 835 0374 FFF7A8FF 	 bl pll_is_locked
 836 0378 0346     	 mov r3,r0
 837 037a 83F00103 	 eor r3,r3,#1
 838 037e DBB2     	 uxtb r3,r3
 839 0380 002B     	 cmp r3,#0
 840 0382 F6D1     	 bne .L68
 841 0384 00E0     	 b .L62
 842              	.L69:
 223:../../../platform/common/services/clock/sam4l/pll.h **** 	}
 843              	 .loc 4 223 0 is_stmt 1
 844 0386 00BF     	 nop
 845              	.L62:
 243:../../../platform/common/services/clock/sam4l/pll.h **** }
 846              	 .loc 4 243 0
 847 0388 1037     	 adds r7,r7,#16
 848              	.LCFI53:
 849              	 .cfi_def_cfa_offset 8
 850 038a BD46     	 mov sp,r7
 851              	.LCFI54:
 852              	 .cfi_def_cfa_register 13
 853              	 
 854 038c 80BD     	 pop {r7,pc}
 855              	.L71:
 856 038e 00BF     	 .align 2
 857              	.L70:
 858 0390 00000000 	 .word pll_enable
 859              	 .cfi_endproc
 860              	.LFE137:
 862              	 .align 1
 863              	 .syntax unified
 864              	 .thumb
 865              	 .thumb_func
 866              	 .fpu softvfp
 868              	genclk_config_defaults:
 869              	.LFB139:
 870              	 .file 5 "../../../platform/common/services/clock/sam4l/genclk.h"
   1:../../../platform/common/services/clock/sam4l/genclk.h **** /**
   2:../../../platform/common/services/clock/sam4l/genclk.h ****  * \file
   3:../../../platform/common/services/clock/sam4l/genclk.h ****  *
   4:../../../platform/common/services/clock/sam4l/genclk.h ****  * \brief Chip-specific generic clock management
   5:../../../platform/common/services/clock/sam4l/genclk.h ****  *
   6:../../../platform/common/services/clock/sam4l/genclk.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/sam4l/genclk.h ****  *
   8:../../../platform/common/services/clock/sam4l/genclk.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  10:../../../platform/common/services/clock/sam4l/genclk.h ****  * \page License
  11:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  12:../../../platform/common/services/clock/sam4l/genclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/sam4l/genclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  15:../../../platform/common/services/clock/sam4l/genclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/sam4l/genclk.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  18:../../../platform/common/services/clock/sam4l/genclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/sam4l/genclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/sam4l/genclk.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  22:../../../platform/common/services/clock/sam4l/genclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/sam4l/genclk.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  25:../../../platform/common/services/clock/sam4l/genclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/sam4l/genclk.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  28:../../../platform/common/services/clock/sam4l/genclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/sam4l/genclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/sam4l/genclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/sam4l/genclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/sam4l/genclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/sam4l/genclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/sam4l/genclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/sam4l/genclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/sam4l/genclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/sam4l/genclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/sam4l/genclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  40:../../../platform/common/services/clock/sam4l/genclk.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  42:../../../platform/common/services/clock/sam4l/genclk.h ****  */
  43:../../../platform/common/services/clock/sam4l/genclk.h **** #ifndef CHIP_GENCLK_H_INCLUDED
  44:../../../platform/common/services/clock/sam4l/genclk.h **** #define CHIP_GENCLK_H_INCLUDED
  45:../../../platform/common/services/clock/sam4l/genclk.h **** 
  46:../../../platform/common/services/clock/sam4l/genclk.h **** #ifdef __cplusplus
  47:../../../platform/common/services/clock/sam4l/genclk.h **** extern "C" {
  48:../../../platform/common/services/clock/sam4l/genclk.h **** #endif
  49:../../../platform/common/services/clock/sam4l/genclk.h **** 
  50:../../../platform/common/services/clock/sam4l/genclk.h **** // dfll.h is not included to avoid a circular dependency.
  51:../../../platform/common/services/clock/sam4l/genclk.h **** extern void dfll_enable_config_defaults(uint32_t dfll_id);
  52:../../../platform/common/services/clock/sam4l/genclk.h **** 
  53:../../../platform/common/services/clock/sam4l/genclk.h **** /**
  54:../../../platform/common/services/clock/sam4l/genclk.h ****  * \weakgroup genclk_group
  55:../../../platform/common/services/clock/sam4l/genclk.h ****  * @{
  56:../../../platform/common/services/clock/sam4l/genclk.h ****  */
  57:../../../platform/common/services/clock/sam4l/genclk.h **** 
  58:../../../platform/common/services/clock/sam4l/genclk.h **** //! \name Chip-specific generic clock definitions
  59:../../../platform/common/services/clock/sam4l/genclk.h **** //@{
  60:../../../platform/common/services/clock/sam4l/genclk.h **** 
  61:../../../platform/common/services/clock/sam4l/genclk.h **** #define GENCLK_DIV_MAX          256
  62:../../../platform/common/services/clock/sam4l/genclk.h **** 
  63:../../../platform/common/services/clock/sam4l/genclk.h **** #ifndef __ASSEMBLY__
  64:../../../platform/common/services/clock/sam4l/genclk.h **** 
  65:../../../platform/common/services/clock/sam4l/genclk.h **** #include <compiler.h>
  66:../../../platform/common/services/clock/sam4l/genclk.h **** #include <osc.h>
  67:../../../platform/common/services/clock/sam4l/genclk.h **** #include <pll.h>
  68:../../../platform/common/services/clock/sam4l/genclk.h **** 
  69:../../../platform/common/services/clock/sam4l/genclk.h **** enum genclk_source {
  70:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_RCSYS        = 0,    //!< System RC oscillator
  71:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_OSC32K       = 1,    //!< 32 kHz oscillator
  72:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_DFLL         = 2,    //!< DFLL
  73:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_OSC0         = 3,    //!< Oscillator 0
  74:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_RC80M        = 4,    //!< 80 MHz RC oscillator
  75:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_RCFAST       = 5,    //!< 4-8-12 MHz RC oscillator
  76:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_RC1M         = 6,    //!< 1 MHz RC oscillator
  77:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_CPU      = 7,    //!< CPU clock
  78:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_HSB      = 8,    //!< High Speed Bus clock
  79:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_PBA      = 9,    //!< Peripheral Bus A clock
  80:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_PBB      = 10,   //!< Peripheral Bus B clock
  81:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_PBC      = 11,   //!< Peripheral Bus C clock
  82:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_PBD      = 12,   //!< Peripheral Bus D clock
  83:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_RC32K        = 13,   //!< 32 kHz RC oscillator
  84:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_1K       = 15,   //!< 1 kHz output from OSC32K
  85:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_PLL0         = 16,   //!< PLL0
  86:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_HRPCLK       = 17,   //!< High resolution prescaler
  87:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_FPCLK        = 18,   //!< Fractional prescaler
  88:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_GCLKIN0      = 19,   //!< GCLKIN0
  89:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_GCLKIN1      = 20,   //!< GCLKIN1
  90:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_GCLK11       = 21,   //!< GCLK11
  91:../../../platform/common/services/clock/sam4l/genclk.h **** };
  92:../../../platform/common/services/clock/sam4l/genclk.h **** 
  93:../../../platform/common/services/clock/sam4l/genclk.h **** //@}
  94:../../../platform/common/services/clock/sam4l/genclk.h **** 
  95:../../../platform/common/services/clock/sam4l/genclk.h **** struct genclk_config {
  96:../../../platform/common/services/clock/sam4l/genclk.h **** 	uint32_t ctrl;
  97:../../../platform/common/services/clock/sam4l/genclk.h **** };
  98:../../../platform/common/services/clock/sam4l/genclk.h **** 
  99:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_config_defaults(struct genclk_config *cfg,
 100:../../../platform/common/services/clock/sam4l/genclk.h **** 		uint32_t id)
 101:../../../platform/common/services/clock/sam4l/genclk.h **** {
 871              	 .loc 5 101 0
 872              	 .cfi_startproc
 873              	 
 874              	 
 875              	 
 876 0394 80B4     	 push {r7}
 877              	.LCFI55:
 878              	 .cfi_def_cfa_offset 4
 879              	 .cfi_offset 7,-4
 880 0396 83B0     	 sub sp,sp,#12
 881              	.LCFI56:
 882              	 .cfi_def_cfa_offset 16
 883 0398 00AF     	 add r7,sp,#0
 884              	.LCFI57:
 885              	 .cfi_def_cfa_register 7
 886 039a 7860     	 str r0,[r7,#4]
 887 039c 3960     	 str r1,[r7]
 102:../../../platform/common/services/clock/sam4l/genclk.h **** 	UNUSED(id);
 103:../../../platform/common/services/clock/sam4l/genclk.h **** 	cfg->ctrl = 0;
 888              	 .loc 5 103 0
 889 039e 7B68     	 ldr r3,[r7,#4]
 890 03a0 0022     	 movs r2,#0
 891 03a2 1A60     	 str r2,[r3]
 104:../../../platform/common/services/clock/sam4l/genclk.h **** }
 892              	 .loc 5 104 0
 893 03a4 00BF     	 nop
 894 03a6 0C37     	 adds r7,r7,#12
 895              	.LCFI58:
 896              	 .cfi_def_cfa_offset 4
 897 03a8 BD46     	 mov sp,r7
 898              	.LCFI59:
 899              	 .cfi_def_cfa_register 13
 900              	 
 901 03aa 80BC     	 pop {r7}
 902              	.LCFI60:
 903              	 .cfi_restore 7
 904              	 .cfi_def_cfa_offset 0
 905 03ac 7047     	 bx lr
 906              	 .cfi_endproc
 907              	.LFE139:
 909              	 .align 1
 910              	 .syntax unified
 911              	 .thumb
 912              	 .thumb_func
 913              	 .fpu softvfp
 915              	genclk_config_set_source:
 916              	.LFB142:
 105:../../../platform/common/services/clock/sam4l/genclk.h **** 
 106:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_config_read(struct genclk_config *cfg,
 107:../../../platform/common/services/clock/sam4l/genclk.h **** 		uint32_t id)
 108:../../../platform/common/services/clock/sam4l/genclk.h **** {
 109:../../../platform/common/services/clock/sam4l/genclk.h **** 	cfg->ctrl = SCIF->SCIF_GCCTRL[id].SCIF_GCCTRL;
 110:../../../platform/common/services/clock/sam4l/genclk.h **** }
 111:../../../platform/common/services/clock/sam4l/genclk.h **** 
 112:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_config_write(const struct genclk_config *cfg,
 113:../../../platform/common/services/clock/sam4l/genclk.h **** 		uint32_t id)
 114:../../../platform/common/services/clock/sam4l/genclk.h **** {
 115:../../../platform/common/services/clock/sam4l/genclk.h **** 	SCIF->SCIF_GCCTRL[id].SCIF_GCCTRL = cfg->ctrl;
 116:../../../platform/common/services/clock/sam4l/genclk.h **** }
 117:../../../platform/common/services/clock/sam4l/genclk.h **** 
 118:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_config_set_source(struct genclk_config *cfg,
 119:../../../platform/common/services/clock/sam4l/genclk.h **** 		enum genclk_source src)
 120:../../../platform/common/services/clock/sam4l/genclk.h **** {
 917              	 .loc 5 120 0
 918              	 .cfi_startproc
 919              	 
 920              	 
 921              	 
 922 03ae 80B4     	 push {r7}
 923              	.LCFI61:
 924              	 .cfi_def_cfa_offset 4
 925              	 .cfi_offset 7,-4
 926 03b0 83B0     	 sub sp,sp,#12
 927              	.LCFI62:
 928              	 .cfi_def_cfa_offset 16
 929 03b2 00AF     	 add r7,sp,#0
 930              	.LCFI63:
 931              	 .cfi_def_cfa_register 7
 932 03b4 7860     	 str r0,[r7,#4]
 933 03b6 0B46     	 mov r3,r1
 934 03b8 FB70     	 strb r3,[r7,#3]
 121:../../../platform/common/services/clock/sam4l/genclk.h **** 	cfg->ctrl = (cfg->ctrl & ~SCIF_GCCTRL_OSCSEL_Msk)
 935              	 .loc 5 121 0
 936 03ba 7B68     	 ldr r3,[r7,#4]
 937 03bc 1B68     	 ldr r3,[r3]
 938 03be 23F4F852 	 bic r2,r3,#7936
 122:../../../platform/common/services/clock/sam4l/genclk.h **** 			| SCIF_GCCTRL_OSCSEL(src);
 939              	 .loc 5 122 0
 940 03c2 FB78     	 ldrb r3,[r7,#3]
 941 03c4 1B02     	 lsls r3,r3,#8
 942 03c6 03F4F853 	 and r3,r3,#7936
 943 03ca 1A43     	 orrs r2,r2,r3
 121:../../../platform/common/services/clock/sam4l/genclk.h **** 	cfg->ctrl = (cfg->ctrl & ~SCIF_GCCTRL_OSCSEL_Msk)
 944              	 .loc 5 121 0
 945 03cc 7B68     	 ldr r3,[r7,#4]
 946 03ce 1A60     	 str r2,[r3]
 123:../../../platform/common/services/clock/sam4l/genclk.h **** }
 947              	 .loc 5 123 0
 948 03d0 00BF     	 nop
 949 03d2 0C37     	 adds r7,r7,#12
 950              	.LCFI64:
 951              	 .cfi_def_cfa_offset 4
 952 03d4 BD46     	 mov sp,r7
 953              	.LCFI65:
 954              	 .cfi_def_cfa_register 13
 955              	 
 956 03d6 80BC     	 pop {r7}
 957              	.LCFI66:
 958              	 .cfi_restore 7
 959              	 .cfi_def_cfa_offset 0
 960 03d8 7047     	 bx lr
 961              	 .cfi_endproc
 962              	.LFE142:
 964              	 .align 1
 965              	 .syntax unified
 966              	 .thumb
 967              	 .thumb_func
 968              	 .fpu softvfp
 970              	genclk_config_set_divider:
 971              	.LFB143:
 124:../../../platform/common/services/clock/sam4l/genclk.h **** 
 125:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_config_set_divider(struct genclk_config *cfg,
 126:../../../platform/common/services/clock/sam4l/genclk.h **** 		uint32_t divider)
 127:../../../platform/common/services/clock/sam4l/genclk.h **** {
 972              	 .loc 5 127 0
 973              	 .cfi_startproc
 974              	 
 975              	 
 976              	 
 977 03da 80B4     	 push {r7}
 978              	.LCFI67:
 979              	 .cfi_def_cfa_offset 4
 980              	 .cfi_offset 7,-4
 981 03dc 83B0     	 sub sp,sp,#12
 982              	.LCFI68:
 983              	 .cfi_def_cfa_offset 16
 984 03de 00AF     	 add r7,sp,#0
 985              	.LCFI69:
 986              	 .cfi_def_cfa_register 7
 987 03e0 7860     	 str r0,[r7,#4]
 988 03e2 3960     	 str r1,[r7]
 128:../../../platform/common/services/clock/sam4l/genclk.h **** 	Assert(divider > 0 && divider <= GENCLK_DIV_MAX);
 129:../../../platform/common/services/clock/sam4l/genclk.h **** 
 130:../../../platform/common/services/clock/sam4l/genclk.h **** 	/* Clear all the bits we're about to modify */
 131:../../../platform/common/services/clock/sam4l/genclk.h **** 	cfg->ctrl &= ~(SCIF_GCCTRL_DIVEN
 989              	 .loc 5 131 0
 990 03e4 7B68     	 ldr r3,[r7,#4]
 991 03e6 1A68     	 ldr r2,[r3]
 992 03e8 4FF6FD73 	 movw r3,#65533
 993 03ec 1340     	 ands r3,r3,r2
 994 03ee 7A68     	 ldr r2,[r7,#4]
 995 03f0 1360     	 str r3,[r2]
 132:../../../platform/common/services/clock/sam4l/genclk.h **** 			| SCIF_GCCTRL_DIV_Msk);
 133:../../../platform/common/services/clock/sam4l/genclk.h **** 
 134:../../../platform/common/services/clock/sam4l/genclk.h **** 	if (divider > 1) {
 996              	 .loc 5 134 0
 997 03f2 3B68     	 ldr r3,[r7]
 998 03f4 012B     	 cmp r3,#1
 999 03f6 0FD9     	 bls .L76
 135:../../../platform/common/services/clock/sam4l/genclk.h **** 		cfg->ctrl |= SCIF_GCCTRL_DIVEN;
 1000              	 .loc 5 135 0
 1001 03f8 7B68     	 ldr r3,[r7,#4]
 1002 03fa 1B68     	 ldr r3,[r3]
 1003 03fc 43F00202 	 orr r2,r3,#2
 1004 0400 7B68     	 ldr r3,[r7,#4]
 1005 0402 1A60     	 str r2,[r3]
 136:../../../platform/common/services/clock/sam4l/genclk.h **** 		cfg->ctrl |= SCIF_GCCTRL_DIV(((divider + 1) / 2) - 1);
 1006              	 .loc 5 136 0
 1007 0404 7B68     	 ldr r3,[r7,#4]
 1008 0406 1A68     	 ldr r2,[r3]
 1009 0408 3B68     	 ldr r3,[r7]
 1010 040a 0133     	 adds r3,r3,#1
 1011 040c 5B08     	 lsrs r3,r3,#1
 1012 040e 013B     	 subs r3,r3,#1
 1013 0410 1B04     	 lsls r3,r3,#16
 1014 0412 1A43     	 orrs r2,r2,r3
 1015 0414 7B68     	 ldr r3,[r7,#4]
 1016 0416 1A60     	 str r2,[r3]
 1017              	.L76:
 137:../../../platform/common/services/clock/sam4l/genclk.h **** 	}
 138:../../../platform/common/services/clock/sam4l/genclk.h **** }
 1018              	 .loc 5 138 0
 1019 0418 00BF     	 nop
 1020 041a 0C37     	 adds r7,r7,#12
 1021              	.LCFI70:
 1022              	 .cfi_def_cfa_offset 4
 1023 041c BD46     	 mov sp,r7
 1024              	.LCFI71:
 1025              	 .cfi_def_cfa_register 13
 1026              	 
 1027 041e 80BC     	 pop {r7}
 1028              	.LCFI72:
 1029              	 .cfi_restore 7
 1030              	 .cfi_def_cfa_offset 0
 1031 0420 7047     	 bx lr
 1032              	 .cfi_endproc
 1033              	.LFE143:
 1035              	 .align 1
 1036              	 .syntax unified
 1037              	 .thumb
 1038              	 .thumb_func
 1039              	 .fpu softvfp
 1041              	genclk_enable:
 1042              	.LFB144:
 139:../../../platform/common/services/clock/sam4l/genclk.h **** 
 140:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_enable(const struct genclk_config *cfg,
 141:../../../platform/common/services/clock/sam4l/genclk.h **** 		uint32_t id)
 142:../../../platform/common/services/clock/sam4l/genclk.h **** {
 1043              	 .loc 5 142 0
 1044              	 .cfi_startproc
 1045              	 
 1046              	 
 1047              	 
 1048 0422 80B4     	 push {r7}
 1049              	.LCFI73:
 1050              	 .cfi_def_cfa_offset 4
 1051              	 .cfi_offset 7,-4
 1052 0424 83B0     	 sub sp,sp,#12
 1053              	.LCFI74:
 1054              	 .cfi_def_cfa_offset 16
 1055 0426 00AF     	 add r7,sp,#0
 1056              	.LCFI75:
 1057              	 .cfi_def_cfa_register 7
 1058 0428 7860     	 str r0,[r7,#4]
 1059 042a 3960     	 str r1,[r7]
 143:../../../platform/common/services/clock/sam4l/genclk.h **** 	 SCIF->SCIF_GCCTRL[id].SCIF_GCCTRL = cfg->ctrl | SCIF_GCCTRL_CEN;
 1060              	 .loc 5 143 0
 1061 042c 0749     	 ldr r1,.L78
 1062 042e 7B68     	 ldr r3,[r7,#4]
 1063 0430 1B68     	 ldr r3,[r3]
 1064 0432 43F00102 	 orr r2,r3,#1
 1065 0436 3B68     	 ldr r3,[r7]
 1066 0438 1C33     	 adds r3,r3,#28
 1067 043a 9B00     	 lsls r3,r3,#2
 1068 043c 0B44     	 add r3,r3,r1
 1069 043e 5A60     	 str r2,[r3,#4]
 144:../../../platform/common/services/clock/sam4l/genclk.h **** }
 1070              	 .loc 5 144 0
 1071 0440 00BF     	 nop
 1072 0442 0C37     	 adds r7,r7,#12
 1073              	.LCFI76:
 1074              	 .cfi_def_cfa_offset 4
 1075 0444 BD46     	 mov sp,r7
 1076              	.LCFI77:
 1077              	 .cfi_def_cfa_register 13
 1078              	 
 1079 0446 80BC     	 pop {r7}
 1080              	.LCFI78:
 1081              	 .cfi_restore 7
 1082              	 .cfi_def_cfa_offset 0
 1083 0448 7047     	 bx lr
 1084              	.L79:
 1085 044a 00BF     	 .align 2
 1086              	.L78:
 1087 044c 00080E40 	 .word 1074661376
 1088              	 .cfi_endproc
 1089              	.LFE144:
 1091              	 .align 1
 1092              	 .syntax unified
 1093              	 .thumb
 1094              	 .thumb_func
 1095              	 .fpu softvfp
 1097              	genclk_enable_source:
 1098              	.LFB146:
 145:../../../platform/common/services/clock/sam4l/genclk.h **** 
 146:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_disable(uint32_t id)
 147:../../../platform/common/services/clock/sam4l/genclk.h **** {
 148:../../../platform/common/services/clock/sam4l/genclk.h **** 	SCIF->SCIF_GCCTRL[id].SCIF_GCCTRL = 0;
 149:../../../platform/common/services/clock/sam4l/genclk.h **** }
 150:../../../platform/common/services/clock/sam4l/genclk.h **** 
 151:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_enable_source(enum genclk_source src)
 152:../../../platform/common/services/clock/sam4l/genclk.h **** {
 1099              	 .loc 5 152 0
 1100              	 .cfi_startproc
 1101              	 
 1102              	 
 1103 0450 80B5     	 push {r7,lr}
 1104              	.LCFI79:
 1105              	 .cfi_def_cfa_offset 8
 1106              	 .cfi_offset 7,-8
 1107              	 .cfi_offset 14,-4
 1108 0452 82B0     	 sub sp,sp,#8
 1109              	.LCFI80:
 1110              	 .cfi_def_cfa_offset 16
 1111 0454 00AF     	 add r7,sp,#0
 1112              	.LCFI81:
 1113              	 .cfi_def_cfa_register 7
 1114 0456 0346     	 mov r3,r0
 1115 0458 FB71     	 strb r3,[r7,#7]
 153:../../../platform/common/services/clock/sam4l/genclk.h **** 	switch (src) {
 1116              	 .loc 5 153 0
 1117 045a FB79     	 ldrb r3,[r7,#7]
 1118 045c 102B     	 cmp r3,#16
 1119 045e 00F28D80 	 bhi .L99
 1120 0462 01A2     	 adr r2,.L83
 1121 0464 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 1122              	 .p2align 2
 1123              	.L83:
 1124 0468 7D050000 	 .word .L99+1
 1125 046c AD040000 	 .word .L84+1
 1126 0470 4D050000 	 .word .L85+1
 1127 0474 55050000 	 .word .L86+1
 1128 0478 CD040000 	 .word .L87+1
 1129 047c ED040000 	 .word .L88+1
 1130 0480 0D050000 	 .word .L89+1
 1131 0484 7D050000 	 .word .L99+1
 1132 0488 7D050000 	 .word .L99+1
 1133 048c 7D050000 	 .word .L99+1
 1134 0490 7D050000 	 .word .L99+1
 1135 0494 7D050000 	 .word .L99+1
 1136 0498 7D050000 	 .word .L99+1
 1137 049c 2D050000 	 .word .L90+1
 1138 04a0 7D050000 	 .word .L99+1
 1139 04a4 AD040000 	 .word .L84+1
 1140 04a8 75050000 	 .word .L91+1
 1141              	 .p2align 1
 1142              	.L84:
 154:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_RCSYS:
 155:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_CPU:
 156:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_HSB:
 157:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_PBA:
 158:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_PBB:
 159:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_PBC:
 160:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_PBD:
 161:../../../platform/common/services/clock/sam4l/genclk.h **** 		// Nothing to do
 162:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 163:../../../platform/common/services/clock/sam4l/genclk.h **** 
 164:../../../platform/common/services/clock/sam4l/genclk.h **** #ifdef BOARD_OSC32_HZ
 165:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_OSC32K:
 166:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_1K: // The 1K linked on OSC32K
 167:../../../platform/common/services/clock/sam4l/genclk.h **** 		if (!osc_is_ready(OSC_ID_OSC32)) {
 1143              	 .loc 5 167 0
 1144 04ac 0120     	 movs r0,#1
 1145 04ae FFF7FDFD 	 bl osc_is_ready
 1146 04b2 0346     	 mov r3,r0
 1147 04b4 83F00103 	 eor r3,r3,#1
 1148 04b8 DBB2     	 uxtb r3,r3
 1149 04ba 002B     	 cmp r3,#0
 1150 04bc 60D0     	 beq .L100
 168:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_enable(OSC_ID_OSC32);
 1151              	 .loc 5 168 0
 1152 04be 0120     	 movs r0,#1
 1153 04c0 FFF7B6FD 	 bl osc_enable
 169:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_wait_ready(OSC_ID_OSC32);
 1154              	 .loc 5 169 0
 1155 04c4 0120     	 movs r0,#1
 1156 04c6 FFF78DFE 	 bl osc_wait_ready
 170:../../../platform/common/services/clock/sam4l/genclk.h **** 		}
 171:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1157              	 .loc 5 171 0
 1158 04ca 59E0     	 b .L100
 1159              	.L87:
 172:../../../platform/common/services/clock/sam4l/genclk.h **** #endif
 173:../../../platform/common/services/clock/sam4l/genclk.h **** 
 174:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_RC80M:
 175:../../../platform/common/services/clock/sam4l/genclk.h **** 		if (!osc_is_ready(OSC_ID_RC80M)) {
 1160              	 .loc 5 175 0
 1161 04cc 0320     	 movs r0,#3
 1162 04ce FFF7EDFD 	 bl osc_is_ready
 1163 04d2 0346     	 mov r3,r0
 1164 04d4 83F00103 	 eor r3,r3,#1
 1165 04d8 DBB2     	 uxtb r3,r3
 1166 04da 002B     	 cmp r3,#0
 1167 04dc 52D0     	 beq .L101
 176:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_enable(OSC_ID_RC80M);
 1168              	 .loc 5 176 0
 1169 04de 0320     	 movs r0,#3
 1170 04e0 FFF7A6FD 	 bl osc_enable
 177:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_wait_ready(OSC_ID_RC80M);
 1171              	 .loc 5 177 0
 1172 04e4 0320     	 movs r0,#3
 1173 04e6 FFF77DFE 	 bl osc_wait_ready
 178:../../../platform/common/services/clock/sam4l/genclk.h **** 		}
 179:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1174              	 .loc 5 179 0
 1175 04ea 4BE0     	 b .L101
 1176              	.L88:
 180:../../../platform/common/services/clock/sam4l/genclk.h **** 
 181:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_RCFAST:
 182:../../../platform/common/services/clock/sam4l/genclk.h **** 		if (!osc_is_ready(OSC_ID_RCFAST)) {
 1177              	 .loc 5 182 0
 1178 04ec 0420     	 movs r0,#4
 1179 04ee FFF7DDFD 	 bl osc_is_ready
 1180 04f2 0346     	 mov r3,r0
 1181 04f4 83F00103 	 eor r3,r3,#1
 1182 04f8 DBB2     	 uxtb r3,r3
 1183 04fa 002B     	 cmp r3,#0
 1184 04fc 44D0     	 beq .L102
 183:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_enable(OSC_ID_RCFAST);
 1185              	 .loc 5 183 0
 1186 04fe 0420     	 movs r0,#4
 1187 0500 FFF796FD 	 bl osc_enable
 184:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_wait_ready(OSC_ID_RCFAST);
 1188              	 .loc 5 184 0
 1189 0504 0420     	 movs r0,#4
 1190 0506 FFF76DFE 	 bl osc_wait_ready
 185:../../../platform/common/services/clock/sam4l/genclk.h **** 		}
 186:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1191              	 .loc 5 186 0
 1192 050a 3DE0     	 b .L102
 1193              	.L89:
 187:../../../platform/common/services/clock/sam4l/genclk.h **** 
 188:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_RC1M:
 189:../../../platform/common/services/clock/sam4l/genclk.h **** 		if (!osc_is_ready(OSC_ID_RC1M)) {
 1194              	 .loc 5 189 0
 1195 050c 0520     	 movs r0,#5
 1196 050e FFF7CDFD 	 bl osc_is_ready
 1197 0512 0346     	 mov r3,r0
 1198 0514 83F00103 	 eor r3,r3,#1
 1199 0518 DBB2     	 uxtb r3,r3
 1200 051a 002B     	 cmp r3,#0
 1201 051c 36D0     	 beq .L103
 190:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_enable(OSC_ID_RC1M);
 1202              	 .loc 5 190 0
 1203 051e 0520     	 movs r0,#5
 1204 0520 FFF786FD 	 bl osc_enable
 191:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_wait_ready(OSC_ID_RC1M);
 1205              	 .loc 5 191 0
 1206 0524 0520     	 movs r0,#5
 1207 0526 FFF75DFE 	 bl osc_wait_ready
 192:../../../platform/common/services/clock/sam4l/genclk.h **** 		}
 193:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1208              	 .loc 5 193 0
 1209 052a 2FE0     	 b .L103
 1210              	.L90:
 194:../../../platform/common/services/clock/sam4l/genclk.h **** 
 195:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_RC32K:
 196:../../../platform/common/services/clock/sam4l/genclk.h **** 		if (!osc_is_ready(OSC_ID_RC32K)) {
 1211              	 .loc 5 196 0
 1212 052c 0220     	 movs r0,#2
 1213 052e FFF7BDFD 	 bl osc_is_ready
 1214 0532 0346     	 mov r3,r0
 1215 0534 83F00103 	 eor r3,r3,#1
 1216 0538 DBB2     	 uxtb r3,r3
 1217 053a 002B     	 cmp r3,#0
 1218 053c 28D0     	 beq .L104
 197:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_enable(OSC_ID_RC32K);
 1219              	 .loc 5 197 0
 1220 053e 0220     	 movs r0,#2
 1221 0540 FFF776FD 	 bl osc_enable
 198:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_wait_ready(OSC_ID_RC32K);
 1222              	 .loc 5 198 0
 1223 0544 0220     	 movs r0,#2
 1224 0546 FFF74DFE 	 bl osc_wait_ready
 199:../../../platform/common/services/clock/sam4l/genclk.h **** 		}
 200:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1225              	 .loc 5 200 0
 1226 054a 21E0     	 b .L104
 1227              	.L85:
 201:../../../platform/common/services/clock/sam4l/genclk.h **** 
 202:../../../platform/common/services/clock/sam4l/genclk.h **** #ifdef CONFIG_DFLL0_SOURCE
 203:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_DFLL:
 204:../../../platform/common/services/clock/sam4l/genclk.h **** 		dfll_enable_config_defaults(0);
 1228              	 .loc 5 204 0
 1229 054c 0020     	 movs r0,#0
 1230 054e 144B     	 ldr r3,.L106
 1231 0550 9847     	 blx r3
 1232              	.LVL7:
 205:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1233              	 .loc 5 205 0
 1234 0552 20E0     	 b .L92
 1235              	.L86:
 206:../../../platform/common/services/clock/sam4l/genclk.h **** #endif
 207:../../../platform/common/services/clock/sam4l/genclk.h **** 
 208:../../../platform/common/services/clock/sam4l/genclk.h **** #ifdef BOARD_OSC0_HZ
 209:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_OSC0:
 210:../../../platform/common/services/clock/sam4l/genclk.h **** 		if (!osc_is_ready(OSC_ID_OSC0)) {
 1236              	 .loc 5 210 0
 1237 0554 0020     	 movs r0,#0
 1238 0556 FFF7A9FD 	 bl osc_is_ready
 1239 055a 0346     	 mov r3,r0
 1240 055c 83F00103 	 eor r3,r3,#1
 1241 0560 DBB2     	 uxtb r3,r3
 1242 0562 002B     	 cmp r3,#0
 1243 0564 16D0     	 beq .L105
 211:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_enable(OSC_ID_OSC0);
 1244              	 .loc 5 211 0
 1245 0566 0020     	 movs r0,#0
 1246 0568 FFF762FD 	 bl osc_enable
 212:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_wait_ready(OSC_ID_OSC0);
 1247              	 .loc 5 212 0
 1248 056c 0020     	 movs r0,#0
 1249 056e FFF739FE 	 bl osc_wait_ready
 213:../../../platform/common/services/clock/sam4l/genclk.h **** 		}
 214:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1250              	 .loc 5 214 0
 1251 0572 0FE0     	 b .L105
 1252              	.L91:
 215:../../../platform/common/services/clock/sam4l/genclk.h **** #endif
 216:../../../platform/common/services/clock/sam4l/genclk.h **** 
 217:../../../platform/common/services/clock/sam4l/genclk.h **** # ifdef CONFIG_PLL0_SOURCE
 218:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_PLL0: {
 219:../../../platform/common/services/clock/sam4l/genclk.h **** 		pll_enable_config_defaults(0);
 1253              	 .loc 5 219 0
 1254 0574 0020     	 movs r0,#0
 1255 0576 FFF7DCFE 	 bl pll_enable_config_defaults
 220:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1256              	 .loc 5 220 0
 1257 057a 0CE0     	 b .L92
 1258              	.L99:
 221:../../../platform/common/services/clock/sam4l/genclk.h **** 	}
 222:../../../platform/common/services/clock/sam4l/genclk.h **** # endif
 223:../../../platform/common/services/clock/sam4l/genclk.h **** 
 224:../../../platform/common/services/clock/sam4l/genclk.h **** 	default:
 225:../../../platform/common/services/clock/sam4l/genclk.h **** 		Assert(false);
 226:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1259              	 .loc 5 226 0
 1260 057c 00BF     	 nop
 1261 057e 0AE0     	 b .L92
 1262              	.L100:
 171:../../../platform/common/services/clock/sam4l/genclk.h **** #endif
 1263              	 .loc 5 171 0
 1264 0580 00BF     	 nop
 1265 0582 08E0     	 b .L92
 1266              	.L101:
 179:../../../platform/common/services/clock/sam4l/genclk.h **** 
 1267              	 .loc 5 179 0
 1268 0584 00BF     	 nop
 1269 0586 06E0     	 b .L92
 1270              	.L102:
 186:../../../platform/common/services/clock/sam4l/genclk.h **** 
 1271              	 .loc 5 186 0
 1272 0588 00BF     	 nop
 1273 058a 04E0     	 b .L92
 1274              	.L103:
 193:../../../platform/common/services/clock/sam4l/genclk.h **** 
 1275              	 .loc 5 193 0
 1276 058c 00BF     	 nop
 1277 058e 02E0     	 b .L92
 1278              	.L104:
 200:../../../platform/common/services/clock/sam4l/genclk.h **** 
 1279              	 .loc 5 200 0
 1280 0590 00BF     	 nop
 1281 0592 00E0     	 b .L92
 1282              	.L105:
 214:../../../platform/common/services/clock/sam4l/genclk.h **** #endif
 1283              	 .loc 5 214 0
 1284 0594 00BF     	 nop
 1285              	.L92:
 227:../../../platform/common/services/clock/sam4l/genclk.h **** 	}
 228:../../../platform/common/services/clock/sam4l/genclk.h **** }
 1286              	 .loc 5 228 0
 1287 0596 00BF     	 nop
 1288 0598 0837     	 adds r7,r7,#8
 1289              	.LCFI82:
 1290              	 .cfi_def_cfa_offset 8
 1291 059a BD46     	 mov sp,r7
 1292              	.LCFI83:
 1293              	 .cfi_def_cfa_register 13
 1294              	 
 1295 059c 80BD     	 pop {r7,pc}
 1296              	.L107:
 1297 059e 00BF     	 .align 2
 1298              	.L106:
 1299 05a0 00000000 	 .word dfll_enable_config_defaults
 1300              	 .cfi_endproc
 1301              	.LFE146:
 1303              	 .align 1
 1304              	 .syntax unified
 1305              	 .thumb
 1306              	 .thumb_func
 1307              	 .fpu softvfp
 1309              	genclk_enable_config:
 1310              	.LFB147:
 1311              	 .file 6 "../../../platform/common/services/clock/genclk.h"
   1:../../../platform/common/services/clock/genclk.h **** /**
   2:../../../platform/common/services/clock/genclk.h ****  * \file
   3:../../../platform/common/services/clock/genclk.h ****  *
   4:../../../platform/common/services/clock/genclk.h ****  * \brief Generic clock management
   5:../../../platform/common/services/clock/genclk.h ****  *
   6:../../../platform/common/services/clock/genclk.h ****  * Copyright (c) 2010-2014 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/genclk.h ****  *
   8:../../../platform/common/services/clock/genclk.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/genclk.h ****  *
  10:../../../platform/common/services/clock/genclk.h ****  * \page License
  11:../../../platform/common/services/clock/genclk.h ****  *
  12:../../../platform/common/services/clock/genclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/genclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/genclk.h ****  *
  15:../../../platform/common/services/clock/genclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/genclk.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/genclk.h ****  *
  18:../../../platform/common/services/clock/genclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/genclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/genclk.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/genclk.h ****  *
  22:../../../platform/common/services/clock/genclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/genclk.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/genclk.h ****  *
  25:../../../platform/common/services/clock/genclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/genclk.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/genclk.h ****  *
  28:../../../platform/common/services/clock/genclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/genclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/genclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/genclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/genclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/genclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/genclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/genclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/genclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/genclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/genclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/genclk.h ****  *
  40:../../../platform/common/services/clock/genclk.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/genclk.h ****  *
  42:../../../platform/common/services/clock/genclk.h ****  */
  43:../../../platform/common/services/clock/genclk.h **** #ifndef CLK_GENCLK_H_INCLUDED
  44:../../../platform/common/services/clock/genclk.h **** #define CLK_GENCLK_H_INCLUDED
  45:../../../platform/common/services/clock/genclk.h **** 
  46:../../../platform/common/services/clock/genclk.h **** #include "parts.h"
  47:../../../platform/common/services/clock/genclk.h **** 
  48:../../../platform/common/services/clock/genclk.h **** #if SAM3S
  49:../../../platform/common/services/clock/genclk.h **** # include "sam3s/genclk.h"
  50:../../../platform/common/services/clock/genclk.h **** #elif SAM3U
  51:../../../platform/common/services/clock/genclk.h **** # include "sam3u/genclk.h"
  52:../../../platform/common/services/clock/genclk.h **** #elif SAM3N
  53:../../../platform/common/services/clock/genclk.h **** # include "sam3n/genclk.h"
  54:../../../platform/common/services/clock/genclk.h **** #elif SAM3XA
  55:../../../platform/common/services/clock/genclk.h **** # include "sam3x/genclk.h"
  56:../../../platform/common/services/clock/genclk.h **** #elif SAM4S
  57:../../../platform/common/services/clock/genclk.h **** # include "sam4s/genclk.h"
  58:../../../platform/common/services/clock/genclk.h **** #elif SAM4L
  59:../../../platform/common/services/clock/genclk.h **** # include "sam4l/genclk.h"
  60:../../../platform/common/services/clock/genclk.h **** #elif SAM4E
  61:../../../platform/common/services/clock/genclk.h **** # include "sam4e/genclk.h"
  62:../../../platform/common/services/clock/genclk.h **** #elif SAM4N
  63:../../../platform/common/services/clock/genclk.h **** # include "sam4n/genclk.h"
  64:../../../platform/common/services/clock/genclk.h **** #elif SAM4C
  65:../../../platform/common/services/clock/genclk.h **** # include "sam4c/genclk.h"
  66:../../../platform/common/services/clock/genclk.h **** #elif SAM4CM
  67:../../../platform/common/services/clock/genclk.h **** # include "sam4cm/genclk.h"
  68:../../../platform/common/services/clock/genclk.h **** #elif SAM4CP
  69:../../../platform/common/services/clock/genclk.h **** # include "sam4cp/genclk.h"
  70:../../../platform/common/services/clock/genclk.h **** #elif SAMG
  71:../../../platform/common/services/clock/genclk.h **** # include "samg/genclk.h"
  72:../../../platform/common/services/clock/genclk.h **** #elif (UC3A0 || UC3A1)
  73:../../../platform/common/services/clock/genclk.h **** # include "uc3a0_a1/genclk.h"
  74:../../../platform/common/services/clock/genclk.h **** #elif UC3A3
  75:../../../platform/common/services/clock/genclk.h **** # include "uc3a3_a4/genclk.h"
  76:../../../platform/common/services/clock/genclk.h **** #elif UC3B
  77:../../../platform/common/services/clock/genclk.h **** # include "uc3b0_b1/genclk.h"
  78:../../../platform/common/services/clock/genclk.h **** #elif UC3C
  79:../../../platform/common/services/clock/genclk.h **** # include "uc3c/genclk.h"
  80:../../../platform/common/services/clock/genclk.h **** #elif UC3D
  81:../../../platform/common/services/clock/genclk.h **** # include "uc3d/genclk.h"
  82:../../../platform/common/services/clock/genclk.h **** #elif UC3L
  83:../../../platform/common/services/clock/genclk.h **** # include "uc3l/genclk.h"
  84:../../../platform/common/services/clock/genclk.h **** #else
  85:../../../platform/common/services/clock/genclk.h **** # error Unsupported chip type
  86:../../../platform/common/services/clock/genclk.h **** #endif
  87:../../../platform/common/services/clock/genclk.h **** 
  88:../../../platform/common/services/clock/genclk.h **** /**
  89:../../../platform/common/services/clock/genclk.h ****  * \ingroup clk_group
  90:../../../platform/common/services/clock/genclk.h ****  * \defgroup genclk_group Generic Clock Management
  91:../../../platform/common/services/clock/genclk.h ****  *
  92:../../../platform/common/services/clock/genclk.h ****  * Generic clocks are configurable clocks which run outside the system
  93:../../../platform/common/services/clock/genclk.h ****  * clock domain. They are often connected to peripherals which have an
  94:../../../platform/common/services/clock/genclk.h ****  * asynchronous component running independently of the bus clock, e.g.
  95:../../../platform/common/services/clock/genclk.h ****  * USB controllers, low-power timers and RTCs, etc.
  96:../../../platform/common/services/clock/genclk.h ****  *
  97:../../../platform/common/services/clock/genclk.h ****  * Note that not all platforms have support for generic clocks; on such
  98:../../../platform/common/services/clock/genclk.h ****  * platforms, this API will not be available.
  99:../../../platform/common/services/clock/genclk.h ****  *
 100:../../../platform/common/services/clock/genclk.h ****  * @{
 101:../../../platform/common/services/clock/genclk.h ****  */
 102:../../../platform/common/services/clock/genclk.h **** 
 103:../../../platform/common/services/clock/genclk.h **** /**
 104:../../../platform/common/services/clock/genclk.h ****  * \def GENCLK_DIV_MAX
 105:../../../platform/common/services/clock/genclk.h ****  * \brief Maximum divider supported by the generic clock implementation
 106:../../../platform/common/services/clock/genclk.h ****  */
 107:../../../platform/common/services/clock/genclk.h **** /**
 108:../../../platform/common/services/clock/genclk.h ****  * \enum genclk_source
 109:../../../platform/common/services/clock/genclk.h ****  * \brief Generic clock source ID
 110:../../../platform/common/services/clock/genclk.h ****  *
 111:../../../platform/common/services/clock/genclk.h ****  * Each generic clock may be generated from a different clock source.
 112:../../../platform/common/services/clock/genclk.h ****  * These are the available alternatives provided by the chip.
 113:../../../platform/common/services/clock/genclk.h ****  */
 114:../../../platform/common/services/clock/genclk.h **** 
 115:../../../platform/common/services/clock/genclk.h **** //! \name Generic clock configuration
 116:../../../platform/common/services/clock/genclk.h **** //@{
 117:../../../platform/common/services/clock/genclk.h **** /**
 118:../../../platform/common/services/clock/genclk.h ****  * \struct genclk_config
 119:../../../platform/common/services/clock/genclk.h ****  * \brief Hardware representation of a set of generic clock parameters
 120:../../../platform/common/services/clock/genclk.h ****  */
 121:../../../platform/common/services/clock/genclk.h **** /**
 122:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_config_defaults(struct genclk_config *cfg,
 123:../../../platform/common/services/clock/genclk.h ****  *              unsigned int id)
 124:../../../platform/common/services/clock/genclk.h ****  * \brief Initialize \a cfg to the default configuration for the clock
 125:../../../platform/common/services/clock/genclk.h ****  * identified by \a id.
 126:../../../platform/common/services/clock/genclk.h ****  */
 127:../../../platform/common/services/clock/genclk.h **** /**
 128:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_config_read(struct genclk_config *cfg, unsigned int id)
 129:../../../platform/common/services/clock/genclk.h ****  * \brief Read the currently active configuration of the clock
 130:../../../platform/common/services/clock/genclk.h ****  * identified by \a id into \a cfg.
 131:../../../platform/common/services/clock/genclk.h ****  */
 132:../../../platform/common/services/clock/genclk.h **** /**
 133:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_config_write(const struct genclk_config *cfg,
 134:../../../platform/common/services/clock/genclk.h ****  *              unsigned int id)
 135:../../../platform/common/services/clock/genclk.h ****  * \brief Activate the configuration \a cfg on the clock identified by
 136:../../../platform/common/services/clock/genclk.h ****  * \a id.
 137:../../../platform/common/services/clock/genclk.h ****  */
 138:../../../platform/common/services/clock/genclk.h **** /**
 139:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_config_set_source(struct genclk_config *cfg,
 140:../../../platform/common/services/clock/genclk.h ****  *              enum genclk_source src)
 141:../../../platform/common/services/clock/genclk.h ****  * \brief Select a new source clock \a src in configuration \a cfg.
 142:../../../platform/common/services/clock/genclk.h ****  */
 143:../../../platform/common/services/clock/genclk.h **** /**
 144:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_config_set_divider(struct genclk_config *cfg,
 145:../../../platform/common/services/clock/genclk.h ****  *              unsigned int divider)
 146:../../../platform/common/services/clock/genclk.h ****  * \brief Set a new \a divider in configuration \a cfg.
 147:../../../platform/common/services/clock/genclk.h ****  */
 148:../../../platform/common/services/clock/genclk.h **** /**
 149:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_enable_source(enum genclk_source src)
 150:../../../platform/common/services/clock/genclk.h ****  * \brief Enable the source clock \a src used by a generic clock.
 151:../../../platform/common/services/clock/genclk.h ****  */
 152:../../../platform/common/services/clock/genclk.h ****  //@}
 153:../../../platform/common/services/clock/genclk.h **** 
 154:../../../platform/common/services/clock/genclk.h **** //! \name Enabling and disabling Generic Clocks
 155:../../../platform/common/services/clock/genclk.h **** //@{
 156:../../../platform/common/services/clock/genclk.h **** /**
 157:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_enable(const struct genclk_config *cfg, unsigned int id)
 158:../../../platform/common/services/clock/genclk.h ****  * \brief Activate the configuration \a cfg on the clock identified by
 159:../../../platform/common/services/clock/genclk.h ****  * \a id and enable it.
 160:../../../platform/common/services/clock/genclk.h ****  */
 161:../../../platform/common/services/clock/genclk.h **** /**
 162:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_disable(unsigned int id)
 163:../../../platform/common/services/clock/genclk.h ****  * \brief Disable the generic clock identified by \a id.
 164:../../../platform/common/services/clock/genclk.h ****  */
 165:../../../platform/common/services/clock/genclk.h **** //@}
 166:../../../platform/common/services/clock/genclk.h **** 
 167:../../../platform/common/services/clock/genclk.h **** /**
 168:../../../platform/common/services/clock/genclk.h ****  * \brief Enable the configuration defined by \a src and \a divider
 169:../../../platform/common/services/clock/genclk.h ****  * for the generic clock identified by \a id.
 170:../../../platform/common/services/clock/genclk.h ****  *
 171:../../../platform/common/services/clock/genclk.h ****  * \param id      The ID of the generic clock.
 172:../../../platform/common/services/clock/genclk.h ****  * \param src     The source clock of the generic clock.
 173:../../../platform/common/services/clock/genclk.h ****  * \param divider The divider used to generate the generic clock.
 174:../../../platform/common/services/clock/genclk.h ****  */
 175:../../../platform/common/services/clock/genclk.h **** static inline void genclk_enable_config(unsigned int id, enum genclk_source src, unsigned int divid
 176:../../../platform/common/services/clock/genclk.h **** {
 1312              	 .loc 6 176 0
 1313              	 .cfi_startproc
 1314              	 
 1315              	 
 1316 05a4 80B5     	 push {r7,lr}
 1317              	.LCFI84:
 1318              	 .cfi_def_cfa_offset 8
 1319              	 .cfi_offset 7,-8
 1320              	 .cfi_offset 14,-4
 1321 05a6 86B0     	 sub sp,sp,#24
 1322              	.LCFI85:
 1323              	 .cfi_def_cfa_offset 32
 1324 05a8 00AF     	 add r7,sp,#0
 1325              	.LCFI86:
 1326              	 .cfi_def_cfa_register 7
 1327 05aa F860     	 str r0,[r7,#12]
 1328 05ac 0B46     	 mov r3,r1
 1329 05ae 7A60     	 str r2,[r7,#4]
 1330 05b0 FB72     	 strb r3,[r7,#11]
 177:../../../platform/common/services/clock/genclk.h **** 	struct genclk_config gcfg;
 178:../../../platform/common/services/clock/genclk.h **** 
 179:../../../platform/common/services/clock/genclk.h **** 	genclk_config_defaults(&gcfg, id);
 1331              	 .loc 6 179 0
 1332 05b2 07F11403 	 add r3,r7,#20
 1333 05b6 F968     	 ldr r1,[r7,#12]
 1334 05b8 1846     	 mov r0,r3
 1335 05ba FFF7EBFE 	 bl genclk_config_defaults
 180:../../../platform/common/services/clock/genclk.h **** 	genclk_enable_source(src);
 1336              	 .loc 6 180 0
 1337 05be FB7A     	 ldrb r3,[r7,#11]
 1338 05c0 1846     	 mov r0,r3
 1339 05c2 FFF745FF 	 bl genclk_enable_source
 181:../../../platform/common/services/clock/genclk.h **** 	genclk_config_set_source(&gcfg, src);
 1340              	 .loc 6 181 0
 1341 05c6 FA7A     	 ldrb r2,[r7,#11]
 1342 05c8 07F11403 	 add r3,r7,#20
 1343 05cc 1146     	 mov r1,r2
 1344 05ce 1846     	 mov r0,r3
 1345 05d0 FFF7EDFE 	 bl genclk_config_set_source
 182:../../../platform/common/services/clock/genclk.h **** 	genclk_config_set_divider(&gcfg, divider);
 1346              	 .loc 6 182 0
 1347 05d4 07F11403 	 add r3,r7,#20
 1348 05d8 7968     	 ldr r1,[r7,#4]
 1349 05da 1846     	 mov r0,r3
 1350 05dc FFF7FDFE 	 bl genclk_config_set_divider
 183:../../../platform/common/services/clock/genclk.h **** 	genclk_enable(&gcfg, id);
 1351              	 .loc 6 183 0
 1352 05e0 07F11403 	 add r3,r7,#20
 1353 05e4 F968     	 ldr r1,[r7,#12]
 1354 05e6 1846     	 mov r0,r3
 1355 05e8 FFF71BFF 	 bl genclk_enable
 184:../../../platform/common/services/clock/genclk.h **** }
 1356              	 .loc 6 184 0
 1357 05ec 00BF     	 nop
 1358 05ee 1837     	 adds r7,r7,#24
 1359              	.LCFI87:
 1360              	 .cfi_def_cfa_offset 8
 1361 05f0 BD46     	 mov sp,r7
 1362              	.LCFI88:
 1363              	 .cfi_def_cfa_register 13
 1364              	 
 1365 05f2 80BD     	 pop {r7,pc}
 1366              	 .cfi_endproc
 1367              	.LFE147:
 1369              	 .global tmr_callback_lldn
 1370              	 .section .bss.tmr_callback_lldn,"aw",%nobits
 1371              	 .align 2
 1374              	tmr_callback_lldn:
 1375 0000 00000000 	 .space 4
 1376              	 .global callback
 1377              	 .section .bss.callback,"aw",%nobits
 1378              	 .align 2
 1381              	callback:
 1382 0000 00000000 	 .space 4
 1383              	 .global delay
 1384              	 .section .bss.delay,"aw",%nobits
 1385              	 .align 1
 1388              	delay:
 1389 0000 0000     	 .space 2
 1390              	 .text
 1391              	 .align 1
 1392              	 .global setup_handler
 1393              	 .syntax unified
 1394              	 .thumb
 1395              	 .thumb_func
 1396              	 .fpu softvfp
 1398              	setup_handler:
 1399              	.LFB148:
 1400              	 .file 7 "hw_timer_lldn.c"
   1:hw_timer_lldn.c **** /*
   2:hw_timer_lldn.c ****  * TC_lldn.c
   3:hw_timer_lldn.c ****  *
   4:hw_timer_lldn.c ****  * Created: 21/01/2020 17:18:49
   5:hw_timer_lldn.c ****  *  Author: guilh
   6:hw_timer_lldn.c ****  */ 
   7:hw_timer_lldn.c **** 
   8:hw_timer_lldn.c **** #include <compiler.h>
   9:hw_timer_lldn.c **** #include <parts.h>
  10:hw_timer_lldn.c **** #include "tc.h"
  11:hw_timer_lldn.c **** #include "genclk.h"
  12:hw_timer_lldn.c **** #include "hw_timer_lldn.h"
  13:hw_timer_lldn.c **** 
  14:hw_timer_lldn.c **** static void configura_NVIC_lldn(Tc *cmn_hw_timer, uint8_t cmn_hw_timer_ch);
  15:hw_timer_lldn.c **** static void tc_callback_lldn(void);
  16:hw_timer_lldn.c **** 
  17:hw_timer_lldn.c **** void timer_enable_cc_interrupt(void);
  18:hw_timer_lldn.c **** void tc_compare_stop(void);
  19:hw_timer_lldn.c **** 
  20:hw_timer_lldn.c **** tmr_callback_t tmr_callback_lldn = 0;
  21:hw_timer_lldn.c **** tmr_callback_t callback = 0;
  22:hw_timer_lldn.c **** uint16_t delay = 0;
  23:hw_timer_lldn.c **** 
  24:hw_timer_lldn.c **** 
  25:hw_timer_lldn.c **** void setup_handler(tmr_callback_t callback_v)
  26:hw_timer_lldn.c **** {
 1401              	 .loc 7 26 0
 1402              	 .cfi_startproc
 1403              	 
 1404              	 
 1405              	 
 1406 05f4 80B4     	 push {r7}
 1407              	.LCFI89:
 1408              	 .cfi_def_cfa_offset 4
 1409              	 .cfi_offset 7,-4
 1410 05f6 83B0     	 sub sp,sp,#12
 1411              	.LCFI90:
 1412              	 .cfi_def_cfa_offset 16
 1413 05f8 00AF     	 add r7,sp,#0
 1414              	.LCFI91:
 1415              	 .cfi_def_cfa_register 7
 1416 05fa 7860     	 str r0,[r7,#4]
  27:hw_timer_lldn.c **** 	callback = callback_v;
 1417              	 .loc 7 27 0
 1418 05fc 034A     	 ldr r2,.L110
 1419 05fe 7B68     	 ldr r3,[r7,#4]
 1420 0600 1360     	 str r3,[r2]
  28:hw_timer_lldn.c **** }
 1421              	 .loc 7 28 0
 1422 0602 00BF     	 nop
 1423 0604 0C37     	 adds r7,r7,#12
 1424              	.LCFI92:
 1425              	 .cfi_def_cfa_offset 4
 1426 0606 BD46     	 mov sp,r7
 1427              	.LCFI93:
 1428              	 .cfi_def_cfa_register 13
 1429              	 
 1430 0608 80BC     	 pop {r7}
 1431              	.LCFI94:
 1432              	 .cfi_restore 7
 1433              	 .cfi_def_cfa_offset 0
 1434 060a 7047     	 bx lr
 1435              	.L111:
 1436              	 .align 2
 1437              	.L110:
 1438 060c 00000000 	 .word callback
 1439              	 .cfi_endproc
 1440              	.LFE148:
 1442              	 .align 1
 1443              	 .global hw_expiry_cb
 1444              	 .syntax unified
 1445              	 .thumb
 1446              	 .thumb_func
 1447              	 .fpu softvfp
 1449              	hw_expiry_cb:
 1450              	.LFB149:
  29:hw_timer_lldn.c **** 
  30:hw_timer_lldn.c **** void hw_expiry_cb(void)
  31:hw_timer_lldn.c **** {
 1451              	 .loc 7 31 0
 1452              	 .cfi_startproc
 1453              	 
 1454              	 
 1455 0610 80B5     	 push {r7,lr}
 1456              	.LCFI95:
 1457              	 .cfi_def_cfa_offset 8
 1458              	 .cfi_offset 7,-8
 1459              	 .cfi_offset 14,-4
 1460 0612 00AF     	 add r7,sp,#0
 1461              	.LCFI96:
 1462              	 .cfi_def_cfa_register 7
  32:hw_timer_lldn.c **** 
  33:hw_timer_lldn.c **** 	if(callback)
 1463              	 .loc 7 33 0
 1464 0614 044B     	 ldr r3,.L115
 1465 0616 1B68     	 ldr r3,[r3]
 1466 0618 002B     	 cmp r3,#0
 1467 061a 02D0     	 beq .L114
  34:hw_timer_lldn.c **** 		callback();
 1468              	 .loc 7 34 0
 1469 061c 024B     	 ldr r3,.L115
 1470 061e 1B68     	 ldr r3,[r3]
 1471 0620 9847     	 blx r3
 1472              	.LVL8:
 1473              	.L114:
  35:hw_timer_lldn.c **** }
 1474              	 .loc 7 35 0
 1475 0622 00BF     	 nop
 1476 0624 80BD     	 pop {r7,pc}
 1477              	.L116:
 1478 0626 00BF     	 .align 2
 1479              	.L115:
 1480 0628 00000000 	 .word callback
 1481              	 .cfi_endproc
 1482              	.LFE149:
 1484              	 .section .rodata
 1485              	 .align 2
 1486              	.LC0:
 1487 0000 0A524320 	 .ascii "\012RC Ovf Interrupt\000"
 1487      4F766620 
 1487      496E7465 
 1487      72727570 
 1487      7400
 1488              	 .text
 1489              	 .align 1
 1490              	 .global hw_overflow_cb
 1491              	 .syntax unified
 1492              	 .thumb
 1493              	 .thumb_func
 1494              	 .fpu softvfp
 1496              	hw_overflow_cb:
 1497              	.LFB150:
  36:hw_timer_lldn.c **** 
  37:hw_timer_lldn.c **** void hw_overflow_cb(void)
  38:hw_timer_lldn.c **** {
 1498              	 .loc 7 38 0
 1499              	 .cfi_startproc
 1500              	 
 1501              	 
 1502 062c 80B5     	 push {r7,lr}
 1503              	.LCFI97:
 1504              	 .cfi_def_cfa_offset 8
 1505              	 .cfi_offset 7,-8
 1506              	 .cfi_offset 14,-4
 1507 062e 00AF     	 add r7,sp,#0
 1508              	.LCFI98:
 1509              	 .cfi_def_cfa_register 7
  39:hw_timer_lldn.c **** 
  40:hw_timer_lldn.c **** 	printf("\nRC Ovf Interrupt");
 1510              	 .loc 7 40 0
 1511 0630 0248     	 ldr r0,.L118
 1512 0632 034B     	 ldr r3,.L118+4
 1513 0634 9847     	 blx r3
 1514              	.LVL9:
  41:hw_timer_lldn.c **** }
 1515              	 .loc 7 41 0
 1516 0636 00BF     	 nop
 1517 0638 80BD     	 pop {r7,pc}
 1518              	.L119:
 1519 063a 00BF     	 .align 2
 1520              	.L118:
 1521 063c 00000000 	 .word .LC0
 1522 0640 00000000 	 .word printf
 1523              	 .cfi_endproc
 1524              	.LFE150:
 1526              	 .align 1
 1527              	 .global timer_stop
 1528              	 .syntax unified
 1529              	 .thumb
 1530              	 .thumb_func
 1531              	 .fpu softvfp
 1533              	timer_stop:
 1534              	.LFB151:
  42:hw_timer_lldn.c **** 
  43:hw_timer_lldn.c **** void timer_stop(void)
  44:hw_timer_lldn.c **** {
 1535              	 .loc 7 44 0
 1536              	 .cfi_startproc
 1537              	 
 1538              	 
 1539 0644 80B5     	 push {r7,lr}
 1540              	.LCFI99:
 1541              	 .cfi_def_cfa_offset 8
 1542              	 .cfi_offset 7,-8
 1543              	 .cfi_offset 14,-4
 1544 0646 00AF     	 add r7,sp,#0
 1545              	.LCFI100:
 1546              	 .cfi_def_cfa_register 7
  45:hw_timer_lldn.c **** 	tc_stop(TMR, TMR_CHANNEL_ID);
 1547              	 .loc 7 45 0
 1548 0648 0021     	 movs r1,#0
 1549 064a 0248     	 ldr r0,.L121
 1550 064c 024B     	 ldr r3,.L121+4
 1551 064e 9847     	 blx r3
 1552              	.LVL10:
  46:hw_timer_lldn.c **** }
 1553              	 .loc 7 46 0
 1554 0650 00BF     	 nop
 1555 0652 80BD     	 pop {r7,pc}
 1556              	.L122:
 1557              	 .align 2
 1558              	.L121:
 1559 0654 00400140 	 .word 1073823744
 1560 0658 00000000 	 .word tc_stop
 1561              	 .cfi_endproc
 1562              	.LFE151:
 1564              	 .align 1
 1565              	 .global tc_delay
 1566              	 .syntax unified
 1567              	 .thumb
 1568              	 .thumb_func
 1569              	 .fpu softvfp
 1571              	tc_delay:
 1572              	.LFB152:
  47:hw_timer_lldn.c **** 
  48:hw_timer_lldn.c **** void tc_delay (uint16_t delay_v)
  49:hw_timer_lldn.c **** {
 1573              	 .loc 7 49 0
 1574              	 .cfi_startproc
 1575              	 
 1576              	 
 1577 065c 80B5     	 push {r7,lr}
 1578              	.LCFI101:
 1579              	 .cfi_def_cfa_offset 8
 1580              	 .cfi_offset 7,-8
 1581              	 .cfi_offset 14,-4
 1582 065e 82B0     	 sub sp,sp,#8
 1583              	.LCFI102:
 1584              	 .cfi_def_cfa_offset 16
 1585 0660 00AF     	 add r7,sp,#0
 1586              	.LCFI103:
 1587              	 .cfi_def_cfa_register 7
 1588 0662 0346     	 mov r3,r0
 1589 0664 FB80     	 strh r3,[r7,#6]
  50:hw_timer_lldn.c **** 	delay = delay_v;
 1590              	 .loc 7 50 0
 1591 0666 084A     	 ldr r2,.L124
 1592 0668 FB88     	 ldrh r3,[r7,#6]
 1593 066a 1380     	 strh r3,[r2]
  51:hw_timer_lldn.c **** 	tc_write_rc(TMR, TMR_CHANNEL_ID, delay);
 1594              	 .loc 7 51 0
 1595 066c 064B     	 ldr r3,.L124
 1596 066e 1B88     	 ldrh r3,[r3]
 1597 0670 1A46     	 mov r2,r3
 1598 0672 0021     	 movs r1,#0
 1599 0674 0548     	 ldr r0,.L124+4
 1600 0676 064B     	 ldr r3,.L124+8
 1601 0678 9847     	 blx r3
 1602              	.LVL11:
  52:hw_timer_lldn.c **** 	timer_enable_cc_interrupt();
 1603              	 .loc 7 52 0
 1604 067a FFF7FEFF 	 bl timer_enable_cc_interrupt
  53:hw_timer_lldn.c **** }
 1605              	 .loc 7 53 0
 1606 067e 00BF     	 nop
 1607 0680 0837     	 adds r7,r7,#8
 1608              	.LCFI104:
 1609              	 .cfi_def_cfa_offset 8
 1610 0682 BD46     	 mov sp,r7
 1611              	.LCFI105:
 1612              	 .cfi_def_cfa_register 13
 1613              	 
 1614 0684 80BD     	 pop {r7,pc}
 1615              	.L125:
 1616 0686 00BF     	 .align 2
 1617              	.L124:
 1618 0688 00000000 	 .word delay
 1619 068c 00400140 	 .word 1073823744
 1620 0690 00000000 	 .word tc_write_rc
 1621              	 .cfi_endproc
 1622              	.LFE152:
 1624              	 .align 1
 1625              	 .global timer_start
 1626              	 .syntax unified
 1627              	 .thumb
 1628              	 .thumb_func
 1629              	 .fpu softvfp
 1631              	timer_start:
 1632              	.LFB153:
  54:hw_timer_lldn.c **** 
  55:hw_timer_lldn.c **** void timer_start(void)
  56:hw_timer_lldn.c **** {
 1633              	 .loc 7 56 0
 1634              	 .cfi_startproc
 1635              	 
 1636              	 
 1637 0694 80B5     	 push {r7,lr}
 1638              	.LCFI106:
 1639              	 .cfi_def_cfa_offset 8
 1640              	 .cfi_offset 7,-8
 1641              	 .cfi_offset 14,-4
 1642 0696 00AF     	 add r7,sp,#0
 1643              	.LCFI107:
 1644              	 .cfi_def_cfa_register 7
  57:hw_timer_lldn.c **** 	tc_start(TMR, TMR_CHANNEL_ID);
 1645              	 .loc 7 57 0
 1646 0698 0021     	 movs r1,#0
 1647 069a 0248     	 ldr r0,.L127
 1648 069c 024B     	 ldr r3,.L127+4
 1649 069e 9847     	 blx r3
 1650              	.LVL12:
  58:hw_timer_lldn.c **** }
 1651              	 .loc 7 58 0
 1652 06a0 00BF     	 nop
 1653 06a2 80BD     	 pop {r7,pc}
 1654              	.L128:
 1655              	 .align 2
 1656              	.L127:
 1657 06a4 00400140 	 .word 1073823744
 1658 06a8 00000000 	 .word tc_start
 1659              	 .cfi_endproc
 1660              	.LFE153:
 1662              	 .align 1
 1663              	 .global timer_init
 1664              	 .syntax unified
 1665              	 .thumb
 1666              	 .thumb_func
 1667              	 .fpu softvfp
 1669              	timer_init:
 1670              	.LFB154:
  59:hw_timer_lldn.c **** 
  60:hw_timer_lldn.c **** void timer_init(void)
  61:hw_timer_lldn.c **** {	
 1671              	 .loc 7 61 0
 1672              	 .cfi_startproc
 1673              	 
 1674              	 
 1675 06ac 80B5     	 push {r7,lr}
 1676              	.LCFI108:
 1677              	 .cfi_def_cfa_offset 8
 1678              	 .cfi_offset 7,-8
 1679              	 .cfi_offset 14,-4
 1680 06ae 00AF     	 add r7,sp,#0
 1681              	.LCFI109:
 1682              	 .cfi_def_cfa_register 7
  62:hw_timer_lldn.c **** 	/* Configure clock service. */
  63:hw_timer_lldn.c **** 	
  64:hw_timer_lldn.c **** 	genclk_enable_config(8, GENCLK_SRC_RC1M, 16);
 1683              	 .loc 7 64 0
 1684 06b0 1022     	 movs r2,#16
 1685 06b2 0621     	 movs r1,#6
 1686 06b4 0820     	 movs r0,#8
 1687 06b6 FFF775FF 	 bl genclk_enable_config
  65:hw_timer_lldn.c **** 	sysclk_enable_peripheral_clock(TMR);
 1688              	 .loc 7 65 0
 1689 06ba 0A48     	 ldr r0,.L131
 1690 06bc 0A4B     	 ldr r3,.L131+4
 1691 06be 9847     	 blx r3
 1692              	.LVL13:
  66:hw_timer_lldn.c **** 
  67:hw_timer_lldn.c **** 	tc_init(TMR, TMR_CHANNEL_ID,
 1693              	 .loc 7 67 0
 1694 06c0 4FF40042 	 mov r2,#32768
 1695 06c4 0021     	 movs r1,#0
 1696 06c6 0748     	 ldr r0,.L131
 1697 06c8 084B     	 ldr r3,.L131+8
 1698 06ca 9847     	 blx r3
 1699              	.LVL14:
  68:hw_timer_lldn.c **** 	TC_CMR_TCCLKS_TIMER_CLOCK1 | TC_CMR_WAVE |
  69:hw_timer_lldn.c **** 	TC_CMR_WAVSEL_UP_NO_AUTO);
  70:hw_timer_lldn.c **** 
  71:hw_timer_lldn.c **** 	/* Configure and enable interrupt on RC compare. */
  72:hw_timer_lldn.c **** 	
  73:hw_timer_lldn.c **** 	configura_NVIC_lldn(TMR, TMR_CHANNEL_ID);
 1700              	 .loc 7 73 0
 1701 06cc 0021     	 movs r1,#0
 1702 06ce 0548     	 ldr r0,.L131
 1703 06d0 00F010F8 	 bl configura_NVIC_lldn
  74:hw_timer_lldn.c **** 	
  75:hw_timer_lldn.c **** 	tc_get_status(TMR, TMR_CHANNEL_ID);
 1704              	 .loc 7 75 0
 1705 06d4 0021     	 movs r1,#0
 1706 06d6 0348     	 ldr r0,.L131
 1707 06d8 054B     	 ldr r3,.L131+12
 1708 06da 9847     	 blx r3
 1709              	.LVL15:
  76:hw_timer_lldn.c **** 	// tc_enable_interrupt(TMR, TMR_CHANNEL_ID, TC_IER_COVFS);
  77:hw_timer_lldn.c **** 	
  78:hw_timer_lldn.c **** 	tc_compare_stop();
 1710              	 .loc 7 78 0
 1711 06dc FFF7FEFF 	 bl tc_compare_stop
  79:hw_timer_lldn.c **** 	
  80:hw_timer_lldn.c **** 	// tc_start(TMR, TMR_CHANNEL_ID);
  81:hw_timer_lldn.c **** 	
  82:hw_timer_lldn.c **** 	return;
 1712              	 .loc 7 82 0
 1713 06e0 00BF     	 nop
  83:hw_timer_lldn.c **** }
 1714              	 .loc 7 83 0
 1715 06e2 80BD     	 pop {r7,pc}
 1716              	.L132:
 1717              	 .align 2
 1718              	.L131:
 1719 06e4 00400140 	 .word 1073823744
 1720 06e8 00000000 	 .word sysclk_enable_peripheral_clock
 1721 06ec 00000000 	 .word tc_init
 1722 06f0 00000000 	 .word tc_get_status
 1723              	 .cfi_endproc
 1724              	.LFE154:
 1726              	 .align 1
 1727              	 .syntax unified
 1728              	 .thumb
 1729              	 .thumb_func
 1730              	 .fpu softvfp
 1732              	configura_NVIC_lldn:
 1733              	.LFB155:
  84:hw_timer_lldn.c **** 
  85:hw_timer_lldn.c **** void configura_NVIC_lldn(Tc *cmn_hw_timer, uint8_t cmn_hw_timer_ch)
  86:hw_timer_lldn.c **** {
 1734              	 .loc 7 86 0
 1735              	 .cfi_startproc
 1736              	 
 1737              	 
 1738 06f4 80B5     	 push {r7,lr}
 1739              	.LCFI110:
 1740              	 .cfi_def_cfa_offset 8
 1741              	 .cfi_offset 7,-8
 1742              	 .cfi_offset 14,-4
 1743 06f6 82B0     	 sub sp,sp,#8
 1744              	.LCFI111:
 1745              	 .cfi_def_cfa_offset 16
 1746 06f8 00AF     	 add r7,sp,#0
 1747              	.LCFI112:
 1748              	 .cfi_def_cfa_register 7
 1749 06fa 7860     	 str r0,[r7,#4]
 1750 06fc 0B46     	 mov r3,r1
 1751 06fe FB70     	 strb r3,[r7,#3]
  87:hw_timer_lldn.c **** 	(void) cmn_hw_timer;
  88:hw_timer_lldn.c **** 	
  89:hw_timer_lldn.c **** 	switch (cmn_hw_timer_ch) 
 1752              	 .loc 7 89 0
 1753 0700 FB78     	 ldrb r3,[r7,#3]
 1754 0702 012B     	 cmp r3,#1
 1755 0704 08D0     	 beq .L135
 1756 0706 022B     	 cmp r3,#2
 1757 0708 0AD0     	 beq .L136
 1758 070a 002B     	 cmp r3,#0
 1759 070c 00D0     	 beq .L137
  90:hw_timer_lldn.c **** 	{
  91:hw_timer_lldn.c **** 	case 0:
  92:hw_timer_lldn.c **** 	NVIC_EnableIRQ(TC10_IRQn);
  93:hw_timer_lldn.c **** 	break;
  94:hw_timer_lldn.c **** 
  95:hw_timer_lldn.c **** 	case 1:
  96:hw_timer_lldn.c **** 	NVIC_EnableIRQ(TC11_IRQn);
  97:hw_timer_lldn.c **** 	break;
  98:hw_timer_lldn.c **** 
  99:hw_timer_lldn.c **** 	case 2:
 100:hw_timer_lldn.c **** 	NVIC_EnableIRQ(TC12_IRQn);
 101:hw_timer_lldn.c **** 	break;
 102:hw_timer_lldn.c **** 	default:
 103:hw_timer_lldn.c **** 	break;
 1760              	 .loc 7 103 0
 1761 070e 0BE0     	 b .L138
 1762              	.L137:
  92:hw_timer_lldn.c **** 	break;
 1763              	 .loc 7 92 0
 1764 0710 3A20     	 movs r0,#58
 1765 0712 FFF775FC 	 bl NVIC_EnableIRQ
  93:hw_timer_lldn.c **** 
 1766              	 .loc 7 93 0
 1767 0716 07E0     	 b .L138
 1768              	.L135:
  96:hw_timer_lldn.c **** 	break;
 1769              	 .loc 7 96 0
 1770 0718 3B20     	 movs r0,#59
 1771 071a FFF771FC 	 bl NVIC_EnableIRQ
  97:hw_timer_lldn.c **** 
 1772              	 .loc 7 97 0
 1773 071e 03E0     	 b .L138
 1774              	.L136:
 100:hw_timer_lldn.c **** 	break;
 1775              	 .loc 7 100 0
 1776 0720 3C20     	 movs r0,#60
 1777 0722 FFF76DFC 	 bl NVIC_EnableIRQ
 101:hw_timer_lldn.c **** 	default:
 1778              	 .loc 7 101 0
 1779 0726 00BF     	 nop
 1780              	.L138:
 104:hw_timer_lldn.c **** 	}
 105:hw_timer_lldn.c **** 		
 106:hw_timer_lldn.c **** 	tmr_callback_lldn = tc_callback_lldn;
 1781              	 .loc 7 106 0
 1782 0728 034B     	 ldr r3,.L139
 1783 072a 044A     	 ldr r2,.L139+4
 1784 072c 1A60     	 str r2,[r3]
 107:hw_timer_lldn.c **** 	
 108:hw_timer_lldn.c **** }
 1785              	 .loc 7 108 0
 1786 072e 00BF     	 nop
 1787 0730 0837     	 adds r7,r7,#8
 1788              	.LCFI113:
 1789              	 .cfi_def_cfa_offset 8
 1790 0732 BD46     	 mov sp,r7
 1791              	.LCFI114:
 1792              	 .cfi_def_cfa_register 13
 1793              	 
 1794 0734 80BD     	 pop {r7,pc}
 1795              	.L140:
 1796 0736 00BF     	 .align 2
 1797              	.L139:
 1798 0738 00000000 	 .word tmr_callback_lldn
 1799 073c 00000000 	 .word tc_callback_lldn
 1800              	 .cfi_endproc
 1801              	.LFE155:
 1803              	 .align 1
 1804              	 .syntax unified
 1805              	 .thumb
 1806              	 .thumb_func
 1807              	 .fpu softvfp
 1809              	tc_callback_lldn:
 1810              	.LFB156:
 109:hw_timer_lldn.c **** 
 110:hw_timer_lldn.c **** void tc_callback_lldn(void)
 111:hw_timer_lldn.c **** {
 1811              	 .loc 7 111 0
 1812              	 .cfi_startproc
 1813              	 
 1814              	 
 1815 0740 80B5     	 push {r7,lr}
 1816              	.LCFI115:
 1817              	 .cfi_def_cfa_offset 8
 1818              	 .cfi_offset 7,-8
 1819              	 .cfi_offset 14,-4
 1820 0742 82B0     	 sub sp,sp,#8
 1821              	.LCFI116:
 1822              	 .cfi_def_cfa_offset 16
 1823 0744 00AF     	 add r7,sp,#0
 1824              	.LCFI117:
 1825              	 .cfi_def_cfa_register 7
 112:hw_timer_lldn.c **** 	uint32_t ul_status;
 113:hw_timer_lldn.c **** 	/* Read TC1 Status. */
 114:hw_timer_lldn.c **** 	ul_status = tc_get_status(TMR, TMR_CHANNEL_ID);
 1826              	 .loc 7 114 0
 1827 0746 0021     	 movs r1,#0
 1828 0748 0E48     	 ldr r0,.L145
 1829 074a 0F4B     	 ldr r3,.L145+4
 1830 074c 9847     	 blx r3
 1831              	.LVL16:
 1832 074e 7860     	 str r0,[r7,#4]
 115:hw_timer_lldn.c **** 	ul_status &= tc_get_interrupt_mask(TMR, TMR_CHANNEL_ID);
 1833              	 .loc 7 115 0
 1834 0750 0021     	 movs r1,#0
 1835 0752 0C48     	 ldr r0,.L145
 1836 0754 0D4B     	 ldr r3,.L145+8
 1837 0756 9847     	 blx r3
 1838              	.LVL17:
 1839 0758 0246     	 mov r2,r0
 1840 075a 7B68     	 ldr r3,[r7,#4]
 1841 075c 1340     	 ands r3,r3,r2
 1842 075e 7B60     	 str r3,[r7,#4]
 116:hw_timer_lldn.c **** 	if (TC_SR_CPCS == (ul_status & TC_SR_CPCS)) {
 1843              	 .loc 7 116 0
 1844 0760 7B68     	 ldr r3,[r7,#4]
 1845 0762 03F01003 	 and r3,r3,#16
 1846 0766 002B     	 cmp r3,#0
 1847 0768 01D0     	 beq .L142
 117:hw_timer_lldn.c **** 		hw_expiry_cb();
 1848              	 .loc 7 117 0
 1849 076a FFF7FEFF 	 bl hw_expiry_cb
 1850              	.L142:
 118:hw_timer_lldn.c **** 	}
 119:hw_timer_lldn.c **** 
 120:hw_timer_lldn.c **** 	/* Overflow */
 121:hw_timer_lldn.c **** 	if (TC_SR_COVFS == (ul_status & TC_SR_COVFS)) {
 1851              	 .loc 7 121 0
 1852 076e 7B68     	 ldr r3,[r7,#4]
 1853 0770 03F00103 	 and r3,r3,#1
 1854 0774 002B     	 cmp r3,#0
 1855 0776 01D0     	 beq .L144
 122:hw_timer_lldn.c **** 		hw_overflow_cb();
 1856              	 .loc 7 122 0
 1857 0778 FFF7FEFF 	 bl hw_overflow_cb
 1858              	.L144:
 123:hw_timer_lldn.c **** 	}
 124:hw_timer_lldn.c **** }
 1859              	 .loc 7 124 0
 1860 077c 00BF     	 nop
 1861 077e 0837     	 adds r7,r7,#8
 1862              	.LCFI118:
 1863              	 .cfi_def_cfa_offset 8
 1864 0780 BD46     	 mov sp,r7
 1865              	.LCFI119:
 1866              	 .cfi_def_cfa_register 13
 1867              	 
 1868 0782 80BD     	 pop {r7,pc}
 1869              	.L146:
 1870              	 .align 2
 1871              	.L145:
 1872 0784 00400140 	 .word 1073823744
 1873 0788 00000000 	 .word tc_get_status
 1874 078c 00000000 	 .word tc_get_interrupt_mask
 1875              	 .cfi_endproc
 1876              	.LFE156:
 1878              	 .align 1
 1879              	 .global timer_enable_cc_interrupt
 1880              	 .syntax unified
 1881              	 .thumb
 1882              	 .thumb_func
 1883              	 .fpu softvfp
 1885              	timer_enable_cc_interrupt:
 1886              	.LFB157:
 125:hw_timer_lldn.c **** 
 126:hw_timer_lldn.c **** 
 127:hw_timer_lldn.c **** void timer_enable_cc_interrupt(void)
 128:hw_timer_lldn.c **** {
 1887              	 .loc 7 128 0
 1888              	 .cfi_startproc
 1889              	 
 1890              	 
 1891 0790 80B5     	 push {r7,lr}
 1892              	.LCFI120:
 1893              	 .cfi_def_cfa_offset 8
 1894              	 .cfi_offset 7,-8
 1895              	 .cfi_offset 14,-4
 1896 0792 00AF     	 add r7,sp,#0
 1897              	.LCFI121:
 1898              	 .cfi_def_cfa_register 7
 129:hw_timer_lldn.c **** 	tc_get_status(TMR, TMR_CHANNEL_ID);
 1899              	 .loc 7 129 0
 1900 0794 0021     	 movs r1,#0
 1901 0796 0548     	 ldr r0,.L148
 1902 0798 054B     	 ldr r3,.L148+4
 1903 079a 9847     	 blx r3
 1904              	.LVL18:
 130:hw_timer_lldn.c **** 	tc_enable_interrupt(TMR, TMR_CHANNEL_ID, TC_IDR_CPCS);
 1905              	 .loc 7 130 0
 1906 079c 1022     	 movs r2,#16
 1907 079e 0021     	 movs r1,#0
 1908 07a0 0248     	 ldr r0,.L148
 1909 07a2 044B     	 ldr r3,.L148+8
 1910 07a4 9847     	 blx r3
 1911              	.LVL19:
 131:hw_timer_lldn.c **** }
 1912              	 .loc 7 131 0
 1913 07a6 00BF     	 nop
 1914 07a8 80BD     	 pop {r7,pc}
 1915              	.L149:
 1916 07aa 00BF     	 .align 2
 1917              	.L148:
 1918 07ac 00400140 	 .word 1073823744
 1919 07b0 00000000 	 .word tc_get_status
 1920 07b4 00000000 	 .word tc_enable_interrupt
 1921              	 .cfi_endproc
 1922              	.LFE157:
 1924              	 .align 1
 1925              	 .global tc_compare_stop
 1926              	 .syntax unified
 1927              	 .thumb
 1928              	 .thumb_func
 1929              	 .fpu softvfp
 1931              	tc_compare_stop:
 1932              	.LFB158:
 132:hw_timer_lldn.c **** 
 133:hw_timer_lldn.c **** void tc_compare_stop(void)
 134:hw_timer_lldn.c **** {
 1933              	 .loc 7 134 0
 1934              	 .cfi_startproc
 1935              	 
 1936              	 
 1937 07b8 80B5     	 push {r7,lr}
 1938              	.LCFI122:
 1939              	 .cfi_def_cfa_offset 8
 1940              	 .cfi_offset 7,-8
 1941              	 .cfi_offset 14,-4
 1942 07ba 00AF     	 add r7,sp,#0
 1943              	.LCFI123:
 1944              	 .cfi_def_cfa_register 7
 135:hw_timer_lldn.c **** 	tc_get_status(TMR, TMR_CHANNEL_ID);
 1945              	 .loc 7 135 0
 1946 07bc 0021     	 movs r1,#0
 1947 07be 0548     	 ldr r0,.L151
 1948 07c0 054B     	 ldr r3,.L151+4
 1949 07c2 9847     	 blx r3
 1950              	.LVL20:
 136:hw_timer_lldn.c **** 	tc_disable_interrupt(TMR, TMR_CHANNEL_ID, TC_IDR_CPCS);
 1951              	 .loc 7 136 0
 1952 07c4 1022     	 movs r2,#16
 1953 07c6 0021     	 movs r1,#0
 1954 07c8 0248     	 ldr r0,.L151
 1955 07ca 044B     	 ldr r3,.L151+8
 1956 07cc 9847     	 blx r3
 1957              	.LVL21:
 137:hw_timer_lldn.c **** }
 1958              	 .loc 7 137 0
 1959 07ce 00BF     	 nop
 1960 07d0 80BD     	 pop {r7,pc}
 1961              	.L152:
 1962 07d2 00BF     	 .align 2
 1963              	.L151:
 1964 07d4 00400140 	 .word 1073823744
 1965 07d8 00000000 	 .word tc_get_status
 1966 07dc 00000000 	 .word tc_disable_interrupt
 1967              	 .cfi_endproc
 1968              	.LFE158:
 1970              	 .align 1
 1971              	 .global TC10_Handler
 1972              	 .syntax unified
 1973              	 .thumb
 1974              	 .thumb_func
 1975              	 .fpu softvfp
 1977              	TC10_Handler:
 1978              	.LFB159:
 138:hw_timer_lldn.c **** 
 139:hw_timer_lldn.c **** /**
 140:hw_timer_lldn.c ****  * \brief Interrupt handlers for TC10
 141:hw_timer_lldn.c ****  */
 142:hw_timer_lldn.c **** void TC10_Handler(void)
 143:hw_timer_lldn.c **** {
 1979              	 .loc 7 143 0
 1980              	 .cfi_startproc
 1981              	 
 1982              	 
 1983 07e0 80B5     	 push {r7,lr}
 1984              	.LCFI124:
 1985              	 .cfi_def_cfa_offset 8
 1986              	 .cfi_offset 7,-8
 1987              	 .cfi_offset 14,-4
 1988 07e2 00AF     	 add r7,sp,#0
 1989              	.LCFI125:
 1990              	 .cfi_def_cfa_register 7
 144:hw_timer_lldn.c **** 	if (tmr_callback_lldn) {
 1991              	 .loc 7 144 0
 1992 07e4 044B     	 ldr r3,.L156
 1993 07e6 1B68     	 ldr r3,[r3]
 1994 07e8 002B     	 cmp r3,#0
 1995 07ea 02D0     	 beq .L155
 145:hw_timer_lldn.c **** 		tmr_callback_lldn();
 1996              	 .loc 7 145 0
 1997 07ec 024B     	 ldr r3,.L156
 1998 07ee 1B68     	 ldr r3,[r3]
 1999 07f0 9847     	 blx r3
 2000              	.LVL22:
 2001              	.L155:
 146:hw_timer_lldn.c **** 	}
 147:hw_timer_lldn.c **** }...
 2002              	 .loc 7 147 0
 2003 07f2 00BF     	 nop
 2004 07f4 80BD     	 pop {r7,pc}
 2005              	.L157:
 2006 07f6 00BF     	 .align 2
 2007              	.L156:
 2008 07f8 00000000 	 .word tmr_callback_lldn
 2009              	 .cfi_endproc
 2010              	.LFE159:
 2012              	.Letext0:
 2013              	 .file 8 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 2014              	 .file 9 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 2015              	 .file 10 "../../../platform/sam/utils/cmsis/sam4l/include/sam4lc4b.h"
 2016              	 .file 11 "../../../platform/sam/utils/cmsis/sam4l/source/templates/system_sam4l.h"
 2017              	 .file 12 "../../../platform/sam/utils/cmsis/sam4l/include/component/component_bscif.h"
 2018              	 .file 13 "../../../platform/sam/utils/cmsis/sam4l/include/component/component_scif.h"
 2019              	 .file 14 "../../../platform/sam/utils/cmsis/sam4l/include/component/component_tc.h"
 2020              	 .file 15 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\lock.h"
 2021              	 .file 16 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_types.h"
 2022              	 .file 17 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stddef.h"
 2023              	 .file 18 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h"
 2024              	 .file 19 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdlib.h"
 2025              	 .file 20 "../../../platform/common/utils/interrupt/interrupt_sam_nvic.h"
 2026              	 .file 21 "../../../platform/sam/utils/compiler.h"
 2027              	 .file 22 "../../../platform/common/services/usb/usb_protocol.h"
 2028              	 .file 23 "../../../platform/common/services/usb/udc/udi.h"
 2029              	 .file 24 "../../../platform/common/services/usb/udc/udc_desc.h"
 2030              	 .file 25 "../../../platform/common/services/usb/udc/udd.h"
 2031              	 .file 26 "../../../platform/common/services/usb/class/cdc/device/udi_cdc.h"
 2032              	 .file 27 "../../../platform/common/utils/stdio/stdio_usb/stdio_usb.h"
 2033              	 .file 28 "hw_timer_lldn.h"
 2034              	 .file 29 "../../../platform/sam/drivers/tc/tc.h"
 2035              	 .file 30 "config/config.h"
 2036              	 .file 31 "<built-in>"
DEFINED SYMBOLS
                            *ABS*:00000000 hw_timer_lldn.c
    {standard input}:15     .text:00000000 $t
    {standard input}:21     .text:00000000 NVIC_EnableIRQ
    {standard input}:67     .text:0000002c $d
    {standard input}:72     .bss.cpu_irq_critical_section_counter:00000000 $d
    {standard input}:75     .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
    {standard input}:80     .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
    {standard input}:81     .bss.cpu_irq_prev_interrupt_state:00000000 $d
                            *COM*:00000001 n
    {standard input}:84     .bss.tTS:00000000 $d
    {standard input}:87     .bss.tTS:00000000 tTS
    {standard input}:90     .text:00000030 $t
    {standard input}:96     .text:00000030 osc_enable
    {standard input}:124    .text:00000048 $d
    {standard input}:131    .text:00000064 $t
    {standard input}:191    .text:00000094 $d
    {standard input}:200    .text:000000ac $t
    {standard input}:206    .text:000000ac osc_is_ready
    {standard input}:233    .text:000000c4 $d
    {standard input}:240    .text:000000e0 $t
    {standard input}:332    .text:00000168 $d
    {standard input}:337    .text:00000170 $t
    {standard input}:343    .text:00000170 osc_get_rate
    {standard input}:370    .text:00000188 $d
    {standard input}:377    .text:000001a4 $t
    {standard input}:427    .text:000001d0 $d
    {standard input}:435    .text:000001e4 $t
    {standard input}:441    .text:000001e4 osc_wait_ready
    {standard input}:492    .text:0000020c pll_config_set_option
    {standard input}:545    .text:00000234 pll_config_init
    {standard input}:648    .text:000002c0 $d
    {standard input}:653    .text:000002c8 $t
    {standard input}:659    .text:000002c8 pll_is_locked
    {standard input}:707    .text:000002f4 $d
    {standard input}:711    .text:000002f8 $t
    {standard input}:717    .text:000002f8 pll_enable_source
    {standard input}:780    .text:00000332 pll_enable_config_defaults
    {standard input}:858    .text:00000390 $d
    {standard input}:862    .text:00000394 $t
    {standard input}:868    .text:00000394 genclk_config_defaults
    {standard input}:915    .text:000003ae genclk_config_set_source
    {standard input}:970    .text:000003da genclk_config_set_divider
    {standard input}:1041   .text:00000422 genclk_enable
    {standard input}:1087   .text:0000044c $d
    {standard input}:1091   .text:00000450 $t
    {standard input}:1097   .text:00000450 genclk_enable_source
    {standard input}:1124   .text:00000468 $d
    {standard input}:1141   .text:000004ac $t
    {standard input}:1299   .text:000005a0 $d
    {standard input}:1303   .text:000005a4 $t
    {standard input}:1309   .text:000005a4 genclk_enable_config
    {standard input}:1374   .bss.tmr_callback_lldn:00000000 tmr_callback_lldn
    {standard input}:1371   .bss.tmr_callback_lldn:00000000 $d
    {standard input}:1381   .bss.callback:00000000 callback
    {standard input}:1378   .bss.callback:00000000 $d
    {standard input}:1388   .bss.delay:00000000 delay
    {standard input}:1385   .bss.delay:00000000 $d
    {standard input}:1398   .text:000005f4 setup_handler
    {standard input}:1438   .text:0000060c $d
    {standard input}:1442   .text:00000610 $t
    {standard input}:1449   .text:00000610 hw_expiry_cb
    {standard input}:1480   .text:00000628 $d
    {standard input}:1485   .rodata:00000000 $d
    {standard input}:1489   .text:0000062c $t
    {standard input}:1496   .text:0000062c hw_overflow_cb
    {standard input}:1521   .text:0000063c $d
    {standard input}:1526   .text:00000644 $t
    {standard input}:1533   .text:00000644 timer_stop
    {standard input}:1559   .text:00000654 $d
    {standard input}:1564   .text:0000065c $t
    {standard input}:1571   .text:0000065c tc_delay
    {standard input}:1885   .text:00000790 timer_enable_cc_interrupt
    {standard input}:1618   .text:00000688 $d
    {standard input}:1624   .text:00000694 $t
    {standard input}:1631   .text:00000694 timer_start
    {standard input}:1657   .text:000006a4 $d
    {standard input}:1662   .text:000006ac $t
    {standard input}:1669   .text:000006ac timer_init
    {standard input}:1732   .text:000006f4 configura_NVIC_lldn
    {standard input}:1931   .text:000007b8 tc_compare_stop
    {standard input}:1719   .text:000006e4 $d
    {standard input}:1726   .text:000006f4 $t
    {standard input}:1798   .text:00000738 $d
    {standard input}:1809   .text:00000740 tc_callback_lldn
    {standard input}:1803   .text:00000740 $t
    {standard input}:1872   .text:00000784 $d
    {standard input}:1878   .text:00000790 $t
    {standard input}:1918   .text:000007ac $d
    {standard input}:1924   .text:000007b8 $t
    {standard input}:1964   .text:000007d4 $d
    {standard input}:1970   .text:000007e0 $t
    {standard input}:1977   .text:000007e0 TC10_Handler
    {standard input}:2008   .text:000007f8 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
osc_priv_enable_osc0
osc_priv_enable_osc32
osc_priv_enable_rc32k
osc_priv_enable_rc80m
osc_priv_enable_rcfast
osc_priv_enable_rc1m
pll_enable
dfll_enable_config_defaults
printf
tc_stop
tc_write_rc
tc_start
sysclk_enable_peripheral_clock
tc_init
tc_get_status
tc_get_interrupt_mask
tc_enable_interrupt
tc_disable_interrupt
