
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104609                       # Number of seconds simulated
sim_ticks                                104608932333                       # Number of ticks simulated
final_tick                               632553048345                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 191906                       # Simulator instruction rate (inst/s)
host_op_rate                                   241949                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6056716                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903692                       # Number of bytes of host memory used
host_seconds                                 17271.56                       # Real time elapsed on the host
sim_insts                                  3314519034                       # Number of instructions simulated
sim_ops                                    4178837060                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1033984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2034176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       624000                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3697536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1626624                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1626624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8078                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15892                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4875                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28887                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12708                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12708                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9884280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19445529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5965074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35346274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15907                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15907                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              51391                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15549571                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15549571                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15549571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9884280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19445529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5965074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50895845                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250860750                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20664155                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16893622                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013501                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8472886                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8110142                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2119089                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90927                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199028555                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116092454                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20664155                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10229231                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24184317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5586319                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4445294                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12192558                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2015381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231197268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.615727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.960131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207012951     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1162715      0.50%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1770581      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2417727      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2484042      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2077973      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1181061      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1736881      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11353337      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231197268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082373                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462776                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196752701                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6739788                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24120274                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45644                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3538860                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3411228                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142238221                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1331                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3538860                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197309121                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1329388                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4007579                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23618903                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1393416                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142149398                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1520                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        314099                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556719                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1282                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197535807                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661577877                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661577877                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26787202                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39305                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22636                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4050292                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13496038                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7402745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       130680                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1669483                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141955064                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39282                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134640736                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26710                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16143921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38370165                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5946                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231197268                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582363                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.271154                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174215578     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23271669     10.07%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12020050      5.20%     90.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9027609      3.90%     94.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7021768      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2822930      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1793442      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       910010      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114212      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231197268                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24076     10.12%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87390     36.73%     46.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126484     53.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112798398     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2087736      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12391267      9.20%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7346666      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134640736                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.536715                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             237950                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001767                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500743396                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158138616                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132617718                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134878686                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       312758                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2228167                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          349                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       180332                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3538860                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1053121                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       127336                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141994347                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65191                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13496038                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7402745                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22614                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         93874                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          349                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1145184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2317515                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132809222                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11681899                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1831510                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19026783                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18771903                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7344884                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.529414                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132617869                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132617718                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76334044                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204470086                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.528651                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373326                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19096895                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2046642                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227658408                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539862                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389025                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177374201     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24809101     10.90%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9412547      4.13%     92.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4546335      2.00%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3782009      1.66%     96.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2250402      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888093      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       843509      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2752211      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227658408                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2752211                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366907147                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287541003                       # The number of ROB writes
system.switch_cpus0.timesIdled                3098693                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19663482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.508607                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.508607                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398628                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398628                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598585927                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184015113                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132381898                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250860750                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22912893                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18558842                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2097425                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9132341                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8635589                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2572534                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94916                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    193700977                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127417310                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22912893                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11208123                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27905680                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6435077                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4104917                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12118575                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2097292                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230001749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.680639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.053704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       202096069     87.87%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2600891      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2041852      0.89%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4805032      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1033028      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1609828      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1238327      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          776408      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13800314      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230001749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091337                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.507920                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191561275                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6307232                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27794492                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        92139                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4246607                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3953523                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44209                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156242598                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80270                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4246607                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       192089434                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1618946                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3222743                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27327377                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1496638                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156101759                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        23152                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        286724                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       561317                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       187448                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219600399                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    728450014                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    728450014                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178315865                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        41284531                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39386                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22103                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4931249                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15151770                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7547280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       139692                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1677987                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154991696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39366                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145589847                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       147331                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25906366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53858458                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4822                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230001749                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632995                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.303958                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167259334     72.72%     72.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26879356     11.69%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13031037      5.67%     90.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8718633      3.79%     93.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8070967      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2712093      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2798834      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       396779      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       134716      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230001749                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         417893     59.10%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        143675     20.32%     79.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       145579     20.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122280135     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2206386      1.52%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17273      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13599383      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7486670      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145589847                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.580361                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             707147                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004857                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    522035921                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180937932                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141858532                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146296994                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       364162                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3416236                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1072                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          504                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       207674                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4246607                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1044448                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99404                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155031062                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        10396                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15151770                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7547280                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22094                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84160                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          504                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1140490                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1188675                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2329165                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142939724                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13131889                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2650123                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20617155                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20260103                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7485266                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569797                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141859536                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141858532                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83996150                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231899343                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.565487                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362210                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104463910                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128291817                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26740366                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2100995                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225755142                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.568279                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372953                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171888448     76.14%     76.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25348871     11.23%     87.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11066938      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6289095      2.79%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4555085      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1790958      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1381018      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       997285      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2437444      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225755142                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104463910                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128291817                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19075138                       # Number of memory references committed
system.switch_cpus1.commit.loads             11735532                       # Number of loads committed
system.switch_cpus1.commit.membars              17272                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18433078                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115595587                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2611825                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2437444                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           378349881                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          314311084                       # The number of ROB writes
system.switch_cpus1.timesIdled                3126950                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20859001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104463910                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128291817                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104463910                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.401411                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.401411                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.416422                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.416422                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643850101                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197549747                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144316623                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34544                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               250860750                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22485730                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18453178                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2095209                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9188687                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8824037                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2240310                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98005                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201164384                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             123425799                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22485730                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11064347                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26597902                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5854460                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5695456                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12170049                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2085553                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    237198825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.638361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.001209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       210600923     88.79%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1976480      0.83%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3588970      1.51%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2117511      0.89%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1735204      0.73%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1540039      0.65%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          856048      0.36%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2134874      0.90%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12648776      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    237198825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089634                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492009                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199505093                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7367959                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26519063                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        65905                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3740802                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3694593                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     151350051                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1642                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3740802                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       199801306                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         692258                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5768364                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26271517                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       924570                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     151301364                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        100941                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       534752                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    213121439                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    702212699                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    702212699                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180699506                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        32421930                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35957                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18006                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2678249                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14058670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7571365                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        73562                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1722849                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150148130                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35958                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143002468                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        69890                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18069632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37606681                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    237198825                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.602880                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.290139                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    177687521     74.91%     74.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23656405      9.97%     84.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12380808      5.22%     90.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8754671      3.69%     93.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8746406      3.69%     97.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3134524      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2383248      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       279234      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       176008      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    237198825                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          52351     13.66%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        171535     44.75%     58.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       159390     41.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120652049     84.37%     84.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1964417      1.37%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17951      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12815812      8.96%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7552239      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143002468                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.570047                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             383276                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002680                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    523656927                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    168253966                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140570096                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143385744                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       291887                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2316886                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       104685                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3740802                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         483976                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56637                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150184088                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        16202                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14058670                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7571365                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18006                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         46820                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1201964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1101971                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2303935                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141384005                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12715591                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1618463                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20267824                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20022914                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7552233                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.563596                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140570141                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140570096                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82251544                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        224085264                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.560351                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367055                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105064057                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129506378                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20677964                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2112934                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    233458023                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554731                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.406517                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    180587548     77.35%     77.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25792648     11.05%     88.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9890918      4.24%     92.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5211533      2.23%     94.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4418846      1.89%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2096136      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       993758      0.43%     98.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1554405      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2912231      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    233458023                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105064057                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129506378                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19208462                       # Number of memory references committed
system.switch_cpus2.commit.loads             11741782                       # Number of loads committed
system.switch_cpus2.commit.membars              17952                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18790055                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116589031                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2678557                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2912231                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           380730134                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          304109491                       # The number of ROB writes
system.switch_cpus2.timesIdled                2966378                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13661925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105064057                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129506378                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105064057                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.387693                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.387693                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.418814                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.418814                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       635700836                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196342014                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      140128938                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35904                       # number of misc regfile writes
system.l2.replacements                          28888                       # number of replacements
system.l2.tagsinuse                      32767.983310                       # Cycle average of tags in use
system.l2.total_refs                          1641441                       # Total number of references to valid blocks.
system.l2.sampled_refs                          61656                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.622567                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1186.033856                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.512880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3533.545826                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.042540                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5522.157992                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.546958                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2183.383204                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8235.055206                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7349.052021                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4725.652827                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.036195                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000351                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.107835                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000306                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.168523                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000352                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.066632                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.251314                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.224275                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.144215                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        44489                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        60681                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29592                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  134762                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            56428                       # number of Writeback hits
system.l2.Writeback_hits::total                 56428                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        44489                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        60681                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29592                       # number of demand (read+write) hits
system.l2.demand_hits::total                   134762                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        44489                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        60681                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29592                       # number of overall hits
system.l2.overall_hits::total                  134762                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8075                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15892                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4875                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28884                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8078                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15892                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4875                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28887                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8078                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15892                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4875                       # number of overall misses
system.l2.overall_misses::total                 28887                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1950950                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1330024422                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1867161                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2605586126                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2449490                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    819334727                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4761212876                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       515705                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        515705                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1950950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1330540127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1867161                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2605586126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2449490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    819334727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4761728581                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1950950                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1330540127                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1867161                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2605586126                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2449490                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    819334727                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4761728581                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        76573                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        34467                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              163646                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        56428                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             56428                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52567                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        76573                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        34467                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               163649                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52567                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        76573                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        34467                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              163649                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.153622                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.207541                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.141440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.176503                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.153671                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.207541                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.141440                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176518                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.153671                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.207541                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.141440                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176518                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150073.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164708.906749                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 143627.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163955.834760                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153093.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 168068.661949                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164839.110788                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 171901.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 171901.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150073.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164711.577990                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 143627.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163955.834760                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153093.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 168068.661949                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164839.844255                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150073.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164711.577990                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 143627.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163955.834760                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153093.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 168068.661949                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164839.844255                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12708                       # number of writebacks
system.l2.writebacks::total                     12708                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8075                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15892                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4875                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28884                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28887                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28887                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1193766                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    859436303                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1108989                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1679641215                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1515710                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    535362392                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3078258375                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       341229                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       341229                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1193766                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    859777532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1108989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1679641215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1515710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    535362392                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3078599604                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1193766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    859777532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1108989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1679641215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1515710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    535362392                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3078599604                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.153622                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.207541                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.141440                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.176503                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.153671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.207541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.141440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176518                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.153671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.207541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.141440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176518                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91828.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106431.740310                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 85306.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105690.990121                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94731.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109817.926564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106573.133049                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       113743                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       113743                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91828.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106434.455558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 85306.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105690.990121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94731.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109817.926564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106573.877661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91828.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106434.455558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 85306.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105690.990121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94731.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109817.926564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106573.877661                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996216                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012200163                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053144.346856                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996216                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12192541                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12192541                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12192541                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12192541                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12192541                       # number of overall hits
system.cpu0.icache.overall_hits::total       12192541                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2747475                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2747475                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2747475                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2747475                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2747475                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2747475                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12192558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12192558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12192558                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12192558                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12192558                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12192558                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161616.176471                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161616.176471                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161616.176471                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161616.176471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161616.176471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161616.176471                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2077209                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2077209                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2077209                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2077209                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2077209                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2077209                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159785.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159785.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159785.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159785.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159785.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159785.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52567                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171842340                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52823                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3253.172671                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.295495                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.704505                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911311                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088689                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8574012                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8574012                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185228                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185228                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17520                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17520                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15759240                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15759240                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15759240                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15759240                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       149906                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       149906                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2833                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2833                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152739                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152739                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152739                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152739                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14971340317                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14971340317                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    406488615                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    406488615                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15377828932                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15377828932                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15377828932                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15377828932                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8723918                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8723918                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15911979                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15911979                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15911979                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15911979                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017183                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017183                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000394                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000394                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009599                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009599                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009599                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009599                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99871.521600                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99871.521600                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 143483.450406                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 143483.450406                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 100680.434807                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100680.434807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 100680.434807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100680.434807                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       462554                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 77092.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24371                       # number of writebacks
system.cpu0.dcache.writebacks::total            24371                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        97342                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        97342                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2830                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2830                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       100172                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       100172                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       100172                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       100172                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52564                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52567                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52567                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52567                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52567                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4326796209                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4326796209                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       540605                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       540605                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4327336814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4327336814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4327336814                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4327336814                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006025                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006025                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003304                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003304                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003304                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003304                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82314.820200                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82314.820200                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 180201.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 180201.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82320.406605                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82320.406605                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82320.406605                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82320.406605                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997307                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013981831                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2065136.112016                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997307                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12118560                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12118560                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12118560                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12118560                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12118560                       # number of overall hits
system.cpu1.icache.overall_hits::total       12118560                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2372909                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2372909                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2372909                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2372909                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2372909                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2372909                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12118575                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12118575                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12118575                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12118575                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12118575                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12118575                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158193.933333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158193.933333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158193.933333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158193.933333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158193.933333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158193.933333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1983461                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1983461                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1983461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1983461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1983461                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1983461                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 152573.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 152573.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 152573.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 152573.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 152573.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 152573.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 76573                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180502373                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76829                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2349.404170                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.086113                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.913887                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902680                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097320                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9840253                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9840253                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7305061                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7305061                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21898                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21898                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17272                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17272                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17145314                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17145314                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17145314                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17145314                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183304                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183304                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183304                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183304                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183304                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183304                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18566469758                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18566469758                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18566469758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18566469758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18566469758                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18566469758                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10023557                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10023557                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7305061                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7305061                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17328618                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17328618                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17328618                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17328618                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018287                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018287                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010578                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010578                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010578                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010578                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 101287.859283                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101287.859283                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 101287.859283                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101287.859283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 101287.859283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101287.859283                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22317                       # number of writebacks
system.cpu1.dcache.writebacks::total            22317                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106731                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106731                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106731                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106731                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106731                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106731                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        76573                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        76573                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        76573                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        76573                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        76573                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        76573                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6738484035                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6738484035                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6738484035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6738484035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6738484035                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6738484035                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004419                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88000.784023                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88000.784023                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88000.784023                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88000.784023                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88000.784023                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88000.784023                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.017614                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015313100                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2197647.402597                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.017614                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024067                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738810                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12170030                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12170030                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12170030                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12170030                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12170030                       # number of overall hits
system.cpu2.icache.overall_hits::total       12170030                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3024546                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3024546                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3024546                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3024546                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3024546                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3024546                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12170049                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12170049                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12170049                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12170049                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12170049                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12170049                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159186.631579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159186.631579                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159186.631579                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159186.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159186.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159186.631579                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2583318                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2583318                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2583318                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2583318                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2583318                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2583318                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 161457.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161457.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 161457.375000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161457.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 161457.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161457.375000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34467                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163669471                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34723                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4713.575181                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.165575                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.834425                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902991                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097009                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9476501                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9476501                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7430777                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7430777                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17983                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17983                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17952                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17952                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16907278                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16907278                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16907278                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16907278                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        88630                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        88630                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        88630                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         88630                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        88630                       # number of overall misses
system.cpu2.dcache.overall_misses::total        88630                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8027199817                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8027199817                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8027199817                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8027199817                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8027199817                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8027199817                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9565131                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9565131                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7430777                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7430777                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17952                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17952                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16995908                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16995908                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16995908                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16995908                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009266                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009266                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005215                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005215                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005215                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005215                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 90569.782433                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90569.782433                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 90569.782433                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90569.782433                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 90569.782433                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90569.782433                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9740                       # number of writebacks
system.cpu2.dcache.writebacks::total             9740                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        54163                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        54163                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        54163                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        54163                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        54163                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        54163                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34467                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34467                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34467                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34467                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34467                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34467                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2799315549                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2799315549                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2799315549                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2799315549                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2799315549                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2799315549                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002028                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002028                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002028                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002028                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 81217.267212                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81217.267212                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 81217.267212                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81217.267212                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 81217.267212                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81217.267212                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
