-- -------------------------------------------------------------
-- 
-- File Name: D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\initialize_signal\ur_ear_fpga_sim_initialize_signal_nfp_wire_double.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ur_ear_fpga_sim_initialize_signal_nfp_wire_double
-- Source Path: initialize_signal/nfp_wire_double
-- Hierarchy Level: 8
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ur_ear_fpga_sim_initialize_signal_nfp_wire_double IS
  PORT( nfp_in                            :   IN    std_logic_vector(63 DOWNTO 0);  -- ufix64
        nfp_out                           :   OUT   std_logic_vector(63 DOWNTO 0)  -- ufix64
        );
END ur_ear_fpga_sim_initialize_signal_nfp_wire_double;


ARCHITECTURE rtl OF ur_ear_fpga_sim_initialize_signal_nfp_wire_double IS

BEGIN
  nfp_out <= nfp_in;

END rtl;

