

================================================================
== Vivado HLS Report for 'convolve'
================================================================
* Date:           Sun Dec 16 14:42:35 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        convolution.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.95|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  495506|  495506|  495507|  495507|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  495505|  495505|     10323|          -|          -|    48|    no    |
        | + Loop 1.1          |   10320|   10320|       215|          -|          -|    48|    no    |
        |  ++ Loop 1.1.1      |     213|     213|        71|          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1  |      69|      69|        23|          -|          -|     3|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|    514|    447|
|FIFO             |        -|      -|      -|      -|
|Instance         |       10|      5|   1110|   1608|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    202|
|Register         |        -|      -|    311|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       10|      6|   1935|   2257|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        8|      7|      5|     12|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |convolve_conv_s_axi_U    |convolve_conv_s_axi   |       10|      0|  276|  250|
    |convolve_fadd_32nbkb_U0  |convolve_fadd_32nbkb  |        0|      2|  306|  418|
    |convolve_fmul_32ncud_U1  |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_mul_6ns_eOg_U3  |convolve_mul_6ns_eOg  |        0|      0|   45|   65|
    |convolve_sitofp_3dEe_U2  |convolve_sitofp_3dEe  |        0|      0|  340|  554|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |       10|      5| 1110| 1608|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+---------------------+
    |         Instance        |        Module        |      Expression     |
    +-------------------------+----------------------+---------------------+
    |convolve_ama_addmfYi_U4  |convolve_ama_addmfYi  | i0 * (i1 + i2) + i3 |
    +-------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+-----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+-----+-----+------------+------------+
    |c_1_fu_288_p2           |     +    |      0|   23|   11|           6|           1|
    |col_offset_fu_278_p2    |     +    |      0|   23|   11|           6|           6|
    |kc_1_fu_262_p2          |     +    |      0|   11|    8|           2|           1|
    |kr_1_fu_332_p2          |     +    |      0|   11|    8|           2|           1|
    |r_fu_246_p2             |     +    |      0|   23|   11|           6|           1|
    |sh_assign_fu_389_p2     |     +    |      0|   32|   14|           8|           9|
    |tmp1_fu_338_p2          |     +    |      0|   11|    8|           2|           2|
    |tmp_7_fu_230_p2         |     +    |      0|   41|   17|          12|          12|
    |tmp_fu_268_p2           |     +    |      0|   11|    8|           2|           2|
    |tmp_s_fu_316_p2         |     +    |      0|    0|    8|           5|           5|
    |tmp_10_i_i_i_fu_488_p2  |     -    |      0|   53|   21|           1|          16|
    |tmp_2_i_i_i_fu_403_p2   |     -    |      0|   29|   13|           7|           8|
    |tmp_9_fu_310_p2         |     -    |      0|    0|    8|           5|           5|
    |exitcond9_fu_220_p2     |   icmp   |      0|    0|    3|           6|           5|
    |exitcond_fu_240_p2      |   icmp   |      0|    0|    3|           6|           5|
    |tmp_2_fu_256_p2         |   icmp   |      0|    0|    1|           2|           2|
    |tmp_3_fu_326_p2         |   icmp   |      0|    0|    1|           2|           2|
    |tmp_4_i_i_i_fu_444_p2   |   lshr   |      0|   85|   73|          25|          25|
    |p_Val2_3_fu_478_p3      |  select  |      0|    0|   15|           1|          15|
    |p_Val2_s_fu_494_p3      |  select  |      0|    0|   16|           1|          16|
    |sh_assign_1_fu_413_p3   |  select  |      0|    0|    9|           1|           9|
    |tmp_5_i_i_i_fu_450_p2   |    shl   |      0|  161|  180|          63|          63|
    +------------------------+----------+-------+-----+-----+------------+------------+
    |Total                   |          |      0|  514|  447|         171|         211|
    +------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  133|         29|    1|         29|
    |c_reg_134      |    9|          2|    6|         12|
    |grp_fu_201_p0  |   15|          3|   32|         96|
    |kc_reg_159     |    9|          2|    2|          4|
    |kr_reg_182     |    9|          2|    2|          4|
    |r1_reg_122     |    9|          2|    6|         12|
    |sum_1_reg_170  |    9|          2|   16|         32|
    |sum_reg_146    |    9|          2|   16|         32|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  202|         44|   81|        221|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  28|   0|   28|          0|
    |c_reg_134                     |   6|   0|    6|          0|
    |col_offset_cast_cast_reg_550  |   6|   0|   12|          6|
    |in_load_reg_583               |  16|   0|   16|          0|
    |isNeg_reg_623                 |   1|   0|    1|          0|
    |kc_1_reg_545                  |   2|   0|    2|          0|
    |kc_cast5_cast_reg_537         |   2|   0|    5|          3|
    |kc_reg_159                    |   2|   0|    2|          0|
    |kr_1_reg_568                  |   2|   0|    2|          0|
    |kr_reg_182                    |   2|   0|    2|          0|
    |krnl_addr_reg_560             |   4|   0|    4|          0|
    |krnl_load_reg_598             |  32|   0|   32|          0|
    |loc_V_1_reg_618               |  23|   0|   23|          0|
    |out_addr_reg_524              |  12|   0|   12|          0|
    |p_Result_s_reg_613            |   1|   0|    1|          0|
    |p_Val2_3_reg_634              |  15|   0|   15|          0|
    |r1_reg_122                    |   6|   0|    6|          0|
    |reg_204                       |  32|   0|   32|          0|
    |sh_assign_1_reg_628           |   9|   0|    9|          0|
    |sum_1_reg_170                 |  16|   0|   16|          0|
    |sum_reg_146                   |  16|   0|   16|          0|
    |tmp1_reg_573                  |   2|   0|    2|          0|
    |tmp_1_reg_516                 |  12|   0|   12|          0|
    |tmp_5_reg_603                 |  32|   0|   32|          0|
    |x_assign_reg_608              |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 311|   0|  320|          9|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_conv_AWVALID  |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_AWREADY  | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_AWADDR   |  in |   15|    s_axi   |     conv     |     array    |
|s_axi_conv_WVALID   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_WREADY   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_WDATA    |  in |   32|    s_axi   |     conv     |     array    |
|s_axi_conv_WSTRB    |  in |    4|    s_axi   |     conv     |     array    |
|s_axi_conv_ARVALID  |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_ARREADY  | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_ARADDR   |  in |   15|    s_axi   |     conv     |     array    |
|s_axi_conv_RVALID   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_RREADY   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_RDATA    | out |   32|    s_axi   |     conv     |     array    |
|s_axi_conv_RRESP    | out |    2|    s_axi   |     conv     |     array    |
|s_axi_conv_BVALID   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_BREADY   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_BRESP    | out |    2|    s_axi   |     conv     |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |   convolve   | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |   convolve   | return value |
|interrupt           | out |    1| ap_ctrl_hs |   convolve   | return value |
+--------------------+-----+-----+------------+--------------+--------------+

