{
  "questions": [
    {
      "question": "What is the primary purpose of a \"standard cell library\" in Application-Specific Integrated Circuit (ASIC) design?",
      "options": [
        "To provide pre-designed, characterized logic gates and flip-flops for synthesis.",
        "To define the Instruction Set Architecture (ISA) for the CPU.",
        "To manage the data flow between different memory levels (cache, main memory).",
        "To verify the functionality of the complete chip design.",
        "To generate the power distribution network for the integrated circuit."
      ],
      "correct": 0
    },
    {
      "question": "In a cache memory system, what does \"associativity\" primarily refer to?",
      "options": [
        "The speed at which data can be written from the cache to main memory.",
        "The size of each individual data block transferred between cache and main memory.",
        "The number of possible locations in the cache where a given main memory block can be placed.",
        "The time taken to retrieve data from the cache compared to main memory.",
        "The number of blocks that can be stored in the cache simultaneously."
      ],
      "correct": 2
    },
    {
      "question": "In Design-for-Testability (DFT) methodologies, what is the primary purpose of inserting \"scan chains\" into a digital circuit?",
      "options": [
        "To facilitate efficient testing of sequential logic elements by providing observability and controllability.",
        "To reduce the overall power consumption of the chip during normal operation.",
        "To improve the clock frequency and performance of the circuit.",
        "To prevent electromagnetic interference (EMI) between different circuit blocks.",
        "To enable on-chip voltage regulation for various power domains."
      ],
      "correct": 0
    },
    {
      "question": "In modern out-of-order execution processors, what mechanism is primarily used to ensure \"precise exceptions\" even when instructions complete out of program order?",
      "options": [
        "The Translation Lookaside Buffer (TLB) for memory address translation.",
        "The Instruction Set Architecture (ISA) definition of interrupt handlers.",
        "The Reorder Buffer (ROB) and its ordered commit of instructions.",
        "The Branch Target Buffer (BTB) for accurate branch prediction.",
        "The cache coherence protocol (e.g., MESI) for data consistency."
      ],
      "correct": 2
    },
    {
      "question": "Which advanced low-power design technique dynamically adjusts both the operating voltage and frequency of a processor core to optimize power consumption based on workload demands?",
      "options": [
        "Clock Gating",
        "Power Gating",
        "Dynamic Voltage and Frequency Scaling (DVFS)",
        "Multi-threshold CMOS (MTCMOS)",
        "Body Biasing"
      ],
      "correct": 2
    }
  ]
}