Source Block: hdl/projects/common/a5gte/system_top.v@92:102@HdlStmAssign
  inout             phy_mdio;

  // simple pass through

  assign eth_rx_clk = phy_rx_clk;
  assign eth_rx_cntrl = phy_rx_cntrl;
  assign eth_rx_data = phy_rx_data;

  assign phy_tx_clk_out = eth_tx_clk_out;
  assign phy_tx_cntrl = eth_tx_cntrl;
  assign phy_tx_data = eth_tx_data;

Diff Content:
- 97   assign eth_rx_cntrl = phy_rx_cntrl;

Clone Blocks:
Clone Blocks 1:
hdl/projects/common/a5gte/system_top.v@93:103

  // simple pass through

  assign eth_rx_clk = phy_rx_clk;
  assign eth_rx_cntrl = phy_rx_cntrl;
  assign eth_rx_data = phy_rx_data;

  assign phy_tx_clk_out = eth_tx_clk_out;
  assign phy_tx_cntrl = eth_tx_cntrl;
  assign phy_tx_data = eth_tx_data;


Clone Blocks 2:
hdl/projects/common/a5gte/system_top.v@91:101
  output            phy_mdc;
  inout             phy_mdio;

  // simple pass through

  assign eth_rx_clk = phy_rx_clk;
  assign eth_rx_cntrl = phy_rx_cntrl;
  assign eth_rx_data = phy_rx_data;

  assign phy_tx_clk_out = eth_tx_clk_out;
  assign phy_tx_cntrl = eth_tx_cntrl;

