{
  "Top": "Macro_MAC_Acc4_top",
  "RtlTop": "Macro_MAC_Acc4_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "Macro_MAC_Acc4_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "out": {
      "index": "0",
      "direction": "out",
      "srcType": "vector<float, 4>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_r",
          "name": "out_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_ap_vld",
          "name": "out_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "xi": {
      "index": "1",
      "direction": "in",
      "srcType": "vector<float, 4>*",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "xi",
          "name": "xi",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mro0": {
      "index": "2",
      "direction": "in",
      "srcType": "vector<unsigned int, 4>*",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "mro0",
          "name": "mro0",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mro1": {
      "index": "3",
      "direction": "in",
      "srcType": "vector<unsigned int, 4>*",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "mro1",
          "name": "mro1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mro2": {
      "index": "4",
      "direction": "in",
      "srcType": "vector<unsigned int, 4>*",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "mro2",
          "name": "mro2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mro3": {
      "index": "5",
      "direction": "in",
      "srcType": "vector<unsigned int, 4>*",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "mro3",
          "name": "mro3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "row": {
      "index": "6",
      "direction": "in",
      "srcType": "unsigned short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "row",
          "name": "row",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Macro_MAC_Acc4_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "2732",
    "Latency": "2742"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Macro_MAC_Acc4_top",
    "Version": "1.0",
    "DisplayName": "Macro_mac_acc4_top",
    "Revision": "2114015444",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Macro_MAC_Acc4_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/src\/awq_macro.cpp",
      "..\/..\/src\/awq_macro.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/Macro_MAC_Acc4_top_compute_mac.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_compute_mac_sub.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_entry_proc.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_fadd_32ns_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_fifo_w16_d3_S.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_fifo_w128_d3_S.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_fmul_32ns_32ns_32_5_max_dsp_1.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_337_3_proc.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_read_xi_to_stream.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_sitofp_32s_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_sparsemux_17_3_32_1_1.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top_start_for_Loop_VITIS_LOOP_324_2_proc_U0.vhd",
      "impl\/vhdl\/Macro_MAC_Acc4_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Macro_MAC_Acc4_top_compute_mac.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_compute_mac_sub.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_entry_proc.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_fadd_32ns_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_fifo_w16_d3_S.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_fifo_w32_d2_S.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_fifo_w32_d2_S_x.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_fifo_w128_d3_S.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_flow_control_loop_pipe.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_fmul_32ns_32ns_32_5_max_dsp_1.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_337_3_proc.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_read_xi_to_stream.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_sitofp_32s_32_6_no_dsp_1.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_sparsemux_17_3_32_1_1.v",
      "impl\/verilog\/Macro_MAC_Acc4_top_start_for_Loop_VITIS_LOOP_324_2_proc_U0.v",
      "impl\/verilog\/Macro_MAC_Acc4_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Macro_MAC_Acc4_top_fadd_32ns_32ns_32_6_no_dsp_1_ip.tcl",
      "impl\/misc\/Macro_MAC_Acc4_top_fmul_32ns_32ns_32_5_max_dsp_1_ip.tcl",
      "impl\/misc\/Macro_MAC_Acc4_top_sitofp_32s_32_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Macro_MAC_Acc4_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "Macro_MAC_Acc4_top_fadd_32ns_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Macro_MAC_Acc4_top_fadd_32ns_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Macro_MAC_Acc4_top_fmul_32ns_32ns_32_5_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Macro_MAC_Acc4_top_fmul_32ns_32ns_32_5_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Macro_MAC_Acc4_top_sitofp_32s_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Macro_MAC_Acc4_top_sitofp_32s_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "out_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "128",
      "portMap": {"out_r": "DATA"},
      "ports": ["out_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "xi": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"xi": "DATA"},
      "ports": ["xi"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "xi"
        }]
    },
    "mro0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"mro0": "DATA"},
      "ports": ["mro0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mro0"
        }]
    },
    "mro1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"mro1": "DATA"},
      "ports": ["mro1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mro1"
        }]
    },
    "mro2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"mro2": "DATA"},
      "ports": ["mro2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mro2"
        }]
    },
    "mro3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"mro3": "DATA"},
      "ports": ["mro3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mro3"
        }]
    },
    "row": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"row": "DATA"},
      "ports": ["row"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "row"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "out_r": {
      "dir": "out",
      "width": "128"
    },
    "out_r_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "xi": {
      "dir": "in",
      "width": "128"
    },
    "mro0": {
      "dir": "in",
      "width": "128"
    },
    "mro1": {
      "dir": "in",
      "width": "128"
    },
    "mro2": {
      "dir": "in",
      "width": "128"
    },
    "mro3": {
      "dir": "in",
      "width": "128"
    },
    "row": {
      "dir": "in",
      "width": "16"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Macro_MAC_Acc4_top",
      "BindInstances": "xi_c_U mro0_c_U mro1_c_U mro2_c_U mro3_c_U row_c_U pout_local0_U pout_local0_1_U pout_local0_2_U pout_local0_3_U pout_local0_4_U pout_local0_5_U pout_local0_6_U pout_local0_7_U pout_local1_U pout_local1_1_U pout_local1_2_U pout_local1_3_U pout_local1_4_U pout_local1_5_U pout_local1_6_U pout_local1_7_U pout_local2_U pout_local2_1_U pout_local2_2_U pout_local2_3_U pout_local2_4_U pout_local2_5_U pout_local2_6_U pout_local2_7_U pout_local3_U pout_local3_1_U pout_local3_2_U pout_local3_3_U pout_local3_4_U pout_local3_5_U pout_local3_6_U pout_local3_7_U",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_324_2_proc",
          "InstanceName": "Loop_VITIS_LOOP_324_2_proc_U0",
          "BindInstances": "icmp_ln324_fu_1843_p2 add_ln324_fu_1848_p2 xi0_s_M_elems_V_0_fifo_U xi0_s_M_elems_V_1_fifo_U xi0_s_M_elems_V_2_fifo_U xi0_s_M_elems_V_3_fifo_U xi0_s_M_elems_V_4_fifo_U xi0_s_M_elems_V_5_fifo_U xi0_s_M_elems_V_6_fifo_U xi0_s_M_elems_V_7_fifo_U xi1_s_M_elems_V_0_fifo_U xi1_s_M_elems_V_1_fifo_U xi1_s_M_elems_V_2_fifo_U xi1_s_M_elems_V_3_fifo_U xi1_s_M_elems_V_4_fifo_U xi1_s_M_elems_V_5_fifo_U xi1_s_M_elems_V_6_fifo_U xi1_s_M_elems_V_7_fifo_U xi2_s_M_elems_V_0_fifo_U xi2_s_M_elems_V_1_fifo_U xi2_s_M_elems_V_2_fifo_U xi2_s_M_elems_V_3_fifo_U xi2_s_M_elems_V_4_fifo_U xi2_s_M_elems_V_5_fifo_U xi2_s_M_elems_V_6_fifo_U xi2_s_M_elems_V_7_fifo_U xi3_s_M_elems_V_0_fifo_U xi3_s_M_elems_V_1_fifo_U xi3_s_M_elems_V_2_fifo_U xi3_s_M_elems_V_3_fifo_U xi3_s_M_elems_V_4_fifo_U xi3_s_M_elems_V_5_fifo_U xi3_s_M_elems_V_6_fifo_U xi3_s_M_elems_V_7_fifo_U mro0_s_M_elems_V_0_fifo_U mro0_s_M_elems_V_1_fifo_U mro0_s_M_elems_V_2_fifo_U mro0_s_M_elems_V_3_fifo_U mro0_s_M_elems_V_4_fifo_U mro0_s_M_elems_V_5_fifo_U mro0_s_M_elems_V_6_fifo_U mro0_s_M_elems_V_7_fifo_U mro1_s_M_elems_V_0_fifo_U mro1_s_M_elems_V_1_fifo_U mro1_s_M_elems_V_2_fifo_U mro1_s_M_elems_V_3_fifo_U mro1_s_M_elems_V_4_fifo_U mro1_s_M_elems_V_5_fifo_U mro1_s_M_elems_V_6_fifo_U mro1_s_M_elems_V_7_fifo_U mro2_s_M_elems_V_0_fifo_U mro2_s_M_elems_V_1_fifo_U mro2_s_M_elems_V_2_fifo_U mro2_s_M_elems_V_3_fifo_U mro2_s_M_elems_V_4_fifo_U mro2_s_M_elems_V_5_fifo_U mro2_s_M_elems_V_6_fifo_U mro2_s_M_elems_V_7_fifo_U mro3_s_M_elems_V_0_fifo_U mro3_s_M_elems_V_1_fifo_U mro3_s_M_elems_V_2_fifo_U mro3_s_M_elems_V_3_fifo_U mro3_s_M_elems_V_4_fifo_U mro3_s_M_elems_V_5_fifo_U mro3_s_M_elems_V_6_fifo_U mro3_s_M_elems_V_7_fifo_U",
          "Instances": [
            {
              "ModuleName": "read_xi_to_stream",
              "InstanceName": "grp_read_xi_to_stream_fu_1054",
              "BindInstances": "icmp_ln116_fu_416_p2 add_ln116_fu_422_p2 icmp_ln122_fu_440_p2"
            },
            {
              "ModuleName": "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1",
              "InstanceName": "grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123",
              "BindInstances": "icmp_ln146_fu_256_p2 add_ln146_fu_262_p2"
            },
            {
              "ModuleName": "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11",
              "InstanceName": "grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143",
              "BindInstances": "icmp_ln146_fu_256_p2 add_ln146_fu_262_p2"
            },
            {
              "ModuleName": "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13",
              "InstanceName": "grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163",
              "BindInstances": "icmp_ln146_fu_256_p2 add_ln146_fu_262_p2"
            },
            {
              "ModuleName": "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15",
              "InstanceName": "grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183",
              "BindInstances": "icmp_ln146_fu_256_p2 add_ln146_fu_262_p2"
            },
            {
              "ModuleName": "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2",
              "InstanceName": "grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203",
              "BindInstances": "icmp_ln154_fu_160_p2 add_ln154_fu_166_p2 icmp_ln160_fu_184_p2"
            },
            {
              "ModuleName": "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22",
              "InstanceName": "grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227",
              "BindInstances": "icmp_ln154_fu_160_p2 add_ln154_fu_166_p2 icmp_ln160_fu_184_p2"
            },
            {
              "ModuleName": "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24",
              "InstanceName": "grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251",
              "BindInstances": "icmp_ln154_fu_160_p2 add_ln154_fu_166_p2 icmp_ln160_fu_184_p2"
            },
            {
              "ModuleName": "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26",
              "InstanceName": "grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275",
              "BindInstances": "icmp_ln154_fu_160_p2 add_ln154_fu_166_p2 icmp_ln160_fu_184_p2"
            },
            {
              "ModuleName": "compute_mac",
              "InstanceName": "grp_compute_mac_fu_1299",
              "BindInstances": "icmp_ln235_fu_984_p2 add_ln235_fu_990_p2 sparsemux_17_3_32_1_1_U195 sparsemux_17_3_32_1_1_U196 fadd_32ns_32ns_32_6_no_dsp_1_U187 sparsemux_17_3_32_1_1_U197 sparsemux_17_3_32_1_1_U198 fadd_32ns_32ns_32_6_no_dsp_1_U188 sparsemux_17_3_32_1_1_U199 sparsemux_17_3_32_1_1_U200 fadd_32ns_32ns_32_6_no_dsp_1_U189 sparsemux_17_3_32_1_1_U201 sparsemux_17_3_32_1_1_U202 fadd_32ns_32ns_32_6_no_dsp_1_U190 fadd_32ns_32ns_32_6_no_dsp_1_U191 fadd_32ns_32ns_32_6_no_dsp_1_U192 fadd_32ns_32ns_32_6_no_dsp_1_U193 sparsemux_17_3_32_1_1_U203 fadd_32ns_32ns_32_6_no_dsp_1_U194",
              "Instances": [
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_360",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_400",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_440",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_480",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_520",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_560",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_600",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_640",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                }
              ]
            },
            {
              "ModuleName": "compute_mac",
              "InstanceName": "grp_compute_mac_fu_1359",
              "BindInstances": "icmp_ln235_fu_984_p2 add_ln235_fu_990_p2 sparsemux_17_3_32_1_1_U195 sparsemux_17_3_32_1_1_U196 fadd_32ns_32ns_32_6_no_dsp_1_U187 sparsemux_17_3_32_1_1_U197 sparsemux_17_3_32_1_1_U198 fadd_32ns_32ns_32_6_no_dsp_1_U188 sparsemux_17_3_32_1_1_U199 sparsemux_17_3_32_1_1_U200 fadd_32ns_32ns_32_6_no_dsp_1_U189 sparsemux_17_3_32_1_1_U201 sparsemux_17_3_32_1_1_U202 fadd_32ns_32ns_32_6_no_dsp_1_U190 fadd_32ns_32ns_32_6_no_dsp_1_U191 fadd_32ns_32ns_32_6_no_dsp_1_U192 fadd_32ns_32ns_32_6_no_dsp_1_U193 sparsemux_17_3_32_1_1_U203 fadd_32ns_32ns_32_6_no_dsp_1_U194",
              "Instances": [
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_360",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_400",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_440",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_480",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_520",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_560",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_600",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_640",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                }
              ]
            },
            {
              "ModuleName": "compute_mac",
              "InstanceName": "grp_compute_mac_fu_1419",
              "BindInstances": "icmp_ln235_fu_984_p2 add_ln235_fu_990_p2 sparsemux_17_3_32_1_1_U195 sparsemux_17_3_32_1_1_U196 fadd_32ns_32ns_32_6_no_dsp_1_U187 sparsemux_17_3_32_1_1_U197 sparsemux_17_3_32_1_1_U198 fadd_32ns_32ns_32_6_no_dsp_1_U188 sparsemux_17_3_32_1_1_U199 sparsemux_17_3_32_1_1_U200 fadd_32ns_32ns_32_6_no_dsp_1_U189 sparsemux_17_3_32_1_1_U201 sparsemux_17_3_32_1_1_U202 fadd_32ns_32ns_32_6_no_dsp_1_U190 fadd_32ns_32ns_32_6_no_dsp_1_U191 fadd_32ns_32ns_32_6_no_dsp_1_U192 fadd_32ns_32ns_32_6_no_dsp_1_U193 sparsemux_17_3_32_1_1_U203 fadd_32ns_32ns_32_6_no_dsp_1_U194",
              "Instances": [
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_360",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_400",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_440",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_480",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_520",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_560",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_600",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_640",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                }
              ]
            },
            {
              "ModuleName": "compute_mac",
              "InstanceName": "grp_compute_mac_fu_1479",
              "BindInstances": "icmp_ln235_fu_984_p2 add_ln235_fu_990_p2 sparsemux_17_3_32_1_1_U195 sparsemux_17_3_32_1_1_U196 fadd_32ns_32ns_32_6_no_dsp_1_U187 sparsemux_17_3_32_1_1_U197 sparsemux_17_3_32_1_1_U198 fadd_32ns_32ns_32_6_no_dsp_1_U188 sparsemux_17_3_32_1_1_U199 sparsemux_17_3_32_1_1_U200 fadd_32ns_32ns_32_6_no_dsp_1_U189 sparsemux_17_3_32_1_1_U201 sparsemux_17_3_32_1_1_U202 fadd_32ns_32ns_32_6_no_dsp_1_U190 fadd_32ns_32ns_32_6_no_dsp_1_U191 fadd_32ns_32ns_32_6_no_dsp_1_U192 fadd_32ns_32ns_32_6_no_dsp_1_U193 sparsemux_17_3_32_1_1_U203 fadd_32ns_32ns_32_6_no_dsp_1_U194",
              "Instances": [
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_360",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_400",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_440",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_480",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_520",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_560",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_600",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                },
                {
                  "ModuleName": "compute_mac_sub",
                  "InstanceName": "grp_compute_mac_sub_fu_640",
                  "BindInstances": "icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159"
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_337_3_proc",
          "InstanceName": "Loop_VITIS_LOOP_337_3_proc_U0",
          "BindInstances": "select_ln337_fu_413_p3 ch_fu_421_p3 icmp_ln351_fu_433_p2 add_ln337_1_fu_439_p2 select_ln351_12_fu_445_p3 select_ln351_13_fu_454_p3 select_ln351_14_fu_463_p3 select_ln351_15_fu_472_p3 select_ln351_8_fu_481_p3 select_ln351_9_fu_490_p3 select_ln351_10_fu_499_p3 select_ln351_11_fu_508_p3 select_ln351_4_fu_517_p3 select_ln351_5_fu_526_p3 select_ln351_6_fu_535_p3 select_ln351_7_fu_544_p3 select_ln351_fu_553_p3 select_ln351_1_fu_562_p3 select_ln351_2_fu_571_p3 select_ln351_3_fu_580_p3 group_fu_618_p2 icmp_ln338_fu_624_p2 add_ln337_fu_630_p2 icmp_ln337_fu_636_p2"
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "read_xi_to_stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_mac_sub": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_mac": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_324_2_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_337_3_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Macro_MAC_Acc4_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.825"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "74",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "read_xi_to_stream": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.825"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_116_1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "138",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "365",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.527"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_146_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "261",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "121",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.825"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_154_2",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "163",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.527"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_146_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "261",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "121",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.825"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_154_2",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "163",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.527"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_146_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "261",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "121",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.825"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_154_2",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "163",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.527"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_146_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "261",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "121",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.825"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_154_2",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "163",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_mac_sub": {
        "Latency": {
          "LatencyBest": "59",
          "LatencyAvg": "59",
          "LatencyWorst": "59",
          "PipelineII": "45",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.520"
        },
        "Loops": [{
            "Name": "lp_cmp_sub_h",
            "TripCount": "8",
            "Latency": "57",
            "PipelineII": "5",
            "PipelineDepth": "23"
          }],
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "2374",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "2196",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_mac": {
        "Latency": {
          "LatencyBest": "93",
          "LatencyAvg": "93",
          "LatencyWorst": "93",
          "PipelineII": "93",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.520"
        },
        "Loops": [{
            "Name": "lp_cmp_mac_cplocal",
            "TripCount": "8",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "25"
          }],
        "Area": {
          "DSP": "96",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "7",
          "FF": "23884",
          "AVAIL_FF": "234240",
          "UTIL_FF": "10",
          "LUT": "21430",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "18",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_324_2_proc": {
        "Latency": {
          "LatencyBest": "2731",
          "LatencyAvg": "2731",
          "LatencyWorst": "2731",
          "PipelineII": "2731",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.520"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_324_2",
            "TripCount": "14",
            "Latency": "2730",
            "PipelineII": "",
            "PipelineDepth": "195"
          }],
        "Area": {
          "DSP": "384",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "30",
          "FF": "106497",
          "AVAIL_FF": "234240",
          "UTIL_FF": "45",
          "LUT": "93138",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "79",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_337_3_proc": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.799"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_337_3_VITIS_LOOP_338_4",
            "TripCount": "8",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "142",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "780",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Macro_MAC_Acc4_top": {
        "Latency": {
          "LatencyBest": "2742",
          "LatencyAvg": "2742",
          "LatencyWorst": "2742",
          "PipelineII": "2732",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.520"
        },
        "Area": {
          "DSP": "384",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "30",
          "FF": "110405",
          "AVAIL_FF": "234240",
          "UTIL_FF": "47",
          "LUT": "96553",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "82",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-28 16:44:22 +08",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
