Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 05:14:12 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row1_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_76 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row1_reg[4]/CK (DFF_X1)                0.0000     0.0000 r
  row1_reg[4]/Q (DFF_X1)                 0.6350     0.6350 f
  U763/ZN (XNOR2_X1)                     0.4212     1.0562 r
  U1004/ZN (XNOR2_X1)                    0.3994     1.4556 r
  U1003/ZN (XNOR2_X1)                    0.3556     1.8112 r
  U948/ZN (INV_X1)                       0.0930     1.9042 f
  U1226/ZN (NAND4_X1)                    0.2313     2.1355 r
  R_76/D (DFF_X1)                        0.0000     2.1355 r
  data arrival time                                 2.1355

  clock clk (rise edge)                  2.4400     2.4400
  clock network delay (ideal)            0.0000     2.4400
  clock uncertainty                     -0.0500     2.3900
  R_76/CK (DFF_X1)                       0.0000     2.3900 r
  library setup time                    -0.2532     2.1368
  data required time                                2.1368
  -----------------------------------------------------------
  data required time                                2.1368
  data arrival time                                -2.1355
  -----------------------------------------------------------
  slack (MET)                                       0.0013


1
