#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x560f4b7810a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560f4b883ff0 .scope module, "top_tb" "top_tb" 3 3;
 .timescale -9 -12;
v0x560f4b954890_0 .var "awaddr_reg", 31 0;
v0x560f4b954990_0 .var "clk", 0 0;
v0x560f4b954a50_0 .net "cs_n", 0 0, L_0x560f4b9774a0;  1 drivers
I0x560f4b69b5a0 .island tran;
p0x7fba1be27488 .port I0x560f4b69b5a0, L_0x560f4b976de0;
v0x560f4b954af0_0 .net8 "io", 3 0, p0x7fba1be27488;  1 drivers, strength-aware
v0x560f4b954be0_0 .net "irq", 0 0, L_0x560f4b96bae0;  1 drivers
v0x560f4b954d20_0 .net "m_araddr", 31 0, L_0x560f4b96f240;  1 drivers
v0x560f4b954e10_0 .var "m_arready", 0 0;
v0x560f4b954f00_0 .net "m_arvalid", 0 0, L_0x560f4b96f8f0;  1 drivers
v0x560f4b954ff0_0 .net "m_awaddr", 31 0, L_0x560f4b96fbd0;  1 drivers
v0x560f4b9550b0_0 .var "m_awready", 0 0;
v0x560f4b9551a0_0 .net "m_awvalid", 0 0, L_0x560f4b96fc70;  1 drivers
v0x560f4b955290_0 .net "m_bready", 0 0, L_0x560f4b96ffc0;  1 drivers
v0x560f4b955380_0 .var "m_bvalid", 0 0;
L_0x7fba1bdd8380 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f4b955470_0 .net "m_rdata", 31 0, L_0x7fba1bdd8380;  1 drivers
v0x560f4b955580_0 .net "m_rready", 0 0, L_0x560f4b96f960;  1 drivers
v0x560f4b955670_0 .var "m_rvalid", 0 0;
v0x560f4b955760_0 .net "m_wdata", 31 0, L_0x560f4b96fd70;  1 drivers
v0x560f4b955870_0 .var "m_wready", 0 0;
v0x560f4b955960_0 .net "m_wstrb", 3 0, L_0x560f4b96ff20;  1 drivers
v0x560f4b955a70_0 .net "m_wvalid", 0 0, L_0x560f4b96fe10;  1 drivers
v0x560f4b955b60 .array "mem", 3 0, 31 0;
v0x560f4b955c20_0 .var "paddr", 11 0;
v0x560f4b955d30_0 .var "penable", 0 0;
v0x560f4b955e20_0 .net "prdata", 31 0, v0x560f4b8bea20_0;  1 drivers
L_0x7fba1bdd7018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560f4b955f30_0 .net "pready", 0 0, L_0x7fba1bdd7018;  1 drivers
v0x560f4b956020_0 .var "psel", 0 0;
v0x560f4b956110_0 .net "pslverr", 0 0, v0x560f4b920090_0;  1 drivers
v0x560f4b956200_0 .var "pstrb", 3 0;
v0x560f4b956310_0 .var "pwdata", 31 0;
v0x560f4b956420_0 .var "pwrite", 0 0;
v0x560f4b956510_0 .var "resetn", 0 0;
v0x560f4b9565b0_0 .var "s_araddr", 31 0;
v0x560f4b9566c0_0 .net "s_arready", 0 0, v0x560f4b944d70_0;  1 drivers
v0x560f4b9569c0_0 .var "s_arvalid", 0 0;
v0x560f4b956ab0_0 .net "s_rdata", 31 0, v0x560f4b947180_0;  1 drivers
v0x560f4b956bc0_0 .var "s_rready", 0 0;
v0x560f4b956cb0_0 .net "s_rresp", 1 0, v0x560f4b9473c0_0;  1 drivers
v0x560f4b956dc0_0 .net "s_rvalid", 0 0, v0x560f4b9478b0_0;  1 drivers
v0x560f4b956eb0_0 .net "sclk", 0 0, L_0x560f4b977310;  1 drivers
p0x7fba1be29f48 .port I0x560f4b69b5a0, L_0x560f4b977820;
 .tranvp 4 1 0, I0x560f4b69b5a0, p0x7fba1be27488 p0x7fba1be29f48;
p0x7fba1be29f78 .port I0x560f4b69b5a0, L_0x560f4b977bc0;
 .tranvp 4 1 1, I0x560f4b69b5a0, p0x7fba1be27488 p0x7fba1be29f78;
p0x7fba1be29fa8 .port I0x560f4b69b5a0, L_0x560f4b977ee0;
 .tranvp 4 1 2, I0x560f4b69b5a0, p0x7fba1be27488 p0x7fba1be29fa8;
p0x7fba1be29fd8 .port I0x560f4b69b5a0, L_0x560f4b978350;
 .tranvp 4 1 3, I0x560f4b69b5a0, p0x7fba1be27488 p0x7fba1be29fd8;
S_0x560f4b8f1e30 .scope task, "apb_write" "apb_write" 3 141, 3 141 0, S_0x560f4b883ff0;
 .timescale -9 -12;
v0x560f4b91ad30_0 .var "addr", 11 0;
v0x560f4b919e50_0 .var "data", 31 0;
E_0x560f4b6d8010 .event posedge, v0x560f4b8ecfc0_0;
TD_top_tb.apb_write ;
    %wait E_0x560f4b6d8010;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b956020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b955d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b956420_0, 0;
    %load/vec4 v0x560f4b91ad30_0;
    %assign/vec4 v0x560f4b955c20_0, 0;
    %load/vec4 v0x560f4b919e50_0;
    %assign/vec4 v0x560f4b956310_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x560f4b956200_0, 0;
    %wait E_0x560f4b6d8010;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b955d30_0, 0;
    %wait E_0x560f4b6d8010;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b956020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b955d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b956420_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x560f4b955c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b956310_0, 0;
    %end;
S_0x560f4b8e1700 .scope module, "dut" "qspi_controller" 3 52, 4 7 0, S_0x560f4b883ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 32 "m_axi_awaddr";
    .port_info 12 /OUTPUT 1 "m_axi_awvalid";
    .port_info 13 /INPUT 1 "m_axi_awready";
    .port_info 14 /OUTPUT 32 "m_axi_wdata";
    .port_info 15 /OUTPUT 1 "m_axi_wvalid";
    .port_info 16 /OUTPUT 4 "m_axi_wstrb";
    .port_info 17 /INPUT 1 "m_axi_wready";
    .port_info 18 /INPUT 1 "m_axi_bvalid";
    .port_info 19 /INPUT 2 "m_axi_bresp";
    .port_info 20 /OUTPUT 1 "m_axi_bready";
    .port_info 21 /OUTPUT 32 "m_axi_araddr";
    .port_info 22 /OUTPUT 1 "m_axi_arvalid";
    .port_info 23 /INPUT 1 "m_axi_arready";
    .port_info 24 /INPUT 32 "m_axi_rdata";
    .port_info 25 /INPUT 1 "m_axi_rvalid";
    .port_info 26 /INPUT 2 "m_axi_rresp";
    .port_info 27 /OUTPUT 1 "m_axi_rready";
    .port_info 28 /INPUT 32 "s_axi_awaddr";
    .port_info 29 /INPUT 1 "s_axi_awvalid";
    .port_info 30 /OUTPUT 1 "s_axi_awready";
    .port_info 31 /INPUT 32 "s_axi_wdata";
    .port_info 32 /INPUT 4 "s_axi_wstrb";
    .port_info 33 /INPUT 1 "s_axi_wvalid";
    .port_info 34 /OUTPUT 1 "s_axi_wready";
    .port_info 35 /OUTPUT 2 "s_axi_bresp";
    .port_info 36 /OUTPUT 1 "s_axi_bvalid";
    .port_info 37 /INPUT 1 "s_axi_bready";
    .port_info 38 /INPUT 32 "s_axi_araddr";
    .port_info 39 /INPUT 1 "s_axi_arvalid";
    .port_info 40 /OUTPUT 1 "s_axi_arready";
    .port_info 41 /OUTPUT 32 "s_axi_rdata";
    .port_info 42 /OUTPUT 2 "s_axi_rresp";
    .port_info 43 /OUTPUT 1 "s_axi_rvalid";
    .port_info 44 /INPUT 1 "s_axi_rready";
    .port_info 45 /OUTPUT 1 "sclk";
    .port_info 46 /OUTPUT 1 "cs_n";
    .port_info 47 /INOUT 4 "io";
    .port_info 48 /OUTPUT 1 "irq";
P_0x560f4b6acc70 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x560f4b6accb0 .param/l "APB_ADDR_WIDTH" 0 4 9, +C4<00000000000000000000000000001100>;
P_0x560f4b6accf0 .param/l "APB_WINDOW_LSB" 0 4 10, +C4<00000000000000000000000000001100>;
P_0x560f4b6acd30 .param/l "FIFO_DEPTH" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x560f4b6acd70 .param/l "HAS_PSTRB" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x560f4b6acdb0 .param/l "HAS_WP" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x560f4b6acdf0 .param/l "LEVEL_WIDTH" 1 4 80, +C4<00000000000000000000000000000101>;
L_0x560f4b96bbd0 .functor OR 1, v0x560f4b8ed540_0, v0x560f4b901f40_0, C4<0>, C4<0>;
L_0x560f4b96bc90 .functor OR 1, L_0x560f4b96bbd0, v0x560f4b945470_0, C4<0>, C4<0>;
L_0x560f4b96bf30 .functor OR 1, v0x560f4b936530_0, L_0x560f4b967450, C4<0>, C4<0>;
L_0x560f4b96c630 .functor OR 1, L_0x560f4b9678e0, v0x560f4b9360d0_0, C4<0>, C4<0>;
L_0x560f4b96c6f0 .functor OR 1, L_0x560f4b96c630, v0x560f4b9467b0_0, C4<0>, C4<0>;
L_0x560f4b96c800 .functor NOT 1, L_0x560f4b968af0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96c940 .functor AND 1, v0x560f4b8cea00_0, L_0x560f4b96c800, C4<1>, C4<1>;
L_0x560f4b96c9b0 .functor NOT 1, v0x560f4b945470_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96ca70 .functor AND 1, L_0x560f4b96c940, L_0x560f4b96c9b0, C4<1>, C4<1>;
L_0x560f4b970110 .functor NOT 1, L_0x560f4b968af0, C4<0>, C4<0>, C4<0>;
L_0x560f4b970210 .functor AND 1, L_0x560f4b969090, L_0x560f4b970110, C4<1>, C4<1>;
L_0x560f4b971ad0 .functor OR 1, v0x560f4b89afb0_0, v0x560f4b947970_0, C4<0>, C4<0>;
L_0x560f4b9725b0 .functor NOT 1, L_0x560f4b96a8d0, C4<0>, C4<0>, C4<0>;
L_0x560f4b972750 .functor BUFZ 1, L_0x560f4b968b90, C4<0>, C4<0>, C4<0>;
L_0x560f4b971c30 .functor BUFZ 1, L_0x560f4b969420, C4<0>, C4<0>, C4<0>;
L_0x560f4b972980 .functor BUFZ 1, L_0x560f4b968d20, C4<0>, C4<0>, C4<0>;
L_0x560f4b973470 .functor BUFZ 1, L_0x560f4b968e50, C4<0>, C4<0>, C4<0>;
L_0x560f4b973850 .functor NOT 1, v0x560f4b945470_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b973960 .functor AND 1, L_0x560f4b976480, L_0x560f4b973850, C4<1>, C4<1>;
v0x560f4b949290_0 .net *"_ivl_28", 0 0, L_0x560f4b96c630;  1 drivers
v0x560f4b949390_0 .net *"_ivl_32", 0 0, L_0x560f4b96c800;  1 drivers
v0x560f4b949470_0 .net *"_ivl_34", 0 0, L_0x560f4b96c940;  1 drivers
v0x560f4b949560_0 .net *"_ivl_36", 0 0, L_0x560f4b96c9b0;  1 drivers
v0x560f4b949640_0 .net *"_ivl_40", 0 0, L_0x560f4b970110;  1 drivers
L_0x7fba1bdd7cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f4b949770_0 .net/2u *"_ivl_46", 1 0, L_0x7fba1bdd7cc0;  1 drivers
L_0x7fba1bdd7d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f4b949850_0 .net/2u *"_ivl_50", 1 0, L_0x7fba1bdd7d08;  1 drivers
v0x560f4b949930_0 .net *"_ivl_6", 0 0, L_0x560f4b96bbd0;  1 drivers
L_0x7fba1bdd7d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560f4b949a10_0 .net/2u *"_ivl_62", 0 0, L_0x7fba1bdd7d50;  1 drivers
v0x560f4b949af0_0 .net *"_ivl_64", 0 0, L_0x560f4b9725b0;  1 drivers
L_0x7fba1bdd7d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f4b949bd0_0 .net/2u *"_ivl_78", 31 0, L_0x7fba1bdd7d98;  1 drivers
L_0x7fba1bdd7de0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560f4b949cb0_0 .net/2u *"_ivl_82", 31 0, L_0x7fba1bdd7de0;  1 drivers
L_0x7fba1bdd7e28 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f4b949d90_0 .net/2u *"_ivl_86", 28 0, L_0x7fba1bdd7e28;  1 drivers
v0x560f4b949e70_0 .net *"_ivl_98", 0 0, L_0x560f4b973850;  1 drivers
v0x560f4b949f50_0 .net "addr_bytes_w", 1 0, L_0x560f4b96a510;  1 drivers
v0x560f4b94a010_0 .net "addr_lanes_w", 1 0, L_0x560f4b96a2c0;  1 drivers
v0x560f4b94a120_0 .net "burst_size_w", 3 0, L_0x560f4b96af80;  1 drivers
v0x560f4b94a230_0 .net "clk", 0 0, v0x560f4b954990_0;  1 drivers
v0x560f4b94a2d0_0 .net "clk_div_w", 2 0, L_0x560f4b969380;  1 drivers
v0x560f4b94a390_0 .net "cmd_addr_w", 31 0, v0x560f4b8d0140_0;  1 drivers
v0x560f4b94a4a0_0 .net "cmd_busy_w", 0 0, v0x560f4b8ed540_0;  1 drivers
v0x560f4b94a590_0 .net "cmd_done_set_w", 0 0, v0x560f4b8b1fa0_0;  1 drivers
v0x560f4b94a680_0 .net "cmd_lanes_w", 1 0, L_0x560f4b96a120;  1 drivers
v0x560f4b94a790_0 .net "cmd_len_w", 31 0, v0x560f4b8cf1c0_0;  1 drivers
v0x560f4b94a8a0_0 .net "cmd_start_pulse", 0 0, L_0x560f4b96ca70;  1 drivers
v0x560f4b94a940_0 .net "cmd_start_w", 0 0, v0x560f4b8cea00_0;  1 drivers
v0x560f4b94a9e0_0 .net "cmd_trigger_clr_w", 0 0, v0x560f4b8b1290_0;  1 drivers
v0x560f4b94aad0_0 .net "cpha_w", 0 0, L_0x560f4b968e50;  1 drivers
v0x560f4b94ab70_0 .net "cpol_w", 0 0, L_0x560f4b968d20;  1 drivers
v0x560f4b94ac10_0 .net "cs_auto_w", 0 0, L_0x560f4b969420;  1 drivers
v0x560f4b94acb0_0 .net "cs_delay_w", 1 0, L_0x560f4b969690;  1 drivers
v0x560f4b94ad50_0 .net "cs_level_w", 1 0, L_0x560f4b9695f0;  1 drivers
v0x560f4b94adf0_0 .net "cs_n", 0 0, L_0x560f4b9774a0;  alias, 1 drivers
v0x560f4b94ae90_0 .net "cs_n_int", 0 0, v0x560f4b93e140_0;  1 drivers
v0x560f4b94af80_0 .net "data_lanes_w", 1 0, L_0x560f4b96a360;  1 drivers
v0x560f4b94b070_0 .net "dma_addr_w", 31 0, L_0x560f4b96b300;  1 drivers
v0x560f4b94b160_0 .net "dma_axi_err_w", 0 0, v0x560f4b8926d0_0;  1 drivers
v0x560f4b94b250_0 .net "dma_busy_w", 0 0, v0x560f4b901f40_0;  1 drivers
v0x560f4b94b2f0_0 .net "dma_dir_w", 0 0, L_0x560f4b96b020;  1 drivers
v0x560f4b94b3e0_0 .net "dma_done_set_w", 0 0, v0x560f4b8f2250_0;  1 drivers
v0x560f4b94b4d0_0 .net "dma_en_w", 0 0, L_0x560f4b969090;  1 drivers
v0x560f4b94b570_0 .net "dma_len_w", 31 0, L_0x560f4b96b370;  1 drivers
v0x560f4b94b660_0 .net "dummy_cycles_w", 3 0, L_0x560f4b96a710;  1 drivers
v0x560f4b94b750_0 .net "enable_w", 0 0, L_0x560f4b968340;  1 drivers
v0x560f4b94b7f0_0 .net "extra_dummy_w", 7 0, L_0x560f4b96ada0;  1 drivers
v0x560f4b94b8e0_0 .net "fifo_rx_empty_w", 0 0, L_0x560f4b96c4a0;  1 drivers
v0x560f4b94b980_0 .net "fifo_rx_full_w", 0 0, L_0x560f4b96c400;  1 drivers
v0x560f4b94ba20_0 .net "fifo_rx_level_w", 4 0, v0x560f4b937d20_0;  1 drivers
v0x560f4b94bb10_0 .net "fifo_rx_rd_data_w", 31 0, v0x560f4b937e80_0;  1 drivers
v0x560f4b94bbb0_0 .net "fifo_rx_re_csr_w", 0 0, L_0x560f4b9678e0;  1 drivers
v0x560f4b94bc50_0 .net "fifo_rx_re_dma_w", 0 0, v0x560f4b9360d0_0;  1 drivers
v0x560f4b94bcf0_0 .net "fifo_tx_data_csr_w", 31 0, L_0x560f4b9675b0;  1 drivers
v0x560f4b94bd90_0 .net "fifo_tx_data_dma_w", 31 0, v0x560f4b9362b0_0;  1 drivers
v0x560f4b94be30_0 .net "fifo_tx_data_w", 31 0, L_0x560f4b96c040;  1 drivers
v0x560f4b94bed0_0 .net "fifo_tx_empty_w", 0 0, L_0x560f4b96c2c0;  1 drivers
v0x560f4b94bf70_0 .net "fifo_tx_full_w", 0 0, L_0x560f4b96c180;  1 drivers
v0x560f4b94c010_0 .net "fifo_tx_level_w", 4 0, v0x560f4b938f50_0;  1 drivers
v0x560f4b94c100_0 .net "fifo_tx_rd_data_w", 31 0, v0x560f4b9390e0_0;  1 drivers
v0x560f4b94c1a0_0 .net "fifo_tx_rd_en_w", 0 0, L_0x560f4b973960;  1 drivers
v0x560f4b94c240_0 .net "fifo_tx_we_csr_w", 0 0, L_0x560f4b967450;  1 drivers
v0x560f4b94c2e0_0 .net "fifo_tx_we_dma_w", 0 0, v0x560f4b936530_0;  1 drivers
v0x560f4b94c380_0 .net "fifo_tx_we_w", 0 0, L_0x560f4b96bf30;  1 drivers
v0x560f4b94c450_0 .net "fsm_addr_bytes_w", 1 0, L_0x560f4b972140;  1 drivers
v0x560f4b94c520_0 .net "fsm_addr_lanes_w", 1 0, L_0x560f4b971db0;  1 drivers
v0x560f4b94c5f0_0 .net "fsm_addr_w", 31 0, L_0x560f4b972d20;  1 drivers
v0x560f4b94cad0_0 .net "fsm_clk_div_w", 31 0, L_0x560f4b973210;  1 drivers
v0x560f4b94cba0_0 .net "fsm_cmd_lanes_w", 1 0, L_0x560f4b971670;  1 drivers
v0x560f4b94cc70_0 .net "fsm_cpha_w", 0 0, L_0x560f4b973470;  1 drivers
v0x560f4b94cd40_0 .net "fsm_cpol_w", 0 0, L_0x560f4b972980;  1 drivers
v0x560f4b94ce10_0 .net "fsm_cs_auto_w", 0 0, L_0x560f4b971c30;  1 drivers
v0x560f4b94cee0_0 .net "fsm_data_lanes_w", 1 0, L_0x560f4b971f30;  1 drivers
v0x560f4b94cfb0_0 .net "fsm_dir_w", 0 0, L_0x560f4b9726b0;  1 drivers
v0x560f4b94d080_0 .net "fsm_done_w", 0 0, L_0x560f4b974a10;  1 drivers
v0x560f4b94d120_0 .net "fsm_dummy_cycles_w", 3 0, L_0x560f4b972480;  1 drivers
v0x560f4b94d1f0_0 .net "fsm_len_w", 31 0, L_0x560f4b972ed0;  1 drivers
v0x560f4b94d2c0_0 .net "fsm_mode_bits_w", 7 0, L_0x560f4b972b60;  1 drivers
v0x560f4b94d390_0 .net "fsm_mode_en_w", 0 0, L_0x560f4b972270;  1 drivers
v0x560f4b94d460_0 .net "fsm_opcode_w", 7 0, L_0x560f4b9728e0;  1 drivers
v0x560f4b94d530_0 .net "fsm_quad_en_w", 0 0, L_0x560f4b972750;  1 drivers
v0x560f4b94d600_0 .net "fsm_rx_data_w", 31 0, v0x560f4b93f970_0;  1 drivers
v0x560f4b94d6f0_0 .net "fsm_rx_wen_w", 0 0, v0x560f4b93fb00_0;  1 drivers
v0x560f4b94d7e0_0 .net "fsm_start_from_cmd", 0 0, v0x560f4b89afb0_0;  1 drivers
v0x560f4b94d880_0 .net "fsm_start_w", 0 0, L_0x560f4b971ad0;  1 drivers
v0x560f4b94d920_0 .net "fsm_tx_data_w", 31 0, L_0x560f4b973530;  1 drivers
v0x560f4b94d9f0_0 .net "fsm_tx_empty_w", 0 0, L_0x560f4b9736c0;  1 drivers
v0x560f4b94dac0_0 .net "fsm_tx_ren_w", 0 0, L_0x560f4b976480;  1 drivers
v0x560f4b94dbb0_0 .net "fsm_xip_cont_w", 0 0, L_0x560f4b972840;  1 drivers
v0x560f4b94dc50_0 .net "hold_en_w", 0 0, L_0x560f4b969250;  1 drivers
v0x560f4b94dd20_0 .net "incr_addr_w", 0 0, L_0x560f4b96b260;  1 drivers
v0x560f4b94de10_0 .net8 "io", 3 0, p0x7fba1be27488;  alias, 1 drivers, strength-aware
v0x560f4b94deb0_0 .net "irq", 0 0, L_0x560f4b96bae0;  alias, 1 drivers
v0x560f4b94df80_0 .net "is_write_w", 0 0, L_0x560f4b96a8d0;  1 drivers
v0x560f4b94e070_0 .net "m_axi_araddr", 31 0, L_0x560f4b96f240;  alias, 1 drivers
v0x560f4b94e110_0 .net "m_axi_arready", 0 0, v0x560f4b954e10_0;  1 drivers
v0x560f4b94e1e0_0 .net "m_axi_arvalid", 0 0, L_0x560f4b96f8f0;  alias, 1 drivers
v0x560f4b94e2b0_0 .net "m_axi_awaddr", 31 0, L_0x560f4b96fbd0;  alias, 1 drivers
v0x560f4b94e380_0 .net "m_axi_awready", 0 0, v0x560f4b9550b0_0;  1 drivers
v0x560f4b94e450_0 .net "m_axi_awvalid", 0 0, L_0x560f4b96fc70;  alias, 1 drivers
v0x560f4b94e520_0 .net "m_axi_bready", 0 0, L_0x560f4b96ffc0;  alias, 1 drivers
L_0x7fba1bdd8218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f4b94e5f0_0 .net "m_axi_bresp", 1 0, L_0x7fba1bdd8218;  1 drivers
v0x560f4b94e6c0_0 .net "m_axi_bvalid", 0 0, v0x560f4b955380_0;  1 drivers
v0x560f4b94e760_0 .net "m_axi_rdata", 31 0, L_0x7fba1bdd8380;  alias, 1 drivers
v0x560f4b94e830_0 .net "m_axi_rready", 0 0, L_0x560f4b96f960;  alias, 1 drivers
L_0x7fba1bdd8260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f4b94e900_0 .net "m_axi_rresp", 1 0, L_0x7fba1bdd8260;  1 drivers
v0x560f4b94e9d0_0 .net "m_axi_rvalid", 0 0, v0x560f4b955670_0;  1 drivers
v0x560f4b94eaa0_0 .net "m_axi_wdata", 31 0, L_0x560f4b96fd70;  alias, 1 drivers
v0x560f4b94eb70_0 .net "m_axi_wready", 0 0, v0x560f4b955870_0;  1 drivers
v0x560f4b94ec40_0 .net "m_axi_wstrb", 3 0, L_0x560f4b96ff20;  alias, 1 drivers
v0x560f4b94ed10_0 .net "m_axi_wvalid", 0 0, L_0x560f4b96fe10;  alias, 1 drivers
v0x560f4b94ede0_0 .net "mode_bits_w", 7 0, L_0x560f4b96ab40;  1 drivers
v0x560f4b94eed0_0 .net "mode_en_cfg_w", 0 0, L_0x560f4b968f80;  1 drivers
v0x560f4b94efc0_0 .net "mode_en_w", 0 0, L_0x560f4b9691b0;  1 drivers
v0x560f4b94f060_0 .net "opcode_w", 7 0, L_0x560f4b96a970;  1 drivers
v0x560f4b94f150_0 .net "paddr", 11 0, v0x560f4b955c20_0;  1 drivers
v0x560f4b94f1f0_0 .net "penable", 0 0, v0x560f4b955d30_0;  1 drivers
v0x560f4b94f290_0 .net "prdata", 31 0, v0x560f4b8bea20_0;  alias, 1 drivers
v0x560f4b94f360_0 .net "pready", 0 0, L_0x7fba1bdd7018;  alias, 1 drivers
v0x560f4b94f430_0 .net "psel", 0 0, v0x560f4b956020_0;  1 drivers
v0x560f4b94f500_0 .net "pslverr", 0 0, v0x560f4b920090_0;  alias, 1 drivers
v0x560f4b94f5d0_0 .net "pstrb", 3 0, v0x560f4b956200_0;  1 drivers
v0x560f4b94f6a0_0 .net "pwdata", 31 0, v0x560f4b956310_0;  1 drivers
v0x560f4b94f770_0 .net "pwrite", 0 0, v0x560f4b956420_0;  1 drivers
v0x560f4b94f840_0 .net "quad_en_w", 0 0, L_0x560f4b968b90;  1 drivers
v0x560f4b94f8e0_0 .net "resetn", 0 0, v0x560f4b956510_0;  1 drivers
v0x560f4b94f980_0 .net "s_axi_araddr", 31 0, v0x560f4b9565b0_0;  1 drivers
v0x560f4b94fa50_0 .net "s_axi_arready", 0 0, v0x560f4b944d70_0;  alias, 1 drivers
v0x560f4b94fb20_0 .net "s_axi_arvalid", 0 0, v0x560f4b9569c0_0;  1 drivers
o0x7fba1be27ab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560f4b94fbf0_0 .net "s_axi_awaddr", 31 0, o0x7fba1be27ab8;  0 drivers
v0x560f4b94fcc0_0 .net "s_axi_awready", 0 0, v0x560f4b945090_0;  1 drivers
L_0x7fba1bdd82a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b950570_0 .net "s_axi_awvalid", 0 0, L_0x7fba1bdd82a8;  1 drivers
L_0x7fba1bdd8338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b950640_0 .net "s_axi_bready", 0 0, L_0x7fba1bdd8338;  1 drivers
v0x560f4b950710_0 .net "s_axi_bresp", 1 0, v0x560f4b9452d0_0;  1 drivers
v0x560f4b9507e0_0 .net "s_axi_bvalid", 0 0, v0x560f4b945530_0;  1 drivers
v0x560f4b9508b0_0 .net "s_axi_rdata", 31 0, v0x560f4b947180_0;  alias, 1 drivers
v0x560f4b950980_0 .net "s_axi_rready", 0 0, v0x560f4b956bc0_0;  1 drivers
v0x560f4b950a50_0 .net "s_axi_rresp", 1 0, v0x560f4b9473c0_0;  alias, 1 drivers
v0x560f4b950b20_0 .net "s_axi_rvalid", 0 0, v0x560f4b9478b0_0;  alias, 1 drivers
o0x7fba1be28298 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560f4b950bf0_0 .net "s_axi_wdata", 31 0, o0x7fba1be28298;  0 drivers
v0x560f4b950cc0_0 .net "s_axi_wready", 0 0, v0x560f4b947fb0_0;  1 drivers
o0x7fba1be28328 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x560f4b950d90_0 .net "s_axi_wstrb", 3 0, o0x7fba1be28328;  0 drivers
L_0x7fba1bdd82f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b950e60_0 .net "s_axi_wvalid", 0 0, L_0x7fba1bdd82f0;  1 drivers
v0x560f4b950f30_0 .net "sclk", 0 0, L_0x560f4b977310;  alias, 1 drivers
v0x560f4b951000_0 .net "sclk_int", 0 0, L_0x560f4b973f20;  1 drivers
L_0x7fba1bdd7408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b9510f0_0 .net "wp_en_w", 0 0, L_0x7fba1bdd7408;  1 drivers
v0x560f4b951190_0 .net "xip_active_w", 0 0, v0x560f4b948210_0;  1 drivers
v0x560f4b951280_0 .net "xip_addr_bytes_w", 1 0, L_0x560f4b969550;  1 drivers
v0x560f4b951370_0 .net "xip_busy_w", 0 0, v0x560f4b945470_0;  1 drivers
v0x560f4b951410_0 .net "xip_cont_read_w", 0 0, L_0x560f4b969a30;  1 drivers
v0x560f4b9514b0_0 .net "xip_data_lanes_w", 1 0, L_0x560f4b9697e0;  1 drivers
v0x560f4b9515a0_0 .net "xip_dummy_cycles_w", 3 0, L_0x560f4b969990;  1 drivers
v0x560f4b951690_0 .net "xip_en_w", 0 0, L_0x560f4b968af0;  1 drivers
v0x560f4b951780_0 .net "xip_fifo_rx_re_w", 0 0, v0x560f4b9467b0_0;  1 drivers
v0x560f4b951820_0 .net "xip_mode_bits_w", 7 0, L_0x560f4b96a080;  1 drivers
v0x560f4b951910_0 .net "xip_mode_en_w", 0 0, L_0x560f4b969c30;  1 drivers
v0x560f4b951a00_0 .net "xip_read_op_w", 7 0, L_0x560f4b969e50;  1 drivers
v0x560f4b951af0_0 .net "xip_start_w", 0 0, v0x560f4b947970_0;  1 drivers
v0x560f4b951b90_0 .net "xip_tx_data_w", 31 0, v0x560f4b947b10_0;  1 drivers
v0x560f4b951c30_0 .net "xip_tx_empty_w", 0 0, v0x560f4b947bf0_0;  1 drivers
v0x560f4b951cd0_0 .net "xip_write_en_w", 0 0, L_0x560f4b969cd0;  1 drivers
v0x560f4b951dc0_0 .net "xip_write_op_w", 7 0, L_0x560f4b969ef0;  1 drivers
L_0x560f4b96bdf0 .part v0x560f4b938f50_0, 0, 4;
L_0x560f4b96be90 .part v0x560f4b937d20_0, 0, 4;
L_0x560f4b96c040 .functor MUXZ 32, L_0x560f4b9675b0, v0x560f4b9362b0_0, v0x560f4b936530_0, C4<>;
L_0x560f4b971670 .functor MUXZ 2, L_0x560f4b96a120, L_0x7fba1bdd7cc0, v0x560f4b945470_0, C4<>;
L_0x560f4b971db0 .functor MUXZ 2, L_0x560f4b96a2c0, L_0x7fba1bdd7d08, v0x560f4b945470_0, C4<>;
L_0x560f4b971f30 .functor MUXZ 2, L_0x560f4b96a360, L_0x560f4b9697e0, v0x560f4b945470_0, C4<>;
L_0x560f4b972140 .functor MUXZ 2, L_0x560f4b96a510, L_0x560f4b969550, v0x560f4b945470_0, C4<>;
L_0x560f4b972270 .functor MUXZ 1, L_0x560f4b968f80, L_0x560f4b969c30, v0x560f4b945470_0, C4<>;
L_0x560f4b972480 .functor MUXZ 4, L_0x560f4b96a710, L_0x560f4b969990, v0x560f4b945470_0, C4<>;
L_0x560f4b9726b0 .functor MUXZ 1, L_0x560f4b9725b0, L_0x7fba1bdd7d50, v0x560f4b945470_0, C4<>;
L_0x560f4b972840 .functor MUXZ 1, L_0x560f4b969a30, L_0x560f4b969a30, v0x560f4b945470_0, C4<>;
L_0x560f4b9728e0 .functor MUXZ 8, L_0x560f4b96a970, L_0x560f4b969e50, v0x560f4b945470_0, C4<>;
L_0x560f4b972b60 .functor MUXZ 8, L_0x560f4b96ab40, L_0x560f4b96a080, v0x560f4b945470_0, C4<>;
L_0x560f4b972d20 .functor MUXZ 32, v0x560f4b8d0140_0, L_0x7fba1bdd7d98, v0x560f4b945470_0, C4<>;
L_0x560f4b972ed0 .functor MUXZ 32, v0x560f4b8cf1c0_0, L_0x7fba1bdd7de0, v0x560f4b945470_0, C4<>;
L_0x560f4b973210 .concat [ 3 29 0 0], L_0x560f4b969380, L_0x7fba1bdd7e28;
L_0x560f4b973530 .functor MUXZ 32, v0x560f4b9390e0_0, v0x560f4b947b10_0, v0x560f4b945470_0, C4<>;
L_0x560f4b9736c0 .functor MUXZ 1, L_0x560f4b96c2c0, v0x560f4b947bf0_0, v0x560f4b945470_0, C4<>;
p0x7fba1be264f8 .port I0x560f4b69b5a0, L_0x560f4b9746f0;
 .tranvp 4 1 0, I0x560f4b69b5a0, p0x7fba1be27488 p0x7fba1be264f8;
p0x7fba1be26528 .port I0x560f4b69b5a0, L_0x560f4b974a80;
 .tranvp 4 1 1, I0x560f4b69b5a0, p0x7fba1be27488 p0x7fba1be26528;
p0x7fba1be26558 .port I0x560f4b69b5a0, L_0x560f4b974dd0;
 .tranvp 4 1 2, I0x560f4b69b5a0, p0x7fba1be27488 p0x7fba1be26558;
p0x7fba1be26588 .port I0x560f4b69b5a0, L_0x560f4b9752f0;
 .tranvp 4 1 3, I0x560f4b69b5a0, p0x7fba1be27488 p0x7fba1be26588;
S_0x560f4b8ddfd0 .scope module, "u_cmd_engine" "cmd_engine" 4 329, 5 9 0, S_0x560f4b8e1700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 32 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x560f4b91d990 .param/l "ADDR_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
L_0x560f4b96d070 .functor BUFZ 2, v0x560f4b8b1d60_0, C4<00>, C4<00>, C4<00>;
L_0x560f4b96d4e0 .functor BUFZ 2, v0x560f4b8ef550_0, C4<00>, C4<00>, C4<00>;
L_0x560f4b96d550 .functor BUFZ 2, v0x560f4b91c0a0_0, C4<00>, C4<00>, C4<00>;
L_0x560f4b96d5c0 .functor BUFZ 2, v0x560f4b8b0b20_0, C4<00>, C4<00>, C4<00>;
L_0x560f4b96d630 .functor BUFZ 1, v0x560f4b88a8a0_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96d6e0 .functor BUFZ 4, v0x560f4b8ca620_0, C4<0000>, C4<0000>, C4<0000>;
L_0x560f4b96d750 .functor NOT 1, v0x560f4b88c460_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96d810 .functor BUFZ 1, v0x560f4b763600_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96d880 .functor BUFZ 1, v0x560f4b8dd6e0_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96d950 .functor BUFZ 1, v0x560f4b8999d0_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96d9c0 .functor BUFZ 8, v0x560f4b885de0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x560f4b96daa0 .functor BUFZ 8, v0x560f4b88b1a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x560f4b96db10 .functor BUFZ 32, v0x560f4b8ed940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f4b96da30 .functor BUFZ 32, v0x560f4b88bfe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f4b96dc00 .functor BUFZ 32, v0x560f4b8ec340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f4b96dd00 .functor BUFZ 1, v0x560f4b8ddb40_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96ddd0 .functor BUFZ 1, v0x560f4b8b0ed0_0, C4<0>, C4<0>, C4<0>;
v0x560f4b918f70_0 .net *"_ivl_10", 4 0, L_0x560f4b96cf30;  1 drivers
v0x560f4b8fc970_0 .net *"_ivl_15", 0 0, L_0x560f4b96d180;  1 drivers
L_0x7fba1bdd7840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x560f4b8fb810_0 .net/2u *"_ivl_16", 3 0, L_0x7fba1bdd7840;  1 drivers
v0x560f4b8fa6b0_0 .net *"_ivl_19", 3 0, L_0x560f4b96d270;  1 drivers
L_0x7fba1bdd77b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b8f9550_0 .net/2u *"_ivl_2", 0 0, L_0x7fba1bdd77b0;  1 drivers
v0x560f4b8f25d0_0 .net *"_ivl_4", 4 0, L_0x560f4b96ccd0;  1 drivers
L_0x7fba1bdd77f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b8f1990_0 .net/2u *"_ivl_6", 0 0, L_0x7fba1bdd77f8;  1 drivers
v0x560f4b8f1a50_0 .net *"_ivl_9", 3 0, L_0x560f4b96ce00;  1 drivers
v0x560f4b8f1190_0 .net "addr_bytes_i", 1 0, L_0x560f4b96a510;  alias, 1 drivers
v0x560f4b8f0860_0 .net "addr_bytes_o", 1 0, L_0x560f4b96d5c0;  1 drivers
v0x560f4b8b0b20_0 .var "addr_bytes_r", 1 0;
v0x560f4b8efed0_0 .net "addr_lanes_i", 1 0, L_0x560f4b96a2c0;  alias, 1 drivers
v0x560f4b8efa10_0 .net "addr_lanes_o", 1 0, L_0x560f4b96d4e0;  1 drivers
v0x560f4b8ef550_0 .var "addr_lanes_r", 1 0;
v0x560f4b8ede00_0 .net "addr_o", 31 0, L_0x560f4b96db10;  1 drivers
v0x560f4b8ed940_0 .var "addr_r", 31 0;
v0x560f4b8ed480_0 .net "busy_o", 0 0, v0x560f4b8ed540_0;  alias, 1 drivers
v0x560f4b8ed540_0 .var "busy_r", 0 0;
v0x560f4b8ecfc0_0 .net "clk", 0 0, v0x560f4b954990_0;  alias, 1 drivers
v0x560f4b8ed060_0 .net "clk_div_i", 2 0, L_0x560f4b969380;  alias, 1 drivers
v0x560f4b8ecac0_0 .net "clk_div_o", 31 0, L_0x560f4b96dc00;  1 drivers
v0x560f4b8ec340_0 .var "clk_div_r", 31 0;
v0x560f4b8b9be0_0 .net "cmd_addr_i", 31 0, v0x560f4b8d0140_0;  alias, 1 drivers
v0x560f4b8b1fa0_0 .var "cmd_done_set_o", 0 0;
v0x560f4b8b2060_0 .net "cmd_lanes_i", 1 0, L_0x560f4b96a120;  alias, 1 drivers
v0x560f4b8b1ca0_0 .net "cmd_lanes_o", 1 0, L_0x560f4b96d070;  1 drivers
v0x560f4b8b1d60_0 .var "cmd_lanes_r", 1 0;
v0x560f4b8b1790_0 .net "cmd_len_i", 31 0, v0x560f4b8cf1c0_0;  alias, 1 drivers
v0x560f4b8b11d0_0 .net "cmd_start_i", 0 0, L_0x560f4b96ca70;  alias, 1 drivers
v0x560f4b8b1290_0 .var "cmd_trigger_clr_o", 0 0;
v0x560f4b91cad0_0 .net "cpha_i", 0 0, L_0x560f4b968e50;  alias, 1 drivers
v0x560f4b91cb70_0 .net "cpha_o", 0 0, L_0x560f4b96ddd0;  1 drivers
v0x560f4b8b0ed0_0 .var "cpha_r", 0 0;
v0x560f4b8b0f70_0 .net "cpol_i", 0 0, L_0x560f4b968d20;  alias, 1 drivers
v0x560f4b8dda80_0 .net "cpol_o", 0 0, L_0x560f4b96dd00;  1 drivers
v0x560f4b8ddb40_0 .var "cpol_r", 0 0;
v0x560f4b8e0a10_0 .net "cs_auto_i", 0 0, L_0x560f4b969420;  alias, 1 drivers
v0x560f4b8e0ad0_0 .net "cs_auto_o", 0 0, L_0x560f4b96d880;  1 drivers
v0x560f4b8dd6e0_0 .var "cs_auto_r", 0 0;
v0x560f4b8dd780_0 .net "data_lanes_i", 1 0, L_0x560f4b96a360;  alias, 1 drivers
v0x560f4b8dee10_0 .net "data_lanes_o", 1 0, L_0x560f4b96d550;  1 drivers
v0x560f4b91c0a0_0 .var "data_lanes_r", 1 0;
v0x560f4b8f8430_0 .net "dir_o", 0 0, L_0x560f4b96d750;  1 drivers
v0x560f4b8f84f0_0 .net "done_i", 0 0, L_0x560f4b974a10;  alias, 1 drivers
v0x560f4b8f6570_0 .net "dummy_cycles_i", 3 0, L_0x560f4b96a710;  alias, 1 drivers
v0x560f4b8cc370_0 .net "dummy_cycles_o", 3 0, L_0x560f4b96d6e0;  1 drivers
v0x560f4b8ca620_0 .var "dummy_cycles_r", 3 0;
v0x560f4b8c7b00_0 .net "dummy_eff", 3 0, L_0x560f4b96d350;  1 drivers
v0x560f4b886220_0 .net "dummy_sum", 4 0, L_0x560f4b96cfd0;  1 drivers
v0x560f4b88c820_0 .net "extra_dummy_i", 7 0, L_0x560f4b96ada0;  alias, 1 drivers
v0x560f4b88c3a0_0 .net "is_write_i", 0 0, L_0x560f4b96a8d0;  alias, 1 drivers
v0x560f4b88c460_0 .var "is_write_r", 0 0;
v0x560f4b88bf20_0 .net "len_o", 31 0, L_0x560f4b96da30;  1 drivers
v0x560f4b88bfe0_0 .var "len_r", 31 0;
v0x560f4b88baa0_0 .net "mode_bits_i", 7 0, L_0x560f4b96ab40;  alias, 1 drivers
v0x560f4b88b620_0 .net "mode_bits_o", 7 0, L_0x560f4b96daa0;  1 drivers
v0x560f4b88b1a0_0 .var "mode_bits_r", 7 0;
v0x560f4b88ad20_0 .net "mode_en_i", 0 0, L_0x560f4b968f80;  alias, 1 drivers
v0x560f4b88ade0_0 .net "mode_en_o", 0 0, L_0x560f4b96d630;  1 drivers
v0x560f4b88a8a0_0 .var "mode_en_r", 0 0;
v0x560f4b88a940_0 .net "opcode_i", 7 0, L_0x560f4b96a970;  alias, 1 drivers
v0x560f4b88a4b0_0 .net "opcode_o", 7 0, L_0x560f4b96d9c0;  1 drivers
v0x560f4b885de0_0 .var "opcode_r", 7 0;
v0x560f4b89c590_0 .net "quad_en_i", 0 0, L_0x560f4b968b90;  alias, 1 drivers
v0x560f4b89c650_0 .net "quad_en_o", 0 0, L_0x560f4b96d810;  1 drivers
v0x560f4b763600_0 .var "quad_en_r", 0 0;
v0x560f4b89af10_0 .net "resetn", 0 0, v0x560f4b956510_0;  alias, 1 drivers
v0x560f4b89afb0_0 .var "start_o", 0 0;
v0x560f4b89aa70_0 .net "xip_cont_read_i", 0 0, L_0x560f4b969a30;  alias, 1 drivers
v0x560f4b89ab30_0 .net "xip_cont_read_o", 0 0, L_0x560f4b96d950;  1 drivers
v0x560f4b8999d0_0 .var "xip_cont_read_r", 0 0;
L_0x560f4b96ccd0 .concat [ 4 1 0 0], L_0x560f4b96a710, L_0x7fba1bdd77b0;
L_0x560f4b96ce00 .part L_0x560f4b96ada0, 0, 4;
L_0x560f4b96cf30 .concat [ 4 1 0 0], L_0x560f4b96ce00, L_0x7fba1bdd77f8;
L_0x560f4b96cfd0 .arith/sum 5, L_0x560f4b96ccd0, L_0x560f4b96cf30;
L_0x560f4b96d180 .part L_0x560f4b96cfd0, 4, 1;
L_0x560f4b96d270 .part L_0x560f4b96cfd0, 0, 4;
L_0x560f4b96d350 .functor MUXZ 4, L_0x560f4b96d270, L_0x7fba1bdd7840, L_0x560f4b96d180, C4<>;
S_0x560f4b8de3b0 .scope module, "u_csr" "csr" 4 204, 6 10 0, S_0x560f4b8e1700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "mode_en_o";
    .port_info 20 /OUTPUT 1 "hold_en_o";
    .port_info 21 /OUTPUT 1 "wp_en_o";
    .port_info 22 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 23 /OUTPUT 3 "clk_div_o";
    .port_info 24 /OUTPUT 1 "cs_auto_o";
    .port_info 25 /OUTPUT 2 "cs_level_o";
    .port_info 26 /OUTPUT 2 "cs_delay_o";
    .port_info 27 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 28 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 29 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 30 /OUTPUT 1 "xip_cont_read_o";
    .port_info 31 /OUTPUT 1 "xip_mode_en_o";
    .port_info 32 /OUTPUT 1 "xip_write_en_o";
    .port_info 33 /OUTPUT 8 "xip_read_op_o";
    .port_info 34 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 35 /OUTPUT 8 "xip_write_op_o";
    .port_info 36 /OUTPUT 2 "cmd_lanes_o";
    .port_info 37 /OUTPUT 2 "addr_lanes_o";
    .port_info 38 /OUTPUT 2 "data_lanes_o";
    .port_info 39 /OUTPUT 2 "addr_bytes_o";
    .port_info 40 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 41 /OUTPUT 4 "dummy_cycles_o";
    .port_info 42 /OUTPUT 1 "is_write_o";
    .port_info 43 /OUTPUT 8 "opcode_o";
    .port_info 44 /OUTPUT 8 "mode_bits_o";
    .port_info 45 /OUTPUT 32 "cmd_addr_o";
    .port_info 46 /OUTPUT 32 "cmd_len_o";
    .port_info 47 /OUTPUT 8 "extra_dummy_o";
    .port_info 48 /OUTPUT 4 "burst_size_o";
    .port_info 49 /OUTPUT 1 "dma_dir_o";
    .port_info 50 /OUTPUT 1 "incr_addr_o";
    .port_info 51 /OUTPUT 32 "dma_addr_o";
    .port_info 52 /OUTPUT 32 "dma_len_o";
    .port_info 53 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 54 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 55 /INPUT 32 "fifo_rx_data_i";
    .port_info 56 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 57 /OUTPUT 5 "int_en_o";
    .port_info 58 /INPUT 1 "cmd_done_set_i";
    .port_info 59 /INPUT 1 "dma_done_set_i";
    .port_info 60 /INPUT 1 "err_set_i";
    .port_info 61 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 62 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 63 /INPUT 1 "busy_i";
    .port_info 64 /INPUT 1 "xip_active_i";
    .port_info 65 /INPUT 1 "cmd_done_i";
    .port_info 66 /INPUT 1 "dma_done_i";
    .port_info 67 /INPUT 4 "tx_level_i";
    .port_info 68 /INPUT 4 "rx_level_i";
    .port_info 69 /INPUT 1 "tx_empty_i";
    .port_info 70 /INPUT 1 "rx_full_i";
    .port_info 71 /INPUT 1 "timeout_i";
    .port_info 72 /INPUT 1 "overrun_i";
    .port_info 73 /INPUT 1 "underrun_i";
    .port_info 74 /INPUT 1 "axi_err_i";
    .port_info 75 /OUTPUT 1 "irq";
P_0x560f4b934ac0 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x560f4b934b00 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x560f4b934b40 .param/l "CLK_DIV_ADDR" 1 6 131, C4<000000010100>;
P_0x560f4b934b80 .param/l "CMD_ADDR_ADDR" 1 6 137, C4<000000101100>;
P_0x560f4b934bc0 .param/l "CMD_CFG_ADDR" 1 6 135, C4<000000100100>;
P_0x560f4b934c00 .param/l "CMD_DUMMY_ADDR" 1 6 139, C4<000000110100>;
P_0x560f4b934c40 .param/l "CMD_LEN_ADDR" 1 6 138, C4<000000110000>;
P_0x560f4b934c80 .param/l "CMD_OP_ADDR" 1 6 136, C4<000000101000>;
P_0x560f4b934cc0 .param/l "CS_CTRL_ADDR" 1 6 132, C4<000000011000>;
P_0x560f4b934d00 .param/l "CTRL_ADDR" 1 6 127, C4<000000000100>;
P_0x560f4b934d40 .param/l "DMA_CFG_ADDR" 1 6 140, C4<000000111000>;
P_0x560f4b934d80 .param/l "DMA_DST_ADDR" 1 6 141, C4<000000111100>;
P_0x560f4b934dc0 .param/l "DMA_LEN_ADDR" 1 6 142, C4<000001000000>;
P_0x560f4b934e00 .param/l "ERR_STAT_ADDR" 1 6 146, C4<000001010000>;
P_0x560f4b934e40 .param/l "FIFO_RX_ADDR" 1 6 144, C4<000001001000>;
P_0x560f4b934e80 .param/l "FIFO_STAT_ADDR" 1 6 145, C4<000001001100>;
P_0x560f4b934ec0 .param/l "FIFO_TX_ADDR" 1 6 143, C4<000001000100>;
P_0x560f4b934f00 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x560f4b934f40 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x560f4b934f80 .param/l "ID_ADDR" 1 6 126, C4<000000000000>;
P_0x560f4b934fc0 .param/l "ID_VALUE" 1 6 158, C4<00011010000000000001000010000001>;
P_0x560f4b935000 .param/l "INT_EN_ADDR" 1 6 129, C4<000000001100>;
P_0x560f4b935040 .param/l "INT_STAT_ADDR" 1 6 130, C4<000000010000>;
P_0x560f4b935080 .param/l "STATUS_ADDR" 1 6 128, C4<000000001000>;
P_0x560f4b9350c0 .param/l "WIN" 1 6 123, +C4<00000000000000000000000000001100>;
P_0x560f4b935100 .param/l "XIP_CFG_ADDR" 1 6 133, C4<000000011100>;
P_0x560f4b935140 .param/l "XIP_CMD_ADDR" 1 6 134, C4<000000100000>;
L_0x560f4b8b93d0 .functor NOT 1, v0x560f4b955d30_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b8ccc60 .functor AND 1, v0x560f4b956020_0, L_0x560f4b8b93d0, C4<1>, C4<1>;
L_0x560f4b8dc3d0 .functor AND 1, v0x560f4b956020_0, v0x560f4b955d30_0, C4<1>, C4<1>;
L_0x560f4b8a2180 .functor AND 1, L_0x560f4b8dc3d0, v0x560f4b956420_0, C4<1>, C4<1>;
L_0x560f4b8bc590 .functor NOT 1, v0x560f4b956420_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b6cb730 .functor AND 1, L_0x560f4b8dc3d0, L_0x560f4b8bc590, C4<1>, C4<1>;
L_0x560f4b883580 .functor BUFZ 12, v0x560f4b955c20_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x560f4b9570b0 .functor AND 1, L_0x560f4b8a2180, v0x560f4b8b22a0_0, C4<1>, C4<1>;
L_0x560f4b957170 .functor NOT 1, v0x560f4b8ee8d0_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b9571e0 .functor AND 1, L_0x560f4b9570b0, L_0x560f4b957170, C4<1>, C4<1>;
L_0x560f4b967450 .functor AND 1, L_0x560f4b9571e0, L_0x560f4b967360, C4<1>, C4<1>;
L_0x560f4b9675b0 .functor BUFZ 32, v0x560f4b956310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f4b9676e0 .functor AND 1, L_0x560f4b6cb730, v0x560f4b8b22a0_0, C4<1>, C4<1>;
L_0x560f4b9678e0 .functor AND 1, L_0x560f4b9676e0, L_0x560f4b9677f0, C4<1>, C4<1>;
L_0x560f4b967670 .functor AND 1, L_0x560f4b9571e0, L_0x560f4b967ba0, C4<1>, C4<1>;
L_0x560f4b967dc0 .functor AND 1, L_0x560f4b967670, L_0x560f4b967cd0, C4<1>, C4<1>;
L_0x560f4b968090 .functor AND 1, L_0x560f4b967dc0, L_0x560f4b967f60, C4<1>, C4<1>;
L_0x560f4b968230 .functor AND 1, L_0x560f4b968090, L_0x560f4b968150, C4<1>, C4<1>;
L_0x560f4b9684d0 .functor NOT 1, L_0x560f4b9683e0, C4<0>, C4<0>, C4<0>;
L_0x560f4b968590 .functor AND 1, L_0x560f4b968230, L_0x560f4b9684d0, C4<1>, C4<1>;
L_0x560f4b968750 .functor NOT 1, L_0x560f4b96bc90, C4<0>, C4<0>, C4<0>;
L_0x560f4b9687c0 .functor AND 1, L_0x560f4b968590, L_0x560f4b968750, C4<1>, C4<1>;
L_0x560f4b968f80 .functor BUFZ 1, L_0x560f4b9691b0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96b300 .functor BUFZ 32, v0x560f4b8cd740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f4b96b370 .functor BUFZ 32, v0x560f4b89a4a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f4b96b9d0 .functor AND 5, L_0x560f4b96b6d0, L_0x560f4b96b7c0, C4<11111>, C4<11111>;
L_0x7fba1bdd7180 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x560f4b8949b0_0 .net "CLKDIV_WMASK", 31 0, L_0x7fba1bdd7180;  1 drivers
L_0x7fba1bdd72a0 .functor BUFT 1, C4<00000000000000000001111111111111>, C4<0>, C4<0>, C4<0>;
v0x560f4b894440_0 .net "CMDCFG_WMASK", 31 0, L_0x7fba1bdd72a0;  1 drivers
L_0x7fba1bdd7330 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x560f4b893fa0_0 .net "CMDDMY_WMASK", 31 0, L_0x7fba1bdd7330;  1 drivers
L_0x7fba1bdd72e8 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x560f4b8bf000_0 .net "CMDOP_WMASK", 31 0, L_0x7fba1bdd72e8;  1 drivers
L_0x7fba1bdd71c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x560f4b917d30_0 .net "CSCTRL_WMASK", 31 0, L_0x7fba1bdd71c8;  1 drivers
L_0x7fba1bdd7138 .functor BUFT 1, C4<00000000000000000000001011111111>, C4<0>, C4<0>, C4<0>;
v0x560f4b918150_0 .net "CTRL_WMASK", 31 0, L_0x7fba1bdd7138;  1 drivers
L_0x7fba1bdd7378 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x560f4b91ccf0_0 .net "DMACFG_WMASK", 31 0, L_0x7fba1bdd7378;  1 drivers
L_0x7fba1bdd7210 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x560f4b91cdd0_0 .net "XIPCFG_WMASK", 31 0, L_0x7fba1bdd7210;  1 drivers
L_0x7fba1bdd7258 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x560f4b8b6fc0_0 .net "XIPCMD_WMASK", 31 0, L_0x7fba1bdd7258;  1 drivers
v0x560f4b8b70a0_0 .net *"_ivl_0", 0 0, L_0x560f4b8b93d0;  1 drivers
v0x560f4b8c6810_0 .net *"_ivl_171", 4 0, L_0x560f4b96b6d0;  1 drivers
v0x560f4b8c68f0_0 .net *"_ivl_173", 4 0, L_0x560f4b96b7c0;  1 drivers
v0x560f4b8ccda0_0 .net *"_ivl_174", 4 0, L_0x560f4b96b9d0;  1 drivers
v0x560f4b8cce60_0 .net *"_ivl_18", 0 0, L_0x560f4b9570b0;  1 drivers
v0x560f4b8c9af0_0 .net *"_ivl_20", 0 0, L_0x560f4b957170;  1 drivers
L_0x7fba1bdd70a8 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x560f4b8c9bd0_0 .net/2u *"_ivl_24", 11 0, L_0x7fba1bdd70a8;  1 drivers
v0x560f4b8e1320_0 .net *"_ivl_26", 0 0, L_0x560f4b967360;  1 drivers
v0x560f4b8e13e0_0 .net *"_ivl_32", 0 0, L_0x560f4b9676e0;  1 drivers
L_0x7fba1bdd70f0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x560f4b8e0f40_0 .net/2u *"_ivl_34", 11 0, L_0x7fba1bdd70f0;  1 drivers
v0x560f4b8e1020_0 .net *"_ivl_36", 0 0, L_0x560f4b9677f0;  1 drivers
L_0x7fba1bdd73c0 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x560f4b8e06e0_0 .net/2u *"_ivl_58", 11 0, L_0x7fba1bdd73c0;  1 drivers
v0x560f4b8e07c0_0 .net *"_ivl_60", 0 0, L_0x560f4b967ba0;  1 drivers
v0x560f4b8e0300_0 .net *"_ivl_62", 0 0, L_0x560f4b967670;  1 drivers
v0x560f4b8e03e0_0 .net *"_ivl_65", 0 0, L_0x560f4b967cd0;  1 drivers
v0x560f4b8dff20_0 .net *"_ivl_66", 0 0, L_0x560f4b967dc0;  1 drivers
v0x560f4b8e0000_0 .net *"_ivl_69", 0 0, L_0x560f4b967f60;  1 drivers
v0x560f4b8dfb40_0 .net *"_ivl_73", 0 0, L_0x560f4b968150;  1 drivers
v0x560f4b8dfc20_0 .net *"_ivl_74", 0 0, L_0x560f4b968230;  1 drivers
v0x560f4b8df760_0 .net *"_ivl_77", 0 0, L_0x560f4b9683e0;  1 drivers
v0x560f4b8df840_0 .net *"_ivl_78", 0 0, L_0x560f4b9684d0;  1 drivers
v0x560f4b8df380_0 .net *"_ivl_8", 0 0, L_0x560f4b8bc590;  1 drivers
v0x560f4b8df460_0 .net *"_ivl_80", 0 0, L_0x560f4b968590;  1 drivers
v0x560f4b8deb70_0 .net *"_ivl_82", 0 0, L_0x560f4b968750;  1 drivers
v0x560f4b76c710_0 .net "a", 11 0, L_0x560f4b883580;  1 drivers
v0x560f4b76c7f0_0 .net "access_phase", 0 0, L_0x560f4b8dc3d0;  1 drivers
v0x560f4b76c8b0_0 .net "addr_bytes_o", 1 0, L_0x560f4b96a510;  alias, 1 drivers
v0x560f4b8dec10_0 .net "addr_lanes_o", 1 0, L_0x560f4b96a2c0;  alias, 1 drivers
v0x560f4b8de790_0 .net "axi_err_i", 0 0, v0x560f4b8926d0_0;  alias, 1 drivers
v0x560f4b8de830_0 .net "burst_size_o", 3 0, L_0x560f4b96af80;  alias, 1 drivers
v0x560f4b8f7ff0_0 .net "busy_i", 0 0, L_0x560f4b96bc90;  1 drivers
v0x560f4b8f80b0_0 .net "clk_div_o", 2 0, L_0x560f4b969380;  alias, 1 drivers
v0x560f4b8c6d80_0 .var "clk_div_reg", 31 0;
v0x560f4b8c6e20_0 .net "cmd_addr_o", 31 0, v0x560f4b8d0140_0;  alias, 1 drivers
v0x560f4b8d0140_0 .var "cmd_addr_reg", 31 0;
v0x560f4b8d0200_0 .var "cmd_cfg_reg", 31 0;
L_0x7fba1bdd7528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b8cfd60_0 .net "cmd_done_i", 0 0, L_0x7fba1bdd7528;  1 drivers
v0x560f4b8cfe20_0 .var "cmd_done_latched", 0 0;
v0x560f4b8cf980_0 .net "cmd_done_set_i", 0 0, v0x560f4b8b1fa0_0;  alias, 1 drivers
v0x560f4b8cfa50_0 .var "cmd_dummy_reg", 31 0;
v0x560f4b8cf5a0_0 .net "cmd_lanes_o", 1 0, L_0x560f4b96a120;  alias, 1 drivers
v0x560f4b8cf690_0 .net "cmd_len_o", 31 0, v0x560f4b8cf1c0_0;  alias, 1 drivers
v0x560f4b8cf1c0_0 .var "cmd_len_reg", 31 0;
v0x560f4b8cf280_0 .var "cmd_op_reg", 31 0;
v0x560f4b8cede0_0 .net "cmd_start_o", 0 0, v0x560f4b8cea00_0;  alias, 1 drivers
v0x560f4b8ceea0_0 .net "cmd_trig_ok", 0 0, L_0x560f4b9687c0;  1 drivers
v0x560f4b8cea00_0 .var "cmd_trig_q", 0 0;
v0x560f4b8ceac0_0 .net "cmd_trig_wr", 0 0, L_0x560f4b968090;  1 drivers
v0x560f4b8ce620_0 .net "cmd_trigger_clr_i", 0 0, v0x560f4b8b1290_0;  alias, 1 drivers
v0x560f4b8ce6f0_0 .net "cpha_o", 0 0, L_0x560f4b968e50;  alias, 1 drivers
v0x560f4b8ce240_0 .net "cpol_o", 0 0, L_0x560f4b968d20;  alias, 1 drivers
v0x560f4b8ce310_0 .net "cs_auto_o", 0 0, L_0x560f4b969420;  alias, 1 drivers
v0x560f4b8cde60_0 .var "cs_ctrl_reg", 31 0;
v0x560f4b8cdf00_0 .net "cs_delay_o", 1 0, L_0x560f4b969690;  alias, 1 drivers
v0x560f4b8cda80_0 .net "cs_level_o", 1 0, L_0x560f4b9695f0;  alias, 1 drivers
v0x560f4b8cdb20_0 .var "ctrl_reg", 31 0;
v0x560f4b775b70_0 .net "data_lanes_o", 1 0, L_0x560f4b96a360;  alias, 1 drivers
v0x560f4b8cd6a0_0 .net "dma_addr_o", 31 0, L_0x560f4b96b300;  alias, 1 drivers
v0x560f4b8cd740_0 .var "dma_addr_reg", 31 0;
v0x560f4b8907b0_0 .var "dma_cfg_reg", 31 0;
v0x560f4b890890_0 .net "dma_dir_o", 0 0, L_0x560f4b96b020;  alias, 1 drivers
L_0x7fba1bdd7570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b889290_0 .net "dma_done_i", 0 0, L_0x7fba1bdd7570;  1 drivers
v0x560f4b889350_0 .var "dma_done_latched", 0 0;
v0x560f4b89bf50_0 .net "dma_done_set_i", 0 0, v0x560f4b8f2250_0;  alias, 1 drivers
v0x560f4b89c010_0 .net "dma_en_o", 0 0, L_0x560f4b969090;  alias, 1 drivers
v0x560f4b89bb70_0 .net "dma_len_o", 31 0, L_0x560f4b96b370;  alias, 1 drivers
v0x560f4b89a4a0_0 .var "dma_len_reg", 31 0;
v0x560f4b89a580_0 .net "dummy_cycles_o", 3 0, L_0x560f4b96a710;  alias, 1 drivers
v0x560f4b89a150_0 .net "enable_o", 0 0, L_0x560f4b968340;  alias, 1 drivers
L_0x7fba1bdd7450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b89a1f0_0 .net "err_set_i", 0 0, L_0x7fba1bdd7450;  1 drivers
v0x560f4b898b40_0 .var "err_stat_reg", 31 0;
v0x560f4b898c20_0 .net "extra_dummy_o", 7 0, L_0x560f4b96ada0;  alias, 1 drivers
v0x560f4b8c1850_0 .net "fifo_rx_data_i", 31 0, v0x560f4b937e80_0;  alias, 1 drivers
L_0x7fba1bdd74e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b8c1910_0 .net "fifo_rx_full_set_i", 0 0, L_0x7fba1bdd74e0;  1 drivers
v0x560f4b8c1470_0 .net "fifo_rx_re_o", 0 0, L_0x560f4b9678e0;  alias, 1 drivers
v0x560f4b8c1530_0 .net "fifo_tx_data_o", 31 0, L_0x560f4b9675b0;  alias, 1 drivers
L_0x7fba1bdd7498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b8c10b0_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7fba1bdd7498;  1 drivers
v0x560f4b8c1170_0 .net "fifo_tx_we_o", 0 0, L_0x560f4b967450;  alias, 1 drivers
v0x560f4b8c0cd0_0 .net "hold_en_o", 0 0, L_0x560f4b969250;  alias, 1 drivers
v0x560f4b8c0d90_0 .net "incr_addr_o", 0 0, L_0x560f4b96b260;  alias, 1 drivers
v0x560f4b8c08f0_0 .net "int_en_o", 4 0, L_0x560f4b96b4d0;  1 drivers
v0x560f4b8c04f0_0 .var "int_en_reg", 31 0;
v0x560f4b8c05d0_0 .var "int_stat_reg", 31 0;
v0x560f4b8c0110_0 .net "irq", 0 0, L_0x560f4b96bae0;  alias, 1 drivers
v0x560f4b8c01d0_0 .net "is_write_o", 0 0, L_0x560f4b96a8d0;  alias, 1 drivers
v0x560f4b8bfd30_0 .net "lsb_first_o", 0 0, L_0x560f4b968ff0;  1 drivers
v0x560f4b8bfdd0_0 .net "mode_bits_o", 7 0, L_0x560f4b96ab40;  alias, 1 drivers
v0x560f4b8bf950_0 .net "mode_en_cfg_o", 0 0, L_0x560f4b968f80;  alias, 1 drivers
v0x560f4b8bfa20_0 .net "mode_en_o", 0 0, L_0x560f4b9691b0;  alias, 1 drivers
v0x560f4b8bf570_0 .net "opcode_o", 7 0, L_0x560f4b96a970;  alias, 1 drivers
L_0x7fba1bdd7600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b8bf640_0 .net "overrun_i", 0 0, L_0x7fba1bdd7600;  1 drivers
v0x560f4b8bed60_0 .net "paddr", 11 0, v0x560f4b955c20_0;  alias, 1 drivers
v0x560f4b8bee00_0 .net "pclk", 0 0, v0x560f4b954990_0;  alias, 1 drivers
v0x560f4b8be980_0 .net "penable", 0 0, v0x560f4b955d30_0;  alias, 1 drivers
v0x560f4b8bea20_0 .var "prdata", 31 0;
v0x560f4b8be5a0_0 .net "pready", 0 0, L_0x7fba1bdd7018;  alias, 1 drivers
v0x560f4b8be660_0 .net "presetn", 0 0, v0x560f4b956510_0;  alias, 1 drivers
v0x560f4b91fff0_0 .net "psel", 0 0, v0x560f4b956020_0;  alias, 1 drivers
v0x560f4b920090_0 .var "pslverr", 0 0;
v0x560f4b923410_0 .net "pstrb", 3 0, v0x560f4b956200_0;  alias, 1 drivers
L_0x7fba1bdd7060 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x560f4b9234f0_0 .net "pstrb_eff", 3 0, L_0x7fba1bdd7060;  1 drivers
v0x560f4b9222b0_0 .net "pwdata", 31 0, v0x560f4b956310_0;  alias, 1 drivers
v0x560f4b922390_0 .net "pwrite", 0 0, v0x560f4b956420_0;  alias, 1 drivers
v0x560f4b921150_0 .net "quad_en_o", 0 0, L_0x560f4b968b90;  alias, 1 drivers
v0x560f4b921220_0 .net "read_phase", 0 0, L_0x560f4b6cb730;  1 drivers
v0x560f4b8ee8d0_0 .var "ro_addr", 0 0;
v0x560f4b8ee990_0 .net "rx_full_i", 0 0, L_0x560f4b96c400;  alias, 1 drivers
v0x560f4b8dcca0_0 .net "rx_level_i", 3 0, L_0x560f4b96be90;  1 drivers
v0x560f4b8dcd80_0 .net "setup_phase", 0 0, L_0x560f4b8ccc60;  1 drivers
L_0x7fba1bdd75b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b8af830_0 .net "timeout_i", 0 0, L_0x7fba1bdd75b8;  1 drivers
v0x560f4b8af8f0_0 .net "tx_empty_i", 0 0, L_0x560f4b96c2c0;  alias, 1 drivers
v0x560f4b8ba870_0 .net "tx_level_i", 3 0, L_0x560f4b96bdf0;  1 drivers
L_0x7fba1bdd7648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b8ba930_0 .net "underrun_i", 0 0, L_0x7fba1bdd7648;  1 drivers
v0x560f4b8b22a0_0 .var "valid_addr", 0 0;
v0x560f4b8b2340_0 .net "wp_en_o", 0 0, L_0x7fba1bdd7408;  alias, 1 drivers
v0x560f4b8b1ad0_0 .net "wr_ok", 0 0, L_0x560f4b9571e0;  1 drivers
v0x560f4b8b1b90_0 .net "write_phase", 0 0, L_0x560f4b8a2180;  1 drivers
v0x560f4b8f3120_0 .net "xip_active_i", 0 0, v0x560f4b948210_0;  alias, 1 drivers
v0x560f4b8f31c0_0 .net "xip_addr_bytes_o", 1 0, L_0x560f4b969550;  alias, 1 drivers
v0x560f4b8fcb10_0 .var "xip_cfg_reg", 31 0;
v0x560f4b8fcbb0_0 .var "xip_cmd_reg", 31 0;
v0x560f4b8fb9b0_0 .net "xip_cont_read_o", 0 0, L_0x560f4b969a30;  alias, 1 drivers
v0x560f4b8fba80_0 .net "xip_data_lanes_o", 1 0, L_0x560f4b9697e0;  alias, 1 drivers
v0x560f4b8fa850_0 .net "xip_dummy_cycles_o", 3 0, L_0x560f4b969990;  alias, 1 drivers
v0x560f4b8fa930_0 .net "xip_en_o", 0 0, L_0x560f4b968af0;  alias, 1 drivers
v0x560f4b8f96f0_0 .net "xip_mode_bits_o", 7 0, L_0x560f4b96a080;  alias, 1 drivers
v0x560f4b8f97d0_0 .net "xip_mode_en_o", 0 0, L_0x560f4b969c30;  alias, 1 drivers
v0x560f4b8f7aa0_0 .net "xip_read_op_o", 7 0, L_0x560f4b969e50;  alias, 1 drivers
v0x560f4b8f7b80_0 .net "xip_write_en_o", 0 0, L_0x560f4b969cd0;  alias, 1 drivers
v0x560f4b8f7280_0 .net "xip_write_op_o", 7 0, L_0x560f4b969ef0;  alias, 1 drivers
E_0x560f4b6db200/0 .event edge, v0x560f4b921220_0, v0x560f4b8b22a0_0, v0x560f4b76c710_0, v0x560f4b8cdb20_0;
E_0x560f4b6db200/1 .event edge, v0x560f4b8dcca0_0, v0x560f4b8ba870_0, v0x560f4b8f7ff0_0, v0x560f4b8f3120_0;
E_0x560f4b6db200/2 .event edge, v0x560f4b8cfe20_0, v0x560f4b889350_0, v0x560f4b8c04f0_0, v0x560f4b8c05d0_0;
E_0x560f4b6db200/3 .event edge, v0x560f4b8c6d80_0, v0x560f4b8cde60_0, v0x560f4b8fcb10_0, v0x560f4b8fcbb0_0;
E_0x560f4b6db200/4 .event edge, v0x560f4b8d0200_0, v0x560f4b8cf280_0, v0x560f4b8d0140_0, v0x560f4b8cf1c0_0;
E_0x560f4b6db200/5 .event edge, v0x560f4b8cfa50_0, v0x560f4b8907b0_0, v0x560f4b8cd740_0, v0x560f4b89a4a0_0;
E_0x560f4b6db200/6 .event edge, v0x560f4b8c1850_0, v0x560f4b8ee990_0, v0x560f4b8af8f0_0, v0x560f4b898b40_0;
E_0x560f4b6db200 .event/or E_0x560f4b6db200/0, E_0x560f4b6db200/1, E_0x560f4b6db200/2, E_0x560f4b6db200/3, E_0x560f4b6db200/4, E_0x560f4b6db200/5, E_0x560f4b6db200/6;
E_0x560f4b6df100/0 .event negedge, v0x560f4b89af10_0;
E_0x560f4b6df100/1 .event posedge, v0x560f4b8ecfc0_0;
E_0x560f4b6df100 .event/or E_0x560f4b6df100/0, E_0x560f4b6df100/1;
E_0x560f4b6bf390/0 .event edge, v0x560f4b8b1b90_0, v0x560f4b8b22a0_0, v0x560f4b8ee8d0_0, v0x560f4b76c710_0;
E_0x560f4b6bf390/1 .event edge, v0x560f4b9234f0_0, v0x560f4b9222b0_0, v0x560f4b8f7ff0_0;
E_0x560f4b6bf390 .event/or E_0x560f4b6bf390/0, E_0x560f4b6bf390/1;
E_0x560f4b933ba0 .event edge, v0x560f4b76c710_0;
L_0x560f4b967360 .cmp/eq 12, L_0x560f4b883580, L_0x7fba1bdd70a8;
L_0x560f4b9677f0 .cmp/eq 12, L_0x560f4b883580, L_0x7fba1bdd70f0;
L_0x560f4b967ba0 .cmp/eq 12, L_0x560f4b883580, L_0x7fba1bdd73c0;
L_0x560f4b967cd0 .part L_0x7fba1bdd7060, 1, 1;
L_0x560f4b967f60 .part v0x560f4b956310_0, 8, 1;
L_0x560f4b968150 .part v0x560f4b8cdb20_0, 0, 1;
L_0x560f4b9683e0 .part v0x560f4b8cdb20_0, 1, 1;
L_0x560f4b968340 .part v0x560f4b8cdb20_0, 0, 1;
L_0x560f4b968af0 .part v0x560f4b8cdb20_0, 1, 1;
L_0x560f4b968b90 .part v0x560f4b8cdb20_0, 2, 1;
L_0x560f4b968d20 .part v0x560f4b8cdb20_0, 3, 1;
L_0x560f4b968e50 .part v0x560f4b8cdb20_0, 4, 1;
L_0x560f4b968ff0 .part v0x560f4b8cdb20_0, 5, 1;
L_0x560f4b969090 .part v0x560f4b8cdb20_0, 6, 1;
L_0x560f4b9691b0 .part v0x560f4b8cdb20_0, 7, 1;
L_0x560f4b969250 .part v0x560f4b8cdb20_0, 9, 1;
L_0x560f4b969380 .part v0x560f4b8c6d80_0, 0, 3;
L_0x560f4b969420 .part v0x560f4b8cde60_0, 0, 1;
L_0x560f4b9695f0 .part v0x560f4b8cde60_0, 1, 2;
L_0x560f4b969690 .part v0x560f4b8cde60_0, 3, 2;
L_0x560f4b969550 .part v0x560f4b8fcb10_0, 0, 2;
L_0x560f4b9697e0 .part v0x560f4b8fcb10_0, 2, 2;
L_0x560f4b969990 .part v0x560f4b8fcb10_0, 4, 4;
L_0x560f4b969a30 .part v0x560f4b8fcb10_0, 8, 1;
L_0x560f4b969c30 .part v0x560f4b8fcb10_0, 9, 1;
L_0x560f4b969cd0 .part v0x560f4b8fcb10_0, 10, 1;
L_0x560f4b969e50 .part v0x560f4b8fcbb0_0, 0, 8;
L_0x560f4b969ef0 .part v0x560f4b8fcbb0_0, 8, 8;
L_0x560f4b96a080 .part v0x560f4b8fcbb0_0, 16, 8;
L_0x560f4b96a120 .part v0x560f4b8d0200_0, 0, 2;
L_0x560f4b96a2c0 .part v0x560f4b8d0200_0, 2, 2;
L_0x560f4b96a360 .part v0x560f4b8d0200_0, 4, 2;
L_0x560f4b96a510 .part v0x560f4b8d0200_0, 6, 2;
L_0x560f4b96a710 .part v0x560f4b8d0200_0, 8, 4;
L_0x560f4b96a8d0 .part v0x560f4b8d0200_0, 12, 1;
L_0x560f4b96a970 .part v0x560f4b8cf280_0, 0, 8;
L_0x560f4b96ab40 .part v0x560f4b8cf280_0, 8, 8;
L_0x560f4b96ada0 .part v0x560f4b8cfa50_0, 0, 8;
L_0x560f4b96af80 .part v0x560f4b8907b0_0, 0, 4;
L_0x560f4b96b020 .part v0x560f4b8907b0_0, 4, 1;
L_0x560f4b96b260 .part v0x560f4b8907b0_0, 5, 1;
L_0x560f4b96b4d0 .part v0x560f4b8c04f0_0, 0, 5;
L_0x560f4b96b6d0 .part v0x560f4b8c04f0_0, 0, 5;
L_0x560f4b96b7c0 .part v0x560f4b8c05d0_0, 0, 5;
L_0x560f4b96bae0 .reduce/or L_0x560f4b96b9d0;
S_0x560f4b8af540 .scope begin, "$unm_blk_36" "$unm_blk_36" 6 277, 6 277 0, S_0x560f4b8de3b0;
 .timescale 0 0;
v0x560f4b886d90_0 .var "next_ctrl", 31 0;
S_0x560f4b8eee40 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 228, 6 228 0, S_0x560f4b8de3b0;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x560f4b8eee40
v0x560f4b895230_0 .var "cur", 31 0;
v0x560f4b894df0_0 .var "data", 31 0;
TD_top_tb.dut.u_csr.apply_strb ;
    %load/vec4 v0x560f4b9234f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x560f4b894df0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x560f4b895230_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %load/vec4 v0x560f4b9234f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x560f4b894df0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x560f4b895230_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f4b9234f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x560f4b894df0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x560f4b895230_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f4b9234f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x560f4b894df0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x560f4b895230_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x560f4b8ef1c0 .scope module, "u_dma_engine" "dma_engine" 4 382, 7 15 0, S_0x560f4b8e1700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x560f4b7a5e20 .param/l "ADDR_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x560f4b7a5e60 .param/l "LEVEL_WIDTH" 0 7 18, +C4<00000000000000000000000000000101>;
P_0x560f4b7a5ea0 .param/l "RD_ADDR" 1 7 163, C4<01>;
P_0x560f4b7a5ee0 .param/l "RD_DATA" 1 7 163, C4<10>;
P_0x560f4b7a5f20 .param/l "RD_IDLE" 1 7 163, C4<00>;
P_0x560f4b7a5f60 .param/l "S_DONE" 1 7 159, C4<101>;
P_0x560f4b7a5fa0 .param/l "S_IDLE" 1 7 154, C4<000>;
P_0x560f4b7a5fe0 .param/l "S_RUN_RD" 1 7 156, C4<010>;
P_0x560f4b7a6020 .param/l "S_RUN_WR" 1 7 158, C4<100>;
P_0x560f4b7a6060 .param/l "S_WAIT_RD" 1 7 155, C4<001>;
P_0x560f4b7a60a0 .param/l "S_WAIT_WR" 1 7 157, C4<011>;
P_0x560f4b7a60e0 .param/l "TX_DEPTH_LEVEL" 1 7 72, C4<10000>;
P_0x560f4b7a6120 .param/l "TX_FIFO_DEPTH" 0 7 17, +C4<00000000000000000000000000010000>;
P_0x560f4b7a6160 .param/l "WR_ADDR" 1 7 165, C4<01>;
P_0x560f4b7a61a0 .param/l "WR_DATA" 1 7 165, C4<10>;
P_0x560f4b7a61e0 .param/l "WR_IDLE" 1 7 165, C4<00>;
P_0x560f4b7a6220 .param/l "WR_RESP" 1 7 165, C4<11>;
L_0x560f4b96e210 .functor NOT 1, v0x560f4b899e70_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96e2e0 .functor AND 1, L_0x560f4b970210, L_0x560f4b96e210, C4<1>, C4<1>;
L_0x560f4b96f240 .functor BUFZ 32, v0x560f4b8964b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f4b96f8f0 .functor BUFZ 1, v0x560f4b893600_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96f960 .functor BUFZ 1, v0x560f4b69acf0_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96fbd0 .functor BUFZ 32, v0x560f4b8930f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f4b96fc70 .functor BUFZ 1, v0x560f4b892c80_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96fd70 .functor BUFZ 32, v0x560f4b9366b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f4b96fe10 .functor BUFZ 1, v0x560f4b936e30_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b96ff20 .functor BUFZ 4, v0x560f4b936c90_0, C4<0000>, C4<0000>, C4<0000>;
L_0x560f4b96ffc0 .functor BUFZ 1, v0x560f4b8e3ef0_0, C4<0>, C4<0>, C4<0>;
L_0x7fba1bdd7888 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x560f4b7bf920_0 .net/2u *"_ivl_0", 4 0, L_0x7fba1bdd7888;  1 drivers
v0x560f4b7bfa00_0 .net *"_ivl_10", 0 0, L_0x560f4b96e210;  1 drivers
v0x560f4b890370_0 .net *"_ivl_16", 29 0, L_0x560f4b96e3b0;  1 drivers
L_0x7fba1bdd7918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f4b88e500_0 .net *"_ivl_18", 1 0, L_0x7fba1bdd7918;  1 drivers
L_0x7fba1bdd7960 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560f4b88a020_0 .net/2u *"_ivl_20", 3 0, L_0x7fba1bdd7960;  1 drivers
v0x560f4b888d80_0 .net *"_ivl_22", 0 0, L_0x560f4b96e860;  1 drivers
L_0x7fba1bdd79a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x560f4b888e40_0 .net/2u *"_ivl_24", 3 0, L_0x7fba1bdd79a8;  1 drivers
v0x560f4b888300_0 .net *"_ivl_28", 31 0, L_0x560f4b96eb50;  1 drivers
L_0x7fba1bdd79f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f4b8883e0_0 .net *"_ivl_31", 27 0, L_0x7fba1bdd79f0;  1 drivers
v0x560f4b8858f0_0 .net *"_ivl_35", 3 0, L_0x560f4b96ee20;  1 drivers
L_0x7fba1bdd7a38 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f4b8859d0_0 .net/2u *"_ivl_38", 27 0, L_0x7fba1bdd7a38;  1 drivers
L_0x7fba1bdd78d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x560f4b89b3b0_0 .net/2u *"_ivl_4", 4 0, L_0x7fba1bdd78d0;  1 drivers
v0x560f4b89b490_0 .net *"_ivl_40", 31 0, L_0x560f4b96f010;  1 drivers
v0x560f4b8994c0_0 .net *"_ivl_44", 29 0, L_0x560f4b96f150;  1 drivers
L_0x7fba1bdd7a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f4b8995a0_0 .net *"_ivl_46", 1 0, L_0x7fba1bdd7a80;  1 drivers
L_0x7fba1bdd7ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f4b8988c0_0 .net/2u *"_ivl_48", 0 0, L_0x7fba1bdd7ac8;  1 drivers
L_0x7fba1bdd7b10 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x560f4b8989a0_0 .net/2u *"_ivl_52", 4 0, L_0x7fba1bdd7b10;  1 drivers
v0x560f4b8968e0_0 .net *"_ivl_54", 4 0, L_0x560f4b96f560;  1 drivers
v0x560f4b8969c0_0 .var "addr_r", 31 0;
v0x560f4b8963d0_0 .net "araddr_o", 31 0, L_0x560f4b96f240;  alias, 1 drivers
v0x560f4b8964b0_0 .var "araddr_r", 31 0;
v0x560f4b895f50_0 .net "arready_i", 0 0, v0x560f4b954e10_0;  alias, 1 drivers
v0x560f4b896010_0 .net "arvalid_o", 0 0, L_0x560f4b96f8f0;  alias, 1 drivers
v0x560f4b893600_0 .var "arvalid_r", 0 0;
v0x560f4b8936a0_0 .net "awaddr_o", 31 0, L_0x560f4b96fbd0;  alias, 1 drivers
v0x560f4b8930f0_0 .var "awaddr_r", 31 0;
v0x560f4b8931b0_0 .net "awready_i", 0 0, v0x560f4b9550b0_0;  alias, 1 drivers
v0x560f4b892be0_0 .net "awvalid_o", 0 0, L_0x560f4b96fc70;  alias, 1 drivers
v0x560f4b892c80_0 .var "awvalid_r", 0 0;
v0x560f4b8926d0_0 .var "axi_err_o", 0 0;
v0x560f4b892770_0 .net "beats_level", 4 0, L_0x560f4b96f3f0;  1 drivers
v0x560f4b886990_0 .net "beats_w", 3 0, L_0x560f4b96eec0;  1 drivers
v0x560f4b886a70_0 .net "bready_o", 0 0, L_0x560f4b96ffc0;  alias, 1 drivers
v0x560f4b8e3ef0_0 .var "bready_r", 0 0;
v0x560f4b8e3fb0_0 .net "bresp_i", 1 0, L_0x7fba1bdd8218;  alias, 1 drivers
v0x560f4b8e2890_0 .var "burst_len_r", 31 0;
v0x560f4b8e2970_0 .net "burst_size_i", 3 0, L_0x560f4b96af80;  alias, 1 drivers
v0x560f4b8fdf40_0 .var "burst_size_r", 3 0;
v0x560f4b8fe020_0 .net "burst_words_w", 3 0, L_0x560f4b96e980;  1 drivers
v0x560f4b901ea0_0 .net "busy_o", 0 0, v0x560f4b901f40_0;  alias, 1 drivers
v0x560f4b901f40_0 .var "busy_r", 0 0;
v0x560f4b8b3c70_0 .net "bvalid_i", 0 0, v0x560f4b955380_0;  alias, 1 drivers
v0x560f4b8b3d30_0 .net "clk", 0 0, v0x560f4b954990_0;  alias, 1 drivers
v0x560f4b89d400_0 .var "dir_r", 0 0;
v0x560f4b89d4c0_0 .net "dma_addr_i", 31 0, L_0x560f4b96b300;  alias, 1 drivers
v0x560f4b8f21b0_0 .net "dma_dir_i", 0 0, L_0x560f4b96b020;  alias, 1 drivers
v0x560f4b8f2250_0 .var "dma_done_set_o", 0 0;
v0x560f4b899e70_0 .var "dma_en_d", 0 0;
v0x560f4b899f10_0 .net "dma_en_i", 0 0, L_0x560f4b970210;  1 drivers
v0x560f4b899fb0_0 .net "dma_len_i", 31 0, L_0x560f4b96b370;  alias, 1 drivers
v0x560f4b7fa960_0 .net "fifo_rx_data_i", 31 0, v0x560f4b937e80_0;  alias, 1 drivers
v0x560f4b7faa30_0 .net "fifo_rx_re_o", 0 0, v0x560f4b9360d0_0;  alias, 1 drivers
v0x560f4b7faad0_0 .net "fifo_tx_data_o", 31 0, v0x560f4b9362b0_0;  alias, 1 drivers
v0x560f4b7fab90_0 .net "fifo_tx_we_o", 0 0, v0x560f4b936530_0;  alias, 1 drivers
v0x560f4b7fac50_0 .net "incr_addr_i", 0 0, L_0x560f4b96b260;  alias, 1 drivers
v0x560f4b7fad20_0 .var "incr_addr_r", 0 0;
v0x560f4b8206a0_0 .net "len_w", 31 0, L_0x560f4b96f2b0;  1 drivers
v0x560f4b820780_0 .var "rd_addr_r", 31 0;
v0x560f4b820860_0 .var "rd_bytes_left_r", 15 0;
v0x560f4b820940_0 .var "rd_done_r", 0 0;
v0x560f4b820a00_0 .var "rd_state", 1 0;
v0x560f4b7ff380_0 .net "rdata_i", 31 0, L_0x7fba1bdd8380;  alias, 1 drivers
v0x560f4b7ff460_0 .var "rem_bytes_r", 31 0;
v0x560f4b7ff540_0 .net "rem_lt_burst", 0 0, L_0x560f4b96ec90;  1 drivers
v0x560f4b7ff600_0 .net "rem_words_w", 31 0, L_0x560f4b96e6c0;  1 drivers
v0x560f4b7ff6e0_0 .net "resetn", 0 0, v0x560f4b956510_0;  alias, 1 drivers
v0x560f4b7ff780_0 .net "rready_o", 0 0, L_0x560f4b96f960;  alias, 1 drivers
v0x560f4b69acf0_0 .var "rready_r", 0 0;
v0x560f4b69adb0_0 .net "rresp_i", 1 0, L_0x7fba1bdd8260;  alias, 1 drivers
v0x560f4b69ae90_0 .net "rvalid_i", 0 0, v0x560f4b955670_0;  alias, 1 drivers
v0x560f4b69af50_0 .net "rx_data_ok", 0 0, L_0x560f4b96f820;  1 drivers
v0x560f4b69b010_0 .net "rx_empty", 0 0, L_0x560f4b96e040;  1 drivers
v0x560f4b69b0d0_0 .net "rx_level_i", 4 0, v0x560f4b937d20_0;  alias, 1 drivers
v0x560f4b9360d0_0 .var "rx_re_r", 0 0;
v0x560f4b936170_0 .net "start_pulse", 0 0, L_0x560f4b96e2e0;  1 drivers
v0x560f4b936210_0 .var "state", 2 0;
v0x560f4b9362b0_0 .var "tx_data_r", 31 0;
v0x560f4b936350_0 .net "tx_full", 0 0, L_0x560f4b96df70;  1 drivers
v0x560f4b9363f0_0 .net "tx_level_i", 4 0, v0x560f4b938f50_0;  alias, 1 drivers
v0x560f4b936490_0 .net "tx_space_ok", 0 0, L_0x560f4b96f6a0;  1 drivers
v0x560f4b936530_0 .var "tx_we_r", 0 0;
v0x560f4b9365d0_0 .net "wdata_o", 31 0, L_0x560f4b96fd70;  alias, 1 drivers
v0x560f4b9366b0_0 .var "wdata_r", 31 0;
v0x560f4b936790_0 .var "wr_addr_r", 31 0;
v0x560f4b936870_0 .var "wr_bytes_left_r", 15 0;
v0x560f4b936950_0 .var "wr_done_r", 0 0;
v0x560f4b936a10_0 .var "wr_state", 1 0;
v0x560f4b936af0_0 .net "wready_i", 0 0, v0x560f4b955870_0;  alias, 1 drivers
v0x560f4b936bb0_0 .net "wstrb_o", 3 0, L_0x560f4b96ff20;  alias, 1 drivers
v0x560f4b936c90_0 .var "wstrb_r", 3 0;
v0x560f4b936d70_0 .net "wvalid_o", 0 0, L_0x560f4b96fe10;  alias, 1 drivers
v0x560f4b936e30_0 .var "wvalid_r", 0 0;
L_0x560f4b96df70 .cmp/eq 5, v0x560f4b938f50_0, L_0x7fba1bdd7888;
L_0x560f4b96e040 .cmp/eq 5, v0x560f4b937d20_0, L_0x7fba1bdd78d0;
L_0x560f4b96e3b0 .part v0x560f4b7ff460_0, 2, 30;
L_0x560f4b96e6c0 .concat [ 30 2 0 0], L_0x560f4b96e3b0, L_0x7fba1bdd7918;
L_0x560f4b96e860 .cmp/eq 4, v0x560f4b8fdf40_0, L_0x7fba1bdd7960;
L_0x560f4b96e980 .functor MUXZ 4, v0x560f4b8fdf40_0, L_0x7fba1bdd79a8, L_0x560f4b96e860, C4<>;
L_0x560f4b96eb50 .concat [ 4 28 0 0], L_0x560f4b96e980, L_0x7fba1bdd79f0;
L_0x560f4b96ec90 .cmp/gt 32, L_0x560f4b96eb50, L_0x560f4b96e6c0;
L_0x560f4b96ee20 .part L_0x560f4b96e6c0, 0, 4;
L_0x560f4b96eec0 .functor MUXZ 4, L_0x560f4b96e980, L_0x560f4b96ee20, L_0x560f4b96ec90, C4<>;
L_0x560f4b96f010 .concat [ 4 28 0 0], L_0x560f4b96eec0, L_0x7fba1bdd7a38;
L_0x560f4b96f150 .part L_0x560f4b96f010, 0, 30;
L_0x560f4b96f2b0 .concat [ 2 30 0 0], L_0x7fba1bdd7a80, L_0x560f4b96f150;
L_0x560f4b96f3f0 .concat [ 4 1 0 0], L_0x560f4b96eec0, L_0x7fba1bdd7ac8;
L_0x560f4b96f560 .arith/sub 5, L_0x7fba1bdd7b10, L_0x560f4b96f3f0;
L_0x560f4b96f6a0 .cmp/ge 5, L_0x560f4b96f560, v0x560f4b938f50_0;
L_0x560f4b96f820 .cmp/ge 5, v0x560f4b937d20_0, L_0x560f4b96f3f0;
S_0x560f4b937330 .scope module, "u_fifo_rx" "fifo_rx" 4 310, 8 5 0, S_0x560f4b8e1700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /INPUT 1 "rd_en_i";
    .port_info 5 /OUTPUT 32 "rd_data_o";
    .port_info 6 /OUTPUT 1 "full_o";
    .port_info 7 /OUTPUT 1 "empty_o";
    .port_info 8 /OUTPUT 5 "level_o";
P_0x560f4b6d73e0 .param/l "AW" 1 8 26, +C4<00000000000000000000000000000100>;
P_0x560f4b6d7420 .param/l "DEPTH" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x560f4b6d7460 .param/l "DEPTH_VAL" 1 8 27, C4<10000>;
P_0x560f4b6d74a0 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000100000>;
L_0x7fba1bdd7720 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x560f4b937820_0 .net/2u *"_ivl_0", 4 0, L_0x7fba1bdd7720;  1 drivers
L_0x7fba1bdd7768 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x560f4b937900_0 .net/2u *"_ivl_4", 4 0, L_0x7fba1bdd7768;  1 drivers
v0x560f4b9379e0_0 .net "clk", 0 0, v0x560f4b954990_0;  alias, 1 drivers
v0x560f4b937ab0_0 .var "count", 4 0;
v0x560f4b937b70_0 .net "empty_o", 0 0, L_0x560f4b96c4a0;  alias, 1 drivers
v0x560f4b937c80_0 .net "full_o", 0 0, L_0x560f4b96c400;  alias, 1 drivers
v0x560f4b937d20_0 .var "level_o", 4 0;
v0x560f4b937de0 .array "mem", 15 0, 31 0;
v0x560f4b937e80_0 .var "rd_data_o", 31 0;
v0x560f4b937f40_0 .net "rd_en_i", 0 0, L_0x560f4b96c6f0;  1 drivers
v0x560f4b938000_0 .net "resetn", 0 0, v0x560f4b956510_0;  alias, 1 drivers
v0x560f4b9380a0_0 .var "rptr", 3 0;
v0x560f4b938180_0 .var "wptr", 3 0;
v0x560f4b938260_0 .net "wr_data_i", 31 0, v0x560f4b93f970_0;  alias, 1 drivers
v0x560f4b938340_0 .net "wr_en_i", 0 0, v0x560f4b93fb00_0;  alias, 1 drivers
L_0x560f4b96c400 .cmp/eq 5, v0x560f4b937ab0_0, L_0x7fba1bdd7720;
L_0x560f4b96c4a0 .cmp/eq 5, v0x560f4b937ab0_0, L_0x7fba1bdd7768;
S_0x560f4b938570 .scope module, "u_fifo_tx" "fifo_tx" 4 292, 9 5 0, S_0x560f4b8e1700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /INPUT 1 "rd_en_i";
    .port_info 5 /OUTPUT 32 "rd_data_o";
    .port_info 6 /OUTPUT 1 "full_o";
    .port_info 7 /OUTPUT 1 "empty_o";
    .port_info 8 /OUTPUT 5 "level_o";
P_0x560f4b8eb330 .param/l "AW" 1 9 26, +C4<00000000000000000000000000000100>;
P_0x560f4b8eb370 .param/l "DEPTH" 0 9 7, +C4<00000000000000000000000000010000>;
P_0x560f4b8eb3b0 .param/l "DEPTH_VAL" 1 9 27, C4<10000>;
P_0x560f4b8eb3f0 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
L_0x7fba1bdd7690 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x560f4b938ac0_0 .net/2u *"_ivl_0", 4 0, L_0x7fba1bdd7690;  1 drivers
L_0x7fba1bdd76d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x560f4b938ba0_0 .net/2u *"_ivl_4", 4 0, L_0x7fba1bdd76d8;  1 drivers
v0x560f4b938c80_0 .net "clk", 0 0, v0x560f4b954990_0;  alias, 1 drivers
v0x560f4b938d50_0 .var "count", 4 0;
v0x560f4b938e10_0 .net "empty_o", 0 0, L_0x560f4b96c2c0;  alias, 1 drivers
v0x560f4b938eb0_0 .net "full_o", 0 0, L_0x560f4b96c180;  alias, 1 drivers
v0x560f4b938f50_0 .var "level_o", 4 0;
v0x560f4b939040 .array "mem", 15 0, 31 0;
v0x560f4b9390e0_0 .var "rd_data_o", 31 0;
v0x560f4b939250_0 .net "rd_en_i", 0 0, L_0x560f4b973960;  alias, 1 drivers
v0x560f4b939310_0 .net "resetn", 0 0, v0x560f4b956510_0;  alias, 1 drivers
v0x560f4b939440_0 .var "rptr", 3 0;
v0x560f4b939520_0 .var "wptr", 3 0;
v0x560f4b939600_0 .net "wr_data_i", 31 0, L_0x560f4b96c040;  alias, 1 drivers
v0x560f4b9396e0_0 .net "wr_en_i", 0 0, L_0x560f4b96bf30;  alias, 1 drivers
L_0x560f4b96c180 .cmp/eq 5, v0x560f4b938d50_0, L_0x7fba1bdd7690;
L_0x560f4b96c2c0 .cmp/eq 5, v0x560f4b938d50_0, L_0x7fba1bdd76d8;
S_0x560f4b9398c0 .scope module, "u_qspi_fsm" "qspi_fsm" 4 516, 10 7 0, S_0x560f4b8e1700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 1 "xip_cont_read";
    .port_info 14 /INPUT 8 "cmd_opcode";
    .port_info 15 /INPUT 8 "mode_bits";
    .port_info 16 /INPUT 32 "addr";
    .port_info 17 /INPUT 32 "len_bytes";
    .port_info 18 /INPUT 32 "clk_div";
    .port_info 19 /INPUT 1 "cpol";
    .port_info 20 /INPUT 1 "cpha";
    .port_info 21 /INPUT 32 "tx_data_fifo";
    .port_info 22 /INPUT 1 "tx_empty";
    .port_info 23 /OUTPUT 1 "tx_ren";
    .port_info 24 /OUTPUT 32 "rx_data_fifo";
    .port_info 25 /OUTPUT 1 "rx_wen";
    .port_info 26 /INPUT 1 "rx_full";
    .port_info 27 /OUTPUT 1 "sclk";
    .port_info 28 /OUTPUT 1 "cs_n";
    .port_info 29 /INOUT 1 "io0";
    .port_info 30 /INOUT 1 "io1";
    .port_info 31 /INOUT 1 "io2";
    .port_info 32 /INOUT 1 "io3";
P_0x560f4b939a50 .param/l "ADDR_BIT" 1 10 206, C4<0011>;
P_0x560f4b939a90 .param/l "ADDR_WIDTH" 0 10 8, +C4<00000000000000000000000000100000>;
P_0x560f4b939ad0 .param/l "CMD_BIT" 1 10 205, C4<0010>;
P_0x560f4b939b10 .param/l "CS_DONE" 1 10 211, C4<1000>;
P_0x560f4b939b50 .param/l "CS_HOLD" 1 10 210, C4<0111>;
P_0x560f4b939b90 .param/l "CS_SETUP" 1 10 204, C4<0001>;
P_0x560f4b939bd0 .param/l "DATA_BIT" 1 10 209, C4<0110>;
P_0x560f4b939c10 .param/l "DUMMY_BIT" 1 10 208, C4<0101>;
P_0x560f4b939c50 .param/l "IDLE" 1 10 203, C4<0000>;
P_0x560f4b939c90 .param/l "MODE_BIT" 1 10 207, C4<0100>;
L_0x560f4b973fc0 .functor NOT 1, v0x560f4b940000_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b974170 .functor AND 1, v0x560f4b93fdc0_0, L_0x560f4b974030, C4<1>, C4<1>;
L_0x560f4b974230 .functor NOT 1, L_0x560f4b974170, C4<0>, C4<0>, C4<0>;
L_0x560f4b9742f0 .functor AND 1, v0x560f4b93fdc0_0, L_0x560f4b974230, C4<1>, C4<1>;
L_0x560f4b974400 .functor BUFZ 1, L_0x560f4b9742f0, C4<0>, C4<0>, C4<0>;
L_0x560f4b974a10 .functor OR 1, L_0x560f4b9753e0, L_0x560f4b975250, C4<0>, C4<0>;
L_0x560f4b9758c0 .functor AND 1, L_0x560f4b975670, L_0x560f4b975820, C4<1>, C4<1>;
L_0x560f4b975c30 .functor AND 1, L_0x560f4b9758c0, L_0x560f4b975cf0, C4<1>, C4<1>;
L_0x560f4b9760a0 .functor AND 1, L_0x560f4b975c30, L_0x560f4b976160, C4<1>, C4<1>;
L_0x560f4b976480 .functor AND 1, L_0x560f4b9760a0, L_0x560f4b9763e0, C4<1>, C4<1>;
L_0x7fba1bdd7e70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560f4b93ae80_0 .net/2u *"_ivl_0", 1 0, L_0x7fba1bdd7e70;  1 drivers
L_0x7fba1bdd7f48 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x560f4b93af80_0 .net/2u *"_ivl_10", 5 0, L_0x7fba1bdd7f48;  1 drivers
v0x560f4b93b060_0 .net *"_ivl_100", 0 0, L_0x560f4b976160;  1 drivers
v0x560f4b93b130_0 .net *"_ivl_103", 0 0, L_0x560f4b9760a0;  1 drivers
v0x560f4b93b1f0_0 .net *"_ivl_105", 0 0, L_0x560f4b9763e0;  1 drivers
L_0x7fba1bdd7f90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560f4b93b300_0 .net/2u *"_ivl_12", 5 0, L_0x7fba1bdd7f90;  1 drivers
v0x560f4b93b3e0_0 .net *"_ivl_14", 5 0, L_0x560f4b973c00;  1 drivers
v0x560f4b93b4c0_0 .net *"_ivl_2", 0 0, L_0x560f4b973a70;  1 drivers
v0x560f4b93b580_0 .net *"_ivl_20", 0 0, L_0x560f4b973fc0;  1 drivers
v0x560f4b93b660_0 .net *"_ivl_22", 0 0, L_0x560f4b974030;  1 drivers
v0x560f4b93b740_0 .net *"_ivl_26", 0 0, L_0x560f4b974230;  1 drivers
v0x560f4b93b820_0 .net *"_ivl_35", 0 0, L_0x560f4b974560;  1 drivers
v0x560f4b93b900_0 .net *"_ivl_37", 0 0, L_0x560f4b974650;  1 drivers
o0x7fba1be25aa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560f4b93b9e0_0 name=_ivl_38
L_0x7fba1bdd7eb8 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x560f4b93bac0_0 .net/2u *"_ivl_4", 5 0, L_0x7fba1bdd7eb8;  1 drivers
v0x560f4b93bba0_0 .net *"_ivl_43", 0 0, L_0x560f4b974830;  1 drivers
v0x560f4b93bc80_0 .net *"_ivl_45", 0 0, L_0x560f4b974920;  1 drivers
o0x7fba1be25b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560f4b93bd60_0 name=_ivl_46
v0x560f4b93be40_0 .net *"_ivl_51", 0 0, L_0x560f4b974c10;  1 drivers
v0x560f4b93bf20_0 .net *"_ivl_53", 0 0, L_0x560f4b974d30;  1 drivers
o0x7fba1be25bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560f4b93c000_0 name=_ivl_54
v0x560f4b93c0e0_0 .net *"_ivl_59", 0 0, L_0x560f4b974ff0;  1 drivers
L_0x7fba1bdd7f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x560f4b93c1c0_0 .net/2u *"_ivl_6", 1 0, L_0x7fba1bdd7f00;  1 drivers
v0x560f4b93c2a0_0 .net *"_ivl_61", 0 0, L_0x560f4b975120;  1 drivers
o0x7fba1be25cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560f4b93c380_0 name=_ivl_62
L_0x7fba1bdd7fd8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x560f4b93c460_0 .net/2u *"_ivl_66", 3 0, L_0x7fba1bdd7fd8;  1 drivers
v0x560f4b93c540_0 .net *"_ivl_68", 0 0, L_0x560f4b9753e0;  1 drivers
L_0x7fba1bdd8020 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x560f4b93c600_0 .net/2u *"_ivl_70", 3 0, L_0x7fba1bdd8020;  1 drivers
v0x560f4b93c6e0_0 .net *"_ivl_72", 0 0, L_0x560f4b975250;  1 drivers
L_0x7fba1bdd8068 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x560f4b93c7a0_0 .net/2u *"_ivl_76", 3 0, L_0x7fba1bdd8068;  1 drivers
v0x560f4b93c880_0 .net *"_ivl_78", 0 0, L_0x560f4b975670;  1 drivers
v0x560f4b93c940_0 .net *"_ivl_8", 0 0, L_0x560f4b973b60;  1 drivers
v0x560f4b93ca00_0 .net *"_ivl_81", 0 0, L_0x560f4b975820;  1 drivers
v0x560f4b93cac0_0 .net *"_ivl_83", 0 0, L_0x560f4b9758c0;  1 drivers
L_0x7fba1bdd80b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560f4b93cb80_0 .net/2u *"_ivl_84", 2 0, L_0x7fba1bdd80b0;  1 drivers
v0x560f4b93cc60_0 .net *"_ivl_86", 5 0, L_0x560f4b9759d0;  1 drivers
v0x560f4b93cd40_0 .net *"_ivl_88", 5 0, L_0x560f4b975b90;  1 drivers
L_0x7fba1bdd80f8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x560f4b93ce20_0 .net/2u *"_ivl_90", 5 0, L_0x7fba1bdd80f8;  1 drivers
v0x560f4b93cf00_0 .net *"_ivl_92", 0 0, L_0x560f4b975cf0;  1 drivers
v0x560f4b93cfc0_0 .net *"_ivl_95", 0 0, L_0x560f4b975c30;  1 drivers
L_0x7fba1bdd8140 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560f4b93d080_0 .net/2u *"_ivl_96", 31 0, L_0x7fba1bdd8140;  1 drivers
v0x560f4b93d160_0 .net *"_ivl_98", 31 0, L_0x560f4b976000;  1 drivers
v0x560f4b93d240_0 .net "addr", 31 0, L_0x560f4b972d20;  alias, 1 drivers
v0x560f4b93d320_0 .net "addr_bits", 5 0, L_0x560f4b973d90;  1 drivers
v0x560f4b93d400_0 .net "addr_bytes_sel", 1 0, L_0x560f4b972140;  alias, 1 drivers
v0x560f4b93d4e0_0 .var "addr_lanes_eff", 2 0;
v0x560f4b93d5c0_0 .net "addr_lanes_sel", 1 0, L_0x560f4b971db0;  alias, 1 drivers
v0x560f4b93d6a0_0 .var "bit_cnt", 5 0;
v0x560f4b93d780_0 .var "bit_cnt_n", 5 0;
v0x560f4b93d860_0 .net "bit_tick", 0 0, L_0x560f4b974400;  1 drivers
v0x560f4b93d920_0 .var "byte_cnt", 31 0;
v0x560f4b93da00_0 .var "byte_cnt_n", 31 0;
v0x560f4b93dae0_0 .net "clk", 0 0, v0x560f4b954990_0;  alias, 1 drivers
v0x560f4b93db80_0 .net "clk_div", 31 0, L_0x560f4b973210;  alias, 1 drivers
v0x560f4b93dc60_0 .var "cmd_lanes_eff", 2 0;
v0x560f4b93dd40_0 .net "cmd_lanes_sel", 1 0, L_0x560f4b971670;  alias, 1 drivers
v0x560f4b93de20_0 .net "cmd_opcode", 7 0, L_0x560f4b9728e0;  alias, 1 drivers
v0x560f4b93df00_0 .net "cpha", 0 0, L_0x560f4b973470;  alias, 1 drivers
v0x560f4b93dfc0_0 .net "cpol", 0 0, L_0x560f4b972980;  alias, 1 drivers
v0x560f4b93e080_0 .net "cs_auto", 0 0, L_0x560f4b971c30;  alias, 1 drivers
v0x560f4b93e140_0 .var "cs_n", 0 0;
v0x560f4b93e200_0 .var "cs_n_n", 0 0;
v0x560f4b93e2c0_0 .var "data_lanes_eff", 2 0;
v0x560f4b93e3a0_0 .net "data_lanes_sel", 1 0, L_0x560f4b971f30;  alias, 1 drivers
v0x560f4b93e480_0 .net "dir", 0 0, L_0x560f4b9726b0;  alias, 1 drivers
v0x560f4b93e950_0 .net "done", 0 0, L_0x560f4b974a10;  alias, 1 drivers
v0x560f4b93e9f0_0 .var "dummy_cnt", 3 0;
v0x560f4b93eab0_0 .var "dummy_cnt_n", 3 0;
v0x560f4b93eb90_0 .net "dummy_cycles", 3 0, L_0x560f4b972480;  alias, 1 drivers
v0x560f4b93ec70_0 .var "in_bits", 3 0;
v0x560f4b93ed50_0 .net8 "io0", 0 0, p0x7fba1be264f8;  1 drivers, strength-aware
v0x560f4b93ee10_0 .net8 "io1", 0 0, p0x7fba1be26528;  1 drivers, strength-aware
v0x560f4b93eed0_0 .net8 "io2", 0 0, p0x7fba1be26558;  1 drivers, strength-aware
v0x560f4b93ef90_0 .net8 "io3", 0 0, p0x7fba1be26588;  1 drivers, strength-aware
v0x560f4b93f050_0 .net "io_di", 3 0, L_0x560f4b9744c0;  1 drivers
v0x560f4b93f130_0 .var "io_oe", 3 0;
v0x560f4b93f210_0 .var "io_oe_n", 3 0;
v0x560f4b93f2f0_0 .var "lanes", 2 0;
v0x560f4b93f3d0_0 .var "lanes_n", 2 0;
v0x560f4b93f4b0_0 .net "len_bytes", 31 0, L_0x560f4b972ed0;  alias, 1 drivers
v0x560f4b93f590_0 .net "mode_bits", 7 0, L_0x560f4b972b60;  alias, 1 drivers
v0x560f4b93f670_0 .net "mode_en", 0 0, L_0x560f4b972270;  alias, 1 drivers
v0x560f4b93f730_0 .var "out_bits", 3 0;
v0x560f4b93f810_0 .net "quad_en", 0 0, L_0x560f4b972750;  alias, 1 drivers
v0x560f4b93f8d0_0 .net "resetn", 0 0, v0x560f4b956510_0;  alias, 1 drivers
v0x560f4b93f970_0 .var "rx_data_fifo", 31 0;
v0x560f4b93fa60_0 .net "rx_full", 0 0, L_0x560f4b96c400;  alias, 1 drivers
v0x560f4b93fb00_0 .var "rx_wen", 0 0;
v0x560f4b93fba0_0 .net "sample_pulse", 0 0, L_0x560f4b9742f0;  1 drivers
v0x560f4b93fc40_0 .net "sclk", 0 0, L_0x560f4b973f20;  alias, 1 drivers
v0x560f4b93fce0_0 .var "sclk_cnt", 31 0;
v0x560f4b93fdc0_0 .var "sclk_edge", 0 0;
v0x560f4b93fe80_0 .var "sclk_en", 0 0;
v0x560f4b93ff40_0 .var "sclk_en_n", 0 0;
v0x560f4b940000_0 .var "sclk_phase", 0 0;
v0x560f4b9400c0_0 .var "sclk_q", 0 0;
v0x560f4b940180_0 .net "shift_pulse", 0 0, L_0x560f4b974170;  1 drivers
v0x560f4b940240_0 .var "shreg", 31 0;
v0x560f4b940320_0 .var "shreg_n", 31 0;
v0x560f4b940400_0 .net "start", 0 0, L_0x560f4b971ad0;  alias, 1 drivers
v0x560f4b9404c0_0 .var "state", 3 0;
v0x560f4b9405a0_0 .var "state_n", 3 0;
v0x560f4b940680_0 .net "tx_data_fifo", 31 0, L_0x560f4b973530;  alias, 1 drivers
v0x560f4b940760_0 .net "tx_empty", 0 0, L_0x560f4b9736c0;  alias, 1 drivers
v0x560f4b940820_0 .net "tx_ren", 0 0, L_0x560f4b976480;  alias, 1 drivers
v0x560f4b9408e0_0 .net "xip_cont_read", 0 0, L_0x560f4b972840;  alias, 1 drivers
E_0x560f4b93a520/0 .event edge, v0x560f4b9404c0_0, v0x560f4b93f2f0_0, v0x560f4b940240_0, v0x560f4b93d6a0_0;
E_0x560f4b93a520/1 .event edge, v0x560f4b93d920_0, v0x560f4b93e9f0_0, v0x560f4b93e140_0, v0x560f4b940400_0;
E_0x560f4b93a520/2 .event edge, v0x560f4b93dc60_0, v0x560f4b93de20_0, v0x560f4b940180_0, v0x560f4b93d860_0;
E_0x560f4b93a520/3 .event edge, v0x560f4b93d780_0, v0x560f4b93d320_0, v0x560f4b93d4e0_0, v0x560f4b93d400_0;
E_0x560f4b93a520/4 .event edge, v0x560f4b93d240_0, v0x560f4b93f670_0, v0x560f4b93e2c0_0, v0x560f4b93f590_0;
E_0x560f4b93a520/5 .event edge, v0x560f4b93eb90_0, v0x560f4b93f4b0_0, v0x560f4b93e480_0, v0x560f4b940680_0;
E_0x560f4b93a520/6 .event edge, v0x560f4b93fba0_0, v0x560f4b93ec70_0, v0x560f4b8ee990_0, v0x560f4b93da00_0;
E_0x560f4b93a520/7 .event edge, v0x560f4b9408e0_0, v0x560f4b93e080_0, v0x560f4b940760_0;
E_0x560f4b93a520 .event/or E_0x560f4b93a520/0, E_0x560f4b93a520/1, E_0x560f4b93a520/2, E_0x560f4b93a520/3, E_0x560f4b93a520/4, E_0x560f4b93a520/5, E_0x560f4b93a520/6, E_0x560f4b93a520/7;
E_0x560f4b93a660 .event edge, v0x560f4b93f2f0_0, v0x560f4b940240_0, v0x560f4b93f050_0;
E_0x560f4b93a6c0/0 .event edge, v0x560f4b93de20_0, v0x560f4b93f810_0, v0x560f4b93dd40_0, v0x560f4b93d5c0_0;
E_0x560f4b93a6c0/1 .event edge, v0x560f4b93e3a0_0;
E_0x560f4b93a6c0 .event/or E_0x560f4b93a6c0/0, E_0x560f4b93a6c0/1;
L_0x560f4b973a70 .cmp/eq 2, L_0x560f4b972140, L_0x7fba1bdd7e70;
L_0x560f4b973b60 .cmp/eq 2, L_0x560f4b972140, L_0x7fba1bdd7f00;
L_0x560f4b973c00 .functor MUXZ 6, L_0x7fba1bdd7f90, L_0x7fba1bdd7f48, L_0x560f4b973b60, C4<>;
L_0x560f4b973d90 .functor MUXZ 6, L_0x560f4b973c00, L_0x7fba1bdd7eb8, L_0x560f4b973a70, C4<>;
L_0x560f4b973f20 .functor MUXZ 1, L_0x560f4b972980, v0x560f4b9400c0_0, v0x560f4b93fe80_0, C4<>;
L_0x560f4b974030 .functor MUXZ 1, v0x560f4b940000_0, L_0x560f4b973fc0, L_0x560f4b973470, C4<>;
L_0x560f4b9744c0 .concat [ 1 1 1 1], p0x7fba1be264f8, p0x7fba1be26528, p0x7fba1be26558, p0x7fba1be26588;
L_0x560f4b974560 .part v0x560f4b93f130_0, 0, 1;
L_0x560f4b974650 .part v0x560f4b93f730_0, 0, 1;
L_0x560f4b9746f0 .functor MUXZ 1, o0x7fba1be25aa8, L_0x560f4b974650, L_0x560f4b974560, C4<>;
L_0x560f4b974830 .part v0x560f4b93f130_0, 1, 1;
L_0x560f4b974920 .part v0x560f4b93f730_0, 1, 1;
L_0x560f4b974a80 .functor MUXZ 1, o0x7fba1be25b68, L_0x560f4b974920, L_0x560f4b974830, C4<>;
L_0x560f4b974c10 .part v0x560f4b93f130_0, 2, 1;
L_0x560f4b974d30 .part v0x560f4b93f730_0, 2, 1;
L_0x560f4b974dd0 .functor MUXZ 1, o0x7fba1be25bf8, L_0x560f4b974d30, L_0x560f4b974c10, C4<>;
L_0x560f4b974ff0 .part v0x560f4b93f130_0, 3, 1;
L_0x560f4b975120 .part v0x560f4b93f730_0, 3, 1;
L_0x560f4b9752f0 .functor MUXZ 1, o0x7fba1be25cb8, L_0x560f4b975120, L_0x560f4b974ff0, C4<>;
L_0x560f4b9753e0 .cmp/eq 4, v0x560f4b9404c0_0, L_0x7fba1bdd7fd8;
L_0x560f4b975250 .cmp/eq 4, v0x560f4b9404c0_0, L_0x7fba1bdd8020;
L_0x560f4b975670 .cmp/eq 4, v0x560f4b9404c0_0, L_0x7fba1bdd8068;
L_0x560f4b975820 .reduce/nor L_0x560f4b9726b0;
L_0x560f4b9759d0 .concat [ 3 3 0 0], v0x560f4b93f2f0_0, L_0x7fba1bdd80b0;
L_0x560f4b975b90 .arith/sum 6, v0x560f4b93d6a0_0, L_0x560f4b9759d0;
L_0x560f4b975cf0 .cmp/ge 6, L_0x560f4b975b90, L_0x7fba1bdd80f8;
L_0x560f4b976000 .arith/sum 32, v0x560f4b93d920_0, L_0x7fba1bdd8140;
L_0x560f4b976160 .cmp/gt 32, L_0x560f4b972ed0, L_0x560f4b976000;
L_0x560f4b9763e0 .reduce/nor L_0x560f4b9736c0;
S_0x560f4b93a730 .scope function.vec4.s3, "lane_decode" "lane_decode" 10 62, 10 62 0, S_0x560f4b9398c0;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x560f4b93a730
v0x560f4b93a9e0_0 .var "sel", 1 0;
TD_top_tb.dut.u_qspi_fsm.lane_decode ;
    %load/vec4 v0x560f4b93a9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %load/vec4 v0x560f4b93f810_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %end;
S_0x560f4b93aac0 .scope function.vec4.s4, "lane_mask" "lane_mask" 10 73, 10 73 0, S_0x560f4b9398c0;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x560f4b93aac0
v0x560f4b93ada0_0 .var "lanes", 2 0;
TD_top_tb.dut.u_qspi_fsm.lane_mask ;
    %load/vec4 v0x560f4b93ada0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %end;
S_0x560f4b940dc0 .scope module, "u_qspi_io" "qspi_io" 4 555, 11 6 0, S_0x560f4b8e1700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "sclk_i";
    .port_info 3 /INPUT 1 "cs_n_i";
    .port_info 4 /INPUT 4 "io_oe_i";
    .port_info 5 /INPUT 4 "out_bits_i";
    .port_info 6 /OUTPUT 1 "sclk_o";
    .port_info 7 /OUTPUT 1 "cs_n_o";
    .port_info 8 /OUTPUT 4 "input_bits_o";
    .port_info 9 /INOUT 4 "io";
P_0x560f4b940fa0 .param/l "NUM_IO" 0 11 7, +C4<00000000000000000000000000000100>;
L_0x560f4b977310 .functor BUFZ 1, L_0x560f4b973f20, C4<0>, C4<0>, C4<0>;
L_0x560f4b9774a0 .functor BUFZ 1, v0x560f4b93e140_0, C4<0>, C4<0>, C4<0>;
v0x560f4b942b60_0 .net "clk", 0 0, v0x560f4b954990_0;  alias, 1 drivers
v0x560f4b942c20_0 .net "cs_n_i", 0 0, v0x560f4b93e140_0;  alias, 1 drivers
v0x560f4b942d10_0 .net "cs_n_o", 0 0, L_0x560f4b9774a0;  alias, 1 drivers
v0x560f4b942de0_0 .var "input_bits_o", 3 0;
v0x560f4b942e80_0 .net8 "io", 3 0, p0x7fba1be27488;  alias, 1 drivers, strength-aware
L_0x7fba1bdd8188 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560f4b942fb0_0 .net "io_oe_i", 3 0, L_0x7fba1bdd8188;  1 drivers
L_0x7fba1bdd81d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560f4b943090_0 .net "out_bits_i", 3 0, L_0x7fba1bdd81d0;  1 drivers
v0x560f4b943170_0 .net "resetn", 0 0, v0x560f4b956510_0;  alias, 1 drivers
v0x560f4b943210_0 .net "sclk_i", 0 0, L_0x560f4b973f20;  alias, 1 drivers
v0x560f4b9432b0_0 .net "sclk_o", 0 0, L_0x560f4b977310;  alias, 1 drivers
L_0x560f4b976660 .part L_0x7fba1bdd8188, 0, 1;
L_0x560f4b976700 .part L_0x7fba1bdd81d0, 0, 1;
L_0x560f4b976840 .part L_0x7fba1bdd8188, 1, 1;
L_0x560f4b976930 .part L_0x7fba1bdd81d0, 1, 1;
L_0x560f4b976b60 .part L_0x7fba1bdd8188, 2, 1;
L_0x560f4b976c00 .part L_0x7fba1bdd81d0, 2, 1;
L_0x560f4b976de0 .concat8 [ 1 1 1 1], L_0x560f4b9767a0, L_0x560f4b976a20, L_0x560f4b976ca0, L_0x560f4b977220;
L_0x560f4b976f70 .part L_0x7fba1bdd8188, 3, 1;
L_0x560f4b9770f0 .part L_0x7fba1bdd81d0, 3, 1;
S_0x560f4b941170 .scope generate, "gen_io[0]" "gen_io[0]" 11 30, 11 30 0, S_0x560f4b940dc0;
 .timescale 0 0;
P_0x560f4b941390 .param/l "i" 0 11 30, +C4<00>;
v0x560f4b941470_0 .net *"_ivl_0", 0 0, L_0x560f4b976660;  1 drivers
v0x560f4b941550_0 .net *"_ivl_1", 0 0, L_0x560f4b976700;  1 drivers
o0x7fba1be27188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560f4b941630_0 name=_ivl_2
v0x560f4b941720_0 .net *"_ivl_4", 0 0, L_0x560f4b9767a0;  1 drivers
L_0x560f4b9767a0 .functor MUXZ 1, o0x7fba1be27188, L_0x560f4b976700, L_0x560f4b976660, C4<>;
S_0x560f4b941800 .scope generate, "gen_io[1]" "gen_io[1]" 11 30, 11 30 0, S_0x560f4b940dc0;
 .timescale 0 0;
P_0x560f4b941a20 .param/l "i" 0 11 30, +C4<01>;
v0x560f4b941ae0_0 .net *"_ivl_0", 0 0, L_0x560f4b976840;  1 drivers
v0x560f4b941bc0_0 .net *"_ivl_1", 0 0, L_0x560f4b976930;  1 drivers
o0x7fba1be27248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560f4b941ca0_0 name=_ivl_2
v0x560f4b941d90_0 .net *"_ivl_4", 0 0, L_0x560f4b976a20;  1 drivers
L_0x560f4b976a20 .functor MUXZ 1, o0x7fba1be27248, L_0x560f4b976930, L_0x560f4b976840, C4<>;
S_0x560f4b941e70 .scope generate, "gen_io[2]" "gen_io[2]" 11 30, 11 30 0, S_0x560f4b940dc0;
 .timescale 0 0;
P_0x560f4b9420a0 .param/l "i" 0 11 30, +C4<010>;
v0x560f4b942160_0 .net *"_ivl_0", 0 0, L_0x560f4b976b60;  1 drivers
v0x560f4b942240_0 .net *"_ivl_1", 0 0, L_0x560f4b976c00;  1 drivers
o0x7fba1be27308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560f4b942320_0 name=_ivl_2
v0x560f4b942410_0 .net *"_ivl_4", 0 0, L_0x560f4b976ca0;  1 drivers
L_0x560f4b976ca0 .functor MUXZ 1, o0x7fba1be27308, L_0x560f4b976c00, L_0x560f4b976b60, C4<>;
S_0x560f4b9424f0 .scope generate, "gen_io[3]" "gen_io[3]" 11 30, 11 30 0, S_0x560f4b940dc0;
 .timescale 0 0;
P_0x560f4b9426f0 .param/l "i" 0 11 30, +C4<011>;
v0x560f4b9427d0_0 .net *"_ivl_0", 0 0, L_0x560f4b976f70;  1 drivers
v0x560f4b9428b0_0 .net *"_ivl_1", 0 0, L_0x560f4b9770f0;  1 drivers
o0x7fba1be273c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560f4b942990_0 name=_ivl_2
v0x560f4b942a80_0 .net *"_ivl_4", 0 0, L_0x560f4b977220;  1 drivers
L_0x560f4b977220 .functor MUXZ 1, o0x7fba1be273c8, L_0x560f4b9770f0, L_0x560f4b976f70, C4<>;
S_0x560f4b9434f0 .scope module, "u_xip_engine" "xip_engine" 4 424, 12 18 0, S_0x560f4b8e1700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "xip_en_i";
    .port_info 3 /INPUT 2 "xip_addr_bytes_i";
    .port_info 4 /INPUT 2 "xip_data_lanes_i";
    .port_info 5 /INPUT 4 "xip_dummy_cycles_i";
    .port_info 6 /INPUT 1 "xip_cont_read_i";
    .port_info 7 /INPUT 1 "xip_mode_en_i";
    .port_info 8 /INPUT 1 "xip_write_en_i";
    .port_info 9 /INPUT 8 "xip_read_op_i";
    .port_info 10 /INPUT 8 "xip_mode_bits_i";
    .port_info 11 /INPUT 8 "xip_write_op_i";
    .port_info 12 /INPUT 3 "clk_div_i";
    .port_info 13 /INPUT 1 "cpol_i";
    .port_info 14 /INPUT 1 "cpha_i";
    .port_info 15 /INPUT 1 "quad_en_i";
    .port_info 16 /INPUT 1 "cs_auto_i";
    .port_info 17 /INPUT 1 "cmd_busy_i";
    .port_info 18 /INPUT 32 "awaddr_i";
    .port_info 19 /INPUT 1 "awvalid_i";
    .port_info 20 /OUTPUT 1 "awready_o";
    .port_info 21 /INPUT 32 "wdata_i";
    .port_info 22 /INPUT 4 "wstrb_i";
    .port_info 23 /INPUT 1 "wvalid_i";
    .port_info 24 /OUTPUT 1 "wready_o";
    .port_info 25 /OUTPUT 2 "bresp_o";
    .port_info 26 /OUTPUT 1 "bvalid_o";
    .port_info 27 /INPUT 1 "bready_i";
    .port_info 28 /INPUT 32 "araddr_i";
    .port_info 29 /INPUT 1 "arvalid_i";
    .port_info 30 /OUTPUT 1 "arready_o";
    .port_info 31 /OUTPUT 32 "rdata_o";
    .port_info 32 /OUTPUT 2 "rresp_o";
    .port_info 33 /OUTPUT 1 "rvalid_o";
    .port_info 34 /INPUT 1 "rready_i";
    .port_info 35 /INPUT 32 "fifo_rx_data_i";
    .port_info 36 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 37 /OUTPUT 1 "start_o";
    .port_info 38 /INPUT 1 "done_i";
    .port_info 39 /INPUT 1 "tx_ren_i";
    .port_info 40 /OUTPUT 32 "tx_data_o";
    .port_info 41 /OUTPUT 1 "tx_empty_o";
    .port_info 42 /OUTPUT 2 "cmd_lanes_o";
    .port_info 43 /OUTPUT 2 "addr_lanes_o";
    .port_info 44 /OUTPUT 2 "data_lanes_o";
    .port_info 45 /OUTPUT 2 "addr_bytes_o";
    .port_info 46 /OUTPUT 1 "mode_en_o";
    .port_info 47 /OUTPUT 4 "dummy_cycles_o";
    .port_info 48 /OUTPUT 1 "dir_o";
    .port_info 49 /OUTPUT 1 "quad_en_o";
    .port_info 50 /OUTPUT 1 "cs_auto_o";
    .port_info 51 /OUTPUT 1 "xip_cont_read_o";
    .port_info 52 /OUTPUT 8 "opcode_o";
    .port_info 53 /OUTPUT 8 "mode_bits_o";
    .port_info 54 /OUTPUT 32 "addr_o";
    .port_info 55 /OUTPUT 32 "len_o";
    .port_info 56 /OUTPUT 32 "clk_div_o";
    .port_info 57 /OUTPUT 1 "cpol_o";
    .port_info 58 /OUTPUT 1 "cpha_o";
    .port_info 59 /OUTPUT 1 "busy_o";
    .port_info 60 /OUTPUT 1 "xip_active_o";
P_0x560f4b6aca00 .param/l "ADDR_WIDTH" 0 12 19, +C4<00000000000000000000000000100000>;
P_0x560f4b6aca40 .param/l "S_IDLE" 1 12 136, C4<000>;
P_0x560f4b6aca80 .param/l "S_RD_POP" 1 12 138, C4<010>;
P_0x560f4b6acac0 .param/l "S_RD_RESP" 1 12 139, C4<011>;
P_0x560f4b6acb00 .param/l "S_RD_WAIT" 1 12 137, C4<001>;
P_0x560f4b6acb40 .param/l "S_WR_RESP" 1 12 141, C4<101>;
P_0x560f4b6acb80 .param/l "S_WR_WAIT" 1 12 140, C4<100>;
L_0x560f4b9703b0 .functor BUFZ 2, v0x560f4b9462a0_0, C4<00>, C4<00>, C4<00>;
L_0x560f4b970480 .functor BUFZ 2, v0x560f4b944850_0, C4<00>, C4<00>, C4<00>;
L_0x560f4b970550 .functor BUFZ 1, v0x560f4b946c90_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b970650 .functor BUFZ 4, v0x560f4b946610_0, C4<0000>, C4<0000>, C4<0000>;
L_0x560f4b970720 .functor NOT 1, v0x560f4b946870_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b970830 .functor BUFZ 1, v0x560f4b9470c0_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b9708d0 .functor BUFZ 1, v0x560f4b946100_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b9709f0 .functor BUFZ 1, v0x560f4b9484e0_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b970ac0 .functor BUFZ 8, v0x560f4b946e30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x560f4b970bf0 .functor BUFZ 8, v0x560f4b946af0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x560f4b970cc0 .functor BUFZ 32, v0x560f4b944af0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f4b970e30 .functor BUFZ 32, v0x560f4b945830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f4b970f00 .functor BUFZ 1, v0x560f4b945e90_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b970d90 .functor BUFZ 1, v0x560f4b945c20_0, C4<0>, C4<0>, C4<0>;
L_0x560f4b9711e0 .functor AND 1, L_0x560f4b9710e0, L_0x560f4b968af0, C4<1>, C4<1>;
L_0x560f4b971380 .functor AND 1, L_0x560f4b9711e0, L_0x560f4b9712e0, C4<1>, C4<1>;
L_0x560f4b9715b0 .functor AND 1, L_0x560f4b971470, L_0x560f4b968af0, C4<1>, C4<1>;
L_0x560f4b971710 .functor AND 1, L_0x560f4b9715b0, L_0x560f4b969cd0, C4<1>, C4<1>;
L_0x560f4b9718a0 .functor AND 1, L_0x560f4b971710, L_0x560f4b9717d0, C4<1>, C4<1>;
L_0x560f4b971a10 .functor BUFZ 1, L_0x560f4b9718a0, C4<0>, C4<0>, C4<0>;
L_0x7fba1bdd7c30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560f4b944010_0 .net/2u *"_ivl_36", 2 0, L_0x7fba1bdd7c30;  1 drivers
v0x560f4b9440f0_0 .net *"_ivl_38", 0 0, L_0x560f4b9710e0;  1 drivers
v0x560f4b9441b0_0 .net *"_ivl_41", 0 0, L_0x560f4b9711e0;  1 drivers
v0x560f4b944280_0 .net *"_ivl_43", 0 0, L_0x560f4b9712e0;  1 drivers
L_0x7fba1bdd7c78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560f4b944340_0 .net/2u *"_ivl_46", 2 0, L_0x7fba1bdd7c78;  1 drivers
v0x560f4b944470_0 .net *"_ivl_48", 0 0, L_0x560f4b971470;  1 drivers
v0x560f4b944530_0 .net *"_ivl_51", 0 0, L_0x560f4b9715b0;  1 drivers
v0x560f4b9445f0_0 .net *"_ivl_53", 0 0, L_0x560f4b971710;  1 drivers
v0x560f4b9446b0_0 .net *"_ivl_55", 0 0, L_0x560f4b9717d0;  1 drivers
v0x560f4b944770_0 .net "addr_bytes_o", 1 0, L_0x560f4b970480;  1 drivers
v0x560f4b944850_0 .var "addr_bytes_r", 1 0;
L_0x7fba1bdd7ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f4b944930_0 .net "addr_lanes_o", 1 0, L_0x7fba1bdd7ba0;  1 drivers
v0x560f4b944a10_0 .net "addr_o", 31 0, L_0x560f4b970cc0;  1 drivers
v0x560f4b944af0_0 .var "addr_r", 31 0;
v0x560f4b944bd0_0 .net "ar_ready_w", 0 0, L_0x560f4b971380;  1 drivers
v0x560f4b944c90_0 .net "araddr_i", 31 0, v0x560f4b9565b0_0;  alias, 1 drivers
v0x560f4b944d70_0 .var "arready_o", 0 0;
v0x560f4b944e30_0 .net "arvalid_i", 0 0, v0x560f4b9569c0_0;  alias, 1 drivers
v0x560f4b944ef0_0 .net "aw_ready_w", 0 0, L_0x560f4b9718a0;  1 drivers
v0x560f4b944fb0_0 .net "awaddr_i", 31 0, o0x7fba1be27ab8;  alias, 0 drivers
v0x560f4b945090_0 .var "awready_o", 0 0;
v0x560f4b945150_0 .net "awvalid_i", 0 0, L_0x7fba1bdd82a8;  alias, 1 drivers
v0x560f4b945210_0 .net "bready_i", 0 0, L_0x7fba1bdd8338;  alias, 1 drivers
v0x560f4b9452d0_0 .var "bresp_o", 1 0;
v0x560f4b9453b0_0 .net "busy_o", 0 0, v0x560f4b945470_0;  alias, 1 drivers
v0x560f4b945470_0 .var "busy_r", 0 0;
v0x560f4b945530_0 .var "bvalid_o", 0 0;
v0x560f4b9455f0_0 .net "clk", 0 0, v0x560f4b954990_0;  alias, 1 drivers
v0x560f4b945690_0 .net "clk_div_i", 2 0, L_0x560f4b969380;  alias, 1 drivers
v0x560f4b945750_0 .net "clk_div_o", 31 0, L_0x560f4b970e30;  1 drivers
v0x560f4b945830_0 .var "clk_div_r", 31 0;
v0x560f4b945910_0 .net "cmd_busy_i", 0 0, v0x560f4b8ed540_0;  alias, 1 drivers
L_0x7fba1bdd7b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f4b9459b0_0 .net "cmd_lanes_o", 1 0, L_0x7fba1bdd7b58;  1 drivers
v0x560f4b945a70_0 .net "cpha_i", 0 0, L_0x560f4b968e50;  alias, 1 drivers
v0x560f4b945b60_0 .net "cpha_o", 0 0, L_0x560f4b970d90;  1 drivers
v0x560f4b945c20_0 .var "cpha_r", 0 0;
v0x560f4b945ce0_0 .net "cpol_i", 0 0, L_0x560f4b968d20;  alias, 1 drivers
v0x560f4b945dd0_0 .net "cpol_o", 0 0, L_0x560f4b970f00;  1 drivers
v0x560f4b945e90_0 .var "cpol_r", 0 0;
v0x560f4b945f50_0 .net "cs_auto_i", 0 0, L_0x560f4b969420;  alias, 1 drivers
v0x560f4b946040_0 .net "cs_auto_o", 0 0, L_0x560f4b9708d0;  1 drivers
v0x560f4b946100_0 .var "cs_auto_r", 0 0;
v0x560f4b9461c0_0 .net "data_lanes_o", 1 0, L_0x560f4b9703b0;  1 drivers
v0x560f4b9462a0_0 .var "data_lanes_r", 1 0;
v0x560f4b946380_0 .net "dir_o", 0 0, L_0x560f4b970720;  1 drivers
v0x560f4b946440_0 .net "done_i", 0 0, L_0x560f4b974a10;  alias, 1 drivers
v0x560f4b946530_0 .net "dummy_cycles_o", 3 0, L_0x560f4b970650;  1 drivers
v0x560f4b946610_0 .var "dummy_cycles_r", 3 0;
v0x560f4b9466f0_0 .net "fifo_rx_data_i", 31 0, v0x560f4b937e80_0;  alias, 1 drivers
v0x560f4b9467b0_0 .var "fifo_rx_re_o", 0 0;
v0x560f4b946870_0 .var "is_write_r", 0 0;
L_0x7fba1bdd7be8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560f4b946930_0 .net "len_o", 31 0, L_0x7fba1bdd7be8;  1 drivers
v0x560f4b946a10_0 .net "mode_bits_o", 7 0, L_0x560f4b970bf0;  1 drivers
v0x560f4b946af0_0 .var "mode_bits_r", 7 0;
v0x560f4b946bd0_0 .net "mode_en_o", 0 0, L_0x560f4b970550;  1 drivers
v0x560f4b946c90_0 .var "mode_en_r", 0 0;
v0x560f4b946d50_0 .net "opcode_o", 7 0, L_0x560f4b970ac0;  1 drivers
v0x560f4b946e30_0 .var "opcode_r", 7 0;
v0x560f4b946f10_0 .net "quad_en_i", 0 0, L_0x560f4b968b90;  alias, 1 drivers
v0x560f4b947000_0 .net "quad_en_o", 0 0, L_0x560f4b970830;  1 drivers
v0x560f4b9470c0_0 .var "quad_en_r", 0 0;
v0x560f4b947180_0 .var "rdata_o", 31 0;
v0x560f4b947260_0 .net "resetn", 0 0, v0x560f4b956510_0;  alias, 1 drivers
v0x560f4b947300_0 .net "rready_i", 0 0, v0x560f4b956bc0_0;  alias, 1 drivers
v0x560f4b9473c0_0 .var "rresp_o", 1 0;
v0x560f4b9478b0_0 .var "rvalid_o", 0 0;
v0x560f4b947970_0 .var "start_o", 0 0;
v0x560f4b947a30_0 .var "state", 2 0;
v0x560f4b947b10_0 .var "tx_data_o", 31 0;
v0x560f4b947bf0_0 .var "tx_empty_o", 0 0;
v0x560f4b947cb0_0 .net "tx_ren_i", 0 0, L_0x560f4b976480;  alias, 1 drivers
v0x560f4b947d50_0 .net "w_ready_w", 0 0, L_0x560f4b971a10;  1 drivers
v0x560f4b947df0_0 .net "wdata_i", 31 0, o0x7fba1be28298;  alias, 0 drivers
v0x560f4b947ed0_0 .var "wdata_r", 31 0;
v0x560f4b947fb0_0 .var "wready_o", 0 0;
v0x560f4b948070_0 .net "wstrb_i", 3 0, o0x7fba1be28328;  alias, 0 drivers
v0x560f4b948150_0 .net "wvalid_i", 0 0, L_0x7fba1bdd82f0;  alias, 1 drivers
v0x560f4b948210_0 .var "xip_active_o", 0 0;
v0x560f4b9482b0_0 .net "xip_addr_bytes_i", 1 0, L_0x560f4b969550;  alias, 1 drivers
v0x560f4b948350_0 .net "xip_cont_read_i", 0 0, L_0x560f4b969a30;  alias, 1 drivers
v0x560f4b948440_0 .net "xip_cont_read_o", 0 0, L_0x560f4b9709f0;  1 drivers
v0x560f4b9484e0_0 .var "xip_cont_read_r", 0 0;
v0x560f4b9485a0_0 .net "xip_data_lanes_i", 1 0, L_0x560f4b9697e0;  alias, 1 drivers
v0x560f4b948660_0 .net "xip_dummy_cycles_i", 3 0, L_0x560f4b969990;  alias, 1 drivers
v0x560f4b948720_0 .net "xip_en_i", 0 0, L_0x560f4b968af0;  alias, 1 drivers
v0x560f4b9487c0_0 .net "xip_mode_bits_i", 7 0, L_0x560f4b96a080;  alias, 1 drivers
v0x560f4b948860_0 .net "xip_mode_en_i", 0 0, L_0x560f4b969c30;  alias, 1 drivers
v0x560f4b948900_0 .net "xip_read_op_i", 7 0, L_0x560f4b969e50;  alias, 1 drivers
v0x560f4b9489d0_0 .net "xip_write_en_i", 0 0, L_0x560f4b969cd0;  alias, 1 drivers
v0x560f4b948aa0_0 .net "xip_write_op_i", 7 0, L_0x560f4b969ef0;  alias, 1 drivers
L_0x560f4b9710e0 .cmp/eq 3, v0x560f4b947a30_0, L_0x7fba1bdd7c30;
L_0x560f4b9712e0 .reduce/nor v0x560f4b8ed540_0;
L_0x560f4b971470 .cmp/eq 3, v0x560f4b947a30_0, L_0x7fba1bdd7c78;
L_0x560f4b9717d0 .reduce/nor v0x560f4b8ed540_0;
S_0x560f4b8e4310 .scope module, "flash" "qspi_device" 3 127, 13 8 0, S_0x560f4b883ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x560f4b9521f0 .param/l "ADDR_BITS" 0 13 18, +C4<00000000000000000000000000011000>;
P_0x560f4b952230 .param/l "MEM_SIZE" 0 13 17, +C4<00000000000100000000000000000000>;
P_0x560f4b952270 .param/l "PAGE_SIZE" 0 13 19, +C4<00000000000000000000000100000000>;
P_0x560f4b9522b0 .param/l "SECTOR_SIZE" 0 13 20, +C4<00000000000000000001000000000000>;
P_0x560f4b9522f0 .param/l "ST_ADDR" 1 13 47, C4<0010>;
P_0x560f4b952330 .param/l "ST_CMD" 1 13 46, C4<0001>;
P_0x560f4b952370 .param/l "ST_DATA_READ" 1 13 49, C4<0100>;
P_0x560f4b9523b0 .param/l "ST_DUMMY" 1 13 48, C4<0011>;
P_0x560f4b9523f0 .param/l "ST_IDLE" 1 13 45, C4<0000>;
P_0x560f4b952430 .param/l "ST_ID_READ" 1 13 51, C4<0110>;
P_0x560f4b952470 .param/l "ST_STATUS" 1 13 50, C4<0101>;
v0x560f4b9529f0_0 .net *"_ivl_11", 0 0, L_0x560f4b9779e0;  1 drivers
v0x560f4b952af0_0 .net *"_ivl_13", 0 0, L_0x560f4b977ad0;  1 drivers
o0x7fba1be29b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560f4b952bd0_0 name=_ivl_14
v0x560f4b952cc0_0 .net *"_ivl_19", 0 0, L_0x560f4b977d50;  1 drivers
v0x560f4b952da0_0 .net *"_ivl_21", 0 0, L_0x560f4b977e40;  1 drivers
o0x7fba1be29c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560f4b952ed0_0 name=_ivl_22
v0x560f4b952fb0_0 .net *"_ivl_27", 0 0, L_0x560f4b978080;  1 drivers
v0x560f4b953090_0 .net *"_ivl_29", 0 0, L_0x560f4b9781b0;  1 drivers
v0x560f4b953170_0 .net *"_ivl_3", 0 0, L_0x560f4b9776e0;  1 drivers
o0x7fba1be29cd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560f4b953250_0 name=_ivl_30
v0x560f4b953330_0 .net *"_ivl_5", 0 0, L_0x560f4b977780;  1 drivers
o0x7fba1be29d38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x560f4b953410_0 name=_ivl_6
v0x560f4b9534f0_0 .var "addr_bytes", 1 0;
v0x560f4b9535d0_0 .var "addr_reg", 23 0;
v0x560f4b9536b0_0 .var "bit_cnt", 5 0;
v0x560f4b953790_0 .var "cmd_reg", 7 0;
v0x560f4b953870_0 .var "dummy_cycles", 4 0;
v0x560f4b953a60_0 .var "id_reg", 23 0;
v0x560f4b953b40_0 .net "io_di", 3 0, L_0x560f4b977640;  1 drivers
v0x560f4b953c20_0 .var "io_do", 3 0;
v0x560f4b953d00_0 .var "io_oe", 3 0;
v0x560f4b953de0_0 .var/i "k", 31 0;
v0x560f4b953ec0 .array "memory", 1048575 0, 7 0;
v0x560f4b953f80_0 .net "qspi_cs_n", 0 0, L_0x560f4b9774a0;  alias, 1 drivers
v0x560f4b954020_0 .net8 "qspi_io0", 0 0, p0x7fba1be29f48;  1 drivers, strength-aware
v0x560f4b9540e0_0 .net8 "qspi_io1", 0 0, p0x7fba1be29f78;  1 drivers, strength-aware
v0x560f4b9541a0_0 .net8 "qspi_io2", 0 0, p0x7fba1be29fa8;  1 drivers, strength-aware
v0x560f4b954260_0 .net8 "qspi_io3", 0 0, p0x7fba1be29fd8;  1 drivers, strength-aware
v0x560f4b954320_0 .net "qspi_sclk", 0 0, L_0x560f4b977310;  alias, 1 drivers
v0x560f4b954410_0 .var "shift_in", 7 0;
v0x560f4b9544f0_0 .var "shift_out", 7 0;
v0x560f4b9545d0_0 .var "state", 3 0;
v0x560f4b9546b0_0 .var "status_reg", 7 0;
E_0x560f4b892d40 .event posedge, v0x560f4b9432b0_0;
E_0x560f4b894560 .event posedge, v0x560f4b942d10_0;
L_0x560f4b977640 .concat [ 1 1 1 1], p0x7fba1be29f48, p0x7fba1be29f78, p0x7fba1be29fa8, p0x7fba1be29fd8;
L_0x560f4b9776e0 .part v0x560f4b953d00_0, 0, 1;
L_0x560f4b977780 .part v0x560f4b953c20_0, 0, 1;
L_0x560f4b977820 .functor MUXZ 1, o0x7fba1be29d38, L_0x560f4b977780, L_0x560f4b9776e0, C4<>;
L_0x560f4b9779e0 .part v0x560f4b953d00_0, 1, 1;
L_0x560f4b977ad0 .part v0x560f4b953c20_0, 1, 1;
L_0x560f4b977bc0 .functor MUXZ 1, o0x7fba1be29b88, L_0x560f4b977ad0, L_0x560f4b9779e0, C4<>;
L_0x560f4b977d50 .part v0x560f4b953d00_0, 2, 1;
L_0x560f4b977e40 .part v0x560f4b953c20_0, 2, 1;
L_0x560f4b977ee0 .functor MUXZ 1, o0x7fba1be29c18, L_0x560f4b977e40, L_0x560f4b977d50, C4<>;
L_0x560f4b978080 .part v0x560f4b953d00_0, 3, 1;
L_0x560f4b9781b0 .part v0x560f4b953c20_0, 3, 1;
L_0x560f4b978350 .functor MUXZ 1, o0x7fba1be29cd8, L_0x560f4b9781b0, L_0x560f4b978080, C4<>;
    .scope S_0x560f4b8de3b0;
T_4 ;
    %wait E_0x560f4b933ba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b8ee8d0_0, 0, 1;
    %load/vec4 v0x560f4b76c710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b8ee8d0_0, 0, 1;
    %jmp T_4.22;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8ee8d0_0, 0, 1;
    %jmp T_4.22;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8ee8d0_0, 0, 1;
    %jmp T_4.22;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8ee8d0_0, 0, 1;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8ee8d0_0, 0, 1;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b8b22a0_0, 0, 1;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560f4b8de3b0;
T_5 ;
    %wait E_0x560f4b6bf390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b920090_0, 0, 1;
    %load/vec4 v0x560f4b8b1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x560f4b8b22a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x560f4b8ee8d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b920090_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560f4b9234f0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x560f4b9222b0_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x560f4b8f7ff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b920090_0, 0, 1;
T_5.4 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560f4b8de3b0;
T_6 ;
    %wait E_0x560f4b6df100;
    %load/vec4 v0x560f4b8be660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8cea00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560f4b8ce620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8cea00_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x560f4b8ceea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b8cea00_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560f4b8de3b0;
T_7 ;
    %wait E_0x560f4b6df100;
    %load/vec4 v0x560f4b8be660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8cdb20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8c04f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8c05d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8c6d80_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x560f4b8cde60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8fcb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8fcbb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8d0200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8cf280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8d0140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8cf1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8cfa50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8907b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8cd740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b89a4a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b898b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8cfe20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b889350_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %fork t_1, S_0x560f4b8af540;
    %jmp t_0;
    .scope S_0x560f4b8af540;
t_1 ;
    %load/vec4 v0x560f4b8cdb20_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %store/vec4 v0x560f4b886d90_0, 0, 32;
    %load/vec4 v0x560f4b886d90_0;
    %load/vec4 v0x560f4b918150_0;
    %and;
    %load/vec4 v0x560f4b8cdb20_0;
    %load/vec4 v0x560f4b918150_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x560f4b886d90_0, 0, 32;
    %load/vec4 v0x560f4b8f7ff0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x560f4b886d90_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x560f4b8cdb20_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x560f4b8cdb20_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560f4b886d90_0, 4, 1;
T_7.4 ;
    %load/vec4 v0x560f4b886d90_0;
    %assign/vec4 v0x560f4b8cdb20_0, 0;
    %end;
    .scope S_0x560f4b8de3b0;
t_0 %join;
T_7.2 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x560f4b9234f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x560f4b9222b0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x560f4b8c04f0_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b8c04f0_0, 4, 5;
T_7.6 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x560f4b8c6d80_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %load/vec4 v0x560f4b8949b0_0;
    %and;
    %assign/vec4 v0x560f4b8c6d80_0, 0;
T_7.10 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0x560f4b8cde60_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %load/vec4 v0x560f4b917d30_0;
    %and;
    %assign/vec4 v0x560f4b8cde60_0, 0;
T_7.12 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0x560f4b8fcb10_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %load/vec4 v0x560f4b91cdd0_0;
    %and;
    %assign/vec4 v0x560f4b8fcb10_0, 0;
T_7.14 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v0x560f4b8fcbb0_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %load/vec4 v0x560f4b8b6fc0_0;
    %and;
    %assign/vec4 v0x560f4b8fcbb0_0, 0;
T_7.16 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v0x560f4b8d0200_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %load/vec4 v0x560f4b894440_0;
    %and;
    %assign/vec4 v0x560f4b8d0200_0, 0;
T_7.18 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v0x560f4b8cf280_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %load/vec4 v0x560f4b8bf000_0;
    %and;
    %assign/vec4 v0x560f4b8cf280_0, 0;
T_7.20 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %load/vec4 v0x560f4b8d0140_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %assign/vec4 v0x560f4b8d0140_0, 0;
T_7.22 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %load/vec4 v0x560f4b8cf1c0_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %assign/vec4 v0x560f4b8cf1c0_0, 0;
T_7.24 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %load/vec4 v0x560f4b8cfa50_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %load/vec4 v0x560f4b893fa0_0;
    %and;
    %assign/vec4 v0x560f4b8cfa50_0, 0;
T_7.26 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.28, 8;
    %load/vec4 v0x560f4b8907b0_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %load/vec4 v0x560f4b91ccf0_0;
    %and;
    %assign/vec4 v0x560f4b8907b0_0, 0;
T_7.28 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %load/vec4 v0x560f4b8cd740_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %assign/vec4 v0x560f4b8cd740_0, 0;
T_7.30 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.32, 8;
    %load/vec4 v0x560f4b89a4a0_0;
    %load/vec4 v0x560f4b9222b0_0;
    %store/vec4 v0x560f4b894df0_0, 0, 32;
    %store/vec4 v0x560f4b895230_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x560f4b8eee40;
    %assign/vec4 v0x560f4b89a4a0_0, 0;
T_7.32 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %load/vec4 v0x560f4b8c05d0_0;
    %load/vec4 v0x560f4b9222b0_0;
    %inv;
    %and;
    %assign/vec4 v0x560f4b8c05d0_0, 0;
T_7.34 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.36, 8;
    %load/vec4 v0x560f4b898b40_0;
    %load/vec4 v0x560f4b9222b0_0;
    %inv;
    %and;
    %assign/vec4 v0x560f4b898b40_0, 0;
T_7.36 ;
    %load/vec4 v0x560f4b8cf980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b8c05d0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b8cfe20_0, 0;
T_7.38 ;
    %load/vec4 v0x560f4b89bf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b8c05d0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b889350_0, 0;
T_7.40 ;
    %load/vec4 v0x560f4b89a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b8c05d0_0, 4, 5;
T_7.42 ;
    %load/vec4 v0x560f4b8c10b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b8c05d0_0, 4, 5;
T_7.44 ;
    %load/vec4 v0x560f4b8c1910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b8c05d0_0, 4, 5;
T_7.46 ;
    %load/vec4 v0x560f4b8af830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b898b40_0, 4, 5;
T_7.48 ;
    %load/vec4 v0x560f4b8bf640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b898b40_0, 4, 5;
T_7.50 ;
    %load/vec4 v0x560f4b8ba930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b898b40_0, 4, 5;
T_7.52 ;
    %load/vec4 v0x560f4b8de790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b898b40_0, 4, 5;
T_7.54 ;
    %load/vec4 v0x560f4b8b1ad0_0;
    %load/vec4 v0x560f4b76c710_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560f4b9234f0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.56, 8;
    %load/vec4 v0x560f4b9222b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8cfe20_0, 0;
T_7.58 ;
    %load/vec4 v0x560f4b9222b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b889350_0, 0;
T_7.60 ;
T_7.56 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560f4b8de3b0;
T_8 ;
    %wait E_0x560f4b6db200;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %load/vec4 v0x560f4b921220_0;
    %load/vec4 v0x560f4b8b22a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x560f4b76c710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.3 ;
    %load/vec4 v0x560f4b8cdb20_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x560f4b8dcca0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f4b8ba870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f4b8f7ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f4b8f3120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f4b8cfe20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f4b889350_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.5 ;
    %load/vec4 v0x560f4b8c04f0_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.6 ;
    %load/vec4 v0x560f4b8c05d0_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.7 ;
    %load/vec4 v0x560f4b8c6d80_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.8 ;
    %load/vec4 v0x560f4b8cde60_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.9 ;
    %load/vec4 v0x560f4b8fcb10_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.10 ;
    %load/vec4 v0x560f4b8fcbb0_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.11 ;
    %load/vec4 v0x560f4b8d0200_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.12 ;
    %load/vec4 v0x560f4b8cf280_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.13 ;
    %load/vec4 v0x560f4b8d0140_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.14 ;
    %load/vec4 v0x560f4b8cf1c0_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.15 ;
    %load/vec4 v0x560f4b8cfa50_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.16 ;
    %load/vec4 v0x560f4b8907b0_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.17 ;
    %load/vec4 v0x560f4b8cd740_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.18 ;
    %load/vec4 v0x560f4b89a4a0_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.19 ;
    %load/vec4 v0x560f4b8c1850_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x560f4b8ee990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f4b8af8f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f4b8dcca0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f4b8ba870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.21 ;
    %load/vec4 v0x560f4b898b40_0;
    %store/vec4 v0x560f4b8bea20_0, 0, 32;
    %jmp T_8.23;
T_8.23 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560f4b938570;
T_9 ;
    %wait E_0x560f4b6d8010;
    %load/vec4 v0x560f4b939310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b939520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b939440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560f4b938d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b9390e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560f4b938f50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x560f4b9396e0_0;
    %load/vec4 v0x560f4b938eb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x560f4b939600_0;
    %load/vec4 v0x560f4b939520_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f4b939040, 0, 4;
    %load/vec4 v0x560f4b939520_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x560f4b939520_0, 0;
T_9.2 ;
    %load/vec4 v0x560f4b939250_0;
    %load/vec4 v0x560f4b938e10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x560f4b939440_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x560f4b939040, 4;
    %assign/vec4 v0x560f4b9390e0_0, 0;
    %load/vec4 v0x560f4b939440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x560f4b939440_0, 0;
T_9.4 ;
    %load/vec4 v0x560f4b9396e0_0;
    %load/vec4 v0x560f4b938eb0_0;
    %nor/r;
    %and;
    %load/vec4 v0x560f4b939250_0;
    %load/vec4 v0x560f4b938e10_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %load/vec4 v0x560f4b938d50_0;
    %assign/vec4 v0x560f4b938d50_0, 0;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x560f4b938d50_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560f4b938d50_0, 0;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x560f4b938d50_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x560f4b938d50_0, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %load/vec4 v0x560f4b938d50_0;
    %assign/vec4 v0x560f4b938f50_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x560f4b937330;
T_10 ;
    %wait E_0x560f4b6d8010;
    %load/vec4 v0x560f4b938000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b938180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b9380a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560f4b937ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b937e80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560f4b937d20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560f4b938340_0;
    %load/vec4 v0x560f4b937c80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x560f4b938260_0;
    %load/vec4 v0x560f4b938180_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f4b937de0, 0, 4;
    %load/vec4 v0x560f4b938180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x560f4b938180_0, 0;
T_10.2 ;
    %load/vec4 v0x560f4b937f40_0;
    %load/vec4 v0x560f4b937b70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x560f4b9380a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x560f4b937de0, 4;
    %assign/vec4 v0x560f4b937e80_0, 0;
    %load/vec4 v0x560f4b9380a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x560f4b9380a0_0, 0;
T_10.4 ;
    %load/vec4 v0x560f4b938340_0;
    %load/vec4 v0x560f4b937c80_0;
    %nor/r;
    %and;
    %load/vec4 v0x560f4b937f40_0;
    %load/vec4 v0x560f4b937b70_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %load/vec4 v0x560f4b937ab0_0;
    %assign/vec4 v0x560f4b937ab0_0, 0;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x560f4b937ab0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560f4b937ab0_0, 0;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x560f4b937ab0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x560f4b937ab0_0, 0;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %load/vec4 v0x560f4b937ab0_0;
    %assign/vec4 v0x560f4b937d20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560f4b8ddfd0;
T_11 ;
    %wait E_0x560f4b6d8010;
    %load/vec4 v0x560f4b89af10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8ed540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b89afb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8b1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8b1fa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b8b1d60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b8ef550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b91c0a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b8b0b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b88a8a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b8ca620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b88c460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560f4b885de0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560f4b88b1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8ed940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b88bfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b763600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8dd6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8999d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8ec340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8ddb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8b0ed0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b89afb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8b1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8b1fa0_0, 0;
    %load/vec4 v0x560f4b8ed540_0;
    %nor/r;
    %load/vec4 v0x560f4b8b11d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b8ed540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b89afb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b8b1290_0, 0;
    %load/vec4 v0x560f4b8b2060_0;
    %assign/vec4 v0x560f4b8b1d60_0, 0;
    %load/vec4 v0x560f4b8efed0_0;
    %assign/vec4 v0x560f4b8ef550_0, 0;
    %load/vec4 v0x560f4b8dd780_0;
    %assign/vec4 v0x560f4b91c0a0_0, 0;
    %load/vec4 v0x560f4b8f1190_0;
    %assign/vec4 v0x560f4b8b0b20_0, 0;
    %load/vec4 v0x560f4b88ad20_0;
    %assign/vec4 v0x560f4b88a8a0_0, 0;
    %load/vec4 v0x560f4b8c7b00_0;
    %assign/vec4 v0x560f4b8ca620_0, 0;
    %load/vec4 v0x560f4b88c3a0_0;
    %assign/vec4 v0x560f4b88c460_0, 0;
    %load/vec4 v0x560f4b88a940_0;
    %assign/vec4 v0x560f4b885de0_0, 0;
    %load/vec4 v0x560f4b88baa0_0;
    %assign/vec4 v0x560f4b88b1a0_0, 0;
    %load/vec4 v0x560f4b8b9be0_0;
    %assign/vec4 v0x560f4b8ed940_0, 0;
    %load/vec4 v0x560f4b8b1790_0;
    %assign/vec4 v0x560f4b88bfe0_0, 0;
    %load/vec4 v0x560f4b89c590_0;
    %assign/vec4 v0x560f4b763600_0, 0;
    %load/vec4 v0x560f4b8e0a10_0;
    %assign/vec4 v0x560f4b8dd6e0_0, 0;
    %load/vec4 v0x560f4b89aa70_0;
    %assign/vec4 v0x560f4b8999d0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x560f4b8ed060_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560f4b8ec340_0, 0;
    %load/vec4 v0x560f4b8b0f70_0;
    %assign/vec4 v0x560f4b8ddb40_0, 0;
    %load/vec4 v0x560f4b91cad0_0;
    %assign/vec4 v0x560f4b8b0ed0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x560f4b8ed540_0;
    %load/vec4 v0x560f4b8f84f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8ed540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b8b1fa0_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x560f4b8ef1c0;
T_12 ;
    %wait E_0x560f4b6d8010;
    %load/vec4 v0x560f4b7ff6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b899e70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x560f4b899f10_0;
    %assign/vec4 v0x560f4b899e70_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560f4b8ef1c0;
T_13 ;
    %wait E_0x560f4b6d8010;
    %load/vec4 v0x560f4b7ff6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560f4b936210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8f2250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8926d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b901f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b89d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b7fad20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b8fdf40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8969c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b7ff460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8e2890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8964b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b893600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b69acf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b820780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560f4b820860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b9362b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b936530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b820940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b8930f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b892c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b9366b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b936e30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b936c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8e3ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b936790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560f4b936870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b936950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b9360d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b820a00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b936a10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8f2250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b936530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b9360d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b820940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b936950_0, 0;
    %load/vec4 v0x560f4b936210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560f4b936210_0, 0;
    %jmp T_13.9;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8926d0_0, 0;
    %load/vec4 v0x560f4b936170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x560f4b8f21b0_0;
    %assign/vec4 v0x560f4b89d400_0, 0;
    %load/vec4 v0x560f4b7fac50_0;
    %assign/vec4 v0x560f4b7fad20_0, 0;
    %load/vec4 v0x560f4b8e2970_0;
    %assign/vec4 v0x560f4b8fdf40_0, 0;
    %load/vec4 v0x560f4b89d4c0_0;
    %assign/vec4 v0x560f4b8969c0_0, 0;
    %load/vec4 v0x560f4b899fb0_0;
    %assign/vec4 v0x560f4b7ff460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b901f40_0, 0;
    %load/vec4 v0x560f4b8f21b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.12, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_13.13, 8;
T_13.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_13.13, 8;
 ; End of false expr.
    %blend;
T_13.13;
    %assign/vec4 v0x560f4b936210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b893600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b69acf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b892c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b936e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8e3ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b820a00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b936a10_0, 0;
T_13.10 ;
    %jmp T_13.9;
T_13.3 ;
    %load/vec4 v0x560f4b7ff460_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560f4b936210_0, 0;
    %jmp T_13.15;
T_13.14 ;
    %load/vec4 v0x560f4b936490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %load/vec4 v0x560f4b8206a0_0;
    %assign/vec4 v0x560f4b8e2890_0, 0;
    %load/vec4 v0x560f4b8969c0_0;
    %assign/vec4 v0x560f4b820780_0, 0;
    %load/vec4 v0x560f4b8206a0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x560f4b820860_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560f4b820a00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560f4b936210_0, 0;
T_13.16 ;
T_13.15 ;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v0x560f4b820a00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %jmp T_13.21;
T_13.18 ;
    %load/vec4 v0x560f4b893600_0;
    %nor/r;
    %load/vec4 v0x560f4b936350_0;
    %nor/r;
    %and;
    %load/vec4 v0x560f4b820860_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.22, 8;
    %load/vec4 v0x560f4b820780_0;
    %assign/vec4 v0x560f4b8964b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b893600_0, 0;
T_13.22 ;
    %load/vec4 v0x560f4b893600_0;
    %load/vec4 v0x560f4b895f50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b893600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b69acf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560f4b820a00_0, 0;
T_13.24 ;
    %jmp T_13.21;
T_13.19 ;
    %load/vec4 v0x560f4b69ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.26, 8;
    %load/vec4 v0x560f4b7ff380_0;
    %assign/vec4 v0x560f4b9362b0_0, 0;
    %load/vec4 v0x560f4b936350_0;
    %inv;
    %assign/vec4 v0x560f4b936530_0, 0;
    %load/vec4 v0x560f4b69adb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b8926d0_0, 0;
T_13.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b69acf0_0, 0;
    %load/vec4 v0x560f4b820860_0;
    %cmpi/u 4, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.30, 5;
    %load/vec4 v0x560f4b820860_0;
    %subi 4, 0, 16;
    %assign/vec4 v0x560f4b820860_0, 0;
    %load/vec4 v0x560f4b820780_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x560f4b820780_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560f4b820a00_0, 0;
    %jmp T_13.31;
T_13.30 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560f4b820860_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b820a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b820940_0, 0;
T_13.31 ;
T_13.26 ;
    %jmp T_13.21;
T_13.21 ;
    %pop/vec4 1;
    %load/vec4 v0x560f4b820940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.32, 8;
    %load/vec4 v0x560f4b7fad20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.34, 8;
    %load/vec4 v0x560f4b8969c0_0;
    %load/vec4 v0x560f4b8e2890_0;
    %add;
    %assign/vec4 v0x560f4b8969c0_0, 0;
T_13.34 ;
    %load/vec4 v0x560f4b8926d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x560f4b7ff460_0;
    %load/vec4 v0x560f4b8e2890_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_13.36, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b7ff460_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560f4b936210_0, 0;
    %jmp T_13.37;
T_13.36 ;
    %load/vec4 v0x560f4b7ff460_0;
    %load/vec4 v0x560f4b8e2890_0;
    %sub;
    %assign/vec4 v0x560f4b7ff460_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560f4b936210_0, 0;
T_13.37 ;
T_13.32 ;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v0x560f4b7ff460_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.38, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560f4b936210_0, 0;
    %jmp T_13.39;
T_13.38 ;
    %load/vec4 v0x560f4b69af50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.40, 8;
    %load/vec4 v0x560f4b8206a0_0;
    %assign/vec4 v0x560f4b8e2890_0, 0;
    %load/vec4 v0x560f4b8969c0_0;
    %assign/vec4 v0x560f4b936790_0, 0;
    %load/vec4 v0x560f4b8206a0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x560f4b936870_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560f4b936a10_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560f4b936210_0, 0;
T_13.40 ;
T_13.39 ;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x560f4b936a10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.42, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.43, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.44, 6;
    %jmp T_13.46;
T_13.42 ;
    %load/vec4 v0x560f4b892c80_0;
    %nor/r;
    %load/vec4 v0x560f4b936870_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.47, 8;
    %load/vec4 v0x560f4b936790_0;
    %assign/vec4 v0x560f4b8930f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b892c80_0, 0;
T_13.47 ;
    %load/vec4 v0x560f4b892c80_0;
    %load/vec4 v0x560f4b8931b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.49, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b892c80_0, 0;
    %load/vec4 v0x560f4b69b010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.51, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b9360d0_0, 0;
    %load/vec4 v0x560f4b7fa960_0;
    %assign/vec4 v0x560f4b9366b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b936e30_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x560f4b936c90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560f4b936a10_0, 0;
T_13.51 ;
T_13.49 ;
    %jmp T_13.46;
T_13.43 ;
    %load/vec4 v0x560f4b936e30_0;
    %load/vec4 v0x560f4b936af0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.53, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b936e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b8e3ef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x560f4b936a10_0, 0;
T_13.53 ;
    %jmp T_13.46;
T_13.44 ;
    %load/vec4 v0x560f4b8b3c70_0;
    %load/vec4 v0x560f4b8e3ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.55, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b8e3ef0_0, 0;
    %load/vec4 v0x560f4b8e3fb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.57, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b8926d0_0, 0;
T_13.57 ;
    %load/vec4 v0x560f4b936870_0;
    %cmpi/u 4, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.59, 5;
    %load/vec4 v0x560f4b936870_0;
    %subi 4, 0, 16;
    %assign/vec4 v0x560f4b936870_0, 0;
    %load/vec4 v0x560f4b936790_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x560f4b936790_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560f4b936a10_0, 0;
    %jmp T_13.60;
T_13.59 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560f4b936870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b936a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b936950_0, 0;
T_13.60 ;
T_13.55 ;
    %jmp T_13.46;
T_13.46 ;
    %pop/vec4 1;
    %load/vec4 v0x560f4b936950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.61, 8;
    %load/vec4 v0x560f4b7fad20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.63, 8;
    %load/vec4 v0x560f4b8969c0_0;
    %load/vec4 v0x560f4b8e2890_0;
    %add;
    %assign/vec4 v0x560f4b8969c0_0, 0;
T_13.63 ;
    %load/vec4 v0x560f4b8926d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x560f4b7ff460_0;
    %load/vec4 v0x560f4b8e2890_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_13.65, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b7ff460_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560f4b936210_0, 0;
    %jmp T_13.66;
T_13.65 ;
    %load/vec4 v0x560f4b7ff460_0;
    %load/vec4 v0x560f4b8e2890_0;
    %sub;
    %assign/vec4 v0x560f4b7ff460_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560f4b936210_0, 0;
T_13.66 ;
T_13.61 ;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b8f2250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b901f40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560f4b936210_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560f4b9434f0;
T_14 ;
    %wait E_0x560f4b6d8010;
    %load/vec4 v0x560f4b947260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560f4b947a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b945470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b947970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b9467b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b944d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b945090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b947fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b9478b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b945530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b947180_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b9452d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b9473c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b947b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b947bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b948210_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b947970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b9467b0_0, 0;
    %load/vec4 v0x560f4b947a30_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560f4b9478b0_0, 0;
    %load/vec4 v0x560f4b947a30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560f4b945530_0, 0;
    %load/vec4 v0x560f4b944bd0_0;
    %assign/vec4 v0x560f4b944d70_0, 0;
    %load/vec4 v0x560f4b944ef0_0;
    %assign/vec4 v0x560f4b945090_0, 0;
    %load/vec4 v0x560f4b947d50_0;
    %assign/vec4 v0x560f4b947fb0_0, 0;
    %load/vec4 v0x560f4b947a30_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x560f4b948210_0, 0;
    %load/vec4 v0x560f4b947a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560f4b947a30_0, 0;
    %jmp T_14.9;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b945470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b947bf0_0, 0;
    %load/vec4 v0x560f4b944e30_0;
    %load/vec4 v0x560f4b944bd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0x560f4b944c90_0;
    %assign/vec4 v0x560f4b944af0_0, 0;
    %load/vec4 v0x560f4b948900_0;
    %assign/vec4 v0x560f4b946e30_0, 0;
    %load/vec4 v0x560f4b9487c0_0;
    %assign/vec4 v0x560f4b946af0_0, 0;
    %load/vec4 v0x560f4b9482b0_0;
    %assign/vec4 v0x560f4b944850_0, 0;
    %load/vec4 v0x560f4b9485a0_0;
    %assign/vec4 v0x560f4b9462a0_0, 0;
    %load/vec4 v0x560f4b948660_0;
    %assign/vec4 v0x560f4b946610_0, 0;
    %load/vec4 v0x560f4b948860_0;
    %assign/vec4 v0x560f4b946c90_0, 0;
    %load/vec4 v0x560f4b948350_0;
    %assign/vec4 v0x560f4b9484e0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x560f4b945690_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560f4b945830_0, 0;
    %load/vec4 v0x560f4b945ce0_0;
    %assign/vec4 v0x560f4b945e90_0, 0;
    %load/vec4 v0x560f4b945a70_0;
    %assign/vec4 v0x560f4b945c20_0, 0;
    %load/vec4 v0x560f4b946f10_0;
    %assign/vec4 v0x560f4b9470c0_0, 0;
    %load/vec4 v0x560f4b945f50_0;
    %assign/vec4 v0x560f4b946100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b946870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b945470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b947970_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560f4b947a30_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x560f4b945150_0;
    %load/vec4 v0x560f4b948150_0;
    %and;
    %load/vec4 v0x560f4b944ef0_0;
    %and;
    %load/vec4 v0x560f4b947d50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v0x560f4b944fb0_0;
    %assign/vec4 v0x560f4b944af0_0, 0;
    %load/vec4 v0x560f4b947df0_0;
    %assign/vec4 v0x560f4b947ed0_0, 0;
    %load/vec4 v0x560f4b948aa0_0;
    %assign/vec4 v0x560f4b946e30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560f4b946af0_0, 0;
    %load/vec4 v0x560f4b9482b0_0;
    %assign/vec4 v0x560f4b944850_0, 0;
    %load/vec4 v0x560f4b9485a0_0;
    %assign/vec4 v0x560f4b9462a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b946610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b946c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b9484e0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x560f4b945690_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560f4b945830_0, 0;
    %load/vec4 v0x560f4b945ce0_0;
    %assign/vec4 v0x560f4b945e90_0, 0;
    %load/vec4 v0x560f4b945a70_0;
    %assign/vec4 v0x560f4b945c20_0, 0;
    %load/vec4 v0x560f4b946f10_0;
    %assign/vec4 v0x560f4b9470c0_0, 0;
    %load/vec4 v0x560f4b945f50_0;
    %assign/vec4 v0x560f4b946100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b946870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b945470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b947970_0, 0;
    %load/vec4 v0x560f4b947df0_0;
    %assign/vec4 v0x560f4b947b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b947bf0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560f4b947a30_0, 0;
T_14.12 ;
T_14.11 ;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x560f4b946440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560f4b947a30_0, 0;
T_14.14 ;
    %jmp T_14.9;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b9467b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560f4b947a30_0, 0;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x560f4b9466f0_0;
    %assign/vec4 v0x560f4b947180_0, 0;
    %load/vec4 v0x560f4b9478b0_0;
    %load/vec4 v0x560f4b947300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b945470_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560f4b947a30_0, 0;
T_14.16 ;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x560f4b947cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b947bf0_0, 0;
T_14.18 ;
    %load/vec4 v0x560f4b946440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b9452d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x560f4b947a30_0, 0;
T_14.20 ;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x560f4b945530_0;
    %load/vec4 v0x560f4b945210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b945470_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560f4b947a30_0, 0;
T_14.22 ;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560f4b9398c0;
T_15 ;
    %wait E_0x560f4b93a6c0;
    %load/vec4 v0x560f4b93de20_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %load/vec4 v0x560f4b93dd40_0;
    %store/vec4 v0x560f4b93a9e0_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x560f4b93a730;
    %store/vec4 v0x560f4b93dc60_0, 0, 3;
    %load/vec4 v0x560f4b93d5c0_0;
    %store/vec4 v0x560f4b93a9e0_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x560f4b93a730;
    %store/vec4 v0x560f4b93d4e0_0, 0, 3;
    %load/vec4 v0x560f4b93e3a0_0;
    %store/vec4 v0x560f4b93a9e0_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x560f4b93a730;
    %store/vec4 v0x560f4b93e2c0_0, 0, 3;
    %jmp T_15.5;
T_15.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560f4b93dc60_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560f4b93d4e0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560f4b93e2c0_0, 0, 3;
    %jmp T_15.5;
T_15.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560f4b93dc60_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560f4b93d4e0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560f4b93e2c0_0, 0, 3;
    %jmp T_15.5;
T_15.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560f4b93dc60_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560f4b93d4e0_0, 0, 3;
    %load/vec4 v0x560f4b93f810_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_15.7, 8;
T_15.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_15.7, 8;
 ; End of false expr.
    %blend;
T_15.7;
    %store/vec4 v0x560f4b93e2c0_0, 0, 3;
    %jmp T_15.5;
T_15.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560f4b93dc60_0, 0, 3;
    %load/vec4 v0x560f4b93f810_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %store/vec4 v0x560f4b93d4e0_0, 0, 3;
    %load/vec4 v0x560f4b93f810_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %store/vec4 v0x560f4b93e2c0_0, 0, 3;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x560f4b9398c0;
T_16 ;
    %wait E_0x560f4b6df100;
    %load/vec4 v0x560f4b93f8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b93fce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b9400c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b93fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b940000_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b93fdc0_0, 0;
    %load/vec4 v0x560f4b93fe80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b93fce0_0, 0;
    %load/vec4 v0x560f4b93dfc0_0;
    %assign/vec4 v0x560f4b9400c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b940000_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x560f4b93db80_0;
    %load/vec4 v0x560f4b93fce0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b93fce0_0, 0;
    %load/vec4 v0x560f4b9400c0_0;
    %inv;
    %assign/vec4 v0x560f4b9400c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b93fdc0_0, 0;
    %load/vec4 v0x560f4b940000_0;
    %inv;
    %assign/vec4 v0x560f4b940000_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x560f4b93fce0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560f4b93fce0_0, 0;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560f4b9398c0;
T_17 ;
    %wait E_0x560f4b93a660;
    %load/vec4 v0x560f4b93f2f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560f4b93f730_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560f4b93ec70_0, 0, 4;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x560f4b940240_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560f4b93f730_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x560f4b93f050_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560f4b93ec70_0, 0, 4;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560f4b940240_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f4b940240_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560f4b93f730_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560f4b93f050_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560f4b93ec70_0, 0, 4;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x560f4b940240_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x560f4b93f730_0, 0, 4;
    %load/vec4 v0x560f4b93f050_0;
    %store/vec4 v0x560f4b93ec70_0, 0, 4;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x560f4b9398c0;
T_18 ;
    %wait E_0x560f4b6df100;
    %load/vec4 v0x560f4b93f8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b9404c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b93e140_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560f4b93f2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b940240_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560f4b93d6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b93d920_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b93e9f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b93f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b93fe80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x560f4b9405a0_0;
    %assign/vec4 v0x560f4b9404c0_0, 0;
    %load/vec4 v0x560f4b93e200_0;
    %assign/vec4 v0x560f4b93e140_0, 0;
    %load/vec4 v0x560f4b93f3d0_0;
    %assign/vec4 v0x560f4b93f2f0_0, 0;
    %load/vec4 v0x560f4b940320_0;
    %assign/vec4 v0x560f4b940240_0, 0;
    %load/vec4 v0x560f4b93d780_0;
    %assign/vec4 v0x560f4b93d6a0_0, 0;
    %load/vec4 v0x560f4b93da00_0;
    %assign/vec4 v0x560f4b93d920_0, 0;
    %load/vec4 v0x560f4b93eab0_0;
    %assign/vec4 v0x560f4b93e9f0_0, 0;
    %load/vec4 v0x560f4b93f210_0;
    %assign/vec4 v0x560f4b93f130_0, 0;
    %load/vec4 v0x560f4b93ff40_0;
    %assign/vec4 v0x560f4b93fe80_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x560f4b9398c0;
T_19 ;
    %wait E_0x560f4b93a520;
    %load/vec4 v0x560f4b9404c0_0;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %load/vec4 v0x560f4b93f2f0_0;
    %store/vec4 v0x560f4b93f3d0_0, 0, 3;
    %load/vec4 v0x560f4b940240_0;
    %store/vec4 v0x560f4b940320_0, 0, 32;
    %load/vec4 v0x560f4b93d6a0_0;
    %store/vec4 v0x560f4b93d780_0, 0, 6;
    %load/vec4 v0x560f4b93d920_0;
    %store/vec4 v0x560f4b93da00_0, 0, 32;
    %load/vec4 v0x560f4b93e9f0_0;
    %store/vec4 v0x560f4b93eab0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560f4b93f210_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b93ff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b93fb00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b93f970_0, 0, 32;
    %load/vec4 v0x560f4b93e140_0;
    %store/vec4 v0x560f4b93e200_0, 0, 1;
    %load/vec4 v0x560f4b9404c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %jmp T_19.10;
T_19.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b93e200_0, 0, 1;
    %load/vec4 v0x560f4b940400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %load/vec4 v0x560f4b93dc60_0;
    %store/vec4 v0x560f4b93f3d0_0, 0, 3;
    %load/vec4 v0x560f4b93de20_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x560f4b940320_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560f4b93d780_0, 0, 6;
T_19.11 ;
    %jmp T_19.10;
T_19.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560f4b93f210_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b93e200_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %jmp T_19.10;
T_19.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b93ff40_0, 0, 1;
    %load/vec4 v0x560f4b93f2f0_0;
    %store/vec4 v0x560f4b93ada0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x560f4b93aac0;
    %store/vec4 v0x560f4b93f210_0, 0, 4;
    %load/vec4 v0x560f4b940180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.13, 8;
    %load/vec4 v0x560f4b940240_0;
    %ix/getv 4, v0x560f4b93f2f0_0;
    %shiftl 4;
    %store/vec4 v0x560f4b940320_0, 0, 32;
T_19.13 ;
    %load/vec4 v0x560f4b93d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %load/vec4 v0x560f4b93d6a0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x560f4b93f2f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560f4b93d780_0, 0, 6;
    %load/vec4 v0x560f4b93d780_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.17, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560f4b93d780_0, 0, 6;
    %load/vec4 v0x560f4b93d320_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.19, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %load/vec4 v0x560f4b93d4e0_0;
    %store/vec4 v0x560f4b93f3d0_0, 0, 3;
    %load/vec4 v0x560f4b93d400_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_19.21, 8;
    %load/vec4 v0x560f4b93d240_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_19.22, 8;
T_19.21 ; End of true expr.
    %load/vec4 v0x560f4b93d400_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_19.23, 9;
    %load/vec4 v0x560f4b93d240_0;
    %jmp/1 T_19.24, 9;
T_19.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.24, 9;
 ; End of false expr.
    %blend;
T_19.24;
    %jmp/0 T_19.22, 8;
 ; End of false expr.
    %blend;
T_19.22;
    %store/vec4 v0x560f4b940320_0, 0, 32;
    %jmp T_19.20;
T_19.19 ;
    %load/vec4 v0x560f4b93f670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.25, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93f3d0_0, 0, 3;
    %load/vec4 v0x560f4b93f590_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x560f4b940320_0, 0, 32;
    %jmp T_19.26;
T_19.25 ;
    %load/vec4 v0x560f4b93eb90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.27, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93f3d0_0, 0, 3;
    %load/vec4 v0x560f4b93eb90_0;
    %store/vec4 v0x560f4b93eab0_0, 0, 4;
    %jmp T_19.28;
T_19.27 ;
    %load/vec4 v0x560f4b93f4b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.29, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93f3d0_0, 0, 3;
    %load/vec4 v0x560f4b93e480_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.31, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_19.32, 8;
T_19.31 ; End of true expr.
    %load/vec4 v0x560f4b940680_0;
    %jmp/0 T_19.32, 8;
 ; End of false expr.
    %blend;
T_19.32;
    %store/vec4 v0x560f4b940320_0, 0, 32;
    %load/vec4 v0x560f4b93e480_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.33, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.34, 8;
T_19.33 ; End of true expr.
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93ada0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x560f4b93aac0;
    %jmp/0 T_19.34, 8;
 ; End of false expr.
    %blend;
T_19.34;
    %store/vec4 v0x560f4b93f210_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b93da00_0, 0, 32;
    %jmp T_19.30;
T_19.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
T_19.30 ;
T_19.28 ;
T_19.26 ;
T_19.20 ;
T_19.17 ;
T_19.15 ;
    %jmp T_19.10;
T_19.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b93ff40_0, 0, 1;
    %load/vec4 v0x560f4b93f2f0_0;
    %store/vec4 v0x560f4b93ada0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x560f4b93aac0;
    %store/vec4 v0x560f4b93f210_0, 0, 4;
    %load/vec4 v0x560f4b940180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.35, 8;
    %load/vec4 v0x560f4b940240_0;
    %ix/getv 4, v0x560f4b93f2f0_0;
    %shiftl 4;
    %store/vec4 v0x560f4b940320_0, 0, 32;
T_19.35 ;
    %load/vec4 v0x560f4b93d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.37, 8;
    %load/vec4 v0x560f4b93d6a0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x560f4b93f2f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560f4b93d780_0, 0, 6;
    %load/vec4 v0x560f4b93d320_0;
    %load/vec4 v0x560f4b93d780_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.39, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560f4b93d780_0, 0, 6;
    %load/vec4 v0x560f4b93f670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.41, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93f3d0_0, 0, 3;
    %load/vec4 v0x560f4b93f590_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x560f4b940320_0, 0, 32;
    %jmp T_19.42;
T_19.41 ;
    %load/vec4 v0x560f4b93eb90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.43, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93f3d0_0, 0, 3;
    %load/vec4 v0x560f4b93eb90_0;
    %store/vec4 v0x560f4b93eab0_0, 0, 4;
    %jmp T_19.44;
T_19.43 ;
    %load/vec4 v0x560f4b93f4b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.45, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93f3d0_0, 0, 3;
    %load/vec4 v0x560f4b93e480_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.47, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_19.48, 8;
T_19.47 ; End of true expr.
    %load/vec4 v0x560f4b940680_0;
    %jmp/0 T_19.48, 8;
 ; End of false expr.
    %blend;
T_19.48;
    %store/vec4 v0x560f4b940320_0, 0, 32;
    %load/vec4 v0x560f4b93e480_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.49, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.50, 8;
T_19.49 ; End of true expr.
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93ada0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x560f4b93aac0;
    %jmp/0 T_19.50, 8;
 ; End of false expr.
    %blend;
T_19.50;
    %store/vec4 v0x560f4b93f210_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b93da00_0, 0, 32;
    %jmp T_19.46;
T_19.45 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
T_19.46 ;
T_19.44 ;
T_19.42 ;
T_19.39 ;
T_19.37 ;
    %jmp T_19.10;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b93ff40_0, 0, 1;
    %load/vec4 v0x560f4b93f2f0_0;
    %store/vec4 v0x560f4b93ada0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x560f4b93aac0;
    %store/vec4 v0x560f4b93f210_0, 0, 4;
    %load/vec4 v0x560f4b940180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.51, 8;
    %load/vec4 v0x560f4b940240_0;
    %ix/getv 4, v0x560f4b93f2f0_0;
    %shiftl 4;
    %store/vec4 v0x560f4b940320_0, 0, 32;
T_19.51 ;
    %load/vec4 v0x560f4b93d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.53, 8;
    %load/vec4 v0x560f4b93d6a0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x560f4b93f2f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560f4b93d780_0, 0, 6;
    %load/vec4 v0x560f4b93d780_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.55, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560f4b93d780_0, 0, 6;
    %load/vec4 v0x560f4b93eb90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.57, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93f3d0_0, 0, 3;
    %load/vec4 v0x560f4b93eb90_0;
    %store/vec4 v0x560f4b93eab0_0, 0, 4;
    %jmp T_19.58;
T_19.57 ;
    %load/vec4 v0x560f4b93f4b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.59, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93f3d0_0, 0, 3;
    %load/vec4 v0x560f4b93e480_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.61, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_19.62, 8;
T_19.61 ; End of true expr.
    %load/vec4 v0x560f4b940680_0;
    %jmp/0 T_19.62, 8;
 ; End of false expr.
    %blend;
T_19.62;
    %store/vec4 v0x560f4b940320_0, 0, 32;
    %load/vec4 v0x560f4b93e480_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.63, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.64, 8;
T_19.63 ; End of true expr.
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93ada0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x560f4b93aac0;
    %jmp/0 T_19.64, 8;
 ; End of false expr.
    %blend;
T_19.64;
    %store/vec4 v0x560f4b93f210_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b93da00_0, 0, 32;
    %jmp T_19.60;
T_19.59 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
T_19.60 ;
T_19.58 ;
T_19.55 ;
T_19.53 ;
    %jmp T_19.10;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b93ff40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560f4b93f210_0, 0, 4;
    %load/vec4 v0x560f4b93d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.65, 8;
    %load/vec4 v0x560f4b93e9f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.67, 4;
    %load/vec4 v0x560f4b93e9f0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x560f4b93eab0_0, 0, 4;
T_19.67 ;
    %load/vec4 v0x560f4b93e9f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.69, 4;
    %load/vec4 v0x560f4b93f4b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.71, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93f3d0_0, 0, 3;
    %load/vec4 v0x560f4b93e480_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.73, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_19.74, 8;
T_19.73 ; End of true expr.
    %load/vec4 v0x560f4b940680_0;
    %jmp/0 T_19.74, 8;
 ; End of false expr.
    %blend;
T_19.74;
    %store/vec4 v0x560f4b940320_0, 0, 32;
    %load/vec4 v0x560f4b93e480_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.75, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.76, 8;
T_19.75 ; End of true expr.
    %load/vec4 v0x560f4b93e2c0_0;
    %store/vec4 v0x560f4b93ada0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x560f4b93aac0;
    %jmp/0 T_19.76, 8;
 ; End of false expr.
    %blend;
T_19.76;
    %store/vec4 v0x560f4b93f210_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b93da00_0, 0, 32;
    %jmp T_19.72;
T_19.71 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
T_19.72 ;
T_19.69 ;
T_19.65 ;
    %jmp T_19.10;
T_19.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b93ff40_0, 0, 1;
    %load/vec4 v0x560f4b93e480_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.77, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_19.78, 8;
T_19.77 ; End of true expr.
    %load/vec4 v0x560f4b93f2f0_0;
    %store/vec4 v0x560f4b93ada0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x560f4b93aac0;
    %jmp/0 T_19.78, 8;
 ; End of false expr.
    %blend;
T_19.78;
    %store/vec4 v0x560f4b93f210_0, 0, 4;
    %load/vec4 v0x560f4b93e480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.79, 8;
    %load/vec4 v0x560f4b93fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.81, 8;
    %load/vec4 v0x560f4b940240_0;
    %ix/getv 4, v0x560f4b93f2f0_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x560f4b93ec70_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x560f4b940320_0, 0, 32;
T_19.81 ;
    %load/vec4 v0x560f4b93d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.83, 8;
    %load/vec4 v0x560f4b93d6a0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x560f4b93f2f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560f4b93d780_0, 0, 6;
    %load/vec4 v0x560f4b93d780_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.85, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560f4b93d780_0, 0, 6;
    %load/vec4 v0x560f4b93d920_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560f4b93da00_0, 0, 32;
    %load/vec4 v0x560f4b93fa60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.87, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b93fb00_0, 0, 1;
    %load/vec4 v0x560f4b940240_0;
    %store/vec4 v0x560f4b93f970_0, 0, 32;
T_19.87 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b940320_0, 0, 32;
T_19.85 ;
    %load/vec4 v0x560f4b93f4b0_0;
    %load/vec4 v0x560f4b93da00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.89, 5;
    %load/vec4 v0x560f4b9408e0_0;
    %load/vec4 v0x560f4b93e080_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.91, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %jmp T_19.92;
T_19.91 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
T_19.92 ;
T_19.89 ;
T_19.83 ;
    %jmp T_19.80;
T_19.79 ;
    %load/vec4 v0x560f4b940180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.93, 8;
    %load/vec4 v0x560f4b940240_0;
    %ix/getv 4, v0x560f4b93f2f0_0;
    %shiftl 4;
    %store/vec4 v0x560f4b940320_0, 0, 32;
T_19.93 ;
    %load/vec4 v0x560f4b93d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.95, 8;
    %load/vec4 v0x560f4b93d6a0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x560f4b93f2f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560f4b93d780_0, 0, 6;
    %load/vec4 v0x560f4b93d780_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.97, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560f4b93d780_0, 0, 6;
    %load/vec4 v0x560f4b93d920_0;
    %addi 4, 0, 32;
    %store/vec4 v0x560f4b93da00_0, 0, 32;
    %load/vec4 v0x560f4b93d920_0;
    %addi 4, 0, 32;
    %load/vec4 v0x560f4b93f4b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x560f4b940760_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.99, 8;
    %load/vec4 v0x560f4b940680_0;
    %store/vec4 v0x560f4b940320_0, 0, 32;
    %jmp T_19.100;
T_19.99 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b940320_0, 0, 32;
T_19.100 ;
T_19.97 ;
    %load/vec4 v0x560f4b93f4b0_0;
    %load/vec4 v0x560f4b93da00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.101, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
T_19.101 ;
T_19.95 ;
T_19.80 ;
    %jmp T_19.10;
T_19.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b93e200_0, 0, 1;
    %load/vec4 v0x560f4b93e080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.103, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
T_19.103 ;
    %jmp T_19.10;
T_19.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b93e200_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560f4b9405a0_0, 0, 4;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x560f4b940dc0;
T_20 ;
    %wait E_0x560f4b6d8010;
    %load/vec4 v0x560f4b943170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b942de0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x560f4b942e80_0;
    %assign/vec4 v0x560f4b942de0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x560f4b8e4310;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b953de0_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x560f4b953de0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x560f4b953de0_0;
    %store/vec4a v0x560f4b953ec0, 4, 0;
    %load/vec4 v0x560f4b953de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560f4b953de0_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0x560f4b8e4310;
T_22 ;
    %wait E_0x560f4b894560;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b953d00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b953c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560f4b9546b0_0, 0;
    %pushi/vec4 12722199, 0, 24;
    %assign/vec4 v0x560f4b953a60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560f4b953790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560f4b954410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560f4b9544f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560f4b953870_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x560f4b9535d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b9534f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x560f4b8e4310;
T_23 ;
    %wait E_0x560f4b892d40;
    %load/vec4 v0x560f4b953f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x560f4b9545d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %jmp T_23.9;
T_23.2 ;
    %load/vec4 v0x560f4b954410_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x560f4b953b40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560f4b954410_0, 0;
    %load/vec4 v0x560f4b9536b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
    %load/vec4 v0x560f4b9536b0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_23.10, 4;
    %load/vec4 v0x560f4b954410_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x560f4b953b40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560f4b953790_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f4b9534f0_0, 0;
    %load/vec4 v0x560f4b954410_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x560f4b953b40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %jmp T_23.19;
T_23.12 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %load/vec4 v0x560f4b953a60_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x560f4b9544f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x560f4b953d00_0, 0;
    %jmp T_23.19;
T_23.13 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %load/vec4 v0x560f4b9546b0_0;
    %assign/vec4 v0x560f4b9544f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x560f4b953d00_0, 0;
    %jmp T_23.19;
T_23.14 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b9546b0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %jmp T_23.19;
T_23.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b9546b0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %jmp T_23.19;
T_23.16 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560f4b953870_0, 0;
    %jmp T_23.19;
T_23.17 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x560f4b953870_0, 0;
    %jmp T_23.19;
T_23.19 ;
    %pop/vec4 1;
T_23.10 ;
    %jmp T_23.9;
T_23.3 ;
    %load/vec4 v0x560f4b954410_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x560f4b953b40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560f4b954410_0, 0;
    %load/vec4 v0x560f4b9536b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
    %load/vec4 v0x560f4b9536b0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_23.20, 4;
    %load/vec4 v0x560f4b9535d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x560f4b954410_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f4b953b40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560f4b9535d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
    %load/vec4 v0x560f4b9534f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x560f4b9534f0_0, 0;
    %load/vec4 v0x560f4b9534f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.22, 4;
    %load/vec4 v0x560f4b953870_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.24, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %jmp T_23.25;
T_23.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %ix/getv 4, v0x560f4b9535d0_0;
    %load/vec4a v0x560f4b953ec0, 4;
    %assign/vec4 v0x560f4b9544f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x560f4b953d00_0, 0;
T_23.25 ;
T_23.22 ;
T_23.20 ;
    %jmp T_23.9;
T_23.4 ;
    %load/vec4 v0x560f4b9536b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
    %load/vec4 v0x560f4b9536b0_0;
    %pad/u 32;
    %load/vec4 v0x560f4b953870_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_23.26, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %ix/getv 4, v0x560f4b9535d0_0;
    %load/vec4a v0x560f4b953ec0, 4;
    %assign/vec4 v0x560f4b9544f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x560f4b953d00_0, 0;
T_23.26 ;
    %jmp T_23.9;
T_23.5 ;
    %load/vec4 v0x560f4b9544f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b953c20_0, 4, 5;
    %load/vec4 v0x560f4b9544f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b9544f0_0, 0;
    %load/vec4 v0x560f4b9536b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
    %load/vec4 v0x560f4b9536b0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_23.28, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
    %load/vec4 v0x560f4b9535d0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x560f4b9535d0_0, 0;
    %load/vec4 v0x560f4b9535d0_0;
    %pad/u 25;
    %addi 1, 0, 25;
    %ix/vec4 4;
    %load/vec4a v0x560f4b953ec0, 4;
    %assign/vec4 v0x560f4b9544f0_0, 0;
T_23.28 ;
    %jmp T_23.9;
T_23.6 ;
    %load/vec4 v0x560f4b9544f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b953c20_0, 4, 5;
    %load/vec4 v0x560f4b9544f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b9544f0_0, 0;
    %load/vec4 v0x560f4b9536b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
    %load/vec4 v0x560f4b9536b0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_23.30, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
T_23.30 ;
    %jmp T_23.9;
T_23.7 ;
    %load/vec4 v0x560f4b9544f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f4b953c20_0, 4, 5;
    %load/vec4 v0x560f4b9544f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b9544f0_0, 0;
    %load/vec4 v0x560f4b9536b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
    %load/vec4 v0x560f4b9536b0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_23.32, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b9545d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x560f4b9536b0_0, 0;
T_23.32 ;
    %jmp T_23.9;
T_23.9 ;
    %pop/vec4 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f4b953d00_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x560f4b883ff0;
T_24 ;
    %wait E_0x560f4b6d8010;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b9550b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b955870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b955380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b954e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b955670_0, 0;
    %load/vec4 v0x560f4b9551a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b9550b0_0, 0;
    %load/vec4 v0x560f4b954ff0_0;
    %assign/vec4 v0x560f4b954890_0, 0;
T_24.0 ;
    %load/vec4 v0x560f4b955a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b955870_0, 0;
    %load/vec4 v0x560f4b955760_0;
    %load/vec4 v0x560f4b954890_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f4b955b60, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b955380_0, 0;
T_24.2 ;
    %load/vec4 v0x560f4b955580_0;
    %load/vec4 v0x560f4b955670_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b955670_0, 0;
T_24.4 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x560f4b883ff0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b954990_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x560f4b883ff0;
T_26 ;
    %delay 5000, 0;
    %load/vec4 v0x560f4b954990_0;
    %inv;
    %store/vec4 v0x560f4b954990_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x560f4b883ff0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b956510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b956020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b955d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b956420_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x560f4b955c20_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b956310_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x560f4b956200_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b9569c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b9565b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f4b956bc0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f4b956510_0, 0, 1;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x560f4b91ad30_0, 0, 12;
    %pushi/vec4 2176, 0, 32;
    %store/vec4 v0x560f4b919e50_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x560f4b8f1e30;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x560f4b91ad30_0, 0, 12;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x560f4b919e50_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x560f4b8f1e30;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x560f4b91ad30_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b919e50_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x560f4b8f1e30;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x560f4b91ad30_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x560f4b919e50_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x560f4b8f1e30;
    %join;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x560f4b91ad30_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x560f4b919e50_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x560f4b8f1e30;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x560f4b91ad30_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f4b919e50_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x560f4b8f1e30;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x560f4b91ad30_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x560f4b919e50_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x560f4b8f1e30;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x560f4b91ad30_0, 0, 12;
    %pushi/vec4 65, 0, 32;
    %store/vec4 v0x560f4b919e50_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x560f4b8f1e30;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x560f4b91ad30_0, 0, 12;
    %pushi/vec4 321, 0, 32;
    %store/vec4 v0x560f4b919e50_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x560f4b8f1e30;
    %join;
    %pushi/vec4 50, 0, 32;
T_27.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.1, 5;
    %jmp/1 T_27.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x560f4b6d8010;
    %jmp T_27.0;
T_27.1 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560f4b955b60, 4;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_27.2, 6;
    %vpi_call/w 3 168 "$fatal", 32'sb00000000000000000000000000000001, "DMA read failed" {0 0 0};
T_27.2 ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x560f4b91ad30_0, 0, 12;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x560f4b919e50_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x560f4b8f1e30;
    %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f4b9565b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b9569c0_0, 0;
    %wait E_0x560f4b6d8010;
T_27.4 ;
    %load/vec4 v0x560f4b9566c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_27.5, 8;
    %wait E_0x560f4b6d8010;
    %jmp T_27.4;
T_27.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b9569c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f4b956bc0_0, 0;
    %wait E_0x560f4b6d8010;
T_27.6 ;
    %load/vec4 v0x560f4b956dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_27.7, 8;
    %wait E_0x560f4b6d8010;
    %jmp T_27.6;
T_27.7 ;
    %load/vec4 v0x560f4b956ab0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_27.8, 6;
    %vpi_call/w 3 175 "$fatal", 32'sb00000000000000000000000000000001, "XIP read mismatch" {0 0 0};
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f4b956bc0_0, 0;
    %vpi_call/w 3 178 "$display", "Top-level integration test passed" {0 0 0};
    %vpi_call/w 3 179 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "tb/top_tb.v";
    "src/qspi_controller.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/fifo_tx.v";
    "src/qspi_fsm.v";
    "src/qspi_io.v";
    "src/xip_engine.v";
    "src/qspi_device.v";
