<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="battle_city_periph.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="axi_lite_ipif.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="axi_lite_ipif.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="axi_lite_ipif.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="axi_lite_ipif.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi_lite_ipif.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="axi_lite_ipif.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="axi_lite_ipif.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="axi_lite_ipif.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="axi_lite_ipif.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="axi_lite_ipif.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="axi_lite_ipif.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="axi_lite_ipif.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="axi_lite_ipif.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="axi_lite_ipif.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="axi_lite_ipif.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="axi_lite_ipif.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="axi_lite_ipif.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="axi_lite_ipif.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="axi_lite_ipif.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="axi_lite_ipif_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="axi_lite_ipif_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="axi_lite_ipif_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="axi_lite_ipif_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="axi_lite_ipif_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="axi_lite_ipif_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="axi_lite_ipif_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="axi_lite_ipif_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="axi_lite_ipif_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="axi_lite_ipif_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="axi_lite_ipif_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="axi_lite_ipif_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="axi_lite_ipif_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="axi_lite_ipif_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="axi_lite_ipif_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="battle_city_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="battle_city_periph.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="battle_city_periph.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="battle_city_periph.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="battle_city_periph.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="battle_city_periph.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="battle_city_periph.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="battle_city_periph.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="battle_city_periph.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="battle_city_periph.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="battle_city_periph.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="battle_city_periph.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="battle_city_periph.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="battle_city_periph.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="battle_city_periph.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="battle_city_periph.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="battle_city_periph.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="battle_city_periph.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="battle_city_periph.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="battle_city_periph.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="battle_city_periph_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="battle_city_periph_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="battle_city_periph_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="battle_city_periph_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="battle_city_periph_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="battle_city_periph_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="battle_city_periph_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="battle_city_periph_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="battle_city_periph_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="battle_city_periph_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="battle_city_periph_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="battle_city_periph_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="battle_city_periph_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="battle_city_periph_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="battle_city_periph_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="battle_city_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1436280910" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1436280910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436281114" xil_pn:in_ck="-4305881840915629229" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1436281114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../hdl/vhdl/battle_city.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/battle_city_periph.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/clk_gen_100MHz_a.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/clk_gen_100MHz_e.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/ram.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/user_logic.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/vga_ctrl_a.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/vga_ctrl_e.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd"/>
      <outfile xil_pn:name="battle_city_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1436280910" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3941440714213554848" xil_pn:start_ts="1436280910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436280910" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7691821813678136606" xil_pn:start_ts="1436280910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436280910" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6496143521611893669" xil_pn:start_ts="1436280910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436280910" xil_pn:in_ck="-4305881840915629229" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1436280910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../hdl/vhdl/battle_city.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/battle_city_periph.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/clk_gen_100MHz_a.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/clk_gen_100MHz_e.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/ram.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/user_logic.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/vga_ctrl_a.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/vga_ctrl_e.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd"/>
      <outfile xil_pn:name="C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd"/>
      <outfile xil_pn:name="battle_city_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1436280914" xil_pn:in_ck="-4305881840915629229" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7446001284335891596" xil_pn:start_ts="1436280910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1436280915" xil_pn:in_ck="7616577024609419698" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5406838117933684601" xil_pn:start_ts="1436280914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1436186821" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1436186821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436277863" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2783799778339425270" xil_pn:start_ts="1436277863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436277863" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6496143521611893669" xil_pn:start_ts="1436277863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436186911" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1436186911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436277863" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1469269570023285196" xil_pn:start_ts="1436277863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436186911" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1436186911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436277863" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2808406205205173211" xil_pn:start_ts="1436277863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436277872" xil_pn:in_ck="-4570286947472462763" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4899248255588166858" xil_pn:start_ts="1436277863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="axi_lite_ipif.lso"/>
      <outfile xil_pn:name="axi_lite_ipif.ngc"/>
      <outfile xil_pn:name="axi_lite_ipif.ngr"/>
      <outfile xil_pn:name="axi_lite_ipif.prj"/>
      <outfile xil_pn:name="axi_lite_ipif.stx"/>
      <outfile xil_pn:name="axi_lite_ipif.syr"/>
      <outfile xil_pn:name="axi_lite_ipif.xst"/>
      <outfile xil_pn:name="axi_lite_ipif_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1436277872" xil_pn:in_ck="-4227235851769938905" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4323645960230410359" xil_pn:start_ts="1436277872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436277878" xil_pn:in_ck="3433529731442050500" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8676611136522306404" xil_pn:start_ts="1436277872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="axi_lite_ipif.bld"/>
      <outfile xil_pn:name="axi_lite_ipif.ngd"/>
      <outfile xil_pn:name="axi_lite_ipif_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1436277918" xil_pn:in_ck="-3552392435035606522" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-2489532510156203999" xil_pn:start_ts="1436277878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="axi_lite_ipif.pcf"/>
      <outfile xil_pn:name="axi_lite_ipif_map.map"/>
      <outfile xil_pn:name="axi_lite_ipif_map.mrp"/>
      <outfile xil_pn:name="axi_lite_ipif_map.ncd"/>
      <outfile xil_pn:name="axi_lite_ipif_map.ngm"/>
      <outfile xil_pn:name="axi_lite_ipif_map.xrpt"/>
      <outfile xil_pn:name="axi_lite_ipif_summary.xml"/>
      <outfile xil_pn:name="axi_lite_ipif_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1436277938" xil_pn:in_ck="2978569967810738552" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1436277918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="axi_lite_ipif.ncd"/>
      <outfile xil_pn:name="axi_lite_ipif.pad"/>
      <outfile xil_pn:name="axi_lite_ipif.par"/>
      <outfile xil_pn:name="axi_lite_ipif.ptwx"/>
      <outfile xil_pn:name="axi_lite_ipif.unroutes"/>
      <outfile xil_pn:name="axi_lite_ipif.xpi"/>
      <outfile xil_pn:name="axi_lite_ipif_pad.csv"/>
      <outfile xil_pn:name="axi_lite_ipif_pad.txt"/>
      <outfile xil_pn:name="axi_lite_ipif_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1436277938" xil_pn:in_ck="-3747870145462460418" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1436277932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="axi_lite_ipif.twr"/>
      <outfile xil_pn:name="axi_lite_ipif.twx"/>
    </transform>
    <transform xil_pn:end_ts="1436187733" xil_pn:in_ck="-4227235851769946398" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1436187729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
