{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401291829444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401291829445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 16:43:49 2014 " "Processing started: Wed May 28 16:43:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401291829445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401291829445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_ARM -c pwm_ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_ARM -c pwm_ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401291829446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1401291829797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file reg_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401291829874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_pll " "Found entity 1: ram_pll" {  } { { "ram_pll.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/ram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401291829880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401291829880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aux_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file aux_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 aux_pll " "Found entity 1: aux_pll" {  } { { "aux_pll.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/aux_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401291829881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401291829881 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pwm_ARM.v(99) " "Verilog HDL Module Instantiation warning at pwm_ARM.v(99): ignored dangling comma in List of Port Connections" {  } { { "pwm_ARM.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/pwm_ARM.v" 99 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1401291829882 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pwm_ARM.v(171) " "Verilog HDL Module Instantiation warning at pwm_ARM.v(171): ignored dangling comma in List of Port Connections" {  } { { "pwm_ARM.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/pwm_ARM.v" 171 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1401291829882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_ARM.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_ARM.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_ARM " "Found entity 1: pwm_ARM" {  } { { "pwm_ARM.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/pwm_ARM.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401291829882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401291829882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file host_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_bus " "Found entity 1: host_bus" {  } { { "host_bus.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/host_bus.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401291829883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401291829883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file host_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_ctrl " "Found entity 1: host_ctrl" {  } { { "host_ctrl.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/host_ctrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401291829884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401291829884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_syscon.v 1 1 " "Found 1 design units, including 1 entities, in source file host_syscon.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_syscon " "Found entity 1: host_syscon" {  } { { "host_syscon.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/host_syscon.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401291829885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401291829885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_drv " "Found entity 1: pwm_drv" {  } { { "pwm_drv.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/pwm_drv.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401291829885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401291829885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "omap_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file omap_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 omap_bus " "Found entity 1: omap_bus" {  } { { "omap_bus.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/omap_bus.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401291829886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401291829886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_ctrl_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file host_ctrl_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401291829887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test1 host_ctrl.v(58) " "Verilog HDL Implicit Net warning at host_ctrl.v(58): created implicit net for \"test1\"" {  } { { "host_ctrl.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/host_ctrl.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401291829887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_ARM " "Elaborating entity \"pwm_ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1401291829942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_syscon host_syscon:iHOST_SYSCON " "Elaborating entity \"host_syscon\" for hierarchy \"host_syscon:iHOST_SYSCON\"" {  } { { "pwm_ARM.v" "iHOST_SYSCON" { Text "/home/bort/FPGA_dev/PWM_3outputs/pwm_ARM.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291829946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_pll host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL " "Elaborating entity \"ram_pll\" for hierarchy \"host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\"" {  } { { "host_syscon.v" "iRAM_PLL" { Text "/home/bort/FPGA_dev/PWM_3outputs/host_syscon.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291829947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\"" {  } { { "ram_pll.v" "altpll_component" { Text "/home/bort/FPGA_dev/PWM_3outputs/ram_pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\"" {  } { { "ram_pll.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/ram_pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401291830033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component " "Instantiated megafunction \"host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 24 " "Parameter \"clk1_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_divide_by 1 " "Parameter \"extclk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_duty_cycle 50 " "Parameter \"extclk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_multiply_by 1 " "Parameter \"extclk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_phase_shift -1500 " "Parameter \"extclk0_phase_shift\" = \"-1500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_USED " "Parameter \"port_extclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830034 ""}  } { { "ram_pll.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/ram_pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1401291830034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8l82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8l82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8l82 " "Found entity 1: altpll_8l82" {  } { { "db/altpll_8l82.tdf" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/db/altpll_8l82.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401291830084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401291830084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8l82 host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated " "Elaborating entity \"altpll_8l82\" for hierarchy \"host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/bort/altera/13.1-s/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omap_bus omap_bus:iomap_BUS " "Elaborating entity \"omap_bus\" for hierarchy \"omap_bus:iomap_BUS\"" {  } { { "pwm_ARM.v" "iomap_BUS" { Text "/home/bort/FPGA_dev/PWM_3outputs/pwm_ARM.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri omap_bus:iomap_BUS\|lpm_bustri:iJBUS_TRI " "Elaborating entity \"lpm_bustri\" for hierarchy \"omap_bus:iomap_BUS\|lpm_bustri:iJBUS_TRI\"" {  } { { "omap_bus.v" "iJBUS_TRI" { Text "/home/bort/FPGA_dev/PWM_3outputs/omap_bus.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "omap_bus:iomap_BUS\|lpm_bustri:iJBUS_TRI " "Elaborated megafunction instantiation \"omap_bus:iomap_BUS\|lpm_bustri:iJBUS_TRI\"" {  } { { "omap_bus.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/omap_bus.v" 208 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401291830092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "omap_bus:iomap_BUS\|lpm_bustri:iJBUS_TRI " "Instantiated megafunction \"omap_bus:iomap_BUS\|lpm_bustri:iJBUS_TRI\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830092 ""}  } { { "omap_bus.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/omap_bus.v" 208 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1401291830092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_bus host_bus:iHOST_BUS " "Elaborating entity \"host_bus\" for hierarchy \"host_bus:iHOST_BUS\"" {  } { { "pwm_ARM.v" "iHOST_BUS" { Text "/home/bort/FPGA_dev/PWM_3outputs/pwm_ARM.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_ctrl host_ctrl:iHOST_CTRL " "Elaborating entity \"host_ctrl\" for hierarchy \"host_ctrl:iHOST_CTRL\"" {  } { { "pwm_ARM.v" "iHOST_CTRL" { Text "/home/bort/FPGA_dev/PWM_3outputs/pwm_ARM.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830093 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 host_ctrl.v(58) " "Verilog HDL or VHDL warning at host_ctrl.v(58): object \"test1\" assigned a value but never read" {  } { { "host_ctrl.v" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/host_ctrl.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1401291830094 "|pwm_ARM|host_ctrl:iHOST_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_drv pwm_drv:iPWM_drv " "Elaborating entity \"pwm_drv\" for hierarchy \"pwm_drv:iPWM_drv\"" {  } { { "pwm_ARM.v" "iPWM_drv" { Text "/home/bort/FPGA_dev/PWM_3outputs/pwm_ARM.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401291830095 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1401291830649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1401291830966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 2 0 0 " "Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1401291831306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401291831306 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1401291831381 ""}  } { { "db/altpll_8l82.tdf" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/db/altpll_8l82.tdf" 41 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1401291831381 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1401291831390 ""}  } { { "db/altpll_8l82.tdf" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/db/altpll_8l82.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1401291831390 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|generic_pll1 " "OUTCLK port on the PLL is not properly connected on instance host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|generic_pll1. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1401291831390 ""}  } { { "db/altpll_8l82.tdf" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/db/altpll_8l82.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Quartus II" 0 -1 1401291831390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "389 " "Implemented 389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1401291831430 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1401291831430 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1401291831430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "359 " "Implemented 359 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1401291831430 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1401291831430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1401291831430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401291831458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 16:43:51 2014 " "Processing ended: Wed May 28 16:43:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401291831458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401291831458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401291831458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401291831458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401291836867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401291836868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 16:43:56 2014 " "Processing started: Wed May 28 16:43:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401291836868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1401291836868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pwm_ARM -c pwm_ARM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pwm_ARM -c pwm_ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1401291836868 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1401291836892 ""}
{ "Info" "0" "" "Project  = pwm_ARM" {  } {  } 0 0 "Project  = pwm_ARM" 0 0 "Fitter" 0 0 1401291836893 ""}
{ "Info" "0" "" "Revision = pwm_ARM" {  } {  } 0 0 "Revision = pwm_ARM" 0 0 "Fitter" 0 0 1401291836893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1401291837106 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pwm_ARM 5CGXFC3B6U19C7 " "Selected device 5CGXFC3B6U19C7 for design \"pwm_ARM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1401291837118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1401291837154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1401291837154 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1401291837264 ""}  } { { "db/altpll_8l82.tdf" "" { Text "/home/bort/FPGA_dev/PWM_3outputs/db/altpll_8l82.tdf" 41 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1401291837264 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1401291837281 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1401291837322 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1401291837673 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1401291842111 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X48_Y32_N0 " "PLL(s) placed in location FRACTIONALPLL_X48_Y32_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1401291842427 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1401291842427 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|clk\[1\]~CLKENA0 1 global CLKCTRL_G10 " "host_syscon:iHOST_SYSCON\|ram_pll:iRAM_PLL\|altpll:altpll_component\|altpll_8l82:auto_generated\|clk\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1401291842428 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "host_syscon:iHOST_SYSCON\|host_clk~CLKENA0 220 global CLKCTRL_G2 " "host_syscon:iHOST_SYSCON\|host_clk~CLKENA0 with 220 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1401291842428 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1401291842428 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "host_syscon:iHOST_SYSCON\|host_rst_sr\[0\]~CLKENA0 218 global CLKCTRL_G3 " "host_syscon:iHOST_SYSCON\|host_rst_sr\[0\]~CLKENA0 with 218 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1401291842428 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1401291842428 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1401291842428 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401291842550 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_ARM.sdc " "Synopsys Design Constraints File file not found: 'pwm_ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1401291843287 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1401291843288 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1401291843290 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291843293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291843293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291843293 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1401291843293 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1401291843295 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1401291843295 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1401291843295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1401291843306 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1401291843307 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1401291843310 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1401291843311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1401291843311 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1401291843312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1401291843383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1401291843385 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1401291843385 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d0 " "Node \"d0\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "d0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d1 " "Node \"d1\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "d1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d2 " "Node \"d2\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "d2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d3 " "Node \"d3\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "d3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d4 " "Node \"d4\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "d4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d5 " "Node \"d5\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "d5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d6 " "Node \"d6\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "d6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d7 " "Node \"d7\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "d7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_test\[4\] " "Node \"data_test\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data_test\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_test\[5\] " "Node \"data_test\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data_test\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_test\[6\] " "Node \"data_test\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data_test\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_test\[7\] " "Node \"data_test\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data_test\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "id\[1\] " "Node \"id\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "id\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "id\[2\] " "Node \"id\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bort/altera/13.1-s/quartus/linux64/Assignment Editor.qase" 1 { { 0 "id\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1401291843506 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1401291843506 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401291843507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1401291845386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401291845804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1401291845824 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1401291847211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401291847212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1401291848564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X24_Y0 X35_Y12 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X24_Y0 to location X35_Y12" {  } { { "loc" "" { Generic "/home/bort/FPGA_dev/PWM_3outputs/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X24_Y0 to location X35_Y12"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X24_Y0 to location X35_Y12"} 24 0 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1401291852088 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1401291852088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401291854402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1401291854402 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1401291854402 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.26 " "Total time spent on timing analysis during the Fitter is 1.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1401291856345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1401291856440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1401291857186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1401291857251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1401291858497 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401291861437 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1401291861755 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bort/FPGA_dev/PWM_3outputs/pwm_ARM.fit.smsg " "Generated suppressed messages file /home/bort/FPGA_dev/PWM_3outputs/pwm_ARM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1401291861835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1504 " "Peak virtual memory: 1504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401291862446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 16:44:22 2014 " "Processing ended: Wed May 28 16:44:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401291862446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401291862446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401291862446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1401291862446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1401291867702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401291867703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 16:44:27 2014 " "Processing started: Wed May 28 16:44:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401291867703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1401291867703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pwm_ARM -c pwm_ARM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pwm_ARM -c pwm_ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1401291867704 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1401291871429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "770 " "Peak virtual memory: 770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401291872004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 16:44:32 2014 " "Processing ended: Wed May 28 16:44:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401291872004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401291872004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401291872004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1401291872004 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1401291875065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1401291877067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401291877068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 16:44:36 2014 " "Processing started: Wed May 28 16:44:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401291877068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401291877068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pwm_ARM -c pwm_ARM " "Command: quartus_sta pwm_ARM -c pwm_ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401291877069 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1401291877096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1401291877799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1401291877842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1401291877842 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_ARM.sdc " "Synopsys Design Constraints File file not found: 'pwm_ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1401291878697 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1401291878697 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name omap_bus_clk omap_bus_clk " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name omap_bus_clk omap_bus_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878699 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 24 -duty_cycle 50.00 -name \{iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 24 -duty_cycle 50.00 -name \{iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878699 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878699 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878699 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1401291878700 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name host_syscon:iHOST_SYSCON\|host_clk host_syscon:iHOST_SYSCON\|host_clk " "create_clock -period 1.000 -name host_syscon:iHOST_SYSCON\|host_clk host_syscon:iHOST_SYSCON\|host_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878700 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name omap_gpmc_clk omap_gpmc_clk " "create_clock -period 1.000 -name omap_gpmc_clk omap_gpmc_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878700 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878700 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878703 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1401291878703 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1401291878704 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878705 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1401291878706 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1401291878711 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1401291878772 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1401291878772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.065 " "Worst-case setup slack is -3.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.065            -549.288 host_syscon:iHOST_SYSCON\|host_clk  " "   -3.065            -549.288 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.478               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291878773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.281 " "Worst-case hold slack is -2.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.281              -2.281 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -2.281              -2.281 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 host_syscon:iHOST_SYSCON\|host_clk  " "    0.495               0.000 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291878779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.913 " "Worst-case recovery slack is -4.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.913           -1052.349 host_syscon:iHOST_SYSCON\|host_clk  " "   -4.913           -1052.349 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.533              -3.533 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -3.533              -3.533 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291878780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.552 " "Worst-case removal slack is -1.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.552              -3.098 host_syscon:iHOST_SYSCON\|host_clk  " "   -1.552              -3.098 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    1.043               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291878782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.562 " "Worst-case minimum pulse width slack is -0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.562              -1.100 omap_gpmc_clk  " "   -0.562              -1.100 omap_gpmc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -199.474 host_syscon:iHOST_SYSCON\|host_clk  " "   -0.538            -199.474 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.516               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    3.516               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.731               0.000 omap_bus_clk  " "   19.731               0.000 omap_bus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291878783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291878783 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1401291878809 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1401291878863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1401291880703 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880824 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1401291880824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880825 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1401291880831 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1401291880831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.121 " "Worst-case setup slack is -3.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.121            -536.483 host_syscon:iHOST_SYSCON\|host_clk  " "   -3.121            -536.483 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.414               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291880832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.166 " "Worst-case hold slack is -2.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166              -2.166 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -2.166              -2.166 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 host_syscon:iHOST_SYSCON\|host_clk  " "    0.455               0.000 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291880834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.842 " "Worst-case recovery slack is -4.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.842           -1042.498 host_syscon:iHOST_SYSCON\|host_clk  " "   -4.842           -1042.498 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.326              -3.326 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -3.326              -3.326 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291880837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.606 " "Worst-case removal slack is -1.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.606              -3.205 host_syscon:iHOST_SYSCON\|host_clk  " "   -1.606              -3.205 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.954               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.954               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291880839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.572 " "Worst-case minimum pulse width slack is -0.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572              -1.110 omap_gpmc_clk  " "   -0.572              -1.110 omap_gpmc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -196.676 host_syscon:iHOST_SYSCON\|host_clk  " "   -0.538            -196.676 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.450               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    3.450               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.741               0.000 omap_bus_clk  " "   19.741               0.000 omap_bus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291880840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291880840 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1401291880857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1401291881068 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1401291882175 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882244 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882244 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882244 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1401291882244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1401291882247 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1401291882247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.088 " "Worst-case setup slack is -1.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.088            -156.826 host_syscon:iHOST_SYSCON\|host_clk  " "   -1.088            -156.826 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.023               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291882248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.903 " "Worst-case hold slack is -0.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903              -0.903 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -0.903              -0.903 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 host_syscon:iHOST_SYSCON\|host_clk  " "    0.257               0.000 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291882251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.859 " "Worst-case recovery slack is -1.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.859            -349.529 host_syscon:iHOST_SYSCON\|host_clk  " "   -1.859            -349.529 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.809              -1.809 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -1.809              -1.809 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291882254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.972 " "Worst-case removal slack is -0.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.972              -1.943 host_syscon:iHOST_SYSCON\|host_clk  " "   -0.972              -1.943 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.481               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291882256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.643 " "Worst-case minimum pulse width slack is -0.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.643              -1.101 omap_gpmc_clk  " "   -0.643              -1.101 omap_gpmc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 host_syscon:iHOST_SYSCON\|host_clk  " "    0.047               0.000 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.777               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    3.777               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.336               0.000 omap_bus_clk  " "   19.336               0.000 omap_bus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291882258 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1401291882278 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882669 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882669 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882669 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1401291882669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882670 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1401291882673 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1401291882673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.900 " "Worst-case setup slack is -0.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.900            -122.384 host_syscon:iHOST_SYSCON\|host_clk  " "   -0.900            -122.384 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -0.009              -0.009 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291882674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.831 " "Worst-case hold slack is -0.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.831              -0.831 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -0.831              -0.831 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 host_syscon:iHOST_SYSCON\|host_clk  " "    0.232               0.000 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291882678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.784 " "Worst-case recovery slack is -1.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.784            -329.411 host_syscon:iHOST_SYSCON\|host_clk  " "   -1.784            -329.411 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701              -1.701 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -1.701              -1.701 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291882681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.993 " "Worst-case removal slack is -0.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.993              -1.985 host_syscon:iHOST_SYSCON\|host_clk  " "   -0.993              -1.985 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.424               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291882684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.668 " "Worst-case minimum pulse width slack is -0.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.668              -1.209 omap_gpmc_clk  " "   -0.668              -1.209 omap_gpmc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 host_syscon:iHOST_SYSCON\|host_clk  " "    0.086               0.000 host_syscon:iHOST_SYSCON\|host_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.765               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    3.765               0.000 iHOST_SYSCON\|iRAM_PLL\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.286               0.000 omap_bus_clk  " "   19.286               0.000 omap_bus_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1401291882685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1401291882685 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1401291883606 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1401291883607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1067 " "Peak virtual memory: 1067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401291883690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 16:44:43 2014 " "Processing ended: Wed May 28 16:44:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401291883690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401291883690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401291883690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401291883690 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401291887195 ""}
