{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621472642801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621472642802 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621472642953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621472643003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621472643003 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621472643566 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621472643595 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621472644250 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621472656202 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 206 global CLKCTRL_G6 " "clk~inputCLKENA0 with 206 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621472656635 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 355 global CLKCTRL_G7 " "rst~inputCLKENA0 with 355 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621472656635 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621472656635 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_clk~inputCLKENA0 56 global CLKCTRL_G4 " "PS2_clk~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621472656635 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621472656635 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621472656635 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AB12 " "Refclk input I/O pad rst is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621472656636 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621472656636 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_clk~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_clk~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_clk PIN_AD7 " "Refclk input I/O pad PS2_clk is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621472656636 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621472656636 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1621472656636 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621472656637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621472656775 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621472656778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621472656785 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621472656792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621472656792 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621472656795 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621472658027 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621472658048 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621472658048 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~13  from: cin  to: sumout " "Cell: display\|Add38~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~17  from: cin  to: sumout " "Cell: display\|Add38~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~1  from: cin  to: sumout " "Cell: display\|Add38~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~21  from: cin  to: sumout " "Cell: display\|Add38~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~25  from: cin  to: sumout " "Cell: display\|Add38~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~29  from: cin  to: sumout " "Cell: display\|Add38~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~33  from: cin  to: sumout " "Cell: display\|Add38~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~37  from: cin  to: sumout " "Cell: display\|Add38~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~41  from: cin  to: sumout " "Cell: display\|Add38~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~41  from: sharein  to: sumout " "Cell: display\|Add38~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: cin  to: sumout " "Cell: display\|Add38~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: datac  to: sumout " "Cell: display\|Add38~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: sharein  to: sumout " "Cell: display\|Add38~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: cin  to: sumout " "Cell: display\|Add38~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: datac  to: sumout " "Cell: display\|Add38~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: sharein  to: sumout " "Cell: display\|Add38~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: cin  to: sumout " "Cell: display\|Add38~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: datac  to: sumout " "Cell: display\|Add38~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: sharein  to: sumout " "Cell: display\|Add38~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: cin  to: sumout " "Cell: display\|Add38~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: datac  to: sumout " "Cell: display\|Add38~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: sharein  to: sumout " "Cell: display\|Add38~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~5  from: cin  to: sumout " "Cell: display\|Add38~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~62  from: datac  to: cout " "Cell: display\|Add38~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~66  from: datac  to: cout " "Cell: display\|Add38~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~9  from: cin  to: sumout " "Cell: display\|Add38~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~13  from: cin  to: sumout " "Cell: display\|Add40~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~17  from: cin  to: sumout " "Cell: display\|Add40~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~1  from: cin  to: sumout " "Cell: display\|Add40~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~21  from: cin  to: sumout " "Cell: display\|Add40~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~25  from: cin  to: sumout " "Cell: display\|Add40~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~29  from: cin  to: sumout " "Cell: display\|Add40~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~33  from: cin  to: sumout " "Cell: display\|Add40~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~37  from: cin  to: sumout " "Cell: display\|Add40~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~41  from: cin  to: sumout " "Cell: display\|Add40~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~45  from: cin  to: sumout " "Cell: display\|Add40~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~49  from: cin  to: sumout " "Cell: display\|Add40~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~49  from: sharein  to: sumout " "Cell: display\|Add40~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: cin  to: sumout " "Cell: display\|Add40~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: datac  to: sumout " "Cell: display\|Add40~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: sharein  to: sumout " "Cell: display\|Add40~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: cin  to: sumout " "Cell: display\|Add40~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: datac  to: sumout " "Cell: display\|Add40~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: sharein  to: sumout " "Cell: display\|Add40~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~5  from: cin  to: sumout " "Cell: display\|Add40~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: cin  to: sumout " "Cell: display\|Add40~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: datac  to: sumout " "Cell: display\|Add40~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: sharein  to: sumout " "Cell: display\|Add40~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: cin  to: sumout " "Cell: display\|Add40~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: datac  to: sumout " "Cell: display\|Add40~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: sharein  to: sumout " "Cell: display\|Add40~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~70  from: datac  to: cout " "Cell: display\|Add40~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~74  from: datac  to: cout " "Cell: display\|Add40~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~9  from: cin  to: sumout " "Cell: display\|Add40~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~13  from: cin  to: sumout " "Cell: display\|Add47~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~17  from: cin  to: sumout " "Cell: display\|Add47~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~1  from: cin  to: sumout " "Cell: display\|Add47~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~21  from: cin  to: sumout " "Cell: display\|Add47~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~25  from: cin  to: sumout " "Cell: display\|Add47~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~29  from: cin  to: sumout " "Cell: display\|Add47~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~33  from: cin  to: sumout " "Cell: display\|Add47~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~37  from: cin  to: sumout " "Cell: display\|Add47~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~41  from: cin  to: sumout " "Cell: display\|Add47~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~41  from: sharein  to: sumout " "Cell: display\|Add47~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: cin  to: sumout " "Cell: display\|Add47~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: datac  to: sumout " "Cell: display\|Add47~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: sharein  to: sumout " "Cell: display\|Add47~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: cin  to: sumout " "Cell: display\|Add47~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: datac  to: sumout " "Cell: display\|Add47~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: sharein  to: sumout " "Cell: display\|Add47~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: cin  to: sumout " "Cell: display\|Add47~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: datac  to: sumout " "Cell: display\|Add47~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: sharein  to: sumout " "Cell: display\|Add47~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: cin  to: sumout " "Cell: display\|Add47~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: datac  to: sumout " "Cell: display\|Add47~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: sharein  to: sumout " "Cell: display\|Add47~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~5  from: cin  to: sumout " "Cell: display\|Add47~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~62  from: datac  to: cout " "Cell: display\|Add47~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~66  from: datac  to: cout " "Cell: display\|Add47~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~9  from: cin  to: sumout " "Cell: display\|Add47~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~13  from: cin  to: sumout " "Cell: display\|Add49~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~17  from: cin  to: sumout " "Cell: display\|Add49~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~1  from: cin  to: sumout " "Cell: display\|Add49~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~21  from: cin  to: sumout " "Cell: display\|Add49~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~25  from: cin  to: sumout " "Cell: display\|Add49~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~29  from: cin  to: sumout " "Cell: display\|Add49~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~33  from: cin  to: sumout " "Cell: display\|Add49~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~37  from: cin  to: sumout " "Cell: display\|Add49~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~41  from: cin  to: sumout " "Cell: display\|Add49~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~45  from: cin  to: sumout " "Cell: display\|Add49~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~49  from: cin  to: sumout " "Cell: display\|Add49~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~49  from: sharein  to: sumout " "Cell: display\|Add49~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: cin  to: sumout " "Cell: display\|Add49~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: datac  to: sumout " "Cell: display\|Add49~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: sharein  to: sumout " "Cell: display\|Add49~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: cin  to: sumout " "Cell: display\|Add49~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: datac  to: sumout " "Cell: display\|Add49~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: sharein  to: sumout " "Cell: display\|Add49~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~5  from: cin  to: sumout " "Cell: display\|Add49~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: cin  to: sumout " "Cell: display\|Add49~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: datac  to: sumout " "Cell: display\|Add49~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: sharein  to: sumout " "Cell: display\|Add49~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: cin  to: sumout " "Cell: display\|Add49~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: datac  to: sumout " "Cell: display\|Add49~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: sharein  to: sumout " "Cell: display\|Add49~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~70  from: datac  to: cout " "Cell: display\|Add49~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~74  from: datac  to: cout " "Cell: display\|Add49~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~9  from: cin  to: sumout " "Cell: display\|Add49~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~13  from: cin  to: sumout " "Cell: display\|Add56~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~17  from: cin  to: sumout " "Cell: display\|Add56~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~1  from: cin  to: sumout " "Cell: display\|Add56~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~21  from: cin  to: sumout " "Cell: display\|Add56~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~25  from: cin  to: sumout " "Cell: display\|Add56~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~29  from: cin  to: sumout " "Cell: display\|Add56~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~33  from: cin  to: sumout " "Cell: display\|Add56~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~37  from: cin  to: sumout " "Cell: display\|Add56~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~41  from: cin  to: sumout " "Cell: display\|Add56~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~41  from: sharein  to: sumout " "Cell: display\|Add56~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: cin  to: sumout " "Cell: display\|Add56~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: datac  to: sumout " "Cell: display\|Add56~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: sharein  to: sumout " "Cell: display\|Add56~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: cin  to: sumout " "Cell: display\|Add56~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: datac  to: sumout " "Cell: display\|Add56~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: sharein  to: sumout " "Cell: display\|Add56~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: cin  to: sumout " "Cell: display\|Add56~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: datac  to: sumout " "Cell: display\|Add56~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: sharein  to: sumout " "Cell: display\|Add56~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: cin  to: sumout " "Cell: display\|Add56~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: datac  to: sumout " "Cell: display\|Add56~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: sharein  to: sumout " "Cell: display\|Add56~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~5  from: cin  to: sumout " "Cell: display\|Add56~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~62  from: datac  to: cout " "Cell: display\|Add56~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~66  from: datac  to: cout " "Cell: display\|Add56~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~9  from: cin  to: sumout " "Cell: display\|Add56~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~13  from: cin  to: sumout " "Cell: display\|Add58~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~17  from: cin  to: sumout " "Cell: display\|Add58~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~1  from: cin  to: sumout " "Cell: display\|Add58~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~21  from: cin  to: sumout " "Cell: display\|Add58~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~25  from: cin  to: sumout " "Cell: display\|Add58~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~29  from: cin  to: sumout " "Cell: display\|Add58~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~33  from: cin  to: sumout " "Cell: display\|Add58~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~37  from: cin  to: sumout " "Cell: display\|Add58~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~41  from: cin  to: sumout " "Cell: display\|Add58~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~45  from: cin  to: sumout " "Cell: display\|Add58~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~49  from: cin  to: sumout " "Cell: display\|Add58~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~49  from: sharein  to: sumout " "Cell: display\|Add58~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: cin  to: sumout " "Cell: display\|Add58~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: datac  to: sumout " "Cell: display\|Add58~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: sharein  to: sumout " "Cell: display\|Add58~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: cin  to: sumout " "Cell: display\|Add58~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: datac  to: sumout " "Cell: display\|Add58~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: sharein  to: sumout " "Cell: display\|Add58~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~5  from: cin  to: sumout " "Cell: display\|Add58~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: cin  to: sumout " "Cell: display\|Add58~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: datac  to: sumout " "Cell: display\|Add58~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: sharein  to: sumout " "Cell: display\|Add58~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: cin  to: sumout " "Cell: display\|Add58~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: datac  to: sumout " "Cell: display\|Add58~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: sharein  to: sumout " "Cell: display\|Add58~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~70  from: datac  to: cout " "Cell: display\|Add58~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~74  from: datac  to: cout " "Cell: display\|Add58~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~9  from: cin  to: sumout " "Cell: display\|Add58~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~13  from: cin  to: sumout " "Cell: display\|Add65~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~17  from: cin  to: sumout " "Cell: display\|Add65~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~1  from: cin  to: sumout " "Cell: display\|Add65~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~21  from: cin  to: sumout " "Cell: display\|Add65~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~25  from: cin  to: sumout " "Cell: display\|Add65~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~29  from: cin  to: sumout " "Cell: display\|Add65~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~33  from: cin  to: sumout " "Cell: display\|Add65~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~37  from: cin  to: sumout " "Cell: display\|Add65~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~41  from: cin  to: sumout " "Cell: display\|Add65~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~41  from: sharein  to: sumout " "Cell: display\|Add65~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: cin  to: sumout " "Cell: display\|Add65~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: datac  to: sumout " "Cell: display\|Add65~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: sharein  to: sumout " "Cell: display\|Add65~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: cin  to: sumout " "Cell: display\|Add65~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: datac  to: sumout " "Cell: display\|Add65~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: sharein  to: sumout " "Cell: display\|Add65~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: cin  to: sumout " "Cell: display\|Add65~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: datac  to: sumout " "Cell: display\|Add65~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: sharein  to: sumout " "Cell: display\|Add65~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: cin  to: sumout " "Cell: display\|Add65~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: datac  to: sumout " "Cell: display\|Add65~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: sharein  to: sumout " "Cell: display\|Add65~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~5  from: cin  to: sumout " "Cell: display\|Add65~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~62  from: datac  to: cout " "Cell: display\|Add65~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~66  from: datac  to: cout " "Cell: display\|Add65~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~9  from: cin  to: sumout " "Cell: display\|Add65~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~13  from: cin  to: sumout " "Cell: display\|Add68~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~17  from: cin  to: sumout " "Cell: display\|Add68~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~1  from: cin  to: sumout " "Cell: display\|Add68~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~21  from: cin  to: sumout " "Cell: display\|Add68~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~25  from: cin  to: sumout " "Cell: display\|Add68~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~29  from: cin  to: sumout " "Cell: display\|Add68~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~33  from: cin  to: sumout " "Cell: display\|Add68~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~37  from: cin  to: sumout " "Cell: display\|Add68~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~41  from: cin  to: sumout " "Cell: display\|Add68~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~45  from: cin  to: sumout " "Cell: display\|Add68~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~49  from: cin  to: sumout " "Cell: display\|Add68~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~49  from: sharein  to: sumout " "Cell: display\|Add68~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: cin  to: sumout " "Cell: display\|Add68~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: datac  to: sumout " "Cell: display\|Add68~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: sharein  to: sumout " "Cell: display\|Add68~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: cin  to: sumout " "Cell: display\|Add68~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: datac  to: sumout " "Cell: display\|Add68~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: sharein  to: sumout " "Cell: display\|Add68~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~5  from: cin  to: sumout " "Cell: display\|Add68~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: cin  to: sumout " "Cell: display\|Add68~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: datac  to: sumout " "Cell: display\|Add68~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: sharein  to: sumout " "Cell: display\|Add68~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: cin  to: sumout " "Cell: display\|Add68~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: datac  to: sumout " "Cell: display\|Add68~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: sharein  to: sumout " "Cell: display\|Add68~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~70  from: datac  to: cout " "Cell: display\|Add68~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~74  from: datac  to: cout " "Cell: display\|Add68~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~9  from: cin  to: sumout " "Cell: display\|Add68~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~70  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~71  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~71  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~69  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~67  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~67  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~65  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~63  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~63  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~61  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~61  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~82  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~82  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~83  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~83  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~81  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~81  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~79  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~79  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~77  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~77  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~75  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~75  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~73  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~73  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~94  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~94  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~95  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~95  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~93  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~93  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~91  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~91  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~89  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~89  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~87  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~87  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~85  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~85  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~106  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~106  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~107  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~107  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~105  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~105  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~103  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~103  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~101  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~101  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~99  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~99  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~97  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~97  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621472658165 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1621472658165 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621472658283 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621472658285 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621472658287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621472659553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621472659558 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621472659558 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621472659884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621472666375 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621472668807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:52 " "Fitter placement preparation operations ending: elapsed time is 00:00:52" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621472718595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621472764784 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621472808852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:44 " "Fitter placement operations ending: elapsed time is 00:00:44" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621472808852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621472811819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.4% " "4e+03 ns of routing delay (approximately 2.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1621472838514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/James/Workspace/ELEC5566M-MiniProject/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621472868446 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621472868446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621473522803 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621473522803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:11:46 " "Fitter routing operations ending: elapsed time is 00:11:46" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621473522812 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 52.50 " "Total time spent on timing analysis during the Fitter is 52.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621473558190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621473558351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621473566305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621473566314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621473574083 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:47 " "Fitter post-fit operations ending: elapsed time is 00:00:47" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621473605502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621473607579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6858 " "Peak virtual memory: 6858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621473612550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 02:20:12 2021 " "Processing ended: Thu May 20 02:20:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621473612550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:16:11 " "Elapsed time: 00:16:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621473612550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:23:16 " "Total CPU time (on all processors): 00:23:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621473612550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621473612550 ""}
