library ieee;
use ieee.std_logic_1164.all;
entity addr_decoder is
port(ena : in std_logic;
     addr : in std_logic_vector(10 downto 0);
     rom_sel,ram_sel : out std_logic);
end addr_decoder;
architecture behav of addr_decoder is
begin
process(addr)
begin
case addr(10 downto 11) is
when "11" =>
rom_sel<='0';ram_sel<='1';
when "00"=>
rom_sel<='1';ram_sel<='0';
when "10"=>
rom_sel<='1';ram_sel<='0';
when "01"=>
rom_sel<='1';ram_sel<='0';
when others =>
rom_sel<='0';ram_sel<='0';
end case;
end process;
end behav;