gate and
inputs i0 i1
outputs o
1 1 1
end

gate or
inputs i0 i1
outputs o
1 0 1
0 1 1
1 1 1
end

gate not
inputs i
outputs o
0 1
end

composite nand
inputs i0 i1
outputs o
gate a and
gate n not
a.i0->i0
a.i1->i1
n.i->a.o
o->n.o
end

network
inputs a b
outputs a&b a|b !a&b
gate a1 and
gate o1 or
gate n1 nand
a1.i0->a
a1.i1->b
o1.i0->a
o1.i1->b
n1.i0->a
n1.i1->b
a&b->a1.o
a|b->o1.o
!a&b->n1.o
end
