<stg><name>word_width_manual_Pipeline_WRITE</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="504" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln22"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %t_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %x_read3_V_new_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_read3_V_new_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:5 %sext_ln20_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln20

]]></Node>
<StgValue><ssdm name="sext_ln20_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %x_sel_rd_V_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %x_sel_rd_V_load

]]></Node>
<StgValue><ssdm name="x_sel_rd_V_load_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:7 %x_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %x_read3_V_load

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:8 %sext_ln20_cast = sext i58 %sext_ln20_read

]]></Node>
<StgValue><ssdm name="sext_ln20_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %x_x_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i24 %x_read, i24 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i19 0, i19 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i2 %x_sel_rd_V_load_read, i2 %t_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="504" op_1_bw="504">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i504 0, i504 %phi_ln22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:1 %i_V_1 = load i19 %i_V

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %icmp_ln20 = icmp_eq  i19 %i_V_1, i19 409600

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6 %i = add i19 %i_V_1, i19 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln20 = br i1 %icmp_ln20, void %.split7_ifconv, void %.loopexit.loopexit95.exitStub

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="19">
<![CDATA[
.split7_ifconv:4 %trunc_ln20 = trunc i19 %i_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="19">
<![CDATA[
.split7_ifconv:9 %zext_ln587 = zext i19 %i_V_1

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7_ifconv:10 %x_x_V_addr = getelementptr i24 %x_x_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="x_x_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="19">
<![CDATA[
.split7_ifconv:11 %x_x_V_load = load i19 %x_x_V_addr

]]></Node>
<StgValue><ssdm name="x_x_V_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split7_ifconv:35 %icmp_ln22 = icmp_eq  i6 %trunc_ln20, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split7_ifconv:37 %br_ln22 = br i1 %icmp_ln22, void %_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge:6 %store_ln22 = store i19 %i, i19 %i_V

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %x_read3_V_flag_0 = phi i1 0, void %newFuncRoot, i1 %or_ln1064_2, void %_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge

]]></Node>
<StgValue><ssdm name="x_read3_V_flag_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:3 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln20_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409600, i64 409600, i64 409600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.split7_ifconv:1 %t_V_load = load i2 %t_V

]]></Node>
<StgValue><ssdm name="t_V_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
.split7_ifconv:2 %p_Val2_load = load i24 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24">
<![CDATA[
.split7_ifconv:3 %x_read3_V_new_0_load_1 = load i24 %x_read3_V_new_0

]]></Node>
<StgValue><ssdm name="x_read3_V_new_0_load_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7_ifconv:7 %add_ln885 = add i2 %t_V_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7_ifconv:8 %icmp_ln1064 = icmp_eq  i2 %t_V_load, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="19">
<![CDATA[
.split7_ifconv:11 %x_x_V_load = load i19 %x_x_V_addr

]]></Node>
<StgValue><ssdm name="x_x_V_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split7_ifconv:12 %p_Val2_1 = select i1 %icmp_ln1064, i24 %x_x_V_load, i24 %p_Val2_load

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7_ifconv:13 %icmp_ln1064_1 = icmp_eq  i2 %add_ln885, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1064_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split7_ifconv:14 %t_V_1 = select i1 %icmp_ln1064_1, i2 0, i2 %add_ln885

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="24">
<![CDATA[
.split7_ifconv:15 %tmp_V = trunc i24 %p_Val2_1

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7_ifconv:16 %add_ln885_1 = add i2 %t_V_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln885_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7_ifconv:17 %icmp_ln1064_2 = icmp_eq  i2 %t_V_1, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln1064_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split7_ifconv:18 %p_Val2_2 = select i1 %icmp_ln1064_2, i24 %x_x_V_load, i24 %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7_ifconv:19 %icmp_ln1064_3 = icmp_eq  i2 %add_ln885_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1064_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split7_ifconv:20 %t_V_2 = select i1 %icmp_ln1064_3, i2 0, i2 %add_ln885_1

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split7_ifconv:21 %tmp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7_ifconv:22 %add_ln885_2 = add i2 %t_V_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln885_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7_ifconv:23 %icmp_ln1064_4 = icmp_eq  i2 %t_V_2, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln1064_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7_ifconv:24 %or_ln1064 = or i1 %icmp_ln1064_2, i1 %icmp_ln1064_4

]]></Node>
<StgValue><ssdm name="or_ln1064"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7_ifconv:25 %or_ln1064_1 = or i1 %or_ln1064, i1 %icmp_ln1064

]]></Node>
<StgValue><ssdm name="or_ln1064_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7_ifconv:26 %or_ln1064_2 = or i1 %x_read3_V_flag_0, i1 %or_ln1064_1

]]></Node>
<StgValue><ssdm name="or_ln1064_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split7_ifconv:27 %select_ln1064 = select i1 %icmp_ln1064, i24 %x_x_V_load, i24 %x_read3_V_new_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln1064"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split7_ifconv:28 %select_ln1064_1 = select i1 %or_ln1064, i24 %x_x_V_load, i24 %select_ln1064

]]></Node>
<StgValue><ssdm name="select_ln1064_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split7_ifconv:29 %p_Val2_3 = select i1 %icmp_ln1064_4, i24 %x_x_V_load, i24 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7_ifconv:30 %icmp_ln1064_5 = icmp_eq  i2 %add_ln885_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1064_5"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split7_ifconv:31 %select_ln22 = select i1 %icmp_ln1064_5, i2 0, i2 %add_ln885_2

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split7_ifconv:32 %tmp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_3, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split7_ifconv:33 %add_ln70 = add i8 %tmp_V_1, i8 %tmp_V

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split7_ifconv:34 %add_ln70_1 = add i8 %add_ln70, i8 %tmp_V_2

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge:4 %store_ln1064 = store i24 %select_ln1064_1, i24 %x_read3_V_new_0

]]></Node>
<StgValue><ssdm name="store_ln1064"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge:5 %store_ln1064 = store i24 %p_Val2_3, i24 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln1064"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge:7 %store_ln22 = store i2 %select_ln22, i2 %t_V

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit.loopexit95.exitStub:0 %t_V_load_1 = load i2 %t_V

]]></Node>
<StgValue><ssdm name="t_V_load_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24">
<![CDATA[
.loopexit.loopexit95.exitStub:1 %x_read3_V_new_0_load = load i24 %x_read3_V_new_0

]]></Node>
<StgValue><ssdm name="x_read3_V_new_0_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.loopexit.loopexit95.exitStub:2 %write_ln1064 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %x_read3_V_flag_0_out, i1 %x_read3_V_flag_0

]]></Node>
<StgValue><ssdm name="write_ln1064"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
.loopexit.loopexit95.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %x_read3_V_new_0_out, i24 %x_read3_V_new_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit.loopexit95.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %t_V_out, i2 %t_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0">
<![CDATA[
.loopexit.loopexit95.exitStub:5 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="504" op_0_bw="504" op_1_bw="0">
<![CDATA[
.split7_ifconv:0 %phi_ln22_load_1 = load i504 %phi_ln22

]]></Node>
<StgValue><ssdm name="phi_ln22_load_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split7_ifconv:5 %specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln321"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7_ifconv:6 %specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln321"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="512" op_0_bw="512" op_1_bw="8" op_2_bw="504">
<![CDATA[
.split7_ifconv:36 %or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i504, i8 %add_ln70_1, i504 %phi_ln22_load_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
:0 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %or_ln, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln22 = br void %_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="504" op_0_bw="504" op_1_bw="0">
<![CDATA[
_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge:0 %phi_ln22_load = load i504 %phi_ln22

]]></Node>
<StgValue><ssdm name="phi_ln22_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="496" op_0_bw="496" op_1_bw="504" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge:1 %tmp = partselect i496 @_ssdm_op_PartSelect.i496.i504.i32.i32, i504 %phi_ln22_load, i32 8, i32 503

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="504" op_0_bw="504" op_1_bw="8" op_2_bw="496">
<![CDATA[
_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge:2 %tmp_1 = bitconcatenate i504 @_ssdm_op_BitConcatenate.i504.i8.i496, i8 %add_ln70_1, i496 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="504" op_0_bw="1" op_1_bw="504" op_2_bw="504">
<![CDATA[
_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge:3 %select_ln22_3 = select i1 %icmp_ln22, i504 0, i504 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln22_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="504" op_1_bw="504" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge:8 %store_ln22 = store i504 %select_ln22_3, i504 %phi_ln22

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
_ZN14word_width_memILi8ELi1228800EE4readE7ap_uintILi21EEi.exit94._crit_edge:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
