<stg><name>top_kernel_Pipeline_VITIS_LOOP_64_4</name>


<trans_list>

<trans id="425" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %jb = alloca i32 1

]]></Node>
<StgValue><ssdm name="jb"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:1 %conv_i345_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv_i345

]]></Node>
<StgValue><ssdm name="conv_i345_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="40" op_0_bw="24">
<![CDATA[
newFuncRoot:3 %conv_i345_cast = sext i24 %conv_i345_read

]]></Node>
<StgValue><ssdm name="conv_i345_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_3, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_2, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_1, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_0, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln64 = store i7 0, i7 %jb

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %VITIS_LOOP_67_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_5:0 %jb_1 = load i7 %jb

]]></Node>
<StgValue><ssdm name="jb_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_67_5:2 %br_ln64 = br i1 %tmp, void %VITIS_LOOP_67_5.split, void %for.inc44.exitStub

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:3 %lshr_ln2 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %jb_1, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_67_5.split:4 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %i_read, i4 %lshr_ln2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:5 %zext_ln70 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:10 %A_0_addr = getelementptr i24 %A_0, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:11 %A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:12 %A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:13 %A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:14 %A_0_load = load i12 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:32 %A_1_load = load i12 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:50 %A_2_load = load i12 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:68 %A_3_load = load i12 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_67_5.split:90 %add_ln64 = add i7 %jb_1, i7 4

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:91 %store_ln64 = store i7 %add_ln64, i7 %jb

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:14 %A_0_load = load i12 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:15 %shl_ln1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_0_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:32 %A_1_load = load i12 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:33 %shl_ln70_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_1_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:50 %A_2_load = load i12 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:51 %shl_ln70_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_2_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:68 %A_3_load = load i12 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:69 %shl_ln70_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_3_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="86" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="90" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="94" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="98" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="102" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="106" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="110" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="114" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="118" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="122" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="126" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="130" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="134" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="138" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="142" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="146" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="150" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="151" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="154" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="158" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="162" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="166" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="170" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="174" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="178" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="179" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="182" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="183" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="184" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="185" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="186" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="187" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="188" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="189" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="190" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="194" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="195" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="198" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="199" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="200" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="201" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="202" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="203" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="204" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="205" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="206" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="207" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="208" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="209" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="210" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="211" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="212" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="213" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="214" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="215" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="216" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="217" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="218" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="219" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="220" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="221" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="222" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="223" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="224" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="225" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="226" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="227" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="228" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="229" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="230" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="231" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="232" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="233" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="234" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="235" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="236" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="237" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="238" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="239" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="240" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="241" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="242" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="243" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="244" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="245" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="246" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="247" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="248" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="249" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="250" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="251" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="252" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="253" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="330" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
for.inc44.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="254" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:0 %specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln66"/></StgValue>
</operation>

<operation id="255" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:1 %speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln64"/></StgValue>
</operation>

<operation id="256" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:2 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="257" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:6 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="258" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:7 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="259" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="260" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="261" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:16 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="262" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:17 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70, i32 39

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="263" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:18 %trunc_ln70 = trunc i40 %sdiv_ln70

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="264" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:19 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="265" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:20 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="266" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:21 %icmp_ln70 = icmp_ne  i16 %tmp_4, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="267" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:22 %icmp_ln70_1 = icmp_ne  i16 %tmp_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_1"/></StgValue>
</operation>

<operation id="268" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:23 %or_ln70 = or i1 %tmp_15, i1 %icmp_ln70_1

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="269" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:24 %xor_ln70 = xor i1 %tmp_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70"/></StgValue>
</operation>

<operation id="270" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:25 %and_ln70 = and i1 %or_ln70, i1 %xor_ln70

]]></Node>
<StgValue><ssdm name="and_ln70"/></StgValue>
</operation>

<operation id="271" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:26 %xor_ln70_1 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_1"/></StgValue>
</operation>

<operation id="272" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:27 %or_ln70_1 = or i1 %icmp_ln70, i1 %xor_ln70_1

]]></Node>
<StgValue><ssdm name="or_ln70_1"/></StgValue>
</operation>

<operation id="273" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:28 %and_ln70_1 = and i1 %or_ln70_1, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln70_1"/></StgValue>
</operation>

<operation id="274" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:29 %select_ln70 = select i1 %and_ln70, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70"/></StgValue>
</operation>

<operation id="275" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:30 %or_ln70_2 = or i1 %and_ln70, i1 %and_ln70_1

]]></Node>
<StgValue><ssdm name="or_ln70_2"/></StgValue>
</operation>

<operation id="276" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:31 %select_ln70_1 = select i1 %or_ln70_2, i24 %select_ln70, i24 %trunc_ln70

]]></Node>
<StgValue><ssdm name="select_ln70_1"/></StgValue>
</operation>

<operation id="277" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:34 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="278" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:35 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="279" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:36 %trunc_ln70_1 = trunc i40 %sdiv_ln70_1

]]></Node>
<StgValue><ssdm name="trunc_ln70_1"/></StgValue>
</operation>

<operation id="280" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:37 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="281" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:38 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_1, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="282" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:39 %icmp_ln70_2 = icmp_ne  i16 %tmp_5, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_2"/></StgValue>
</operation>

<operation id="283" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:40 %icmp_ln70_3 = icmp_ne  i16 %tmp_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_3"/></StgValue>
</operation>

<operation id="284" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:41 %or_ln70_3 = or i1 %tmp_18, i1 %icmp_ln70_3

]]></Node>
<StgValue><ssdm name="or_ln70_3"/></StgValue>
</operation>

<operation id="285" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:42 %xor_ln70_2 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_2"/></StgValue>
</operation>

<operation id="286" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:43 %and_ln70_2 = and i1 %or_ln70_3, i1 %xor_ln70_2

]]></Node>
<StgValue><ssdm name="and_ln70_2"/></StgValue>
</operation>

<operation id="287" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:44 %xor_ln70_3 = xor i1 %tmp_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_3"/></StgValue>
</operation>

<operation id="288" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:45 %or_ln70_4 = or i1 %icmp_ln70_2, i1 %xor_ln70_3

]]></Node>
<StgValue><ssdm name="or_ln70_4"/></StgValue>
</operation>

<operation id="289" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:46 %and_ln70_3 = and i1 %or_ln70_4, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln70_3"/></StgValue>
</operation>

<operation id="290" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:47 %select_ln70_2 = select i1 %and_ln70_2, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_2"/></StgValue>
</operation>

<operation id="291" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:48 %or_ln70_5 = or i1 %and_ln70_2, i1 %and_ln70_3

]]></Node>
<StgValue><ssdm name="or_ln70_5"/></StgValue>
</operation>

<operation id="292" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:49 %select_ln70_3 = select i1 %or_ln70_5, i24 %select_ln70_2, i24 %trunc_ln70_1

]]></Node>
<StgValue><ssdm name="select_ln70_3"/></StgValue>
</operation>

<operation id="293" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:52 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="294" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:53 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_2, i32 39

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="295" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:54 %trunc_ln70_2 = trunc i40 %sdiv_ln70_2

]]></Node>
<StgValue><ssdm name="trunc_ln70_2"/></StgValue>
</operation>

<operation id="296" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:55 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="297" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:56 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_2, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="298" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:57 %icmp_ln70_4 = icmp_ne  i16 %tmp_6, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_4"/></StgValue>
</operation>

<operation id="299" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:58 %icmp_ln70_5 = icmp_ne  i16 %tmp_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_5"/></StgValue>
</operation>

<operation id="300" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:59 %or_ln70_6 = or i1 %tmp_21, i1 %icmp_ln70_5

]]></Node>
<StgValue><ssdm name="or_ln70_6"/></StgValue>
</operation>

<operation id="301" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:60 %xor_ln70_4 = xor i1 %tmp_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_4"/></StgValue>
</operation>

<operation id="302" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:61 %and_ln70_4 = and i1 %or_ln70_6, i1 %xor_ln70_4

]]></Node>
<StgValue><ssdm name="and_ln70_4"/></StgValue>
</operation>

<operation id="303" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:62 %xor_ln70_5 = xor i1 %tmp_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_5"/></StgValue>
</operation>

<operation id="304" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:63 %or_ln70_7 = or i1 %icmp_ln70_4, i1 %xor_ln70_5

]]></Node>
<StgValue><ssdm name="or_ln70_7"/></StgValue>
</operation>

<operation id="305" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:64 %and_ln70_5 = and i1 %or_ln70_7, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln70_5"/></StgValue>
</operation>

<operation id="306" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:65 %select_ln70_4 = select i1 %and_ln70_4, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_4"/></StgValue>
</operation>

<operation id="307" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:66 %or_ln70_8 = or i1 %and_ln70_4, i1 %and_ln70_5

]]></Node>
<StgValue><ssdm name="or_ln70_8"/></StgValue>
</operation>

<operation id="308" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:67 %select_ln70_5 = select i1 %or_ln70_8, i24 %select_ln70_4, i24 %trunc_ln70_2

]]></Node>
<StgValue><ssdm name="select_ln70_5"/></StgValue>
</operation>

<operation id="309" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:70 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="310" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:71 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_3, i32 39

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="311" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %trunc_ln70_3 = trunc i40 %sdiv_ln70_3

]]></Node>
<StgValue><ssdm name="trunc_ln70_3"/></StgValue>
</operation>

<operation id="312" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:73 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="313" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:74 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_3, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="314" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:75 %icmp_ln70_6 = icmp_ne  i16 %tmp_7, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_6"/></StgValue>
</operation>

<operation id="315" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:76 %icmp_ln70_7 = icmp_ne  i16 %tmp_7, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_7"/></StgValue>
</operation>

<operation id="316" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:77 %or_ln70_9 = or i1 %tmp_23, i1 %icmp_ln70_7

]]></Node>
<StgValue><ssdm name="or_ln70_9"/></StgValue>
</operation>

<operation id="317" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:78 %xor_ln70_6 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_6"/></StgValue>
</operation>

<operation id="318" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:79 %and_ln70_6 = and i1 %or_ln70_9, i1 %xor_ln70_6

]]></Node>
<StgValue><ssdm name="and_ln70_6"/></StgValue>
</operation>

<operation id="319" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:80 %xor_ln70_7 = xor i1 %tmp_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_7"/></StgValue>
</operation>

<operation id="320" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:81 %or_ln70_10 = or i1 %icmp_ln70_6, i1 %xor_ln70_7

]]></Node>
<StgValue><ssdm name="or_ln70_10"/></StgValue>
</operation>

<operation id="321" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:82 %and_ln70_7 = and i1 %or_ln70_10, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln70_7"/></StgValue>
</operation>

<operation id="322" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:83 %select_ln70_6 = select i1 %and_ln70_6, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_6"/></StgValue>
</operation>

<operation id="323" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:84 %or_ln70_11 = or i1 %and_ln70_6, i1 %and_ln70_7

]]></Node>
<StgValue><ssdm name="or_ln70_11"/></StgValue>
</operation>

<operation id="324" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:85 %select_ln70_7 = select i1 %or_ln70_11, i24 %select_ln70_6, i24 %trunc_ln70_3

]]></Node>
<StgValue><ssdm name="select_ln70_7"/></StgValue>
</operation>

<operation id="325" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="24" op_1_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:86 %store_ln70 = store i24 %select_ln70_1, i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="326" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="24" op_1_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:87 %store_ln70 = store i24 %select_ln70_3, i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="327" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="24" op_1_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:88 %store_ln70 = store i24 %select_ln70_5, i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="328" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="24" op_1_bw="12">
<![CDATA[
VITIS_LOOP_67_5.split:89 %store_ln70 = store i24 %select_ln70_7, i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="329" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:92 %br_ln64 = br void %VITIS_LOOP_67_5

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
