0.6
2018.3
Dec  6 2018
23:39:36
/home/yveswong/led_twinkle/led_twinkle.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/yveswong/led_twinkle/led_twinkle.srcs/sim_1/new/tb_led_twinkle.v,1681723761,verilog,,,,tb_led_twinkle,,,,,,,,
/home/yveswong/led_twinkle/led_twinkle.srcs/sources_1/new/led_twinkle.v,1681724323,verilog,,/home/yveswong/led_twinkle/led_twinkle.srcs/sim_1/new/tb_led_twinkle.v,,led_twinkle,,,,,,,,
