#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Feb 15 19:25:45 2018
# Process ID: 9384
# Log file: C:/Users/bhm3791/projects/DSDII/lab2/ise/planAhead_run_1/planAhead.log
# Journal file: C:/Users/bhm3791/projects/DSDII/lab2/ise/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -15 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Users/bhm3791/projects/DSDII/lab2/ise/pa.fromNetlist.tcl
# create_project -name ise -dir "C:/Users/bhm3791/projects/DSDII/lab2/ise/planAhead_run_1" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/bhm3791/projects/DSDII/lab2/ise/r_file.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/bhm3791/projects/DSDII/lab2/ise} }
# set_property target_constrs_file "r_file.ucf" [current_fileset -constrset]
Adding file 'C:/Users/bhm3791/projects/DSDII/lab2/ise/r_file.ucf' to fileset 'constrs_1'
# add_files [list {r_file.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design r_file.ngc ...
WARNING:NetListWriters:298 - No output is written to r_file.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file r_file.edif ...
ngc2edif: Total memory usage is 79348 kilobytes

Parsing EDIF File [./planAhead_run_1/ise.data/cache/r_file_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/ise.data/cache/r_file_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/bhm3791/projects/DSDII/lab2/ise/r_file.ucf]
Finished Parsing UCF File [C:/Users/bhm3791/projects/DSDII/lab2/ise/r_file.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: a77d7ffc
link_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 600.262 ; gain = 166.758
startgroup
set_property package_pin T10 [get_ports {input[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {input[1]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {out1[0]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {out1[1]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {out2[0]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {out2[1]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {rd1[0]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {rd1[1]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {rd2[0]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {rd2[1]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {wr[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {wr[0]}]
endgroup
startgroup
set_property package_pin C9 [get_ports rst]
endgroup
startgroup
set_property package_pin D9 [get_ports we]
endgroup
set_property package_pin "" [get_ports [list  clk]]
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/bhm3791/projects/DSDII/lab2/ise\planAhead_pid9384.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Feb 15 19:36:03 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
