--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 351 paths analyzed, 85 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------
Slack:                  17.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.373ns (Levels of Logic = 7)
  Clock Path Skew:      -0.030ns (0.730 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X0Y29.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[0]
    SLICE_X0Y29.COUT     Topcya                0.474   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.COUT     Tbyp                  0.093   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X0Y35.CLK      Tcinck                0.303   M_myBlinker_blink
                                                       myBlinker/Mcount_M_counter_q_xor<25>
                                                       myBlinker/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.373ns (1.767ns logic, 0.606ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Slack:                  17.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.731 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X0Y29.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[0]
    SLICE_X0Y29.COUT     Topcya                0.474   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.CLK      Tcinck                0.313   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (1.684ns logic, 0.603ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack:                  17.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 7)
  Clock Path Skew:      -0.030ns (0.730 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X0Y29.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[0]
    SLICE_X0Y29.COUT     Topcya                0.474   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.COUT     Tbyp                  0.093   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X0Y35.CLK      Tcinck                0.213   M_myBlinker_blink
                                                       myBlinker/Mcount_M_counter_q_xor<25>
                                                       myBlinker/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (1.677ns logic, 0.606ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_4 (FF)
  Destination:          myBlinker/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.730 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_4 to myBlinker/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.AQ       Tcko                  0.525   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_4
    SLICE_X0Y30.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[4]
    SLICE_X0Y30.COUT     Topcya                0.474   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[4]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.COUT     Tbyp                  0.093   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X0Y35.CLK      Tcinck                0.303   M_myBlinker_blink
                                                       myBlinker/Mcount_M_counter_q_xor<25>
                                                       myBlinker/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.674ns logic, 0.603ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.731 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X0Y29.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[0]
    SLICE_X0Y29.COUT     Topcya                0.474   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.CLK      Tcinck                0.303   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.674ns logic, 0.603ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.246ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.731 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X0Y29.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[0]
    SLICE_X0Y29.COUT     Topcya                0.474   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.CLK      Tcinck                0.272   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (1.643ns logic, 0.603ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_3 (FF)
  Destination:          myBlinker/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.203ns (Levels of Logic = 7)
  Clock Path Skew:      -0.030ns (0.730 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_3 to myBlinker/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_3
    SLICE_X0Y29.D5       net (fanout=1)        0.448   myBlinker/M_counter_q[3]
    SLICE_X0Y29.COUT     Topcyd                0.312   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q[3]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.COUT     Tbyp                  0.093   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X0Y35.CLK      Tcinck                0.303   M_myBlinker_blink
                                                       myBlinker/Mcount_M_counter_q_xor<25>
                                                       myBlinker/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (1.605ns logic, 0.598ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack:                  17.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_4 (FF)
  Destination:          myBlinker/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.191ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.731 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_4 to myBlinker/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.AQ       Tcko                  0.525   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_4
    SLICE_X0Y30.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[4]
    SLICE_X0Y30.COUT     Topcya                0.474   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[4]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.CLK      Tcinck                0.313   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (1.591ns logic, 0.600ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack:                  17.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.191ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X0Y29.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[0]
    SLICE_X0Y29.COUT     Topcya                0.474   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.CLK      Tcinck                0.313   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
                                                       myBlinker/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (1.591ns logic, 0.600ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack:                  17.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_4 (FF)
  Destination:          myBlinker/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.187ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.730 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_4 to myBlinker/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.AQ       Tcko                  0.525   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_4
    SLICE_X0Y30.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[4]
    SLICE_X0Y30.COUT     Topcya                0.474   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[4]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.COUT     Tbyp                  0.093   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X0Y35.CLK      Tcinck                0.213   M_myBlinker_blink
                                                       myBlinker/Mcount_M_counter_q_xor<25>
                                                       myBlinker/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (1.584ns logic, 0.603ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack:                  17.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.187ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.731 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X0Y29.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[0]
    SLICE_X0Y29.COUT     Topcya                0.474   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.CLK      Tcinck                0.213   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (1.584ns logic, 0.603ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack:                  17.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_8 (FF)
  Destination:          myBlinker/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.730 - 0.762)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_8 to myBlinker/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   myBlinker/M_counter_q[11]
                                                       myBlinker/M_counter_q_8
    SLICE_X0Y31.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[8]
    SLICE_X0Y31.COUT     Topcya                0.474   myBlinker/M_counter_q[11]
                                                       myBlinker/M_counter_q[8]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.COUT     Tbyp                  0.093   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X0Y35.CLK      Tcinck                0.303   M_myBlinker_blink
                                                       myBlinker/Mcount_M_counter_q_xor<25>
                                                       myBlinker/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (1.581ns logic, 0.600ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  17.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_4 (FF)
  Destination:          myBlinker/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.731 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_4 to myBlinker/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.AQ       Tcko                  0.525   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_4
    SLICE_X0Y30.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[4]
    SLICE_X0Y30.COUT     Topcya                0.474   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[4]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.CLK      Tcinck                0.303   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (1.581ns logic, 0.600ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  17.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X0Y29.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[0]
    SLICE_X0Y29.COUT     Topcya                0.474   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.CLK      Tcinck                0.303   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
                                                       myBlinker/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (1.581ns logic, 0.600ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  17.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_4 (FF)
  Destination:          myBlinker/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.731 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_4 to myBlinker/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.AQ       Tcko                  0.525   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_4
    SLICE_X0Y30.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[4]
    SLICE_X0Y30.COUT     Topcya                0.474   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[4]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.CLK      Tcinck                0.272   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.550ns logic, 0.600ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack:                  17.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X0Y29.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[0]
    SLICE_X0Y29.COUT     Topcya                0.474   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.CLK      Tcinck                0.272   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
                                                       myBlinker/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.550ns logic, 0.600ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack:                  17.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_1 (FF)
  Destination:          myBlinker/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.141ns (Levels of Logic = 7)
  Clock Path Skew:      -0.030ns (0.730 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_1 to myBlinker/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.BQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_1
    SLICE_X0Y29.B5       net (fanout=1)        0.215   myBlinker/M_counter_q[1]
    SLICE_X0Y29.COUT     Topcyb                0.483   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q[1]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.COUT     Tbyp                  0.093   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X0Y35.CLK      Tcinck                0.303   M_myBlinker_blink
                                                       myBlinker/Mcount_M_counter_q_xor<25>
                                                       myBlinker/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (1.776ns logic, 0.365ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------
Slack:                  17.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_3 (FF)
  Destination:          myBlinker/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.731 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_3 to myBlinker/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_3
    SLICE_X0Y29.D5       net (fanout=1)        0.448   myBlinker/M_counter_q[3]
    SLICE_X0Y29.COUT     Topcyd                0.312   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q[3]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.CLK      Tcinck                0.313   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (1.522ns logic, 0.595ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack:                  17.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_3 (FF)
  Destination:          myBlinker/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 7)
  Clock Path Skew:      -0.030ns (0.730 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_3 to myBlinker/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_3
    SLICE_X0Y29.D5       net (fanout=1)        0.448   myBlinker/M_counter_q[3]
    SLICE_X0Y29.COUT     Topcyd                0.312   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q[3]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.COUT     Tbyp                  0.093   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X0Y35.CLK      Tcinck                0.213   M_myBlinker_blink
                                                       myBlinker/Mcount_M_counter_q_xor<25>
                                                       myBlinker/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (1.515ns logic, 0.598ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack:                  17.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          myBlinker/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.107ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.730 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to myBlinker/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.DQ       Tcko                  0.525   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X0Y30.D5       net (fanout=1)        0.448   myBlinker/M_counter_q[7]
    SLICE_X0Y30.COUT     Topcyd                0.312   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[7]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.COUT     Tbyp                  0.093   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X0Y35.CLK      Tcinck                0.303   M_myBlinker_blink
                                                       myBlinker/Mcount_M_counter_q_xor<25>
                                                       myBlinker/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (1.512ns logic, 0.595ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack:                  17.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_3 (FF)
  Destination:          myBlinker/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.107ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.731 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_3 to myBlinker/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_3
    SLICE_X0Y29.D5       net (fanout=1)        0.448   myBlinker/M_counter_q[3]
    SLICE_X0Y29.COUT     Topcyd                0.312   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q[3]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.CLK      Tcinck                0.303   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (1.512ns logic, 0.595ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack:                  17.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_8 (FF)
  Destination:          myBlinker/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.095ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.731 - 0.762)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_8 to myBlinker/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   myBlinker/M_counter_q[11]
                                                       myBlinker/M_counter_q_8
    SLICE_X0Y31.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[8]
    SLICE_X0Y31.COUT     Topcya                0.474   myBlinker/M_counter_q[11]
                                                       myBlinker/M_counter_q[8]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.CLK      Tcinck                0.313   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (1.498ns logic, 0.597ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack:                  17.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_4 (FF)
  Destination:          myBlinker/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.095ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.732 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_4 to myBlinker/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.AQ       Tcko                  0.525   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_4
    SLICE_X0Y30.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[4]
    SLICE_X0Y30.COUT     Topcya                0.474   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[4]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.CLK      Tcinck                0.313   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
                                                       myBlinker/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (1.498ns logic, 0.597ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack:                  17.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_8 (FF)
  Destination:          myBlinker/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.091ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.730 - 0.762)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_8 to myBlinker/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   myBlinker/M_counter_q[11]
                                                       myBlinker/M_counter_q_8
    SLICE_X0Y31.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[8]
    SLICE_X0Y31.COUT     Topcya                0.474   myBlinker/M_counter_q[11]
                                                       myBlinker/M_counter_q[8]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.COUT     Tbyp                  0.093   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
    SLICE_X0Y35.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[23]
    SLICE_X0Y35.CLK      Tcinck                0.213   M_myBlinker_blink
                                                       myBlinker/Mcount_M_counter_q_xor<25>
                                                       myBlinker/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (1.491ns logic, 0.600ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------
Slack:                  17.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.095ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.733 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X0Y29.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[0]
    SLICE_X0Y29.COUT     Topcya                0.474   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.CLK      Tcinck                0.313   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
                                                       myBlinker/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (1.498ns logic, 0.597ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack:                  17.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_4 (FF)
  Destination:          myBlinker/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.091ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.731 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_4 to myBlinker/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.AQ       Tcko                  0.525   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_4
    SLICE_X0Y30.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[4]
    SLICE_X0Y30.COUT     Topcya                0.474   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[4]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.CLK      Tcinck                0.213   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (1.491ns logic, 0.600ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------
Slack:                  17.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.091ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X0Y29.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[0]
    SLICE_X0Y29.COUT     Topcya                0.474   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.CLK      Tcinck                0.213   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
                                                       myBlinker/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (1.491ns logic, 0.600ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------
Slack:                  17.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_8 (FF)
  Destination:          myBlinker/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.731 - 0.762)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_8 to myBlinker/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.525   myBlinker/M_counter_q[11]
                                                       myBlinker/M_counter_q_8
    SLICE_X0Y31.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[8]
    SLICE_X0Y31.COUT     Topcya                0.474   myBlinker/M_counter_q[11]
                                                       myBlinker/M_counter_q[8]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.COUT     Tbyp                  0.093   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[19]
    SLICE_X0Y34.CLK      Tcinck                0.303   myBlinker/M_counter_q[23]
                                                       myBlinker/Mcount_M_counter_q_cy<23>
                                                       myBlinker/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (1.488ns logic, 0.597ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack:                  17.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_4 (FF)
  Destination:          myBlinker/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.732 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_4 to myBlinker/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.AQ       Tcko                  0.525   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q_4
    SLICE_X0Y30.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[4]
    SLICE_X0Y30.COUT     Topcya                0.474   myBlinker/M_counter_q[7]
                                                       myBlinker/M_counter_q[4]_rt
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.COUT     Tbyp                  0.093   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[15]
    SLICE_X0Y33.CLK      Tcinck                0.303   myBlinker/M_counter_q[19]
                                                       myBlinker/Mcount_M_counter_q_cy<19>
                                                       myBlinker/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (1.488ns logic, 0.597ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack:                  17.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          myBlinker/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.733 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to myBlinker/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   myBlinker/M_counter_q[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X0Y29.A5       net (fanout=1)        0.456   myBlinker/M_counter_q[0]
    SLICE_X0Y29.COUT     Topcya                0.474   myBlinker/M_counter_q[3]
                                                       myBlinker/Mcount_M_counter_q_lut<0>_INV_0
                                                       myBlinker/Mcount_M_counter_q_cy<3>
    SLICE_X0Y30.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[3]
    SLICE_X0Y30.COUT     Tbyp                  0.093   myBlinker/M_counter_q[7]
                                                       myBlinker/Mcount_M_counter_q_cy<7>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   myBlinker/Mcount_M_counter_q_cy[7]
    SLICE_X0Y31.COUT     Tbyp                  0.093   myBlinker/M_counter_q[11]
                                                       myBlinker/Mcount_M_counter_q_cy<11>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   myBlinker/Mcount_M_counter_q_cy[11]
    SLICE_X0Y32.CLK      Tcinck                0.303   myBlinker/M_counter_q[15]
                                                       myBlinker/Mcount_M_counter_q_cy<15>
                                                       myBlinker/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (1.488ns logic, 0.597ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_0/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_1/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_2/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_3/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_4/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_5/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_6/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_7/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_8/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_9/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_10/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_11/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_12/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_13/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_14/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_15/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_16/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_17/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_18/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_19/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[23]/CLK
  Logical resource: myBlinker/M_counter_q_20/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[23]/CLK
  Logical resource: myBlinker/M_counter_q_21/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[23]/CLK
  Logical resource: myBlinker/M_counter_q_22/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[23]/CLK
  Logical resource: myBlinker/M_counter_q_23/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_blink/CLK
  Logical resource: myBlinker/M_counter_q_24/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_blink/CLK
  Logical resource: myBlinker/M_counter_q_25/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.438|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351 paths, 0 nets, and 40 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 27 20:33:23 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



