
*** Running vivado
    with args -log top_block_u_led_inst_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_u_led_inst_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_block_u_led_inst_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_PON_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_u_led_inst_0_0
Command: synth_design -top top_block_u_led_inst_0_0 -part xcau15p-sbvb484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 772532
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2147.309 ; gain = 363.758 ; free physical = 36740 ; free virtual = 54295
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.534; parent = 1302.407; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3121.758; parent = 2153.250; children = 968.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_block_u_led_inst_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_u_led_inst_0_0/synth/top_block_u_led_inst_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'u_led_inst' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:23]
INFO: [Synth 8-6155] done synthesizing module 'u_led_inst' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_u_led_inst_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_u_led_inst_0_0/synth/top_block_u_led_inst_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element led_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:63]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:68]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:69]
WARNING: [Synth 8-6014] Unused sequential element course_counter_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:81]
WARNING: [Synth 8-6014] Unused sequential element fnet_txn_acc_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:117]
WARNING: [Synth 8-7137] Register counter_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:79]
WARNING: [Synth 8-7137] Register axi_txn_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:86]
WARNING: [Synth 8-7137] Register axi_txn_sub_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:92]
WARNING: [Synth 8-7137] Register txn_acc_reg in module u_led_inst has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v:111]
WARNING: [Synth 8-7129] Port fnet_txn in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[31] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[30] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[29] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[28] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[27] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[26] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[25] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[24] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[23] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[22] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[21] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[20] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[19] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[18] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[17] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[16] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[15] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[14] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[13] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[12] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[11] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[10] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[9] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[8] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[7] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[6] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[5] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[4] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[3] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[2] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[1] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[0] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[31] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[30] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[29] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[28] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[27] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[26] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[25] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[24] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[23] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[22] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[21] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[20] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[19] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[18] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[17] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[16] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[15] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[14] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[13] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[12] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[11] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[10] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[9] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[8] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[7] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[6] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[5] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[4] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[3] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[2] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[1] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[0] in module u_led_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_TXN_DONE in module u_led_inst is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2221.215 ; gain = 437.664 ; free physical = 36828 ; free virtual = 54384
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.534; parent = 1302.407; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3189.727; parent = 2221.219; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2239.027 ; gain = 455.477 ; free physical = 36830 ; free virtual = 54385
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.534; parent = 1302.407; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3207.539; parent = 2239.031; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2239.027 ; gain = 455.477 ; free physical = 36830 ; free virtual = 54385
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.534; parent = 1302.407; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3207.539; parent = 2239.031; children = 968.508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.027 ; gain = 0.000 ; free physical = 36825 ; free virtual = 54381
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.965 ; gain = 0.000 ; free physical = 36795 ; free virtual = 54350
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.777 ; gain = 23.812 ; free physical = 36795 ; free virtual = 54350
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2387.777 ; gain = 604.227 ; free physical = 36807 ; free virtual = 54363
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.534; parent = 1302.407; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3324.273; parent = 2355.766; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-sbvb484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2387.777 ; gain = 604.227 ; free physical = 36807 ; free virtual = 54363
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.534; parent = 1302.407; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3324.273; parent = 2355.766; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2387.777 ; gain = 604.227 ; free physical = 36807 ; free virtual = 54363
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.534; parent = 1302.407; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3324.273; parent = 2355.766; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2387.777 ; gain = 604.227 ; free physical = 36799 ; free virtual = 54355
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.534; parent = 1302.407; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3324.273; parent = 2355.766; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port fnet_txn in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[31] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[30] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[29] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[28] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[27] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[26] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[25] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[24] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[23] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[22] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[21] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[20] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[19] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[18] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[17] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[16] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[15] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[14] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[13] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[12] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[11] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[10] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[9] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[8] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[7] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[6] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[5] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[4] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[3] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[2] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[1] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG0[0] in module top_block_u_led_inst_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED_REG1[31] in module top_block_u_led_inst_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2387.777 ; gain = 604.227 ; free physical = 36782 ; free virtual = 54342
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.534; parent = 1302.407; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3324.273; parent = 2355.766; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2434.520 ; gain = 650.969 ; free physical = 36558 ; free virtual = 54118
Synthesis current peak Physical Memory [PSS] (MB): peak = 1681.839; parent = 1507.107; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.031; parent = 2434.523; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2434.520 ; gain = 650.969 ; free physical = 36558 ; free virtual = 54118
Synthesis current peak Physical Memory [PSS] (MB): peak = 1681.917; parent = 1507.186; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.031; parent = 2434.523; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2442.527 ; gain = 658.977 ; free physical = 36556 ; free virtual = 54116
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.503; parent = 1507.771; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3411.039; parent = 2442.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.527 ; gain = 658.977 ; free physical = 36557 ; free virtual = 54117
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.702; parent = 1507.971; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3411.039; parent = 2442.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.527 ; gain = 658.977 ; free physical = 36557 ; free virtual = 54117
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.718; parent = 1507.986; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3411.039; parent = 2442.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2442.527 ; gain = 658.977 ; free physical = 36557 ; free virtual = 54117
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.765; parent = 1508.033; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3411.039; parent = 2442.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2442.527 ; gain = 658.977 ; free physical = 36557 ; free virtual = 54117
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.765; parent = 1508.033; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3411.039; parent = 2442.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2442.527 ; gain = 658.977 ; free physical = 36557 ; free virtual = 54117
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.765; parent = 1508.033; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3411.039; parent = 2442.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2442.527 ; gain = 658.977 ; free physical = 36557 ; free virtual = 54117
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.784; parent = 1508.053; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3411.039; parent = 2442.531; children = 968.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     3|
|3     |LUT2   |     2|
|4     |LUT3   |     4|
|5     |LUT4   |     8|
|6     |LUT5   |    63|
|7     |LUT6   |     4|
|8     |FDCE   |    64|
|9     |FDRE   |    34|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2442.527 ; gain = 658.977 ; free physical = 36557 ; free virtual = 54117
Synthesis current peak Physical Memory [PSS] (MB): peak = 1682.815; parent = 1508.084; children = 175.127
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3411.039; parent = 2442.531; children = 968.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.527 ; gain = 510.227 ; free physical = 36571 ; free virtual = 54131
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2442.535 ; gain = 658.977 ; free physical = 36571 ; free virtual = 54131
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.434 ; gain = 0.000 ; free physical = 36672 ; free virtual = 54232
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.289 ; gain = 0.000 ; free physical = 36640 ; free virtual = 54200
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a41468dd
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2494.289 ; gain = 1200.695 ; free physical = 36857 ; free virtual = 54417
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_u_led_inst_0_0_synth_1/top_block_u_led_inst_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_block_u_led_inst_0_0, cache-ID = 7b77f5fb91bf835f
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_u_led_inst_0_0_synth_1/top_block_u_led_inst_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_u_led_inst_0_0_utilization_synth.rpt -pb top_block_u_led_inst_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 18:42:56 2024...
