<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_6C36C07B-639C-43E5-94E3-FC7D23CF2E8E"><title>CNVio3 M.2 Topology</title><body><section id="SECTION_7C0818B6-D920-4D68-B8C1-A016227E3907"><fig id="FIG_cnvio3_m_2_topology_diagram_1"><title>CNVio3 M.2 Topology Diagram</title><image href="FIG_cnvio3 m.2 topology diagram_1.png" scalefit="yes" id="IMG_cnvio3_m_2_topology_diagram_1_png" /></fig><fig id="FIG_ground_plane_voiding_under_m_2_connector_pads_1"><title>Ground_Plane_Voiding_Under_M.2_Connector pads</title><image href="FIG_ground_plane_voiding_under_m.2_connector pads_1.png" scalefit="yes" id="IMG_ground_plane_voiding_under_m_2_connector_pads_1_png" /></fig><fig id="FIG_m_2_connector_pin_18_gnd_1"><title>M.2_Connector_Pin_18_GND</title><image href="FIG_m.2_connector_pin_18_gnd_1.png" scalefit="yes" id="IMG_m_2_connector_pin_18_gnd_1_png" /></fig><table id="TABLE_7C0818B6-D920-4D68-B8C1-A016227E3907_1"><title>CNVio3 M.2 Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Number of vias allowed</p></entry><entry><p>Max 2 vias</p></entry></row><row><entry><p>Signal names/list</p></entry><entry><p>CNV_WR_CLKN, CNV_WR_CLKP, CNV_WT_CLKN, CNV_WT_CLKP</p></entry></row><row><entry><p>Maximum via stub allowed for Type-3 PTH via</p></entry><entry><p>215um</p></entry></row><row><entry><p>M.2 Connector pin 18</p></entry><entry><p>Pin 18 of the M.2 connector must be grounded on the motherboard side to prevent common mode coupling from the BRI signal onto CNVio3 signals, possibly resulting in functional failure of the CNVio3 bus.</p></entry></row></tbody></tgroup></table><table id="TABLE_7C0818B6-D920-4D68-B8C1-A016227E3907_2"><title>Max Number of vias</title><tgroup cols="2"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>2</p></entry></row></tbody></tgroup></table></section><section id="SECTION_2A98C206-0B16-49DA-B355-36E19762466F"><title>Mainstream, Standard Loss (SL), Rx,Tx</title><table id="TABLE_2A98C206-0B16-49DA-B355-36E19762466F_1"><title>CNVio3 M.2 Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL</p></entry><entry><p>20</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL</p></entry><entry><p /></entry><entry><p>BO + M1 + M2 &lt;= 203 mm</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS</p></entry><entry><p>17</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 203</p></section></body></topic>