Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May 25 19:24:13 2020
| Host         : Drus-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file arty_scr1_top_timing_summary_postroute_physopted.rpt -pb arty_scr1_top_timing_summary_postroute_physopted.pb -rpx arty_scr1_top_timing_summary_postroute_physopted.rpx
| Design       : arty_scr1_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.003        0.000                      0                21023        0.049        0.000                      0                20959        3.000        0.000                       0                  8409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
JTAG_TCK                                                                                    {0.000 50.000}       100.000         10.000          
JTAG_TCK_VIRT                                                                               {0.000 50.000}       100.000         10.000          
OSC_100                                                                                     {0.000 5.000}        10.000          100.000         
  SYS_CLK                                                                                   {0.000 15.000}       30.000          33.333          
  clkfbout_sys_pll_clk_wiz_0_0                                                              {0.000 15.000}       30.000          33.333          
SYS_CLK_VIRT                                                                                {0.000 15.000}       30.000          33.333          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTAG_TCK                                                                                         45.284        0.000                      0                  176        0.145        0.000                      0                  176       49.500        0.000                       0                   103  
OSC_100                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  SYS_CLK                                                                                         0.003        0.000                      0                17584        0.051        0.000                      0                17536       13.750        0.000                       0                  7819  
  clkfbout_sys_pll_clk_wiz_0_0                                                                                                                                                                                                               22.633        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.631        0.000                      0                  928        0.049        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_TCK_VIRT                                                                               JTAG_TCK                                                                                         92.249        0.000                      0                   24        5.104        0.000                      0                   24  
JTAG_TCK                                                                                    JTAG_TCK_VIRT                                                                                    29.390        0.000                      0                    1       61.194        0.000                      0                    1  
SYS_CLK_VIRT                                                                                SYS_CLK                                                                                          18.110        0.000                      0                    1        5.578        0.000                      0                    1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  SYS_CLK                                                                                          31.689        0.000                      0                    8                                                                        
SYS_CLK                                                                                     SYS_CLK_VIRT                                                                                      9.975        0.000                      0                   17        4.339        0.000                      0                   17  
SYS_CLK                                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.770        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           JTAG_TCK_VIRT                                                                               JTAG_TCK                                                                                         41.425        0.000                      0                  102        6.028        0.000                      0                  102  
**async_default**                                                                           SYS_CLK                                                                                     SYS_CLK                                                                                          16.625        0.000                      0                 2097        0.385        0.000                      0                 2097  
**async_default**                                                                           SYS_CLK_VIRT                                                                                SYS_CLK                                                                                          21.549        0.000                      0                    2        3.979        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.701        0.000                      0                  100        0.355        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       45.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.284ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.435ns  (logic 0.772ns (17.408%)  route 3.663ns (82.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.573ns = ( 55.573 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738    55.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDCE (Prop_fdce_C_Q)         0.524    56.097 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/Q
                         net (fo=10, routed)          1.043    57.139    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[1]
    SLICE_X50Y143        LUT5 (Prop_lut5_I0_O)        0.124    57.263 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.995    58.258    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X50Y144        LUT4 (Prop_lut4_I2_O)        0.124    58.382 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.626    60.008    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X44Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X44Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/C
                         clock pessimism              0.475   105.532    
                         clock uncertainty           -0.035   105.496    
    SLICE_X44Y147        FDCE (Setup_fdce_C_CE)      -0.205   105.291    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        105.291    
                         arrival time                         -60.008    
  -------------------------------------------------------------------
                         slack                                 45.284    

Slack (MET) :             45.284ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.435ns  (logic 0.772ns (17.408%)  route 3.663ns (82.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.573ns = ( 55.573 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738    55.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDCE (Prop_fdce_C_Q)         0.524    56.097 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/Q
                         net (fo=10, routed)          1.043    57.139    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[1]
    SLICE_X50Y143        LUT5 (Prop_lut5_I0_O)        0.124    57.263 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.995    58.258    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X50Y144        LUT4 (Prop_lut4_I2_O)        0.124    58.382 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.626    60.008    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X44Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X44Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/C
                         clock pessimism              0.475   105.532    
                         clock uncertainty           -0.035   105.496    
    SLICE_X44Y147        FDCE (Setup_fdce_C_CE)      -0.205   105.291    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        105.291    
                         arrival time                         -60.008    
  -------------------------------------------------------------------
                         slack                                 45.284    

Slack (MET) :             45.284ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.435ns  (logic 0.772ns (17.408%)  route 3.663ns (82.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.573ns = ( 55.573 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738    55.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDCE (Prop_fdce_C_Q)         0.524    56.097 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/Q
                         net (fo=10, routed)          1.043    57.139    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[1]
    SLICE_X50Y143        LUT5 (Prop_lut5_I0_O)        0.124    57.263 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.995    58.258    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X50Y144        LUT4 (Prop_lut4_I2_O)        0.124    58.382 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.626    60.008    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X44Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X44Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/C
                         clock pessimism              0.475   105.532    
                         clock uncertainty           -0.035   105.496    
    SLICE_X44Y147        FDCE (Setup_fdce_C_CE)      -0.205   105.291    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                        105.291    
                         arrival time                         -60.008    
  -------------------------------------------------------------------
                         slack                                 45.284    

Slack (MET) :             45.284ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.435ns  (logic 0.772ns (17.408%)  route 3.663ns (82.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.573ns = ( 55.573 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738    55.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDCE (Prop_fdce_C_Q)         0.524    56.097 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/Q
                         net (fo=10, routed)          1.043    57.139    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[1]
    SLICE_X50Y143        LUT5 (Prop_lut5_I0_O)        0.124    57.263 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.995    58.258    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X50Y144        LUT4 (Prop_lut4_I2_O)        0.124    58.382 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.626    60.008    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X44Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X44Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/C
                         clock pessimism              0.475   105.532    
                         clock uncertainty           -0.035   105.496    
    SLICE_X44Y147        FDCE (Setup_fdce_C_CE)      -0.205   105.291    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                        105.291    
                         arrival time                         -60.008    
  -------------------------------------------------------------------
                         slack                                 45.284    

Slack (MET) :             45.415ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.085ns  (logic 1.030ns (25.213%)  route 3.055ns (74.787%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y142        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y142        FDPE (Prop_fdpe_C_Q)         0.524    56.096 r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          1.171    57.267    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X50Y144        LUT5 (Prop_lut5_I3_O)        0.150    57.417 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.845    58.262    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X50Y144        LUT4 (Prop_lut4_I2_O)        0.356    58.618 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.039    59.657    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X55Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]/C
                         clock pessimism              0.475   105.536    
                         clock uncertainty           -0.035   105.500    
    SLICE_X55Y148        FDCE (Setup_fdce_C_CE)      -0.429   105.071    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        105.071    
                         arrival time                         -59.657    
  -------------------------------------------------------------------
                         slack                                 45.415    

Slack (MET) :             45.415ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.085ns  (logic 1.030ns (25.213%)  route 3.055ns (74.787%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y142        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y142        FDPE (Prop_fdpe_C_Q)         0.524    56.096 r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          1.171    57.267    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X50Y144        LUT5 (Prop_lut5_I3_O)        0.150    57.417 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.845    58.262    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X50Y144        LUT4 (Prop_lut4_I2_O)        0.356    58.618 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.039    59.657    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X55Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]/C
                         clock pessimism              0.475   105.536    
                         clock uncertainty           -0.035   105.500    
    SLICE_X55Y148        FDCE (Setup_fdce_C_CE)      -0.429   105.071    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                        105.071    
                         arrival time                         -59.657    
  -------------------------------------------------------------------
                         slack                                 45.415    

Slack (MET) :             45.415ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.085ns  (logic 1.030ns (25.213%)  route 3.055ns (74.787%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y142        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y142        FDPE (Prop_fdpe_C_Q)         0.524    56.096 r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          1.171    57.267    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X50Y144        LUT5 (Prop_lut5_I3_O)        0.150    57.417 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.845    58.262    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X50Y144        LUT4 (Prop_lut4_I2_O)        0.356    58.618 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.039    59.657    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X55Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/C
                         clock pessimism              0.475   105.536    
                         clock uncertainty           -0.035   105.500    
    SLICE_X55Y148        FDCE (Setup_fdce_C_CE)      -0.429   105.071    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                        105.071    
                         arrival time                         -59.657    
  -------------------------------------------------------------------
                         slack                                 45.415    

Slack (MET) :             45.415ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.085ns  (logic 1.030ns (25.213%)  route 3.055ns (74.787%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y142        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y142        FDPE (Prop_fdpe_C_Q)         0.524    56.096 r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=10, routed)          1.171    57.267    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X50Y144        LUT5 (Prop_lut5_I3_O)        0.150    57.417 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.845    58.262    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X50Y144        LUT4 (Prop_lut4_I2_O)        0.356    58.618 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.039    59.657    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X55Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/C
                         clock pessimism              0.475   105.536    
                         clock uncertainty           -0.035   105.500    
    SLICE_X55Y148        FDCE (Setup_fdce_C_CE)      -0.429   105.071    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                        105.071    
                         arrival time                         -59.657    
  -------------------------------------------------------------------
                         slack                                 45.415    

Slack (MET) :             45.466ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.252ns  (logic 0.772ns (18.155%)  route 3.480ns (81.845%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.573ns = ( 55.573 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738    55.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDCE (Prop_fdce_C_Q)         0.524    56.097 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/Q
                         net (fo=10, routed)          1.043    57.139    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[1]
    SLICE_X50Y143        LUT5 (Prop_lut5_I0_O)        0.124    57.263 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.995    58.258    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X50Y144        LUT4 (Prop_lut4_I2_O)        0.124    58.382 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.443    59.825    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X45Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X45Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/C
                         clock pessimism              0.475   105.532    
                         clock uncertainty           -0.035   105.496    
    SLICE_X45Y147        FDCE (Setup_fdce_C_CE)      -0.205   105.291    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        105.291    
                         arrival time                         -59.825    
  -------------------------------------------------------------------
                         slack                                 45.466    

Slack (MET) :             45.466ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.252ns  (logic 0.772ns (18.155%)  route 3.480ns (81.845%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.573ns = ( 55.573 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738    55.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDCE (Prop_fdce_C_Q)         0.524    56.097 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/Q
                         net (fo=10, routed)          1.043    57.139    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[1]
    SLICE_X50Y143        LUT5 (Prop_lut5_I0_O)        0.124    57.263 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.995    58.258    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X50Y144        LUT4 (Prop_lut4_I2_O)        0.124    58.382 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.443    59.825    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X45Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X45Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/C
                         clock pessimism              0.475   105.532    
                         clock uncertainty           -0.035   105.496    
    SLICE_X45Y147        FDCE (Setup_fdce_C_CE)      -0.205   105.291    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        105.291    
                         arrival time                         -59.825    
  -------------------------------------------------------------------
                         slack                                 45.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644     1.841    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X45Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.095     2.078    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[8]
    SLICE_X46Y146        LUT3 (Prop_lut3_I2_O)        0.045     2.123 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.123    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[7]_i_1__0_n_0
    SLICE_X46Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X46Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/C
                         clock pessimism             -0.597     1.856    
    SLICE_X46Y146        FDCE (Hold_fdce_C_D)         0.121     1.977    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.647     1.844    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y148        FDCE (Prop_fdce_C_Q)         0.164     2.008 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[24]/Q
                         net (fo=1, routed)           0.050     2.058    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[24]
    SLICE_X55Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.103 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     2.103    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[23]
    SLICE_X55Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.920     2.456    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]/C
                         clock pessimism             -0.599     1.857    
    SLICE_X55Y148        FDCE (Hold_fdce_C_D)         0.092     1.949    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644     1.841    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X44Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/Q
                         net (fo=1, routed)           0.086     2.068    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[19]
    SLICE_X45Y147        LUT3 (Prop_lut3_I2_O)        0.045     2.113 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.113    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[18]_i_1__0_n_0
    SLICE_X45Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.918     2.454    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X45Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/C
                         clock pessimism             -0.600     1.854    
    SLICE_X45Y147        FDCE (Hold_fdce_C_D)         0.091     1.945    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.643     1.840    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X44Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y146        FDCE (Prop_fdce_C_Q)         0.141     1.981 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.087     2.068    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[12]
    SLICE_X45Y146        LUT3 (Prop_lut3_I2_O)        0.045     2.113 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.113    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[11]_i_1__0_n_0
    SLICE_X45Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X45Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/C
                         clock pessimism             -0.600     1.853    
    SLICE_X45Y146        FDCE (Hold_fdce_C_D)         0.092     1.945    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.647     1.844    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/Q
                         net (fo=1, routed)           0.122     2.107    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[26]
    SLICE_X54Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.152 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     2.152    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[25]
    SLICE_X54Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.920     2.456    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/C
                         clock pessimism             -0.599     1.857    
    SLICE_X54Y148        FDCE (Hold_fdce_C_D)         0.121     1.978    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.643     1.840    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X46Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y146        FDCE (Prop_fdce_C_Q)         0.164     2.004 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.083     2.087    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[16]
    SLICE_X47Y146        LUT3 (Prop_lut3_I2_O)        0.045     2.132 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.132    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[15]_i_1__0_n_0
    SLICE_X47Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X47Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/C
                         clock pessimism             -0.600     1.853    
    SLICE_X47Y146        FDCE (Hold_fdce_C_D)         0.092     1.945    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.716%)  route 0.115ns (38.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644     1.841    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X44Y147        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[22]/Q
                         net (fo=1, routed)           0.115     2.098    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[22]
    SLICE_X44Y146        LUT3 (Prop_lut3_I2_O)        0.045     2.143 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[21]_i_1__0/O
                         net (fo=1, routed)           0.000     2.143    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[21]_i_1__0_n_0
    SLICE_X44Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X44Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[21]/C
                         clock pessimism             -0.597     1.856    
    SLICE_X44Y146        FDCE (Hold_fdce_C_D)         0.092     1.948    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.111%)  route 0.093ns (30.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.643     1.840    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X46Y146        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y146        FDCE (Prop_fdce_C_Q)         0.164     2.004 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.093     2.098    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[6]
    SLICE_X45Y145        LUT3 (Prop_lut3_I2_O)        0.045     2.143 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.143    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[5]_i_1__0_n_0
    SLICE_X45Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X45Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[5]/C
                         clock pessimism             -0.597     1.856    
    SLICE_X45Y145        FDCE (Hold_fdce_C_D)         0.092     1.948    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.769%)  route 0.166ns (47.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.647     1.844    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]/Q
                         net (fo=1, routed)           0.166     2.152    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[22]
    SLICE_X52Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.197 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.197    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[21]
    SLICE_X52Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.920     2.456    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X52Y148        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/C
                         clock pessimism             -0.577     1.879    
    SLICE_X52Y148        FDCE (Hold_fdce_C_D)         0.121     2.000    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.646     1.843    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y144        FDCE (Prop_fdce_C_Q)         0.164     2.007 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/Q
                         net (fo=5, routed)           0.094     2.102    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_0_[10]
    SLICE_X55Y144        LUT3 (Prop_lut3_I2_O)        0.045     2.147 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.147    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1_n_0
    SLICE_X55Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.919     2.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
                         clock pessimism             -0.599     1.856    
    SLICE_X55Y144        FDCE (Hold_fdce_C_D)         0.091     1.947    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_TCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { JD[3] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  JD_IBUF_BUFG[3]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y144  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y144  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X54Y144  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y144  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X56Y144  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X56Y144  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X56Y144  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y144  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y144  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X56Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X56Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X56Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X56Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X56Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X52Y142  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X55Y142  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y142  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y142  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y144  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y144  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y143  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  OSC_100
  To Clock:  OSC_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OSC_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        29.054ns  (logic 8.404ns (28.925%)  route 20.650ns (71.075%))
  Logic Levels:           38  (CARRY4=9 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.771ns = ( 28.229 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.908ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           1.593    -1.908    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_1_alias
    RAMB36_X1Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.546 f  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_2/DOBDO[1]
                         net (fo=5, routed)           1.295     1.840    i_scr1/i_tcm/i_dp_memory/tcm_imem_rdata[13]
    SLICE_X15Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.964 f  i_scr1/i_tcm/i_dp_memory/mul_res0_i_502/O
                         net (fo=2, routed)           1.193     3.157    i_scr1/i_tcm/i_dp_memory/core_imem_rdata[13]
    SLICE_X14Y97         LUT6 (Prop_lut6_I5_O)        0.124     3.281 f  i_scr1/i_tcm/i_dp_memory/mul_res0_i_373/O
                         net (fo=1, routed)           0.161     3.442    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_512
    SLICE_X14Y97         LUT5 (Prop_lut5_I2_O)        0.124     3.566 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_157/O
                         net (fo=17, routed)          0.623     4.189    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ifu2idu_instr[6]
    SLICE_X15Y95         LUT4 (Prop_lut4_I3_O)        0.124     4.313 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[3]_i_12/O
                         net (fo=38, routed)          1.268     5.581    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_pbuf_instr_reg[12]_0
    SLICE_X21Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.705 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_29/O
                         net (fo=1, routed)           0.798     6.503    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.627 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16/O
                         net (fo=1, routed)           0.721     7.348    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16_n_0
    SLICE_X19Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.472 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9/O
                         net (fo=10, routed)          0.806     8.278    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r_reg[1]_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.402 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_2/O
                         net (fo=49, routed)          0.710     9.112    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_pbuf_instr_reg[4]_2
    SLICE_X18Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.236 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_11/O
                         net (fo=2, routed)           1.007    10.243    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu2mprf_rs1_addr[4]
    SLICE_X19Y111        LUT5 (Prop_lut5_I2_O)        0.124    10.367 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_3/O
                         net (fo=32, routed)          0.904    11.271    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i_pipe_mprf/mprf2exu_rs1_data1
    SLICE_X17Y111        LUT6 (Prop_lut6_I0_O)        0.124    11.395 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_97/O
                         net (fo=26, routed)          0.276    11.671    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[1][31]
    SLICE_X17Y111        LUT2 (Prop_lut2_I1_O)        0.124    11.795 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_39/O
                         net (fo=14, routed)          0.192    11.987    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ialu_op1[31]
    SLICE_X17Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.111 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_2_reg[0]_i_4/O
                         net (fo=3, routed)           0.306    12.417    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_2_reg[0]_i_4_n_0
    SLICE_X18Y111        LUT4 (Prop_lut4_I0_O)        0.124    12.541 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry__0_i_9/O
                         net (fo=31, routed)          0.816    13.357    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry__0_i_9_n_0
    SLICE_X19Y111        LUT6 (Prop_lut6_I0_O)        0.124    13.481 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i__carry_i_2__0/O
                         net (fo=3, routed)           0.746    14.226    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[30][1]
    SLICE_X20Y112        LUT4 (Prop_lut4_I0_O)        0.124    14.350 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry_i_6/O
                         net (fo=1, routed)           0.000    14.350    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[1]
    SLICE_X20Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.748 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry/CO[3]
                         net (fo=1, routed)           0.000    14.748    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry_n_0
    SLICE_X20Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.862 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.862    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__0_n_0
    SLICE_X20Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.976 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.976    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__1_n_0
    SLICE_X20Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.090 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.090    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__2_n_0
    SLICE_X20Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.204 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.204    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__3_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.318    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__4_n_0
    SLICE_X20Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.432 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.432    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__5_n_0
    SLICE_X20Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.766 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__6/O[1]
                         net (fo=2, routed)           0.750    16.517    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[31]_0[28]
    SLICE_X24Y118        LUT3 (Prop_lut3_I2_O)        0.303    16.820 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][29]_i_4/O
                         net (fo=13, routed)          0.483    17.303    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mtval[29]_i_3
    SLICE_X25Y118        LUT5 (Prop_lut5_I1_O)        0.124    17.427 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.518    17.945    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X26Y113        LUT4 (Prop_lut4_I0_O)        0.124    18.069 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_13/O
                         net (fo=1, routed)           0.000    18.069    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_13_n_0
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.639 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[2]
                         net (fo=1, routed)           0.400    19.039    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X25Y112        LUT5 (Prop_lut5_I3_O)        0.313    19.352 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=4, routed)           0.446    19.798    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X27Y113        LUT2 (Prop_lut2_I1_O)        0.124    19.922 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_13/O
                         net (fo=33, routed)          0.367    20.289    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.413 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_8__0/O
                         net (fo=6, routed)           0.345    20.759    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_reg_12
    SLICE_X28Y112        LUT6 (Prop_lut6_I0_O)        0.124    20.883 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_i_3/O
                         net (fo=6, routed)           0.344    21.227    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_51
    SLICE_X30Y112        LUT3 (Prop_lut3_I1_O)        0.124    21.351 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[0]_i_5/O
                         net (fo=2, routed)           0.463    21.814    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[0]_i_5_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I4_O)        0.124    21.938 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_7/O
                         net (fo=47, routed)          0.605    22.543    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/req_fifo_r_reg[haddr][16]
    SLICE_X31Y112        LUT6 (Prop_lut6_I4_O)        0.124    22.667 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/req_fifo_r[haddr][25]_i_4/O
                         net (fo=2, routed)           0.949    23.615    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r_reg[haddr][25]_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.739 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.617    24.357    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/core_imem_addr[23]
    SLICE_X31Y105        LUT4 (Prop_lut4_I2_O)        0.124    24.481 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_53/O
                         net (fo=2, routed)           1.137    25.618    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_53_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.742 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_1_comp_1/O
                         net (fo=16, routed)          1.404    27.146    i_scr1/i_tcm/i_dp_memory/tcm_imem_req
    RAMB36_X0Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           1.474    28.229    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_2_alias
    RAMB36_X0Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.492    27.736    
                         clock uncertainty           -0.145    27.591    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    27.148    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0
  -------------------------------------------------------------------
                         required time                         27.148    
                         arrival time                         -27.146    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        29.486ns  (logic 8.404ns (28.502%)  route 21.082ns (71.498%))
  Logic Levels:           38  (CARRY4=9 LUT2=3 LUT3=2 LUT4=6 LUT5=5 LUT6=13)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 28.446 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           1.592    -2.145    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_2_alias
    RAMB36_X0Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.309 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/DOBDO[1]
                         net (fo=6, routed)           1.065     1.374    i_scr1/i_tcm/i_dp_memory/tcm_imem_rdata[1]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.498 r  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_4/O
                         net (fo=41, routed)          1.356     2.854    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/rdata_curr_reg_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.124     2.978 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362/O
                         net (fo=1, routed)           0.775     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_152/O
                         net (fo=18, routed)          0.877     4.754    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/hart_pbuf_instr_reg[30][7]
    SLICE_X16Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.878 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_6/O
                         net (fo=30, routed)          0.710     5.587    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[24][31]
    SLICE_X21Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.711 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_29/O
                         net (fo=1, routed)           0.798     6.509    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16/O
                         net (fo=1, routed)           0.721     7.354    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16_n_0
    SLICE_X19Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.478 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9/O
                         net (fo=10, routed)          0.806     8.284    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r_reg[1]_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.408 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_2/O
                         net (fo=49, routed)          0.710     9.118    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_pbuf_instr_reg[4]_2
    SLICE_X18Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_11/O
                         net (fo=2, routed)           1.007    10.249    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu2mprf_rs1_addr[4]
    SLICE_X19Y111        LUT5 (Prop_lut5_I2_O)        0.124    10.373 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_3/O
                         net (fo=32, routed)          0.904    11.277    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i_pipe_mprf/mprf2exu_rs1_data1
    SLICE_X17Y111        LUT6 (Prop_lut6_I0_O)        0.124    11.401 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_97/O
                         net (fo=26, routed)          0.276    11.677    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[1][31]
    SLICE_X17Y111        LUT2 (Prop_lut2_I1_O)        0.124    11.801 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_39/O
                         net (fo=14, routed)          0.192    11.993    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ialu_op1[31]
    SLICE_X17Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.117 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_2_reg[0]_i_4/O
                         net (fo=3, routed)           0.306    12.423    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_2_reg[0]_i_4_n_0
    SLICE_X18Y111        LUT4 (Prop_lut4_I0_O)        0.124    12.547 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry__0_i_9/O
                         net (fo=31, routed)          0.816    13.362    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry__0_i_9_n_0
    SLICE_X19Y111        LUT6 (Prop_lut6_I0_O)        0.124    13.486 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i__carry_i_2__0/O
                         net (fo=3, routed)           0.746    14.232    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[30][1]
    SLICE_X20Y112        LUT4 (Prop_lut4_I0_O)        0.124    14.356 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry_i_6/O
                         net (fo=1, routed)           0.000    14.356    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[1]
    SLICE_X20Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.754 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry/CO[3]
                         net (fo=1, routed)           0.000    14.754    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry_n_0
    SLICE_X20Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.868    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__0_n_0
    SLICE_X20Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.982    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__1_n_0
    SLICE_X20Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.096 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.096    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__2_n_0
    SLICE_X20Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.210 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.210    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__3_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.324 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__4_n_0
    SLICE_X20Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.438 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__5_n_0
    SLICE_X20Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.772 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__6/O[1]
                         net (fo=2, routed)           0.750    16.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[31]_0[28]
    SLICE_X24Y118        LUT3 (Prop_lut3_I2_O)        0.303    16.826 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][29]_i_4/O
                         net (fo=13, routed)          0.483    17.309    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mtval[29]_i_3
    SLICE_X25Y118        LUT5 (Prop_lut5_I1_O)        0.124    17.433 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.518    17.951    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X26Y113        LUT4 (Prop_lut4_I0_O)        0.124    18.075 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_13/O
                         net (fo=1, routed)           0.000    18.075    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_13_n_0
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.645 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[2]
                         net (fo=1, routed)           0.400    19.045    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X25Y112        LUT5 (Prop_lut5_I3_O)        0.313    19.358 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=4, routed)           0.446    19.804    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X27Y113        LUT2 (Prop_lut2_I1_O)        0.124    19.928 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_13/O
                         net (fo=33, routed)          0.367    20.295    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.419 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_8__0/O
                         net (fo=6, routed)           0.345    20.765    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_reg_12
    SLICE_X28Y112        LUT6 (Prop_lut6_I0_O)        0.124    20.889 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_i_3/O
                         net (fo=6, routed)           0.344    21.233    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_51
    SLICE_X30Y112        LUT3 (Prop_lut3_I1_O)        0.124    21.357 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[0]_i_5/O
                         net (fo=2, routed)           0.463    21.820    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[0]_i_5_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I4_O)        0.124    21.944 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_7/O
                         net (fo=47, routed)          0.605    22.548    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/req_fifo_r_reg[haddr][16]
    SLICE_X31Y112        LUT6 (Prop_lut6_I4_O)        0.124    22.672 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/req_fifo_r[haddr][25]_i_4/O
                         net (fo=2, routed)           0.949    23.621    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r_reg[haddr][25]_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.745 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.617    24.363    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/core_imem_addr[23]
    SLICE_X31Y105        LUT4 (Prop_lut4_I2_O)        0.124    24.487 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_53/O
                         net (fo=2, routed)           1.137    25.623    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_53_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.747 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_1_comp_1/O
                         net (fo=16, routed)          1.593    27.340    i_scr1/i_tcm/i_dp_memory/tcm_imem_req
    RAMB36_X0Y14         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           1.467    28.446    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_1_alias
    RAMB36_X0Y14         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.492    27.953    
                         clock uncertainty           -0.145    27.808    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    27.365    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_0
  -------------------------------------------------------------------
                         required time                         27.365    
                         arrival time                         -27.340    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        30.523ns  (logic 7.774ns (25.470%)  route 22.749ns (74.530%))
  Logic Levels:           32  (CARRY4=2 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=19 MUXF7=1)
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 29.047 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           1.592    -2.145    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_2_alias
    RAMB36_X0Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.309 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/DOBDO[1]
                         net (fo=6, routed)           1.065     1.374    i_scr1/i_tcm/i_dp_memory/tcm_imem_rdata[1]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.498 r  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_4/O
                         net (fo=41, routed)          1.356     2.854    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/rdata_curr_reg_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.124     2.978 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362/O
                         net (fo=1, routed)           0.775     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_152/O
                         net (fo=18, routed)          0.877     4.754    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/hart_pbuf_instr_reg[30][7]
    SLICE_X16Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.878 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_6/O
                         net (fo=30, routed)          0.710     5.587    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[24][31]
    SLICE_X21Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.711 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_29/O
                         net (fo=1, routed)           0.798     6.509    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16/O
                         net (fo=1, routed)           0.721     7.354    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16_n_0
    SLICE_X19Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.478 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9/O
                         net (fo=10, routed)          0.850     8.328    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r_reg[1]_0
    SLICE_X18Y105        LUT6 (Prop_lut6_I2_O)        0.124     8.452 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_13/O
                         net (fo=36, routed)          0.766     9.218    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/FSM_onehot_pbuf_state_reg[2]_0[2]
    SLICE_X19Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_7/O
                         net (fo=64, routed)          1.007    10.349    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mul_res0_i_97_0
    SLICE_X16Y106        MUXF7 (Prop_muxf7_S_O)       0.276    10.625 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mul_res0__1_i_59/O
                         net (fo=1, routed)           0.904    11.529    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__2_39
    SLICE_X19Y111        LUT6 (Prop_lut6_I1_O)        0.299    11.828 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__1_i_27/O
                         net (fo=8, routed)           0.973    12.800    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[1][4]
    SLICE_X17Y117        LUT2 (Prop_lut2_I0_O)        0.150    12.950 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__1_i_13/O
                         net (fo=7, routed)           0.606    13.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mul_res0__2_11[4]
    SLICE_X15Y117        LUT5 (Prop_lut5_I1_O)        0.326    13.882 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_9/O
                         net (fo=3, routed)           0.607    14.489    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[0]_4[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124    14.613 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_8_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.145 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.145    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__0_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.591    16.071    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy20_in[9]
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.303    16.374 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][9]_i_18/O
                         net (fo=3, routed)           1.215    17.589    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][0]_i_31_0
    SLICE_X16Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][0]_i_25/O
                         net (fo=2, routed)           0.856    18.569    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][0]_i_25_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.693 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_24/O
                         net (fo=1, routed)           0.484    19.177    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_24_n_0
    SLICE_X19Y122        LUT6 (Prop_lut6_I5_O)        0.124    19.301 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_17/O
                         net (fo=1, routed)           0.744    20.044    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/csr_mepc[25]_i_2
    SLICE_X25Y116        LUT6 (Prop_lut6_I4_O)        0.124    20.168 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_12/O
                         net (fo=33, routed)          1.251    21.420    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_18_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.544 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2_comp_1/O
                         net (fo=1, routed)           0.802    22.346    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu2csr_take_irq_repN_1
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.470 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_4_comp/O
                         net (fo=130, routed)         1.108    23.578    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_runctrl_reg[fetch_src]_1
    SLICE_X31Y105        LUT6 (Prop_lut6_I1_O)        0.124    23.702 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][18]_i_1/O
                         net (fo=4, routed)           0.755    24.457    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/core_imem_addr[16]
    SLICE_X30Y106        LUT4 (Prop_lut4_I1_O)        0.124    24.581 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_54/O
                         net (fo=2, routed)           0.588    25.169    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_54_n_0
    SLICE_X31Y104        LUT4 (Prop_lut4_I2_O)        0.124    25.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.337    25.630    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i_imem_router/port_sel
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.754 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_i_2__3/O
                         net (fo=2, routed)           0.455    26.208    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X37Y104        LUT4 (Prop_lut4_I3_O)        0.124    26.332 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=20, routed)          0.434    26.766    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X36Y104        LUT3 (Prop_lut3_I1_O)        0.124    26.890 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=6, routed)           0.194    27.084    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I3_O)        0.124    27.208 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_1/O
                         net (fo=3, routed)           0.477    27.685    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/D[0]
    SLICE_X37Y104        LUT6 (Prop_lut6_I5_O)        0.124    27.809 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_3/O
                         net (fo=1, routed)           0.444    28.253    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/set_hresp_err
    SLICE_X36Y101        LUT6 (Prop_lut6_I1_O)        0.124    28.377 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_1/O
                         net (fo=1, routed)           0.000    28.377    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg_0
    SLICE_X36Y101        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.606    29.047    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X36Y101        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg/C
                         clock pessimism             -0.492    28.554    
                         clock uncertainty           -0.145    28.409    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.029    28.438    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg
  -------------------------------------------------------------------
                         required time                         28.438    
                         arrival time                         -28.377    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        30.519ns  (logic 7.650ns (25.066%)  route 22.869ns (74.934%))
  Logic Levels:           31  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=19 MUXF7=1)
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 29.047 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           1.592    -2.145    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_2_alias
    RAMB36_X0Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.309 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/DOBDO[1]
                         net (fo=6, routed)           1.065     1.374    i_scr1/i_tcm/i_dp_memory/tcm_imem_rdata[1]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.498 r  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_4/O
                         net (fo=41, routed)          1.356     2.854    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/rdata_curr_reg_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.124     2.978 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362/O
                         net (fo=1, routed)           0.775     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_152/O
                         net (fo=18, routed)          0.877     4.754    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/hart_pbuf_instr_reg[30][7]
    SLICE_X16Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.878 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_6/O
                         net (fo=30, routed)          0.710     5.587    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[24][31]
    SLICE_X21Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.711 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_29/O
                         net (fo=1, routed)           0.798     6.509    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16/O
                         net (fo=1, routed)           0.721     7.354    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16_n_0
    SLICE_X19Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.478 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9/O
                         net (fo=10, routed)          0.850     8.328    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r_reg[1]_0
    SLICE_X18Y105        LUT6 (Prop_lut6_I2_O)        0.124     8.452 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_13/O
                         net (fo=36, routed)          0.766     9.218    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/FSM_onehot_pbuf_state_reg[2]_0[2]
    SLICE_X19Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_7/O
                         net (fo=64, routed)          1.007    10.349    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mul_res0_i_97_0
    SLICE_X16Y106        MUXF7 (Prop_muxf7_S_O)       0.276    10.625 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mul_res0__1_i_59/O
                         net (fo=1, routed)           0.904    11.529    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__2_39
    SLICE_X19Y111        LUT6 (Prop_lut6_I1_O)        0.299    11.828 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__1_i_27/O
                         net (fo=8, routed)           0.973    12.800    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[1][4]
    SLICE_X17Y117        LUT2 (Prop_lut2_I0_O)        0.150    12.950 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__1_i_13/O
                         net (fo=7, routed)           0.606    13.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mul_res0__2_11[4]
    SLICE_X15Y117        LUT5 (Prop_lut5_I1_O)        0.326    13.882 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_9/O
                         net (fo=3, routed)           0.607    14.489    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[0]_4[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124    14.613 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_8_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.145 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.145    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__0_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.591    16.071    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy20_in[9]
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.303    16.374 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][9]_i_18/O
                         net (fo=3, routed)           1.215    17.589    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][0]_i_31_0
    SLICE_X16Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][0]_i_25/O
                         net (fo=2, routed)           0.856    18.569    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][0]_i_25_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.693 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_24/O
                         net (fo=1, routed)           0.484    19.177    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_24_n_0
    SLICE_X19Y122        LUT6 (Prop_lut6_I5_O)        0.124    19.301 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_17/O
                         net (fo=1, routed)           0.744    20.044    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/csr_mepc[25]_i_2
    SLICE_X25Y116        LUT6 (Prop_lut6_I4_O)        0.124    20.168 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_12/O
                         net (fo=33, routed)          1.251    21.420    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_18_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.544 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2_comp_1/O
                         net (fo=1, routed)           0.802    22.346    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu2csr_take_irq_repN_1
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.470 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_4_comp/O
                         net (fo=130, routed)         1.108    23.578    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_runctrl_reg[fetch_src]_1
    SLICE_X31Y105        LUT6 (Prop_lut6_I1_O)        0.124    23.702 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][18]_i_1/O
                         net (fo=4, routed)           0.755    24.457    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/core_imem_addr[16]
    SLICE_X30Y106        LUT4 (Prop_lut4_I1_O)        0.124    24.581 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_54/O
                         net (fo=2, routed)           0.588    25.169    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_54_n_0
    SLICE_X31Y104        LUT4 (Prop_lut4_I2_O)        0.124    25.293 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.337    25.630    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i_imem_router/port_sel
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.754 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_i_2__3/O
                         net (fo=2, routed)           0.455    26.208    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X37Y104        LUT4 (Prop_lut4_I3_O)        0.124    26.332 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=20, routed)          0.670    27.002    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X37Y103        LUT6 (Prop_lut6_I4_O)        0.124    27.126 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_10_comp/O
                         net (fo=1, routed)           0.566    27.692    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_10_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I2_O)        0.124    27.816 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_5_comp/O
                         net (fo=1, routed)           0.433    28.250    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_5_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I4_O)        0.124    28.374 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2_comp/O
                         net (fo=1, routed)           0.000    28.374    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2_n_0
    SLICE_X37Y100        FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.606    29.047    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X37Y100        FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/C
                         clock pessimism             -0.492    28.554    
                         clock uncertainty           -0.145    28.409    
    SLICE_X37Y100        FDSE (Setup_fdse_C_D)        0.031    28.440    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg
  -------------------------------------------------------------------
                         required time                         28.440    
                         arrival time                         -28.374    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        28.943ns  (logic 8.404ns (29.037%)  route 20.539ns (70.963%))
  Logic Levels:           38  (CARRY4=9 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 28.234 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.908ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           1.593    -1.908    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_1_alias
    RAMB36_X1Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.546 f  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_2/DOBDO[1]
                         net (fo=5, routed)           1.295     1.840    i_scr1/i_tcm/i_dp_memory/tcm_imem_rdata[13]
    SLICE_X15Y92         LUT3 (Prop_lut3_I0_O)        0.124     1.964 f  i_scr1/i_tcm/i_dp_memory/mul_res0_i_502/O
                         net (fo=2, routed)           1.193     3.157    i_scr1/i_tcm/i_dp_memory/core_imem_rdata[13]
    SLICE_X14Y97         LUT6 (Prop_lut6_I5_O)        0.124     3.281 f  i_scr1/i_tcm/i_dp_memory/mul_res0_i_373/O
                         net (fo=1, routed)           0.161     3.442    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_512
    SLICE_X14Y97         LUT5 (Prop_lut5_I2_O)        0.124     3.566 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_157/O
                         net (fo=17, routed)          0.623     4.189    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ifu2idu_instr[6]
    SLICE_X15Y95         LUT4 (Prop_lut4_I3_O)        0.124     4.313 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[3]_i_12/O
                         net (fo=38, routed)          1.268     5.581    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_pbuf_instr_reg[12]_0
    SLICE_X21Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.705 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_29/O
                         net (fo=1, routed)           0.798     6.503    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.627 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16/O
                         net (fo=1, routed)           0.721     7.348    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16_n_0
    SLICE_X19Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.472 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9/O
                         net (fo=10, routed)          0.806     8.278    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r_reg[1]_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.402 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_2/O
                         net (fo=49, routed)          0.710     9.112    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_pbuf_instr_reg[4]_2
    SLICE_X18Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.236 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_11/O
                         net (fo=2, routed)           1.007    10.243    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu2mprf_rs1_addr[4]
    SLICE_X19Y111        LUT5 (Prop_lut5_I2_O)        0.124    10.367 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_3/O
                         net (fo=32, routed)          0.904    11.271    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i_pipe_mprf/mprf2exu_rs1_data1
    SLICE_X17Y111        LUT6 (Prop_lut6_I0_O)        0.124    11.395 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_97/O
                         net (fo=26, routed)          0.276    11.671    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[1][31]
    SLICE_X17Y111        LUT2 (Prop_lut2_I1_O)        0.124    11.795 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_39/O
                         net (fo=14, routed)          0.192    11.987    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ialu_op1[31]
    SLICE_X17Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.111 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_2_reg[0]_i_4/O
                         net (fo=3, routed)           0.306    12.417    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_2_reg[0]_i_4_n_0
    SLICE_X18Y111        LUT4 (Prop_lut4_I0_O)        0.124    12.541 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry__0_i_9/O
                         net (fo=31, routed)          0.816    13.357    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry__0_i_9_n_0
    SLICE_X19Y111        LUT6 (Prop_lut6_I0_O)        0.124    13.481 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i__carry_i_2__0/O
                         net (fo=3, routed)           0.746    14.226    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[30][1]
    SLICE_X20Y112        LUT4 (Prop_lut4_I0_O)        0.124    14.350 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry_i_6/O
                         net (fo=1, routed)           0.000    14.350    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[1]
    SLICE_X20Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.748 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry/CO[3]
                         net (fo=1, routed)           0.000    14.748    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry_n_0
    SLICE_X20Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.862 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.862    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__0_n_0
    SLICE_X20Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.976 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.976    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__1_n_0
    SLICE_X20Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.090 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.090    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__2_n_0
    SLICE_X20Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.204 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.204    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__3_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.318 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.318    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__4_n_0
    SLICE_X20Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.432 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.432    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__5_n_0
    SLICE_X20Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.766 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__6/O[1]
                         net (fo=2, routed)           0.750    16.517    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[31]_0[28]
    SLICE_X24Y118        LUT3 (Prop_lut3_I2_O)        0.303    16.820 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][29]_i_4/O
                         net (fo=13, routed)          0.483    17.303    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mtval[29]_i_3
    SLICE_X25Y118        LUT5 (Prop_lut5_I1_O)        0.124    17.427 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.518    17.945    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X26Y113        LUT4 (Prop_lut4_I0_O)        0.124    18.069 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_13/O
                         net (fo=1, routed)           0.000    18.069    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_13_n_0
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.639 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[2]
                         net (fo=1, routed)           0.400    19.039    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X25Y112        LUT5 (Prop_lut5_I3_O)        0.313    19.352 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=4, routed)           0.446    19.798    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X27Y113        LUT2 (Prop_lut2_I1_O)        0.124    19.922 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_13/O
                         net (fo=33, routed)          0.367    20.289    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.413 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_8__0/O
                         net (fo=6, routed)           0.345    20.759    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_reg_12
    SLICE_X28Y112        LUT6 (Prop_lut6_I0_O)        0.124    20.883 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_i_3/O
                         net (fo=6, routed)           0.344    21.227    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_51
    SLICE_X30Y112        LUT3 (Prop_lut3_I1_O)        0.124    21.351 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[0]_i_5/O
                         net (fo=2, routed)           0.463    21.814    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[0]_i_5_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I4_O)        0.124    21.938 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_7/O
                         net (fo=47, routed)          0.605    22.543    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/req_fifo_r_reg[haddr][16]
    SLICE_X31Y112        LUT6 (Prop_lut6_I4_O)        0.124    22.667 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/req_fifo_r[haddr][25]_i_4/O
                         net (fo=2, routed)           0.949    23.615    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r_reg[haddr][25]_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.739 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.617    24.357    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/core_imem_addr[23]
    SLICE_X31Y105        LUT4 (Prop_lut4_I2_O)        0.124    24.481 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_53/O
                         net (fo=2, routed)           1.137    25.618    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_53_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.742 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_1_comp_1/O
                         net (fo=16, routed)          1.292    27.034    i_scr1/i_tcm/i_dp_memory/tcm_imem_req
    RAMB36_X1Y18         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           1.479    28.234    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_2_alias
    RAMB36_X1Y18         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_3/CLKBWRCLK
                         clock pessimism             -0.492    27.741    
                         clock uncertainty           -0.145    27.596    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    27.153    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_3
  -------------------------------------------------------------------
                         required time                         27.153    
                         arrival time                         -27.034    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        29.071ns  (logic 8.404ns (28.909%)  route 20.667ns (71.091%))
  Logic Levels:           38  (CARRY4=9 LUT2=3 LUT3=2 LUT4=6 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 28.186 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           1.592    -2.145    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_2_alias
    RAMB36_X0Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.309 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/DOBDO[1]
                         net (fo=6, routed)           1.065     1.374    i_scr1/i_tcm/i_dp_memory/tcm_imem_rdata[1]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.498 r  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_4/O
                         net (fo=41, routed)          1.356     2.854    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/rdata_curr_reg_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.124     2.978 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362/O
                         net (fo=1, routed)           0.775     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_152/O
                         net (fo=18, routed)          0.877     4.754    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/hart_pbuf_instr_reg[30][7]
    SLICE_X16Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.878 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_6/O
                         net (fo=30, routed)          0.710     5.587    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[24][31]
    SLICE_X21Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.711 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_29/O
                         net (fo=1, routed)           0.798     6.509    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16/O
                         net (fo=1, routed)           0.721     7.354    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16_n_0
    SLICE_X19Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.478 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9/O
                         net (fo=10, routed)          0.806     8.284    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r_reg[1]_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.408 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_2/O
                         net (fo=49, routed)          0.710     9.118    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_pbuf_instr_reg[4]_2
    SLICE_X18Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_11/O
                         net (fo=2, routed)           1.007    10.249    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu2mprf_rs1_addr[4]
    SLICE_X19Y111        LUT5 (Prop_lut5_I2_O)        0.124    10.373 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_3/O
                         net (fo=32, routed)          0.904    11.277    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i_pipe_mprf/mprf2exu_rs1_data1
    SLICE_X17Y111        LUT6 (Prop_lut6_I0_O)        0.124    11.401 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_97/O
                         net (fo=26, routed)          0.276    11.677    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[1][31]
    SLICE_X17Y111        LUT2 (Prop_lut2_I1_O)        0.124    11.801 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_39/O
                         net (fo=14, routed)          0.192    11.993    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ialu_op1[31]
    SLICE_X17Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.117 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_2_reg[0]_i_4/O
                         net (fo=3, routed)           0.306    12.423    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_2_reg[0]_i_4_n_0
    SLICE_X18Y111        LUT4 (Prop_lut4_I0_O)        0.124    12.547 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry__0_i_9/O
                         net (fo=31, routed)          0.816    13.362    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry__0_i_9_n_0
    SLICE_X19Y111        LUT6 (Prop_lut6_I0_O)        0.124    13.486 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i__carry_i_2__0/O
                         net (fo=3, routed)           0.746    14.232    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[30][1]
    SLICE_X20Y112        LUT4 (Prop_lut4_I0_O)        0.124    14.356 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry_i_6/O
                         net (fo=1, routed)           0.000    14.356    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[1]
    SLICE_X20Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.754 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry/CO[3]
                         net (fo=1, routed)           0.000    14.754    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry_n_0
    SLICE_X20Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.868    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__0_n_0
    SLICE_X20Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.982    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__1_n_0
    SLICE_X20Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.096 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.096    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__2_n_0
    SLICE_X20Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.210 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.210    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__3_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.324 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__4_n_0
    SLICE_X20Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.438 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__5_n_0
    SLICE_X20Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.772 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__6/O[1]
                         net (fo=2, routed)           0.750    16.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[31]_0[28]
    SLICE_X24Y118        LUT3 (Prop_lut3_I2_O)        0.303    16.826 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][29]_i_4/O
                         net (fo=13, routed)          0.483    17.309    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mtval[29]_i_3
    SLICE_X25Y118        LUT5 (Prop_lut5_I1_O)        0.124    17.433 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.518    17.951    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X26Y113        LUT4 (Prop_lut4_I0_O)        0.124    18.075 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_13/O
                         net (fo=1, routed)           0.000    18.075    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_13_n_0
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.645 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[2]
                         net (fo=1, routed)           0.400    19.045    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X25Y112        LUT5 (Prop_lut5_I3_O)        0.313    19.358 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=4, routed)           0.446    19.804    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X27Y113        LUT2 (Prop_lut2_I1_O)        0.124    19.928 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_13/O
                         net (fo=33, routed)          0.367    20.295    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.419 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_8__0/O
                         net (fo=6, routed)           0.345    20.765    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_reg_12
    SLICE_X28Y112        LUT6 (Prop_lut6_I0_O)        0.124    20.889 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_i_3/O
                         net (fo=6, routed)           0.344    21.233    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_51
    SLICE_X30Y112        LUT3 (Prop_lut3_I1_O)        0.124    21.357 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[0]_i_5/O
                         net (fo=2, routed)           0.463    21.820    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[0]_i_5_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I4_O)        0.124    21.944 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_7/O
                         net (fo=47, routed)          0.605    22.548    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/req_fifo_r_reg[haddr][16]
    SLICE_X31Y112        LUT6 (Prop_lut6_I4_O)        0.124    22.672 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/req_fifo_r[haddr][25]_i_4/O
                         net (fo=2, routed)           0.949    23.621    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r_reg[haddr][25]_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.745 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.617    24.363    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/core_imem_addr[23]
    SLICE_X31Y105        LUT4 (Prop_lut4_I2_O)        0.124    24.487 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_53/O
                         net (fo=2, routed)           1.137    25.623    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_53_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.747 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_1_comp_1/O
                         net (fo=16, routed)          1.178    26.925    i_scr1/i_tcm/i_dp_memory/tcm_imem_req
    RAMB36_X0Y20         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           1.656    28.186    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_3_alias
    RAMB36_X0Y20         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.504    27.682    
                         clock uncertainty           -0.145    27.537    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    27.094    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_0
  -------------------------------------------------------------------
                         required time                         27.094    
                         arrival time                         -26.925    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        29.325ns  (logic 8.404ns (28.658%)  route 20.921ns (71.342%))
  Logic Levels:           38  (CARRY4=9 LUT2=3 LUT3=2 LUT4=6 LUT5=5 LUT6=13)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 28.454 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           1.592    -2.145    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_2_alias
    RAMB36_X0Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.309 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/DOBDO[1]
                         net (fo=6, routed)           1.065     1.374    i_scr1/i_tcm/i_dp_memory/tcm_imem_rdata[1]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.498 r  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_4/O
                         net (fo=41, routed)          1.356     2.854    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/rdata_curr_reg_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.124     2.978 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362/O
                         net (fo=1, routed)           0.775     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_152/O
                         net (fo=18, routed)          0.877     4.754    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/hart_pbuf_instr_reg[30][7]
    SLICE_X16Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.878 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_6/O
                         net (fo=30, routed)          0.710     5.587    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[24][31]
    SLICE_X21Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.711 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_29/O
                         net (fo=1, routed)           0.798     6.509    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16/O
                         net (fo=1, routed)           0.721     7.354    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16_n_0
    SLICE_X19Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.478 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9/O
                         net (fo=10, routed)          0.806     8.284    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r_reg[1]_0
    SLICE_X19Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.408 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_2/O
                         net (fo=49, routed)          0.710     9.118    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_pbuf_instr_reg[4]_2
    SLICE_X18Y104        LUT5 (Prop_lut5_I1_O)        0.124     9.242 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_11/O
                         net (fo=2, routed)           1.007    10.249    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu2mprf_rs1_addr[4]
    SLICE_X19Y111        LUT5 (Prop_lut5_I2_O)        0.124    10.373 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_3/O
                         net (fo=32, routed)          0.904    11.277    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i_pipe_mprf/mprf2exu_rs1_data1
    SLICE_X17Y111        LUT6 (Prop_lut6_I0_O)        0.124    11.401 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_97/O
                         net (fo=26, routed)          0.276    11.677    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[1][31]
    SLICE_X17Y111        LUT2 (Prop_lut2_I1_O)        0.124    11.801 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0_i_39/O
                         net (fo=14, routed)          0.192    11.993    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ialu_op1[31]
    SLICE_X17Y111        LUT2 (Prop_lut2_I1_O)        0.124    12.117 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_2_reg[0]_i_4/O
                         net (fo=3, routed)           0.306    12.423    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_2_reg[0]_i_4_n_0
    SLICE_X18Y111        LUT4 (Prop_lut4_I0_O)        0.124    12.547 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry__0_i_9/O
                         net (fo=31, routed)          0.816    13.362    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry__0_i_9_n_0
    SLICE_X19Y111        LUT6 (Prop_lut6_I0_O)        0.124    13.486 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i__carry_i_2__0/O
                         net (fo=3, routed)           0.746    14.232    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[30][1]
    SLICE_X20Y112        LUT4 (Prop_lut4_I0_O)        0.124    14.356 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_11_carry_i_6/O
                         net (fo=1, routed)           0.000    14.356    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/S[1]
    SLICE_X20Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.754 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry/CO[3]
                         net (fo=1, routed)           0.000    14.754    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry_n_0
    SLICE_X20Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.868    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__0_n_0
    SLICE_X20Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.982    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__1_n_0
    SLICE_X20Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.096 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.096    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__2_n_0
    SLICE_X20Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.210 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.210    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__3_n_0
    SLICE_X20Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.324 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.324    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__4_n_0
    SLICE_X20Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.438 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__5_n_0
    SLICE_X20Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.772 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_11_carry__6/O[1]
                         net (fo=2, routed)           0.750    16.523    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg_reg[31]_0[28]
    SLICE_X24Y118        LUT3 (Prop_lut3_I2_O)        0.303    16.826 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][29]_i_4/O
                         net (fo=13, routed)          0.483    17.309    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mtval[29]_i_3
    SLICE_X25Y118        LUT5 (Prop_lut5_I1_O)        0.124    17.433 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.518    17.951    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X26Y113        LUT4 (Prop_lut4_I0_O)        0.124    18.075 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_13/O
                         net (fo=1, routed)           0.000    18.075    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_13_n_0
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.645 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_8/CO[2]
                         net (fo=1, routed)           0.400    19.045    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_2_out
    SLICE_X25Y112        LUT5 (Prop_lut5_I3_O)        0.313    19.358 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_4/O
                         net (fo=4, routed)           0.446    19.804    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X27Y113        LUT2 (Prop_lut2_I1_O)        0.124    19.928 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_13/O
                         net (fo=33, routed)          0.367    20.295    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X28Y113        LUT4 (Prop_lut4_I3_O)        0.124    20.419 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/fsm_i_8__0/O
                         net (fo=6, routed)           0.345    20.765    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_reg_12
    SLICE_X28Y112        LUT6 (Prop_lut6_I0_O)        0.124    20.889 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_i_3/O
                         net (fo=6, routed)           0.344    21.233    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_51
    SLICE_X30Y112        LUT3 (Prop_lut3_I1_O)        0.124    21.357 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[0]_i_5/O
                         net (fo=2, routed)           0.463    21.820    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[0]_i_5_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I4_O)        0.124    21.944 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][31]_i_7/O
                         net (fo=47, routed)          0.605    22.548    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/req_fifo_r_reg[haddr][16]
    SLICE_X31Y112        LUT6 (Prop_lut6_I4_O)        0.124    22.672 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/req_fifo_r[haddr][25]_i_4/O
                         net (fo=2, routed)           0.949    23.621    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r_reg[haddr][25]_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.745 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.617    24.363    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/core_imem_addr[23]
    SLICE_X31Y105        LUT4 (Prop_lut4_I2_O)        0.124    24.487 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_53/O
                         net (fo=2, routed)           1.137    25.623    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_53_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.747 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_1_comp_1/O
                         net (fo=16, routed)          1.432    27.180    i_scr1/i_tcm/i_dp_memory/tcm_imem_req
    RAMB36_X1Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           1.475    28.454    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_1_alias
    RAMB36_X1Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.492    27.961    
                         clock uncertainty           -0.145    27.816    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    27.373    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         27.373    
                         arrival time                         -27.180    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        30.428ns  (logic 7.650ns (25.141%)  route 22.778ns (74.859%))
  Logic Levels:           31  (CARRY4=2 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=18 MUXF7=1)
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 29.047 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           1.592    -2.145    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_2_alias
    RAMB36_X0Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.309 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/DOBDO[1]
                         net (fo=6, routed)           1.065     1.374    i_scr1/i_tcm/i_dp_memory/tcm_imem_rdata[1]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.498 r  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_4/O
                         net (fo=41, routed)          1.356     2.854    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/rdata_curr_reg_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.124     2.978 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362/O
                         net (fo=1, routed)           0.775     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_152/O
                         net (fo=18, routed)          0.877     4.754    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/hart_pbuf_instr_reg[30][7]
    SLICE_X16Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.878 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_6/O
                         net (fo=30, routed)          0.710     5.587    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[24][31]
    SLICE_X21Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.711 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_29/O
                         net (fo=1, routed)           0.798     6.509    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16/O
                         net (fo=1, routed)           0.721     7.354    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16_n_0
    SLICE_X19Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.478 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9/O
                         net (fo=10, routed)          0.850     8.328    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r_reg[1]_0
    SLICE_X18Y105        LUT6 (Prop_lut6_I2_O)        0.124     8.452 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_13/O
                         net (fo=36, routed)          0.766     9.218    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/FSM_onehot_pbuf_state_reg[2]_0[2]
    SLICE_X19Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_7/O
                         net (fo=64, routed)          1.007    10.349    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mul_res0_i_97_0
    SLICE_X16Y106        MUXF7 (Prop_muxf7_S_O)       0.276    10.625 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mul_res0__1_i_59/O
                         net (fo=1, routed)           0.904    11.529    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__2_39
    SLICE_X19Y111        LUT6 (Prop_lut6_I1_O)        0.299    11.828 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__1_i_27/O
                         net (fo=8, routed)           0.973    12.800    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[1][4]
    SLICE_X17Y117        LUT2 (Prop_lut2_I0_O)        0.150    12.950 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__1_i_13/O
                         net (fo=7, routed)           0.606    13.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mul_res0__2_11[4]
    SLICE_X15Y117        LUT5 (Prop_lut5_I1_O)        0.326    13.882 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_9/O
                         net (fo=3, routed)           0.607    14.489    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[0]_4[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124    14.613 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_8_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.145 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.145    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__0_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.591    16.071    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy20_in[9]
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.303    16.374 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][9]_i_18/O
                         net (fo=3, routed)           1.215    17.589    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][0]_i_31_0
    SLICE_X16Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][0]_i_25/O
                         net (fo=2, routed)           0.856    18.569    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][0]_i_25_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.693 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_24/O
                         net (fo=1, routed)           0.484    19.177    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_24_n_0
    SLICE_X19Y122        LUT6 (Prop_lut6_I5_O)        0.124    19.301 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_17/O
                         net (fo=1, routed)           0.744    20.044    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/csr_mepc[25]_i_2
    SLICE_X25Y116        LUT6 (Prop_lut6_I4_O)        0.124    20.168 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_12/O
                         net (fo=33, routed)          1.251    21.420    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_18_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.544 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2_comp_1/O
                         net (fo=1, routed)           0.802    22.346    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu2csr_take_irq_repN_1
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.470 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_4_comp/O
                         net (fo=130, routed)         1.108    23.578    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_runctrl_reg[fetch_src]_1
    SLICE_X31Y105        LUT6 (Prop_lut6_I1_O)        0.124    23.702 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][18]_i_1/O
                         net (fo=4, routed)           0.755    24.457    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/core_imem_addr[16]
    SLICE_X30Y106        LUT4 (Prop_lut4_I1_O)        0.124    24.581 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_54/O
                         net (fo=2, routed)           0.588    25.169    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_54_n_0
    SLICE_X31Y104        LUT4 (Prop_lut4_I2_O)        0.124    25.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.337    25.630    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i_imem_router/port_sel
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.754 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_i_2__3/O
                         net (fo=2, routed)           0.455    26.208    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X37Y104        LUT4 (Prop_lut4_I3_O)        0.124    26.332 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=20, routed)          0.434    26.766    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X36Y104        LUT3 (Prop_lut3_I1_O)        0.124    26.890 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=6, routed)           0.624    27.514    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I3_O)        0.124    27.638 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[0]_i_3/O
                         net (fo=1, routed)           0.520    28.158    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]_5
    SLICE_X38Y101        LUT6 (Prop_lut6_I2_O)        0.124    28.282 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[0]_i_1/O
                         net (fo=1, routed)           0.000    28.282    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[0]_i_1_n_0
    SLICE_X38Y101        FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.606    29.047    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X38Y101        FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/C
                         clock pessimism             -0.492    28.554    
                         clock uncertainty           -0.145    28.409    
    SLICE_X38Y101        FDSE (Setup_fdse_C_D)        0.077    28.486    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         28.486    
                         arrival time                         -28.282    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        30.355ns  (logic 7.650ns (25.202%)  route 22.705ns (74.798%))
  Logic Levels:           31  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 29.047 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           1.592    -2.145    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_2_alias
    RAMB36_X0Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.309 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/DOBDO[1]
                         net (fo=6, routed)           1.065     1.374    i_scr1/i_tcm/i_dp_memory/tcm_imem_rdata[1]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.498 r  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_4/O
                         net (fo=41, routed)          1.356     2.854    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/rdata_curr_reg_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.124     2.978 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362/O
                         net (fo=1, routed)           0.775     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_152/O
                         net (fo=18, routed)          0.877     4.754    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/hart_pbuf_instr_reg[30][7]
    SLICE_X16Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.878 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_6/O
                         net (fo=30, routed)          0.710     5.587    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[24][31]
    SLICE_X21Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.711 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_29/O
                         net (fo=1, routed)           0.798     6.509    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16/O
                         net (fo=1, routed)           0.721     7.354    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16_n_0
    SLICE_X19Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.478 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9/O
                         net (fo=10, routed)          0.850     8.328    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r_reg[1]_0
    SLICE_X18Y105        LUT6 (Prop_lut6_I2_O)        0.124     8.452 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_13/O
                         net (fo=36, routed)          0.766     9.218    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/FSM_onehot_pbuf_state_reg[2]_0[2]
    SLICE_X19Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_7/O
                         net (fo=64, routed)          1.007    10.349    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mul_res0_i_97_0
    SLICE_X16Y106        MUXF7 (Prop_muxf7_S_O)       0.276    10.625 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mul_res0__1_i_59/O
                         net (fo=1, routed)           0.904    11.529    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__2_39
    SLICE_X19Y111        LUT6 (Prop_lut6_I1_O)        0.299    11.828 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__1_i_27/O
                         net (fo=8, routed)           0.973    12.800    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[1][4]
    SLICE_X17Y117        LUT2 (Prop_lut2_I0_O)        0.150    12.950 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__1_i_13/O
                         net (fo=7, routed)           0.606    13.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mul_res0__2_11[4]
    SLICE_X15Y117        LUT5 (Prop_lut5_I1_O)        0.326    13.882 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_9/O
                         net (fo=3, routed)           0.607    14.489    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[0]_4[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124    14.613 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_8_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.145 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.145    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__0_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.591    16.071    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy20_in[9]
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.303    16.374 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][9]_i_18/O
                         net (fo=3, routed)           1.215    17.589    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][0]_i_31_0
    SLICE_X16Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][0]_i_25/O
                         net (fo=2, routed)           0.856    18.569    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][0]_i_25_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.693 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_24/O
                         net (fo=1, routed)           0.484    19.177    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_24_n_0
    SLICE_X19Y122        LUT6 (Prop_lut6_I5_O)        0.124    19.301 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_17/O
                         net (fo=1, routed)           0.744    20.044    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/csr_mepc[25]_i_2
    SLICE_X25Y116        LUT6 (Prop_lut6_I4_O)        0.124    20.168 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_12/O
                         net (fo=33, routed)          1.251    21.420    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_18_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.544 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2_comp_1/O
                         net (fo=1, routed)           0.802    22.346    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu2csr_take_irq_repN_1
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.470 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_4_comp/O
                         net (fo=130, routed)         1.108    23.578    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_runctrl_reg[fetch_src]_1
    SLICE_X31Y105        LUT6 (Prop_lut6_I1_O)        0.124    23.702 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][18]_i_1/O
                         net (fo=4, routed)           0.755    24.457    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/core_imem_addr[16]
    SLICE_X30Y106        LUT4 (Prop_lut4_I1_O)        0.124    24.581 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_54/O
                         net (fo=2, routed)           0.588    25.169    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_54_n_0
    SLICE_X31Y104        LUT4 (Prop_lut4_I2_O)        0.124    25.293 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.337    25.630    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i_imem_router/port_sel
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.754 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_i_2__3/O
                         net (fo=2, routed)           0.455    26.208    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X37Y104        LUT4 (Prop_lut4_I3_O)        0.124    26.332 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=20, routed)          0.430    26.762    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X37Y102        LUT2 (Prop_lut2_I1_O)        0.124    26.886 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=12, routed)          0.492    27.378    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X36Y101        LUT4 (Prop_lut4_I0_O)        0.124    27.502 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_3/O
                         net (fo=1, routed)           0.583    28.085    i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_3_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    28.209 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_1_comp/O
                         net (fo=1, routed)           0.000    28.209    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg_1
    SLICE_X39Y102        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.606    29.047    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/s_ahb_hclk
    SLICE_X39Y102        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg/C
                         clock pessimism             -0.492    28.554    
                         clock uncertainty           -0.145    28.409    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)        0.029    28.438    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg
  -------------------------------------------------------------------
                         required time                         28.438    
                         arrival time                         -28.209    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/ahb_data_valid_burst_term_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        30.338ns  (logic 7.650ns (25.216%)  route 22.688ns (74.784%))
  Logic Levels:           31  (CARRY4=2 LUT2=2 LUT3=2 LUT4=4 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 29.048 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           1.592    -2.145    i_scr1/i_tcm/i_dp_memory/clk_out1_repN_2_alias
    RAMB36_X0Y17         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.309 r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/DOBDO[1]
                         net (fo=6, routed)           1.065     1.374    i_scr1/i_tcm/i_dp_memory/tcm_imem_rdata[1]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.498 r  i_scr1/i_tcm/i_dp_memory/rdata_curr_i_4/O
                         net (fo=41, routed)          1.356     2.854    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/rdata_curr_reg_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.124     2.978 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362/O
                         net (fo=1, routed)           0.775     3.753    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_362_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I3_O)        0.124     3.877 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mul_res0_i_152/O
                         net (fo=18, routed)          0.877     4.754    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/hart_pbuf_instr_reg[30][7]
    SLICE_X16Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.878 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[2]_i_6/O
                         net (fo=30, routed)          0.710     5.587    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[24][31]
    SLICE_X21Y100        LUT5 (Prop_lut5_I4_O)        0.124     5.711 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r[1]_i_29/O
                         net (fo=1, routed)           0.798     6.509    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16/O
                         net (fo=1, routed)           0.721     7.354    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_16_n_0
    SLICE_X19Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.478 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/lsu_cmd_r[1]_i_9/O
                         net (fo=10, routed)          0.850     8.328    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/lsu_cmd_r_reg[1]_0
    SLICE_X18Y105        LUT6 (Prop_lut6_I2_O)        0.124     8.452 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_13/O
                         net (fo=36, routed)          0.766     9.218    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/FSM_onehot_pbuf_state_reg[2]_0[2]
    SLICE_X19Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/res32_3_reg[20]_i_7/O
                         net (fo=64, routed)          1.007    10.349    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mul_res0_i_97_0
    SLICE_X16Y106        MUXF7 (Prop_muxf7_S_O)       0.276    10.625 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mul_res0__1_i_59/O
                         net (fo=1, routed)           0.904    11.529    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__2_39
    SLICE_X19Y111        LUT6 (Prop_lut6_I1_O)        0.299    11.828 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__1_i_27/O
                         net (fo=8, routed)           0.973    12.800    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mprf_int_reg[1][4]
    SLICE_X17Y117        LUT2 (Prop_lut2_I0_O)        0.150    12.950 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/mul_res0__1_i_13/O
                         net (fo=7, routed)           0.606    13.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mul_res0__2_11[4]
    SLICE_X15Y117        LUT5 (Prop_lut5_I1_O)        0.326    13.882 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_9/O
                         net (fo=3, routed)           0.607    14.489    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[0]_4[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124    14.613 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.613    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/i__carry__0_i_8_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.145 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.145    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__0_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.479 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.591    16.071    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/iter_rdy20_in[9]
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.303    16.374 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][9]_i_18/O
                         net (fo=3, routed)           1.215    17.589    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][0]_i_31_0
    SLICE_X16Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][0]_i_25/O
                         net (fo=2, routed)           0.856    18.569    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int[1][0]_i_25_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.693 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_24/O
                         net (fo=1, routed)           0.484    19.177    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_24_n_0
    SLICE_X19Y122        LUT6 (Prop_lut6_I5_O)        0.124    19.301 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_17/O
                         net (fo=1, routed)           0.744    20.044    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/csr_mepc[25]_i_2
    SLICE_X25Y116        LUT6 (Prop_lut6_I4_O)        0.124    20.168 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_12/O
                         net (fo=33, routed)          1.251    21.420    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_18_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.544 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/wfi_run_start_i_2_comp_1/O
                         net (fo=1, routed)           0.802    22.346    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu2csr_take_irq_repN_1
    SLICE_X35Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.470 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/discard_resp_cnt[2]_i_4_comp/O
                         net (fo=130, routed)         1.108    23.578    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_runctrl_reg[fetch_src]_1
    SLICE_X31Y105        LUT6 (Prop_lut6_I1_O)        0.124    23.702 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][18]_i_1/O
                         net (fo=4, routed)           0.755    24.457    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/core_imem_addr[16]
    SLICE_X30Y106        LUT4 (Prop_lut4_I1_O)        0.124    24.581 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_54/O
                         net (fo=2, routed)           0.588    25.169    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_54_n_0
    SLICE_X31Y104        LUT4 (Prop_lut4_I2_O)        0.124    25.293 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           0.337    25.630    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/i_imem_router/port_sel
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    25.754 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/fsm_i_2__3/O
                         net (fo=2, routed)           0.455    26.208    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X37Y104        LUT4 (Prop_lut4_I3_O)        0.124    26.332 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=20, routed)          0.430    26.762    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X37Y102        LUT2 (Prop_lut2_I1_O)        0.124    26.886 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=12, routed)          0.563    27.449    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X37Y103        LUT5 (Prop_lut5_I1_O)        0.124    27.573 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/idle_txfer_pending_i_2/O
                         net (fo=5, routed)           0.496    28.069    i_system/ahblite_axi_bridge_0/U0/AHB_IF/idle_txfer_pending_i_2_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I1_O)        0.124    28.193 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_data_valid_burst_term_i_1/O
                         net (fo=1, routed)           0.000    28.193    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/ahb_data_valid_burst_term_reg_0
    SLICE_X40Y102        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/ahb_data_valid_burst_term_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.607    29.048    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/s_ahb_hclk
    SLICE_X40Y102        FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/ahb_data_valid_burst_term_reg/C
                         clock pessimism             -0.492    28.555    
                         clock uncertainty           -0.145    28.410    
    SLICE_X40Y102        FDRE (Setup_fdre_C_D)        0.031    28.441    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/ahb_data_valid_burst_term_reg
  -------------------------------------------------------------------
                         required time                         28.441    
                         arrival time                         -28.193    
  -------------------------------------------------------------------
                         slack                                  0.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_dm/dmcontrol_ackhavereset_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_scr1/i_core_top/i_dm/dmstatus_allany_havereset_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.922%)  route 0.247ns (57.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.037ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.638    -0.221    i_scr1/i_core_top/i_dm/clk_out
    SLICE_X35Y139        FDCE                                         r  i_scr1/i_core_top/i_dm/dmcontrol_ackhavereset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.080 f  i_scr1/i_core_top/i_dm/dmcontrol_ackhavereset_ff_reg/Q
                         net (fo=2, routed)           0.247     0.168    i_scr1/i_core_top/i_dm/p_1_in[1]
    SLICE_X42Y137        LUT6 (Prop_lut6_I1_O)        0.045     0.213 r  i_scr1/i_core_top/i_dm/dmstatus_allany_havereset_ff_i_1/O
                         net (fo=1, routed)           0.000     0.213    i_scr1/i_core_top/i_dm/dmstatus_allany_havereset_ff_i_1_n_0
    SLICE_X42Y137        FDCE                                         r  i_scr1/i_core_top/i_dm/dmstatus_allany_havereset_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.910     0.037    i_scr1/i_core_top/i_dm/clk_out
    SLICE_X42Y137        FDCE                                         r  i_scr1/i_core_top/i_dm/dmstatus_allany_havereset_ff_reg/C
                         clock pessimism              0.005     0.042    
    SLICE_X42Y137        FDCE (Hold_fdce_C_D)         0.120     0.162    i_scr1/i_core_top/i_dm/dmstatus_allany_havereset_ff_reg
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.963%)  route 0.184ns (59.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.058ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.549    -0.310    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X36Y78         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.182 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.184     0.002    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i_n_41
    SLICE_X34Y78         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.815    -0.058    i_system/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X34Y78         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[28]/C
                         clock pessimism              0.009    -0.049    
    SLICE_X34Y78         FDRE (Hold_fdre_C_D)        -0.001    -0.050    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[28]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.962%)  route 0.246ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.007ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.552    -0.307    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X56Y76         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.143 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[49]/Q
                         net (fo=1, routed)           0.246     0.103    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[49]
    RAMB36_X2Y16         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.866    -0.007    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y16         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.239    -0.246    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.296     0.050    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.226ns (51.658%)  route 0.211ns (48.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.048ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.557    -0.302    i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X43Y88         FDRE                                         r  i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.174 r  i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.211     0.037    i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[93]
    SLICE_X34Y89         LUT6 (Prop_lut6_I3_O)        0.098     0.135 r  i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     0.135    i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[30]
    SLICE_X34Y89         FDRE                                         r  i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.825    -0.048    i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y89         FDRE                                         r  i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.009    -0.039    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.120     0.081    i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.703%)  route 0.249ns (60.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.007ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.552    -0.307    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X56Y76         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.143 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[53]/Q
                         net (fo=1, routed)           0.249     0.106    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[53]
    RAMB36_X2Y16         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.866    -0.007    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y16         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.239    -0.246    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.296     0.050    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.643%)  route 0.255ns (64.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.052ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.551    -0.308    i_system/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X40Y80         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[52]/Q
                         net (fo=1, routed)           0.255     0.087    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[63]_0[52]
    SLICE_X33Y83         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.821    -0.052    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/axi_arvalid_reg_0
    SLICE_X33Y83         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[52]/C
                         clock pessimism              0.009    -0.043    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.075     0.032    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.614%)  route 0.244ns (63.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.056ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.549    -0.310    i_system/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X36Y71         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.169 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff2_reg[1]/Q
                         net (fo=1, routed)           0.244     0.075    i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff2[1]
    SLICE_X35Y69         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.817    -0.056    i_system/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLICE_X35Y69         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff3_reg[1]/C
                         clock pessimism              0.009    -0.047    
    SLICE_X35Y69         FDRE (Hold_fdre_C_D)         0.066     0.019    i_system/jtag_axi_0/inst/jtag_axi_engine_u/status_reg_datain_ff3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.577%)  route 0.250ns (60.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.007ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.552    -0.307    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X56Y76         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.143 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[62]/Q
                         net (fo=1, routed)           0.250     0.107    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[62]
    RAMB36_X2Y16         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.866    -0.007    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y16         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.239    -0.246    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.296     0.050    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.898%)  route 0.275ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.007ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.551    -0.308    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X57Y75         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[48]/Q
                         net (fo=1, routed)           0.275     0.108    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[48]
    RAMB36_X2Y16         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.866    -0.007    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y16         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.239    -0.246    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.296     0.050    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.896%)  route 0.231ns (62.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.052ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.553    -0.306    i_system/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X39Y82         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.165 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[49]/Q
                         net (fo=1, routed)           0.231     0.066    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[63]_0[49]
    SLICE_X33Y83         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.821    -0.052    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/axi_arvalid_reg_0
    SLICE_X33Y83         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[49]/C
                         clock pessimism              0.009    -0.043    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.047     0.004    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB36_X0Y19    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB36_X0Y15    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB36_X0Y24    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB36_X0Y18    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB36_X0Y21    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB36_X0Y17    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB36_X2Y18    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB36_X2Y19    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB36_X1Y19    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.000      27.056     RAMB36_X0Y14    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y72    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y72    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y72    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y72    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y67    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y67    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y67    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y67    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X56Y67    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X56Y67    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y72    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y72    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y72    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y72    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y67    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y67    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y67    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y67    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X56Y67    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         15.000      13.750     SLICE_X56Y67    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll_clk_wiz_0_0
  To Clock:  clkfbout_sys_pll_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll_clk_wiz_0_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y17  i_sys_pll/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 2.132ns (28.752%)  route 5.283ns (71.248%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.905     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y38         LUT4 (Prop_lut4_I2_O)        0.329     6.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.960     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.326     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.270     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.152     9.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.148    10.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I2_O)        0.332    10.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.366    36.389    
                         clock uncertainty           -0.035    36.353    
    SLICE_X30Y41         FDRE (Setup_fdre_C_D)        0.081    36.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.434    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                 25.631    

Slack (MET) :             25.682ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 2.132ns (29.294%)  route 5.146ns (70.706%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.905     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y38         LUT4 (Prop_lut4_I2_O)        0.329     6.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.960     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.326     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.270     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.152     9.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.011    10.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.332    10.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.032    36.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.348    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                 25.682    

Slack (MET) :             25.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.132ns (29.314%)  route 5.141ns (70.686%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.905     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y38         LUT4 (Prop_lut4_I2_O)        0.329     6.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.960     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.326     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.270     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.152     9.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.006    10.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.332    10.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.661    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.031    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.347    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                 25.686    

Slack (MET) :             25.867ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 1.896ns (26.745%)  route 5.193ns (73.255%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.905     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y38         LUT4 (Prop_lut4_I2_O)        0.329     6.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.960     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.326     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.513     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.815    10.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.029    36.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.344    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 25.867    

Slack (MET) :             25.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 2.132ns (30.284%)  route 4.908ns (69.716%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.905     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y38         LUT4 (Prop_lut4_I2_O)        0.329     6.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.960     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.326     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.270     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.152     9.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.773    10.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.332    10.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.029    36.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.345    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                 25.917    

Slack (MET) :             26.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 2.132ns (31.025%)  route 4.740ns (68.975%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.905     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y38         LUT4 (Prop_lut4_I2_O)        0.329     6.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.960     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.326     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.270     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.152     9.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.605     9.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.332    10.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.031    36.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.347    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                 26.087    

Slack (MET) :             26.363ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 2.132ns (32.341%)  route 4.460ns (67.659%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.905     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y38         LUT4 (Prop_lut4_I2_O)        0.329     6.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.960     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.326     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.270     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.152     9.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.325     9.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.332     9.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.981    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)        0.029    36.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.344    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 26.363    

Slack (MET) :             26.368ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 2.132ns (32.355%)  route 4.457ns (67.645%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.905     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y38         LUT4 (Prop_lut4_I2_O)        0.329     6.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.960     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.326     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.270     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.152     9.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.322     9.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.332     9.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)        0.031    36.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.346    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 26.368    

Slack (MET) :             26.621ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 1.896ns (29.531%)  route 4.524ns (70.469%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.022 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.905     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X36Y38         LUT4 (Prop_lut4_I2_O)        0.329     6.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.960     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.326     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.494     9.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.165     9.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444    36.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.366    36.389    
                         clock uncertainty           -0.035    36.353    
    SLICE_X30Y41         FDRE (Setup_fdre_C_D)        0.077    36.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.430    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                 26.621    

Slack (MET) :             27.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.704ns (13.375%)  route 4.560ns (86.625%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 35.998 - 33.000 ) 
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.555     3.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X28Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.456     3.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          2.052     5.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.312     7.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.196     8.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X30Y73         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.420    35.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y73         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.324    36.322    
                         clock uncertainty           -0.035    36.287    
    SLICE_X30Y73         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    35.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         35.754    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                 27.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.548     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.141     1.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.068     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X30Y74         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.813     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X30Y74         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.362     1.272    
    SLICE_X30Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.191%)  route 0.216ns (50.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X34Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=33, routed)          0.216     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/p_0_in__0[1]
    SLICE_X36Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X36Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
                         clock pessimism             -0.114     1.538    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.091     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDCE (Prop_fdce_C_Q)         0.141     1.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X30Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.816     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.362     1.275    
    SLICE_X30Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X13Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.056     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X13Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X13Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                         clock pessimism             -0.377     1.271    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.076     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X15Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.376     1.262    
    SLICE_X15Y75         FDPE (Hold_fdpe_C_D)         0.075     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     1.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.378     1.271    
    SLICE_X13Y64         FDCE (Hold_fdce_C_D)         0.075     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.056     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -0.379     1.276    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.071     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     1.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.378     1.271    
    SLICE_X13Y64         FDCE (Hold_fdce_C_D)         0.071     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X13Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.067     1.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X13Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X13Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                         clock pessimism             -0.379     1.276    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.078     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.068     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.379     1.276    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.078     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y54   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y54   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y54   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y54   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y56   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y56   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y56   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y56   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y56   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y73   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y74   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y74   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y74   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y74   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y74   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y74   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y74   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y74   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X30Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       92.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.249ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 1.622ns (25.898%)  route 4.641ns (74.102%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.641    12.738    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X54Y143        LUT4 (Prop_lut4_I0_O)        0.124    12.862 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.862    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[5]_i_1_n_0
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.613   105.060    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/C
                         clock pessimism              0.000   105.060    
                         clock uncertainty           -0.025   105.035    
    SLICE_X54Y143        FDCE (Setup_fdce_C_D)        0.077   105.112    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        105.112    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                 92.249    

Slack (MET) :             92.404ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.622ns (26.534%)  route 4.490ns (73.466%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.490    12.588    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X54Y143        LUT3 (Prop_lut3_I0_O)        0.124    12.712 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    12.712    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1_n_0
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.613   105.060    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                         clock pessimism              0.000   105.060    
                         clock uncertainty           -0.025   105.035    
    SLICE_X54Y143        FDCE (Setup_fdce_C_D)        0.081   105.116    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        105.116    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                 92.404    

Slack (MET) :             92.429ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 1.622ns (26.877%)  route 4.413ns (73.123%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.413    12.510    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X55Y143        LUT3 (Prop_lut3_I0_O)        0.124    12.634 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.634    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1_n_0
    SLICE_X55Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.613   105.060    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
                         clock pessimism              0.000   105.060    
                         clock uncertainty           -0.025   105.035    
    SLICE_X55Y143        FDCE (Setup_fdce_C_D)        0.029   105.064    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        105.064    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                 92.429    

Slack (MET) :             92.433ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 1.622ns (26.885%)  route 4.411ns (73.115%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.411    12.508    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X55Y143        LUT2 (Prop_lut2_I0_O)        0.124    12.632 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.632    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1_n_0
    SLICE_X55Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.613   105.060    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                         clock pessimism              0.000   105.060    
                         clock uncertainty           -0.025   105.035    
    SLICE_X55Y143        FDCE (Setup_fdce_C_D)        0.031   105.066    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        105.066    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                 92.433    

Slack (MET) :             92.497ns  (required time - arrival time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.512ns (18.576%)  route 2.242ns (81.424%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 101.840 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.456     7.056 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           2.242     9.298    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[1]
    SLICE_X46Y145        LUT3 (Prop_lut3_I0_O)        0.056     9.354 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2__0/O
                         net (fo=1, routed)           0.000     9.354    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2__0_n_0
    SLICE_X46Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.643   101.840    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X46Y145        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000   101.840    
                         clock uncertainty           -0.025   101.815    
    SLICE_X46Y145        FDCE (Setup_fdce_C_D)        0.035   101.850    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        101.850    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                 92.497    

Slack (MET) :             92.524ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 1.622ns (27.293%)  route 4.320ns (72.707%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.320    12.418    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X55Y143        LUT4 (Prop_lut4_I0_O)        0.124    12.542 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    12.542    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1_n_0
    SLICE_X55Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.613   105.060    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/C
                         clock pessimism              0.000   105.060    
                         clock uncertainty           -0.025   105.035    
    SLICE_X55Y143        FDCE (Setup_fdce_C_D)        0.031   105.066    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        105.066    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                 92.524    

Slack (MET) :             92.530ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 1.622ns (27.316%)  route 4.315ns (72.684%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.315    12.413    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X55Y143        LUT5 (Prop_lut5_I0_O)        0.124    12.537 r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_i_1/O
                         net (fo=1, routed)           0.000    12.537    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift0
    SLICE_X55Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.613   105.060    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/C
                         clock pessimism              0.000   105.060    
                         clock uncertainty           -0.025   105.035    
    SLICE_X55Y143        FDCE (Setup_fdce_C_D)        0.032   105.067    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg
  -------------------------------------------------------------------
                         required time                        105.067    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                 92.530    

Slack (MET) :             92.543ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 1.622ns (27.390%)  route 4.299ns (72.610%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 105.060 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.299    12.397    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X55Y144        LUT3 (Prop_lut3_I0_O)        0.124    12.521 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.521    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1_n_0
    SLICE_X55Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.613   105.060    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
                         clock pessimism              0.000   105.060    
                         clock uncertainty           -0.025   105.035    
    SLICE_X55Y144        FDCE (Setup_fdce_C_D)        0.029   105.064    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        105.064    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                 92.543    

Slack (MET) :             92.574ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.510ns (19.027%)  route 2.168ns (80.973%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 101.843 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.168     9.222    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X54Y144        LUT2 (Prop_lut2_I1_O)        0.056     9.278 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.278    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[10]_i_1_n_0
    SLICE_X54Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.646   101.843    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
                         clock pessimism              0.000   101.843    
                         clock uncertainty           -0.025   101.818    
    SLICE_X54Y144        FDCE (Setup_fdce_C_D)        0.034   101.852    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        101.852    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 92.574    

Slack (MET) :             92.582ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.510ns (19.077%)  route 2.161ns (80.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 101.843 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.161     9.215    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X54Y144        LUT2 (Prop_lut2_I1_O)        0.056     9.271 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.271    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1_n_0
    SLICE_X54Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.646   101.843    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
                         clock pessimism              0.000   101.843    
                         clock uncertainty           -0.025   101.818    
    SLICE_X54Y144        FDCE (Setup_fdce_C_D)        0.035   101.853    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        101.853    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 92.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.104ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.527ns (34.443%)  route 2.907ns (65.557%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.907    10.934    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y143        LUT4 (Prop_lut4_I2_O)        0.100    11.034 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1/O
                         net (fo=1, routed)           0.000    11.034    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1_n_0
    SLICE_X56Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.739     5.574    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/C
                         clock pessimism              0.000     5.574    
                         clock uncertainty            0.025     5.599    
    SLICE_X56Y143        FDCE (Hold_fdce_C_D)         0.331     5.930    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg
  -------------------------------------------------------------------
                         required time                         -5.930    
                         arrival time                          11.034    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.111ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.527ns (34.396%)  route 2.913ns (65.604%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.913    10.940    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y143        LUT2 (Prop_lut2_I0_O)        0.100    11.040 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    11.040    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1_n_0
    SLICE_X56Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.739     5.574    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
                         clock pessimism              0.000     5.574    
                         clock uncertainty            0.025     5.599    
    SLICE_X56Y143        FDCE (Hold_fdce_C_D)         0.330     5.929    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.929    
                         arrival time                          11.040    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.260ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.527ns (33.257%)  route 3.065ns (66.743%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.065    11.092    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y144        LUT2 (Prop_lut2_I1_O)        0.100    11.192 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.192    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1_n_0
    SLICE_X56Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.739     5.574    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
                         clock pessimism              0.000     5.574    
                         clock uncertainty            0.025     5.599    
    SLICE_X56Y144        FDCE (Hold_fdce_C_D)         0.333     5.932    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.932    
                         arrival time                          11.192    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.265ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.527ns (33.243%)  route 3.067ns (66.757%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.067    11.094    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y144        LUT3 (Prop_lut3_I0_O)        0.100    11.194 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.194    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[1]_i_1_n_0
    SLICE_X56Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.739     5.574    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                         clock pessimism              0.000     5.574    
                         clock uncertainty            0.025     5.599    
    SLICE_X56Y144        FDCE (Hold_fdce_C_D)         0.330     5.929    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.929    
                         arrival time                          11.194    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.279ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.529ns (33.189%)  route 3.078ns (66.811%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           3.078    11.107    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[1]
    SLICE_X52Y144        LUT6 (Prop_lut6_I0_O)        0.100    11.207 r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.207    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1_n_0
    SLICE_X52Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[0]
    SLICE_X52Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X52Y144        FDCE (Hold_fdce_C_D)         0.330     5.928    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.928    
                         arrival time                          11.207    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.299ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.529ns (33.472%)  route 3.039ns (66.528%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           3.039    11.068    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X53Y143        LUT3 (Prop_lut3_I1_O)        0.100    11.168 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    11.168    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_2_n_0
    SLICE_X53Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X53Y143        FDCE (Hold_fdce_C_D)         0.271     5.869    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.869    
                         arrival time                          11.168    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.337ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.527ns (32.709%)  route 3.142ns (67.291%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.142    11.169    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y143        LUT3 (Prop_lut3_I0_O)        0.100    11.269 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    11.269    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[15]_i_1_n_0
    SLICE_X56Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.739     5.574    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
                         clock pessimism              0.000     5.574    
                         clock uncertainty            0.025     5.599    
    SLICE_X56Y143        FDCE (Hold_fdce_C_D)         0.333     5.932    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.932    
                         arrival time                          11.269    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.339ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.527ns (32.709%)  route 3.142ns (67.291%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.142    11.169    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y143        LUT3 (Prop_lut3_I0_O)        0.100    11.269 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    11.269    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1_n_0
    SLICE_X56Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.739     5.574    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism              0.000     5.574    
                         clock uncertainty            0.025     5.599    
    SLICE_X56Y143        FDCE (Hold_fdce_C_D)         0.331     5.930    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.930    
                         arrival time                          11.269    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.427ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.527ns (32.104%)  route 3.230ns (67.896%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.230    11.257    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y144        LUT5 (Prop_lut5_I0_O)        0.100    11.357 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_i_1/O
                         net (fo=1, routed)           0.000    11.357    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift0
    SLICE_X56Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.739     5.574    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/C
                         clock pessimism              0.000     5.574    
                         clock uncertainty            0.025     5.599    
    SLICE_X56Y144        FDCE (Hold_fdce_C_D)         0.331     5.930    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg
  -------------------------------------------------------------------
                         required time                         -5.930    
                         arrival time                          11.357    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.493ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.527ns (31.664%)  route 3.296ns (68.336%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.296    11.323    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y144        LUT4 (Prop_lut4_I0_O)        0.100    11.423 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.423    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1_n_0
    SLICE_X56Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.739     5.574    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
                         clock pessimism              0.000     5.574    
                         clock uncertainty            0.025     5.599    
    SLICE_X56Y144        FDCE (Hold_fdce_C_D)         0.331     5.930    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.930    
                         arrival time                          11.423    
  -------------------------------------------------------------------
                         slack                                  5.493    





---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack       29.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       61.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.390ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (JTAG_TCK_VIRT rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        8.413ns  (logic 4.030ns (47.902%)  route 4.383ns (52.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -5.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.572ns = ( 55.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.737    55.572    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y142        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y142        FDPE (Prop_fdpe_C_Q)         0.459    56.031 f  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/Q
                         net (fo=1, routed)           4.383    60.414    JD_TRI[4]
    E2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.571    63.985 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    63.985    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -6.600    93.375    
  -------------------------------------------------------------------
                         required time                         93.375    
                         arrival time                         -63.985    
  -------------------------------------------------------------------
                         slack                                 29.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.194ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            -50.000ns  (JTAG_TCK_VIRT rise@0.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        2.777ns  (logic 0.970ns (34.927%)  route 1.807ns (65.074%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.842ns = ( 51.842 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.645    51.842    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y142        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y142        FDPE (Prop_fdpe_C_Q)         0.146    51.988 r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/Q
                         net (fo=1, routed)           1.807    53.795    JD_TRI[4]
    E2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824    54.619 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    54.619    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -6.600    -6.575    
  -------------------------------------------------------------------
                         required time                          6.575    
                         arrival time                          54.619    
  -------------------------------------------------------------------
                         slack                                 61.194    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       18.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.110ns  (required time - arrival time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 1.663ns (23.675%)  route 5.360ns (76.325%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 28.892 - 30.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         1.539     4.839 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           4.508     9.347    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     9.471 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.852    10.323    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X47Y44         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.451    28.892    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X47Y44         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    28.892    
                         clock uncertainty           -0.378    28.514    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)       -0.081    28.433    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         28.433    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                 18.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.578ns  (arrival time - required time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.351ns (13.074%)  route 2.333ns (86.926%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         0.306     3.606 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.517    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.045     5.562 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.422     5.984    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X47Y44         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.836    -0.037    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X47Y44         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    -0.037    
                         clock uncertainty            0.378     0.341    
    SLICE_X47Y44         FDRE (Hold_fdre_C_D)         0.066     0.407    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           5.984    
  -------------------------------------------------------------------
                         slack                                  5.578    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       31.689ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.091ns  (logic 0.478ns (43.829%)  route 0.613ns (56.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.613     1.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X10Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y63         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 31.689    

Slack (MET) :             31.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.339%)  route 0.646ns (60.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X13Y74         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.646     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X12Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y74         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 31.717    

Slack (MET) :             31.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.236ns  (logic 0.456ns (36.906%)  route 0.780ns (63.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.780     1.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X10Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y63         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 31.717    

Slack (MET) :             31.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.678%)  route 0.637ns (60.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X13Y74         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.637     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X12Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y74         FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 31.725    

Slack (MET) :             31.826ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.129ns  (logic 0.518ns (45.898%)  route 0.611ns (54.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.611     1.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X10Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y63         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.129    
  -------------------------------------------------------------------
                         slack                                 31.826    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.957%)  route 0.631ns (58.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X13Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.631     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X12Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y73         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             31.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.997ns  (logic 0.518ns (51.947%)  route 0.479ns (48.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.479     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X13Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X13Y63         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 31.908    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.960%)  route 0.495ns (52.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X13Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.495     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X12Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y73         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                 32.002    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack        9.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.975ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LED[6]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (SYS_CLK_VIRT rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        17.755ns  (logic 4.329ns (24.382%)  route 13.426ns (75.618%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.609    -1.407    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.951 f  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.844     5.893    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X13Y89         LUT1 (Prop_lut1_I0_O)        0.119     6.012 r  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          6.582    12.594    LED_OBUF[6]
    T9                   OBUF (Prop_obuf_I_O)         3.754    16.348 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.348    LED[6]
    T9                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.378    29.622    
                         output delay                -3.300    26.322    
  -------------------------------------------------------------------
                         required time                         26.322    
                         arrival time                         -16.348    
  -------------------------------------------------------------------
                         slack                                  9.975    

Slack (MET) :             17.430ns  (required time - arrival time)
  Source:                 i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FTDI_RXD
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (SYS_CLK_VIRT rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.339ns  (logic 4.472ns (43.256%)  route 5.867ns (56.744%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.568    -1.448    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X37Y48         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419    -1.029 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/Q
                         net (fo=17, routed)          1.332     0.303    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_0[0]
    SLICE_X45Y50         LUT3 (Prop_lut3_I2_O)        0.324     0.627 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           4.535     5.162    FTDI_RXD_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.729     8.892 r  FTDI_RXD_OBUF_inst/O
                         net (fo=0)                   0.000     8.892    FTDI_RXD
    D10                                                               r  FTDI_RXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.378    29.622    
                         output delay                -3.300    26.322    
  -------------------------------------------------------------------
                         required time                         26.322    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 17.430    

Slack (MET) :             21.769ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDB[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (SYS_CLK_VIRT rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 4.063ns (68.338%)  route 1.882ns (31.662%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.624    -1.392    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.874 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.882     1.008    lopt
    E1                   OBUF (Prop_obuf_I_O)         3.545     4.553 r  LEDB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.553    LEDB[0]
    E1                                                                r  LEDB[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.378    29.622    
                         output delay                -3.300    26.322    
  -------------------------------------------------------------------
                         required time                         26.322    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 21.769    

Slack (MET) :             21.793ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDG[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (SYS_CLK_VIRT rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 4.119ns (69.557%)  route 1.803ns (30.443%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.623    -1.393    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y57         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.974 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.803     0.829    lopt_5
    J4                   OBUF (Prop_obuf_I_O)         3.700     4.529 r  LEDG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.529    LEDG[1]
    J4                                                                r  LEDG[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.378    29.622    
                         output delay                -3.300    26.322    
  -------------------------------------------------------------------
                         required time                         26.322    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 21.793    

Slack (MET) :             21.798ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDR[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (SYS_CLK_VIRT rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 4.057ns (68.566%)  route 1.860ns (31.434%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.624    -1.392    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.874 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.860     0.986    lopt_8
    G6                   OBUF (Prop_obuf_I_O)         3.539     4.524 r  LEDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.524    LEDR[0]
    G6                                                                r  LEDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.378    29.622    
                         output delay                -3.300    26.322    
  -------------------------------------------------------------------
                         required time                         26.322    
                         arrival time                          -4.524    
  -------------------------------------------------------------------
                         slack                                 21.798    

Slack (MET) :             21.873ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDG[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (SYS_CLK_VIRT rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 3.978ns (68.102%)  route 1.863ns (31.898%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.624    -1.392    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.936 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.863     0.927    lopt_7
    H6                   OBUF (Prop_obuf_I_O)         3.522     4.450 r  LEDG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.450    LEDG[3]
    H6                                                                r  LEDG[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.378    29.622    
                         output delay                -3.300    26.322    
  -------------------------------------------------------------------
                         required time                         26.322    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                 21.873    

Slack (MET) :             21.881ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDR[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (SYS_CLK_VIRT rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 3.997ns (68.519%)  route 1.836ns (31.481%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.623    -1.393    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y57         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.937 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.836     0.899    lopt_9
    G3                   OBUF (Prop_obuf_I_O)         3.541     4.441 r  LEDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.441    LEDR[1]
    G3                                                                r  LEDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.378    29.622    
                         output delay                -3.300    26.322    
  -------------------------------------------------------------------
                         required time                         26.322    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                 21.881    

Slack (MET) :             21.917ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDB[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (SYS_CLK_VIRT rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 3.980ns (68.640%)  route 1.818ns (31.360%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.623    -1.393    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.937 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.818     0.881    lopt_3
    K2                   OBUF (Prop_obuf_I_O)         3.524     4.405 r  LEDB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.405    LEDB[3]
    K2                                                                r  LEDB[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.378    29.622    
                         output delay                -3.300    26.322    
  -------------------------------------------------------------------
                         required time                         26.322    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                 21.917    

Slack (MET) :             21.919ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDR[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (SYS_CLK_VIRT rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 3.982ns (68.715%)  route 1.813ns (31.285%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.624    -1.392    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.936 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.813     0.877    lopt_11
    K1                   OBUF (Prop_obuf_I_O)         3.526     4.403 r  LEDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.403    LEDR[3]
    K1                                                                r  LEDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.378    29.622    
                         output delay                -3.300    26.322    
  -------------------------------------------------------------------
                         required time                         26.322    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                 21.919    

Slack (MET) :             21.920ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDG[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (SYS_CLK_VIRT rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 4.110ns (70.935%)  route 1.684ns (29.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 30.000 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.624    -1.392    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.973 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.684     0.711    lopt_6
    J2                   OBUF (Prop_obuf_I_O)         3.691     4.402 r  LEDG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.402    LEDG[2]
    J2                                                                r  LEDG[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.378    29.622    
                         output delay                -3.300    26.322    
  -------------------------------------------------------------------
                         required time                         26.322    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                 21.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.339ns  (arrival time - required time)
  Source:                 heartbeat_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LED[7]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 1.381ns (82.292%)  route 0.297ns (17.708%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.598    -0.261    clk_riscv
    SLICE_X0Y1           FDCE                                         r  heartbeat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.120 r  heartbeat_reg/Q
                         net (fo=2, routed)           0.297     0.177    LED_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         1.240     1.417 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.417    LED[7]
    T10                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.378     0.378    
                         output delay                -3.300    -2.922    
  -------------------------------------------------------------------
                         required time                          2.922    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.367ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDR[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 1.385ns (80.852%)  route 0.328ns (19.148%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.591    -0.268    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.104 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.328     0.224    lopt_10
    J3                   OBUF (Prop_obuf_I_O)         1.221     1.445 r  LEDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.445    LEDR[2]
    J3                                                                r  LEDR[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.378     0.378    
                         output delay                -3.300    -2.922    
  -------------------------------------------------------------------
                         required time                          2.922    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.379ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LED[5]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 1.349ns (78.235%)  route 0.375ns (21.765%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.591    -0.268    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y54         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.127 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.375     0.248    LED_OBUF[5]
    J5                   OBUF (Prop_obuf_I_O)         1.208     1.457 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.457    LED[5]
    J5                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.378     0.378    
                         output delay                -3.300    -2.922    
  -------------------------------------------------------------------
                         required time                          2.922    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.386ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDB[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 1.395ns (80.556%)  route 0.337ns (19.444%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.591    -0.268    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.104 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.337     0.233    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         1.231     1.464 r  LEDB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.464    LEDB[2]
    H4                                                                r  LEDB[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.378     0.378    
                         output delay                -3.300    -2.922    
  -------------------------------------------------------------------
                         required time                          2.922    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.392ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LED[4]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 1.367ns (78.657%)  route 0.371ns (21.343%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.591    -0.268    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y54         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.127 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.371     0.244    LED_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         1.226     1.470 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.470    LED[4]
    H5                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.378     0.378    
                         output delay                -3.300    -2.922    
  -------------------------------------------------------------------
                         required time                          2.922    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.398ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDG[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 1.377ns (78.934%)  route 0.368ns (21.066%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.590    -0.269    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y57         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.128 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.368     0.239    lopt_4
    F6                   OBUF (Prop_obuf_I_O)         1.236     1.476 r  LEDG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.476    LEDG[0]
    F6                                                                r  LEDG[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.378     0.378    
                         output delay                -3.300    -2.922    
  -------------------------------------------------------------------
                         required time                          2.922    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.401ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDR[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 1.368ns (78.263%)  route 0.380ns (21.737%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.591    -0.268    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.127 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.380     0.253    lopt_11
    K1                   OBUF (Prop_obuf_I_O)         1.227     1.479 r  LEDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.479    LEDR[3]
    K1                                                                r  LEDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.378     0.378    
                         output delay                -3.300    -2.922    
  -------------------------------------------------------------------
                         required time                          2.922    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.403ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDB[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 1.366ns (78.041%)  route 0.384ns (21.959%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.590    -0.269    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.128 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.384     0.256    lopt_3
    K2                   OBUF (Prop_obuf_I_O)         1.225     1.481 r  LEDB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.481    LEDB[3]
    K2                                                                r  LEDB[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.378     0.378    
                         output delay                -3.300    -2.922    
  -------------------------------------------------------------------
                         required time                          2.922    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.404ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDG[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 1.400ns (79.999%)  route 0.350ns (20.001%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.591    -0.268    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.140 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.350     0.210    lopt_6
    J2                   OBUF (Prop_obuf_I_O)         1.272     1.482 r  LEDG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.482    LEDG[2]
    J2                                                                r  LEDG[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.378     0.378    
                         output delay                -3.300    -2.922    
  -------------------------------------------------------------------
                         required time                          2.922    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.416ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            LEDG[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 1.364ns (77.400%)  route 0.398ns (22.600%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.591    -0.268    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y55         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.127 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.398     0.271    lopt_7
    H6                   OBUF (Prop_obuf_I_O)         1.223     1.494 r  LEDG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.494    LEDG[3]
    H6                                                                r  LEDG[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.378     0.378    
                         output delay                -3.300    -2.922    
  -------------------------------------------------------------------
                         required time                          2.922    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  4.416    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.770ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.770ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.446%)  route 0.592ns (58.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.592     1.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X12Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X12Y63         FDCE (Setup_fdce_C_D)       -0.219    29.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 28.770    

Slack (MET) :             28.814ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.967ns  (logic 0.478ns (49.441%)  route 0.489ns (50.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.489     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X12Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X12Y75         FDCE (Setup_fdce_C_D)       -0.219    29.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                 28.814    

Slack (MET) :             28.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.083%)  route 0.628ns (57.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.628     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X13Y64         FDCE (Setup_fdce_C_D)       -0.095    29.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.905    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 28.821    

Slack (MET) :             28.825ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.956ns  (logic 0.478ns (50.006%)  route 0.478ns (49.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.478     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X12Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X12Y75         FDCE (Setup_fdce_C_D)       -0.219    29.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 28.825    

Slack (MET) :             28.841ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.116ns  (logic 0.518ns (46.399%)  route 0.598ns (53.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.598     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X12Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X12Y75         FDCE (Setup_fdce_C_D)       -0.043    29.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.957    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                 28.841    

Slack (MET) :             28.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.042ns  (logic 0.518ns (49.730%)  route 0.524ns (50.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X12Y74         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.524     1.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X12Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X12Y75         FDCE (Setup_fdce_C_D)       -0.045    29.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.955    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 28.913    

Slack (MET) :             28.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.640%)  route 0.442ns (51.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.442     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X14Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X14Y63         FDCE (Setup_fdce_C_D)       -0.220    29.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.780    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 28.919    

Slack (MET) :             29.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.649%)  route 0.444ns (49.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X13Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X13Y64         FDCE (Setup_fdce_C_D)       -0.093    29.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 29.007    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       41.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.425ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.630ns (25.108%)  route 4.862ns (74.892%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.095    11.175    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.150    11.325 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.768    13.093    i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg_0
    SLICE_X50Y144        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X50Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X50Y144        FDCE (Recov_fdce_C_CLR)     -0.516    54.518    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         54.518    
                         arrival time                         -13.093    
  -------------------------------------------------------------------
                         slack                                 41.425    

Slack (MET) :             41.782ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 1.630ns (26.955%)  route 4.418ns (73.045%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.095    11.175    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.150    11.325 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.323    12.648    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X53Y144        FDCE                                         f  i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X53Y144        FDCE (Recov_fdce_C_CLR)     -0.604    54.430    i_scr1/i_core_top/i_tapc/trst_n_int_reg
  -------------------------------------------------------------------
                         required time                         54.430    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                 41.782    

Slack (MET) :             41.847ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.630ns (26.857%)  route 4.440ns (73.143%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 55.058 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.095    11.175    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.150    11.325 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.345    12.670    i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg_0
    SLICE_X50Y142        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611    55.058    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X50Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.058    
                         clock uncertainty           -0.025    55.033    
    SLICE_X50Y142        FDCE (Recov_fdce_C_CLR)     -0.516    54.517    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         54.517    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                 41.847    

Slack (MET) :             41.929ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 1.630ns (27.219%)  route 4.359ns (72.781%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.095    11.175    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.150    11.325 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.264    12.589    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X52Y143        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.516    54.518    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         54.518    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                 41.929    

Slack (MET) :             41.929ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 1.630ns (27.219%)  route 4.359ns (72.781%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.095    11.175    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.150    11.325 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.264    12.589    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X52Y143        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.516    54.518    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         54.518    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                 41.929    

Slack (MET) :             41.929ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 1.630ns (27.219%)  route 4.359ns (72.781%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.095    11.175    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.150    11.325 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.264    12.589    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X52Y143        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.516    54.518    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         54.518    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                 41.929    

Slack (MET) :             41.929ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 1.630ns (27.219%)  route 4.359ns (72.781%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.095    11.175    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.150    11.325 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.264    12.589    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X52Y143        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X52Y143        FDCE (Recov_fdce_C_CLR)     -0.516    54.518    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         54.518    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                 41.929    

Slack (MET) :             41.946ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 1.630ns (27.497%)  route 4.298ns (72.503%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 55.058 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.095    11.175    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.150    11.325 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.204    12.529    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X52Y142        FDPE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611    55.058    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y142        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.058    
                         clock uncertainty           -0.025    55.033    
    SLICE_X52Y142        FDPE (Recov_fdpe_C_PRE)     -0.558    54.475    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         54.475    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                 41.946    

Slack (MET) :             42.007ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.630ns (27.997%)  route 4.192ns (72.003%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.095    11.175    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.150    11.325 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.098    12.423    i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg_0
    SLICE_X57Y141        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X57Y141        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X57Y141        FDCE (Recov_fdce_C_CLR)     -0.604    54.430    i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg
  -------------------------------------------------------------------
                         required time                         54.430    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                 42.007    

Slack (MET) :             42.276ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 1.630ns (29.353%)  route 3.923ns (70.647%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 55.059 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.095    11.175    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.150    11.325 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.829    12.154    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X55Y142        FDCE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.612    55.059    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y142        FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.059    
                         clock uncertainty           -0.025    55.034    
    SLICE_X55Y142        FDCE (Recov_fdce_C_CLR)     -0.604    54.430    i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg
  -------------------------------------------------------------------
                         required time                         54.430    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                 42.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.028ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.531ns (32.515%)  route 3.177ns (67.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.620    10.629    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.121    10.750 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.557    11.307    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X54Y143        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X54Y143        FDCE (Remov_fdce_C_CLR)     -0.318     5.280    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.280    
                         arrival time                          11.307    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.531ns (32.515%)  route 3.177ns (67.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.620    10.629    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.121    10.750 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.557    11.307    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X54Y143        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X54Y143        FDCE (Remov_fdce_C_CLR)     -0.318     5.280    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.280    
                         arrival time                          11.307    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.531ns (32.515%)  route 3.177ns (67.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.620    10.629    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.121    10.750 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.557    11.307    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X54Y143        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X54Y143        FDCE (Remov_fdce_C_CLR)     -0.318     5.280    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.280    
                         arrival time                          11.307    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.081ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.531ns (32.515%)  route 3.177ns (67.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.620    10.629    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.121    10.750 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.557    11.307    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X55Y143        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X55Y143        FDCE (Remov_fdce_C_CLR)     -0.371     5.227    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.227    
                         arrival time                          11.307    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.531ns (32.515%)  route 3.177ns (67.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.620    10.629    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.121    10.750 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.557    11.307    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X55Y143        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X55Y143        FDCE (Remov_fdce_C_CLR)     -0.371     5.227    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.227    
                         arrival time                          11.307    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.531ns (32.515%)  route 3.177ns (67.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.620    10.629    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.121    10.750 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.557    11.307    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X55Y143        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X55Y143        FDCE (Remov_fdce_C_CLR)     -0.371     5.227    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.227    
                         arrival time                          11.307    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.531ns (32.515%)  route 3.177ns (67.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.620    10.629    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.121    10.750 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.557    11.307    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X55Y143        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y143        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X55Y143        FDCE (Remov_fdce_C_CLR)     -0.371     5.227    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg
  -------------------------------------------------------------------
                         required time                         -5.227    
                         arrival time                          11.307    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.170ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.531ns (31.558%)  route 3.319ns (68.442%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.620    10.629    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.121    10.750 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.700    11.450    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X54Y144        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X54Y144        FDCE (Remov_fdce_C_CLR)     -0.318     5.280    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.280    
                         arrival time                          11.450    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.531ns (31.558%)  route 3.319ns (68.442%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.620    10.629    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.121    10.750 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.700    11.450    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X54Y144        FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X54Y144        FDCE (Remov_fdce_C_CLR)     -0.318     5.280    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.280    
                         arrival time                          11.450    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.531ns (31.558%)  route 3.319ns (68.442%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.620    10.629    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X55Y131        LUT2 (Prop_lut2_I1_O)        0.121    10.750 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.700    11.450    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X54Y144        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.738     5.573    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y144        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/C
                         clock pessimism              0.000     5.573    
                         clock uncertainty            0.025     5.598    
    SLICE_X54Y144        FDCE (Remov_fdce_C_CLR)     -0.318     5.280    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg
  -------------------------------------------------------------------
                         required time                         -5.280    
                         arrival time                          11.450    
  -------------------------------------------------------------------
                         slack                                  6.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       16.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.625ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            heartbeat_reg/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.532ns  (logic 0.575ns (4.588%)  route 11.957ns (95.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 28.964 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.609    -1.407    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.951 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.844     5.893    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X13Y89         LUT1 (Prop_lut1_I0_O)        0.119     6.012 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          5.113    11.125    LED_OBUF[6]
    SLICE_X0Y1           FDCE                                         f  heartbeat_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.523    28.964    clk_riscv
    SLICE_X0Y1           FDCE                                         r  heartbeat_reg/C
                         clock pessimism             -0.456    28.507    
                         clock uncertainty           -0.145    28.363    
    SLICE_X0Y1           FDCE (Recov_fdce_C_CLR)     -0.613    27.750    heartbeat_reg
  -------------------------------------------------------------------
                         required time                         27.750    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 16.625    

Slack (MET) :             16.783ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rtc_counter_reg[6]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.371ns  (logic 0.575ns (4.648%)  route 11.796ns (95.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.038ns = ( 28.962 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.609    -1.407    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.951 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.844     5.893    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X13Y89         LUT1 (Prop_lut1_I0_O)        0.119     6.012 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.953    10.965    LED_OBUF[6]
    SLICE_X5Y1           FDCE                                         f  rtc_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.521    28.962    clk_riscv
    SLICE_X5Y1           FDCE                                         r  rtc_counter_reg[6]/C
                         clock pessimism             -0.456    28.505    
                         clock uncertainty           -0.145    28.361    
    SLICE_X5Y1           FDCE (Recov_fdce_C_CLR)     -0.613    27.748    rtc_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                 16.783    

Slack (MET) :             16.783ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rtc_counter_reg[7]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.371ns  (logic 0.575ns (4.648%)  route 11.796ns (95.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.038ns = ( 28.962 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.609    -1.407    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.951 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.844     5.893    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X13Y89         LUT1 (Prop_lut1_I0_O)        0.119     6.012 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.953    10.965    LED_OBUF[6]
    SLICE_X5Y1           FDCE                                         f  rtc_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.521    28.962    clk_riscv
    SLICE_X5Y1           FDCE                                         r  rtc_counter_reg[7]/C
                         clock pessimism             -0.456    28.505    
                         clock uncertainty           -0.145    28.361    
    SLICE_X5Y1           FDCE (Recov_fdce_C_CLR)     -0.613    27.748    rtc_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                 16.783    

Slack (MET) :             16.783ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rtc_counter_reg[8]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.371ns  (logic 0.575ns (4.648%)  route 11.796ns (95.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.038ns = ( 28.962 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.609    -1.407    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.951 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.844     5.893    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X13Y89         LUT1 (Prop_lut1_I0_O)        0.119     6.012 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.953    10.965    LED_OBUF[6]
    SLICE_X5Y1           FDCE                                         f  rtc_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.521    28.962    clk_riscv
    SLICE_X5Y1           FDCE                                         r  rtc_counter_reg[8]/C
                         clock pessimism             -0.456    28.505    
                         clock uncertainty           -0.145    28.361    
    SLICE_X5Y1           FDCE (Recov_fdce_C_CLR)     -0.613    27.748    rtc_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                 16.783    

Slack (MET) :             16.832ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rtc_counter_reg[11]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.322ns  (logic 0.575ns (4.666%)  route 11.747ns (95.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.038ns = ( 28.962 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.609    -1.407    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.951 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.844     5.893    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X13Y89         LUT1 (Prop_lut1_I0_O)        0.119     6.012 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.904    10.915    LED_OBUF[6]
    SLICE_X5Y2           FDCE                                         f  rtc_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.521    28.962    clk_riscv
    SLICE_X5Y2           FDCE                                         r  rtc_counter_reg[11]/C
                         clock pessimism             -0.456    28.505    
                         clock uncertainty           -0.145    28.361    
    SLICE_X5Y2           FDCE (Recov_fdce_C_CLR)     -0.613    27.748    rtc_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                 16.832    

Slack (MET) :             16.832ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rtc_counter_reg[12]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.322ns  (logic 0.575ns (4.666%)  route 11.747ns (95.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.038ns = ( 28.962 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.609    -1.407    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.951 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.844     5.893    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X13Y89         LUT1 (Prop_lut1_I0_O)        0.119     6.012 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.904    10.915    LED_OBUF[6]
    SLICE_X5Y2           FDCE                                         f  rtc_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.521    28.962    clk_riscv
    SLICE_X5Y2           FDCE                                         r  rtc_counter_reg[12]/C
                         clock pessimism             -0.456    28.505    
                         clock uncertainty           -0.145    28.361    
    SLICE_X5Y2           FDCE (Recov_fdce_C_CLR)     -0.613    27.748    rtc_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                 16.832    

Slack (MET) :             16.832ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rtc_counter_reg[9]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.322ns  (logic 0.575ns (4.666%)  route 11.747ns (95.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.038ns = ( 28.962 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.609    -1.407    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.951 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.844     5.893    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X13Y89         LUT1 (Prop_lut1_I0_O)        0.119     6.012 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.904    10.915    LED_OBUF[6]
    SLICE_X5Y2           FDCE                                         f  rtc_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.521    28.962    clk_riscv
    SLICE_X5Y2           FDCE                                         r  rtc_counter_reg[9]/C
                         clock pessimism             -0.456    28.505    
                         clock uncertainty           -0.145    28.361    
    SLICE_X5Y2           FDCE (Recov_fdce_C_CLR)     -0.613    27.748    rtc_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                 16.832    

Slack (MET) :             16.892ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rtc_counter_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.348ns  (logic 0.575ns (4.657%)  route 11.773ns (95.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.038ns = ( 28.962 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.609    -1.407    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.951 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.844     5.893    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X13Y89         LUT1 (Prop_lut1_I0_O)        0.119     6.012 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.929    10.941    LED_OBUF[6]
    SLICE_X6Y2           FDCE                                         f  rtc_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.521    28.962    clk_riscv
    SLICE_X6Y2           FDCE                                         r  rtc_counter_reg[0]/C
                         clock pessimism             -0.456    28.505    
                         clock uncertainty           -0.145    28.361    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.527    27.834    rtc_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.834    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                 16.892    

Slack (MET) :             16.892ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rtc_counter_reg[10]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.348ns  (logic 0.575ns (4.657%)  route 11.773ns (95.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.038ns = ( 28.962 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.609    -1.407    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.951 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.844     5.893    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X13Y89         LUT1 (Prop_lut1_I0_O)        0.119     6.012 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.929    10.941    LED_OBUF[6]
    SLICE_X6Y2           FDCE                                         f  rtc_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.521    28.962    clk_riscv
    SLICE_X6Y2           FDCE                                         r  rtc_counter_reg[10]/C
                         clock pessimism             -0.456    28.505    
                         clock uncertainty           -0.145    28.361    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.527    27.834    rtc_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.834    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                 16.892    

Slack (MET) :             16.907ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            rtc_counter_reg[14]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.332ns  (logic 0.575ns (4.663%)  route 11.757ns (95.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 28.961 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.140    -3.362    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.266 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.154    -3.112    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.016 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.609    -1.407    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.951 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          6.844     5.893    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X13Y89         LUT1 (Prop_lut1_I0_O)        0.119     6.012 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.914    10.925    LED_OBUF[6]
    SLICE_X6Y3           FDCE                                         f  rtc_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.520    28.961    clk_riscv
    SLICE_X6Y3           FDCE                                         r  rtc_counter_reg[14]/C
                         clock pessimism             -0.456    28.504    
                         clock uncertainty           -0.145    28.360    
    SLICE_X6Y3           FDCE (Recov_fdce_C_CLR)     -0.527    27.833    rtc_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         27.833    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                 16.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.088%)  route 0.186ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.045ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.560    -0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y61          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDPE (Prop_fdpe_C_Q)         0.141    -0.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     0.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X11Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.827    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.220    -0.265    
    SLICE_X11Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.088%)  route 0.186ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.045ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.560    -0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y61          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDPE (Prop_fdpe_C_Q)         0.141    -0.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     0.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X11Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.827    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.220    -0.265    
    SLICE_X11Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.088%)  route 0.186ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.045ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.560    -0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y61          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDPE (Prop_fdpe_C_Q)         0.141    -0.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     0.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X11Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.827    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.220    -0.265    
    SLICE_X11Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.088%)  route 0.186ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.045ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.560    -0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y61          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDPE (Prop_fdpe_C_Q)         0.141    -0.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     0.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X11Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.827    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.220    -0.265    
    SLICE_X11Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.088%)  route 0.186ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.045ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.560    -0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y61          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDPE (Prop_fdpe_C_Q)         0.141    -0.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     0.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X11Y62         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.827    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.220    -0.265    
    SLICE_X11Y62         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.088%)  route 0.186ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.045ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.560    -0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y61          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDPE (Prop_fdpe_C_Q)         0.141    -0.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     0.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X11Y62         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.827    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X11Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.220    -0.265    
    SLICE_X11Y62         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.148%)  route 0.216ns (56.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.056ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.549    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.216     0.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X10Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.817    -0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.220    -0.276    
    SLICE_X10Y73         FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.148%)  route 0.216ns (56.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.056ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.549    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.216     0.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X10Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.817    -0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.220    -0.276    
    SLICE_X10Y73         FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.148%)  route 0.216ns (56.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.056ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.549    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.216     0.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X10Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.817    -0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.220    -0.276    
    SLICE_X10Y73         FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.148%)  route 0.216ns (56.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.056ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.030    -0.953    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.927 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.042    -0.885    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.859 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.549    -0.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.216     0.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X10Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.817    -0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.220    -0.276    
    SLICE_X10Y73         FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       21.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.979ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.549ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.638ns (49.604%)  route 1.664ns (50.396%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.067ns = ( 28.933 - 30.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.184     5.997    RESETn_IBUF
    SLICE_X65Y71         LUT3 (Prop_lut3_I0_O)        0.124     6.121 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.480     6.601    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X61Y71         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.493    28.933    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    28.933    
                         clock uncertainty           -0.378    28.555    
    SLICE_X61Y71         FDCE (Recov_fdce_C_CLR)     -0.405    28.150    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         28.150    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                 21.549    

Slack (MET) :             21.549ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (SYS_CLK rise@30.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.638ns (49.604%)  route 1.664ns (50.396%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.067ns = ( 28.933 - 30.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.184     5.997    RESETn_IBUF
    SLICE_X65Y71         LUT3 (Prop_lut3_I0_O)        0.124     6.121 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.480     6.601    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X61Y71         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    30.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    31.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    24.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    26.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.133    26.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    26.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    26.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.133    27.111    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    27.202 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.147    27.349    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.440 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        1.493    28.933    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    28.933    
                         clock uncertainty           -0.378    28.555    
    SLICE_X61Y71         FDCE (Recov_fdce_C_CLR)     -0.405    28.150    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         28.150    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                 21.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.979ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.326ns (34.695%)  route 0.614ns (65.305%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.450     4.031    RESETn_IBUF
    SLICE_X65Y71         LUT3 (Prop_lut3_I0_O)        0.045     4.076 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.164     4.240    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X61Y71         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.848    -0.025    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    -0.025    
                         clock uncertainty            0.378     0.353    
    SLICE_X61Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.261    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             3.979ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.326ns (34.695%)  route 0.614ns (65.305%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.378ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.235ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.450     4.031    RESETn_IBUF
    SLICE_X65Y71         LUT3 (Prop_lut3_I0_O)        0.045     4.076 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.164     4.240    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X61Y71         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_3/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=4, routed)           0.033    -0.977    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -0.948 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=7, routed)           0.046    -0.902    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.873 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7801, routed)        0.848    -0.025    clk_riscv
    SLICE_X61Y71         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    -0.025    
                         clock uncertainty            0.378     0.353    
    SLICE_X61Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.261    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  3.979    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.125ns (23.775%)  route 3.607ns (76.225%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.655     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.321     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.003     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y49         LUT1 (Prop_lut1_I0_O)        0.326     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.948     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.246    36.262    
                         clock uncertainty           -0.035    36.226    
    SLICE_X28Y51         FDCE (Recov_fdce_C_CLR)     -0.405    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 27.701    

Slack (MET) :             27.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.125ns (23.775%)  route 3.607ns (76.225%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.655     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.321     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.003     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y49         LUT1 (Prop_lut1_I0_O)        0.326     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.948     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.246    36.262    
                         clock uncertainty           -0.035    36.226    
    SLICE_X28Y51         FDCE (Recov_fdce_C_CLR)     -0.405    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 27.701    

Slack (MET) :             27.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.125ns (23.775%)  route 3.607ns (76.225%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.655     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.321     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.003     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y49         LUT1 (Prop_lut1_I0_O)        0.326     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.948     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.246    36.262    
                         clock uncertainty           -0.035    36.226    
    SLICE_X28Y51         FDCE (Recov_fdce_C_CLR)     -0.405    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 27.701    

Slack (MET) :             27.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.125ns (24.986%)  route 3.378ns (75.014%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.655     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.321     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.003     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y49         LUT1 (Prop_lut1_I0_O)        0.326     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.719     7.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.246    36.262    
                         clock uncertainty           -0.035    36.226    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 27.930    

Slack (MET) :             27.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.125ns (24.986%)  route 3.378ns (75.014%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.655     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.321     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.003     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y49         LUT1 (Prop_lut1_I0_O)        0.326     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.719     7.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.246    36.262    
                         clock uncertainty           -0.035    36.226    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 27.930    

Slack (MET) :             27.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.125ns (24.986%)  route 3.378ns (75.014%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.655     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.321     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.003     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y49         LUT1 (Prop_lut1_I0_O)        0.326     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.719     7.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.246    36.262    
                         clock uncertainty           -0.035    36.226    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 27.930    

Slack (MET) :             27.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.125ns (24.986%)  route 3.378ns (75.014%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.655     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.321     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.003     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y49         LUT1 (Prop_lut1_I0_O)        0.326     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.719     7.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.246    36.262    
                         clock uncertainty           -0.035    36.226    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 27.930    

Slack (MET) :             27.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.125ns (24.986%)  route 3.378ns (75.014%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.655     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.321     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.003     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y49         LUT1 (Prop_lut1_I0_O)        0.326     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.719     7.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.246    36.262    
                         clock uncertainty           -0.035    36.226    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 27.930    

Slack (MET) :             27.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.125ns (24.986%)  route 3.378ns (75.014%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.655     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.321     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.003     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y49         LUT1 (Prop_lut1_I0_O)        0.326     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.719     7.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.246    36.262    
                         clock uncertainty           -0.035    36.226    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 27.930    

Slack (MET) :             27.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.125ns (24.986%)  route 3.378ns (75.014%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478     3.866 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.655     5.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y40         LUT4 (Prop_lut4_I0_O)        0.321     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.003     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y49         LUT1 (Prop_lut1_I0_O)        0.326     7.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.719     7.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.246    36.262    
                         clock uncertainty           -0.035    36.226    
    SLICE_X28Y50         FDCE (Recov_fdce_C_CLR)     -0.405    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 27.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.784%)  route 0.159ns (49.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y64          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.159     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X14Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X14Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.343     1.306    
    SLICE_X14Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.393%)  route 0.177ns (55.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177     1.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X14Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.363     1.276    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.393%)  route 0.177ns (55.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177     1.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X14Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.363     1.276    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.393%)  route 0.177ns (55.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177     1.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X14Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.363     1.276    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.393%)  route 0.177ns (55.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177     1.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X14Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.363     1.276    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.393%)  route 0.177ns (55.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177     1.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X14Y76         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.363     1.276    
    SLICE_X14Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDPE (Prop_fdpe_C_Q)         0.128     1.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y76         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.363     1.276    
    SLICE_X15Y76         FDPE (Remov_fdpe_C_PRE)     -0.149     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.351%)  route 0.214ns (56.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y64          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDPE (Prop_fdpe_C_Q)         0.164     1.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.214     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X10Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X10Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.343     1.306    
    SLICE_X10Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.366%)  route 0.190ns (53.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDPE (Prop_fdpe_C_Q)         0.164     1.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X12Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X12Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.363     1.275    
    SLICE_X12Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.366%)  route 0.190ns (53.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDPE (Prop_fdpe_C_Q)         0.164     1.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X12Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X12Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.363     1.275    
    SLICE_X12Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.411    





