// Seed: 1849954422
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  always @(negedge 1 or posedge 1 - 1) begin
    `define pp_6 0
    id_2 <= id_4;
    `pp_6[1'b0 : 1] = id_4;
    id_2 <= id_2;
  end
  module_0();
endmodule
