{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic reset,\n    input logic a,\n    output logic [2:0] q\n);\n\n    always_ff @(posedge clk or posedge reset) begin\n        if (reset) begin\n            q <= 3'b000;\n        end else if (a) begin\n            q <= 3'b100;\n        end else begin\n            if (q == 3'b110) begin\n                q <= 3'b000;\n            end else begin\n                q <= q + 1;\n            end\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations_used": 1
}