enno_msgid,sg_rule,eReason,sReason,enno_total_message,enno_total_case,enno_total_false,real_false,real_false_case,false_report_ratio,s_total_message,s_total_case,s_total_miss,real_miss,real_miss_case,miss_report_ratio,eReasonDiffStatistics,sReasonDiffStatistics,reasonDiffStatistics,eReasonIssueStatistics,sReasonIssueStatistics,reasonIssueStatistics
AcNoSyncScheme,,MissingSynchronizer,Qualifier not found,2345,1410,103,0,0,0.00%,2372,1461,102,0,0,0.00%,"Diff59-report4-multi_bits_merge: msg: 9, case: 7
Diff63-synth14-vague_match: msg: 19, case: 18
Diff80-report9-clock_clocklist: msg: 3, case: 1
Diff32-diff5-dest_qualifer: msg: 4, case: 4
Diff157-report23-clocklist: msg: 8, case: 7
Diff109-synth22-data_const: msg: 1, case: 1
Diff9-Multi_reasons1: msg: 2, case: 1
Diff45-bug7-cgic: msg: 1, case: 1
Diff67-diff11-latch: msg: 16, case: 16
Diff5-bug1-mux_latch: msg: 13, case: 13
Diff71-report6-black_box: msg: 3, case: 3
Diff83-infer_engine: msg: 2, case: 1
Diff107-bug24_syntax1: msg: 2, case: 2
Diff161-synth31-logic_optimization-Ac_unsync02_core: msg: 3, case: 1
Diff87-synth17-data_const: msg: 3, case: 1
Diff55-line_no: msg: 1, case: 1
Diff115-bug27-version_difference: msg: 10, case: 5
Diff140-line_no6-conv: msg: 1, case: 1
Diff147-report21-multi_bits_merge: msg: 10, case: 4
Diff28-diff4-src_converge: msg: 8, case: 2
Diff113-bug26-multi_bits_merge: msg: 2, case: 2
Diff72-report7-multi_bits_merge: msg: 2, case: 2
diff59-report4-multi_bits_merge: msg: 48, case: 17
pass-diff80-report9: msg: 187, case: 128
pass-diff157-report23-clocklist: msg: 24, case: 15
pass-diff147-report21-multi_bits_merge: msg: 6, case: 4
pass-Diff9-Multi_reasons1_UnsyncSyncRst(Unsynchronized synchronous reset): msg: 96, case: 84
pass-diff63-syncth14: msg: 15, case: 12
pass-Diff9-Multi_reasons1_InvalidSyncCell(Invalid synchronizer module/cell TOP2): msg: 78, case: 78
pass-Diff9-Multi_reasons1_InvalidSyncCell(Invalid synchronizer module/cell TOP1): msg: 75, case: 75
Diff18-irregular2: msg: 4, case: 4","Diff59-report4-multi_bits_merge: msg: 9, case: 7
Diff63-synth14-vague_match: msg: 10, case: 10
Diff80-report9-clock_clocklist: msg: 3, case: 1
Diff109-synth22-data_const: msg: 1, case: 1
Diff35-synth8-1&1'b1: msg: 12, case: 12
Diff5-bug1-mux_latch: msg: 30, case: 16
Diff125-diff20-logic_optimization: msg: 3, case: 3
Diff3-synth3-mux_and: msg: 3, case: 3
Diff71-report6-black_box: msg: 3, case: 3
Diff161-synth31-logic_optimization-Ac_unsync02_core: msg: 3, case: 1
Diff87-synth17-data_const: msg: 3, case: 1
Diff55-line_no: msg: 1, case: 1
Diff140-line_no6-conv: msg: 1, case: 1
Diff147-report21-multi_bits_merge: msg: 4, case: 2
Diff115-bug27-version_difference: msg: 4, case: 2
Diff22-Lint_error: msg: 1, case: 1
Diff48-bug9-black_box-sync_cell: msg: 6, case: 6
Diff34-synth7-shift_register: msg: 2, case: 2
Diff38-diff6-clock_info05: msg: 2, case: 2
Diff104-bug23-wildcard: msg: 4, case: 4
Diff72-report7-multi_bits_merge: msg: 2, case: 2
Diff131-bug33-clocktietoconst-logic_optimization: msg: 1, case: 1
diff59-report4-multi_bits_merge: msg: 48, case: 17
pass-diff80-report9: msg: 187, case: 128
pass-diff63-syncth14: msg: 250, case: 225
pass-diff157-report23-clocklist: msg: 24, case: 15
pass-diff147-report21-multi_bits_merge: msg: 6, case: 4
pass-diff128-synth25-unsynthesizable-lint_error_STARC05-2.5.1.5a: msg: 4, case: 1
pass-diff98-synth19-unsynthesizable: msg: 5, case: 1
Diff18-irregular2: msg: 34, case: 14
pass-diff81-synth15-unsynthesizable: msg: 3, case: 1","Diff59-report4-multi_bits_merge: msg: 12, case: 7
Diff63-synth14-vague_match: msg: 19, case: 18
Diff80-report9-clock_clocklist: msg: 6, case: 1
Diff32-diff5-dest_qualifer: msg: 4, case: 4
Diff157-report23-clocklist: msg: 8, case: 7
Diff109-synth22-data_const: msg: 2, case: 1
Diff9-Multi_reasons1: msg: 2, case: 1
Diff35-synth8-1&1'b1: msg: 12, case: 12
Diff5-bug1-mux_latch: msg: 43, case: 29
Diff125-diff20-logic_optimization: msg: 3, case: 3
Diff45-bug7-cgic: msg: 1, case: 1
Diff67-diff11-latch: msg: 16, case: 16
Diff3-synth3-mux_and: msg: 3, case: 3
Diff71-report6-black_box: msg: 6, case: 3
Diff83-infer_engine: msg: 2, case: 1
Diff107-bug24_syntax1: msg: 2, case: 2
Diff161-synth31-logic_optimization-Ac_unsync02_core: msg: 6, case: 1
Diff87-synth17-data_const: msg: 6, case: 1
Diff55-line_no: msg: 1, case: 1
Diff115-bug27-version_difference: msg: 14, case: 5
Diff140-line_no6-conv: msg: 1, case: 1
Diff147-report21-multi_bits_merge: msg: 14, case: 4
Diff28-diff4-src_converge: msg: 8, case: 2
Diff113-bug26-multi_bits_merge: msg: 2, case: 2
Diff22-Lint_error: msg: 1, case: 1
Diff48-bug9-black_box-sync_cell: msg: 6, case: 6
Diff34-synth7-shift_register: msg: 2, case: 2
Diff38-diff6-clock_info05: msg: 2, case: 2
Diff104-bug23-wildcard: msg: 4, case: 4
Diff72-report7-multi_bits_merge: msg: 2, case: 2
Diff131-bug33-clocktietoconst-logic_optimization: msg: 1, case: 1
diff59-report4-multi_bits_merge: msg: 48, case: 17
pass-diff80-report9: msg: 187, case: 128
pass-diff63-syncth14: msg: 265, case: 235
pass-diff157-report23-clocklist: msg: 24, case: 15
pass-diff147-report21-multi_bits_merge: msg: 6, case: 4
pass-diff128-synth25-unsynthesizable-lint_error_STARC05-2.5.1.5a: msg: 4, case: 1
pass-Diff9-Multi_reasons1_UnsyncSyncRst(Unsynchronized synchronous reset): msg: 96, case: 84
pass-Diff9-Multi_reasons1_InvalidSyncCell(Invalid synchronizer module/cell TOP2): msg: 78, case: 78
pass-Diff9-Multi_reasons1_InvalidSyncCell(Invalid synchronizer module/cell TOP1): msg: 75, case: 75
pass-diff98-synth19-unsynthesizable: msg: 5, case: 1
Diff18-irregular2: msg: 34, case: 14
pass-diff81-synth15-unsynthesizable: msg: 3, case: 1",,,
AcNoSyncScheme,,SrcConverge,Sources from different domains converge before being synchronized,489,201,34,0,0,0.00%,1111,241,600,0,0,0.00%,"Diff63-synth14-vague_match: msg: 1, case: 1
Diff9-Multi_reasons1: msg: 17, case: 10
Diff80-report9-clock_clocklist: msg: 16, case: 12
Diff147-report21-multi_bits_merge: msg: 12, case: 8
Diff59-report4-multi_bits_merge: msg: 2, case: 2
Diff71-report6-black_box: msg: 2, case: 2
pass-diff80-report9: msg: 64, case: 23
pass-diff63-syncth14: msg: 1, case: 1
pass-diff157-report23-clocklist: msg: 20, case: 10
diff59-report4-multi_bits_merge: msg: 2, case: 2","Diff63-synth14-vague_match: msg: 5, case: 5
Diff202-synth-preserve_x: msg: 29, case: 13
Diff115-bug27-version_difference: msg: 6, case: 3
Diff157-report23-clocklist: msg: 6, case: 6
Diff80-report9-clock_clocklist: msg: 198, case: 14
Diff147-report21-multi_bits_merge: msg: 506, case: 10
Diff59-report4-multi_bits_merge: msg: 8, case: 2
Diff71-report6-black_box: msg: 2, case: 2
Diff28-diff4-src_converge: msg: 320, case: 2
Diff5-bug1-mux_latch: msg: 36, case: 18
Diff12-diff1-src_converge: msg: 4, case: 4
pass-diff63-syncth14: msg: 20, case: 13
pass-diff80-report9: msg: 64, case: 23
pass-diff98-synth19-unsynthesizable: msg: 2, case: 1
pass-diff157-report23-clocklist: msg: 20, case: 10
pass-diff81-synth15-unsynthesizable: msg: 28, case: 2
Diff18-irregular2: msg: 7, case: 4
diff59-report4-multi_bits_merge: msg: 2, case: 2","Diff63-synth14-vague_match: msg: 5, case: 5
Diff9-Multi_reasons1: msg: 17, case: 10
Diff202-synth-preserve_x: msg: 29, case: 13
Diff115-bug27-version_difference: msg: 6, case: 3
Diff157-report23-clocklist: msg: 6, case: 6
Diff80-report9-clock_clocklist: msg: 214, case: 14
Diff147-report21-multi_bits_merge: msg: 518, case: 10
Diff59-report4-multi_bits_merge: msg: 10, case: 2
Diff71-report6-black_box: msg: 4, case: 2
Diff28-diff4-src_converge: msg: 320, case: 2
Diff5-bug1-mux_latch: msg: 36, case: 18
Diff12-diff1-src_converge: msg: 4, case: 4
pass-diff63-syncth14: msg: 21, case: 14
pass-diff80-report9: msg: 64, case: 23
pass-diff98-synth19-unsynthesizable: msg: 2, case: 1
pass-diff157-report23-clocklist: msg: 20, case: 10
pass-diff81-synth15-unsynthesizable: msg: 28, case: 2
Diff18-irregular2: msg: 7, case: 4
diff59-report4-multi_bits_merge: msg: 2, case: 2",,,
AcSyncCtrlPath,,LongDelaySignal,does not require synchronization \(long-delay/quasi-static\),296,194,3,0,0,0.00%,307,205,14,0,0,0.00%,"Diff140-line_no6-conv: msg: 2, case: 2
Diff147-report21-multi_bits_merge: msg: 1, case: 1
pass-diff147-report21-multi_bits_merge: msg: 1, case: 1
pass-diff147-report21-multi_bits_merge false-bit: msg: 1, case: 1
diff59-report4-multi_bits_merge: msg: 2, case: 2","Diff140-line_no6-conv: msg: 2, case: 2
Diff5-bug1-mux_latch: msg: 11, case: 11
Diff147-report21-multi_bits_merge: msg: 1, case: 1
pass-diff147-report21-multi_bits_merge: msg: 1, case: 1
pass-diff147-report21-multi_bits_merge false-bit: msg: 1, case: 1
diff59-report4-multi_bits_merge: msg: 2, case: 2","Diff140-line_no6-conv: msg: 2, case: 2
Diff5-bug1-mux_latch: msg: 11, case: 11
Diff147-report21-multi_bits_merge: msg: 1, case: 1
pass-diff147-report21-multi_bits_merge: msg: 1, case: 1
pass-diff147-report21-multi_bits_merge false-bit: msg: 1, case: 1
diff59-report4-multi_bits_merge: msg: 2, case: 2",,,
AcSyncCtrlPath,,MultiFlop,Conventional multi-flop,4064,3174,41,0,0,0.00%,4285,3199,17,0,0,0.00%,"Diff3-synth3-mux_and: msg: 26, case: 26
Diff59-report4-multi_bits_merge: msg: 8, case: 8
Diff75-line_no3: msg: 1, case: 1
Diff125-diff20-logic_optimization: msg: 2, case: 2
Diff140-line_no6-conv: msg: 3, case: 3
Diff104-bug23-wildcard: msg: 2, case: 2
pass-diff3-synth3: msg: 26, case: 26
diff59-report4-multi_bits_merge: msg: 14, case: 8
pass-diff157-report23-clocklist: msg: 8, case: 8","Diff59-report4-multi_bits_merge: msg: 8, case: 8
Diff75-line_no3: msg: 1, case: 1
Diff62-diff10-operator: msg: 1, case: 1
Diff140-line_no6-conv: msg: 3, case: 3
Diff4-interface: msg: 3, case: 3
Diff125-diff20-logic_optimization: msg: 2, case: 2
pass-diff128-synth25-unsynthesizable-lint_error_STARC05-2.5.1.5a: msg: 3, case: 1
diff59-report4-multi_bits_merge: msg: 14, case: 8
Diff18-irregular2: msg: 242, case: 48
pass-diff157-report23-clocklist: msg: 8, case: 8","Diff3-synth3-mux_and: msg: 26, case: 26
Diff59-report4-multi_bits_merge: msg: 10, case: 8
Diff75-line_no3: msg: 1, case: 1
Diff62-diff10-operator: msg: 1, case: 1
Diff125-diff20-logic_optimization: msg: 4, case: 4
Diff140-line_no6-conv: msg: 3, case: 3
Diff104-bug23-wildcard: msg: 2, case: 2
Diff4-interface: msg: 3, case: 3
pass-diff128-synth25-unsynthesizable-lint_error_STARC05-2.5.1.5a: msg: 3, case: 1
pass-diff3-synth3: msg: 26, case: 26
diff59-report4-multi_bits_merge: msg: 14, case: 8
Diff18-irregular2: msg: 242, case: 48
pass-diff157-report23-clocklist: msg: 8, case: 8",,,
AcSyncCtrlPath,,UserDefinedCell,synchronizing cell\(cell name : .*\),634,548,13,0,0,0.00%,633,547,11,0,0,0.00%,"Diff59-report4-multi_bits_merge: msg: 2, case: 2
Diff75-line_no3: msg: 1, case: 1
Diff140-line_no6-conv: msg: 1, case: 1
Diff48-bug9-black_box-sync_cell: msg: 6, case: 6
Diff71-report6-black_box: msg: 4, case: 4
diff59-report4-multi_bits_merge: msg: 4, case: 2
pass-diff147-report21-multi_bits_merge: msg: 2, case: 1","Diff59-report4-multi_bits_merge: msg: 2, case: 2
Diff75-line_no3: msg: 1, case: 1
Diff140-line_no6-conv: msg: 1, case: 1
Diff71-report6-black_box: msg: 4, case: 4
Diff104-bug23-wildcard: msg: 4, case: 4
diff59-report4-multi_bits_merge: msg: 4, case: 2
pass-diff147-report21-multi_bits_merge: msg: 2, case: 1
Diff18-irregular2: msg: 1, case: 1","Diff59-report4-multi_bits_merge: msg: 2, case: 2
Diff75-line_no3: msg: 1, case: 1
Diff140-line_no6-conv: msg: 1, case: 1
Diff48-bug9-black_box-sync_cell: msg: 6, case: 6
Diff71-report6-black_box: msg: 8, case: 4
Diff104-bug23-wildcard: msg: 4, case: 4
diff59-report4-multi_bits_merge: msg: 4, case: 2
pass-diff147-report21-multi_bits_merge: msg: 2, case: 1
Diff18-irregular2: msg: 1, case: 1",,,
AcSyncCtrlPath,,UserDefinedQual,qualifier .* defined on destination,44,44,0,0,0,0.00%,44,44,0,0,0,0.00%,,,,,,
AcSyncDataPath,,CGICAutoInferred,Clock Gate Synchronization \(auto-detected clock gating\),274,247,8,0,0,0.00%,267,240,10,0,0,0.00%,"Diff59-report4-multi_bits_merge: msg: 2, case: 2
Diff75-line_no3: msg: 1, case: 1
Diff35-synth8-1&1'b1: msg: 3, case: 3
Diff140-line_no6-conv: msg: 1, case: 1
Diff104-bug23-wildcard: msg: 2, case: 2
diff59-report4-multi_bits_merge: msg: 12, case: 6","Diff5-bug1-mux_latch: msg: 6, case: 6
Diff59-report4-multi_bits_merge: msg: 2, case: 2
Diff75-line_no3: msg: 1, case: 1
Diff45-bug7-cgic: msg: 1, case: 1
Diff140-line_no6-conv: msg: 1, case: 1
diff59-report4-multi_bits_merge: msg: 12, case: 6","Diff5-bug1-mux_latch: msg: 6, case: 6
Diff59-report4-multi_bits_merge: msg: 2, case: 2
Diff75-line_no3: msg: 1, case: 1
Diff35-synth8-1&1'b1: msg: 3, case: 3
Diff45-bug7-cgic: msg: 1, case: 1
Diff140-line_no6-conv: msg: 1, case: 1
Diff104-bug23-wildcard: msg: 2, case: 2
diff59-report4-multi_bits_merge: msg: 12, case: 6",,,
AcSyncDataPath,,CGICLibraryCell,Clock Gate Synchronization \(library clock gating cell\),2,2,0,0,0,0.00%,2,2,0,0,0,0.00%,"pass-diff63-syncth14: msg: 2, case: 2","pass-diff63-syncth14: msg: 2, case: 2","pass-diff63-syncth14: msg: 2, case: 2",,,
AcSyncDataPath,,CGICUserDefinedCell,Clock Gate Synchronization \(user-defined clock gating cell\),20,5,10,0,0,0.00%,20,5,10,0,0,0.00%,"diff59-report4-multi_bits_merge: msg: 20, case: 5","diff59-report4-multi_bits_merge: msg: 20, case: 5","diff59-report4-multi_bits_merge: msg: 20, case: 5",,,
AcSyncDataPath,,CGICUserDefinedQual,Clock Based User-Defined Qualifier,20,10,3,0,0,0.00%,20,10,3,0,0,0.00%,"Diff140-line_no6-conv: msg: 3, case: 3
pass-diff63-syncth14: msg: 20, case: 10","Diff140-line_no6-conv: msg: 3, case: 3
pass-diff63-syncth14: msg: 20, case: 10","Diff140-line_no6-conv: msg: 3, case: 3
pass-diff63-syncth14: msg: 20, case: 10",,,
AcSyncDataPath,,MuxSelect,Mux-select sync,331,306,9,0,0,0.00%,307,288,12,0,0,0.00%,"Diff3-synth3-mux_and: msg: 3, case: 3
Diff8-algorithm2: msg: 2, case: 2
Diff59-report4-multi_bits_merge: msg: 4, case: 4
pass-diff63-syncth14: msg: 14, case: 12
diff59-report4-multi_bits_merge: msg: 9, case: 5","Diff59-report4-multi_bits_merge: msg: 4, case: 4
Diff5-bug1-mux_latch: msg: 8, case: 8
pass-diff63-syncth14: msg: 3, case: 3
diff59-report4-multi_bits_merge: msg: 8, case: 4","Diff3-synth3-mux_and: msg: 3, case: 3
Diff8-algorithm2: msg: 2, case: 2
Diff59-report4-multi_bits_merge: msg: 4, case: 4
Diff5-bug1-mux_latch: msg: 8, case: 8
pass-diff63-syncth14: msg: 17, case: 15
diff59-report4-multi_bits_merge: msg: 9, case: 5",,,
AcSyncDataPath,,RecirculationMux,"Recirculation flop.*
/
Enable Based Synchronizer
/
Enable Based User-Defined Qualifier",360,324,16,0,0,0.00%,376,340,38,0,0,0.00%,"Diff59-report4-multi_bits_merge: msg: 8, case: 5
Diff75-line_no3: msg: 5, case: 5
Diff35-synth8-1&1'b1: msg: 3, case: 3
Diff140-line_no6-conv: msg: 1, case: 1
diff59-report4-multi_bits_merge: msg: 10, case: 5
pass-diff63-syncth14: msg: 2, case: 2
pass-diff157-report23-clocklist: msg: 2, case: 2","Diff32-diff5-dest_qualifer: msg: 2, case: 2
Diff5-bug1-mux_latch: msg: 6, case: 6
Diff59-report4-multi_bits_merge: msg: 8, case: 5
Diff75-line_no3: msg: 5, case: 5
Diff67-diff11-latch: msg: 16, case: 16
Diff108-synth21-data_const: msg: 2, case: 2
diff59-report4-multi_bits_merge: msg: 10, case: 5
pass-diff157-report23-clocklist: msg: 2, case: 2","Diff32-diff5-dest_qualifer: msg: 2, case: 2
Diff5-bug1-mux_latch: msg: 6, case: 6
Diff59-report4-multi_bits_merge: msg: 11, case: 5
Diff75-line_no3: msg: 5, case: 5
Diff35-synth8-1&1'b1: msg: 3, case: 3
Diff67-diff11-latch: msg: 16, case: 16
Diff140-line_no6-conv: msg: 1, case: 1
Diff108-synth21-data_const: msg: 2, case: 2
diff59-report4-multi_bits_merge: msg: 10, case: 5
pass-diff63-syncth14: msg: 2, case: 2
pass-diff157-report23-clocklist: msg: 2, case: 2",,,
AcSyncDataPath,,ValidGate,"Synchronization at And gate.*
/
Merges with valid .* qualifier",657,582,32,0,0,0.00%,693,608,61,0,0,0.00%,"Diff59-report4-multi_bits_merge: msg: 14, case: 8
Diff75-line_no3: msg: 2, case: 2
Diff35-synth8-1&1'b1: msg: 6, case: 6
Diff25-synth5-mux_and: msg: 2, case: 2
Diff140-line_no6-conv: msg: 2, case: 2
Diff78-bug15-and_gate: msg: 4, case: 4
Diff92-algorithm3-merge_with_other_source: msg: 4, case: 2
diff59-report4-multi_bits_merge: msg: 18, case: 8
pass-diff63-syncth14: msg: 3, case: 3","Diff7-bug2-src_same_as_qual_src: msg: 5, case: 5
Diff59-report4-multi_bits_merge: msg: 14, case: 8
Diff75-line_no3: msg: 2, case: 2
Diff32-diff5-dest_qualifer: msg: 2, case: 2
Diff36-bug4-user_defined_qualifier: msg: 20, case: 14
Diff72-report7-multi_bits_merge: msg: 4, case: 4
Diff140-line_no6-conv: msg: 2, case: 2
Diff5-bug1-mux_latch: msg: 18, case: 18
pass-diff63-syncth14: msg: 16, case: 14
diff59-report4-multi_bits_merge: msg: 19, case: 9","Diff7-bug2-src_same_as_qual_src: msg: 5, case: 5
Diff59-report4-multi_bits_merge: msg: 18, case: 8
Diff75-line_no3: msg: 2, case: 2
Diff35-synth8-1&1'b1: msg: 6, case: 6
Diff32-diff5-dest_qualifer: msg: 2, case: 2
Diff25-synth5-mux_and: msg: 2, case: 2
Diff36-bug4-user_defined_qualifier: msg: 20, case: 14
Diff72-report7-multi_bits_merge: msg: 4, case: 4
Diff140-line_no6-conv: msg: 2, case: 2
Diff78-bug15-and_gate: msg: 4, case: 4
Diff5-bug1-mux_latch: msg: 18, case: 18
Diff92-algorithm3-merge_with_other_source: msg: 4, case: 2
pass-diff63-syncth14: msg: 19, case: 17
diff59-report4-multi_bits_merge: msg: 19, case: 9",,,
AcUnsyncCtrlPath,,CtrlClkDomainMismatch,Clock domains of destination instance and synchronizer flop do not match,179,120,4,0,0,0.00%,202,135,21,0,0,0.00%,"Diff63-synth14-vague_match: msg: 4, case: 4
Diff157-report23-clocklist: msg: 1, case: 1
pass-diff63-syncth14: msg: 2, case: 2
pass-diff80-report9: msg: 2, case: 2","Diff63-synth14-vague_match: msg: 3, case: 2
Diff157-report23-clocklist: msg: 2, case: 1
Diff5-bug1-mux_latch: msg: 12, case: 12
Diff38-diff6-clock_info05: msg: 6, case: 2
pass-diff63-syncth14: msg: 8, case: 5
pass-diff80-report9: msg: 2, case: 2","Diff63-synth14-vague_match: msg: 6, case: 4
Diff157-report23-clocklist: msg: 3, case: 1
Diff5-bug1-mux_latch: msg: 12, case: 12
Diff38-diff6-clock_info05: msg: 6, case: 2
pass-diff63-syncth14: msg: 10, case: 7
pass-diff80-report9: msg: 2, case: 2",,,
AcUnsyncCtrlPath,,CtrlPotentialSynRstUndefined,Sync reset used in multi-flop synchronizer,379,351,8,0,0,0.00%,189,186,14,0,0,0.00%,"Diff63-synth14-vague_match: msg: 8, case: 8
pass-diff63-syncth14: msg: 190, case: 168","Diff34-synth7-shift_register: msg: 2, case: 2
Diff5-bug1-mux_latch: msg: 12, case: 12
pass-diff63-syncth14: msg: 1, case: 1","Diff63-synth14-vague_match: msg: 8, case: 8
Diff34-synth7-shift_register: msg: 2, case: 2
Diff5-bug1-mux_latch: msg: 12, case: 12
pass-diff63-syncth14: msg: 191, case: 169",,,
AcUnsyncCtrlPath,,InvalidSyncCell,Invalid synchronizer .*,266,164,65,0,0,0.00%,346,97,16,0,0,0.00%,"Diff9-Multi_reasons1: msg: 13, case: 12
Diff9-multi_reasons1: msg: 52, case: 47
pass-diff63-syncth14: msg: 4, case: 2
pass-diff80-report9: msg: 9, case: 7","Diff5-bug1-mux_latch: msg: 16, case: 8
pass-Diff9-Multi_reasons1_InvalidSyncCell(Invalid synchronizer module/cell TOP2): msg: 78, case: 78
pass-Diff9-Multi_reasons1_InvalidSyncCell(Invalid synchronizer module/cell TOP1): msg: 75, case: 75
pass-diff80-report9: msg: 9, case: 7","Diff9-Multi_reasons1: msg: 13, case: 12
Diff9-multi_reasons1: msg: 52, case: 47
Diff5-bug1-mux_latch: msg: 16, case: 8
pass-Diff9-Multi_reasons1_InvalidSyncCell(Invalid synchronizer module/cell TOP2): msg: 78, case: 78
pass-Diff9-Multi_reasons1_InvalidSyncCell(Invalid synchronizer module/cell TOP1): msg: 75, case: 75
pass-diff63-syncth14: msg: 4, case: 2
pass-diff80-report9: msg: 9, case: 7",,,
AcUnsyncCtrlPath,,MultiFanout,Destination instance is driving multiple paths,403,378,10,0,0,0.00%,211,207,0,0,0,0.00%,"Diff5-bug1-mux_latch: msg: 7, case: 7
Diff4-interface: msg: 3, case: 3
pass-diff63-syncth14: msg: 185, case: 170","pass-diff63-syncth14: msg: 3, case: 3","Diff5-bug1-mux_latch: msg: 7, case: 7
Diff4-interface: msg: 3, case: 3
pass-diff63-syncth14: msg: 188, case: 173",,,
AcUnsyncCtrlPath,,NonstaticComboInCrossing,Combinational logic used between crossing,257,154,6,0,0,0.00%,298,188,47,0,0,0.00%,"Diff115-bug27-version_difference: msg: 5, case: 1
Diff62-diff10-operator: msg: 1, case: 1","Diff115-bug27-version_difference: msg: 5, case: 1
Diff3-synth3-mux_and: msg: 26, case: 26
Diff5-bug1-mux_latch: msg: 16, case: 9
pass-diff3-synth3: msg: 26, case: 26","Diff115-bug27-version_difference: msg: 10, case: 1
Diff3-synth3-mux_and: msg: 26, case: 26
Diff5-bug1-mux_latch: msg: 16, case: 9
Diff62-diff10-operator: msg: 1, case: 1
pass-diff3-synth3: msg: 26, case: 26",,,
AcUnsyncCtrlPath,,UnsyncSyncRst,Unsynchronized synchronous reset,152,99,55,0,0,0.00%,207,98,13,0,0,0.00%,"Diff59-report4-multi_bits_merge: msg: 1, case: 1
Diff17-Multi_reasons6: msg: 40, case: 13
Diff71-report6-black_box: msg: 1, case: 1
Diff80-report9-clock_clocklist: msg: 34, case: 7
Diff9-Multi_reasons1: msg: 14, case: 3
diff59-report4-multi_bits_merge: msg: 2, case: 1","Diff59-report4-multi_bits_merge: msg: 1, case: 1
Diff34-synth7-shift_register: msg: 6, case: 6
Diff5-bug1-mux_latch: msg: 6, case: 6
pass-Diff9-Multi_reasons1_UnsyncSyncRst(Unsynchronized synchronous reset): msg: 96, case: 84
diff59-report4-multi_bits_merge: msg: 2, case: 1
pass-diff63-syncth14: msg: 1, case: 1","Diff59-report4-multi_bits_merge: msg: 1, case: 1
Diff17-Multi_reasons6: msg: 40, case: 13
Diff71-report6-black_box: msg: 1, case: 1
Diff80-report9-clock_clocklist: msg: 34, case: 7
Diff9-Multi_reasons1: msg: 14, case: 3
Diff34-synth7-shift_register: msg: 6, case: 6
Diff5-bug1-mux_latch: msg: 6, case: 6
pass-Diff9-Multi_reasons1_UnsyncSyncRst(Unsynchronized synchronous reset): msg: 96, case: 84
diff59-report4-multi_bits_merge: msg: 2, case: 1
pass-diff63-syncth14: msg: 1, case: 1",,,
AcUnsyncDataPath,,InvalidGate,Gating logic not accepted: gate-type invalid,156,136,20,0,0,0.00%,79,71,0,0,0,0.00%,"Diff36-bug4-user_defined_qualifier: msg: 20, case: 14
Diff72-report7-multi_bits_merge: msg: 4, case: 4
pass-diff63-syncth14: msg: 14, case: 14
pass-diff147-report21-multi_bits_merge: msg: 6, case: 6
diff59-report4-multi_bits_merge: msg: 4, case: 2","pass-diff147-report21-multi_bits_merge: msg: 6, case: 6","Diff36-bug4-user_defined_qualifier: msg: 20, case: 14
Diff72-report7-multi_bits_merge: msg: 4, case: 4
pass-diff63-syncth14: msg: 14, case: 14
pass-diff147-report21-multi_bits_merge: msg: 6, case: 6
diff59-report4-multi_bits_merge: msg: 4, case: 2",,,
AcUnsyncDataPath,,NoDestMuxDataPin,Gating logic not accepted: only sources drive MUX data inputs; atleast one destination domain signal should drive a MUX data input,51,26,0,0,0,0.00%,55,32,11,0,0,0.00%,,"Diff8-algorithm2: msg: 2, case: 2
Diff5-bug1-mux_latch: msg: 9, case: 9
pass-diff63-syncth14: msg: 9, case: 3","Diff8-algorithm2: msg: 2, case: 2
Diff5-bug1-mux_latch: msg: 9, case: 9
pass-diff63-syncth14: msg: 9, case: 3",,,
AcUnsyncDataPath,,QualMergesOtherSrc,"User-defined qualifier merges with another source with non-deterministic enable condition before gating logic
/
Qualifier merges with another source with non-deterministic enable condition before gating logic",138,110,2,0,0,0.00%,106,95,6,0,0,0.00%,"Diff36-bug4-user_defined_qualifier: msg: 2, case: 2
Diff72-report7-multi_bits_merge: msg: 2, case: 2
diff59-report4-multi_bits_merge: msg: 1, case: 1
pass-diff63-syncth14: msg: 26, case: 16","Diff5-bug1-mux_latch: msg: 2, case: 2
Diff92-algorithm3-merge_with_other_source: msg: 4, case: 2
pass-diff63-syncth14: msg: 4, case: 4
diff59-report4-multi_bits_merge: msg: 4, case: 2","Diff36-bug4-user_defined_qualifier: msg: 2, case: 2
Diff72-report7-multi_bits_merge: msg: 2, case: 2
Diff5-bug1-mux_latch: msg: 2, case: 2
Diff92-algorithm3-merge_with_other_source: msg: 4, case: 2
diff59-report4-multi_bits_merge: msg: 5, case: 3
pass-diff63-syncth14: msg: 30, case: 20",,,
AcUnsyncDataPath,,QualMergesSameSrc,"Qualifier merges with the same source before gating logic
/
User-defined qualifier merges with the same source before gating logic",124,123,2,0,0,0.00%,121,120,8,0,0,0.00%,"Diff63-synth14-vague_match: msg: 2, case: 2
pass-diff63-syncth14: msg: 6, case: 6","Diff78-bug15-and_gate: msg: 4, case: 4
Diff5-bug1-mux_latch: msg: 2, case: 2
Diff63-synth14-vague_match: msg: 2, case: 2","Diff78-bug15-and_gate: msg: 4, case: 4
Diff5-bug1-mux_latch: msg: 2, case: 2
Diff63-synth14-vague_match: msg: 2, case: 2
pass-diff63-syncth14: msg: 6, case: 6",,,
AcUnsyncDataPath,,QualMuxDataPin,"Gating logic not accepted: source and qualifier drive MUX data inputs
/
Gating logic not accepted: source and user-defined qualifier drive MUX data inputs",19,17,0,0,0,0.00%,20,17,1,0,0,0.00%,"pass-diff63-syncth14: msg: 2, case: 2","Diff125-diff20-logic_optimization: msg: 1, case: 1
diff59-report4-multi_bits_merge: msg: 1, case: 1
pass-diff63-syncth14: msg: 1, case: 1","Diff125-diff20-logic_optimization: msg: 1, case: 1
diff59-report4-multi_bits_merge: msg: 1, case: 1
pass-diff63-syncth14: msg: 3, case: 3",,,
AcUnsyncDataPath,,SrcMuxSelPin,Gating logic not accepted: source drives MUX select input,67,54,0,0,0,0.00%,38,29,6,0,0,0.00%,"pass-diff63-syncth14: msg: 6, case: 6","Diff25-synth5-mux_and: msg: 2, case: 2
Diff5-bug1-mux_latch: msg: 4, case: 4","Diff25-synth5-mux_and: msg: 2, case: 2
Diff5-bug1-mux_latch: msg: 4, case: 4
pass-diff63-syncth14: msg: 6, case: 6",,,
AcUnsyncDataPath,,SrcSameAsQualSrc,Qualifier not accepted: crossing source is the same as source of qualifier,156,156,11,0,0,0.00%,141,141,0,0,0,0.00%,"Diff7-bug2-src_same_as_qual_src: msg: 5, case: 5
Diff80-report9-clock_clocklist: msg: 2, case: 2
Diff12-diff1-src_converge: msg: 4, case: 4
pass-diff63-syncth14: msg: 4, case: 4",,"Diff7-bug2-src_same_as_qual_src: msg: 5, case: 5
Diff80-report9-clock_clocklist: msg: 2, case: 2
Diff12-diff1-src_converge: msg: 4, case: 4
pass-diff63-syncth14: msg: 4, case: 4",,,
