{
  "creator": "Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)",
  "modules": {
    "counter": {
      "attributes": {
        "STRUCTURAL_NETLIST": "yes",
        "ECO_CHECKSUM": "b585a2ee",
        "hdlname": "\\counter",
        "top": "00000000000000000000000000000001",
        "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:18.1-67.10"
      },
      "ports": {
        "reset": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "VCC": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:36.7-37.24"
          },
          "connections": {
            "P": [ 5 ]
          }
        },
        "clk_IBUF_BUFG_inst": {
          "hide_name": 0,
          "type": "BUFG",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:38.8-40.27"
          },
          "connections": {
            "I": [ 6 ],
            "O": [ 7 ]
          }
        },
        "clk_IBUF_inst": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "CCIO_EN": "TRUE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:43.5-45.22"
          },
          "connections": {
            "I": [ 3 ],
            "O": [ 6 ]
          }
        },
        "count_i_1": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:48.5-50.20"
          },
          "connections": {
            "I0": [ 8 ],
            "O": [ 9 ]
          }
        },
        "count_reg": {
          "hide_name": 0,
          "type": "FDCE",
          "parameters": {
            "INIT": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:53.5-58.20"
          },
          "connections": {
            "C": [ 7 ],
            "CE": [ 5 ],
            "CLR": [ 10 ],
            "D": [ 9 ],
            "Q": [ 8 ]
          }
        },
        "q_OBUF_inst": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:59.8-61.15"
          },
          "connections": {
            "I": [ 8 ],
            "O": [ 4 ]
          }
        },
        "reset_IBUF_inst": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "CCIO_EN": "TRUE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:64.5-66.24"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 10 ]
          }
        }
      },
      "netnames": {
        "<const1>": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:26.8-26.17"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:23.9-23.12"
          }
        },
        "clk_IBUF": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:28.8-28.16"
          }
        },
        "clk_IBUF_BUFG": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:29.8-29.21"
          }
        },
        "p_0_in": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:30.8-30.14"
          }
        },
        "q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:24.10-24.11"
          }
        },
        "q_OBUF": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:32.8-32.14"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:22.9-22.14"
          }
        },
        "reset_IBUF": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "simple-designs/counter/outputs_vivado_xilinx_7/netlist.v:34.8-34.18"
          }
        }
      }
    }
  }
}
