

================================================================
== Vitis HLS Report for 'QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6'
================================================================
* Date:           Wed May 25 23:55:18 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  3.791 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  1.980 us|  1.980 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_02_VITIS_LOOP_251_6  |       64|       64|         1|          1|          1|    64|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.79>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_03279958_lcssa1088_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279958_lcssa1088_reload"   --->   Operation 7 'read' 'p_0_0_03279958_lcssa1088_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_03278862_lcssa1024_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278862_lcssa1024_reload"   --->   Operation 8 'read' 'p_0_0_03278862_lcssa1024_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_03279949_lcssa1082_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279949_lcssa1082_reload"   --->   Operation 9 'read' 'p_0_0_03279949_lcssa1082_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_03278853_lcssa1018_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278853_lcssa1018_reload"   --->   Operation 10 'read' 'p_0_0_03278853_lcssa1018_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_03279952_lcssa1084_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279952_lcssa1084_reload"   --->   Operation 11 'read' 'p_0_0_03279952_lcssa1084_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_03278856_lcssa1020_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278856_lcssa1020_reload"   --->   Operation 12 'read' 'p_0_0_03278856_lcssa1020_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_03279955_lcssa1086_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279955_lcssa1086_reload"   --->   Operation 13 'read' 'p_0_0_03279955_lcssa1086_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_03278859_lcssa1022_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278859_lcssa1022_reload"   --->   Operation 14 'read' 'p_0_0_03278859_lcssa1022_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv_i_i_i2390910_lcssa1056_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390910_lcssa1056_reload"   --->   Operation 15 'read' 'conv_i_i_i2390910_lcssa1056_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_03279814_lcssa992_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279814_lcssa992_reload"   --->   Operation 16 'read' 'p_0_0_03279814_lcssa992_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_i_i_i2390901_lcssa1050_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390901_lcssa1050_reload"   --->   Operation 17 'read' 'conv_i_i_i2390901_lcssa1050_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_0_03279805_lcssa986_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279805_lcssa986_reload"   --->   Operation 18 'read' 'p_0_0_03279805_lcssa986_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_i_i_i2390904_lcssa1052_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390904_lcssa1052_reload"   --->   Operation 19 'read' 'conv_i_i_i2390904_lcssa1052_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_0_03279808_lcssa988_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279808_lcssa988_reload"   --->   Operation 20 'read' 'p_0_0_03279808_lcssa988_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_i_i_i2390907_lcssa1054_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390907_lcssa1054_reload"   --->   Operation 21 'read' 'conv_i_i_i2390907_lcssa1054_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_0_0_03279811_lcssa990_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279811_lcssa990_reload"   --->   Operation 22 'read' 'p_0_0_03279811_lcssa990_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_0_03279922_lcssa1064_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279922_lcssa1064_reload"   --->   Operation 23 'read' 'p_0_0_03279922_lcssa1064_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_0_03278826_lcssa1000_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278826_lcssa1000_reload"   --->   Operation 24 'read' 'p_0_0_03278826_lcssa1000_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_0_03279913_lcssa1058_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279913_lcssa1058_reload"   --->   Operation 25 'read' 'p_0_0_03279913_lcssa1058_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_0_03278817_lcssa994_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278817_lcssa994_reload"   --->   Operation 26 'read' 'p_0_0_03278817_lcssa994_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_0_0_03279916_lcssa1060_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279916_lcssa1060_reload"   --->   Operation 27 'read' 'p_0_0_03279916_lcssa1060_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_0_0_03278820_lcssa996_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278820_lcssa996_reload"   --->   Operation 28 'read' 'p_0_0_03278820_lcssa996_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_0_0_03279919_lcssa1062_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279919_lcssa1062_reload"   --->   Operation 29 'read' 'p_0_0_03279919_lcssa1062_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_0_0_03278823_lcssa998_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278823_lcssa998_reload"   --->   Operation 30 'read' 'p_0_0_03278823_lcssa998_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_i_i_i2390874_lcssa1032_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390874_lcssa1032_reload"   --->   Operation 31 'read' 'conv_i_i_i2390874_lcssa1032_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_0_0_03279778_lcssa968_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279778_lcssa968_reload"   --->   Operation 32 'read' 'p_0_0_03279778_lcssa968_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_i_i_i2390865_lcssa1026_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390865_lcssa1026_reload"   --->   Operation 33 'read' 'conv_i_i_i2390865_lcssa1026_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_0_0_03279769_lcssa962_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279769_lcssa962_reload"   --->   Operation 34 'read' 'p_0_0_03279769_lcssa962_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_i_i_i2390868_lcssa1028_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390868_lcssa1028_reload"   --->   Operation 35 'read' 'conv_i_i_i2390868_lcssa1028_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_0_0_03279772_lcssa964_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279772_lcssa964_reload"   --->   Operation 36 'read' 'p_0_0_03279772_lcssa964_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_i_i_i2390871_lcssa1030_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390871_lcssa1030_reload"   --->   Operation 37 'read' 'conv_i_i_i2390871_lcssa1030_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_0_0_03279775_lcssa966_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279775_lcssa966_reload"   --->   Operation 38 'read' 'p_0_0_03279775_lcssa966_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_0_0_03279934_lcssa1072_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279934_lcssa1072_reload"   --->   Operation 39 'read' 'p_0_0_03279934_lcssa1072_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_0_0_03278838_lcssa1008_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278838_lcssa1008_reload"   --->   Operation 40 'read' 'p_0_0_03278838_lcssa1008_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_0_0_03279925_lcssa1066_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279925_lcssa1066_reload"   --->   Operation 41 'read' 'p_0_0_03279925_lcssa1066_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_0_0_03278829_lcssa1002_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278829_lcssa1002_reload"   --->   Operation 42 'read' 'p_0_0_03278829_lcssa1002_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_0_0_03279928_lcssa1068_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279928_lcssa1068_reload"   --->   Operation 43 'read' 'p_0_0_03279928_lcssa1068_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_0_0_03278832_lcssa1004_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278832_lcssa1004_reload"   --->   Operation 44 'read' 'p_0_0_03278832_lcssa1004_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_0_0_03279931_lcssa1070_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279931_lcssa1070_reload"   --->   Operation 45 'read' 'p_0_0_03279931_lcssa1070_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_0_0_03278835_lcssa1006_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278835_lcssa1006_reload"   --->   Operation 46 'read' 'p_0_0_03278835_lcssa1006_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv_i_i_i2390886_lcssa1040_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390886_lcssa1040_reload"   --->   Operation 47 'read' 'conv_i_i_i2390886_lcssa1040_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_0_0_03279790_lcssa976_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279790_lcssa976_reload"   --->   Operation 48 'read' 'p_0_0_03279790_lcssa976_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_i_i_i2390877_lcssa1034_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390877_lcssa1034_reload"   --->   Operation 49 'read' 'conv_i_i_i2390877_lcssa1034_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_0_0_03279781_lcssa970_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279781_lcssa970_reload"   --->   Operation 50 'read' 'p_0_0_03279781_lcssa970_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_i_i_i2390880_lcssa1036_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390880_lcssa1036_reload"   --->   Operation 51 'read' 'conv_i_i_i2390880_lcssa1036_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_0_0_03279784_lcssa972_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279784_lcssa972_reload"   --->   Operation 52 'read' 'p_0_0_03279784_lcssa972_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv_i_i_i2390883_lcssa1038_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390883_lcssa1038_reload"   --->   Operation 53 'read' 'conv_i_i_i2390883_lcssa1038_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_0_0_03279787_lcssa974_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279787_lcssa974_reload"   --->   Operation 54 'read' 'p_0_0_03279787_lcssa974_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_0_0_03279947_lcssa1080_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279947_lcssa1080_reload"   --->   Operation 55 'read' 'p_0_0_03279947_lcssa1080_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_0_0_03278851_lcssa1016_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278851_lcssa1016_reload"   --->   Operation 56 'read' 'p_0_0_03278851_lcssa1016_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_0_0_03279938_lcssa1074_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279938_lcssa1074_reload"   --->   Operation 57 'read' 'p_0_0_03279938_lcssa1074_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_0_03278842_lcssa1010_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278842_lcssa1010_reload"   --->   Operation 58 'read' 'p_0_0_03278842_lcssa1010_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_0_0_03279941_lcssa1076_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279941_lcssa1076_reload"   --->   Operation 59 'read' 'p_0_0_03279941_lcssa1076_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_0_03278845_lcssa1012_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278845_lcssa1012_reload"   --->   Operation 60 'read' 'p_0_0_03278845_lcssa1012_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_0_03279944_lcssa1078_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279944_lcssa1078_reload"   --->   Operation 61 'read' 'p_0_0_03279944_lcssa1078_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_0_03278848_lcssa1014_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03278848_lcssa1014_reload"   --->   Operation 62 'read' 'p_0_0_03278848_lcssa1014_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv_i_i_i2390899_lcssa1048_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390899_lcssa1048_reload"   --->   Operation 63 'read' 'conv_i_i_i2390899_lcssa1048_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_0_0_03279803_lcssa984_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279803_lcssa984_reload"   --->   Operation 64 'read' 'p_0_0_03279803_lcssa984_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_i_i_i2390890_lcssa1042_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390890_lcssa1042_reload"   --->   Operation 65 'read' 'conv_i_i_i2390890_lcssa1042_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_0_0_03279794_lcssa978_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279794_lcssa978_reload"   --->   Operation 66 'read' 'p_0_0_03279794_lcssa978_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_i_i_i2390893_lcssa1044_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390893_lcssa1044_reload"   --->   Operation 67 'read' 'conv_i_i_i2390893_lcssa1044_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_0_0_03279797_lcssa980_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279797_lcssa980_reload"   --->   Operation 68 'read' 'p_0_0_03279797_lcssa980_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv_i_i_i2390896_lcssa1046_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i2390896_lcssa1046_reload"   --->   Operation 69 'read' 'conv_i_i_i2390896_lcssa1046_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_0_0_03279800_lcssa982_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_03279800_lcssa982_reload"   --->   Operation 70 'read' 'p_0_0_03279800_lcssa982_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader774.preheader"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [src/QRD.cpp:250]   --->   Operation 75 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.81ns)   --->   "%icmp_ln250 = icmp_eq  i7 %indvar_flatten_load, i7 64" [src/QRD.cpp:250]   --->   Operation 77 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.77ns)   --->   "%add_ln250_1 = add i7 %indvar_flatten_load, i7 1" [src/QRD.cpp:250]   --->   Operation 78 'add' 'add_ln250_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250, void %.preheader774, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2382.preheader.exitStub" [src/QRD.cpp:250]   --->   Operation 79 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [src/QRD.cpp:251]   --->   Operation 80 'load' 'j_load' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [src/QRD.cpp:250]   --->   Operation 81 'load' 'i_load' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.79ns)   --->   "%add_ln250 = add i4 %i_load, i4 1" [src/QRD.cpp:250]   --->   Operation 82 'add' 'add_ln250' <Predicate = (!icmp_ln250)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_02_VITIS_LOOP_251_6_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.72ns)   --->   "%icmp_ln251 = icmp_eq  i4 %j_load, i4 8" [src/QRD.cpp:251]   --->   Operation 85 'icmp' 'icmp_ln251' <Predicate = (!icmp_ln250)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.39ns)   --->   "%select_ln250 = select i1 %icmp_ln251, i4 0, i4 %j_load" [src/QRD.cpp:250]   --->   Operation 86 'select' 'select_ln250' <Predicate = (!icmp_ln250)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.39ns)   --->   "%select_ln250_1 = select i1 %icmp_ln251, i4 %add_ln250, i4 %i_load" [src/QRD.cpp:250]   --->   Operation 87 'select' 'select_ln250_1' <Predicate = (!icmp_ln250)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i4 %select_ln250_1" [src/QRD.cpp:252]   --->   Operation 88 'trunc' 'trunc_ln252' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_60_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln252, i3 0" [src/QRD.cpp:252]   --->   Operation 89 'bitconcatenate' 'tmp_60_cast' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i4 %select_ln250" [src/QRD.cpp:252]   --->   Operation 91 'zext' 'zext_ln252' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.78ns)   --->   "%add_ln252 = add i6 %tmp_60_cast, i6 %zext_ln252" [src/QRD.cpp:252]   --->   Operation 92 'add' 'add_ln252' <Predicate = (!icmp_ln250)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln252_1 = zext i6 %add_ln252" [src/QRD.cpp:252]   --->   Operation 93 'zext' 'zext_ln252_1' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%R_addr = getelementptr i16 %R, i64 0, i64 %zext_ln252_1" [src/QRD.cpp:252]   --->   Operation 94 'getelementptr' 'R_addr' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/QRD.cpp:130]   --->   Operation 95 'specloopname' 'specloopname_ln130' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.72ns)   --->   "%tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_03279800_lcssa982_reload_read, i16 %conv_i_i_i2390896_lcssa1046_reload_read, i16 %p_0_0_03279797_lcssa980_reload_read, i16 %conv_i_i_i2390893_lcssa1044_reload_read, i16 %p_0_0_03279794_lcssa978_reload_read, i16 %conv_i_i_i2390890_lcssa1042_reload_read, i16 %p_0_0_03279803_lcssa984_reload_read, i16 %conv_i_i_i2390899_lcssa1048_reload_read, i4 %select_ln250" [src/QRD.cpp:252]   --->   Operation 96 'mux' 'tmp_8' <Predicate = (!icmp_ln250)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.72ns)   --->   "%tmp_9 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_03278848_lcssa1014_reload_read, i16 %p_0_0_03279944_lcssa1078_reload_read, i16 %p_0_0_03278845_lcssa1012_reload_read, i16 %p_0_0_03279941_lcssa1076_reload_read, i16 %p_0_0_03278842_lcssa1010_reload_read, i16 %p_0_0_03279938_lcssa1074_reload_read, i16 %p_0_0_03278851_lcssa1016_reload_read, i16 %p_0_0_03279947_lcssa1080_reload_read, i4 %select_ln250" [src/QRD.cpp:252]   --->   Operation 97 'mux' 'tmp_9' <Predicate = (!icmp_ln250)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.72ns)   --->   "%tmp_10 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_03279787_lcssa974_reload_read, i16 %conv_i_i_i2390883_lcssa1038_reload_read, i16 %p_0_0_03279784_lcssa972_reload_read, i16 %conv_i_i_i2390880_lcssa1036_reload_read, i16 %p_0_0_03279781_lcssa970_reload_read, i16 %conv_i_i_i2390877_lcssa1034_reload_read, i16 %p_0_0_03279790_lcssa976_reload_read, i16 %conv_i_i_i2390886_lcssa1040_reload_read, i4 %select_ln250" [src/QRD.cpp:252]   --->   Operation 98 'mux' 'tmp_10' <Predicate = (!icmp_ln250)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.72ns)   --->   "%tmp_11 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_03278835_lcssa1006_reload_read, i16 %p_0_0_03279931_lcssa1070_reload_read, i16 %p_0_0_03278832_lcssa1004_reload_read, i16 %p_0_0_03279928_lcssa1068_reload_read, i16 %p_0_0_03278829_lcssa1002_reload_read, i16 %p_0_0_03279925_lcssa1066_reload_read, i16 %p_0_0_03278838_lcssa1008_reload_read, i16 %p_0_0_03279934_lcssa1072_reload_read, i4 %select_ln250" [src/QRD.cpp:252]   --->   Operation 99 'mux' 'tmp_11' <Predicate = (!icmp_ln250)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.72ns)   --->   "%tmp_12 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_03279775_lcssa966_reload_read, i16 %conv_i_i_i2390871_lcssa1030_reload_read, i16 %p_0_0_03279772_lcssa964_reload_read, i16 %conv_i_i_i2390868_lcssa1028_reload_read, i16 %p_0_0_03279769_lcssa962_reload_read, i16 %conv_i_i_i2390865_lcssa1026_reload_read, i16 %p_0_0_03279778_lcssa968_reload_read, i16 %conv_i_i_i2390874_lcssa1032_reload_read, i4 %select_ln250" [src/QRD.cpp:252]   --->   Operation 100 'mux' 'tmp_12' <Predicate = (!icmp_ln250)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.72ns)   --->   "%tmp_13 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_03278823_lcssa998_reload_read, i16 %p_0_0_03279919_lcssa1062_reload_read, i16 %p_0_0_03278820_lcssa996_reload_read, i16 %p_0_0_03279916_lcssa1060_reload_read, i16 %p_0_0_03278817_lcssa994_reload_read, i16 %p_0_0_03279913_lcssa1058_reload_read, i16 %p_0_0_03278826_lcssa1000_reload_read, i16 %p_0_0_03279922_lcssa1064_reload_read, i4 %select_ln250" [src/QRD.cpp:252]   --->   Operation 101 'mux' 'tmp_13' <Predicate = (!icmp_ln250)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.72ns)   --->   "%tmp_14 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_03279811_lcssa990_reload_read, i16 %conv_i_i_i2390907_lcssa1054_reload_read, i16 %p_0_0_03279808_lcssa988_reload_read, i16 %conv_i_i_i2390904_lcssa1052_reload_read, i16 %p_0_0_03279805_lcssa986_reload_read, i16 %conv_i_i_i2390901_lcssa1050_reload_read, i16 %p_0_0_03279814_lcssa992_reload_read, i16 %conv_i_i_i2390910_lcssa1056_reload_read, i4 %select_ln250" [src/QRD.cpp:252]   --->   Operation 102 'mux' 'tmp_14' <Predicate = (!icmp_ln250)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.72ns)   --->   "%tmp_15 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_03278859_lcssa1022_reload_read, i16 %p_0_0_03279955_lcssa1086_reload_read, i16 %p_0_0_03278856_lcssa1020_reload_read, i16 %p_0_0_03279952_lcssa1084_reload_read, i16 %p_0_0_03278853_lcssa1018_reload_read, i16 %p_0_0_03279949_lcssa1082_reload_read, i16 %p_0_0_03278862_lcssa1024_reload_read, i16 %p_0_0_03279958_lcssa1088_reload_read, i4 %select_ln250" [src/QRD.cpp:252]   --->   Operation 103 'mux' 'tmp_15' <Predicate = (!icmp_ln250)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.72ns)   --->   "%tmp_16 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %tmp_8, i16 %tmp_9, i16 %tmp_10, i16 %tmp_11, i16 %tmp_12, i16 %tmp_13, i16 %tmp_14, i16 %tmp_15, i4 %select_ln250_1" [src/QRD.cpp:252]   --->   Operation 104 'mux' 'tmp_16' <Predicate = (!icmp_ln250)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln252 = store i16 %tmp_16, i6 %R_addr" [src/QRD.cpp:252]   --->   Operation 105 'store' 'store_ln252' <Predicate = (!icmp_ln250)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 106 [1/1] (0.79ns)   --->   "%add_ln251 = add i4 %select_ln250, i4 1" [src/QRD.cpp:251]   --->   Operation 106 'add' 'add_ln251' <Predicate = (!icmp_ln250)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln250 = store i7 %add_ln250_1, i7 %indvar_flatten" [src/QRD.cpp:250]   --->   Operation 107 'store' 'store_ln250' <Predicate = (!icmp_ln250)> <Delay = 0.42>
ST_1 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln250 = store i4 %select_ln250_1, i4 %i" [src/QRD.cpp:250]   --->   Operation 108 'store' 'store_ln250' <Predicate = (!icmp_ln250)> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln251 = store i4 %add_ln251, i4 %j" [src/QRD.cpp:251]   --->   Operation 109 'store' 'store_ln251' <Predicate = (!icmp_ln250)> <Delay = 0.42>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader774.preheader"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln250)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 3.79ns
The critical path consists of the following:
	'alloca' operation ('j') [66]  (0 ns)
	'load' operation ('j_load', src/QRD.cpp:251) on local variable 'j' [144]  (0 ns)
	'icmp' operation ('icmp_ln251', src/QRD.cpp:251) [149]  (0.721 ns)
	'select' operation ('select_ln250', src/QRD.cpp:250) [150]  (0.391 ns)
	'mux' operation ('tmp_14', src/QRD.cpp:252) [166]  (0.721 ns)
	'mux' operation ('tmp_16', src/QRD.cpp:252) [168]  (0.721 ns)
	'store' operation ('store_ln252', src/QRD.cpp:252) of variable 'tmp_16', src/QRD.cpp:252 on array 'R' [169]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
