Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 27 22:31:29 2025
| Host         : jubu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file kr260_bd_wrapper_control_sets_placed.rpt
| Design       : kr260_bd_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   180 |
|    Minimum number of control sets                        |   180 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   312 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   180 |
| >= 0 to < 4        |    96 |
| >= 4 to < 6        |    21 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     2 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             479 |          119 |
| No           | No                    | Yes                    |             147 |           48 |
| No           | Yes                   | No                     |             423 |          154 |
| Yes          | No                    | No                     |             287 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             508 |          123 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                Enable Signal                                                                               |                                                                            Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                          |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                          |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                     | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                           |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                           |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                           |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                  |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                  | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                                 |                                                                                                                                                                       |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                       |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                    | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[1]_i_1_n_0                                                 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                          | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                          |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                        |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                 |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                    | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                      |                2 |              2 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                        |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                2 |              2 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                 |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                    | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_1[0]                    | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/areset                                                                                                        |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                      |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                        |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_1[0]                    | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_2[0]                    | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                 |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                        |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                 |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_2[0]                    | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_3[0]                    | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                         | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_4[0]                    | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                                                                        |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                  | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_5[0]                    | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                   | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                        |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                 |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                      | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                  |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                              |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                    | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[4]_0[0]                     |                                                                                                                                                                       |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                     |                                                                                                                                                                       |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_5[0]                    | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_4[0]                    | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg_n_0_[0]               |                2 |              2 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_3[0]                    | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                 |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                         | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_0                                                              | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                1 |              3 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                2 |              3 |         1.50 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                    | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                1 |              3 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                1 |              3 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                1 |              3 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                                                                    |                1 |              3 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                         |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                         |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                             | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                           |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                           |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                           |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                           | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                2 |              4 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                     | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[6]_i_1_n_0                                                                            |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                         |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                       |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                           | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                         | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                             | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                           |                2 |              4 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                           | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                3 |              4 |         1.33 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                  | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                       |                2 |              4 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                             | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                           |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                           | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1069]_i_1_n_0                                                                             | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[6]_i_1__0_n_0                                                                        |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                             | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                           |                2 |              4 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                     |                2 |              4 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                         |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                           | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                   |                6 |              6 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                    | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                   |                3 |              6 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                   |                6 |              6 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                       | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0] |                2 |              6 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                 | kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                               |                2 |              6 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                    | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                   |                3 |              6 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                 | kr260_bd_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                               |                2 |              6 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                       | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0] |                3 |              6 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                     | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                1 |              7 |         7.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                      | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                2 |              7 |         3.50 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0                                                   | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                2 |              7 |         3.50 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                      | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                3 |              8 |         2.67 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                2 |              8 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                      | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                3 |              8 |         2.67 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                     | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                3 |              8 |         2.67 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                     | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                3 |              8 |         2.67 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                       | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                       |                3 |              8 |         2.67 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                      | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                4 |              8 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                     | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                5 |              8 |         1.60 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                      | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                5 |              8 |         1.60 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                     | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                4 |              8 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                      | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                2 |              8 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                      | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                4 |              9 |         2.25 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                       | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                  |                2 |              9 |         4.50 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0                                                     | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                3 |              9 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                      | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                4 |              9 |         2.25 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                      | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                3 |              9 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                     |                3 |              9 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                       | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                2 |              9 |         4.50 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                7 |             10 |         1.43 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                       |                2 |             10 |         5.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                6 |             13 |         2.17 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                       |                5 |             13 |         2.60 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                       |                3 |             13 |         4.33 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                8 |             13 |         1.62 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                    | kr260_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                7 |             14 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                    | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                8 |             15 |         1.88 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/pmod_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                         |                5 |             16 |         3.20 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/pmod_3/U0/gpio_core_1/Read_Reg_Rst                                                                                                                         |                5 |             16 |         3.20 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/pmod_4/U0/gpio_core_1/Read_Reg_Rst                                                                                                                         |                4 |             16 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                 |                                                                                                                                                                       |                4 |             16 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                 |                                                                                                                                                                       |                2 |             16 |         8.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/pmod_2/U0/gpio_core_1/Read_Reg_Rst                                                                                                                         |                4 |             16 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                           | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                2 |             16 |         8.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                        | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                4 |             16 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                         | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                       |                4 |             19 |         4.75 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                7 |             22 |         3.14 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                           | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                7 |             25 |         3.57 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |               14 |             28 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                   | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                4 |             28 |         7.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                    | kr260_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                4 |             28 |         7.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1069]_i_1_n_0                                                                             |                                                                                                                                                                       |                5 |             30 |         6.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                              | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                5 |             32 |         6.40 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |               13 |             33 |         2.54 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[4]_0[0]                     |                                                                                                                                                                       |               14 |             33 |         2.36 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |               10 |             34 |         3.40 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                       |                6 |             34 |         5.67 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]  |                                                                                                                                                                       |               11 |             42 |         3.82 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                       |                9 |             42 |         4.67 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1132]_i_1_n_0                                                                             |                                                                                                                                                                       |                8 |             42 |         5.25 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/rpi_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                       |               14 |             56 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            | kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                   |               48 |            147 |         3.06 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                            |                                                                                                                                                                       |              120 |            481 |         4.01 |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


