// Seed: 2445438472
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    input id_2
);
  logic  id_3 = 1;
  string id_4;
  always @(posedge id_4 or posedge "") id_0 = 1;
endmodule
