#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001882d8d65b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001882d8d6740 .scope module, "rp2040_interface_tb" "rp2040_interface_tb" 3 3;
 .timescale -9 -12;
P_000001882d89fa60 .param/l "ADDR_WIDTH" 0 3 6, +C4<00000000000000000000000000010000>;
P_000001882d89fa98 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_000001882d89fad0 .param/l "SPI_CLK_PERIOD" 0 3 8, +C4<00000000000000000000000001100100>;
v000001882d935180_0 .net "bandwidth_limit", 7 0, L_000001882d8c4f60;  1 drivers
v000001882d9341e0_0 .net "clock_gating_en", 0 0, L_000001882d8c5200;  1 drivers
v000001882d935220_0 .net "enable_control", 0 0, L_000001882d8c5580;  1 drivers
v000001882d933d80_0 .var "eth_link_status", 0 0;
v000001882d934460_0 .net "filter_bandwidth", 7 0, L_000001882d8c5120;  1 drivers
v000001882d9348c0_0 .net "filter_select", 3 0, L_000001882d8c52e0;  1 drivers
v000001882d933ba0_0 .net "frequency_word", 31 0, L_000001882d8c55f0;  1 drivers
v000001882d934dc0_0 .net "gain_control", 7 0, L_000001882d8c4c50;  1 drivers
v000001882d935360_0 .net "modulation_type", 7 0, L_000001882d8c4ef0;  1 drivers
v000001882d935680_0 .var "pll_locked", 0 0;
v000001882d934d20_0 .net "power_profile", 7 0, L_000001882d8c53c0;  1 drivers
v000001882d934fa0_0 .net "processing_mode", 2 0, L_000001882d8c5350;  1 drivers
v000001882d933e20_0 .net "resource_opt_en", 0 0, L_000001882d8c5660;  1 drivers
v000001882d933c40_0 .var "spi_clk", 0 0;
v000001882d934780_0 .var "spi_cs_n", 0 0;
v000001882d934640_0 .net "spi_miso", 0 0, L_000001882d934320;  1 drivers
v000001882d9346e0_0 .var "spi_mosi", 0 0;
v000001882d9357c0_0 .var "status_reg", 15 0;
v000001882d934f00_0 .net "streaming_mode", 0 0, L_000001882d8c4d30;  1 drivers
v000001882d935720_0 .net "thermal_scaling", 7 0, L_000001882d9343c0;  1 drivers
S_000001882d8c1d50 .scope module, "dut" "rp2040_interface" 3 40, 4 9 0, S_000001882d8d6740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "spi_clk";
    .port_info 1 /INPUT 1 "spi_mosi";
    .port_info 2 /INPUT 1 "spi_cs_n";
    .port_info 3 /OUTPUT 1 "spi_miso";
    .port_info 4 /OUTPUT 32 "frequency_word";
    .port_info 5 /OUTPUT 8 "gain_control";
    .port_info 6 /OUTPUT 4 "filter_select";
    .port_info 7 /OUTPUT 1 "enable_control";
    .port_info 8 /OUTPUT 1 "streaming_mode";
    .port_info 9 /OUTPUT 8 "bandwidth_limit";
    .port_info 10 /OUTPUT 3 "processing_mode";
    .port_info 11 /OUTPUT 8 "modulation_type";
    .port_info 12 /OUTPUT 8 "filter_bandwidth";
    .port_info 13 /OUTPUT 1 "clock_gating_en";
    .port_info 14 /OUTPUT 8 "thermal_scaling";
    .port_info 15 /OUTPUT 1 "resource_opt_en";
    .port_info 16 /OUTPUT 8 "power_profile";
    .port_info 17 /INPUT 16 "status_reg";
    .port_info 18 /INPUT 1 "pll_locked";
    .port_info 19 /INPUT 1 "eth_link_status";
P_000001882d872510 .param/l "ADDR_WIDTH" 0 4 10, +C4<00000000000000000000000000010000>;
P_000001882d872548 .param/l "DATA_WIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
P_000001882d872580 .param/l "REG_BW_LIMIT" 1 4 52, C4<00000101>;
P_000001882d8725b8 .param/l "REG_CLK_GATING" 1 4 58, C4<00100011>;
P_000001882d8725f0 .param/l "REG_ENABLE_CTRL" 1 4 50, C4<00000011>;
P_000001882d872628 .param/l "REG_FILTER_BW" 1 4 57, C4<00100010>;
P_000001882d872660 .param/l "REG_FILTER_SEL" 1 4 49, C4<00000010>;
P_000001882d872698 .param/l "REG_FREQ_WORD" 1 4 47, C4<00000000>;
P_000001882d8726d0 .param/l "REG_GAIN_CTRL" 1 4 48, C4<00000001>;
P_000001882d872708 .param/l "REG_MODULATION" 1 4 56, C4<00100001>;
P_000001882d872740 .param/l "REG_POWER_PROF" 1 4 61, C4<00100110>;
P_000001882d872778 .param/l "REG_PROC_MODE" 1 4 55, C4<00100000>;
P_000001882d8727b0 .param/l "REG_RESOURCE_OPT" 1 4 60, C4<00100101>;
P_000001882d8727e8 .param/l "REG_STATUS" 1 4 63, C4<00010000>;
P_000001882d872820 .param/l "REG_STREAM_MODE" 1 4 51, C4<00000100>;
P_000001882d872858 .param/l "REG_THERMAL_SCALE" 1 4 59, C4<00100100>;
P_000001882d872890 .param/l "SPI_ADDR" 1 4 70, C4<01>;
P_000001882d8728c8 .param/l "SPI_DATA" 1 4 71, C4<10>;
P_000001882d872900 .param/l "SPI_IDLE" 1 4 69, C4<00>;
L_000001882d8c55f0 .functor BUFZ 32, v000001882d92b4b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001882d8c4c50 .functor BUFZ 8, v000001882d92b2d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001882d8c52e0 .functor BUFZ 4, v000001882d92b190_0, C4<0000>, C4<0000>, C4<0000>;
L_000001882d8c5580 .functor BUFZ 1, v000001882d92b5f0_0, C4<0>, C4<0>, C4<0>;
L_000001882d8c4d30 .functor BUFZ 1, v000001882d9354a0_0, C4<0>, C4<0>, C4<0>;
L_000001882d8c4f60 .functor BUFZ 8, v000001882d8a4890_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001882d8c5350 .functor BUFZ 3, v000001882d92b410_0, C4<000>, C4<000>, C4<000>;
L_000001882d8c4ef0 .functor BUFZ 8, v000001882d8c1ee0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001882d8c5120 .functor BUFZ 8, v000001882d934280_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001882d8c5200 .functor BUFZ 1, v000001882d8d68d0_0, C4<0>, C4<0>, C4<0>;
L_000001882d8c5660 .functor BUFZ 1, v000001882d92a8d0_0, C4<0>, C4<0>, C4<0>;
L_000001882d8c53c0 .functor BUFZ 8, v000001882d92a830_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001882d8c5510 .functor OR 1, v000001882d934780_0, L_000001882d934820, C4<0>, C4<0>;
L_000001882d960088 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001882d8d0fa0_0 .net *"_ivl_23", 4 0, L_000001882d960088;  1 drivers
v000001882d8a2690_0 .net *"_ivl_29", 0 0, L_000001882d934820;  1 drivers
v000001882d872b00_0 .net *"_ivl_31", 0 0, L_000001882d8c5510;  1 drivers
o000001882d8da2f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001882d872c50_0 name=_ivl_32
v000001882d872e70_0 .net *"_ivl_35", 0 0, L_000001882d9339c0;  1 drivers
v000001882d8a84a0_0 .net "bandwidth_limit", 7 0, L_000001882d8c4f60;  alias, 1 drivers
v000001882d8a4890_0 .var "bw_limit_reg", 7 0;
v000001882d8d68d0_0 .var "clk_gating_reg", 0 0;
v000001882d8d4a90_0 .net "clock_gating_en", 0 0, L_000001882d8c5200;  alias, 1 drivers
v000001882d8c1ee0_0 .var "demod_type_reg", 7 0;
v000001882d8c1f80_0 .net "enable_control", 0 0, L_000001882d8c5580;  alias, 1 drivers
v000001882d92b5f0_0 .var "enable_ctrl_reg", 0 0;
v000001882d92af10_0 .net "eth_link_status", 0 0, v000001882d933d80_0;  1 drivers
v000001882d92ae70_0 .net "filter_bandwidth", 7 0, L_000001882d8c5120;  alias, 1 drivers
v000001882d92b190_0 .var "filter_sel_reg", 3 0;
v000001882d92a970_0 .net "filter_select", 3 0, L_000001882d8c52e0;  alias, 1 drivers
v000001882d92b690_0 .var "freq_band_reg", 2 0;
v000001882d92b4b0_0 .var "freq_word_reg", 31 0;
v000001882d92b230_0 .net "frequency_word", 31 0, L_000001882d8c55f0;  alias, 1 drivers
v000001882d92a790_0 .net "gain_control", 7 0, L_000001882d8c4c50;  alias, 1 drivers
v000001882d92b2d0_0 .var "gain_ctrl_reg", 7 0;
v000001882d92b370_0 .net "modulation_type", 7 0, L_000001882d8c4ef0;  alias, 1 drivers
v000001882d92aa10_0 .net "pll_locked", 0 0, v000001882d935680_0;  1 drivers
v000001882d92a830_0 .var "power_prof_reg", 7 0;
v000001882d92ab50_0 .net "power_profile", 7 0, L_000001882d8c53c0;  alias, 1 drivers
v000001882d92b410_0 .var "proc_mode_reg", 2 0;
v000001882d92aab0_0 .net "processing_mode", 2 0, L_000001882d8c5350;  alias, 1 drivers
v000001882d92add0_0 .net "resource_opt_en", 0 0, L_000001882d8c5660;  alias, 1 drivers
v000001882d92a8d0_0 .var "resource_opt_reg", 0 0;
v000001882d92abf0_0 .var "spi_addr", 7 0;
v000001882d92b550_0 .var "spi_bit_counter", 3 0;
v000001882d92afb0_0 .net "spi_clk", 0 0, v000001882d933c40_0;  1 drivers
v000001882d92ac90_0 .net "spi_cs_n", 0 0, v000001882d934780_0;  1 drivers
v000001882d92ad30_0 .var "spi_data_in", 31 0;
v000001882d92b050_0 .var "spi_data_out", 31 0;
v000001882d92b0f0_0 .var "spi_data_out_valid", 0 0;
v000001882d934a00_0 .net "spi_miso", 0 0, L_000001882d934320;  alias, 1 drivers
v000001882d935860_0 .net "spi_mosi", 0 0, v000001882d9346e0_0;  1 drivers
v000001882d9340a0_0 .var "spi_state", 1 0;
v000001882d9355e0_0 .net "status_reg", 15 0, v000001882d9357c0_0;  1 drivers
v000001882d9354a0_0 .var "stream_mode_reg", 0 0;
v000001882d934500_0 .net "streaming_mode", 0 0, L_000001882d8c4d30;  alias, 1 drivers
v000001882d934280_0 .var "thermal_scale_reg", 7 0;
v000001882d9350e0_0 .net "thermal_scaling", 7 0, L_000001882d9343c0;  alias, 1 drivers
E_000001882d8ce160/0 .event negedge, v000001882d92ac90_0;
E_000001882d8ce160/1 .event posedge, v000001882d92afb0_0;
E_000001882d8ce160 .event/or E_000001882d8ce160/0, E_000001882d8ce160/1;
L_000001882d9343c0 .concat [ 3 5 0 0], v000001882d92b690_0, L_000001882d960088;
L_000001882d934820 .reduce/nor v000001882d92b0f0_0;
L_000001882d9339c0 .part v000001882d92b050_0, 31, 1;
L_000001882d934320 .functor MUXZ 1, L_000001882d9339c0, o000001882d8da2f8, L_000001882d8c5510, C4<>;
S_000001882d8c2020 .scope task, "spi_send_byte" "spi_send_byte" 3 70, 3 70 0, S_000001882d8d6740;
 .timescale -9 -12;
v000001882d934140_0 .var "addr", 7 0;
v000001882d9345a0_0 .var "data", 31 0;
v000001882d933ec0_0 .var/i "i", 31 0;
TD_rp2040_interface_tb.spi_send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001882d934780_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001882d933ec0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001882d933ec0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001882d934140_0;
    %load/vec4 v000001882d933ec0_0;
    %part/s 1;
    %store/vec4 v000001882d9346e0_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v000001882d933ec0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001882d933ec0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001882d933ec0_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001882d933ec0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.3, 5;
    %load/vec4 v000001882d9345a0_0;
    %load/vec4 v000001882d933ec0_0;
    %part/s 1;
    %store/vec4 v000001882d9346e0_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v000001882d933ec0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001882d933ec0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001882d934780_0, 0, 1;
    %delay 100000, 0;
    %end;
    .scope S_000001882d8c1d50;
T_1 ;
    %wait E_000001882d8ce160;
    %load/vec4 v000001882d92ac90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001882d9340a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001882d92abf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001882d92ad30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001882d92b550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001882d92b0f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001882d9340a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001882d9340a0_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001882d935860_0;
    %pad/u 8;
    %assign/vec4 v000001882d92abf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001882d9340a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001882d92b550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001882d92b0f0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000001882d92b550_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001882d92b550_0, 0;
    %load/vec4 v000001882d92b550_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001882d9340a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001882d92b550_0, 0;
    %load/vec4 v000001882d92abf0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001882d92b050_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001882d9355e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001882d92b050_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001882d92b0f0_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v000001882d92b550_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001882d92b550_0, 0;
    %load/vec4 v000001882d92b550_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 31, 0, 2;
    %load/vec4 v000001882d935860_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001882d92ad30_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v000001882d92b550_0;
    %cmpi/u 0, 0, 4;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 31, 0, 2;
    %load/vec4 v000001882d935860_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001882d92ad30_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v000001882d92b550_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_1.16, 5;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 31, 0, 2;
    %load/vec4 v000001882d935860_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001882d92ad30_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 31, 0, 2;
    %load/vec4 v000001882d935860_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001882d92ad30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001882d9340a0_0, 0;
T_1.17 ;
T_1.15 ;
T_1.13 ;
    %load/vec4 v000001882d92b050_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001882d92b050_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001882d8c1d50;
T_2 ;
    %wait E_000001882d8ce160;
    %load/vec4 v000001882d92ac90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1073741824, 0, 32;
    %assign/vec4 v000001882d92b4b0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001882d92b2d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001882d92b190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001882d92b5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001882d9354a0_0, 0;
    %pushi/vec4 80, 0, 8;
    %assign/vec4 v000001882d8a4890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001882d92b410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001882d92b690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001882d8c1ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001882d8d68d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001882d934280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001882d92a8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001882d92a830_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001882d9340a0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v000001882d92b550_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001882d92abf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %jmp T_2.18;
T_2.5 ;
    %load/vec4 v000001882d92ad30_0;
    %assign/vec4 v000001882d92b4b0_0, 0;
    %jmp T_2.18;
T_2.6 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001882d92b2d0_0, 0;
    %jmp T_2.18;
T_2.7 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000001882d92b190_0, 0;
    %jmp T_2.18;
T_2.8 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001882d92b5f0_0, 0;
    %jmp T_2.18;
T_2.9 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001882d9354a0_0, 0;
    %jmp T_2.18;
T_2.10 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001882d8a4890_0, 0;
    %jmp T_2.18;
T_2.11 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v000001882d92b410_0, 0;
    %jmp T_2.18;
T_2.12 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001882d8c1ee0_0, 0;
    %jmp T_2.18;
T_2.13 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001882d934280_0, 0;
    %jmp T_2.18;
T_2.14 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001882d8d68d0_0, 0;
    %jmp T_2.18;
T_2.15 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 8, 0, 2;
    %pad/u 3;
    %assign/vec4 v000001882d92b690_0, 0;
    %jmp T_2.18;
T_2.16 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001882d92a8d0_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v000001882d92ad30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001882d92a830_0, 0;
    %jmp T_2.18;
T_2.18 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001882d8d6740;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001882d933c40_0, 0, 1;
T_3.0 ;
    %delay 50000, 0;
    %load/vec4 v000001882d933c40_0;
    %inv;
    %store/vec4 v000001882d933c40_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001882d8d6740;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001882d934780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001882d9346e0_0, 0, 1;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v000001882d9357c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001882d935680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001882d933d80_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 107 "$display", "Testing RP2040 Interface..." {0 0 0};
    %vpi_call/w 3 110 "$display", "Writing to frequency control register..." {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001882d934140_0, 0, 8;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001882d9345a0_0, 0, 32;
    %fork TD_rp2040_interface_tb.spi_send_byte, S_000001882d8c2020;
    %join;
    %delay 500000, 0;
    %vpi_call/w 3 115 "$display", "Frequency word: 0x%h", v000001882d933ba0_0 {0 0 0};
    %vpi_call/w 3 117 "$display", "Writing to processing mode register..." {0 0 0};
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000001882d934140_0, 0, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001882d9345a0_0, 0, 32;
    %fork TD_rp2040_interface_tb.spi_send_byte, S_000001882d8c2020;
    %join;
    %delay 500000, 0;
    %vpi_call/w 3 122 "$display", "Processing mode: %d", v000001882d934fa0_0 {0 0 0};
    %vpi_call/w 3 124 "$display", "Testing gain control..." {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001882d934140_0, 0, 8;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v000001882d9345a0_0, 0, 32;
    %fork TD_rp2040_interface_tb.spi_send_byte, S_000001882d8c2020;
    %join;
    %delay 500000, 0;
    %vpi_call/w 3 129 "$display", "Gain control: 0x%h", v000001882d934dc0_0 {0 0 0};
    %vpi_call/w 3 132 "$display", "Setting modulation_type to AM..." {0 0 0};
    %pushi/vec4 33, 0, 8;
    %store/vec4 v000001882d934140_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001882d9345a0_0, 0, 32;
    %fork TD_rp2040_interface_tb.spi_send_byte, S_000001882d8c2020;
    %join;
    %delay 500000, 0;
    %vpi_call/w 3 137 "$display", "Modulation type: 0x%h", v000001882d935360_0 {0 0 0};
    %vpi_call/w 3 140 "$display", "Testing clock gating enable..." {0 0 0};
    %pushi/vec4 35, 0, 8;
    %store/vec4 v000001882d934140_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001882d9345a0_0, 0, 32;
    %fork TD_rp2040_interface_tb.spi_send_byte, S_000001882d8c2020;
    %join;
    %delay 500000, 0;
    %vpi_call/w 3 145 "$display", "Clock gating: %b", v000001882d9341e0_0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 3 149 "$display", "RP2040 Interface test completed" {0 0 0};
    %load/vec4 v000001882d933ba0_0;
    %cmpi/e 305419896, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call/w 3 153 "$display", "\342\234\223 Frequency word write successful" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call/w 3 155 "$display", "\342\234\227 Frequency word write failed" {0 0 0};
T_4.1 ;
    %load/vec4 v000001882d934fa0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %vpi_call/w 3 159 "$display", "\342\234\223 Processing mode write successful" {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %vpi_call/w 3 161 "$display", "\342\234\227 Processing mode write failed" {0 0 0};
T_4.3 ;
    %vpi_call/w 3 164 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verilog\rp2040_interface_tb.v";
    "verilog\rp2040_interface.v";
