

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_softmax_config13_s'
================================================================
* Date:           Wed Sep  8 19:00:32 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.039 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       13|       13| 65.000 ns | 65.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      5|       -|      -|    -|
|Expression       |        -|      -|       0|    533|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        0|      -|    1143|    320|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|    1143|    862|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+-----------+
    |                  Instance                 |                Module                | Expression|
    +-------------------------------------------+--------------------------------------+-----------+
    |myproject_axi_mul_mul_18s_18s_32_3_1_U607  |myproject_axi_mul_mul_18s_18s_32_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_18s_18s_32_3_1_U608  |myproject_axi_mul_mul_18s_18s_32_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_18s_18s_32_3_1_U609  |myproject_axi_mul_mul_18s_18s_32_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_18s_18s_32_3_1_U610  |myproject_axi_mul_mul_18s_18s_32_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_18s_18s_32_3_1_U611  |myproject_axi_mul_mul_18s_18s_32_3_1  |  i0 * i1  |
    +-------------------------------------------+--------------------------------------+-----------+

    * Memory: 
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud  |        3|  0|   0|    0|  1024|   18|     1|        18432|
    |invert_table2_U  |softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_inverdEe  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                              |        4|  0|   0|    0|  2048|   36|     2|        36864|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_1_fu_723_p2             |     +    |      0|  0|  25|          18|          18|
    |add_ln703_2_fu_727_p2             |     +    |      0|  0|  18|          18|          18|
    |add_ln703_fu_719_p2               |     +    |      0|  0|  25|          18|          18|
    |exp_sum_V_fu_731_p2               |     +    |      0|  0|  18|          18|          18|
    |sub_ln1193_1_fu_312_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_367_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_422_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_4_fu_477_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_257_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_340_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_395_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_450_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_505_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_285_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_211_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_227_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_241_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_205_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_358_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_413_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_468_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_523_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_303_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_2_fu_573_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_607_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_641_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_675_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_539_p3            |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_581_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_615_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_649_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_683_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_547_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln85_1_fu_222_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln85_2_fu_233_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln85_fu_217_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_245_p3                 |  select  |      0|  0|  16|           1|          16|
    |y_V_1_fu_589_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_623_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_657_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_691_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_555_p3                     |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_352_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_407_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_462_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_517_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_291_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_346_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_401_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_8_fu_456_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_9_fu_511_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_297_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_334_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_389_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_444_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_499_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_279_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 533|         268|         474|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln703_1_reg_985          |  18|   0|   18|          0|
    |add_ln703_reg_980            |  18|   0|   18|          0|
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |data_0_V_read_1_reg_873      |  16|   0|   16|          0|
    |data_1_V_read_1_reg_867      |  16|   0|   16|          0|
    |data_2_V_read_1_reg_861      |  16|   0|   16|          0|
    |data_3_V_read_1_reg_855      |  16|   0|   16|          0|
    |data_4_V_read_1_reg_848      |  16|   0|   16|          0|
    |exp_res_0_V_reg_945          |  18|   0|   18|          0|
    |exp_res_1_V_reg_951          |  18|   0|   18|          0|
    |exp_res_2_V_reg_957          |  18|   0|   18|          0|
    |exp_res_3_V_reg_974          |  18|   0|   18|          0|
    |exp_res_4_V_reg_968          |  18|   0|   18|          0|
    |icmp_ln1496_1_reg_884        |   1|   0|    1|          0|
    |icmp_ln1496_reg_879          |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_1000       |  18|   0|   18|          0|
    |mul_ln1118_1_reg_1044        |  32|   0|   32|          0|
    |mul_ln1118_2_reg_1049        |  32|   0|   32|          0|
    |mul_ln1118_3_reg_1054        |  32|   0|   32|          0|
    |mul_ln1118_4_reg_1059        |  32|   0|   32|          0|
    |mul_ln1118_reg_1039          |  32|   0|   32|          0|
    |select_ln85_2_reg_889        |  16|   0|   16|          0|
    |x_max_V_reg_895              |  16|   0|   16|          0|
    |y_V_1_reg_905                |  10|   0|   10|          0|
    |y_V_2_reg_910                |  10|   0|   10|          0|
    |y_V_3_reg_915                |  10|   0|   10|          0|
    |y_V_3_reg_915_pp0_iter4_reg  |  10|   0|   10|          0|
    |y_V_4_reg_920                |  10|   0|   10|          0|
    |y_V_5_reg_990                |  10|   0|   10|          0|
    |y_V_reg_900                  |  10|   0|   10|          0|
    |data_0_V_read_1_reg_873      |  64|  32|   16|          0|
    |data_1_V_read_1_reg_867      |  64|  32|   16|          0|
    |data_2_V_read_1_reg_861      |  64|  32|   16|          0|
    |data_3_V_read_1_reg_855      |  64|  32|   16|          0|
    |data_4_V_read_1_reg_848      |  64|  32|   16|          0|
    |exp_res_0_V_reg_945          |  64|  32|   18|          0|
    |exp_res_1_V_reg_951          |  64|  32|   18|          0|
    |exp_res_2_V_reg_957          |  64|  32|   18|          0|
    |exp_res_3_V_reg_974          |  64|  32|   18|          0|
    |exp_res_4_V_reg_968          |  64|  32|   18|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1143| 320|  673|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_done         | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed,softmax_config13> | return value |
|data_0_V_read   |  in |   16|   ap_none  |                    data_0_V_read                   |    scalar    |
|data_1_V_read   |  in |   16|   ap_none  |                    data_1_V_read                   |    scalar    |
|data_2_V_read   |  in |   16|   ap_none  |                    data_2_V_read                   |    scalar    |
|data_3_V_read   |  in |   16|   ap_none  |                    data_3_V_read                   |    scalar    |
|data_4_V_read   |  in |   16|   ap_none  |                    data_4_V_read                   |    scalar    |
|res_0_V         | out |   16|   ap_vld   |                       res_0_V                      |    pointer   |
|res_0_V_ap_vld  | out |    1|   ap_vld   |                       res_0_V                      |    pointer   |
|res_1_V         | out |   16|   ap_vld   |                       res_1_V                      |    pointer   |
|res_1_V_ap_vld  | out |    1|   ap_vld   |                       res_1_V                      |    pointer   |
|res_2_V         | out |   16|   ap_vld   |                       res_2_V                      |    pointer   |
|res_2_V_ap_vld  | out |    1|   ap_vld   |                       res_2_V                      |    pointer   |
|res_3_V         | out |   16|   ap_vld   |                       res_3_V                      |    pointer   |
|res_3_V_ap_vld  | out |    1|   ap_vld   |                       res_3_V                      |    pointer   |
|res_4_V         | out |   16|   ap_vld   |                       res_4_V                      |    pointer   |
|res_4_V_ap_vld  | out |    1|   ap_vld   |                       res_4_V                      |    pointer   |
+----------------+-----+-----+------------+----------------------------------------------------+--------------+

