{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680720348447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680720348447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 16:15:48 2023 " "Processing started: Wed Apr  5 16:15:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680720348447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680720348447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6ShairUmama -c Lab6ShairUmama " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6ShairUmama -c Lab6ShairUmama" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680720348447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680720348945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680720348946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 6 3 " "Found 6 design units, including 3 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter26bit-rtl " "Found design unit 1: counter26bit-rtl" {  } { { "Components.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/Components.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680720360315 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 counter26-rtl " "Found design unit 2: counter26-rtl" {  } { { "Components.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/Components.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680720360315 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SevenSegDecoder-behavioral " "Found design unit 3: SevenSegDecoder-behavioral" {  } { { "Components.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/Components.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680720360315 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter26bit " "Found entity 1: counter26bit" {  } { { "Components.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/Components.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680720360315 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter26 " "Found entity 2: counter26" {  } { { "Components.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/Components.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680720360315 ""} { "Info" "ISGN_ENTITY_NAME" "3 SevenSegDecoder " "Found entity 3: SevenSegDecoder" {  } { { "Components.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/Components.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680720360315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680720360315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counter26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_counter26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_counter26-tb_arch " "Found design unit 1: tb_counter26-tb_arch" {  } { { "tb_counter26.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/tb_counter26.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680720360317 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_counter26 " "Found entity 1: tb_counter26" {  } { { "tb_counter26.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/tb_counter26.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680720360317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680720360317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_test-behavioral " "Found design unit 1: decoder_test-behavioral" {  } { { "decoder_test.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/decoder_test.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680720360319 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_test " "Found entity 1: decoder_test" {  } { { "decoder_test.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/decoder_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680720360319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680720360319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digital_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_clock-behavioral " "Found design unit 1: digital_clock-behavioral" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680720360320 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680720360320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680720360320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680720360346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digital_clock.vhd(66) " "VHDL Process Statement warning at digital_clock.vhd(66): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680720360348 "|digital_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digital_clock.vhd(68) " "VHDL Process Statement warning at digital_clock.vhd(68): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680720360348 "|digital_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter26 counter26:dut " "Elaborating entity \"counter26\" for hierarchy \"counter26:dut\"" {  } { { "digital_clock.vhd" "dut" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680720360370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDecoder SevenSegDecoder:hours_display " "Elaborating entity \"SevenSegDecoder\" for hierarchy \"SevenSegDecoder:hours_display\"" {  } { { "digital_clock.vhd" "hours_display" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680720360371 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hr\[7\] counter_hr\[7\]~_emulated counter_hr\[7\]~1 " "Register \"counter_hr\[7\]\" is converted into an equivalent circuit using register \"counter_hr\[7\]~_emulated\" and latch \"counter_hr\[7\]~1\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_hr[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hr\[6\] counter_hr\[6\]~_emulated counter_hr\[6\]~5 " "Register \"counter_hr\[6\]\" is converted into an equivalent circuit using register \"counter_hr\[6\]~_emulated\" and latch \"counter_hr\[6\]~5\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_hr[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hr\[5\] counter_hr\[5\]~_emulated counter_hr\[5\]~9 " "Register \"counter_hr\[5\]\" is converted into an equivalent circuit using register \"counter_hr\[5\]~_emulated\" and latch \"counter_hr\[5\]~9\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_hr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hr\[4\] counter_hr\[4\]~_emulated counter_hr\[4\]~13 " "Register \"counter_hr\[4\]\" is converted into an equivalent circuit using register \"counter_hr\[4\]~_emulated\" and latch \"counter_hr\[4\]~13\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_hr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hr\[3\] counter_hr\[3\]~_emulated counter_hr\[3\]~17 " "Register \"counter_hr\[3\]\" is converted into an equivalent circuit using register \"counter_hr\[3\]~_emulated\" and latch \"counter_hr\[3\]~17\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_hr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hr\[2\] counter_hr\[2\]~_emulated counter_hr\[2\]~21 " "Register \"counter_hr\[2\]\" is converted into an equivalent circuit using register \"counter_hr\[2\]~_emulated\" and latch \"counter_hr\[2\]~21\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_hr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hr\[1\] counter_hr\[1\]~_emulated counter_hr\[1\]~25 " "Register \"counter_hr\[1\]\" is converted into an equivalent circuit using register \"counter_hr\[1\]~_emulated\" and latch \"counter_hr\[1\]~25\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_hr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hr\[0\] counter_hr\[0\]~_emulated counter_hr\[0\]~29 " "Register \"counter_hr\[0\]\" is converted into an equivalent circuit using register \"counter_hr\[0\]~_emulated\" and latch \"counter_hr\[0\]~29\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_hr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_min\[7\] counter_min\[7\]~_emulated counter_min\[7\]~1 " "Register \"counter_min\[7\]\" is converted into an equivalent circuit using register \"counter_min\[7\]~_emulated\" and latch \"counter_min\[7\]~1\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_min[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_min\[6\] counter_min\[6\]~_emulated counter_min\[6\]~5 " "Register \"counter_min\[6\]\" is converted into an equivalent circuit using register \"counter_min\[6\]~_emulated\" and latch \"counter_min\[6\]~5\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_min[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_min\[5\] counter_min\[5\]~_emulated counter_min\[5\]~9 " "Register \"counter_min\[5\]\" is converted into an equivalent circuit using register \"counter_min\[5\]~_emulated\" and latch \"counter_min\[5\]~9\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_min[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_min\[4\] counter_min\[4\]~_emulated counter_min\[4\]~13 " "Register \"counter_min\[4\]\" is converted into an equivalent circuit using register \"counter_min\[4\]~_emulated\" and latch \"counter_min\[4\]~13\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_min[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_min\[3\] counter_min\[3\]~_emulated counter_min\[3\]~17 " "Register \"counter_min\[3\]\" is converted into an equivalent circuit using register \"counter_min\[3\]~_emulated\" and latch \"counter_min\[3\]~17\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_min[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_min\[2\] counter_min\[2\]~_emulated counter_min\[2\]~21 " "Register \"counter_min\[2\]\" is converted into an equivalent circuit using register \"counter_min\[2\]~_emulated\" and latch \"counter_min\[2\]~21\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_min[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_min\[1\] counter_min\[1\]~_emulated counter_min\[1\]~25 " "Register \"counter_min\[1\]\" is converted into an equivalent circuit using register \"counter_min\[1\]~_emulated\" and latch \"counter_min\[1\]~25\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_min[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_min\[0\] counter_min\[0\]~_emulated counter_min\[0\]~29 " "Register \"counter_min\[0\]\" is converted into an equivalent circuit using register \"counter_min\[0\]~_emulated\" and latch \"counter_min\[0\]~29\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680720361182 "|digital_clock|counter_min[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1680720361182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680720361442 "|digital_clock|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680720361442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680720361536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680720362409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680720362409 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "digital_clock.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/LAB 6 - FINAL/Lab 6-tbworks/digital_clock.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680720362501 "|digital_clock|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680720362501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "362 " "Implemented 362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680720362504 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680720362504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "307 " "Implemented 307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680720362504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680720362504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680720362531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 16:16:02 2023 " "Processing ended: Wed Apr  5 16:16:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680720362531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680720362531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680720362531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680720362531 ""}
