https://ashwith.wordpress.com/2011/01/22/verilog-vhdl-up-next-warming-up/
I use the above tutorial
