Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 12 17:14:20 2024
| Host         : amogusbobby running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BinaryCalc_timing_summary_routed.rpt -pb BinaryCalc_timing_summary_routed.pb -rpx BinaryCalc_timing_summary_routed.rpx -warn_on_violation
| Design       : BinaryCalc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g
                            (input port)
  Destination:            j
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.640ns  (logic 5.122ns (44.006%)  route 6.518ns (55.994%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  g (INOUT)
                         net (fo=0)                   0.000     0.000    g
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  g_IBUF_inst/O
                         net (fo=4, routed)           4.022     5.490    g_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.124     5.614 r  j_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.496     8.110    j_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.640 r  j_OBUF_inst/O
                         net (fo=0)                   0.000    11.640    j
    E19                                                               r  j (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g
                            (input port)
  Destination:            i
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.477ns  (logic 5.327ns (46.417%)  route 6.150ns (53.583%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  g (INOUT)
                         net (fo=0)                   0.000     0.000    g
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  g_IBUF_inst/O
                         net (fo=4, routed)           4.022     5.490    g_IBUF
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.152     5.642 r  i_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.128     7.771    i_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.707    11.477 r  i_OBUF_inst/O
                         net (fo=0)                   0.000    11.477    i
    U16                                                               r  i (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            l
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.445ns  (logic 5.446ns (47.585%)  route 5.999ns (52.415%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  e (INOUT)
                         net (fo=0)                   0.000     0.000    e
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e_IBUF_inst/O
                         net (fo=3, routed)           3.653     5.106    e_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.230 r  l_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.667     5.897    out11
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.152     6.049 r  l_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.679     7.728    l_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.717    11.445 r  l_OBUF_inst/O
                         net (fo=0)                   0.000    11.445    l
    V19                                                               r  l (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            m
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.217ns  (logic 5.209ns (46.442%)  route 6.008ns (53.558%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  e (INOUT)
                         net (fo=0)                   0.000     0.000    e
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e_IBUF_inst/O
                         net (fo=3, routed)           3.653     5.106    e_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.230 r  l_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.667     5.897    out11
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.124     6.021 r  m_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.688     7.709    m_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.217 r  m_OBUF_inst/O
                         net (fo=0)                   0.000    11.217    m
    W18                                                               r  m (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            k
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.431ns  (logic 5.078ns (48.678%)  route 5.354ns (51.322%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  e (INOUT)
                         net (fo=0)                   0.000     0.000    e
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e_IBUF_inst/O
                         net (fo=3, routed)           3.657     5.110    e_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.234 r  k_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.697     6.930    k_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.431 r  k_OBUF_inst/O
                         net (fo=0)                   0.000    10.431    k
    U19                                                               r  k (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d
                            (input port)
  Destination:            k
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.479ns (61.541%)  route 0.924ns (38.459%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  d (INOUT)
                         net (fo=0)                   0.000     0.000    d
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  d_IBUF_inst/O
                         net (fo=2, routed)           0.580     0.812    d_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.857 r  k_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.345     1.201    k_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.403 r  k_OBUF_inst/O
                         net (fo=0)                   0.000     2.403    k
    U19                                                               r  k (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            m
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.471ns (61.045%)  route 0.939ns (38.955%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  b (INOUT)
                         net (fo=0)                   0.000     0.000    b
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  b_IBUF_inst/O
                         net (fo=2, routed)           0.597     0.813    b_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.045     0.858 r  m_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.342     1.201    m_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.410 r  m_OBUF_inst/O
                         net (fo=0)                   0.000     2.410    m
    W18                                                               r  m (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            l
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.539ns (61.980%)  route 0.944ns (38.020%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  b (INOUT)
                         net (fo=0)                   0.000     0.000    b
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  b_IBUF_inst/O
                         net (fo=2, routed)           0.597     0.813    b_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.045     0.858 r  l_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.347     1.206    l_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.277     2.483 r  l_OBUF_inst/O
                         net (fo=0)                   0.000     2.483    l
    V19                                                               r  l (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h
                            (input port)
  Destination:            i
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.537ns (60.094%)  route 1.021ns (39.906%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  h (INOUT)
                         net (fo=0)                   0.000     0.000    h
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  h_IBUF_inst/O
                         net (fo=4, routed)           0.488     0.709    h_IBUF
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.048     0.757 r  i_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.532     1.290    i_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.557 r  i_OBUF_inst/O
                         net (fo=0)                   0.000     2.557    i
    U16                                                               r  i (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h
                            (input port)
  Destination:            j
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.497ns (55.389%)  route 1.205ns (44.611%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  h (INOUT)
                         net (fo=0)                   0.000     0.000    h
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  h_IBUF_inst/O
                         net (fo=4, routed)           0.488     0.709    h_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I2_O)        0.045     0.754 r  j_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.717     1.471    j_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.702 r  j_OBUF_inst/O
                         net (fo=0)                   0.000     2.702    j
    E19                                                               r  j (OUT)
  -------------------------------------------------------------------    -------------------





