Analysis & Synthesis report for project6
Mon Dec 19 01:56:21 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for SIN:inst8|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated
 16. Source assignments for Triangle:inst1|altsyncram:altsyncram_component|altsyncram_10b1:auto_generated
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: PLL:inst2|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: singleHz:inst15|lpm_constant:LPM_CONSTANT_component
 20. Parameter Settings for User Entity Instance: select:inst3|lpm_mux:LPM_MUX_component
 21. Parameter Settings for User Entity Instance: SIN:inst8|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: Triangle:inst1|altsyncram:altsyncram_component
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_divide:Mod1
 27. Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_divide:Div1
 28. Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_divide:Mod2
 29. Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_divide:Div2
 30. Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_mult:Mult0
 31. altpll Parameter Settings by Entity Instance
 32. altsyncram Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. Signal Tap Logic Analyzer Settings
 35. In-System Memory Content Editor Settings
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 19 01:56:21 2022       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; project6                                    ;
; Top-level Entity Name              ; project6                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,434                                       ;
;     Total combinational functions  ; 1,149                                       ;
;     Dedicated logic registers      ; 800                                         ;
; Total registers                    ; 800                                         ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 168,960                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; project6           ; project6           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; simple_counter.v                                                   ; yes             ; User Verilog HDL File                        ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/simple_counter.v                                                   ;             ;
; project6.bdf                                                       ; yes             ; User Block Diagram/Schematic File            ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/project6.bdf                                                       ;             ;
; PLL.v                                                              ; yes             ; User Wizard-Generated File                   ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/PLL.v                                                              ;             ;
; SIN.v                                                              ; yes             ; User Wizard-Generated File                   ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/SIN.v                                                              ;             ;
; tuningWord_set.v                                                   ; yes             ; User Verilog HDL File                        ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v                                                   ;             ;
; Hex_converter.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/Hex_converter.v                                                    ;             ;
; Triangle.v                                                         ; yes             ; User Wizard-Generated File                   ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/Triangle.v                                                         ;             ;
; select.v                                                           ; yes             ; User Wizard-Generated File                   ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/select.v                                                           ;             ;
; singleHz.v                                                         ; yes             ; User Wizard-Generated File                   ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/singleHz.v                                                         ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                         ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                     ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                  ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/pll_altpll.v                                                    ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf                                                                   ;             ;
; db/lpm_constant_9r8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_constant_9r8.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                  ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                       ;             ;
; db/mux_f7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/mux_f7c.tdf                                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                       ;             ;
; db/altsyncram_qia1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/altsyncram_qia1.tdf                                             ;             ;
; ./compressed_sineWaveTable.mif                                     ; yes             ; Auto-Found Memory Initialization File        ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/compressed_sineWaveTable.mif                                       ;             ;
; db/altsyncram_10b1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/altsyncram_10b1.tdf                                             ;             ;
; ./compressed_triangleWaveTable.mif                                 ; yes             ; Auto-Found Memory Initialization File        ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/compressed_triangleWaveTable.mif                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                             ;             ;
; db/altsyncram_0p14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/altsyncram_0p14.tdf                                             ;             ;
; db/decode_97a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/decode_97a.tdf                                                  ;             ;
; db/mux_23b.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/mux_23b.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                     ;             ;
; db/mux_n7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/mux_n7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                    ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                            ;             ;
; db/cntr_vqh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cntr_vqh.tdf                                                    ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cmpr_grb.tdf                                                    ;             ;
; db/cntr_1mi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cntr_1mi.tdf                                                    ;             ;
; db/cntr_arh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cntr_arh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cmpr_drb.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                        ; altera_sld  ;
; db/ip/sld0c5cb781/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                   ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                     ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                    ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                ;             ;
; db/lpm_divide_lll.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_divide_lll.tdf                                              ;             ;
; db/sign_div_unsign_klh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/sign_div_unsign_klh.tdf                                         ;             ;
; db/alt_u_div_ihe.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/alt_u_div_ihe.tdf                                               ;             ;
; db/add_sub_t3c.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/add_sub_t3c.tdf                                                 ;             ;
; db/add_sub_u3c.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/add_sub_u3c.tdf                                                 ;             ;
; db/lpm_divide_itl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_divide_itl.tdf                                              ;             ;
; db/lpm_divide_ltl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_divide_ltl.tdf                                              ;             ;
; db/sign_div_unsign_nlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/sign_div_unsign_nlh.tdf                                         ;             ;
; db/alt_u_div_ohe.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/alt_u_div_ohe.tdf                                               ;             ;
; db/lpm_divide_vul.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_divide_vul.tdf                                              ;             ;
; db/sign_div_unsign_1nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/sign_div_unsign_1nh.tdf                                         ;             ;
; db/alt_u_div_cke.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/alt_u_div_cke.tdf                                               ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                       ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                       ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf                                                                       ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc                                                                        ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc                                                                       ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc                                                                        ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                       ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                     ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                   ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                 ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                                                        ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                       ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                    ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc                                                                        ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc                                                                       ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                            ;             ;
; db/add_sub_irg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/add_sub_irg.tdf                                                 ;             ;
; db/add_sub_drg.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/add_sub_drg.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf                                                                       ;             ;
; db/altsyncram_vd81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/altsyncram_vd81.tdf                                             ;             ;
; db/altsyncram_3r91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/altsyncram_3r91.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,434                    ;
;                                             ;                          ;
; Total combinational functions               ; 1149                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 366                      ;
;     -- 3 input functions                    ; 386                      ;
;     -- <=2 input functions                  ; 397                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 861                      ;
;     -- arithmetic mode                      ; 288                      ;
;                                             ;                          ;
; Total registers                             ; 800                      ;
;     -- Dedicated logic registers            ; 800                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 71                       ;
; Total memory bits                           ; 168960                   ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 501                      ;
; Total fan-out                               ; 6885                     ;
; Average fan-out                             ; 3.22                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |project6                                                                                                                               ; 1149 (2)            ; 800 (0)                   ; 168960      ; 0          ; 0            ; 0       ; 0         ; 71   ; 0            ; 0          ; |project6                                                                                                                                                                                                                                                                                                                                            ; project6                          ; work         ;
;    |Hex_converter:inst5|                                                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|Hex_converter:inst5                                                                                                                                                                                                                                                                                                                        ; Hex_converter                     ; work         ;
;    |Hex_converter:inst6|                                                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|Hex_converter:inst6                                                                                                                                                                                                                                                                                                                        ; Hex_converter                     ; work         ;
;    |Hex_converter:inst7|                                                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|Hex_converter:inst7                                                                                                                                                                                                                                                                                                                        ; Hex_converter                     ; work         ;
;    |Hex_converter:inst9|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|Hex_converter:inst9                                                                                                                                                                                                                                                                                                                        ; Hex_converter                     ; work         ;
;    |PLL:inst2|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|PLL:inst2                                                                                                                                                                                                                                                                                                                                  ; PLL                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|PLL:inst2|altpll:altpll_component                                                                                                                                                                                                                                                                                                          ; altpll                            ; work         ;
;          |PLL_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|PLL:inst2|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                ; PLL_altpll                        ; work         ;
;    |SIN:inst8|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 2560        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|SIN:inst8                                                                                                                                                                                                                                                                                                                                  ; SIN                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2560        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|SIN:inst8|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_qia1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2560        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|SIN:inst8|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_qia1                   ; work         ;
;    |Triangle:inst1|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 2560        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|Triangle:inst1                                                                                                                                                                                                                                                                                                                             ; Triangle                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2560        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|Triangle:inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_10b1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2560        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|Triangle:inst1|altsyncram:altsyncram_component|altsyncram_10b1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_10b1                   ; work         ;
;    |select:inst3|                                                                                                                       ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|select:inst3                                                                                                                                                                                                                                                                                                                               ; select                            ; work         ;
;       |lpm_mux:LPM_MUX_component|                                                                                                       ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|select:inst3|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                                     ; lpm_mux                           ; work         ;
;          |mux_f7c:auto_generated|                                                                                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated                                                                                                                                                                                                                                                                              ; mux_f7c                           ; work         ;
;    |simple_counter:inst10|                                                                                                              ; 28 (28)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|simple_counter:inst10                                                                                                                                                                                                                                                                                                                      ; simple_counter                    ; work         ;
;    |simple_counter:inst|                                                                                                                ; 26 (26)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|simple_counter:inst                                                                                                                                                                                                                                                                                                                        ; simple_counter                    ; work         ;
;    |singleHz:inst15|                                                                                                                    ; 55 (0)              ; 66 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|singleHz:inst15                                                                                                                                                                                                                                                                                                                            ; singleHz                          ; work         ;
;       |lpm_constant:LPM_CONSTANT_component|                                                                                             ; 55 (0)              ; 66 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|singleHz:inst15|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                        ; lpm_constant                      ; work         ;
;          |lpm_constant_9r8:ag|                                                                                                          ; 55 (0)              ; 66 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag                                                                                                                                                                                                                                                                    ; lpm_constant_9r8                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 55 (42)             ; 66 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                                 ; 13 (13)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                   ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 180 (1)             ; 118 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 179 (0)             ; 118 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 179 (0)             ; 118 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 179 (1)             ; 118 (6)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 178 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 178 (139)           ; 112 (84)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 420 (2)             ; 526 (20)                  ; 163840      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 418 (0)             ; 506 (0)                   ; 163840      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 418 (88)            ; 506 (128)                 ; 163840      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 31 (0)              ; 88 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_n7c:auto_generated|                                                                                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_n7c:auto_generated                                                                                                                              ; mux_n7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 163840      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0p14:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 163840      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0p14:auto_generated                                                                                                                                                 ; altsyncram_0p14                   ; work         ;
;                   |decode_97a:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0p14:auto_generated|decode_97a:decode2                                                                                                                              ; decode_97a                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 104 (104)           ; 79 (79)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 25 (1)              ; 66 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 20 (0)              ; 50 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 20 (0)              ; 20 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 4 (4)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 107 (9)             ; 92 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_vqh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vqh:auto_generated                                                             ; cntr_vqh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_1mi:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_1mi:auto_generated                                                                                      ; cntr_1mi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_arh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_arh:auto_generated                                                                            ; cntr_arh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 29 (29)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 29 (29)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |tuningWord_set:inst16|                                                                                                              ; 375 (23)            ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16                                                                                                                                                                                                                                                                                                                      ; tuningWord_set                    ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Div0                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_itl:auto_generated|                                                                                                ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Div0|lpm_divide_itl:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_itl                    ; work         ;
;             |sign_div_unsign_klh:divider|                                                                                               ; 82 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Div0|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_klh               ; work         ;
;                |alt_u_div_ihe:divider|                                                                                                  ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Div0|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                      ; alt_u_div_ihe                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Div1                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_ltl:auto_generated|                                                                                                ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Div1|lpm_divide_ltl:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_ltl                    ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 69 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_ohe:divider|                                                                                                  ; 69 (69)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                                                                                      ; alt_u_div_ohe                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 85 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_lll:auto_generated|                                                                                                ; 85 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Mod0|lpm_divide_lll:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_lll                    ; work         ;
;             |sign_div_unsign_klh:divider|                                                                                               ; 85 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Mod0|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_klh               ; work         ;
;                |alt_u_div_ihe:divider|                                                                                                  ; 85 (85)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Mod0|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                      ; alt_u_div_ihe                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_lll:auto_generated|                                                                                                ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Mod1|lpm_divide_lll:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_lll                    ; work         ;
;             |sign_div_unsign_klh:divider|                                                                                               ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Mod1|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_klh               ; work         ;
;                |alt_u_div_ihe:divider|                                                                                                  ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Mod1|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                      ; alt_u_div_ihe                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_lll:auto_generated|                                                                                                ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Mod2|lpm_divide_lll:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_lll                    ; work         ;
;             |sign_div_unsign_klh:divider|                                                                                               ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Mod2|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_klh               ; work         ;
;                |alt_u_div_ihe:divider|                                                                                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_divide:Mod2|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider                                                                                                                                                                                                                      ; alt_u_div_ihe                     ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 54 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                       ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 54 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                    ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                    ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                   |add_sub_irg:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project6|tuningWord_set:inst16|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_irg:auto_generated                                                                                                                                                                                                                    ; add_sub_irg                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; SIN:inst8|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; ROM              ; 256          ; 10           ; --           ; --           ; 2560   ; ./compressed_sineWaveTable.mif     ;
; Triangle:inst1|altsyncram:altsyncram_component|altsyncram_10b1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 256          ; 10           ; --           ; --           ; 2560   ; ./compressed_triangleWaveTable.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0p14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 10           ; 16384        ; 10           ; 163840 ; None                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |project6|Triangle:inst1                                                                                                                                                                                                                                                      ; Triangle.v      ;
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |project6|PLL:inst2                                                                                                                                                                                                                                                           ; PLL.v           ;
; Altera ; LPM_MUX      ; 21.1    ; N/A          ; N/A          ; |project6|select:inst3                                                                                                                                                                                                                                                        ; select.v        ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |project6|SIN:inst8                                                                                                                                                                                                                                                           ; SIN.v           ;
; Altera ; LPM_CONSTANT ; 20.1    ; N/A          ; N/A          ; |project6|singleHz:inst15                                                                                                                                                                                                                                                     ; singleHz.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; tuningWord_set:inst16|M[0,1,25..27]    ; Stuck at GND due to stuck port data_in ;
; simple_counter:inst|counter_out[0,1]   ; Stuck at GND due to stuck port data_in ;
; tuningWord_set:inst16|C5[1..3]         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 10 ;                                        ;
+----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                     ;
+----------------------------+---------------------------+----------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------+---------------------------+----------------------------------------+
; tuningWord_set:inst16|M[1] ; Stuck at GND              ; simple_counter:inst|counter_out[1]     ;
;                            ; due to stuck port data_in ;                                        ;
+----------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 800   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 87    ;
; Number of registers using Asynchronous Clear ; 352   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 478   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 17                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |project6|singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[18]                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project6|singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |project6|singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |project6|select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[6]                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for SIN:inst8|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for Triangle:inst1|altsyncram:altsyncram_component|altsyncram_10b1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst2|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: singleHz:inst15|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                     ;
+--------------------+------------------+----------------------------------------------------------+
; LPM_WIDTH          ; 28               ; Signed Integer                                           ;
; LPM_CVALUE         ; 27               ; Signed Integer                                           ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                  ;
; CBXI_PARAMETER     ; lpm_constant_9r8 ; Untyped                                                  ;
+--------------------+------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select:inst3|lpm_mux:LPM_MUX_component ;
+------------------------+---------+--------------------------------------------------+
; Parameter Name         ; Value   ; Type                                             ;
+------------------------+---------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 10      ; Signed Integer                                   ;
; LPM_SIZE               ; 3       ; Signed Integer                                   ;
; LPM_WIDTHS             ; 2       ; Signed Integer                                   ;
; LPM_PIPELINE           ; 0       ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_f7c ; Untyped                                          ;
; DEVICE_FAMILY          ; MAX 10  ; Untyped                                          ;
+------------------------+---------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SIN:inst8|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+------------------+
; Parameter Name                     ; Value                          ; Type             ;
+------------------------------------+--------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped          ;
; OPERATION_MODE                     ; ROM                            ; Untyped          ;
; WIDTH_A                            ; 10                             ; Signed Integer   ;
; WIDTHAD_A                          ; 8                              ; Signed Integer   ;
; NUMWORDS_A                         ; 256                            ; Signed Integer   ;
; OUTDATA_REG_A                      ; CLOCK0                         ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped          ;
; WIDTH_B                            ; 1                              ; Untyped          ;
; WIDTHAD_B                          ; 1                              ; Untyped          ;
; NUMWORDS_B                         ; 1                              ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer   ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped          ;
; BYTE_SIZE                          ; 8                              ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped          ;
; INIT_FILE                          ; ./compressed_sineWaveTable.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped          ;
; ENABLE_ECC                         ; FALSE                          ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped          ;
; DEVICE_FAMILY                      ; MAX 10                         ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_qia1                ; Untyped          ;
+------------------------------------+--------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Triangle:inst1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+-------------------+
; Parameter Name                     ; Value                              ; Type              ;
+------------------------------------+------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped           ;
; OPERATION_MODE                     ; ROM                                ; Untyped           ;
; WIDTH_A                            ; 10                                 ; Signed Integer    ;
; WIDTHAD_A                          ; 8                                  ; Signed Integer    ;
; NUMWORDS_A                         ; 256                                ; Signed Integer    ;
; OUTDATA_REG_A                      ; CLOCK0                             ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped           ;
; WIDTH_B                            ; 1                                  ; Untyped           ;
; WIDTHAD_B                          ; 1                                  ; Untyped           ;
; NUMWORDS_B                         ; 1                                  ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer    ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped           ;
; BYTE_SIZE                          ; 8                                  ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped           ;
; INIT_FILE                          ; ./compressed_triangleWaveTable.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped           ;
; ENABLE_ECC                         ; FALSE                              ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped           ;
; DEVICE_FAMILY                      ; MAX 10                             ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_10b1                    ; Untyped           ;
+------------------------------------+------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                               ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                      ; Type           ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                              ; String         ;
; sld_node_info                                   ; 805334528                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                          ; Signed Integer ;
; sld_data_bits                                   ; 10                                                         ; Untyped        ;
; sld_trigger_bits                                ; 10                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                          ; Untyped        ;
; sld_sample_depth                                ; 16384                                                      ; Untyped        ;
; sld_segment_size                                ; 16384                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                       ; String         ;
; sld_inversion_mask_length                       ; 58                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 10                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                          ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 10             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_vul ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tuningWord_set:inst16|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 10       ; Untyped                   ;
; LPM_WIDTHB                                     ; 15       ; Untyped                   ;
; LPM_WIDTHP                                     ; 25       ; Untyped                   ;
; LPM_WIDTHR                                     ; 25       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 2                                              ;
; Entity Instance                           ; SIN:inst8|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                            ;
;     -- WIDTH_A                            ; 10                                             ;
;     -- NUMWORDS_A                         ; 256                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; Triangle:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                            ;
;     -- WIDTH_A                            ; 10                                             ;
;     -- NUMWORDS_A                         ; 256                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                               ;
+---------------------------------------+--------------------------------------+
; Name                                  ; Value                                ;
+---------------------------------------+--------------------------------------+
; Number of entity instances            ; 1                                    ;
; Entity Instance                       ; tuningWord_set:inst16|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                   ;
;     -- LPM_WIDTHB                     ; 15                                   ;
;     -- LPM_WIDTHP                     ; 25                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                  ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
+---------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 10                  ; 10               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                      ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------+
; 0              ; NONE        ; 28    ; 1     ; Read/Write ; singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 98                          ;
; cycloneiii_ff         ; 156                         ;
;     CLR               ; 93                          ;
;     ENA               ; 63                          ;
; cycloneiii_lcell_comb ; 550                         ;
;     arith             ; 186                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 154                         ;
;     normal            ; 364                         ;
;         0 data inputs ; 26                          ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 161                         ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 141                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 20                          ;
;                       ;                             ;
; Max LUT depth         ; 17.70                       ;
; Average LUT depth     ; 7.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                    ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                               ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+---------+
; clock                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst2|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]    ; N/A     ;
; out[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[0]~19 ; N/A     ;
; out[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[0]~19 ; N/A     ;
; out[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[1]~17 ; N/A     ;
; out[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[1]~17 ; N/A     ;
; out[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[2]~15 ; N/A     ;
; out[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[2]~15 ; N/A     ;
; out[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[3]~13 ; N/A     ;
; out[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[3]~13 ; N/A     ;
; out[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[4]~11 ; N/A     ;
; out[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[4]~11 ; N/A     ;
; out[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[5]~9  ; N/A     ;
; out[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[5]~9  ; N/A     ;
; out[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[6]~7  ; N/A     ;
; out[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[6]~7  ; N/A     ;
; out[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[7]~5  ; N/A     ;
; out[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[7]~5  ; N/A     ;
; out[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[8]~3  ; N/A     ;
; out[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[8]~3  ; N/A     ;
; out[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[9]~1  ; N/A     ;
; out[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated|result_node[9]~1  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                             ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 19 01:55:55 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project6 -c project6
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux1.v
    Info (12023): Found entity 1: MUX1 File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/MUX1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file simple_counter.v
    Info (12023): Found entity 1: simple_counter File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/simple_counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file project6.bdf
    Info (12023): Found entity 1: project6
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: MUX2 File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/MUX2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: PLL2 File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/PLL2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file const.v
    Info (12023): Found entity 1: Const File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/Const.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file const2.v
    Info (12023): Found entity 1: const2 File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/const2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sin.v
    Info (12023): Found entity 1: SIN File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/SIN.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tuningword_set.v
    Info (12023): Found entity 1: tuningWord_set File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex_converter.v
    Info (12023): Found entity 1: Hex_converter File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/Hex_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zero.v
    Info (12023): Found entity 1: zero File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/zero.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file triangle.v
    Info (12023): Found entity 1: Triangle File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/Triangle.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file select.v
    Info (12023): Found entity 1: select File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/select.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file singlehz.v
    Info (12023): Found entity 1: singleHz File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/singleHz.v Line: 40
Info (12127): Elaborating entity "project6" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst2|altpll:altpll_component" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/PLL.v Line: 100
Info (12130): Elaborated megafunction instantiation "PLL:inst2|altpll:altpll_component" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/PLL.v Line: 100
Info (12133): Instantiated megafunction "PLL:inst2|altpll:altpll_component" with the following parameter: File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/PLL.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:inst2|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "simple_counter" for hierarchy "simple_counter:inst"
Info (12128): Elaborating entity "tuningWord_set" for hierarchy "tuningWord_set:inst16"
Warning (10230): Verilog HDL assignment warning at tuningWord_set.v(22): truncated value with size 32 to match size of target (28) File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 22
Warning (10230): Verilog HDL assignment warning at tuningWord_set.v(24): truncated value with size 32 to match size of target (4) File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 24
Warning (10230): Verilog HDL assignment warning at tuningWord_set.v(25): truncated value with size 32 to match size of target (4) File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 25
Warning (10230): Verilog HDL assignment warning at tuningWord_set.v(26): truncated value with size 32 to match size of target (4) File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 26
Warning (10230): Verilog HDL assignment warning at tuningWord_set.v(27): truncated value with size 32 to match size of target (4) File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 27
Info (12128): Elaborating entity "Hex_converter" for hierarchy "Hex_converter:inst11"
Info (12128): Elaborating entity "singleHz" for hierarchy "singleHz:inst15"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "singleHz:inst15|lpm_constant:LPM_CONSTANT_component" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/singleHz.v Line: 49
Info (12130): Elaborated megafunction instantiation "singleHz:inst15|lpm_constant:LPM_CONSTANT_component" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/singleHz.v Line: 49
Info (12133): Instantiated megafunction "singleHz:inst15|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/singleHz.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "27"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "28"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_9r8.tdf
    Info (12023): Found entity 1: lpm_constant_9r8 File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_constant_9r8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_9r8" for hierarchy "singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_constant_9r8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_constant_9r8.tdf Line: 31
Info (12133): Instantiated megafunction "singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_constant_9r8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "0000000000000000000000011011"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "28"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "singleHz:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_9r8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 456
Info (12128): Elaborating entity "select" for hierarchy "select:inst3"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "select:inst3|lpm_mux:LPM_MUX_component" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/select.v Line: 70
Info (12130): Elaborated megafunction instantiation "select:inst3|lpm_mux:LPM_MUX_component" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/select.v Line: 70
Info (12133): Instantiated megafunction "select:inst3|lpm_mux:LPM_MUX_component" with the following parameter: File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/select.v Line: 70
    Info (12134): Parameter "lpm_size" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf
    Info (12023): Found entity 1: mux_f7c File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/mux_f7c.tdf Line: 23
Info (12128): Elaborating entity "mux_f7c" for hierarchy "select:inst3|lpm_mux:LPM_MUX_component|mux_f7c:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "SIN" for hierarchy "SIN:inst8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SIN:inst8|altsyncram:altsyncram_component" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/SIN.v Line: 82
Info (12130): Elaborated megafunction instantiation "SIN:inst8|altsyncram:altsyncram_component" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/SIN.v Line: 82
Info (12133): Instantiated megafunction "SIN:inst8|altsyncram:altsyncram_component" with the following parameter: File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/SIN.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./compressed_sineWaveTable.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qia1.tdf
    Info (12023): Found entity 1: altsyncram_qia1 File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/altsyncram_qia1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qia1" for hierarchy "SIN:inst8|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Triangle" for hierarchy "Triangle:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Triangle:inst1|altsyncram:altsyncram_component" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/Triangle.v Line: 82
Info (12130): Elaborated megafunction instantiation "Triangle:inst1|altsyncram:altsyncram_component" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/Triangle.v Line: 82
Info (12133): Instantiated megafunction "Triangle:inst1|altsyncram:altsyncram_component" with the following parameter: File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/Triangle.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./compressed_triangleWaveTable.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_10b1.tdf
    Info (12023): Found entity 1: altsyncram_10b1 File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/altsyncram_10b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_10b1" for hierarchy "Triangle:inst1|altsyncram:altsyncram_component|altsyncram_10b1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0p14.tdf
    Info (12023): Found entity 1: altsyncram_0p14 File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/altsyncram_0p14.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/decode_97a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_23b.tdf
    Info (12023): Found entity 1: mux_23b File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/mux_23b.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_n7c.tdf
    Info (12023): Found entity 1: mux_n7c File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/mux_n7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vqh.tdf
    Info (12023): Found entity 1: cntr_vqh File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cntr_vqh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1mi.tdf
    Info (12023): Found entity 1: cntr_1mi File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cntr_1mi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf
    Info (12023): Found entity 1: cntr_arh File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cntr_arh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.12.19.01:56:13 Progress: Loading sld0c5cb781/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tuningWord_set:inst16|Mod0" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tuningWord_set:inst16|Div0" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tuningWord_set:inst16|Mod1" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tuningWord_set:inst16|Div1" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tuningWord_set:inst16|Mod2" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tuningWord_set:inst16|Div2" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 27
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tuningWord_set:inst16|Mult0" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 22
Info (12130): Elaborated megafunction instantiation "tuningWord_set:inst16|lpm_divide:Mod0" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 24
Info (12133): Instantiated megafunction "tuningWord_set:inst16|lpm_divide:Mod0" with the following parameter: File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf
    Info (12023): Found entity 1: lpm_divide_lll File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_divide_lll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/alt_u_div_ihe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "tuningWord_set:inst16|lpm_divide:Div0" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 25
Info (12133): Instantiated megafunction "tuningWord_set:inst16|lpm_divide:Div0" with the following parameter: File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf
    Info (12023): Found entity 1: lpm_divide_itl File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_divide_itl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "tuningWord_set:inst16|lpm_divide:Div1" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 26
Info (12133): Instantiated megafunction "tuningWord_set:inst16|lpm_divide:Div1" with the following parameter: File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_divide_ltl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/alt_u_div_ohe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "tuningWord_set:inst16|lpm_divide:Div2" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 27
Info (12133): Instantiated megafunction "tuningWord_set:inst16|lpm_divide:Div2" with the following parameter: File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vul.tdf
    Info (12023): Found entity 1: lpm_divide_vul File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/lpm_divide_vul.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/sign_div_unsign_1nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf
    Info (12023): Found entity 1: alt_u_div_cke File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/alt_u_div_cke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 22
Info (12133): Instantiated megafunction "tuningWord_set:inst16|lpm_mult:Mult0" with the following parameter: File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/tuningWord_set.v Line: 22
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_irg.tdf
    Info (12023): Found entity 1: add_sub_irg File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/add_sub_irg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf
    Info (12023): Found entity 1: add_sub_drg File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/add_sub_drg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "tuningWord_set:inst16|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "tuningWord_set:inst16|lpm_divide:Mod1|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider|add_sub_9_result_int[0]~0" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/alt_u_div_ihe.tdf Line: 72
    Info (17048): Logic cell "tuningWord_set:inst16|lpm_divide:Mod1|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider|add_sub_6_result_int[0]~10" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/alt_u_div_ihe.tdf Line: 57
    Info (17048): Logic cell "tuningWord_set:inst16|lpm_divide:Mod1|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider|add_sub_7_result_int[0]~10" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/alt_u_div_ihe.tdf Line: 62
    Info (17048): Logic cell "tuningWord_set:inst16|lpm_divide:Mod1|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider|add_sub_8_result_int[0]~10" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/alt_u_div_ihe.tdf Line: 67
    Info (17048): Logic cell "tuningWord_set:inst16|lpm_divide:Mod2|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider|add_sub_9_result_int[0]~0" File: D:/Chris/Documents/Work/Engineering stuff/system on chip/final project/db/alt_u_div_ihe.tdf Line: 72
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1580 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 1463 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4893 megabytes
    Info: Processing ended: Mon Dec 19 01:56:21 2022
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:36


