{
  "design": {
    "design_info": {
      "boundary_crc": "0x49D4F3105A892C37",
      "device": "xczu3eg-sbva484-1-i",
      "gen_directory": "../../../../PL-Mag-Sensor.gen/sources_1/bd/BufferFlowControl_test3",
      "name": "BufferFlowControl_test3",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "BufferFlowControl": {
        "sample_interval_timer": "",
        "signal_period_timer": "",
        "gain_LUT": "",
        "MagPingPongBuffers_0": "",
        "buffer_controller": ""
      },
      "Simulator": {
        "buffer_flow_control_0": "",
        "sine_generator_0": "",
        "buffer_flow_control_1": ""
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I"
      },
      "gain_curr": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "gain_ref": {
        "direction": "O",
        "left": "23",
        "right": "0"
      },
      "rst_n": {
        "type": "rst",
        "direction": "I"
      },
      "busy": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "n_samples": {
        "direction": "O",
        "left": "10",
        "right": "0"
      },
      "irq_bfr_ctl_out": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "bfr_dout": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "bfr_irq_in": {
        "direction": "O"
      },
      "bfr_din": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "bfr_wr_ch_in": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "bfr_hold_in": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "bfr_rd_addr_in": {
        "direction": "O",
        "left": "9",
        "right": "0"
      },
      "bfr_rd_ch_in": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "BufferFlowControl": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "adc_din": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "adc_ch": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "adc_irq": {
            "type": "intr",
            "direction": "I"
          },
          "gain_curr": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "gain_ref": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "n_samples": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "irq": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "rd_addr": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "hold": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "rd_ch": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "busy": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "rd_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "sample_interval_timer": {
            "vlnv": "xilinx.com:module_ref:counter:1.0",
            "xci_name": "BufferFlowControl_test3_sample_interval_timer_0",
            "xci_path": "ip/BufferFlowControl_test3_sample_interval_timer_0/BufferFlowControl_test3_sample_interval_timer_0.xci",
            "inst_hier_path": "BufferFlowControl/sample_interval_timer",
            "parameters": {
              "auto_rst": {
                "value": "\"0\""
              },
              "n_bits": {
                "value": "20"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "counter",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "user_MAG_BF_CNT_INTERFACE": {
                "mode": "Slave",
                "vlnv": "DIII:user:MAG_BF_CNT_INTERFACE_rtl:1.0",
                "port_maps": {
                  "en": {
                    "physical_name": "en",
                    "direction": "I"
                  },
                  "restart": {
                    "physical_name": "restart",
                    "direction": "I"
                  },
                  "cnt": {
                    "physical_name": "cnt",
                    "direction": "O",
                    "left": "19",
                    "right": "0"
                  },
                  "irq": {
                    "physical_name": "irq",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "BufferFlowControl_test3_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "target": {
                "direction": "I",
                "left": "19",
                "right": "0"
              }
            }
          },
          "signal_period_timer": {
            "vlnv": "xilinx.com:module_ref:counter:1.0",
            "xci_name": "BufferFlowControl_test3_signal_period_timer_0",
            "xci_path": "ip/BufferFlowControl_test3_signal_period_timer_0/BufferFlowControl_test3_signal_period_timer_0.xci",
            "inst_hier_path": "BufferFlowControl/signal_period_timer",
            "parameters": {
              "auto_rst": {
                "value": "\"0\""
              },
              "n_bits": {
                "value": "21"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "counter",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "user_MAG_BF_CNT_INTERFACE": {
                "mode": "Slave",
                "vlnv": "DIII:user:MAG_BF_CNT_INTERFACE_rtl:1.0",
                "port_maps": {
                  "en": {
                    "physical_name": "en",
                    "direction": "I"
                  },
                  "restart": {
                    "physical_name": "restart",
                    "direction": "I"
                  },
                  "cnt": {
                    "physical_name": "cnt",
                    "direction": "O",
                    "left": "20",
                    "right": "0"
                  },
                  "irq": {
                    "physical_name": "irq",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "BufferFlowControl_test3_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "target": {
                "direction": "I",
                "left": "20",
                "right": "0"
              }
            }
          },
          "gain_LUT": {
            "vlnv": "xilinx.com:module_ref:gain_lut:1.0",
            "xci_name": "BufferFlowControl_test3_gain_LUT_0",
            "xci_path": "ip/BufferFlowControl_test3_gain_LUT_0/BufferFlowControl_test3_gain_LUT_0.xci",
            "inst_hier_path": "BufferFlowControl/gain_LUT",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "gain_lut",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "user_MAG_BF_CNT_INTERFACE": {
                "mode": "Slave",
                "vlnv": "DIII:user:MAG_BF_CNT_INTERFACE_rtl:1.0",
                "port_maps": {
                  "irq": {
                    "physical_name": "irq",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "BufferFlowControl_test3_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "n_over": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "top_val": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "gain_UnD": {
                "direction": "I"
              },
              "curr_gain": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "new_gain": {
                "direction": "O",
                "left": "5",
                "right": "0"
              }
            }
          },
          "MagPingPongBuffers_0": {
            "parameters": {
              "ACTIVE_SIM_BD": {
                "value": "MagPingPongBuffers.bd"
              },
              "ACTIVE_SYNTH_BD": {
                "value": "MagPingPongBuffers.bd"
              },
              "ENABLE_DFX": {
                "value": "0"
              },
              "LIST_SIM_BD": {
                "value": "MagPingPongBuffers.bd"
              },
              "LIST_SYNTH_BD": {
                "value": "MagPingPongBuffers.bd"
              },
              "LOCK_PROPAGATE": {
                "value": "0"
              },
              "TRAINING_MODULE": {
                "value": "MagPingPongBuffers.bd"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst_n": {
                "type": "rst",
                "direction": "I"
              },
              "rd_addr": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "wr_addr": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "wr": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "hold": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "shift": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "rd_ch": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "busy": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "irq": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "wr_din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "rd_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            },
            "post_compiled_compname": "MagPingPongBuffers_inst_4",
            "architecture": "zynquplus",
            "variant_info": {
              "MagPingPongBuffers.bd": {
                "scoped_diagram": "MagPingPongBuffers_inst_4.bd",
                "design_checksum": "0xFD803203",
                "ref_name": "MagPingPongBuffers",
                "ref_subinst_path": "BufferFlowControl_test3_MagPingPongBuffers_0",
                "ref_type": "Block Design",
                "source_type": "all",
                "active": "all"
              }
            }
          },
          "buffer_controller": {
            "vlnv": "xilinx.com:module_ref:buffer_controller:1.0",
            "xci_name": "BufferFlowControl_test3_buffer_controller_0",
            "xci_path": "ip/BufferFlowControl_test3_buffer_controller_0/BufferFlowControl_test3_buffer_controller_0.xci",
            "inst_hier_path": "BufferFlowControl/buffer_controller",
            "parameters": {
              "bf_addr_n_bits": {
                "value": "10"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "buffer_controller",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "adc": {
                "mode": "Slave",
                "vlnv": "DIII:user:MAG_BF_CNT_INTERFACE_rtl:1.0",
                "port_maps": {
                  "irq": {
                    "physical_name": "adc_irq",
                    "direction": "I"
                  }
                }
              },
              "bf": {
                "mode": "Slave",
                "vlnv": "DIII:user:MAG_BF_CNT_INTERFACE_rtl:1.0",
                "port_maps": {
                  "irq": {
                    "physical_name": "bf_irq",
                    "direction": "I",
                    "left": "11",
                    "right": "0"
                  }
                }
              },
              "lut": {
                "mode": "Slave",
                "vlnv": "DIII:user:MAG_BF_CNT_INTERFACE_rtl:1.0",
                "port_maps": {
                  "irq": {
                    "physical_name": "lut_irq",
                    "direction": "I"
                  }
                }
              },
              "t_period": {
                "mode": "Slave",
                "vlnv": "DIII:user:MAG_BF_CNT_INTERFACE_rtl:1.0",
                "port_maps": {
                  "en": {
                    "physical_name": "t_period_en",
                    "direction": "O"
                  },
                  "cnt": {
                    "physical_name": "t_period_cnt",
                    "direction": "I",
                    "left": "20",
                    "right": "0"
                  },
                  "irq": {
                    "physical_name": "t_period_irq",
                    "direction": "I"
                  }
                }
              },
              "t_sample": {
                "mode": "Slave",
                "vlnv": "DIII:user:MAG_BF_CNT_INTERFACE_rtl:1.0",
                "port_maps": {
                  "en": {
                    "physical_name": "t_sample_en",
                    "direction": "O"
                  },
                  "cnt": {
                    "physical_name": "t_sample_cnt",
                    "direction": "I",
                    "left": "19",
                    "right": "0"
                  },
                  "irq": {
                    "physical_name": "t_sample_irq",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "BufferFlowControl_test3_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "t_sample_rest": {
                "direction": "O"
              },
              "t_sample_target": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "t_period_rest": {
                "direction": "O"
              },
              "t_period_target": {
                "direction": "O",
                "left": "20",
                "right": "0"
              },
              "adc_din": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "adc_ch": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "bf_wr_addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "bf_wr_data": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bf_wr": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "bf_shift": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "lut_n_over": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "lut_top_val": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "lut_gain_UnD": {
                "direction": "O"
              },
              "lut_curr_gain": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "lut_new_gain": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "gain_curr": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "gain_ref": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "n_samples_out": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "irq_out": {
                "direction": "O",
                "left": "11",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "buffer_controller_t_sm_mg_int_en": {
            "ports": [
              "buffer_controller/t_sample_en",
              "sample_interval_timer/en"
            ]
          },
          "buffer_controller_t_sm_mg_int_rest": {
            "ports": [
              "buffer_controller/t_sample_rest",
              "sample_interval_timer/restart"
            ]
          },
          "buffer_controller_t_sample_target": {
            "ports": [
              "buffer_controller/t_sample_target",
              "sample_interval_timer/target"
            ]
          },
          "sample_mag_interval_timer_cnt": {
            "ports": [
              "sample_interval_timer/cnt",
              "buffer_controller/t_sample_cnt"
            ]
          },
          "sample_mag_interval_timer_irq": {
            "ports": [
              "sample_interval_timer/irq",
              "buffer_controller/t_sample_irq"
            ]
          },
          "buffer_controller_t_sg_prd_en": {
            "ports": [
              "buffer_controller/t_period_en",
              "signal_period_timer/en"
            ]
          },
          "buffer_controller_t_sg_prd_rest": {
            "ports": [
              "buffer_controller/t_period_rest",
              "signal_period_timer/restart"
            ]
          },
          "signal_period_timer_irq": {
            "ports": [
              "signal_period_timer/irq",
              "buffer_controller/t_period_irq"
            ]
          },
          "signal_period_timer_cnt": {
            "ports": [
              "signal_period_timer/cnt",
              "buffer_controller/t_period_cnt"
            ]
          },
          "buffer_controller_t_period_target": {
            "ports": [
              "buffer_controller/t_period_target",
              "signal_period_timer/target"
            ]
          },
          "buffer_controller_lut_n_over": {
            "ports": [
              "buffer_controller/lut_n_over",
              "gain_LUT/n_over"
            ]
          },
          "buffer_controller_lut_top_val": {
            "ports": [
              "buffer_controller/lut_top_val",
              "gain_LUT/top_val"
            ]
          },
          "buffer_controller_lut_gain_UnD": {
            "ports": [
              "buffer_controller/lut_gain_UnD",
              "gain_LUT/gain_UnD"
            ]
          },
          "buffer_controller_lut_curr_gain": {
            "ports": [
              "buffer_controller/lut_curr_gain",
              "gain_LUT/curr_gain"
            ]
          },
          "gain_LUT_new_gain": {
            "ports": [
              "gain_LUT/new_gain",
              "buffer_controller/lut_new_gain"
            ]
          },
          "gain_LUT_irq": {
            "ports": [
              "gain_LUT/irq",
              "buffer_controller/lut_irq"
            ]
          },
          "clk_1": {
            "ports": [
              "clk",
              "signal_period_timer/clk",
              "sample_interval_timer/clk",
              "gain_LUT/clk",
              "MagPingPongBuffers_0/clk",
              "buffer_controller/clk"
            ]
          },
          "rst_n_1": {
            "ports": [
              "rst_n",
              "signal_period_timer/rst_n",
              "sample_interval_timer/rst_n",
              "MagPingPongBuffers_0/rst_n",
              "buffer_controller/rst_n"
            ]
          },
          "adc_din_1": {
            "ports": [
              "adc_din",
              "buffer_controller/adc_din"
            ]
          },
          "adc_ch_1": {
            "ports": [
              "adc_ch",
              "buffer_controller/adc_ch"
            ]
          },
          "adc_irq_1": {
            "ports": [
              "adc_irq",
              "buffer_controller/adc_irq"
            ]
          },
          "gain_curr_1": {
            "ports": [
              "gain_curr",
              "buffer_controller/gain_curr"
            ]
          },
          "buffer_controller_gain_ref": {
            "ports": [
              "buffer_controller/gain_ref",
              "gain_ref"
            ]
          },
          "buffer_controller_n_samples_out": {
            "ports": [
              "buffer_controller/n_samples_out",
              "n_samples"
            ]
          },
          "buffer_controller_irq_out": {
            "ports": [
              "buffer_controller/irq_out",
              "irq"
            ]
          },
          "rd_addr_1": {
            "ports": [
              "rd_addr",
              "MagPingPongBuffers_0/rd_addr"
            ]
          },
          "hold_1": {
            "ports": [
              "hold",
              "MagPingPongBuffers_0/hold"
            ]
          },
          "rd_ch_1": {
            "ports": [
              "rd_ch",
              "MagPingPongBuffers_0/rd_ch"
            ]
          },
          "MagPingPongBuffers_0_busy": {
            "ports": [
              "MagPingPongBuffers_0/busy",
              "busy"
            ]
          },
          "MagPingPongBuffers_0_rd_out": {
            "ports": [
              "MagPingPongBuffers_0/rd_out",
              "rd_out"
            ]
          },
          "MagPingPongBuffers_0_irq": {
            "ports": [
              "MagPingPongBuffers_0/irq",
              "buffer_controller/bf_irq"
            ]
          },
          "buffer_controller_bf_wr_addr": {
            "ports": [
              "buffer_controller/bf_wr_addr",
              "MagPingPongBuffers_0/wr_addr"
            ]
          },
          "buffer_controller_bf_wr_data": {
            "ports": [
              "buffer_controller/bf_wr_data",
              "MagPingPongBuffers_0/wr_din"
            ]
          },
          "buffer_controller_bf_wr": {
            "ports": [
              "buffer_controller/bf_wr",
              "MagPingPongBuffers_0/wr"
            ]
          },
          "buffer_controller_bf_shift": {
            "ports": [
              "buffer_controller/bf_shift",
              "MagPingPongBuffers_0/shift"
            ]
          }
        }
      },
      "Simulator": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "irq_out": {
            "direction": "O"
          },
          "dout": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "channel_wr": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "hold": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "addr": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "channel_rd": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "n_samples": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "irq_in": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "din": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "buffer_flow_control_0": {
            "vlnv": "xilinx.com:module_ref:buffer_flow_control_tester:1.0",
            "xci_name": "BufferFlowControl_test3_buffer_flow_control_0_0",
            "xci_path": "ip/BufferFlowControl_test3_buffer_flow_control_0_0/BufferFlowControl_test3_buffer_flow_control_0_0.xci",
            "inst_hier_path": "Simulator/buffer_flow_control_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "buffer_flow_control_tester",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "user_MAG_BF_CNT_INTERFACE": {
                "mode": "Slave",
                "vlnv": "DIII:user:MAG_BF_CNT_INTERFACE_rtl:1.0",
                "port_maps": {
                  "irq": {
                    "physical_name": "irq",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "BufferFlowControl_test3_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "channel": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "din_0": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "din_1": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "din_2": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "din_3": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "din_4": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "din_5": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "din_6": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "din_7": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "din_8": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "din_9": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "din_A": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "din_B": {
                "direction": "I",
                "left": "11",
                "right": "0"
              }
            }
          },
          "sine_generator_0": {
            "parameters": {
              "ACTIVE_SIM_BD": {
                "value": "sine_generator.bd"
              },
              "ACTIVE_SYNTH_BD": {
                "value": "sine_generator.bd"
              },
              "ENABLE_DFX": {
                "value": "0"
              },
              "LIST_SIM_BD": {
                "value": "sine_generator.bd"
              },
              "LIST_SYNTH_BD": {
                "value": "sine_generator.bd"
              },
              "LOCK_PROPAGATE": {
                "value": "0"
              },
              "TRAINING_MODULE": {
                "value": "sine_generator.bd"
              }
            },
            "ports": {
              "rst_n": {
                "type": "rst",
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "sine_100_pi_3": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "sine_400_0": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "sine_300_0": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "sine_100_0": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "sine_200_pi_3": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "sine_300_pi_3": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "sine_100_2_pi_3": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "sine_200_0": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "sine_300_2_pi_3": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "sine_400_pi_3": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "sine_200_2_pi_3": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "sine_400_2_pi_3": {
                "direction": "O",
                "left": "11",
                "right": "0"
              }
            },
            "post_compiled_compname": "sine_generator_inst_2",
            "architecture": "zynquplus",
            "variant_info": {
              "sine_generator.bd": {
                "scoped_diagram": "sine_generator_inst_2.bd",
                "design_checksum": "0x9DF80010",
                "ref_name": "sine_generator",
                "ref_subinst_path": "BufferFlowControl_test3_sine_generator_0",
                "ref_type": "Block Design",
                "source_type": "all",
                "active": "all"
              }
            }
          },
          "buffer_flow_control_1": {
            "vlnv": "xilinx.com:module_ref:buffer_flow_control_reader:1.0",
            "xci_name": "BufferFlowControl_test3_buffer_flow_control_1_0",
            "xci_path": "ip/BufferFlowControl_test3_buffer_flow_control_1_0/BufferFlowControl_test3_buffer_flow_control_1_0.xci",
            "inst_hier_path": "Simulator/buffer_flow_control_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "buffer_flow_control_reader",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "user_MAG_BF_CNT_INTERFACE": {
                "mode": "Slave",
                "vlnv": "DIII:user:MAG_BF_CNT_INTERFACE_rtl:1.0",
                "port_maps": {
                  "irq": {
                    "physical_name": "irq",
                    "direction": "I",
                    "left": "11",
                    "right": "0"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "BufferFlowControl_test3_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "hold": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "addr": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "channel": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "n_samples": {
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "sine_generator_0_sine_100_pi_3": {
            "ports": [
              "sine_generator_0/sine_100_pi_3",
              "buffer_flow_control_0/din_0"
            ]
          },
          "sine_generator_0_sine_400_0": {
            "ports": [
              "sine_generator_0/sine_400_0",
              "buffer_flow_control_0/din_1"
            ]
          },
          "sine_generator_0_sine_300_0": {
            "ports": [
              "sine_generator_0/sine_300_0",
              "buffer_flow_control_0/din_2"
            ]
          },
          "sine_generator_0_sine_100_0": {
            "ports": [
              "sine_generator_0/sine_100_0",
              "buffer_flow_control_0/din_3"
            ]
          },
          "sine_generator_0_sine_200_pi_3": {
            "ports": [
              "sine_generator_0/sine_200_pi_3",
              "buffer_flow_control_0/din_4"
            ]
          },
          "sine_generator_0_sine_300_pi_3": {
            "ports": [
              "sine_generator_0/sine_300_pi_3",
              "buffer_flow_control_0/din_5"
            ]
          },
          "sine_generator_0_sine_100_2_pi_3": {
            "ports": [
              "sine_generator_0/sine_100_2_pi_3",
              "buffer_flow_control_0/din_6"
            ]
          },
          "sine_generator_0_sine_200_0": {
            "ports": [
              "sine_generator_0/sine_200_0",
              "buffer_flow_control_0/din_7"
            ]
          },
          "sine_generator_0_sine_300_2_pi_3": {
            "ports": [
              "sine_generator_0/sine_300_2_pi_3",
              "buffer_flow_control_0/din_8"
            ]
          },
          "sine_generator_0_sine_400_pi_3": {
            "ports": [
              "sine_generator_0/sine_400_pi_3",
              "buffer_flow_control_0/din_9"
            ]
          },
          "sine_generator_0_sine_200_2_pi_3": {
            "ports": [
              "sine_generator_0/sine_200_2_pi_3",
              "buffer_flow_control_0/din_A"
            ]
          },
          "sine_generator_0_sine_400_2_pi_3": {
            "ports": [
              "sine_generator_0/sine_400_2_pi_3",
              "buffer_flow_control_0/din_B"
            ]
          },
          "clk_1": {
            "ports": [
              "clk",
              "sine_generator_0/clk",
              "buffer_flow_control_0/clk",
              "buffer_flow_control_1/clk"
            ]
          },
          "rst_n_1": {
            "ports": [
              "rst_n",
              "sine_generator_0/rst_n",
              "buffer_flow_control_0/rst_n",
              "buffer_flow_control_1/rst_n"
            ]
          },
          "adc_irq_1": {
            "ports": [
              "buffer_flow_control_0/irq",
              "irq_out"
            ]
          },
          "adc_din_1": {
            "ports": [
              "buffer_flow_control_0/dout",
              "dout"
            ]
          },
          "adc_ch_1": {
            "ports": [
              "buffer_flow_control_0/channel",
              "channel_wr"
            ]
          },
          "buffer_flow_control_1_hold": {
            "ports": [
              "buffer_flow_control_1/hold",
              "hold"
            ]
          },
          "buffer_flow_control_1_addr": {
            "ports": [
              "buffer_flow_control_1/addr",
              "addr"
            ]
          },
          "buffer_flow_control_1_channel": {
            "ports": [
              "buffer_flow_control_1/channel",
              "channel_rd"
            ]
          },
          "BufferFlowControl_n_samples": {
            "ports": [
              "n_samples",
              "buffer_flow_control_1/n_samples"
            ]
          },
          "BufferFlowControl_irq": {
            "ports": [
              "irq_in",
              "buffer_flow_control_1/irq"
            ]
          },
          "BufferFlowControl_rd_out": {
            "ports": [
              "din",
              "buffer_flow_control_1/din"
            ]
          }
        }
      }
    },
    "nets": {
      "buffer_controller_gain_ref": {
        "ports": [
          "BufferFlowControl/gain_ref",
          "gain_ref"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "BufferFlowControl/clk",
          "Simulator/clk"
        ]
      },
      "gain_curr_1": {
        "ports": [
          "gain_curr",
          "BufferFlowControl/gain_curr"
        ]
      },
      "rst_n_1": {
        "ports": [
          "rst_n",
          "BufferFlowControl/rst_n",
          "Simulator/rst_n"
        ]
      },
      "MagPingPongBuffers_0_busy1": {
        "ports": [
          "BufferFlowControl/busy",
          "busy"
        ]
      },
      "adc_din_1": {
        "ports": [
          "Simulator/dout",
          "BufferFlowControl/adc_din",
          "bfr_din"
        ]
      },
      "adc_ch_1": {
        "ports": [
          "Simulator/channel_wr",
          "BufferFlowControl/adc_ch",
          "bfr_wr_ch_in"
        ]
      },
      "adc_irq_1": {
        "ports": [
          "Simulator/irq_out",
          "BufferFlowControl/adc_irq",
          "bfr_irq_in"
        ]
      },
      "buffer_flow_control_1_hold": {
        "ports": [
          "Simulator/hold",
          "BufferFlowControl/hold",
          "bfr_hold_in"
        ]
      },
      "buffer_flow_control_1_addr": {
        "ports": [
          "Simulator/addr",
          "BufferFlowControl/rd_addr",
          "bfr_rd_addr_in"
        ]
      },
      "buffer_flow_control_1_channel": {
        "ports": [
          "Simulator/channel_rd",
          "BufferFlowControl/rd_ch",
          "bfr_rd_ch_in"
        ]
      },
      "BufferFlowControl_rd_out": {
        "ports": [
          "BufferFlowControl/rd_out",
          "Simulator/din",
          "bfr_dout"
        ]
      },
      "BufferFlowControl_irq": {
        "ports": [
          "BufferFlowControl/irq",
          "Simulator/irq_in",
          "irq_bfr_ctl_out"
        ]
      },
      "BufferFlowControl_n_samples": {
        "ports": [
          "BufferFlowControl/n_samples",
          "Simulator/n_samples",
          "n_samples"
        ]
      }
    }
  }
}