{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 02 17:38:14 2010 " "Info: Processing started: Fri Jul 02 17:38:14 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off read_rabbit_184 -c read_rabbit_184 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off read_rabbit_184 -c read_rabbit_184 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 5 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "fifty_MHz_int " "Info: Assuming node \"fifty_MHz_int\" is an undefined clock" {  } { { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "fifty_MHz_int" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register reader:reading\|M\[20\] register reader:reading\|temp_184\[15\] 177.12 MHz 5.646 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 177.12 MHz between source register \"reader:reading\|M\[20\]\" and destination register \"reader:reading\|temp_184\[15\]\" (period= 5.646 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.473 ns + Longest register register " "Info: + Longest register to register delay is 5.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reader:reading\|M\[20\] 1 REG LCFF_X45_Y15_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y15_N9; Fanout = 3; REG Node = 'reader:reading\|M\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader:reading|M[20] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.371 ns) 1.088 ns reader:reading\|LessThan0~501 2 COMB LCCOMB_X46_Y15_N16 1 " "Info: 2: + IC(0.717 ns) + CELL(0.371 ns) = 1.088 ns; Loc. = LCCOMB_X46_Y15_N16; Fanout = 1; COMB Node = 'reader:reading\|LessThan0~501'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { reader:reading|M[20] reader:reading|LessThan0~501 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.410 ns) 2.181 ns reader:reading\|LessThan0~502 3 COMB LCCOMB_X44_Y14_N20 1 " "Info: 3: + IC(0.683 ns) + CELL(0.410 ns) = 2.181 ns; Loc. = LCCOMB_X44_Y14_N20; Fanout = 1; COMB Node = 'reader:reading\|LessThan0~502'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { reader:reading|LessThan0~501 reader:reading|LessThan0~502 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 2.708 ns reader:reading\|LessThan0~505 4 COMB LCCOMB_X44_Y14_N28 218 " "Info: 4: + IC(0.252 ns) + CELL(0.275 ns) = 2.708 ns; Loc. = LCCOMB_X44_Y14_N28; Fanout = 218; COMB Node = 'reader:reading\|LessThan0~505'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { reader:reading|LessThan0~502 reader:reading|LessThan0~505 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 3.129 ns reader:reading\|Decoder0~6483 5 COMB LCCOMB_X44_Y14_N0 6 " "Info: 5: + IC(0.271 ns) + CELL(0.150 ns) = 3.129 ns; Loc. = LCCOMB_X44_Y14_N0; Fanout = 6; COMB Node = 'reader:reading\|Decoder0~6483'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { reader:reading|LessThan0~505 reader:reading|Decoder0~6483 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.150 ns) 4.047 ns reader:reading\|Decoder0~6484 6 COMB LCCOMB_X43_Y16_N18 16 " "Info: 6: + IC(0.768 ns) + CELL(0.150 ns) = 4.047 ns; Loc. = LCCOMB_X43_Y16_N18; Fanout = 16; COMB Node = 'reader:reading\|Decoder0~6484'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { reader:reading|Decoder0~6483 reader:reading|Decoder0~6484 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.150 ns) 5.389 ns reader:reading\|temp_184\[15\]~16071 7 COMB LCCOMB_X42_Y15_N8 1 " "Info: 7: + IC(1.192 ns) + CELL(0.150 ns) = 5.389 ns; Loc. = LCCOMB_X42_Y15_N8; Fanout = 1; COMB Node = 'reader:reading\|temp_184\[15\]~16071'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { reader:reading|Decoder0~6484 reader:reading|temp_184[15]~16071 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.473 ns reader:reading\|temp_184\[15\] 8 REG LCFF_X42_Y15_N9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 5.473 ns; Loc. = LCFF_X42_Y15_N9; Fanout = 2; REG Node = 'reader:reading\|temp_184\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reader:reading|temp_184[15]~16071 reader:reading|temp_184[15] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 29.05 % ) " "Info: Total cell delay = 1.590 ns ( 29.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.883 ns ( 70.95 % ) " "Info: Total interconnect delay = 3.883 ns ( 70.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { reader:reading|M[20] reader:reading|LessThan0~501 reader:reading|LessThan0~502 reader:reading|LessThan0~505 reader:reading|Decoder0~6483 reader:reading|Decoder0~6484 reader:reading|temp_184[15]~16071 reader:reading|temp_184[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.473 ns" { reader:reading|M[20] reader:reading|LessThan0~501 reader:reading|LessThan0~502 reader:reading|LessThan0~505 reader:reading|Decoder0~6483 reader:reading|Decoder0~6484 reader:reading|temp_184[15]~16071 reader:reading|temp_184[15] } { 0.000ns 0.717ns 0.683ns 0.252ns 0.271ns 0.768ns 1.192ns 0.000ns } { 0.000ns 0.371ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.041 ns - Smallest " "Info: - Smallest clock skew is 0.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.314 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SCLK_PE_3 1 CLK PIN_U20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.537 ns) 3.314 ns reader:reading\|temp_184\[15\] 2 REG LCFF_X42_Y15_N9 2 " "Info: 2: + IC(1.945 ns) + CELL(0.537 ns) = 3.314 ns; Loc. = LCFF_X42_Y15_N9; Fanout = 2; REG Node = 'reader:reading\|temp_184\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { SCLK_PE_3 reader:reading|temp_184[15] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 41.31 % ) " "Info: Total cell delay = 1.369 ns ( 41.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.945 ns ( 58.69 % ) " "Info: Total interconnect delay = 1.945 ns ( 58.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { SCLK_PE_3 reader:reading|temp_184[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[15] } { 0.000ns 0.000ns 1.945ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.273 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 3.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SCLK_PE_3 1 CLK PIN_U20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.537 ns) 3.273 ns reader:reading\|M\[20\] 2 REG LCFF_X45_Y15_N9 3 " "Info: 2: + IC(1.904 ns) + CELL(0.537 ns) = 3.273 ns; Loc. = LCFF_X45_Y15_N9; Fanout = 3; REG Node = 'reader:reading\|M\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { SCLK_PE_3 reader:reading|M[20] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 41.83 % ) " "Info: Total cell delay = 1.369 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.904 ns ( 58.17 % ) " "Info: Total interconnect delay = 1.904 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { SCLK_PE_3 reader:reading|M[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.273 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[20] } { 0.000ns 0.000ns 1.904ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { SCLK_PE_3 reader:reading|temp_184[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[15] } { 0.000ns 0.000ns 1.945ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { SCLK_PE_3 reader:reading|M[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.273 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[20] } { 0.000ns 0.000ns 1.904ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { reader:reading|M[20] reader:reading|LessThan0~501 reader:reading|LessThan0~502 reader:reading|LessThan0~505 reader:reading|Decoder0~6483 reader:reading|Decoder0~6484 reader:reading|temp_184[15]~16071 reader:reading|temp_184[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.473 ns" { reader:reading|M[20] reader:reading|LessThan0~501 reader:reading|LessThan0~502 reader:reading|LessThan0~505 reader:reading|Decoder0~6483 reader:reading|Decoder0~6484 reader:reading|temp_184[15]~16071 reader:reading|temp_184[15] } { 0.000ns 0.717ns 0.683ns 0.252ns 0.271ns 0.768ns 1.192ns 0.000ns } { 0.000ns 0.371ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { SCLK_PE_3 reader:reading|temp_184[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[15] } { 0.000ns 0.000ns 1.945ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { SCLK_PE_3 reader:reading|M[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.273 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[20] } { 0.000ns 0.000ns 1.904ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "fifty_MHz_int " "Info: No valid register-to-register data paths exist for clock \"fifty_MHz_int\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "converter:converting\|HexDisplay_output\[20\] starter\[1\] fifty_MHz_int 21.051 ns register " "Info: tsu for register \"converter:converting\|HexDisplay_output\[20\]\" (data pin = \"starter\[1\]\", clock pin = \"fifty_MHz_int\") is 21.051 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.740 ns + Longest pin register " "Info: + Longest pin to register delay is 23.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns starter\[1\] 1 PIN PIN_U3 42 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 42; PIN Node = 'starter\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { starter[1] } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.209 ns) + CELL(0.420 ns) 7.471 ns converter:converting\|Add0~337 2 COMB LCCOMB_X41_Y16_N8 3 " "Info: 2: + IC(6.209 ns) + CELL(0.420 ns) = 7.471 ns; Loc. = LCCOMB_X41_Y16_N8; Fanout = 3; COMB Node = 'converter:converting\|Add0~337'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.629 ns" { starter[1] converter:converting|Add0~337 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.438 ns) 8.955 ns converter:converting\|BYTE3~1929 3 COMB LCCOMB_X38_Y12_N30 36 " "Info: 3: + IC(1.046 ns) + CELL(0.438 ns) = 8.955 ns; Loc. = LCCOMB_X38_Y12_N30; Fanout = 36; COMB Node = 'converter:converting\|BYTE3~1929'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { converter:converting|Add0~337 converter:converting|BYTE3~1929 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.438 ns) + CELL(0.275 ns) 11.668 ns converter:converting\|BYTE3~1995 4 COMB LCCOMB_X44_Y11_N8 1 " "Info: 4: + IC(2.438 ns) + CELL(0.275 ns) = 11.668 ns; Loc. = LCCOMB_X44_Y11_N8; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~1995'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { converter:converting|BYTE3~1929 converter:converting|BYTE3~1995 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.275 ns) 13.444 ns converter:converting\|BYTE3~1996 5 COMB LCCOMB_X38_Y17_N24 1 " "Info: 5: + IC(1.501 ns) + CELL(0.275 ns) = 13.444 ns; Loc. = LCCOMB_X38_Y17_N24; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~1996'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { converter:converting|BYTE3~1995 converter:converting|BYTE3~1996 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.150 ns) 14.568 ns converter:converting\|BYTE3~1997 6 COMB LCCOMB_X42_Y15_N2 1 " "Info: 6: + IC(0.974 ns) + CELL(0.150 ns) = 14.568 ns; Loc. = LCCOMB_X42_Y15_N2; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~1997'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { converter:converting|BYTE3~1996 converter:converting|BYTE3~1997 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.420 ns) 15.233 ns converter:converting\|BYTE3~2000 7 COMB LCCOMB_X42_Y15_N14 1 " "Info: 7: + IC(0.245 ns) + CELL(0.420 ns) = 15.233 ns; Loc. = LCCOMB_X42_Y15_N14; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~2000'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { converter:converting|BYTE3~1997 converter:converting|BYTE3~2000 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.438 ns) 16.091 ns converter:converting\|BYTE3~2001 8 COMB LCCOMB_X43_Y15_N2 1 " "Info: 8: + IC(0.420 ns) + CELL(0.438 ns) = 16.091 ns; Loc. = LCCOMB_X43_Y15_N2; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~2001'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { converter:converting|BYTE3~2000 converter:converting|BYTE3~2001 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.438 ns) 16.989 ns converter:converting\|BYTE3~2008 9 COMB LCCOMB_X43_Y15_N22 2 " "Info: 9: + IC(0.460 ns) + CELL(0.438 ns) = 16.989 ns; Loc. = LCCOMB_X43_Y15_N22; Fanout = 2; COMB Node = 'converter:converting\|BYTE3~2008'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { converter:converting|BYTE3~2001 converter:converting|BYTE3~2008 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.275 ns) 18.510 ns converter:converting\|BYTE3~2009 10 COMB LCCOMB_X36_Y13_N18 9 " "Info: 10: + IC(1.246 ns) + CELL(0.275 ns) = 18.510 ns; Loc. = LCCOMB_X36_Y13_N18; Fanout = 9; COMB Node = 'converter:converting\|BYTE3~2009'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { converter:converting|BYTE3~2008 converter:converting|BYTE3~2009 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.420 ns) 20.159 ns converter:converting\|Equal121~148 11 COMB LCCOMB_X34_Y15_N26 16 " "Info: 11: + IC(1.229 ns) + CELL(0.420 ns) = 20.159 ns; Loc. = LCCOMB_X34_Y15_N26; Fanout = 16; COMB Node = 'converter:converting\|Equal121~148'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { converter:converting|BYTE3~2009 converter:converting|Equal121~148 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.410 ns) 21.812 ns converter:converting\|HexDisplay_output\[13\]~2947 12 COMB LCCOMB_X41_Y11_N16 9 " "Info: 12: + IC(1.243 ns) + CELL(0.410 ns) = 21.812 ns; Loc. = LCCOMB_X41_Y11_N16; Fanout = 9; COMB Node = 'converter:converting\|HexDisplay_output\[13\]~2947'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { converter:converting|Equal121~148 converter:converting|HexDisplay_output[13]~2947 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.398 ns) 22.687 ns converter:converting\|display2~1789 13 COMB LCCOMB_X40_Y11_N16 2 " "Info: 13: + IC(0.477 ns) + CELL(0.398 ns) = 22.687 ns; Loc. = LCCOMB_X40_Y11_N16; Fanout = 2; COMB Node = 'converter:converting\|display2~1789'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.275 ns) 23.656 ns converter:converting\|display2~1794 14 COMB LCCOMB_X41_Y11_N8 1 " "Info: 14: + IC(0.694 ns) + CELL(0.275 ns) = 23.656 ns; Loc. = LCCOMB_X41_Y11_N8; Fanout = 1; COMB Node = 'converter:converting\|display2~1794'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { converter:converting|display2~1789 converter:converting|display2~1794 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 23.740 ns converter:converting\|HexDisplay_output\[20\] 15 REG LCFF_X41_Y11_N9 1 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 23.740 ns; Loc. = LCFF_X41_Y11_N9; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.558 ns ( 23.41 % ) " "Info: Total cell delay = 5.558 ns ( 23.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.182 ns ( 76.59 % ) " "Info: Total interconnect delay = 18.182 ns ( 76.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "23.740 ns" { starter[1] converter:converting|Add0~337 converter:converting|BYTE3~1929 converter:converting|BYTE3~1995 converter:converting|BYTE3~1996 converter:converting|BYTE3~1997 converter:converting|BYTE3~2000 converter:converting|BYTE3~2001 converter:converting|BYTE3~2008 converter:converting|BYTE3~2009 converter:converting|Equal121~148 converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "23.740 ns" { starter[1] starter[1]~combout converter:converting|Add0~337 converter:converting|BYTE3~1929 converter:converting|BYTE3~1995 converter:converting|BYTE3~1996 converter:converting|BYTE3~1997 converter:converting|BYTE3~2000 converter:converting|BYTE3~2001 converter:converting|BYTE3~2008 converter:converting|BYTE3~2009 converter:converting|Equal121~148 converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } { 0.000ns 0.000ns 6.209ns 1.046ns 2.438ns 1.501ns 0.974ns 0.245ns 0.420ns 0.460ns 1.246ns 1.229ns 1.243ns 0.477ns 0.694ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.438ns 0.275ns 0.275ns 0.150ns 0.420ns 0.438ns 0.438ns 0.275ns 0.420ns 0.410ns 0.398ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_int destination 2.653 ns - Shortest register " "Info: - Shortest clock path from clock \"fifty_MHz_int\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_int 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_int'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_int~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'fifty_MHz_int~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_int fifty_MHz_int~clkctrl } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns converter:converting\|HexDisplay_output\[20\] 3 REG LCFF_X41_Y11_N9 1 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X41_Y11_N9; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "23.740 ns" { starter[1] converter:converting|Add0~337 converter:converting|BYTE3~1929 converter:converting|BYTE3~1995 converter:converting|BYTE3~1996 converter:converting|BYTE3~1997 converter:converting|BYTE3~2000 converter:converting|BYTE3~2001 converter:converting|BYTE3~2008 converter:converting|BYTE3~2009 converter:converting|Equal121~148 converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "23.740 ns" { starter[1] starter[1]~combout converter:converting|Add0~337 converter:converting|BYTE3~1929 converter:converting|BYTE3~1995 converter:converting|BYTE3~1996 converter:converting|BYTE3~1997 converter:converting|BYTE3~2000 converter:converting|BYTE3~2001 converter:converting|BYTE3~2008 converter:converting|BYTE3~2009 converter:converting|Equal121~148 converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } { 0.000ns 0.000ns 6.209ns 1.046ns 2.438ns 1.501ns 0.974ns 0.245ns 0.420ns 0.460ns 1.246ns 1.229ns 1.243ns 0.477ns 0.694ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.438ns 0.275ns 0.275ns 0.150ns 0.420ns 0.438ns 0.438ns 0.275ns 0.420ns 0.410ns 0.398ns 0.275ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "fifty_MHz_int HEXX\[47\] converter:converting\|HexDisplay_output\[47\] 9.590 ns register " "Info: tco from clock \"fifty_MHz_int\" to destination pin \"HEXX\[47\]\" through register \"converter:converting\|HexDisplay_output\[47\]\" is 9.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_int source 2.662 ns + Longest register " "Info: + Longest clock path from clock \"fifty_MHz_int\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_int 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_int'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_int~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'fifty_MHz_int~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_int fifty_MHz_int~clkctrl } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns converter:converting\|HexDisplay_output\[47\] 3 REG LCFF_X34_Y15_N29 1 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X34_Y15_N29; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[47\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[47] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[47] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[47] } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.678 ns + Longest register pin " "Info: + Longest register to pin delay is 6.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns converter:converting\|HexDisplay_output\[47\] 1 REG LCFF_X34_Y15_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y15_N29; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[47\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { converter:converting|HexDisplay_output[47] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.056 ns) + CELL(2.622 ns) 6.678 ns HEXX\[47\] 2 PIN PIN_M5 0 " "Info: 2: + IC(4.056 ns) + CELL(2.622 ns) = 6.678 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'HEXX\[47\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.678 ns" { converter:converting|HexDisplay_output[47] HEXX[47] } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 39.26 % ) " "Info: Total cell delay = 2.622 ns ( 39.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.056 ns ( 60.74 % ) " "Info: Total interconnect delay = 4.056 ns ( 60.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.678 ns" { converter:converting|HexDisplay_output[47] HEXX[47] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.678 ns" { converter:converting|HexDisplay_output[47] HEXX[47] } { 0.000ns 4.056ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[47] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[47] } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.678 ns" { converter:converting|HexDisplay_output[47] HEXX[47] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.678 ns" { converter:converting|HexDisplay_output[47] HEXX[47] } { 0.000ns 4.056ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "converter:converting\|HexDisplay_output\[39\] ender\[3\] fifty_MHz_int -1.346 ns register " "Info: th for register \"converter:converting\|HexDisplay_output\[39\]\" (data pin = \"ender\[3\]\", clock pin = \"fifty_MHz_int\") is -1.346 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_int destination 2.666 ns + Longest register " "Info: + Longest clock path from clock \"fifty_MHz_int\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_int 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_int'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_int~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'fifty_MHz_int~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_int fifty_MHz_int~clkctrl } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns converter:converting\|HexDisplay_output\[39\] 3 REG LCFF_X35_Y16_N9 1 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X35_Y16_N9; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[39\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[39] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[39] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[39] } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.278 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ender\[3\] 1 PIN PIN_AE14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 5; PIN Node = 'ender\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ender[3] } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.436 ns) 2.506 ns converter:converting\|Add3~129 2 COMB LCCOMB_X36_Y16_N10 1 " "Info: 2: + IC(1.071 ns) + CELL(0.436 ns) = 2.506 ns; Loc. = LCCOMB_X36_Y16_N10; Fanout = 1; COMB Node = 'converter:converting\|Add3~129'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { ender[3] converter:converting|Add3~129 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.275 ns) 3.220 ns converter:converting\|LessThan4~341 3 COMB LCCOMB_X35_Y16_N22 4 " "Info: 3: + IC(0.439 ns) + CELL(0.275 ns) = 3.220 ns; Loc. = LCCOMB_X35_Y16_N22; Fanout = 4; COMB Node = 'converter:converting\|LessThan4~341'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { converter:converting|Add3~129 converter:converting|LessThan4~341 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.150 ns) 3.664 ns converter:converting\|display5~627 4 COMB LCCOMB_X35_Y16_N14 2 " "Info: 4: + IC(0.294 ns) + CELL(0.150 ns) = 3.664 ns; Loc. = LCCOMB_X35_Y16_N14; Fanout = 2; COMB Node = 'converter:converting\|display5~627'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.444 ns" { converter:converting|LessThan4~341 converter:converting|display5~627 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.194 ns converter:converting\|display5~624 5 COMB LCCOMB_X35_Y16_N8 1 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.194 ns; Loc. = LCCOMB_X35_Y16_N8; Fanout = 1; COMB Node = 'converter:converting\|display5~624'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { converter:converting|display5~627 converter:converting|display5~624 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.278 ns converter:converting\|HexDisplay_output\[39\] 6 REG LCFF_X35_Y16_N9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.278 ns; Loc. = LCFF_X35_Y16_N9; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[39\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { converter:converting|display5~624 converter:converting|HexDisplay_output[39] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.219 ns ( 51.87 % ) " "Info: Total cell delay = 2.219 ns ( 51.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 48.13 % ) " "Info: Total interconnect delay = 2.059 ns ( 48.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { ender[3] converter:converting|Add3~129 converter:converting|LessThan4~341 converter:converting|display5~627 converter:converting|display5~624 converter:converting|HexDisplay_output[39] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.278 ns" { ender[3] ender[3]~combout converter:converting|Add3~129 converter:converting|LessThan4~341 converter:converting|display5~627 converter:converting|display5~624 converter:converting|HexDisplay_output[39] } { 0.000ns 0.000ns 1.071ns 0.439ns 0.294ns 0.255ns 0.000ns } { 0.000ns 0.999ns 0.436ns 0.275ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[39] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[39] } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { ender[3] converter:converting|Add3~129 converter:converting|LessThan4~341 converter:converting|display5~627 converter:converting|display5~624 converter:converting|HexDisplay_output[39] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.278 ns" { ender[3] ender[3]~combout converter:converting|Add3~129 converter:converting|LessThan4~341 converter:converting|display5~627 converter:converting|display5~624 converter:converting|HexDisplay_output[39] } { 0.000ns 0.000ns 1.071ns 0.439ns 0.294ns 0.255ns 0.000ns } { 0.000ns 0.999ns 0.436ns 0.275ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Allocated 125 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 02 17:38:15 2010 " "Info: Processing ended: Fri Jul 02 17:38:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
