<stg><name>multibyte2</name>


<trans_list>

<trans id="796" from="1" to="2">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="2" to="2">
<condition id="186">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="2" to="3">
<condition id="188">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="3" to="3">
<condition id="190">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="3" to="4">
<condition id="191">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="3" to="86">
<condition id="192">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="firstSample_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="4" to="5">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="5" to="6">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="6" to="7">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="7" to="8">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="8" to="9">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="9" to="10">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="10" to="11">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="11" to="12">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="12" to="13">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="13" to="14">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="14" to="15">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="15" to="16">
<condition id="206">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="15" to="15">
<condition id="208">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="16" to="17">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="17" to="18">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="18" to="19">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="19" to="20">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="20" to="21">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="21" to="22">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="22" to="23">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="23" to="24">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="24" to="25">
<condition id="219">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="24" to="24">
<condition id="221">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="25" to="26">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="26" to="27">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="27" to="28">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="28" to="29">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="29" to="30">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="30" to="31">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="31" to="32">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="32" to="33">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="33" to="34">
<condition id="232">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="33" to="33">
<condition id="234">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="34" to="35">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="35" to="36">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="36" to="37">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="37" to="38">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="38" to="39">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="39" to="40">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="40" to="41">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="41" to="42">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="42" to="43">
<condition id="245">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="42" to="42">
<condition id="247">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="43" to="44">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="44" to="45">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="45" to="46">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="46" to="47">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="47" to="48">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="48" to="49">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="49" to="50">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="50" to="51">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="51" to="52">
<condition id="258">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="51" to="51">
<condition id="260">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="52" to="53">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="53" to="54">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="54" to="55">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="55" to="56">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="56" to="57">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="57" to="58">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="58" to="59">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="59" to="60">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="60" to="61">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="61" to="62">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="62" to="63">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="63" to="64">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="64" to="65">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="65" to="66">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="66" to="67">
<condition id="276">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="66" to="77">
<condition id="277">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="67" to="68">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="68" to="69">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="69" to="70">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="70" to="71">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="71" to="72">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="72" to="73">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="73" to="74">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="74" to="75">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="75" to="76">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="76" to="76">
<condition id="290">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="76" to="77">
<condition id="292">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="77" to="78">
<condition id="293">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="77" to="86">
<condition id="305">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="78" to="79">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="79" to="80">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="80" to="81">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="81" to="82">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="82" to="83">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="83" to="84">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="84" to="85">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="85" to="77">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="86" to="86">
<condition id="307">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="86" to="87">
<condition id="308">
<or_exp><and_exp><literal name="firstSample_load" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="87" to="88">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="88" to="89">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="89" to="90">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="90" to="91">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="91" to="92">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="92" to="93">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="93" to="94">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="94" to="95">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="95" to="96">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="96" to="97">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="97" to="98">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="98" to="99">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="99" to="100">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="100" to="101">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="101" to="102">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="102" to="103">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="103" to="104">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="104" to="105">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="105" to="106">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="106" to="107">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="107" to="108">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="108" to="108">
<condition id="333">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="108" to="109">
<condition id="335">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="109" to="110">
<condition id="336">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="109" to="118">
<condition id="348">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="110" to="111">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="111" to="112">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="112" to="113">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="113" to="114">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="114" to="115">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="115" to="116">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="116" to="117">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="117" to="109">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="118" to="119">
<condition id="349">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="118" to="118">
<condition id="351">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="119" to="120">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="120" to="121">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="121" to="122">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %CTRL), !map !42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_msb) nounwind, !map !48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_lsb) nounwind, !map !52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_xlsb) nounwind, !map !56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %temperature_msb) nounwind, !map !60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %temperature_lsb) nounwind, !map !64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %temperature_xlsb) nounwind, !map !68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stateSetUp) nounwind, !map !72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %state) nounwind, !map !76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stateDataReads) nounwind, !map !80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %trimmingSuccess) nounwind, !map !84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_T1) nounwind, !map !88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_T2) nounwind, !map !92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_T3) nounwind, !map !96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P1) nounwind, !map !100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P2) nounwind, !map !104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P3) nounwind, !map !108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P4) nounwind, !map !112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P5) nounwind, !map !116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P6) nounwind, !map !120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P7) nounwind, !map !124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P8) nounwind, !map !128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dig_P9) nounwind, !map !132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressureRaw) nounwind, !map !136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i32* %temperatureRaw) nounwind, !map !140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="64">
<![CDATA[
:25  %dummy_8 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy_8"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
:26  %dummy_6 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy_6"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64">
<![CDATA[
:27  %dummy_10 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy_10"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64">
<![CDATA[
:28  %dummy_14 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy_14"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
:29  %dummy_16 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy_16"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="64">
<![CDATA[
:30  %dummy = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="64">
<![CDATA[
:31  %dummy_2 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy_2"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="64">
<![CDATA[
:32  %dummy_4 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy_4"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="64">
<![CDATA[
:33  %dummy_12 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy_12"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @multibyte2_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
:35  %trimmingData = alloca [24 x i16], align 16

]]></Node>
<StgValue><ssdm name="trimmingData"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
:36  %sensorData = alloca [6 x i32], align 16

]]></Node>
<StgValue><ssdm name="sensorData"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i32* %CTRL, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_msb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_lsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_xlsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i32* %temperature_msb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i32* %temperature_lsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i32* %temperature_xlsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i32* %stateSetUp, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i32* %state, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i32* %trimmingSuccess, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(i32* %stateDataReads, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i16* %dig_T1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i16* %dig_T2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i16* %dig_T3, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P3, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P4, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P5, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P6, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P7, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P8, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecInterface(i16* %dig_P9, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecInterface(i32* %pressureRaw, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecInterface(i32* %temperatureRaw, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:63  br label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i5 [ 0, %0 ], [ %indvarinc, %meminst ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst:1  %indvarinc = add i5 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="5">
<![CDATA[
meminst:2  %tmp_s = zext i5 %invdar to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %trimmingData_addr = getelementptr [24 x i16]* %trimmingData, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="trimmingData_addr"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
meminst:4  store i16 0, i16* %trimmingData_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst:5  %tmp_1 = icmp eq i5 %invdar, -9

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_trimmingData_s) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %tmp_1, label %meminst2.preheader, label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
meminst2.preheader:0  br label %meminst2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
meminst2:0  %invdar3 = phi i3 [ %indvarinc4, %meminst2 ], [ 0, %meminst2.preheader ]

]]></Node>
<StgValue><ssdm name="invdar3"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst2:1  %indvarinc4 = add i3 %invdar3, 1

]]></Node>
<StgValue><ssdm name="indvarinc4"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="3">
<![CDATA[
meminst2:2  %tmp_2 = zext i3 %invdar3 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2:3  %sensorData_addr = getelementptr [6 x i32]* %sensorData, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="sensorData_addr"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst2:4  store i32 0, i32* %sensorData_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst2:5  %tmp_3 = icmp eq i3 %invdar3, -3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst2:6  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_sensorData_st) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst2:7  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst2:8  br i1 %tmp_3, label %1, label %meminst2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1">
<![CDATA[
:0  %firstSample_load = load i1* @firstSample, align 1

]]></Node>
<StgValue><ssdm name="firstSample_load"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecReset(i1* @firstSample, i32 1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %firstSample_load, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %CTRL_addr = getelementptr i32* %CTRL, i64 268436552

]]></Node>
<StgValue><ssdm name="CTRL_addr"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:2  %CTRL_addr_1 = getelementptr i32* %CTRL, i64 268436552

]]></Node>
<StgValue><ssdm name="CTRL_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:3  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_1, i32 15, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %CTRL_addr_3 = getelementptr i32* %CTRL, i64 268436544

]]></Node>
<StgValue><ssdm name="CTRL_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %CTRL_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %CTRL_addr_2 = getelementptr i32* %CTRL, i64 268436552

]]></Node>
<StgValue><ssdm name="CTRL_addr_2"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)

]]></Node>
<StgValue><ssdm name="CTRL_addr_resp"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:8  %CTRL_addr_4 = getelementptr i32* %CTRL, i64 268436544

]]></Node>
<StgValue><ssdm name="CTRL_addr_4"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:9  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_4, i32 2, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:12  %CTRL_addr_6 = getelementptr i32* %CTRL, i64 268436544

]]></Node>
<StgValue><ssdm name="CTRL_addr_6"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %CTRL_addr_1_req3 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_1_req3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="221" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)

]]></Node>
<StgValue><ssdm name="CTRL_addr_resp"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:10  %CTRL_addr_5 = getelementptr i32* %CTRL, i64 268436544

]]></Node>
<StgValue><ssdm name="CTRL_addr_5"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)

]]></Node>
<StgValue><ssdm name="CTRL_addr_1_resp"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:14  %CTRL_addr_7 = getelementptr i32* %CTRL, i64 268436544

]]></Node>
<StgValue><ssdm name="CTRL_addr_7"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:15  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_7, i32 1, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:18  %CTRL_addr_9 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_9"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %CTRL_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="228" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)

]]></Node>
<StgValue><ssdm name="CTRL_addr_resp"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)

]]></Node>
<StgValue><ssdm name="CTRL_addr_1_resp"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:16  %CTRL_addr_8 = getelementptr i32* %CTRL, i64 268436544

]]></Node>
<StgValue><ssdm name="CTRL_addr_8"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:17  %CTRL_addr_1_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)

]]></Node>
<StgValue><ssdm name="CTRL_addr_1_resp4"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:20  %CTRL_addr_10 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_10"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:21  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_10, i32 492, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:24  %CTRL_addr_12 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_12"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %CTRL_addr_2_req5 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="236" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)

]]></Node>
<StgValue><ssdm name="CTRL_addr_resp"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)

]]></Node>
<StgValue><ssdm name="CTRL_addr_1_resp"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:17  %CTRL_addr_1_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)

]]></Node>
<StgValue><ssdm name="CTRL_addr_1_resp4"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:22  %CTRL_addr_11 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_11"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:23  %CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:26  %CTRL_addr_13 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_13"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:27  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_13, i32 208, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:30  %CTRL_addr_15 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_15"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %CTRL_addr_2_req7 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="245" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)

]]></Node>
<StgValue><ssdm name="CTRL_addr_resp"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)

]]></Node>
<StgValue><ssdm name="CTRL_addr_1_resp"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:17  %CTRL_addr_1_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)

]]></Node>
<StgValue><ssdm name="CTRL_addr_1_resp4"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:23  %CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:28  %CTRL_addr_14 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_14"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:29  %CTRL_addr_2_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp6"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:32  %CTRL_addr_16 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_16"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:33  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_16, i32 493, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="253" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)

]]></Node>
<StgValue><ssdm name="CTRL_addr_1_resp"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:17  %CTRL_addr_1_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)

]]></Node>
<StgValue><ssdm name="CTRL_addr_1_resp4"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:23  %CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:29  %CTRL_addr_2_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp6"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:34  %CTRL_addr_17 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_17"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:35  %CTRL_addr_2_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="259" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:17  %CTRL_addr_1_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)

]]></Node>
<StgValue><ssdm name="CTRL_addr_1_resp4"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:23  %CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:29  %CTRL_addr_2_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp6"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:35  %CTRL_addr_2_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="263" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:23  %CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:29  %CTRL_addr_2_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp6"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:35  %CTRL_addr_2_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="266" st_id="13" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:29  %CTRL_addr_2_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp6"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:35  %CTRL_addr_2_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="268" st_id="14" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:35  %CTRL_addr_2_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp8"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:36  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i1 = phi i23 [ 0, %2 ], [ %ctr_V, %4 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i1"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:1  %tmp_4 = icmp eq i23 %p_014_0_i1, -3388608

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3  %ctr_V = add i23 %p_014_0_i1, 1

]]></Node>
<StgValue><ssdm name="ctr_V"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_4, label %"delay_until_ms<50ull, 100000000ull>.exit19", label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_1 = load volatile i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name="dummy_1"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_1, i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:0  %rend16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:1  %CTRL_addr_18 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_18"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:2  %CTRL_addr_2_req9 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:3  %CTRL_addr_19 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_19"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:4  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_19, i32 492, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:7  %CTRL_addr_21 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_21"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:8  %CTRL_addr_2_req11 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:5  %CTRL_addr_20 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_20"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:6  %CTRL_addr_2_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp10"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:9  %CTRL_addr_22 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_22"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:10  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_22, i32 224, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:13  %CTRL_addr_24 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_24"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:14  %CTRL_addr_2_req13 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req13"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="293" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:6  %CTRL_addr_2_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp10"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:11  %CTRL_addr_23 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_23"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:12  %CTRL_addr_2_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp12"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:15  %CTRL_addr_25 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_25"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:16  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_25, i32 182, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="298" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:6  %CTRL_addr_2_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp10"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:12  %CTRL_addr_2_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp12"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:17  %CTRL_addr_26 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_26"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:18  %CTRL_addr_2_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp14"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="302" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:6  %CTRL_addr_2_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp10"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:12  %CTRL_addr_2_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp12"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:18  %CTRL_addr_2_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp14"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="305" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:6  %CTRL_addr_2_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp10"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:12  %CTRL_addr_2_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp12"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:18  %CTRL_addr_2_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="308" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:12  %CTRL_addr_2_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp12"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:18  %CTRL_addr_2_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="310" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:18  %CTRL_addr_2_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp14"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:19  %rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:20  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit19:21  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="314" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i2 = phi i23 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit19" ], [ %ctr_V_1, %6 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i2"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:1  %tmp_5 = icmp eq i23 %p_014_0_i2, -3388608

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3  %ctr_V_1 = add i23 %p_014_0_i2, 1

]]></Node>
<StgValue><ssdm name="ctr_V_1"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5, label %"delay_until_ms<50ull, 100000000ull>.exit14", label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_3 = load volatile i8* %dummy_2, align 1

]]></Node>
<StgValue><ssdm name="dummy_3"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_3, i8* %dummy_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:0  %rend11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="rend11"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:1  %CTRL_addr_27 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_27"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:2  %CTRL_addr_2_req15 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:3  %CTRL_addr_28 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_28"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:4  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_28, i32 492, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:7  %CTRL_addr_30 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_30"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:8  %CTRL_addr_2_req17 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req17"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="329" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:5  %CTRL_addr_29 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_29"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:6  %CTRL_addr_2_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp16"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:9  %CTRL_addr_31 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_31"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:10  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_31, i32 242, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:13  %CTRL_addr_33 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_33"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:14  %CTRL_addr_2_req19 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req19"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="335" st_id="27" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:6  %CTRL_addr_2_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp16"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:11  %CTRL_addr_32 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_32"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:12  %CTRL_addr_2_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp18"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:15  %CTRL_addr_34 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_34"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:16  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_34, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="340" st_id="28" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:6  %CTRL_addr_2_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp16"/></StgValue>
</operation>

<operation id="341" st_id="28" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:12  %CTRL_addr_2_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp18"/></StgValue>
</operation>

<operation id="342" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:17  %CTRL_addr_35 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_35"/></StgValue>
</operation>

<operation id="343" st_id="28" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:18  %CTRL_addr_2_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp20"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="344" st_id="29" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:6  %CTRL_addr_2_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp16"/></StgValue>
</operation>

<operation id="345" st_id="29" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:12  %CTRL_addr_2_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp18"/></StgValue>
</operation>

<operation id="346" st_id="29" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:18  %CTRL_addr_2_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp20"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="347" st_id="30" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:6  %CTRL_addr_2_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp16"/></StgValue>
</operation>

<operation id="348" st_id="30" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:12  %CTRL_addr_2_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp18"/></StgValue>
</operation>

<operation id="349" st_id="30" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:18  %CTRL_addr_2_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp20"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="350" st_id="31" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:12  %CTRL_addr_2_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp18"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:18  %CTRL_addr_2_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp20"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="352" st_id="32" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:18  %CTRL_addr_2_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp20"/></StgValue>
</operation>

<operation id="353" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:19  %rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:20  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit14:21  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="356" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i8 = phi i23 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit14" ], [ %ctr_V_2, %8 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i8"/></StgValue>
</operation>

<operation id="357" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:1  %tmp_6 = icmp eq i23 %p_014_0_i8, -3388608

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="358" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="359" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3  %ctr_V_2 = add i23 %p_014_0_i8, 1

]]></Node>
<StgValue><ssdm name="ctr_V_2"/></StgValue>
</operation>

<operation id="360" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_6, label %"delay_until_ms<50ull, 100000000ull>.exit9", label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_5 = load volatile i8* %dummy_4, align 1

]]></Node>
<StgValue><ssdm name="dummy_5"/></StgValue>
</operation>

<operation id="362" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_5, i8* %dummy_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:0  %rend6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin5) nounwind

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="365" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:1  %CTRL_addr_36 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_36"/></StgValue>
</operation>

<operation id="366" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:2  %CTRL_addr_2_req21 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req21"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="367" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:3  %CTRL_addr_37 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_37"/></StgValue>
</operation>

<operation id="368" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:4  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_37, i32 492, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:7  %CTRL_addr_39 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_39"/></StgValue>
</operation>

<operation id="370" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:8  %CTRL_addr_2_req23 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req23"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="371" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:5  %CTRL_addr_38 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_38"/></StgValue>
</operation>

<operation id="372" st_id="35" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:6  %CTRL_addr_2_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp22"/></StgValue>
</operation>

<operation id="373" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:9  %CTRL_addr_40 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_40"/></StgValue>
</operation>

<operation id="374" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:10  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_40, i32 244, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:13  %CTRL_addr_42 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_42"/></StgValue>
</operation>

<operation id="376" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:14  %CTRL_addr_2_req25 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req25"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="377" st_id="36" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:6  %CTRL_addr_2_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp22"/></StgValue>
</operation>

<operation id="378" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:11  %CTRL_addr_41 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_41"/></StgValue>
</operation>

<operation id="379" st_id="36" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:12  %CTRL_addr_2_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp24"/></StgValue>
</operation>

<operation id="380" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:15  %CTRL_addr_43 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_43"/></StgValue>
</operation>

<operation id="381" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:16  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_43, i32 23, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="382" st_id="37" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:6  %CTRL_addr_2_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp22"/></StgValue>
</operation>

<operation id="383" st_id="37" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:12  %CTRL_addr_2_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp24"/></StgValue>
</operation>

<operation id="384" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:17  %CTRL_addr_44 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_44"/></StgValue>
</operation>

<operation id="385" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:18  %CTRL_addr_2_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp26"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="386" st_id="38" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:6  %CTRL_addr_2_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp22"/></StgValue>
</operation>

<operation id="387" st_id="38" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:12  %CTRL_addr_2_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp24"/></StgValue>
</operation>

<operation id="388" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:18  %CTRL_addr_2_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp26"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="389" st_id="39" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:6  %CTRL_addr_2_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp22"/></StgValue>
</operation>

<operation id="390" st_id="39" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:12  %CTRL_addr_2_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp24"/></StgValue>
</operation>

<operation id="391" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:18  %CTRL_addr_2_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp26"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="392" st_id="40" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:12  %CTRL_addr_2_resp24 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp24"/></StgValue>
</operation>

<operation id="393" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:18  %CTRL_addr_2_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp26"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="394" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:18  %CTRL_addr_2_resp26 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp26"/></StgValue>
</operation>

<operation id="395" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:19  %rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_10) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="396" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:20  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit9:21  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="398" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i3 = phi i20 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit9" ], [ %ctr_V_3, %10 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i3"/></StgValue>
</operation>

<operation id="399" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_7 = icmp eq i20 %p_014_0_i3, -48576

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="400" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="401" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %ctr_V_3 = add i20 %p_014_0_i3, 1

]]></Node>
<StgValue><ssdm name="ctr_V_3"/></StgValue>
</operation>

<operation id="402" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_7, label %"delay_until_ms<10ull, 100000000ull>.exit38", label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_7 = load volatile i8* %dummy_6, align 1

]]></Node>
<StgValue><ssdm name="dummy_7"/></StgValue>
</operation>

<operation id="404" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_7, i8* %dummy_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:0  %rend35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_10, i32 %rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="rend35"/></StgValue>
</operation>

<operation id="407" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:1  %CTRL_addr_45 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_45"/></StgValue>
</operation>

<operation id="408" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:2  %CTRL_addr_2_req27 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req27"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="409" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:3  %CTRL_addr_46 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_46"/></StgValue>
</operation>

<operation id="410" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:4  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_46, i32 492, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:7  %CTRL_addr_48 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_48"/></StgValue>
</operation>

<operation id="412" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:8  %CTRL_addr_2_req29 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req29"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="413" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:5  %CTRL_addr_47 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_47"/></StgValue>
</operation>

<operation id="414" st_id="44" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:6  %CTRL_addr_2_resp28 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp28"/></StgValue>
</operation>

<operation id="415" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:9  %CTRL_addr_49 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_49"/></StgValue>
</operation>

<operation id="416" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:10  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_49, i32 245, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:13  %CTRL_addr_51 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_51"/></StgValue>
</operation>

<operation id="418" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:14  %CTRL_addr_2_req31 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req31"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="419" st_id="45" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:6  %CTRL_addr_2_resp28 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp28"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:11  %CTRL_addr_50 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_50"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:12  %CTRL_addr_2_resp30 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp30"/></StgValue>
</operation>

<operation id="422" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:15  %CTRL_addr_52 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_52"/></StgValue>
</operation>

<operation id="423" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:16  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_52, i32 36, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="424" st_id="46" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:6  %CTRL_addr_2_resp28 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp28"/></StgValue>
</operation>

<operation id="425" st_id="46" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:12  %CTRL_addr_2_resp30 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp30"/></StgValue>
</operation>

<operation id="426" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:17  %CTRL_addr_53 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_53"/></StgValue>
</operation>

<operation id="427" st_id="46" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:18  %CTRL_addr_2_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp32"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="428" st_id="47" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:6  %CTRL_addr_2_resp28 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp28"/></StgValue>
</operation>

<operation id="429" st_id="47" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:12  %CTRL_addr_2_resp30 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp30"/></StgValue>
</operation>

<operation id="430" st_id="47" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:18  %CTRL_addr_2_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp32"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="431" st_id="48" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:6  %CTRL_addr_2_resp28 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp28"/></StgValue>
</operation>

<operation id="432" st_id="48" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:12  %CTRL_addr_2_resp30 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp30"/></StgValue>
</operation>

<operation id="433" st_id="48" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:18  %CTRL_addr_2_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp32"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="434" st_id="49" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:12  %CTRL_addr_2_resp30 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp30"/></StgValue>
</operation>

<operation id="435" st_id="49" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:18  %CTRL_addr_2_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp32"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="436" st_id="50" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:18  %CTRL_addr_2_resp32 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp32"/></StgValue>
</operation>

<operation id="437" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:19  %rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([45 x i8]* @delay_until_ms_MD_17) nounwind

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="438" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:20  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit38:21  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="440" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i4 = phi i28 [ 0, %"delay_until_ms<10ull, 100000000ull>.exit38" ], [ %ctr_V_4, %12 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i4"/></StgValue>
</operation>

<operation id="441" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:1  %tmp_8 = icmp eq i28 %p_014_0_i4, -93435456

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="442" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 175000000, i64 175000000, i64 175000000) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="443" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:3  %ctr_V_4 = add i28 %p_014_0_i4, 1

]]></Node>
<StgValue><ssdm name="ctr_V_4"/></StgValue>
</operation>

<operation id="444" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_8, label %"delay_until_ms<1750ull, 100000000ull>.exit", label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_9 = load volatile i8* %dummy_8, align 1

]]></Node>
<StgValue><ssdm name="dummy_9"/></StgValue>
</operation>

<operation id="446" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_9, i8* %dummy_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:0  %rend40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([45 x i8]* @delay_until_ms_MD_17, i32 %rbegin4) nounwind

]]></Node>
<StgValue><ssdm name="rend40"/></StgValue>
</operation>

<operation id="449" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:1  %CTRL_addr_54 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_54"/></StgValue>
</operation>

<operation id="450" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:2  %CTRL_addr_2_req33 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req33"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="451" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:3  %CTRL_addr_55 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_55"/></StgValue>
</operation>

<operation id="452" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:4  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_55, i32 493, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="453" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:5  %CTRL_addr_56 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_56"/></StgValue>
</operation>

<operation id="454" st_id="53" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:6  %CTRL_addr_2_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp34"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="455" st_id="54" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:6  %CTRL_addr_2_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp34"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="456" st_id="55" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:6  %CTRL_addr_2_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp34"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="457" st_id="56" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:6  %CTRL_addr_2_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp34"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="458" st_id="57" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:6  %CTRL_addr_2_resp34 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp34"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="459" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:7  %CTRL_addr_57 = getelementptr i32* %CTRL, i64 268436547

]]></Node>
<StgValue><ssdm name="CTRL_addr_57"/></StgValue>
</operation>

<operation id="460" st_id="58" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:8  %CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="461" st_id="59" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:8  %CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="462" st_id="60" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:8  %CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="463" st_id="61" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:8  %CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="464" st_id="62" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:8  %CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="465" st_id="63" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:8  %CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="466" st_id="64" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:8  %CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="467" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:9  %CTRL_addr_58 = getelementptr i32* %CTRL, i64 268436547

]]></Node>
<StgValue><ssdm name="CTRL_addr_58"/></StgValue>
</operation>

<operation id="468" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:10  %CTRL_addr_58_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %CTRL_addr_58)

]]></Node>
<StgValue><ssdm name="CTRL_addr_58_read"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="469" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:11  %tmp_9 = icmp eq i32 %CTRL_addr_58_read, 96

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="470" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
delay_until_ms<1750ull, 100000000ull>.exit:12  br i1 %tmp_9, label %13, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:1  %CTRL_addr_59 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_59"/></StgValue>
</operation>

<operation id="472" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %CTRL_addr_2_req35 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req35"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="473" st_id="67" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %trimmingSuccess, i32 10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:3  %CTRL_addr_60 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_60"/></StgValue>
</operation>

<operation id="475" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:4  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_60, i32 492, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:7  %CTRL_addr_62 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_62"/></StgValue>
</operation>

<operation id="477" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %CTRL_addr_2_req37 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req37"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="478" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %CTRL_addr_61 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_61"/></StgValue>
</operation>

<operation id="479" st_id="68" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %CTRL_addr_2_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp36"/></StgValue>
</operation>

<operation id="480" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:9  %CTRL_addr_63 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_63"/></StgValue>
</operation>

<operation id="481" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:10  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_63, i32 136, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13  %CTRL_addr_65 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_65"/></StgValue>
</operation>

<operation id="483" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %CTRL_addr_2_req39 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req39"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="484" st_id="69" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %CTRL_addr_2_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp36"/></StgValue>
</operation>

<operation id="485" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:11  %CTRL_addr_64 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_64"/></StgValue>
</operation>

<operation id="486" st_id="69" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %CTRL_addr_2_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp38"/></StgValue>
</operation>

<operation id="487" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:15  %CTRL_addr_66 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_66"/></StgValue>
</operation>

<operation id="488" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:16  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_66, i32 493, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:19  %CTRL_addr_68 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_68"/></StgValue>
</operation>

<operation id="490" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %CTRL_addr_2_req41 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_req41"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="491" st_id="70" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %CTRL_addr_2_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp36"/></StgValue>
</operation>

<operation id="492" st_id="70" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %CTRL_addr_2_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp38"/></StgValue>
</operation>

<operation id="493" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:17  %CTRL_addr_67 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_67"/></StgValue>
</operation>

<operation id="494" st_id="70" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %CTRL_addr_2_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp40"/></StgValue>
</operation>

<operation id="495" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:21  %CTRL_addr_69 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_69"/></StgValue>
</operation>

<operation id="496" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:22  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_69, i32 548, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="497" st_id="71" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %CTRL_addr_2_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp36"/></StgValue>
</operation>

<operation id="498" st_id="71" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %CTRL_addr_2_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp38"/></StgValue>
</operation>

<operation id="499" st_id="71" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %CTRL_addr_2_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp40"/></StgValue>
</operation>

<operation id="500" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:23  %CTRL_addr_70 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_70"/></StgValue>
</operation>

<operation id="501" st_id="71" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:24  %CTRL_addr_2_resp42 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp42"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="502" st_id="72" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %CTRL_addr_2_resp36 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp36"/></StgValue>
</operation>

<operation id="503" st_id="72" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %CTRL_addr_2_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp38"/></StgValue>
</operation>

<operation id="504" st_id="72" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %CTRL_addr_2_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp40"/></StgValue>
</operation>

<operation id="505" st_id="72" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:24  %CTRL_addr_2_resp42 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp42"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="506" st_id="73" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:12  %CTRL_addr_2_resp38 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp38"/></StgValue>
</operation>

<operation id="507" st_id="73" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %CTRL_addr_2_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp40"/></StgValue>
</operation>

<operation id="508" st_id="73" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:24  %CTRL_addr_2_resp42 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp42"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="509" st_id="74" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %CTRL_addr_2_resp40 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp40"/></StgValue>
</operation>

<operation id="510" st_id="74" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:24  %CTRL_addr_2_resp42 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp42"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="511" st_id="75" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:24  %CTRL_addr_2_resp42 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)

]]></Node>
<StgValue><ssdm name="CTRL_addr_2_resp42"/></StgValue>
</operation>

<operation id="512" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:25  %rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_10) nounwind

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="513" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="515" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i5 = phi i20 [ 0, %13 ], [ %ctr_V_5, %15 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i5"/></StgValue>
</operation>

<operation id="516" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_10 = icmp eq i20 %p_014_0_i5, -48576

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="517" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="518" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %ctr_V_5 = add i20 %p_014_0_i5, 1

]]></Node>
<StgValue><ssdm name="ctr_V_5"/></StgValue>
</operation>

<operation id="519" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_10, label %"delay_until_ms<10ull, 100000000ull>.exit33", label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_11 = load volatile i8* %dummy_10, align 1

]]></Node>
<StgValue><ssdm name="dummy_11"/></StgValue>
</operation>

<operation id="521" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_11, i8* %dummy_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit33:0  %rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_10, i32 %rbegin6) nounwind

]]></Node>
<StgValue><ssdm name="rend30"/></StgValue>
</operation>

<operation id="524" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit33:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="525" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %index = phi i5 [ 0, %"delay_until_ms<10ull, 100000000ull>.exit33" ], [ %index_1, %17 ]

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="526" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond1 = icmp eq i5 %index, -8

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="527" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="528" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %index_1 = add i5 %index, 1

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="529" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.loopexit.loopexit, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %CTRL_addr_71 = getelementptr i32* %CTRL, i64 268436547

]]></Node>
<StgValue><ssdm name="CTRL_addr_71"/></StgValue>
</operation>

<operation id="531" st_id="77" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_1_req"/></StgValue>
</operation>

<operation id="532" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="534" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.loopexit:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:2  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="536" st_id="78" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_1_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="537" st_id="79" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_1_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="538" st_id="80" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_1_req"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="539" st_id="81" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_1_req"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="540" st_id="82" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_1_req"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="541" st_id="83" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_1_req"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="542" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:2  %CTRL_addr_72 = getelementptr i32* %CTRL, i64 268436547

]]></Node>
<StgValue><ssdm name="CTRL_addr_72"/></StgValue>
</operation>

<operation id="543" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %CTRL_addr_72_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %CTRL_addr_72)

]]></Node>
<StgValue><ssdm name="CTRL_addr_72_read"/></StgValue>
</operation>

<operation id="544" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="32">
<![CDATA[
:4  %tmp = trunc i32 %CTRL_addr_72_read to i16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="545" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="5">
<![CDATA[
:5  %tmp_11 = zext i5 %index to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="546" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %trimmingData_addr_1 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="trimmingData_addr_1"/></StgValue>
</operation>

<operation id="547" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:7  store i16 %tmp, i16* %trimmingData_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="549" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i = phi i23 [ 0, %.loopexit ], [ %ctr_V_6, %19 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i"/></StgValue>
</operation>

<operation id="550" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:1  %tmp_12 = icmp eq i23 %p_014_0_i, -3388608

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="551" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="552" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3  %ctr_V_6 = add i23 %p_014_0_i, 1

]]></Node>
<StgValue><ssdm name="ctr_V_6"/></StgValue>
</operation>

<operation id="553" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_12, label %"delay_until_ms<50ull, 100000000ull>.exit", label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_13 = load volatile i8* %dummy_12, align 1

]]></Node>
<StgValue><ssdm name="dummy_13"/></StgValue>
</operation>

<operation id="555" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_13, i8* %dummy_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit:0  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin) nounwind

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="558" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit:1  store i1 false, i1* @firstSample, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
delay_until_ms<50ull, 100000000ull>.exit:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="firstSample_load" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %trimmingData_addr_2 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="trimmingData_addr_2"/></StgValue>
</operation>

<operation id="561" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="firstSample_load" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:4  %trimmingData_load = load i16* %trimmingData_addr_2, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load"/></StgValue>
</operation>

<operation id="562" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="firstSample_load" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:6  %trimmingData_addr_3 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="trimmingData_addr_3"/></StgValue>
</operation>

<operation id="563" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="firstSample_load" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:7  %trimmingData_load_1 = load i16* %trimmingData_addr_3, align 16

]]></Node>
<StgValue><ssdm name="trimmingData_load_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="564" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:4  %trimmingData_load = load i16* %trimmingData_addr_2, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load"/></StgValue>
</operation>

<operation id="565" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:5  %tmp_13 = shl i16 %trimmingData_load, 8

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="566" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:7  %trimmingData_load_1 = load i16* %trimmingData_addr_3, align 16

]]></Node>
<StgValue><ssdm name="trimmingData_load_1"/></StgValue>
</operation>

<operation id="567" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:8  %tmp_14 = or i16 %trimmingData_load_1, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="568" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:10  %trimmingData_addr_4 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="trimmingData_addr_4"/></StgValue>
</operation>

<operation id="569" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:11  %trimmingData_load_2 = load i16* %trimmingData_addr_4, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_2"/></StgValue>
</operation>

<operation id="570" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:13  %trimmingData_addr_5 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="trimmingData_addr_5"/></StgValue>
</operation>

<operation id="571" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:14  %trimmingData_load_3 = load i16* %trimmingData_addr_5, align 4

]]></Node>
<StgValue><ssdm name="trimmingData_load_3"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="572" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:11  %trimmingData_load_2 = load i16* %trimmingData_addr_4, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_2"/></StgValue>
</operation>

<operation id="573" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:12  %tmp_15 = shl i16 %trimmingData_load_2, 8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="574" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:14  %trimmingData_load_3 = load i16* %trimmingData_addr_5, align 4

]]></Node>
<StgValue><ssdm name="trimmingData_load_3"/></StgValue>
</operation>

<operation id="575" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:15  %tmp_16 = or i16 %trimmingData_load_3, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="576" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:17  %trimmingData_addr_6 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="trimmingData_addr_6"/></StgValue>
</operation>

<operation id="577" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:18  %trimmingData_load_4 = load i16* %trimmingData_addr_6, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_4"/></StgValue>
</operation>

<operation id="578" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:20  %trimmingData_addr_7 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="trimmingData_addr_7"/></StgValue>
</operation>

<operation id="579" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:21  %trimmingData_load_5 = load i16* %trimmingData_addr_7, align 8

]]></Node>
<StgValue><ssdm name="trimmingData_load_5"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="580" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:18  %trimmingData_load_4 = load i16* %trimmingData_addr_6, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_4"/></StgValue>
</operation>

<operation id="581" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:19  %tmp_17 = shl i16 %trimmingData_load_4, 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="582" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:21  %trimmingData_load_5 = load i16* %trimmingData_addr_7, align 8

]]></Node>
<StgValue><ssdm name="trimmingData_load_5"/></StgValue>
</operation>

<operation id="583" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:22  %tmp_18 = or i16 %trimmingData_load_5, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="584" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:24  %trimmingData_addr_8 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="trimmingData_addr_8"/></StgValue>
</operation>

<operation id="585" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:25  %trimmingData_load_6 = load i16* %trimmingData_addr_8, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_6"/></StgValue>
</operation>

<operation id="586" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:27  %trimmingData_addr_9 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="trimmingData_addr_9"/></StgValue>
</operation>

<operation id="587" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:28  %trimmingData_load_7 = load i16* %trimmingData_addr_9, align 4

]]></Node>
<StgValue><ssdm name="trimmingData_load_7"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="588" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:25  %trimmingData_load_6 = load i16* %trimmingData_addr_8, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_6"/></StgValue>
</operation>

<operation id="589" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:26  %tmp_19 = shl i16 %trimmingData_load_6, 8

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="590" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:28  %trimmingData_load_7 = load i16* %trimmingData_addr_9, align 4

]]></Node>
<StgValue><ssdm name="trimmingData_load_7"/></StgValue>
</operation>

<operation id="591" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:29  %tmp_20 = or i16 %trimmingData_load_7, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="592" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:31  %trimmingData_addr_10 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="trimmingData_addr_10"/></StgValue>
</operation>

<operation id="593" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:32  %trimmingData_load_8 = load i16* %trimmingData_addr_10, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_8"/></StgValue>
</operation>

<operation id="594" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:34  %trimmingData_addr_11 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="trimmingData_addr_11"/></StgValue>
</operation>

<operation id="595" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:35  %trimmingData_load_9 = load i16* %trimmingData_addr_11, align 16

]]></Node>
<StgValue><ssdm name="trimmingData_load_9"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="596" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:32  %trimmingData_load_8 = load i16* %trimmingData_addr_10, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_8"/></StgValue>
</operation>

<operation id="597" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:33  %tmp_21 = shl i16 %trimmingData_load_8, 8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="598" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:35  %trimmingData_load_9 = load i16* %trimmingData_addr_11, align 16

]]></Node>
<StgValue><ssdm name="trimmingData_load_9"/></StgValue>
</operation>

<operation id="599" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:36  %tmp_22 = or i16 %trimmingData_load_9, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="600" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:38  %trimmingData_addr_12 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="trimmingData_addr_12"/></StgValue>
</operation>

<operation id="601" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:39  %trimmingData_load_10 = load i16* %trimmingData_addr_12, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_10"/></StgValue>
</operation>

<operation id="602" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:41  %trimmingData_addr_13 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="trimmingData_addr_13"/></StgValue>
</operation>

<operation id="603" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:42  %trimmingData_load_11 = load i16* %trimmingData_addr_13, align 4

]]></Node>
<StgValue><ssdm name="trimmingData_load_11"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="604" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:39  %trimmingData_load_10 = load i16* %trimmingData_addr_12, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_10"/></StgValue>
</operation>

<operation id="605" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:40  %tmp_23 = shl i16 %trimmingData_load_10, 8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="606" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:42  %trimmingData_load_11 = load i16* %trimmingData_addr_13, align 4

]]></Node>
<StgValue><ssdm name="trimmingData_load_11"/></StgValue>
</operation>

<operation id="607" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:43  %tmp_24 = or i16 %trimmingData_load_11, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="608" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:45  %trimmingData_addr_14 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="trimmingData_addr_14"/></StgValue>
</operation>

<operation id="609" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:46  %trimmingData_load_12 = load i16* %trimmingData_addr_14, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_12"/></StgValue>
</operation>

<operation id="610" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:48  %trimmingData_addr_15 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="trimmingData_addr_15"/></StgValue>
</operation>

<operation id="611" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:49  %trimmingData_load_13 = load i16* %trimmingData_addr_15, align 8

]]></Node>
<StgValue><ssdm name="trimmingData_load_13"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="612" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:46  %trimmingData_load_12 = load i16* %trimmingData_addr_14, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_12"/></StgValue>
</operation>

<operation id="613" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:47  %tmp_25 = shl i16 %trimmingData_load_12, 8

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="614" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:49  %trimmingData_load_13 = load i16* %trimmingData_addr_15, align 8

]]></Node>
<StgValue><ssdm name="trimmingData_load_13"/></StgValue>
</operation>

<operation id="615" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:50  %tmp_26 = or i16 %trimmingData_load_13, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="616" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:52  %trimmingData_addr_16 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="trimmingData_addr_16"/></StgValue>
</operation>

<operation id="617" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:53  %trimmingData_load_14 = load i16* %trimmingData_addr_16, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_14"/></StgValue>
</operation>

<operation id="618" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:55  %trimmingData_addr_17 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="trimmingData_addr_17"/></StgValue>
</operation>

<operation id="619" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:56  %trimmingData_load_15 = load i16* %trimmingData_addr_17, align 4

]]></Node>
<StgValue><ssdm name="trimmingData_load_15"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="620" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:53  %trimmingData_load_14 = load i16* %trimmingData_addr_16, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_14"/></StgValue>
</operation>

<operation id="621" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:54  %tmp_27 = shl i16 %trimmingData_load_14, 8

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="622" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:56  %trimmingData_load_15 = load i16* %trimmingData_addr_17, align 4

]]></Node>
<StgValue><ssdm name="trimmingData_load_15"/></StgValue>
</operation>

<operation id="623" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:57  %tmp_28 = or i16 %trimmingData_load_15, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="624" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:59  %trimmingData_addr_18 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="trimmingData_addr_18"/></StgValue>
</operation>

<operation id="625" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:60  %trimmingData_load_16 = load i16* %trimmingData_addr_18, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_16"/></StgValue>
</operation>

<operation id="626" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:62  %trimmingData_addr_19 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="trimmingData_addr_19"/></StgValue>
</operation>

<operation id="627" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:63  %trimmingData_load_17 = load i16* %trimmingData_addr_19, align 16

]]></Node>
<StgValue><ssdm name="trimmingData_load_17"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="628" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:60  %trimmingData_load_16 = load i16* %trimmingData_addr_18, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_16"/></StgValue>
</operation>

<operation id="629" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:61  %tmp_29 = shl i16 %trimmingData_load_16, 8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="630" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:63  %trimmingData_load_17 = load i16* %trimmingData_addr_19, align 16

]]></Node>
<StgValue><ssdm name="trimmingData_load_17"/></StgValue>
</operation>

<operation id="631" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:64  %tmp_30 = or i16 %trimmingData_load_17, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="632" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:66  %trimmingData_addr_20 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="trimmingData_addr_20"/></StgValue>
</operation>

<operation id="633" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:67  %trimmingData_load_18 = load i16* %trimmingData_addr_20, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_18"/></StgValue>
</operation>

<operation id="634" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:69  %trimmingData_addr_21 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="trimmingData_addr_21"/></StgValue>
</operation>

<operation id="635" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:70  %trimmingData_load_19 = load i16* %trimmingData_addr_21, align 4

]]></Node>
<StgValue><ssdm name="trimmingData_load_19"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="636" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:67  %trimmingData_load_18 = load i16* %trimmingData_addr_20, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_18"/></StgValue>
</operation>

<operation id="637" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:68  %tmp_31 = shl i16 %trimmingData_load_18, 8

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="638" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:70  %trimmingData_load_19 = load i16* %trimmingData_addr_21, align 4

]]></Node>
<StgValue><ssdm name="trimmingData_load_19"/></StgValue>
</operation>

<operation id="639" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:71  %tmp_32 = or i16 %trimmingData_load_19, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="640" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:73  %trimmingData_addr_22 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="trimmingData_addr_22"/></StgValue>
</operation>

<operation id="641" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:74  %trimmingData_load_20 = load i16* %trimmingData_addr_22, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_20"/></StgValue>
</operation>

<operation id="642" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:76  %trimmingData_addr_23 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="trimmingData_addr_23"/></StgValue>
</operation>

<operation id="643" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:77  %trimmingData_load_21 = load i16* %trimmingData_addr_23, align 8

]]></Node>
<StgValue><ssdm name="trimmingData_load_21"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="644" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:74  %trimmingData_load_20 = load i16* %trimmingData_addr_22, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_20"/></StgValue>
</operation>

<operation id="645" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:75  %tmp_33 = shl i16 %trimmingData_load_20, 8

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="646" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:77  %trimmingData_load_21 = load i16* %trimmingData_addr_23, align 8

]]></Node>
<StgValue><ssdm name="trimmingData_load_21"/></StgValue>
</operation>

<operation id="647" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:78  %tmp_34 = or i16 %trimmingData_load_21, %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="648" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:80  %trimmingData_addr_24 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="trimmingData_addr_24"/></StgValue>
</operation>

<operation id="649" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:81  %trimmingData_load_22 = load i16* %trimmingData_addr_24, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_22"/></StgValue>
</operation>

<operation id="650" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:83  %trimmingData_addr_25 = getelementptr inbounds [24 x i16]* %trimmingData, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="trimmingData_addr_25"/></StgValue>
</operation>

<operation id="651" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:84  %trimmingData_load_23 = load i16* %trimmingData_addr_25, align 4

]]></Node>
<StgValue><ssdm name="trimmingData_load_23"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="652" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:81  %trimmingData_load_22 = load i16* %trimmingData_addr_24, align 2

]]></Node>
<StgValue><ssdm name="trimmingData_load_22"/></StgValue>
</operation>

<operation id="653" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:82  %tmp_35 = shl i16 %trimmingData_load_22, 8

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="654" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:84  %trimmingData_load_23 = load i16* %trimmingData_addr_25, align 4

]]></Node>
<StgValue><ssdm name="trimmingData_load_23"/></StgValue>
</operation>

<operation id="655" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:85  %tmp_36 = or i16 %trimmingData_load_23, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="656" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge:87  %CTRL_addr_73 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_73"/></StgValue>
</operation>

<operation id="657" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:88  %CTRL_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_req"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="658" st_id="99" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:9  call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_T1, i16 %tmp_14)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="99" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:16  call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_T2, i16 %tmp_16)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="99" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:23  call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_T3, i16 %tmp_18)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="99" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:30  call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P1, i16 %tmp_20)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="99" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:37  call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P2, i16 %tmp_22)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="99" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:44  call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P3, i16 %tmp_24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="99" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:51  call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P4, i16 %tmp_26)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="99" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:58  call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P5, i16 %tmp_28)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="99" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:65  call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P6, i16 %tmp_30)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="99" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:72  call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P7, i16 %tmp_32)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="99" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:79  call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P8, i16 %tmp_34)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="99" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:86  call void @_ssdm_op_Write.s_axilite.i16P(i16* %dig_P9, i16 %tmp_36)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge:89  %CTRL_addr_74 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_74"/></StgValue>
</operation>

<operation id="671" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
._crit_edge:90  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_74, i32 492, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge:93  %CTRL_addr_76 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_76"/></StgValue>
</operation>

<operation id="673" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:94  %CTRL_addr_4_req43 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_req43"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="674" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge:91  %CTRL_addr_75 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_75"/></StgValue>
</operation>

<operation id="675" st_id="100" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:92  %CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_75)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp"/></StgValue>
</operation>

<operation id="676" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge:95  %CTRL_addr_77 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_77"/></StgValue>
</operation>

<operation id="677" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
._crit_edge:96  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_77, i32 247, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge:99  %CTRL_addr_79 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_79"/></StgValue>
</operation>

<operation id="679" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:100  %CTRL_addr_4_req45 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_req45"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="680" st_id="101" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:92  %CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_75)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp"/></StgValue>
</operation>

<operation id="681" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge:97  %CTRL_addr_78 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_78"/></StgValue>
</operation>

<operation id="682" st_id="101" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:98  %CTRL_addr_4_resp44 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_78)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp44"/></StgValue>
</operation>

<operation id="683" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge:101  %CTRL_addr_80 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_80"/></StgValue>
</operation>

<operation id="684" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
._crit_edge:102  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_80, i32 493, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge:105  %CTRL_addr_82 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_82"/></StgValue>
</operation>

<operation id="686" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:106  %CTRL_addr_4_req47 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_req47"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="687" st_id="102" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:92  %CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_75)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp"/></StgValue>
</operation>

<operation id="688" st_id="102" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:98  %CTRL_addr_4_resp44 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_78)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp44"/></StgValue>
</operation>

<operation id="689" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge:103  %CTRL_addr_81 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_81"/></StgValue>
</operation>

<operation id="690" st_id="102" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:104  %CTRL_addr_4_resp46 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_81)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp46"/></StgValue>
</operation>

<operation id="691" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge:107  %CTRL_addr_83 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_83"/></StgValue>
</operation>

<operation id="692" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
._crit_edge:108  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_83, i32 518, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="693" st_id="103" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:92  %CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_75)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp"/></StgValue>
</operation>

<operation id="694" st_id="103" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:98  %CTRL_addr_4_resp44 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_78)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp44"/></StgValue>
</operation>

<operation id="695" st_id="103" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:104  %CTRL_addr_4_resp46 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_81)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp46"/></StgValue>
</operation>

<operation id="696" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge:109  %CTRL_addr_84 = getelementptr i32* %CTRL, i64 268436546

]]></Node>
<StgValue><ssdm name="CTRL_addr_84"/></StgValue>
</operation>

<operation id="697" st_id="103" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:110  %CTRL_addr_4_resp48 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_84)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp48"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="698" st_id="104" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:92  %CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_75)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp"/></StgValue>
</operation>

<operation id="699" st_id="104" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:98  %CTRL_addr_4_resp44 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_78)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp44"/></StgValue>
</operation>

<operation id="700" st_id="104" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:104  %CTRL_addr_4_resp46 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_81)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp46"/></StgValue>
</operation>

<operation id="701" st_id="104" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:110  %CTRL_addr_4_resp48 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_84)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp48"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="702" st_id="105" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:98  %CTRL_addr_4_resp44 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_78)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp44"/></StgValue>
</operation>

<operation id="703" st_id="105" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:104  %CTRL_addr_4_resp46 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_81)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp46"/></StgValue>
</operation>

<operation id="704" st_id="105" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:110  %CTRL_addr_4_resp48 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_84)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp48"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="705" st_id="106" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:104  %CTRL_addr_4_resp46 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_81)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp46"/></StgValue>
</operation>

<operation id="706" st_id="106" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:110  %CTRL_addr_4_resp48 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_84)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp48"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="707" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
._crit_edge:0  %stateSetUp_local = phi i6 [ -28, %"delay_until_ms<50ull, 100000000ull>.exit" ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="stateSetUp_local"/></StgValue>
</operation>

<operation id="708" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge:1  %stateSetUp_local_cas = sext i6 %stateSetUp_local to i7

]]></Node>
<StgValue><ssdm name="stateSetUp_local_cas"/></StgValue>
</operation>

<operation id="709" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge:2  %stateSetUp_local_cas_1 = zext i7 %stateSetUp_local_cas to i32

]]></Node>
<StgValue><ssdm name="stateSetUp_local_cas_1"/></StgValue>
</operation>

<operation id="710" st_id="107" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge:110  %CTRL_addr_4_resp48 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_84)

]]></Node>
<StgValue><ssdm name="CTRL_addr_4_resp48"/></StgValue>
</operation>

<operation id="711" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:111  %rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_10) nounwind

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="712" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge:112  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:113  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="714" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i6 = phi i20 [ 0, %._crit_edge ], [ %ctr_V_7, %21 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i6"/></StgValue>
</operation>

<operation id="715" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_37 = icmp eq i20 %p_014_0_i6, -48576

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="716" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="717" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %ctr_V_7 = add i20 %p_014_0_i6, 1

]]></Node>
<StgValue><ssdm name="ctr_V_7"/></StgValue>
</operation>

<operation id="718" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_37, label %"delay_until_ms<10ull, 100000000ull>.exit28", label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_15 = load volatile i8* %dummy_14, align 1

]]></Node>
<StgValue><ssdm name="dummy_15"/></StgValue>
</operation>

<operation id="720" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_15, i8* %dummy_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit28:0  %rend25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_10, i32 %rbegin7) nounwind

]]></Node>
<StgValue><ssdm name="rend25"/></StgValue>
</operation>

<operation id="723" st_id="108" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit28:1  call void @_ssdm_op_Write.s_axilite.i32P(i32* %stateDataReads, i32 10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit28:2  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="725" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %index1 = phi i3 [ 0, %"delay_until_ms<10ull, 100000000ull>.exit28" ], [ %index_2, %23 ]

]]></Node>
<StgValue><ssdm name="index1"/></StgValue>
</operation>

<operation id="726" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond = icmp eq i3 %index1, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="727" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="728" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %index_2 = add i3 %index1, 1

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="729" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %24, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %CTRL_addr_85 = getelementptr i32* %CTRL, i64 268436547

]]></Node>
<StgValue><ssdm name="CTRL_addr_85"/></StgValue>
</operation>

<operation id="731" st_id="109" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_2_req"/></StgValue>
</operation>

<operation id="732" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_10) nounwind

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="733" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="735" st_id="110" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_2_req"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="736" st_id="111" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_2_req"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="737" st_id="112" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_2_req"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="738" st_id="113" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_2_req"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="739" st_id="114" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_2_req"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="740" st_id="115" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %CTRL_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_load_2_req"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="741" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:2  %CTRL_addr_86 = getelementptr i32* %CTRL, i64 268436547

]]></Node>
<StgValue><ssdm name="CTRL_addr_86"/></StgValue>
</operation>

<operation id="742" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %CTRL_addr_86_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %CTRL_addr_86)

]]></Node>
<StgValue><ssdm name="CTRL_addr_86_read"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="743" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="3">
<![CDATA[
:4  %tmp_38 = zext i3 %index1 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="744" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sensorData_addr_1 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="sensorData_addr_1"/></StgValue>
</operation>

<operation id="745" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:6  store i32 %CTRL_addr_86_read, i32* %sensorData_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="747" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i7 = phi i20 [ 0, %24 ], [ %ctr_V_8, %26 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i7"/></StgValue>
</operation>

<operation id="748" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_39 = icmp eq i20 %p_014_0_i7, -48576

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="749" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="750" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %ctr_V_8 = add i20 %p_014_0_i7, 1

]]></Node>
<StgValue><ssdm name="ctr_V_8"/></StgValue>
</operation>

<operation id="751" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_39, label %"delay_until_ms<10ull, 100000000ull>.exit", label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_17 = load volatile i8* %dummy_16, align 1

]]></Node>
<StgValue><ssdm name="dummy_17"/></StgValue>
</operation>

<operation id="753" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_17, i8* %dummy_16, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:0  %rend21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_10, i32 %rbegin8) nounwind

]]></Node>
<StgValue><ssdm name="rend21"/></StgValue>
</operation>

<operation id="756" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:1  %sensorData_addr_2 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sensorData_addr_2"/></StgValue>
</operation>

<operation id="757" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="3">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:2  %sensorData_load = load i32* %sensorData_addr_2, align 16

]]></Node>
<StgValue><ssdm name="sensorData_load"/></StgValue>
</operation>

<operation id="758" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:4  %sensorData_addr_3 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sensorData_addr_3"/></StgValue>
</operation>

<operation id="759" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="3">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:5  %sensorData_load_1 = load i32* %sensorData_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sensorData_load_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="760" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="3">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:2  %sensorData_load = load i32* %sensorData_addr_2, align 16

]]></Node>
<StgValue><ssdm name="sensorData_load"/></StgValue>
</operation>

<operation id="761" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="3">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:5  %sensorData_load_1 = load i32* %sensorData_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sensorData_load_1"/></StgValue>
</operation>

<operation id="762" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:7  %sensorData_addr_4 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sensorData_addr_4"/></StgValue>
</operation>

<operation id="763" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="3">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:8  %sensorData_load_2 = load i32* %sensorData_addr_4, align 8

]]></Node>
<StgValue><ssdm name="sensorData_load_2"/></StgValue>
</operation>

<operation id="764" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:10  %sensorData_addr_5 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sensorData_addr_5"/></StgValue>
</operation>

<operation id="765" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="3">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:11  %sensorData_load_3 = load i32* %sensorData_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sensorData_load_3"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="766" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="3">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:8  %sensorData_load_2 = load i32* %sensorData_addr_4, align 8

]]></Node>
<StgValue><ssdm name="sensorData_load_2"/></StgValue>
</operation>

<operation id="767" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="3">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:11  %sensorData_load_3 = load i32* %sensorData_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sensorData_load_3"/></StgValue>
</operation>

<operation id="768" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:13  %sensorData_addr_6 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sensorData_addr_6"/></StgValue>
</operation>

<operation id="769" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="3">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:14  %sensorData_load_4 = load i32* %sensorData_addr_6, align 16

]]></Node>
<StgValue><ssdm name="sensorData_load_4"/></StgValue>
</operation>

<operation id="770" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:16  %sensorData_addr_7 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sensorData_addr_7"/></StgValue>
</operation>

<operation id="771" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="3">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:17  %sensorData_load_5 = load i32* %sensorData_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sensorData_load_5"/></StgValue>
</operation>

<operation id="772" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:19  %tmp_40 = shl i32 %sensorData_load, 12

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="773" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:20  %tmp_41 = shl i32 %sensorData_load_1, 4

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="774" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:21  %tmp_42 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sensorData_load_2, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="775" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="28">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:22  %tmp_43 = sext i28 %tmp_42 to i32

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="776" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:23  %tmp1 = or i32 %tmp_40, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="777" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:24  %tmp_44 = or i32 %tmp1, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="778" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="3">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:14  %sensorData_load_4 = load i32* %sensorData_addr_6, align 16

]]></Node>
<StgValue><ssdm name="sensorData_load_4"/></StgValue>
</operation>

<operation id="779" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="3">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:17  %sensorData_load_5 = load i32* %sensorData_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sensorData_load_5"/></StgValue>
</operation>

<operation id="780" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:26  %tmp_45 = shl i32 %sensorData_load_3, 12

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="781" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:27  %tmp_46 = shl i32 %sensorData_load_4, 4

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="782" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:28  %tmp_47 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sensorData_load_5, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="783" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="28">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:29  %tmp_48 = sext i28 %tmp_47 to i32

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="784" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:30  %tmp2 = or i32 %tmp_45, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="785" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:31  %tmp_49 = or i32 %tmp2, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="786" st_id="122" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:3  call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_msb, i32 %sensorData_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="122" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:6  call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_lsb, i32 %sensorData_load_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="122" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:9  call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_xlsb, i32 %sensorData_load_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="122" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:12  call void @_ssdm_op_Write.s_axilite.i32P(i32* %temperature_msb, i32 %sensorData_load_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="122" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:15  call void @_ssdm_op_Write.s_axilite.i32P(i32* %temperature_lsb, i32 %sensorData_load_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="122" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:18  call void @_ssdm_op_Write.s_axilite.i32P(i32* %temperature_xlsb, i32 %sensorData_load_5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="122" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:25  call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressureRaw, i32 %tmp_44)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="122" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:32  call void @_ssdm_op_Write.s_axilite.i32P(i32* %temperatureRaw, i32 %tmp_49)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="122" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:33  call void @_ssdm_op_Write.s_axilite.i32P(i32* %stateSetUp, i32 %stateSetUp_local_cas_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0">
<![CDATA[
delay_until_ms<10ull, 100000000ull>.exit:34  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
