ARM GAS  /tmp/ccdQ9m2q.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_syscfg.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./Lib/Src/stm32f4xx_syscfg.c"
  20              		.section	.text.SYSCFG_DeInit,"ax",%progbits
  21              		.align	1
  22              		.global	SYSCFG_DeInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	SYSCFG_DeInit:
  28              	.LFB123:
   1:./Lib/Src/stm32f4xx_syscfg.c **** /**
   2:./Lib/Src/stm32f4xx_syscfg.c ****   ******************************************************************************
   3:./Lib/Src/stm32f4xx_syscfg.c ****   * @file    stm32f4xx_syscfg.c
   4:./Lib/Src/stm32f4xx_syscfg.c ****   * @author  MCD Application Team
   5:./Lib/Src/stm32f4xx_syscfg.c ****   * @version V1.8.1
   6:./Lib/Src/stm32f4xx_syscfg.c ****   * @date    27-January-2022
   7:./Lib/Src/stm32f4xx_syscfg.c ****   * @brief   This file provides firmware functions to manage the SYSCFG peripheral.
   8:./Lib/Src/stm32f4xx_syscfg.c ****   *
   9:./Lib/Src/stm32f4xx_syscfg.c ****  @verbatim
  10:./Lib/Src/stm32f4xx_syscfg.c ****     
  11:./Lib/Src/stm32f4xx_syscfg.c ****  ===============================================================================
  12:./Lib/Src/stm32f4xx_syscfg.c ****                      ##### How to use this driver #####
  13:./Lib/Src/stm32f4xx_syscfg.c ****  ===============================================================================
  14:./Lib/Src/stm32f4xx_syscfg.c ****     [..] This driver provides functions for:
  15:./Lib/Src/stm32f4xx_syscfg.c ****             
  16:./Lib/Src/stm32f4xx_syscfg.c ****        (#) Remapping the memory accessible in the code area using SYSCFG_MemoryRemapConfig()
  17:./Lib/Src/stm32f4xx_syscfg.c ****             
  18:./Lib/Src/stm32f4xx_syscfg.c ****        (#) Swapping the internal flash Bank1 and Bank2 this features is only visible for 
  19:./Lib/Src/stm32f4xx_syscfg.c ****            STM32F42xxx/43xxx devices Devices. 
  20:./Lib/Src/stm32f4xx_syscfg.c ****                 
  21:./Lib/Src/stm32f4xx_syscfg.c ****        (#) Manage the EXTI lines connection to the GPIOs using SYSCFG_EXTILineConfig()
  22:./Lib/Src/stm32f4xx_syscfg.c ****               
  23:./Lib/Src/stm32f4xx_syscfg.c ****        (#) Select the ETHERNET media interface (RMII/RII) using SYSCFG_ETH_MediaInterfaceConfig()
  24:./Lib/Src/stm32f4xx_syscfg.c ****   
  25:./Lib/Src/stm32f4xx_syscfg.c ****        -@- SYSCFG APB clock must be enabled to get write access to SYSCFG registers,
  26:./Lib/Src/stm32f4xx_syscfg.c ****            using RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
  27:./Lib/Src/stm32f4xx_syscfg.c ****                    
  28:./Lib/Src/stm32f4xx_syscfg.c ****  @endverbatim      
  29:./Lib/Src/stm32f4xx_syscfg.c ****   ******************************************************************************
  30:./Lib/Src/stm32f4xx_syscfg.c ****   * @attention
ARM GAS  /tmp/ccdQ9m2q.s 			page 2


  31:./Lib/Src/stm32f4xx_syscfg.c ****   *
  32:./Lib/Src/stm32f4xx_syscfg.c ****   * Copyright (c) 2016 STMicroelectronics.
  33:./Lib/Src/stm32f4xx_syscfg.c ****   * All rights reserved.
  34:./Lib/Src/stm32f4xx_syscfg.c ****   *
  35:./Lib/Src/stm32f4xx_syscfg.c ****   * This software is licensed under terms that can be found in the LICENSE file
  36:./Lib/Src/stm32f4xx_syscfg.c ****   * in the root directory of this software component.
  37:./Lib/Src/stm32f4xx_syscfg.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  38:./Lib/Src/stm32f4xx_syscfg.c ****   *
  39:./Lib/Src/stm32f4xx_syscfg.c ****   ******************************************************************************
  40:./Lib/Src/stm32f4xx_syscfg.c ****   */
  41:./Lib/Src/stm32f4xx_syscfg.c **** 
  42:./Lib/Src/stm32f4xx_syscfg.c **** /* Includes ------------------------------------------------------------------*/
  43:./Lib/Src/stm32f4xx_syscfg.c **** #include "stm32f4xx_syscfg.h"
  44:./Lib/Src/stm32f4xx_syscfg.c **** #include "stm32f4xx_rcc.h"
  45:./Lib/Src/stm32f4xx_syscfg.c **** 
  46:./Lib/Src/stm32f4xx_syscfg.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  47:./Lib/Src/stm32f4xx_syscfg.c ****   * @{
  48:./Lib/Src/stm32f4xx_syscfg.c ****   */
  49:./Lib/Src/stm32f4xx_syscfg.c **** 
  50:./Lib/Src/stm32f4xx_syscfg.c **** /** @defgroup SYSCFG 
  51:./Lib/Src/stm32f4xx_syscfg.c ****   * @brief SYSCFG driver modules
  52:./Lib/Src/stm32f4xx_syscfg.c ****   * @{
  53:./Lib/Src/stm32f4xx_syscfg.c ****   */ 
  54:./Lib/Src/stm32f4xx_syscfg.c **** 
  55:./Lib/Src/stm32f4xx_syscfg.c **** /* Private typedef -----------------------------------------------------------*/
  56:./Lib/Src/stm32f4xx_syscfg.c **** /* Private define ------------------------------------------------------------*/
  57:./Lib/Src/stm32f4xx_syscfg.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  58:./Lib/Src/stm32f4xx_syscfg.c **** #define SYSCFG_OFFSET             (SYSCFG_BASE - PERIPH_BASE)
  59:./Lib/Src/stm32f4xx_syscfg.c **** /* ---  MEMRMP Register ---*/ 
  60:./Lib/Src/stm32f4xx_syscfg.c **** /* Alias word address of UFB_MODE bit */ 
  61:./Lib/Src/stm32f4xx_syscfg.c **** #define MEMRMP_OFFSET             SYSCFG_OFFSET 
  62:./Lib/Src/stm32f4xx_syscfg.c **** #define UFB_MODE_BitNumber        ((uint8_t)0x8) 
  63:./Lib/Src/stm32f4xx_syscfg.c **** #define UFB_MODE_BB               (PERIPH_BB_BASE + (MEMRMP_OFFSET * 32) + (UFB_MODE_BitNumber * 4)
  64:./Lib/Src/stm32f4xx_syscfg.c ****     
  65:./Lib/Src/stm32f4xx_syscfg.c **** /* ---  PMC Register ---*/ 
  66:./Lib/Src/stm32f4xx_syscfg.c **** /* Alias word address of MII_RMII_SEL bit */ 
  67:./Lib/Src/stm32f4xx_syscfg.c **** #define PMC_OFFSET                (SYSCFG_OFFSET + 0x04) 
  68:./Lib/Src/stm32f4xx_syscfg.c **** #define MII_RMII_SEL_BitNumber    ((uint8_t)0x17) 
  69:./Lib/Src/stm32f4xx_syscfg.c **** #define PMC_MII_RMII_SEL_BB       (PERIPH_BB_BASE + (PMC_OFFSET * 32) + (MII_RMII_SEL_BitNumber * 4
  70:./Lib/Src/stm32f4xx_syscfg.c ****     
  71:./Lib/Src/stm32f4xx_syscfg.c **** /* ---  CMPCR Register ---*/ 
  72:./Lib/Src/stm32f4xx_syscfg.c **** /* Alias word address of CMP_PD bit */ 
  73:./Lib/Src/stm32f4xx_syscfg.c **** #define CMPCR_OFFSET              (SYSCFG_OFFSET + 0x20) 
  74:./Lib/Src/stm32f4xx_syscfg.c **** #define CMP_PD_BitNumber          ((uint8_t)0x00) 
  75:./Lib/Src/stm32f4xx_syscfg.c **** #define CMPCR_CMP_PD_BB           (PERIPH_BB_BASE + (CMPCR_OFFSET * 32) + (CMP_PD_BitNumber * 4)) 
  76:./Lib/Src/stm32f4xx_syscfg.c **** 
  77:./Lib/Src/stm32f4xx_syscfg.c **** /* ---  MCHDLYCR Register ---*/ 
  78:./Lib/Src/stm32f4xx_syscfg.c **** /* Alias word address of BSCKSEL bit */ 
  79:./Lib/Src/stm32f4xx_syscfg.c **** #define MCHDLYCR_OFFSET            (SYSCFG_OFFSET + 0x30) 
  80:./Lib/Src/stm32f4xx_syscfg.c **** #define BSCKSEL_BIT_NUMBER         POSITION_VAL(SYSCFG_MCHDLYCR_BSCKSEL)
  81:./Lib/Src/stm32f4xx_syscfg.c **** #define MCHDLYCR_BSCKSEL_BB        (uint32_t)(PERIPH_BB_BASE + (MCHDLYCR_OFFSET * 32) + (BSCKSEL_BI
  82:./Lib/Src/stm32f4xx_syscfg.c **** 
  83:./Lib/Src/stm32f4xx_syscfg.c **** /* Private macro -------------------------------------------------------------*/
  84:./Lib/Src/stm32f4xx_syscfg.c **** /* Private variables ---------------------------------------------------------*/
  85:./Lib/Src/stm32f4xx_syscfg.c **** /* Private function prototypes -----------------------------------------------*/
  86:./Lib/Src/stm32f4xx_syscfg.c **** /* Private functions ---------------------------------------------------------*/
  87:./Lib/Src/stm32f4xx_syscfg.c **** 
ARM GAS  /tmp/ccdQ9m2q.s 			page 3


  88:./Lib/Src/stm32f4xx_syscfg.c **** /** @defgroup SYSCFG_Private_Functions
  89:./Lib/Src/stm32f4xx_syscfg.c ****   * @{
  90:./Lib/Src/stm32f4xx_syscfg.c ****   */ 
  91:./Lib/Src/stm32f4xx_syscfg.c **** 
  92:./Lib/Src/stm32f4xx_syscfg.c **** /**
  93:./Lib/Src/stm32f4xx_syscfg.c ****   * @brief  Deinitializes the Alternate Functions (remap and EXTI configuration)
  94:./Lib/Src/stm32f4xx_syscfg.c ****   *   registers to their default reset values.
  95:./Lib/Src/stm32f4xx_syscfg.c ****   * @param  None
  96:./Lib/Src/stm32f4xx_syscfg.c ****   * @retval None
  97:./Lib/Src/stm32f4xx_syscfg.c ****   */
  98:./Lib/Src/stm32f4xx_syscfg.c **** void SYSCFG_DeInit(void)
  99:./Lib/Src/stm32f4xx_syscfg.c **** {
  29              		.loc 1 99 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
 100:./Lib/Src/stm32f4xx_syscfg.c ****    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
  39              		.loc 1 100 4
  40 0004 0121     		movs	r1, #1
  41 0006 4FF48040 		mov	r0, #16384
  42 000a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 101:./Lib/Src/stm32f4xx_syscfg.c ****    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
  43              		.loc 1 101 4
  44 000e 0021     		movs	r1, #0
  45 0010 4FF48040 		mov	r0, #16384
  46 0014 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 102:./Lib/Src/stm32f4xx_syscfg.c **** }
  47              		.loc 1 102 1
  48 0018 00BF     		nop
  49 001a 80BD     		pop	{r7, pc}
  50              		.cfi_endproc
  51              	.LFE123:
  53              		.section	.text.SYSCFG_MemoryRemapConfig,"ax",%progbits
  54              		.align	1
  55              		.global	SYSCFG_MemoryRemapConfig
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  60              	SYSCFG_MemoryRemapConfig:
  61              	.LFB124:
 103:./Lib/Src/stm32f4xx_syscfg.c **** 
 104:./Lib/Src/stm32f4xx_syscfg.c **** /**
 105:./Lib/Src/stm32f4xx_syscfg.c ****   * @brief  Changes the mapping of the specified pin.
 106:./Lib/Src/stm32f4xx_syscfg.c ****   * @param  SYSCFG_Memory: selects the memory remapping.
 107:./Lib/Src/stm32f4xx_syscfg.c ****   *         This parameter can be one of the following values:
 108:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_Flash:       Main Flash memory mapped at 0x00000000  
 109:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_SystemFlash: System Flash memory mapped at 0x00000000
 110:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_FSMC:        FSMC (Bank1 (NOR/PSRAM 1 and 2) mapped at 0x000
 111:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_FMC:         FMC (Bank1 (NOR/PSRAM 1 and 2) mapped at 0x0000
 112:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_ExtMEM:      External Memory mapped at 0x00000000 for STM32F
 113:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_SRAM:        Embedded SRAM (112kB) mapped at 0x00000000
ARM GAS  /tmp/ccdQ9m2q.s 			page 4


 114:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_MemoryRemap_SDRAM:       FMC (External SDRAM)  mapped at 0x00000000 for 
 115:./Lib/Src/stm32f4xx_syscfg.c ****   * @retval None
 116:./Lib/Src/stm32f4xx_syscfg.c ****   */
 117:./Lib/Src/stm32f4xx_syscfg.c **** void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)
 118:./Lib/Src/stm32f4xx_syscfg.c **** {
  62              		.loc 1 118 1
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 8
  65              		@ frame_needed = 1, uses_anonymous_args = 0
  66              		@ link register save eliminated.
  67 0000 80B4     		push	{r7}
  68              		.cfi_def_cfa_offset 4
  69              		.cfi_offset 7, -4
  70 0002 83B0     		sub	sp, sp, #12
  71              		.cfi_def_cfa_offset 16
  72 0004 00AF     		add	r7, sp, #0
  73              		.cfi_def_cfa_register 7
  74 0006 0346     		mov	r3, r0
  75 0008 FB71     		strb	r3, [r7, #7]
 119:./Lib/Src/stm32f4xx_syscfg.c ****   /* Check the parameters */
 120:./Lib/Src/stm32f4xx_syscfg.c ****   assert_param(IS_SYSCFG_MEMORY_REMAP_CONFING(SYSCFG_MemoryRemap));
 121:./Lib/Src/stm32f4xx_syscfg.c **** 
 122:./Lib/Src/stm32f4xx_syscfg.c ****   SYSCFG->MEMRMP = SYSCFG_MemoryRemap;
  76              		.loc 1 122 9
  77 000a 044A     		ldr	r2, .L3
  78              		.loc 1 122 18
  79 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  80 000e 1360     		str	r3, [r2]
 123:./Lib/Src/stm32f4xx_syscfg.c **** }
  81              		.loc 1 123 1
  82 0010 00BF     		nop
  83 0012 0C37     		adds	r7, r7, #12
  84              		.cfi_def_cfa_offset 4
  85 0014 BD46     		mov	sp, r7
  86              		.cfi_def_cfa_register 13
  87              		@ sp needed
  88 0016 5DF8047B 		ldr	r7, [sp], #4
  89              		.cfi_restore 7
  90              		.cfi_def_cfa_offset 0
  91 001a 7047     		bx	lr
  92              	.L4:
  93              		.align	2
  94              	.L3:
  95 001c 00380140 		.word	1073821696
  96              		.cfi_endproc
  97              	.LFE124:
  99              		.section	.text.SYSCFG_MemorySwappingBank,"ax",%progbits
 100              		.align	1
 101              		.global	SYSCFG_MemorySwappingBank
 102              		.syntax unified
 103              		.thumb
 104              		.thumb_func
 106              	SYSCFG_MemorySwappingBank:
 107              	.LFB125:
 124:./Lib/Src/stm32f4xx_syscfg.c **** 
 125:./Lib/Src/stm32f4xx_syscfg.c **** /**
 126:./Lib/Src/stm32f4xx_syscfg.c ****   * @brief  Enables or disables the Internal FLASH Bank Swapping.
ARM GAS  /tmp/ccdQ9m2q.s 			page 5


 127:./Lib/Src/stm32f4xx_syscfg.c ****   *   
 128:./Lib/Src/stm32f4xx_syscfg.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices. 
 129:./Lib/Src/stm32f4xx_syscfg.c ****   *
 130:./Lib/Src/stm32f4xx_syscfg.c ****   * @param  NewState: new state of Internal FLASH Bank swapping.
 131:./Lib/Src/stm32f4xx_syscfg.c ****   *          This parameter can be one of the following values:
 132:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg ENABLE: Flash Bank2 mapped at 0x08000000 (and aliased @0x00000000) 
 133:./Lib/Src/stm32f4xx_syscfg.c ****   *                         and Flash Bank1 mapped at 0x08100000 (and aliased at 0x00100000)   
 134:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg DISABLE:(the default state) Flash Bank1 mapped at 0x08000000 (and aliased @0x00
 135:./Lib/Src/stm32f4xx_syscfg.c ****                             and Flash Bank2 mapped at 0x08100000 (and aliased at 0x00100000)  
 136:./Lib/Src/stm32f4xx_syscfg.c ****   * @retval None
 137:./Lib/Src/stm32f4xx_syscfg.c ****   */
 138:./Lib/Src/stm32f4xx_syscfg.c **** void SYSCFG_MemorySwappingBank(FunctionalState NewState)
 139:./Lib/Src/stm32f4xx_syscfg.c **** {
 108              		.loc 1 139 1
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 8
 111              		@ frame_needed = 1, uses_anonymous_args = 0
 112              		@ link register save eliminated.
 113 0000 80B4     		push	{r7}
 114              		.cfi_def_cfa_offset 4
 115              		.cfi_offset 7, -4
 116 0002 83B0     		sub	sp, sp, #12
 117              		.cfi_def_cfa_offset 16
 118 0004 00AF     		add	r7, sp, #0
 119              		.cfi_def_cfa_register 7
 120 0006 0346     		mov	r3, r0
 121 0008 FB71     		strb	r3, [r7, #7]
 140:./Lib/Src/stm32f4xx_syscfg.c ****   /* Check the parameters */
 141:./Lib/Src/stm32f4xx_syscfg.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 142:./Lib/Src/stm32f4xx_syscfg.c **** 
 143:./Lib/Src/stm32f4xx_syscfg.c ****   *(__IO uint32_t *) UFB_MODE_BB = (uint32_t)NewState;
 122              		.loc 1 143 3
 123 000a 044A     		ldr	r2, .L6
 124              		.loc 1 143 36
 125 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 126              		.loc 1 143 34
 127 000e 1360     		str	r3, [r2]
 144:./Lib/Src/stm32f4xx_syscfg.c **** }
 128              		.loc 1 144 1
 129 0010 00BF     		nop
 130 0012 0C37     		adds	r7, r7, #12
 131              		.cfi_def_cfa_offset 4
 132 0014 BD46     		mov	sp, r7
 133              		.cfi_def_cfa_register 13
 134              		@ sp needed
 135 0016 5DF8047B 		ldr	r7, [sp], #4
 136              		.cfi_restore 7
 137              		.cfi_def_cfa_offset 0
 138 001a 7047     		bx	lr
 139              	.L7:
 140              		.align	2
 141              	.L6:
 142 001c 20002742 		.word	1109852192
 143              		.cfi_endproc
 144              	.LFE125:
 146              		.section	.text.SYSCFG_EXTILineConfig,"ax",%progbits
 147              		.align	1
ARM GAS  /tmp/ccdQ9m2q.s 			page 6


 148              		.global	SYSCFG_EXTILineConfig
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 153              	SYSCFG_EXTILineConfig:
 154              	.LFB126:
 145:./Lib/Src/stm32f4xx_syscfg.c **** 
 146:./Lib/Src/stm32f4xx_syscfg.c **** /**
 147:./Lib/Src/stm32f4xx_syscfg.c ****   * @brief  Selects the GPIO pin used as EXTI Line.
 148:./Lib/Src/stm32f4xx_syscfg.c ****   * @param  EXTI_PortSourceGPIOx : selects the GPIO port to be used as source for
 149:./Lib/Src/stm32f4xx_syscfg.c ****   *          EXTI lines where x can be (A..K) for STM32F42xxx/43xxx devices, (A..I) 
 150:./Lib/Src/stm32f4xx_syscfg.c ****   *          for STM32F405xx/407xx and STM32F415xx/417xx devices or (A, B, C, D and H)
 151:./Lib/Src/stm32f4xx_syscfg.c ****   *          for STM32401xx devices.  
 152:./Lib/Src/stm32f4xx_syscfg.c ****   *            
 153:./Lib/Src/stm32f4xx_syscfg.c ****   * @param  EXTI_PinSourcex: specifies the EXTI line to be configured.
 154:./Lib/Src/stm32f4xx_syscfg.c ****   *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
 155:./Lib/Src/stm32f4xx_syscfg.c ****   *           for EXTI_PortSourceGPIOI x can be (0..11) for STM32F405xx/407xx
 156:./Lib/Src/stm32f4xx_syscfg.c ****   *           and STM32F405xx/407xx devices and for EXTI_PortSourceGPIOK x can   
 157:./Lib/Src/stm32f4xx_syscfg.c ****   *           be (0..7) for STM32F42xxx/43xxx devices. 
 158:./Lib/Src/stm32f4xx_syscfg.c ****   *             
 159:./Lib/Src/stm32f4xx_syscfg.c ****   * @retval None
 160:./Lib/Src/stm32f4xx_syscfg.c ****   */
 161:./Lib/Src/stm32f4xx_syscfg.c **** void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
 162:./Lib/Src/stm32f4xx_syscfg.c **** {
 155              		.loc 1 162 1
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 16
 158              		@ frame_needed = 1, uses_anonymous_args = 0
 159              		@ link register save eliminated.
 160 0000 80B4     		push	{r7}
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 7, -4
 163 0002 85B0     		sub	sp, sp, #20
 164              		.cfi_def_cfa_offset 24
 165 0004 00AF     		add	r7, sp, #0
 166              		.cfi_def_cfa_register 7
 167 0006 0346     		mov	r3, r0
 168 0008 0A46     		mov	r2, r1
 169 000a FB71     		strb	r3, [r7, #7]
 170 000c 1346     		mov	r3, r2
 171 000e BB71     		strb	r3, [r7, #6]
 163:./Lib/Src/stm32f4xx_syscfg.c ****   uint32_t tmp = 0x00;
 172              		.loc 1 163 12
 173 0010 0023     		movs	r3, #0
 174 0012 FB60     		str	r3, [r7, #12]
 164:./Lib/Src/stm32f4xx_syscfg.c **** 
 165:./Lib/Src/stm32f4xx_syscfg.c ****   /* Check the parameters */
 166:./Lib/Src/stm32f4xx_syscfg.c ****   assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
 167:./Lib/Src/stm32f4xx_syscfg.c ****   assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
 168:./Lib/Src/stm32f4xx_syscfg.c **** 
 169:./Lib/Src/stm32f4xx_syscfg.c ****   tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 175              		.loc 1 169 54
 176 0014 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 177 0016 03F00303 		and	r3, r3, #3
 178              		.loc 1 169 35
 179 001a 9B00     		lsls	r3, r3, #2
 180              		.loc 1 169 7
ARM GAS  /tmp/ccdQ9m2q.s 			page 7


 181 001c 0F22     		movs	r2, #15
 182 001e 02FA03F3 		lsl	r3, r2, r3
 183 0022 FB60     		str	r3, [r7, #12]
 170:./Lib/Src/stm32f4xx_syscfg.c ****   SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 184              		.loc 1 170 9
 185 0024 164A     		ldr	r2, .L9
 186              		.loc 1 170 17
 187 0026 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 188 0028 9B08     		lsrs	r3, r3, #2
 189 002a DBB2     		uxtb	r3, r3
 190 002c 0233     		adds	r3, r3, #2
 191 002e 52F82320 		ldr	r2, [r2, r3, lsl #2]
 192              		.loc 1 170 46
 193 0032 FB68     		ldr	r3, [r7, #12]
 194 0034 DB43     		mvns	r3, r3
 195              		.loc 1 170 9
 196 0036 1248     		ldr	r0, .L9
 197              		.loc 1 170 17
 198 0038 B979     		ldrb	r1, [r7, #6]	@ zero_extendqisi2
 199 003a 8908     		lsrs	r1, r1, #2
 200 003c C9B2     		uxtb	r1, r1
 201              		.loc 1 170 43
 202 003e 1A40     		ands	r2, r2, r3
 203 0040 8B1C     		adds	r3, r1, #2
 204 0042 40F82320 		str	r2, [r0, r3, lsl #2]
 171:./Lib/Src/stm32f4xx_syscfg.c ****   SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_Pin
 205              		.loc 1 171 9
 206 0046 0E4A     		ldr	r2, .L9
 207              		.loc 1 171 17
 208 0048 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 209 004a 9B08     		lsrs	r3, r3, #2
 210 004c DBB2     		uxtb	r3, r3
 211 004e 0233     		adds	r3, r3, #2
 212 0050 52F82320 		ldr	r2, [r2, r3, lsl #2]
 213              		.loc 1 171 48
 214 0054 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 215              		.loc 1 171 108
 216 0056 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 217 0058 03F00303 		and	r3, r3, #3
 218              		.loc 1 171 89
 219 005c 9B00     		lsls	r3, r3, #2
 220              		.loc 1 171 80
 221 005e 01FA03F3 		lsl	r3, r1, r3
 222              		.loc 1 171 9
 223 0062 0748     		ldr	r0, .L9
 224              		.loc 1 171 17
 225 0064 B979     		ldrb	r1, [r7, #6]	@ zero_extendqisi2
 226 0066 8908     		lsrs	r1, r1, #2
 227 0068 C9B2     		uxtb	r1, r1
 228              		.loc 1 171 43
 229 006a 1A43     		orrs	r2, r2, r3
 230 006c 8B1C     		adds	r3, r1, #2
 231 006e 40F82320 		str	r2, [r0, r3, lsl #2]
 172:./Lib/Src/stm32f4xx_syscfg.c **** }
 232              		.loc 1 172 1
 233 0072 00BF     		nop
 234 0074 1437     		adds	r7, r7, #20
ARM GAS  /tmp/ccdQ9m2q.s 			page 8


 235              		.cfi_def_cfa_offset 4
 236 0076 BD46     		mov	sp, r7
 237              		.cfi_def_cfa_register 13
 238              		@ sp needed
 239 0078 5DF8047B 		ldr	r7, [sp], #4
 240              		.cfi_restore 7
 241              		.cfi_def_cfa_offset 0
 242 007c 7047     		bx	lr
 243              	.L10:
 244 007e 00BF     		.align	2
 245              	.L9:
 246 0080 00380140 		.word	1073821696
 247              		.cfi_endproc
 248              	.LFE126:
 250              		.section	.text.SYSCFG_ETH_MediaInterfaceConfig,"ax",%progbits
 251              		.align	1
 252              		.global	SYSCFG_ETH_MediaInterfaceConfig
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	SYSCFG_ETH_MediaInterfaceConfig:
 258              	.LFB127:
 173:./Lib/Src/stm32f4xx_syscfg.c **** 
 174:./Lib/Src/stm32f4xx_syscfg.c **** /**
 175:./Lib/Src/stm32f4xx_syscfg.c ****   * @brief  Selects the ETHERNET media interface 
 176:./Lib/Src/stm32f4xx_syscfg.c ****   * @param  SYSCFG_ETH_MediaInterface: specifies the Media Interface mode. 
 177:./Lib/Src/stm32f4xx_syscfg.c ****   *          This parameter can be one of the following values: 
 178:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_ETH_MediaInterface_MII: MII mode selected
 179:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg SYSCFG_ETH_MediaInterface_RMII: RMII mode selected 
 180:./Lib/Src/stm32f4xx_syscfg.c ****   * @retval None 
 181:./Lib/Src/stm32f4xx_syscfg.c ****   */
 182:./Lib/Src/stm32f4xx_syscfg.c **** void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) 
 183:./Lib/Src/stm32f4xx_syscfg.c **** { 
 259              		.loc 1 183 1
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 8
 262              		@ frame_needed = 1, uses_anonymous_args = 0
 263              		@ link register save eliminated.
 264 0000 80B4     		push	{r7}
 265              		.cfi_def_cfa_offset 4
 266              		.cfi_offset 7, -4
 267 0002 83B0     		sub	sp, sp, #12
 268              		.cfi_def_cfa_offset 16
 269 0004 00AF     		add	r7, sp, #0
 270              		.cfi_def_cfa_register 7
 271 0006 7860     		str	r0, [r7, #4]
 184:./Lib/Src/stm32f4xx_syscfg.c ****   assert_param(IS_SYSCFG_ETH_MEDIA_INTERFACE(SYSCFG_ETH_MediaInterface)); 
 185:./Lib/Src/stm32f4xx_syscfg.c ****   /* Configure MII_RMII selection bit */ 
 186:./Lib/Src/stm32f4xx_syscfg.c ****   *(__IO uint32_t *) PMC_MII_RMII_SEL_BB = SYSCFG_ETH_MediaInterface; 
 272              		.loc 1 186 3
 273 0008 044A     		ldr	r2, .L12
 274              		.loc 1 186 42
 275 000a 7B68     		ldr	r3, [r7, #4]
 276 000c 1360     		str	r3, [r2]
 187:./Lib/Src/stm32f4xx_syscfg.c **** }
 277              		.loc 1 187 1
 278 000e 00BF     		nop
ARM GAS  /tmp/ccdQ9m2q.s 			page 9


 279 0010 0C37     		adds	r7, r7, #12
 280              		.cfi_def_cfa_offset 4
 281 0012 BD46     		mov	sp, r7
 282              		.cfi_def_cfa_register 13
 283              		@ sp needed
 284 0014 5DF8047B 		ldr	r7, [sp], #4
 285              		.cfi_restore 7
 286              		.cfi_def_cfa_offset 0
 287 0018 7047     		bx	lr
 288              	.L13:
 289 001a 00BF     		.align	2
 290              	.L12:
 291 001c DC002742 		.word	1109852380
 292              		.cfi_endproc
 293              	.LFE127:
 295              		.section	.text.SYSCFG_CompensationCellCmd,"ax",%progbits
 296              		.align	1
 297              		.global	SYSCFG_CompensationCellCmd
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 302              	SYSCFG_CompensationCellCmd:
 303              	.LFB128:
 188:./Lib/Src/stm32f4xx_syscfg.c **** 
 189:./Lib/Src/stm32f4xx_syscfg.c **** /**
 190:./Lib/Src/stm32f4xx_syscfg.c ****   * @brief  Enables or disables the I/O Compensation Cell.
 191:./Lib/Src/stm32f4xx_syscfg.c ****   * @note   The I/O compensation cell can be used only when the device supply
 192:./Lib/Src/stm32f4xx_syscfg.c ****   *         voltage ranges from 2.4 to 3.6 V.  
 193:./Lib/Src/stm32f4xx_syscfg.c ****   * @param  NewState: new state of the I/O Compensation Cell.
 194:./Lib/Src/stm32f4xx_syscfg.c ****   *          This parameter can be one of the following values:
 195:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg ENABLE: I/O compensation cell enabled  
 196:./Lib/Src/stm32f4xx_syscfg.c ****   *            @arg DISABLE: I/O compensation cell power-down mode  
 197:./Lib/Src/stm32f4xx_syscfg.c ****   * @retval None
 198:./Lib/Src/stm32f4xx_syscfg.c ****   */
 199:./Lib/Src/stm32f4xx_syscfg.c **** void SYSCFG_CompensationCellCmd(FunctionalState NewState)
 200:./Lib/Src/stm32f4xx_syscfg.c **** {
 304              		.loc 1 200 1
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 8
 307              		@ frame_needed = 1, uses_anonymous_args = 0
 308              		@ link register save eliminated.
 309 0000 80B4     		push	{r7}
 310              		.cfi_def_cfa_offset 4
 311              		.cfi_offset 7, -4
 312 0002 83B0     		sub	sp, sp, #12
 313              		.cfi_def_cfa_offset 16
 314 0004 00AF     		add	r7, sp, #0
 315              		.cfi_def_cfa_register 7
 316 0006 0346     		mov	r3, r0
 317 0008 FB71     		strb	r3, [r7, #7]
 201:./Lib/Src/stm32f4xx_syscfg.c ****   /* Check the parameters */
 202:./Lib/Src/stm32f4xx_syscfg.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 203:./Lib/Src/stm32f4xx_syscfg.c **** 
 204:./Lib/Src/stm32f4xx_syscfg.c ****   *(__IO uint32_t *) CMPCR_CMP_PD_BB = (uint32_t)NewState;
 318              		.loc 1 204 3
 319 000a 044A     		ldr	r2, .L15
 320              		.loc 1 204 40
ARM GAS  /tmp/ccdQ9m2q.s 			page 10


 321 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 322              		.loc 1 204 38
 323 000e 1360     		str	r3, [r2]
 205:./Lib/Src/stm32f4xx_syscfg.c **** }
 324              		.loc 1 205 1
 325 0010 00BF     		nop
 326 0012 0C37     		adds	r7, r7, #12
 327              		.cfi_def_cfa_offset 4
 328 0014 BD46     		mov	sp, r7
 329              		.cfi_def_cfa_register 13
 330              		@ sp needed
 331 0016 5DF8047B 		ldr	r7, [sp], #4
 332              		.cfi_restore 7
 333              		.cfi_def_cfa_offset 0
 334 001a 7047     		bx	lr
 335              	.L16:
 336              		.align	2
 337              	.L15:
 338 001c 00042742 		.word	1109853184
 339              		.cfi_endproc
 340              	.LFE128:
 342              		.section	.text.SYSCFG_GetCompensationCellStatus,"ax",%progbits
 343              		.align	1
 344              		.global	SYSCFG_GetCompensationCellStatus
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 349              	SYSCFG_GetCompensationCellStatus:
 350              	.LFB129:
 206:./Lib/Src/stm32f4xx_syscfg.c **** 
 207:./Lib/Src/stm32f4xx_syscfg.c **** /**
 208:./Lib/Src/stm32f4xx_syscfg.c ****   * @brief  Checks whether the I/O Compensation Cell ready flag is set or not.
 209:./Lib/Src/stm32f4xx_syscfg.c ****   * @param  None
 210:./Lib/Src/stm32f4xx_syscfg.c ****   * @retval The new state of the I/O Compensation Cell ready flag (SET or RESET)
 211:./Lib/Src/stm32f4xx_syscfg.c ****   */
 212:./Lib/Src/stm32f4xx_syscfg.c **** FlagStatus SYSCFG_GetCompensationCellStatus(void)
 213:./Lib/Src/stm32f4xx_syscfg.c **** {
 351              		.loc 1 213 1
 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 8
 354              		@ frame_needed = 1, uses_anonymous_args = 0
 355              		@ link register save eliminated.
 356 0000 80B4     		push	{r7}
 357              		.cfi_def_cfa_offset 4
 358              		.cfi_offset 7, -4
 359 0002 83B0     		sub	sp, sp, #12
 360              		.cfi_def_cfa_offset 16
 361 0004 00AF     		add	r7, sp, #0
 362              		.cfi_def_cfa_register 7
 214:./Lib/Src/stm32f4xx_syscfg.c ****   FlagStatus bitstatus = RESET;
 363              		.loc 1 214 14
 364 0006 0023     		movs	r3, #0
 365 0008 FB71     		strb	r3, [r7, #7]
 215:./Lib/Src/stm32f4xx_syscfg.c ****     
 216:./Lib/Src/stm32f4xx_syscfg.c ****   if ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY ) != (uint32_t)RESET)
 366              		.loc 1 216 14
 367 000a 094B     		ldr	r3, .L21
ARM GAS  /tmp/ccdQ9m2q.s 			page 11


 368 000c 1B6A     		ldr	r3, [r3, #32]
 369              		.loc 1 216 22
 370 000e 03F48073 		and	r3, r3, #256
 371              		.loc 1 216 6
 372 0012 002B     		cmp	r3, #0
 373 0014 02D0     		beq	.L18
 217:./Lib/Src/stm32f4xx_syscfg.c ****   {
 218:./Lib/Src/stm32f4xx_syscfg.c ****     bitstatus = SET;
 374              		.loc 1 218 15
 375 0016 0123     		movs	r3, #1
 376 0018 FB71     		strb	r3, [r7, #7]
 377 001a 01E0     		b	.L19
 378              	.L18:
 219:./Lib/Src/stm32f4xx_syscfg.c ****   }
 220:./Lib/Src/stm32f4xx_syscfg.c ****   else
 221:./Lib/Src/stm32f4xx_syscfg.c ****   {
 222:./Lib/Src/stm32f4xx_syscfg.c ****     bitstatus = RESET;
 379              		.loc 1 222 15
 380 001c 0023     		movs	r3, #0
 381 001e FB71     		strb	r3, [r7, #7]
 382              	.L19:
 223:./Lib/Src/stm32f4xx_syscfg.c ****   }
 224:./Lib/Src/stm32f4xx_syscfg.c ****   return bitstatus;
 383              		.loc 1 224 10
 384 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 225:./Lib/Src/stm32f4xx_syscfg.c **** }
 385              		.loc 1 225 1
 386 0022 1846     		mov	r0, r3
 387 0024 0C37     		adds	r7, r7, #12
 388              		.cfi_def_cfa_offset 4
 389 0026 BD46     		mov	sp, r7
 390              		.cfi_def_cfa_register 13
 391              		@ sp needed
 392 0028 5DF8047B 		ldr	r7, [sp], #4
 393              		.cfi_restore 7
 394              		.cfi_def_cfa_offset 0
 395 002c 7047     		bx	lr
 396              	.L22:
 397 002e 00BF     		.align	2
 398              	.L21:
 399 0030 00380140 		.word	1073821696
 400              		.cfi_endproc
 401              	.LFE129:
 403              		.text
 404              	.Letext0:
 405              		.file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 406              		.file 3 "./Start/stm32f4xx.h"
 407              		.file 4 "./Lib/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccdQ9m2q.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_syscfg.c
     /tmp/ccdQ9m2q.s:21     .text.SYSCFG_DeInit:0000000000000000 $t
     /tmp/ccdQ9m2q.s:27     .text.SYSCFG_DeInit:0000000000000000 SYSCFG_DeInit
     /tmp/ccdQ9m2q.s:54     .text.SYSCFG_MemoryRemapConfig:0000000000000000 $t
     /tmp/ccdQ9m2q.s:60     .text.SYSCFG_MemoryRemapConfig:0000000000000000 SYSCFG_MemoryRemapConfig
     /tmp/ccdQ9m2q.s:95     .text.SYSCFG_MemoryRemapConfig:000000000000001c $d
     /tmp/ccdQ9m2q.s:100    .text.SYSCFG_MemorySwappingBank:0000000000000000 $t
     /tmp/ccdQ9m2q.s:106    .text.SYSCFG_MemorySwappingBank:0000000000000000 SYSCFG_MemorySwappingBank
     /tmp/ccdQ9m2q.s:142    .text.SYSCFG_MemorySwappingBank:000000000000001c $d
     /tmp/ccdQ9m2q.s:147    .text.SYSCFG_EXTILineConfig:0000000000000000 $t
     /tmp/ccdQ9m2q.s:153    .text.SYSCFG_EXTILineConfig:0000000000000000 SYSCFG_EXTILineConfig
     /tmp/ccdQ9m2q.s:246    .text.SYSCFG_EXTILineConfig:0000000000000080 $d
     /tmp/ccdQ9m2q.s:251    .text.SYSCFG_ETH_MediaInterfaceConfig:0000000000000000 $t
     /tmp/ccdQ9m2q.s:257    .text.SYSCFG_ETH_MediaInterfaceConfig:0000000000000000 SYSCFG_ETH_MediaInterfaceConfig
     /tmp/ccdQ9m2q.s:291    .text.SYSCFG_ETH_MediaInterfaceConfig:000000000000001c $d
     /tmp/ccdQ9m2q.s:296    .text.SYSCFG_CompensationCellCmd:0000000000000000 $t
     /tmp/ccdQ9m2q.s:302    .text.SYSCFG_CompensationCellCmd:0000000000000000 SYSCFG_CompensationCellCmd
     /tmp/ccdQ9m2q.s:338    .text.SYSCFG_CompensationCellCmd:000000000000001c $d
     /tmp/ccdQ9m2q.s:343    .text.SYSCFG_GetCompensationCellStatus:0000000000000000 $t
     /tmp/ccdQ9m2q.s:349    .text.SYSCFG_GetCompensationCellStatus:0000000000000000 SYSCFG_GetCompensationCellStatus
     /tmp/ccdQ9m2q.s:399    .text.SYSCFG_GetCompensationCellStatus:0000000000000030 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
