# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BCDstoperica.srcs/sources_1/new/state.vhd" \
"../../../../BCDstoperica.srcs/sources_1/new/BCDstoperica.vhd" \
"../../../../BCDstoperica.srcs/sources_1/new/bcd.vhd" \
"../../../../BCDstoperica.srcs/sources_1/new/sseg_mux.vhd" \

# Do not sort compile order
nosort
