Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 20 20:52:10 2024
| Host         : DESKTOP-FDL4QU3 running 64-bit major release  (build 9200)
| Command      : report_drc -file TL_drc_routed.rpt -pb TL_drc_routed.pb -rpx TL_drc_routed.rpx
| Design       : TL
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 7
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 4          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 2          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net comp3/FSM_sequential_current_state_s_reg[1]_0 is a gated clock net sourced by a combinational pin comp3/Q_o_i_1__6/O, cell comp3/Q_o_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net comp3/clk_i0_out is a gated clock net sourced by a combinational pin comp3/Q_o_i_2/O, cell comp3/Q_o_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net comp3/enSIPO_s_reg_i_2_n_0 is a gated clock net sourced by a combinational pin comp3/enSIPO_s_reg_i_2/O, cell comp3/enSIPO_s_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net comp3/shift_s_reg_i_1_n_0 is a gated clock net sourced by a combinational pin comp3/shift_s_reg_i_1/O, cell comp3/shift_s_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT comp3/Q_o_i_1__6 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
comp1/SIPO[1].memory_reg/Q_o_reg, comp1/SIPO[2].memory_reg/Q_o_reg,
comp1/SIPO[3].memory_reg/Q_o_reg, comp1/SIPO[4].memory_reg/Q_o_reg,
comp1/SIPO[5].memory_reg/Q_o_reg, comp1/SIPO[6].memory_reg/Q_o_reg,
comp1/SIPO[7].memory_reg/Q_o_reg, comp1/SIPO[8].memory_reg/Q_o_reg
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT comp3/Q_o_i_2 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
comp1/SIPO[1].SIPO_reg/Q_o_reg, comp1/SIPO[2].SIPO_reg/Q_o_reg,
comp1/SIPO[3].SIPO_reg/Q_o_reg, comp1/SIPO[4].SIPO_reg/Q_o_reg,
comp1/SIPO[5].SIPO_reg/Q_o_reg, comp1/SIPO[6].SIPO_reg/Q_o_reg,
comp1/SIPO[7].SIPO_reg/Q_o_reg, comp1/SIPO[8].SIPO_reg/Q_o_reg,
comp2/PISO[0].PISO_reg/Q_o_reg, comp2/PISO[1].PISO_reg/Q_o_reg,
comp2/PISO[2].PISO_reg/Q_o_reg, comp2/PISO[3].PISO_reg/Q_o_reg,
comp2/PISO[4].PISO_reg/Q_o_reg, comp2/PISO[5].PISO_reg/Q_o_reg,
comp2/PISO[6].PISO_reg/Q_o_reg (the first 15 of 16 listed)
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


