<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>
defines: 
time_elapsed: 2.288s
ram usage: 47084 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpztip3nfs/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:1</a>: No timescale set for &#34;mod_sva_checks&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:39</a>: No timescale set for &#34;prog_e4&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:1</a>: Compile module &#34;work@mod_sva_checks&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:1</a>: Top level module &#34;work@mod_sva_checks&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:56</a>: Cannot find a module definition for &#34;work@mod_sva_checks::check&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:58</a>: Cannot find a module definition for &#34;work@mod_sva_checks::mod_adder&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpztip3nfs/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mod_sva_checks
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpztip3nfs/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpztip3nfs/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@mod_sva_checks)
 |vpiName:work@mod_sva_checks
 |uhdmallPackages:
 \_package: builtin, parent:work@mod_sva_checks
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@mod_sva_checks, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>, line:1, parent:work@mod_sva_checks
   |vpiDefName:work@mod_sva_checks
   |vpiFullName:work@mod_sva_checks
   |vpiProcess:
   \_always: , line:32
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:32
       |vpiCondition:
       \_operation: , line:32
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_a), line:32
           |vpiName:clk_a
           |vpiFullName:work@mod_sva_checks.clk_a
       |vpiStmt:
       \_begin: , line:32
         |vpiFullName:work@mod_sva_checks
         |vpiStmt:
         \_event_control: , line:35
           |vpiCondition:
           \_ref_obj: (e4), line:35
             |vpiName:e4
             |vpiFullName:work@mod_sva_checks.e4
         |vpiStmt:
         \_assignment: , line:36
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (d), line:36
             |vpiName:d
             |vpiFullName:work@mod_sva_checks.d
           |vpiRhs:
           \_ref_obj: (a), line:36
             |vpiName:a
             |vpiFullName:work@mod_sva_checks.a
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:41
       |vpiFullName:work@mod_sva_checks
       |vpiStmt:
       \_sys_func_call: ($display), line:44
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:44
           |vpiConstType:6
           |vpiDecompile:&#34;e4 passed&#34;
           |vpiSize:11
           |STRING:&#34;e4 passed&#34;
   |vpiProcess:
   \_always: , line:50
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:50
       |vpiCondition:
       \_ref_obj: (s_f), line:50
         |vpiName:s_f
         |vpiFullName:work@mod_sva_checks.s_f
       |vpiStmt:
       \_sys_func_call: ($display), line:51
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:51
           |vpiConstType:6
           |vpiDecompile:&#34;sequence triggered&#34;
           |vpiSize:20
           |STRING:&#34;sequence triggered&#34;
   |vpiNet:
   \_logic_net: (a), line:2
     |vpiName:a
     |vpiFullName:work@mod_sva_checks.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:2
     |vpiName:b
     |vpiFullName:work@mod_sva_checks.b
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (c), line:2
     |vpiName:c
     |vpiFullName:work@mod_sva_checks.c
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (d), line:2
     |vpiName:d
     |vpiFullName:work@mod_sva_checks.d
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_a), line:3
     |vpiName:clk_a
     |vpiFullName:work@mod_sva_checks.clk_a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_d), line:3
     |vpiName:clk_d
     |vpiFullName:work@mod_sva_checks.clk_d
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_e1), line:3
     |vpiName:clk_e1
     |vpiFullName:work@mod_sva_checks.clk_e1
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_e2), line:3
     |vpiName:clk_e2
     |vpiFullName:work@mod_sva_checks.clk_e2
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_c), line:4
     |vpiName:clk_c
     |vpiFullName:work@mod_sva_checks.clk_c
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_p), line:4
     |vpiName:clk_p
     |vpiFullName:work@mod_sva_checks.clk_p
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@mod_sva_checks (work@mod_sva_checks), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>, line:1
   |vpiDefName:work@mod_sva_checks
   |vpiName:work@mod_sva_checks
   |vpiModule:
   \_module: work@mod_sva_checks::check (c1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>, line:56, parent:work@mod_sva_checks
     |vpiDefName:work@mod_sva_checks::check
     |vpiName:c1
     |vpiFullName:work@mod_sva_checks.c1
     |vpiInstance:
     \_module: work@mod_sva_checks (work@mod_sva_checks), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>, line:1
   |vpiModule:
   \_module: work@mod_sva_checks::mod_adder (ai1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>, line:58, parent:work@mod_sva_checks
     |vpiDefName:work@mod_sva_checks::mod_adder
     |vpiName:ai1
     |vpiFullName:work@mod_sva_checks.ai1
     |vpiPort:
     \_port: (e4), parent:ai1
       |vpiName:e4
       |vpiHighConn:
       \_unsupported_expr: , line:58
         |STRING:  mod_adder ai1(e4.triggered);

     |vpiInstance:
     \_module: work@mod_sva_checks (work@mod_sva_checks), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>, line:1
   |vpiNet:
   \_logic_net: (a), line:2, parent:work@mod_sva_checks
     |vpiName:a
     |vpiFullName:work@mod_sva_checks.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:2, parent:work@mod_sva_checks
     |vpiName:b
     |vpiFullName:work@mod_sva_checks.b
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (c), line:2, parent:work@mod_sva_checks
     |vpiName:c
     |vpiFullName:work@mod_sva_checks.c
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (d), line:2, parent:work@mod_sva_checks
     |vpiName:d
     |vpiFullName:work@mod_sva_checks.d
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_a), line:3, parent:work@mod_sva_checks
     |vpiName:clk_a
     |vpiFullName:work@mod_sva_checks.clk_a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_d), line:3, parent:work@mod_sva_checks
     |vpiName:clk_d
     |vpiFullName:work@mod_sva_checks.clk_d
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_e1), line:3, parent:work@mod_sva_checks
     |vpiName:clk_e1
     |vpiFullName:work@mod_sva_checks.clk_e1
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_e2), line:3, parent:work@mod_sva_checks
     |vpiName:clk_e2
     |vpiFullName:work@mod_sva_checks.clk_e2
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_c), line:4, parent:work@mod_sva_checks
     |vpiName:clk_c
     |vpiFullName:work@mod_sva_checks.clk_c
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_p), line:4, parent:work@mod_sva_checks
     |vpiName:clk_p
     |vpiFullName:work@mod_sva_checks.clk_p
     |vpiNetType:36
Object: \work_mod_sva_checks of type 3000
Object: \work_mod_sva_checks of type 32
Object: \c1 of type 32
Object: \ai1 of type 32
Object: \e4 of type 44
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \clk_a of type 36
Object: \clk_d of type 36
Object: \clk_e1 of type 36
Object: \clk_e2 of type 36
Object: \clk_c of type 36
Object: \clk_p of type 36
Object: \work_mod_sva_checks of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk_a of type 608
Object:  of type 4
Object:  of type 13
Object: \e4 of type 608
Object:  of type 3
Object: \d of type 608
Object: \a of type 608
Object:  of type 24
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object: \s_f of type 608
Object: \$display of type 56
Object:  of type 7
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \clk_a of type 36
Object: \clk_d of type 36
Object: \clk_e1 of type 36
Object: \clk_e2 of type 36
Object: \clk_c of type 36
Object: \clk_p of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_mod_sva_checks&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5b5b0] str=&#39;\work_mod_sva_checks&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:56</a>.0-56.0&gt; [0x1f5b870] str=&#39;\c1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5bd30] str=&#39;\work_mod_sva_checks::check&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:58</a>.0-58.0&gt; [0x1f5bf20] str=&#39;\ai1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5c5a0] str=&#39;\work_mod_sva_checks::mod_adder&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:58</a>.0-58.0&gt; [0x1f5c700] str=&#39;\e4&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:58</a>.0-58.0&gt; [0x1f5c820]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:2</a>.0-2.0&gt; [0x1f5ca40] str=&#39;\a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:2</a>.0-2.0&gt; [0x1f5cbc0] str=&#39;\b&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:2</a>.0-2.0&gt; [0x1f703d0] str=&#39;\c&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:2</a>.0-2.0&gt; [0x1f705a0] str=&#39;\d&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:3</a>.0-3.0&gt; [0x1f70720] str=&#39;\clk_a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:3</a>.0-3.0&gt; [0x1f708a0] str=&#39;\clk_d&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:3</a>.0-3.0&gt; [0x1f70a20] str=&#39;\clk_e1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:3</a>.0-3.0&gt; [0x1f70c30] str=&#39;\clk_e2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:4</a>.0-4.0&gt; [0x1f70db0] str=&#39;\clk_c&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:4</a>.0-4.0&gt; [0x1f70f30] str=&#39;\clk_p&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:32</a>.0-32.0&gt; [0x1f711d0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:32</a>.0-32.0&gt; [0x1f714d0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:32</a>.0-32.0&gt; [0x1f71830] str=&#39;\clk_a&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:35</a>.0-35.0&gt; [0x1f71f40] str=&#39;\e4&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:32</a>.0-32.0&gt; [0x1f71350]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:32</a>.0-32.0&gt; [0x1f71b50]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:35</a>.0-35.0&gt; [0x1f71c90]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:36</a>.0-36.0&gt; [0x1f72290]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:36</a>.0-36.0&gt; [0x1f72400] str=&#39;\d&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:36</a>.0-36.0&gt; [0x1f72600] str=&#39;\a&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f727a0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:41</a>.0-41.0&gt; [0x1f728c0]
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:44</a>.0-44.0&gt; [0x1f729e0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:44</a>.0-44.0&gt; [0x1f72d60] str=&#39;&#34;e4 passed&#34;&#39; bits=&#39;0010001001100101001101000010000001110000011000010111001101110011011001010110010000100010&#39;(88) range=[87:0] int=1936024610
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:50</a>.0-50.0&gt; [0x1f72b60]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:50</a>.0-50.0&gt; [0x1f73060] str=&#39;\s_f&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:50</a>.0-50.0&gt; [0x1f72ee0]
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:51</a>.0-51.0&gt; [0x1f73240] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:51</a>.0-51.0&gt; [0x1f73630] str=&#39;&#34;sequence triggered&#34;&#39; bits=&#39;0010001001110011011001010111000101110101011001010110111001100011011001010010000001110100011100100110100101100111011001110110010101110010011001010110010000100010&#39;(160) range=[159:0] int=1919247394
--- END OF AST DUMP ---
Warning: wire &#39;\d&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:36</a>.0-36.0.
&#34;e4 passed&#34;
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:51</a>: Warning: System task `$display&#39; outside initial block is unsupported.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5b5b0] str=&#39;\work_mod_sva_checks&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-56" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:56</a>.0-56.0&gt; [0x1f5b870] str=&#39;\c1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5bd30] str=&#39;\work_mod_sva_checks::check&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:58</a>.0-58.0&gt; [0x1f5bf20] str=&#39;\ai1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5c5a0] str=&#39;\work_mod_sva_checks::mod_adder&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:58</a>.0-58.0&gt; [0x1f5c700] str=&#39;\e4&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:58</a>.0-58.0&gt; [0x1f5c820 -&gt; 0x1f790f0] basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:2</a>.0-2.0&gt; [0x1f5ca40] str=&#39;\a&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:2</a>.0-2.0&gt; [0x1f5cbc0] str=&#39;\b&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:2</a>.0-2.0&gt; [0x1f703d0] str=&#39;\c&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:2</a>.0-2.0&gt; [0x1f705a0] str=&#39;\d&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:3</a>.0-3.0&gt; [0x1f70720] str=&#39;\clk_a&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:3</a>.0-3.0&gt; [0x1f708a0] str=&#39;\clk_d&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:3</a>.0-3.0&gt; [0x1f70a20] str=&#39;\clk_e1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:3</a>.0-3.0&gt; [0x1f70c30] str=&#39;\clk_e2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:4</a>.0-4.0&gt; [0x1f70db0] str=&#39;\clk_c&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:4</a>.0-4.0&gt; [0x1f70f30] str=&#39;\clk_p&#39; basic_prep range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:32</a>.0-32.0&gt; [0x1f711d0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:32</a>.0-32.0&gt; [0x1f714d0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:32</a>.0-32.0&gt; [0x1f71830 -&gt; 0x1f70720] str=&#39;\clk_a&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:35</a>.0-35.0&gt; [0x1f71f40 -&gt; 0x1f7a850] str=&#39;\e4&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:32</a>.0-32.0&gt; [0x1f71350] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:32</a>.0-32.0&gt; [0x1f71b50] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:35</a>.0-35.0&gt; [0x1f71c90] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:36</a>.0-36.0&gt; [0x1f72290] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:36</a>.0-36.0&gt; [0x1f72400 -&gt; 0x1f705a0] str=&#39;\d&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:36</a>.0-36.0&gt; [0x1f72600 -&gt; 0x1f5ca40] str=&#39;\a&#39; basic_prep
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f727a0] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:41</a>.0-41.0&gt; [0x1f728c0] basic_prep
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:44</a>.0-44.0&gt; [0x1f729e0] basic_prep
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:50</a>.0-50.0&gt; [0x1f72b60] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:50</a>.0-50.0&gt; [0x1f73060 -&gt; 0x1f72d60] str=&#39;\s_f&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:50</a>.0-50.0&gt; [0x1f72ee0] basic_prep
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:51</a>.0-51.0&gt; [0x1f73240] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:0</a>.0-0.0&gt; [0x1f790f0] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:0</a>.0-0.0&gt; [0x1f7a850] str=&#39;\e4&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:0</a>.0-0.0&gt; [0x1f72d60] str=&#39;\s_f&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:58</a>: Warning: Identifier `&#39; is implicitly declared.
Generating RTLIL representation for module `\work_mod_sva_checks::check&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5ba60] str=&#39;\work_mod_sva_checks::check&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5ba60] str=&#39;\work_mod_sva_checks::check&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mod_sva_checks::mod_adder&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5c090] str=&#39;\work_mod_sva_checks::mod_adder&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5c340] str=&#39;\e4&#39; port=1
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5c090] str=&#39;\work_mod_sva_checks::mod_adder&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5c340] str=&#39;\e4&#39; basic_prep port=1 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_mod_sva_checks::mod_adder&#39; referenced in module `work_mod_sva_checks&#39; in cell `ai1&#39; does not have a port named &#39;e4&#39;.

</pre>
</body>