	(primitive_def BUFG_GT 9 10
		(pin CE CE input)
		(pin CEMASK CEMASK input)
		(pin CLK_IN CLK_IN input)
		(pin DIV0 DIV0 input)
		(pin DIV1 DIV1 input)
		(pin DIV2 DIV2 input)
		(pin RSTMASK RSTMASK input)
		(pin RST_PRE_OPTINV RST_PRE_OPTINV input)
		(pin CLK_OUT CLK_OUT output)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> BUFG_GT CE)
		)
		(element CEMASK 1
			(pin CEMASK output)
			(conn CEMASK CEMASK ==> BUFG_GT CEMASK)
		)
		(element CLK_IN 1
			(pin CLK_IN output)
			(conn CLK_IN CLK_IN ==> BUFG_GT I)
		)
		(element DIV0 1
			(pin DIV0 output)
			(conn DIV0 DIV0 ==> BUFG_GT DIV0)
		)
		(element DIV1 1
			(pin DIV1 output)
			(conn DIV1 DIV1 ==> BUFG_GT DIV1)
		)
		(element DIV2 1
			(pin DIV2 output)
			(conn DIV2 DIV2 ==> BUFG_GT DIV2)
		)
		(element RSTMASK 1
			(pin RSTMASK output)
			(conn RSTMASK RSTMASK ==> BUFG_GT CLRMASK)
		)
		(element RST_PRE_OPTINV 1
			(pin RST_PRE_OPTINV output)
			(conn RST_PRE_OPTINV RST_PRE_OPTINV ==> BUFG_GT CLR)
		)
		(element CLK_OUT 1
			(pin CLK_OUT input)
			(conn CLK_OUT CLK_OUT <== BUFG_GT O)
		)
		(element BUFG_GT 9 # BEL
			(pin CE input)
			(pin CEMASK input)
			(pin CLR input)
			(pin CLRMASK input)
			(pin DIV0 input)
			(pin DIV1 input)
			(pin DIV2 input)
			(pin I input)
			(pin O output)
			(conn BUFG_GT CE <== CE CE)
			(conn BUFG_GT CEMASK <== CEMASK CEMASK)
			(conn BUFG_GT CLR <== RST_PRE_OPTINV RST_PRE_OPTINV)
			(conn BUFG_GT CLRMASK <== RSTMASK RSTMASK)
			(conn BUFG_GT DIV0 <== DIV0 DIV0)
			(conn BUFG_GT DIV1 <== DIV1 DIV1)
			(conn BUFG_GT DIV2 <== DIV2 DIV2)
			(conn BUFG_GT I <== CLK_IN CLK_IN)
			(conn BUFG_GT O ==> CLK_OUT CLK_OUT)
		)
	)