
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9149 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1287.027 ; gain = 87.992 ; free physical = 2221 ; free virtual = 12969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/top.vhd:34]
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ALU8bit' declared at '/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd:21' bound to instance 'ALU_INST' of component 'ALU8bit' [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/top.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ALU8bit' [/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd:40]
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ADD' declared at '/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:15' bound to instance 'ADDER' of component 'ADD' [/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd:108]
INFO: [Synth 8-638] synthesizing module 'ADD' [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:28]
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FA1B' declared at '/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/FA1B.vhd:16' bound to instance 'u1' of component 'FA1B' [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:52]
INFO: [Synth 8-638] synthesizing module 'FA1B' [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/FA1B.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'FA1B' (1#1) [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/FA1B.vhd:27]
INFO: [Synth 8-3491] module 'FA1B' declared at '/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/FA1B.vhd:16' bound to instance 'u1' of component 'FA1B' [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:52]
INFO: [Synth 8-3491] module 'FA1B' declared at '/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/FA1B.vhd:16' bound to instance 'u1' of component 'FA1B' [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:52]
INFO: [Synth 8-3491] module 'FA1B' declared at '/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/FA1B.vhd:16' bound to instance 'u1' of component 'FA1B' [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:52]
INFO: [Synth 8-3491] module 'FA1B' declared at '/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/FA1B.vhd:16' bound to instance 'u1' of component 'FA1B' [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:52]
INFO: [Synth 8-3491] module 'FA1B' declared at '/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/FA1B.vhd:16' bound to instance 'u1' of component 'FA1B' [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:52]
INFO: [Synth 8-3491] module 'FA1B' declared at '/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/FA1B.vhd:16' bound to instance 'u1' of component 'FA1B' [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:52]
INFO: [Synth 8-3491] module 'FA1B' declared at '/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/FA1B.vhd:16' bound to instance 'u1' of component 'FA1B' [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ADD' (2#1) [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/ADD.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ALU8bit' (3#1) [/home/student/Labo2/Labo2.srcs/sources_1/imports/ALU8bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [/home/student/Labo2/Labo2.srcs/sources_1/imports/sources/top.vhd:34]
WARNING: [Synth 8-3917] design top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[8] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port sw[11]
WARNING: [Synth 8-3331] design top has unconnected port sw[10]
WARNING: [Synth 8-3331] design top has unconnected port sw[9]
WARNING: [Synth 8-3331] design top has unconnected port sw[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.559 ; gain = 129.523 ; free physical = 2232 ; free virtual = 12982
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1328.559 ; gain = 129.523 ; free physical = 2232 ; free virtual = 12981
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/Labo2/Labo2.srcs/constrs_1/imports/sources/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/student/Labo2/Labo2.srcs/constrs_1/imports/sources/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/Labo2/Labo2.srcs/constrs_1/imports/sources/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.223 ; gain = 0.000 ; free physical = 1938 ; free virtual = 12722
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 2007 ; free virtual = 12792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 2007 ; free virtual = 12792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 2009 ; free virtual = 12793
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "add_carry_in_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "zf" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 1999 ; free virtual = 12784
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 16    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FA1B 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module ALU8bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ALU_INST/zf" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[8] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port sw[11]
WARNING: [Synth 8-3331] design top has unconnected port sw[10]
WARNING: [Synth 8-3331] design top has unconnected port sw[9]
WARNING: [Synth 8-3331] design top has unconnected port sw[8]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 1988 ; free virtual = 12775
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 1886 ; free virtual = 12649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 1886 ; free virtual = 12649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 1886 ; free virtual = 12648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 1886 ; free virtual = 12648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 1886 ; free virtual = 12648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 1886 ; free virtual = 12648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 1886 ; free virtual = 12648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 1886 ; free virtual = 12648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 1886 ; free virtual = 12648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     2|
|2     |LUT4  |     4|
|3     |LUT5  |     9|
|4     |LUT6  |    22|
|5     |MUXF7 |     1|
|6     |IBUF  |    12|
|7     |OBUF  |    16|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    66|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1657.223 ; gain = 458.188 ; free physical = 1886 ; free virtual = 12648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1657.223 ; gain = 129.523 ; free physical = 1940 ; free virtual = 12702
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1657.230 ; gain = 458.188 ; free physical = 1940 ; free virtual = 12703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1657.230 ; gain = 483.027 ; free physical = 1933 ; free virtual = 12695
INFO: [Common 17-1381] The checkpoint '/home/student/Labo2/Labo2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1681.234 ; gain = 0.000 ; free physical = 1933 ; free virtual = 12696
INFO: [Common 17-206] Exiting Vivado at Tue Oct 15 15:36:50 2019...
