
MasterNode_Rev2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000099f4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004099f4  004099f4  000199f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009e8  20400000  004099fc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00007b2c  204009e8  0040a3e8  000209e8  2**3
                  ALLOC
  4 .stack        00002004  20408514  00411f14  000209e8  2**0
                  ALLOC
  5 .heap         00000200  2040a518  00413f18  000209e8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209e8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a16  2**0
                  CONTENTS, READONLY
  8 .debug_info   000252e3  00000000  00000000  00020a6f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004676  00000000  00000000  00045d52  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00009812  00000000  00000000  0004a3c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d28  00000000  00000000  00053bda  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000e90  00000000  00000000  00054902  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000e433  00000000  00000000  00055792  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000115f9  00000000  00000000  00063bc5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000a4ccb  00000000  00000000  000751be  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000032ac  00000000  00000000  00119e8c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	18 a5 40 20 45 21 40 00 41 21 40 00 41 21 40 00     ..@ E!@.A!@.A!@.
  400010:	41 21 40 00 41 21 40 00 41 21 40 00 00 00 00 00     A!@.A!@.A!@.....
	...
  40002c:	41 21 40 00 41 21 40 00 00 00 00 00 41 21 40 00     A!@.A!@.....A!@.
  40003c:	41 21 40 00 41 21 40 00 41 21 40 00 41 21 40 00     A!@.A!@.A!@.A!@.
  40004c:	41 21 40 00 41 21 40 00 41 21 40 00 41 21 40 00     A!@.A!@.A!@.A!@.
  40005c:	41 21 40 00 41 21 40 00 00 00 00 00 9d 1f 40 00     A!@.A!@.......@.
  40006c:	b1 1f 40 00 c5 1f 40 00 41 21 40 00 41 21 40 00     ..@...@.A!@.A!@.
  40007c:	41 21 40 00 d9 1f 40 00 ed 1f 40 00 41 21 40 00     A!@...@...@.A!@.
  40008c:	41 21 40 00 41 21 40 00 41 21 40 00 41 21 40 00     A!@.A!@.A!@.A!@.
  40009c:	41 21 40 00 41 21 40 00 41 21 40 00 41 21 40 00     A!@.A!@.A!@.A!@.
  4000ac:	41 21 40 00 41 21 40 00 41 21 40 00 41 21 40 00     A!@.A!@.A!@.A!@.
  4000bc:	41 21 40 00 41 21 40 00 41 21 40 00 41 21 40 00     A!@.A!@.A!@.A!@.
  4000cc:	41 21 40 00 41 21 40 00 41 21 40 00 41 21 40 00     A!@.A!@.A!@.A!@.
  4000dc:	d5 0d 40 00 41 21 40 00 41 21 40 00 41 21 40 00     ..@.A!@.A!@.A!@.
  4000ec:	41 21 40 00 41 21 40 00 41 21 40 00 41 21 40 00     A!@.A!@.A!@.A!@.
  4000fc:	41 21 40 00 41 21 40 00 41 21 40 00 41 21 40 00     A!@.A!@.A!@.A!@.
  40010c:	41 21 40 00 41 21 40 00 00 00 00 00 00 00 00 00     A!@.A!@.........
  40011c:	00 00 00 00 41 21 40 00 41 21 40 00 41 21 40 00     ....A!@.A!@.A!@.
  40012c:	41 21 40 00 41 21 40 00 41 21 40 00 41 21 40 00     A!@.A!@.A!@.A!@.
  40013c:	41 21 40 00 41 21 40 00 41 21 40 00 41 21 40 00     A!@.A!@.A!@.A!@.
  40014c:	41 21 40 00 41 21 40 00 41 21 40 00 41 21 40 00     A!@.A!@.A!@.A!@.
  40015c:	41 21 40 00 41 21 40 00 41 21 40 00                 A!@.A!@.A!@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009e8 	.word	0x204009e8
  400184:	00000000 	.word	0x00000000
  400188:	004099fc 	.word	0x004099fc

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	004099fc 	.word	0x004099fc
  4001c8:	204009ec 	.word	0x204009ec
  4001cc:	004099fc 	.word	0x004099fc
  4001d0:	00000000 	.word	0x00000000

004001d4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4001d8:	b980      	cbnz	r0, 4001fc <_read+0x28>
  4001da:	460c      	mov	r4, r1
  4001dc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4001de:	2a00      	cmp	r2, #0
  4001e0:	dd0f      	ble.n	400202 <_read+0x2e>
  4001e2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001e4:	4e08      	ldr	r6, [pc, #32]	; (400208 <_read+0x34>)
  4001e6:	4d09      	ldr	r5, [pc, #36]	; (40020c <_read+0x38>)
  4001e8:	6830      	ldr	r0, [r6, #0]
  4001ea:	4621      	mov	r1, r4
  4001ec:	682b      	ldr	r3, [r5, #0]
  4001ee:	4798      	blx	r3
		ptr++;
  4001f0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4001f2:	42bc      	cmp	r4, r7
  4001f4:	d1f8      	bne.n	4001e8 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4001f6:	4640      	mov	r0, r8
  4001f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001fc:	f04f 38ff 	mov.w	r8, #4294967295
  400200:	e7f9      	b.n	4001f6 <_read+0x22>
	for (; len > 0; --len) {
  400202:	4680      	mov	r8, r0
  400204:	e7f7      	b.n	4001f6 <_read+0x22>
  400206:	bf00      	nop
  400208:	20408300 	.word	0x20408300
  40020c:	204072e8 	.word	0x204072e8

00400210 <circ_inc>:
#endif

/** Increment head or tail */
static void circ_inc(uint16_t *headortail, uint32_t size)
{
        (*headortail)++;
  400210:	8803      	ldrh	r3, [r0, #0]
  400212:	3301      	adds	r3, #1
  400214:	b29b      	uxth	r3, r3
        if((*headortail) >= size) {
            (*headortail) = 0;
  400216:	428b      	cmp	r3, r1
  400218:	bf28      	it	cs
  40021a:	2300      	movcs	r3, #0
  40021c:	8003      	strh	r3, [r0, #0]
  40021e:	4770      	bx	lr

00400220 <gmac_reset_tx_mem>:
 *
 * \param p_dev Pointer to GMAC driver instance.
 *
 */
static void gmac_reset_tx_mem(gmac_device_t* p_dev, gmac_quelist_t queue_idx)
{
  400220:	b5f0      	push	{r4, r5, r6, r7, lr}
	Gmac *p_hw = p_dev->p_hw;
  400222:	f8d0 e000 	ldr.w	lr, [r0]
	uint8_t *p_tx_buff = p_dev->gmac_queue_list[queue_idx].p_tx_buffer;
  400226:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  40022a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  40022e:	685a      	ldr	r2, [r3, #4]
	gmac_tx_descriptor_t *p_td = p_dev->gmac_queue_list[queue_idx].p_tx_dscr;
  400230:	691e      	ldr	r6, [r3, #16]
static inline void gmac_enable_transmit(Gmac* p_gmac, uint8_t uc_enable)
{
	if (uc_enable) {
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
	} else {
		p_gmac->GMAC_NCR &= ~GMAC_NCR_TXEN;
  400232:	f8de 4000 	ldr.w	r4, [lr]
  400236:	f024 0408 	bic.w	r4, r4, #8
  40023a:	f8ce 4000 	str.w	r4, [lr]

	/* Disable TX */
	gmac_enable_transmit(p_hw, 0);

	/* Set up the TX descriptors */
	CIRC_CLEAR(p_dev->gmac_queue_list[queue_idx].us_tx_head, p_dev->gmac_queue_list[queue_idx].us_tx_tail);
  40023e:	2400      	movs	r4, #0
  400240:	851c      	strh	r4, [r3, #40]	; 0x28
  400242:	84dc      	strh	r4, [r3, #38]	; 0x26
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  400244:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
  400246:	b1fb      	cbz	r3, 400288 <gmac_reset_tx_mem+0x68>
  400248:	4634      	mov	r4, r6
  40024a:	2300      	movs	r3, #0
		ul_address = (uint32_t) (&(p_tx_buff[ul_index * GMAC_TX_UNITSIZE]));
		p_td[ul_index].addr = ul_address;
		p_td[ul_index].status.val = GMAC_TXD_USED;
  40024c:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  400250:	eb01 0581 	add.w	r5, r1, r1, lsl #2
  400254:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
		p_td[ul_index].addr = ul_address;
  400258:	f846 2033 	str.w	r2, [r6, r3, lsl #3]
		p_td[ul_index].status.val = GMAC_TXD_USED;
  40025c:	6067      	str	r7, [r4, #4]
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  40025e:	3301      	adds	r3, #1
  400260:	8c85      	ldrh	r5, [r0, #36]	; 0x24
  400262:	f202 52ee 	addw	r2, r2, #1518	; 0x5ee
  400266:	3408      	adds	r4, #8
  400268:	429d      	cmp	r5, r3
  40026a:	d8f5      	bhi.n	400258 <gmac_reset_tx_mem+0x38>
	}
	p_td[p_dev->gmac_queue_list[queue_idx].us_tx_list_size - 1].status.val =
  40026c:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
  400270:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
  400274:	f845 3c04 	str.w	r3, [r5, #-4]
			GMAC_TXD_USED | GMAC_TXD_WRAP;

	/* Set transmit buffer queue */
	if(queue_idx == GMAC_QUE_0) {
  400278:	b141      	cbz	r1, 40028c <gmac_reset_tx_mem+0x6c>
 * \param p_gmac   Pointer to the GMAC instance.
 * \param queue_idx   Index of queue, start from 1
 */
static inline void gmac_set_tx_priority_queue(Gmac* p_gmac, uint32_t ul_addr, gmac_quelist_t queue_idx)
{
    p_gmac->GMAC_TBQBAPQ[queue_idx - 1] = GMAC_TBQB_ADDR_Msk & ul_addr;
  40027a:	f026 0603 	bic.w	r6, r6, #3
  40027e:	f201 110f 	addw	r1, r1, #271	; 0x10f
  400282:	f84e 6021 	str.w	r6, [lr, r1, lsl #2]
  400286:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  400288:	2500      	movs	r5, #0
  40028a:	e7ef      	b.n	40026c <gmac_reset_tx_mem+0x4c>
	p_gmac->GMAC_TBQB = GMAC_TBQB_ADDR_Msk & ul_addr;
  40028c:	f026 0603 	bic.w	r6, r6, #3
  400290:	f8ce 601c 	str.w	r6, [lr, #28]
  400294:	bdf0      	pop	{r4, r5, r6, r7, pc}

00400296 <gmac_reset_rx_mem>:
 * \brief Disable receiver, reset registers and descriptor list.
 *
 * \param p_dev Pointer to GMAC Driver instance.
 */
static void gmac_reset_rx_mem(gmac_device_t* p_dev, gmac_quelist_t queue_idx)
{
  400296:	b5f0      	push	{r4, r5, r6, r7, lr}
	Gmac *p_hw = p_dev->p_hw;
  400298:	f8d0 e000 	ldr.w	lr, [r0]
	uint8_t *p_rx_buff = p_dev->gmac_queue_list[queue_idx].p_rx_buffer;
  40029c:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  4002a0:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  4002a4:	689a      	ldr	r2, [r3, #8]
	gmac_rx_descriptor_t *pRd = p_dev->gmac_queue_list[queue_idx].p_rx_dscr;
  4002a6:	68de      	ldr	r6, [r3, #12]
		p_gmac->GMAC_NCR &= ~GMAC_NCR_RXEN;
  4002a8:	f8de 4000 	ldr.w	r4, [lr]
  4002ac:	f024 0404 	bic.w	r4, r4, #4
  4002b0:	f8ce 4000 	str.w	r4, [lr]

	/* Disable RX */
	gmac_enable_receive(p_hw, 0);

	/* Set up the RX descriptors */
	p_dev->gmac_queue_list[queue_idx].us_rx_idx = 0;
  4002b4:	2400      	movs	r4, #0
  4002b6:	845c      	strh	r4, [r3, #34]	; 0x22
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  4002b8:	8c1b      	ldrh	r3, [r3, #32]
  4002ba:	b313      	cbz	r3, 400302 <gmac_reset_rx_mem+0x6c>
  4002bc:	4634      	mov	r4, r6
  4002be:	2300      	movs	r3, #0
		ul_address = (uint32_t) (&(p_rx_buff[ul_index * GMAC_RX_UNITSIZE]));
		pRd[ul_index].addr.val = ul_address & GMAC_RXD_ADDR_MASK;
		pRd[ul_index].status.val = 0;
  4002c0:	461f      	mov	r7, r3
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  4002c2:	eb01 0581 	add.w	r5, r1, r1, lsl #2
  4002c6:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
		pRd[ul_index].addr.val = ul_address & GMAC_RXD_ADDR_MASK;
  4002ca:	f022 0503 	bic.w	r5, r2, #3
  4002ce:	f846 5033 	str.w	r5, [r6, r3, lsl #3]
		pRd[ul_index].status.val = 0;
  4002d2:	6067      	str	r7, [r4, #4]
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  4002d4:	3301      	adds	r3, #1
  4002d6:	8c05      	ldrh	r5, [r0, #32]
  4002d8:	3280      	adds	r2, #128	; 0x80
  4002da:	3408      	adds	r4, #8
  4002dc:	429d      	cmp	r5, r3
  4002de:	d8f4      	bhi.n	4002ca <gmac_reset_rx_mem+0x34>
	}
	pRd[p_dev->gmac_queue_list[queue_idx].us_rx_list_size - 1].addr.val |= GMAC_RXD_WRAP;
  4002e0:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
  4002e4:	442b      	add	r3, r5
  4002e6:	f856 2033 	ldr.w	r2, [r6, r3, lsl #3]
  4002ea:	f042 0202 	orr.w	r2, r2, #2
  4002ee:	f846 2033 	str.w	r2, [r6, r3, lsl #3]

	/* Set receive buffer queue */
	if(queue_idx == GMAC_QUE_0) {
  4002f2:	b141      	cbz	r1, 400306 <gmac_reset_rx_mem+0x70>
 * \param p_gmac   Pointer to the GMAC instance.
 * \param queue_idx   Index of queue, start from 1
 */
static inline void gmac_set_rx_priority_queue(Gmac* p_gmac, uint32_t ul_addr, gmac_quelist_t queue_idx)
{
    p_gmac->GMAC_RBQBAPQ[queue_idx - 1] = GMAC_RBQB_ADDR_Msk & ul_addr;
  4002f4:	f026 0603 	bic.w	r6, r6, #3
  4002f8:	f201 111f 	addw	r1, r1, #287	; 0x11f
  4002fc:	f84e 6021 	str.w	r6, [lr, r1, lsl #2]
  400300:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  400302:	2500      	movs	r5, #0
  400304:	e7ec      	b.n	4002e0 <gmac_reset_rx_mem+0x4a>
	p_gmac->GMAC_RBQB = GMAC_RBQB_ADDR_Msk & ul_addr;
  400306:	f026 0603 	bic.w	r6, r6, #3
  40030a:	f8ce 6018 	str.w	r6, [lr, #24]
  40030e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00400310 <gmac_dev_init>:
 * \param p_gmac_dev Pointer to the GMAC device instance.
 * \param p_opt GMAC configure options.
 */
void gmac_dev_init(Gmac* p_gmac, gmac_device_t* p_gmac_dev,
		gmac_options_t* p_opt)
{
  400310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400312:	4604      	mov	r4, r0
  400314:	460e      	mov	r6, r1
  400316:	4615      	mov	r5, r2
	p_gmac->GMAC_NCR = ul_ncr;
  400318:	2300      	movs	r3, #0
  40031a:	6003      	str	r3, [r0, #0]
	p_gmac->GMAC_IDR = ul_source;
  40031c:	f04f 33ff 	mov.w	r3, #4294967295
  400320:	62c3      	str	r3, [r0, #44]	; 0x2c
	p_gmac->GMAC_NCR |= GMAC_NCR_CLRSTAT;
  400322:	6803      	ldr	r3, [r0, #0]
  400324:	f043 0320 	orr.w	r3, r3, #32
  400328:	6003      	str	r3, [r0, #0]
	p_gmac->GMAC_RSR = ul_status;
  40032a:	230f      	movs	r3, #15
  40032c:	6203      	str	r3, [r0, #32]
	p_gmac->GMAC_TSR = ul_status;
  40032e:	f240 133f 	movw	r3, #319	; 0x13f
  400332:	6143      	str	r3, [r0, #20]
	return p_gmac->GMAC_NCFGR;
  400334:	6842      	ldr	r2, [r0, #4]
	gmac_clear_tx_status(p_gmac, GMAC_TSR_UBR | GMAC_TSR_COL | GMAC_TSR_RLE
            | GMAC_TSR_TXGO | GMAC_TSR_TFC | GMAC_TSR_TXCOMP | GMAC_TSR_HRESP );

	/* Enable the copy of data into the buffers
	   ignore broadcasts, enable Receive checksum and not copy FCS. */
	gmac_set_config(p_gmac, gmac_get_config(p_gmac) |
  400336:	4b45      	ldr	r3, [pc, #276]	; (40044c <gmac_dev_init+0x13c>)
  400338:	4313      	orrs	r3, r2
	p_gmac->GMAC_NCFGR = ul_cfg;
  40033a:	6043      	str	r3, [r0, #4]
	if (uc_enable) {
  40033c:	782b      	ldrb	r3, [r5, #0]
  40033e:	2b00      	cmp	r3, #0
  400340:	d079      	beq.n	400436 <gmac_dev_init+0x126>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_CAF;
  400342:	6843      	ldr	r3, [r0, #4]
  400344:	f043 0310 	orr.w	r3, r3, #16
  400348:	6043      	str	r3, [r0, #4]
	if (uc_enable) {
  40034a:	786b      	ldrb	r3, [r5, #1]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d177      	bne.n	400440 <gmac_dev_init+0x130>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_NBC;
  400350:	6863      	ldr	r3, [r4, #4]
  400352:	f023 0320 	bic.w	r3, r3, #32
  400356:	6063      	str	r3, [r4, #4]
	return p_gmac->GMAC_ISRPQ[queue_idx - 1];
  400358:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
  40035c:	f8d4 3404 	ldr.w	r3, [r4, #1028]	; 0x404
  400360:	f8d4 3408 	ldr.w	r3, [r4, #1032]	; 0x408
  400364:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
  400368:	f8d4 3410 	ldr.w	r3, [r4, #1040]	; 0x410
	gs_tx_desc_null.addr = (uint32_t)0xFFFFFFFF;
  40036c:	4b38      	ldr	r3, [pc, #224]	; (400450 <gmac_dev_init+0x140>)
  40036e:	f04f 32ff 	mov.w	r2, #4294967295
  400372:	601a      	str	r2, [r3, #0]
	gs_tx_desc_null.status.val = GMAC_TXD_WRAP | GMAC_TXD_USED;
  400374:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
  400378:	605a      	str	r2, [r3, #4]
    p_gmac->GMAC_TBQBAPQ[queue_idx - 1] = GMAC_TBQB_ADDR_Msk & ul_addr;
  40037a:	f023 0303 	bic.w	r3, r3, #3
  40037e:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
  400382:	f8c4 3444 	str.w	r3, [r4, #1092]	; 0x444
  400386:	f8c4 3448 	str.w	r3, [r4, #1096]	; 0x448
  40038a:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
  40038e:	f8c4 3450 	str.w	r3, [r4, #1104]	; 0x450
	gs_rx_desc_null.addr.val |= GMAC_RXD_WRAP;
  400392:	4b30      	ldr	r3, [pc, #192]	; (400454 <gmac_dev_init+0x144>)
  400394:	f06f 0201 	mvn.w	r2, #1
  400398:	601a      	str	r2, [r3, #0]
	gs_rx_desc_null.status.val = 0;
  40039a:	2700      	movs	r7, #0
  40039c:	605f      	str	r7, [r3, #4]
    p_gmac->GMAC_RBQBAPQ[queue_idx - 1] = GMAC_RBQB_ADDR_Msk & ul_addr;
  40039e:	f023 0303 	bic.w	r3, r3, #3
  4003a2:	f8c4 3480 	str.w	r3, [r4, #1152]	; 0x480
  4003a6:	f8c4 3484 	str.w	r3, [r4, #1156]	; 0x484
  4003aa:	f8c4 3488 	str.w	r3, [r4, #1160]	; 0x488
  4003ae:	f8c4 348c 	str.w	r3, [r4, #1164]	; 0x48c
  4003b2:	f8c4 3490 	str.w	r3, [r4, #1168]	; 0x490
	return p_gmac->GMAC_ISR;
  4003b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
	if (((uint32_t) p_dev_mm->p_rx_buffer & 0x7)
  4003b8:	4b27      	ldr	r3, [pc, #156]	; (400458 <gmac_dev_init+0x148>)
			(uint8_t *) ((uint32_t) p_dev_mm->p_rx_buffer & 0xFFFFFFF8);
  4003ba:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_rx_buffer =
  4003be:	60b3      	str	r3, [r6, #8]
			(gmac_rx_descriptor_t *) ((uint32_t) p_dev_mm->p_rx_dscr
  4003c0:	4b26      	ldr	r3, [pc, #152]	; (40045c <gmac_dev_init+0x14c>)
			& 0xFFFFFFF8);
  4003c2:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_rx_dscr =
  4003c6:	60f3      	str	r3, [r6, #12]
	p_gmac_queue->us_rx_list_size = p_dev_mm->us_rx_size;
  4003c8:	2210      	movs	r2, #16
  4003ca:	8432      	strh	r2, [r6, #32]
	if (((uint32_t) p_dev_mm->p_tx_buffer & 0x7)
  4003cc:	4b24      	ldr	r3, [pc, #144]	; (400460 <gmac_dev_init+0x150>)
			(uint8_t *) ((uint32_t) p_dev_mm->p_tx_buffer & 0xFFFFFFF8);
  4003ce:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_tx_buffer =
  4003d2:	6073      	str	r3, [r6, #4]
			(gmac_tx_descriptor_t *) ((uint32_t) p_dev_mm->p_tx_dscr
  4003d4:	4b23      	ldr	r3, [pc, #140]	; (400464 <gmac_dev_init+0x154>)
			& 0xFFFFFFF8);
  4003d6:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_tx_dscr =
  4003da:	6133      	str	r3, [r6, #16]
	p_gmac_queue->us_tx_list_size = p_dev_mm->us_tx_size;
  4003dc:	84b2      	strh	r2, [r6, #36]	; 0x24
	p_gmac_queue->func_tx_cb_list = p_tx_cb;
  4003de:	4b22      	ldr	r3, [pc, #136]	; (400468 <gmac_dev_init+0x158>)
  4003e0:	61f3      	str	r3, [r6, #28]
	gmac_reset_rx_mem(p_gmac_dev, queue_idx);
  4003e2:	4639      	mov	r1, r7
  4003e4:	4630      	mov	r0, r6
  4003e6:	4b21      	ldr	r3, [pc, #132]	; (40046c <gmac_dev_init+0x15c>)
  4003e8:	4798      	blx	r3
	gmac_reset_tx_mem(p_gmac_dev, queue_idx);
  4003ea:	4639      	mov	r1, r7
  4003ec:	4630      	mov	r0, r6
  4003ee:	4b20      	ldr	r3, [pc, #128]	; (400470 <gmac_dev_init+0x160>)
  4003f0:	4798      	blx	r3
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
  4003f2:	6823      	ldr	r3, [r4, #0]
  4003f4:	f043 0308 	orr.w	r3, r3, #8
  4003f8:	6023      	str	r3, [r4, #0]
		p_gmac->GMAC_NCR |= GMAC_NCR_RXEN;
  4003fa:	6823      	ldr	r3, [r4, #0]
  4003fc:	f043 0304 	orr.w	r3, r3, #4
  400400:	6023      	str	r3, [r4, #0]
		p_gmac->GMAC_NCR |= GMAC_NCR_WESTAT;
  400402:	6823      	ldr	r3, [r4, #0]
  400404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400408:	6023      	str	r3, [r4, #0]
	p_gmac->GMAC_IER = ul_source;
  40040a:	f643 43f6 	movw	r3, #15606	; 0x3cf6
  40040e:	62a3      	str	r3, [r4, #40]	; 0x28
	p_gmac->GMAC_SA[uc_index].GMAC_SAB = (p_mac_addr[3] << 24)
  400410:	796a      	ldrb	r2, [r5, #5]
			| (p_mac_addr[2] << 16)
  400412:	792b      	ldrb	r3, [r5, #4]
  400414:	041b      	lsls	r3, r3, #16
  400416:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
			| (p_mac_addr[0]);
  40041a:	78aa      	ldrb	r2, [r5, #2]
  40041c:	4313      	orrs	r3, r2
			| (p_mac_addr[1] << 8)
  40041e:	78ea      	ldrb	r2, [r5, #3]
			| (p_mac_addr[0]);
  400420:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	p_gmac->GMAC_SA[uc_index].GMAC_SAB = (p_mac_addr[3] << 24)
  400424:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
	p_gmac->GMAC_SA[uc_index].GMAC_SAT = (p_mac_addr[5] << 8)
  400428:	79ea      	ldrb	r2, [r5, #7]
			| (p_mac_addr[4]);
  40042a:	79ab      	ldrb	r3, [r5, #6]
  40042c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	p_gmac->GMAC_SA[uc_index].GMAC_SAT = (p_mac_addr[5] << 8)
  400430:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  400434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_CAF;
  400436:	6843      	ldr	r3, [r0, #4]
  400438:	f023 0310 	bic.w	r3, r3, #16
  40043c:	6043      	str	r3, [r0, #4]
  40043e:	e784      	b.n	40034a <gmac_dev_init+0x3a>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_NBC;
  400440:	6863      	ldr	r3, [r4, #4]
  400442:	f043 0320 	orr.w	r3, r3, #32
  400446:	6063      	str	r3, [r4, #4]
  400448:	e786      	b.n	400358 <gmac_dev_init+0x48>
  40044a:	bf00      	nop
  40044c:	00022102 	.word	0x00022102
  400450:	20400b50 	.word	0x20400b50
  400454:	20400a88 	.word	0x20400a88
  400458:	20400b58 	.word	0x20400b58
  40045c:	20400a08 	.word	0x20400a08
  400460:	20401358 	.word	0x20401358
  400464:	20400ad0 	.word	0x20400ad0
  400468:	20400a90 	.word	0x20400a90
  40046c:	00400297 	.word	0x00400297
  400470:	00400221 	.word	0x00400221

00400474 <gmac_dev_read>:
 *
 * \return GMAC_OK if receiving frame successfully, otherwise failed.
 */
uint32_t gmac_dev_read(gmac_device_t* p_gmac_dev, gmac_quelist_t queue_idx, uint8_t* p_frame,
		uint32_t ul_frame_size, uint32_t* p_rcv_size)
{
  400474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400478:	b087      	sub	sp, #28
	uint16_t us_buffer_length;
	uint32_t tmp_ul_frame_size = 0;
	uint8_t *p_tmp_frame = 0;

	gmac_queue_t* p_gmac_queue = &p_gmac_dev->gmac_queue_list[queue_idx];
  40047a:	9102      	str	r1, [sp, #8]
	uint16_t us_tmp_idx = p_gmac_queue->us_rx_idx;
  40047c:	eb01 0481 	add.w	r4, r1, r1, lsl #2
  400480:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
  400484:	8c66      	ldrh	r6, [r4, #34]	; 0x22
  400486:	f8ad 6016 	strh.w	r6, [sp, #22]
	gmac_rx_descriptor_t *p_rx_td =
			&p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
	int8_t c_is_frame = 0;

	if (p_frame == NULL)
  40048a:	2a00      	cmp	r2, #0
  40048c:	f000 80cb 	beq.w	400626 <gmac_dev_read+0x1b2>
  400490:	468e      	mov	lr, r1
  400492:	4615      	mov	r5, r2
	gmac_rx_descriptor_t *p_rx_td =
  400494:	68e2      	ldr	r2, [r4, #12]
  400496:	eb02 04c6 	add.w	r4, r2, r6, lsl #3
		return GMAC_PARAM;

	/* Set the default return value */
	*p_rcv_size = 0;
  40049a:	f04f 0c00 	mov.w	ip, #0
  40049e:	9f10      	ldr	r7, [sp, #64]	; 0x40
  4004a0:	f8c7 c000 	str.w	ip, [r7]

	/* Process received RX descriptor */
	while ((p_rx_td->addr.val & GMAC_RXD_OWNERSHIP) == GMAC_RXD_OWNERSHIP) {
  4004a4:	f852 2036 	ldr.w	r2, [r2, r6, lsl #3]
  4004a8:	f012 0f01 	tst.w	r2, #1
  4004ac:	f000 80bd 	beq.w	40062a <gmac_dev_read+0x1b6>
  4004b0:	9501      	str	r5, [sp, #4]
  4004b2:	469b      	mov	fp, r3
  4004b4:	9103      	str	r1, [sp, #12]
  4004b6:	4605      	mov	r5, r0
			/* Skip previous fragment */
			while (us_tmp_idx != p_gmac_queue->us_rx_idx) {
				p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
				p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);

				circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  4004b8:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  4004bc:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  4004c0:	3322      	adds	r3, #34	; 0x22
  4004c2:	9300      	str	r3, [sp, #0]
  4004c4:	46e0      	mov	r8, ip
  4004c6:	46e1      	mov	r9, ip
  4004c8:	4667      	mov	r7, ip
		circ_inc(&us_tmp_idx, p_gmac_queue->us_rx_list_size);

		/* Copy data in the frame buffer */
		if (c_is_frame) {
			/* A complete turn has been made but no EOF found */
			if (us_tmp_idx == p_gmac_queue->us_rx_idx) {
  4004ca:	eb01 0681 	add.w	r6, r1, r1, lsl #2
  4004ce:	00f6      	lsls	r6, r6, #3
  4004d0:	e01c      	b.n	40050c <gmac_dev_read+0x98>
		circ_inc(&us_tmp_idx, p_gmac_queue->us_rx_list_size);
  4004d2:	19ab      	adds	r3, r5, r6
  4004d4:	8c19      	ldrh	r1, [r3, #32]
  4004d6:	f10d 0016 	add.w	r0, sp, #22
  4004da:	4b55      	ldr	r3, [pc, #340]	; (400630 <gmac_dev_read+0x1bc>)
  4004dc:	4798      	blx	r3
		if (c_is_frame) {
  4004de:	f1b8 0f00 	cmp.w	r8, #0
  4004e2:	d13a      	bne.n	40055a <gmac_dev_read+0xe6>
				return GMAC_OK;
			}
		}
		/* SOF has not been detected, skip the fragment */
		else {
			p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  4004e4:	6823      	ldr	r3, [r4, #0]
  4004e6:	f023 0301 	bic.w	r3, r3, #1
  4004ea:	6023      	str	r3, [r4, #0]
			p_gmac_queue->us_rx_idx = us_tmp_idx;
  4004ec:	19ab      	adds	r3, r5, r6
  4004ee:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  4004f2:	845a      	strh	r2, [r3, #34]	; 0x22
		}

		/* Process the next buffer */
		p_rx_td = &p_gmac_queue->p_rx_dscr[us_tmp_idx];
  4004f4:	19ab      	adds	r3, r5, r6
  4004f6:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  4004fa:	68db      	ldr	r3, [r3, #12]
  4004fc:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
	while ((p_rx_td->addr.val & GMAC_RXD_OWNERSHIP) == GMAC_RXD_OWNERSHIP) {
  400500:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  400504:	f013 0f01 	tst.w	r3, #1
  400508:	f000 8089 	beq.w	40061e <gmac_dev_read+0x1aa>
		if ((p_rx_td->status.val & GMAC_RXD_SOF) == GMAC_RXD_SOF) {
  40050c:	6863      	ldr	r3, [r4, #4]
  40050e:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  400512:	d0de      	beq.n	4004d2 <gmac_dev_read+0x5e>
			while (us_tmp_idx != p_gmac_queue->us_rx_idx) {
  400514:	19ab      	adds	r3, r5, r6
  400516:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  400518:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  40051c:	429a      	cmp	r2, r3
  40051e:	d013      	beq.n	400548 <gmac_dev_read+0xd4>
				p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400520:	19af      	adds	r7, r5, r6
				circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400522:	f8df 810c 	ldr.w	r8, [pc, #268]	; 400630 <gmac_dev_read+0x1bc>
				p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400526:	68fa      	ldr	r2, [r7, #12]
  400528:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
				p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  40052c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
  400530:	f021 0101 	bic.w	r1, r1, #1
  400534:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400538:	8c39      	ldrh	r1, [r7, #32]
  40053a:	9800      	ldr	r0, [sp, #0]
  40053c:	47c0      	blx	r8
			while (us_tmp_idx != p_gmac_queue->us_rx_idx) {
  40053e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
  400540:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  400544:	429a      	cmp	r2, r3
  400546:	d1ee      	bne.n	400526 <gmac_dev_read+0xb2>
		circ_inc(&us_tmp_idx, p_gmac_queue->us_rx_list_size);
  400548:	19ab      	adds	r3, r5, r6
  40054a:	8c19      	ldrh	r1, [r3, #32]
  40054c:	f10d 0016 	add.w	r0, sp, #22
  400550:	4b37      	ldr	r3, [pc, #220]	; (400630 <gmac_dev_read+0x1bc>)
  400552:	4798      	blx	r3
  400554:	f8dd 9004 	ldr.w	r9, [sp, #4]
  400558:	2700      	movs	r7, #0
			if (us_tmp_idx == p_gmac_queue->us_rx_idx) {
  40055a:	f8bd a016 	ldrh.w	sl, [sp, #22]
  40055e:	19ab      	adds	r3, r5, r6
  400560:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  400562:	4553      	cmp	r3, sl
  400564:	d008      	beq.n	400578 <gmac_dev_read+0x104>
			if ((tmp_ul_frame_size + us_buffer_length) > ul_frame_size) {
  400566:	f107 0380 	add.w	r3, r7, #128	; 0x80
  40056a:	455b      	cmp	r3, fp
  40056c:	d91d      	bls.n	4005aa <gmac_dev_read+0x136>
				us_buffer_length = ul_frame_size - tmp_ul_frame_size;
  40056e:	ebab 0807 	sub.w	r8, fp, r7
  400572:	fa1f f888 	uxth.w	r8, r8
  400576:	e01a      	b.n	4005ae <gmac_dev_read+0x13a>
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400578:	9b02      	ldr	r3, [sp, #8]
  40057a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40057e:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400582:	4c2b      	ldr	r4, [pc, #172]	; (400630 <gmac_dev_read+0x1bc>)
  400584:	9e00      	ldr	r6, [sp, #0]
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400586:	8c69      	ldrh	r1, [r5, #34]	; 0x22
  400588:	68ea      	ldr	r2, [r5, #12]
					p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  40058a:	f852 3031 	ldr.w	r3, [r2, r1, lsl #3]
  40058e:	f023 0301 	bic.w	r3, r3, #1
  400592:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400596:	8c29      	ldrh	r1, [r5, #32]
  400598:	4630      	mov	r0, r6
  40059a:	47a0      	blx	r4
				} while (us_tmp_idx != p_gmac_queue->us_rx_idx);
  40059c:	8c6a      	ldrh	r2, [r5, #34]	; 0x22
  40059e:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  4005a2:	429a      	cmp	r2, r3
  4005a4:	d1ef      	bne.n	400586 <gmac_dev_read+0x112>
				return GMAC_RX_ERROR;
  4005a6:	2003      	movs	r0, #3
  4005a8:	e03a      	b.n	400620 <gmac_dev_read+0x1ac>
			us_buffer_length = GMAC_RX_UNITSIZE;
  4005aa:	f04f 0880 	mov.w	r8, #128	; 0x80
					(void *)(p_rx_td->addr.val & GMAC_RXD_ADDR_MASK),
  4005ae:	6821      	ldr	r1, [r4, #0]
			memcpy(p_tmp_frame,
  4005b0:	4642      	mov	r2, r8
  4005b2:	f021 0103 	bic.w	r1, r1, #3
  4005b6:	4648      	mov	r0, r9
  4005b8:	4b1e      	ldr	r3, [pc, #120]	; (400634 <gmac_dev_read+0x1c0>)
  4005ba:	4798      	blx	r3
			p_tmp_frame += us_buffer_length;
  4005bc:	44c1      	add	r9, r8
			tmp_ul_frame_size += us_buffer_length;
  4005be:	4447      	add	r7, r8
			if ((p_rx_td->status.val & GMAC_RXD_EOF) == GMAC_RXD_EOF) {
  4005c0:	6863      	ldr	r3, [r4, #4]
  4005c2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  4005c6:	d102      	bne.n	4005ce <gmac_dev_read+0x15a>
  4005c8:	f04f 0801 	mov.w	r8, #1
  4005cc:	e792      	b.n	4004f4 <gmac_dev_read+0x80>
				*p_rcv_size = (p_rx_td->status.val & GMAC_RXD_LEN_MASK);
  4005ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4005d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4005d4:	6013      	str	r3, [r2, #0]
				while (p_gmac_queue->us_rx_idx != us_tmp_idx) {
  4005d6:	9b03      	ldr	r3, [sp, #12]
  4005d8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4005dc:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
  4005e0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  4005e2:	459a      	cmp	sl, r3
  4005e4:	d014      	beq.n	400610 <gmac_dev_read+0x19c>
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  4005e6:	9a02      	ldr	r2, [sp, #8]
  4005e8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4005ec:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  4005f0:	4c0f      	ldr	r4, [pc, #60]	; (400630 <gmac_dev_read+0x1bc>)
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  4005f2:	68e9      	ldr	r1, [r5, #12]
					p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  4005f4:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
  4005f8:	f022 0201 	bic.w	r2, r2, #1
  4005fc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400600:	8c29      	ldrh	r1, [r5, #32]
  400602:	9800      	ldr	r0, [sp, #0]
  400604:	47a0      	blx	r4
				while (p_gmac_queue->us_rx_idx != us_tmp_idx) {
  400606:	8c6b      	ldrh	r3, [r5, #34]	; 0x22
  400608:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  40060c:	429a      	cmp	r2, r3
  40060e:	d1f0      	bne.n	4005f2 <gmac_dev_read+0x17e>
				if (tmp_ul_frame_size < *p_rcv_size) {
  400610:	9b10      	ldr	r3, [sp, #64]	; 0x40
  400612:	6818      	ldr	r0, [r3, #0]
				return GMAC_OK;
  400614:	4287      	cmp	r7, r0
  400616:	bf34      	ite	cc
  400618:	2005      	movcc	r0, #5
  40061a:	2000      	movcs	r0, #0
  40061c:	e000      	b.n	400620 <gmac_dev_read+0x1ac>
	}

	return GMAC_RX_NO_DATA;
  40061e:	2004      	movs	r0, #4
}
  400620:	b007      	add	sp, #28
  400622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return GMAC_PARAM;
  400626:	2006      	movs	r0, #6
  400628:	e7fa      	b.n	400620 <gmac_dev_read+0x1ac>
	return GMAC_RX_NO_DATA;
  40062a:	2004      	movs	r0, #4
  40062c:	e7f8      	b.n	400620 <gmac_dev_read+0x1ac>
  40062e:	bf00      	nop
  400630:	00400211 	.word	0x00400211
  400634:	004030f5 	.word	0x004030f5

00400638 <gmac_dev_write>:
 *
 * \return Length sent.
 */
uint32_t gmac_dev_write(gmac_device_t* p_gmac_dev, gmac_quelist_t queue_idx, void *p_buffer,
		uint32_t ul_size, gmac_dev_tx_cb_t func_tx_cb)
{
  400638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	Gmac *p_hw = p_gmac_dev->p_hw;
	gmac_queue_t* p_gmac_queue = &p_gmac_dev->gmac_queue_list[queue_idx];

	/* Check parameter */
	if (ul_size > GMAC_TX_UNITSIZE) {
  40063c:	f240 56ee 	movw	r6, #1518	; 0x5ee
  400640:	42b3      	cmp	r3, r6
  400642:	d902      	bls.n	40064a <gmac_dev_write+0x12>
		return GMAC_PARAM;
  400644:	2006      	movs	r0, #6
  400646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	}

	/* Pointers to the current transmit descriptor */
	p_tx_td = &p_gmac_queue->p_tx_dscr[p_gmac_queue->us_tx_head];
  40064a:	eb01 0581 	add.w	r5, r1, r1, lsl #2
  40064e:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
  400652:	8cef      	ldrh	r7, [r5, #38]	; 0x26
  400654:	00fe      	lsls	r6, r7, #3
  400656:	f8d5 e010 	ldr.w	lr, [r5, #16]
  40065a:	eb0e 0806 	add.w	r8, lr, r6

	/* If no free TxTd, buffer can't be sent, schedule the wakeup callback */
	if (CIRC_SPACE(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  40065e:	8d2c      	ldrh	r4, [r5, #40]	; 0x28
  400660:	f107 0c01 	add.w	ip, r7, #1
  400664:	eba4 040c 	sub.w	r4, r4, ip
  400668:	f8b5 c024 	ldrh.w	ip, [r5, #36]	; 0x24
  40066c:	fb94 f5fc 	sdiv	r5, r4, ip
  400670:	fb0c 4415 	mls	r4, ip, r5, r4
  400674:	b91c      	cbnz	r4, 40067e <gmac_dev_write+0x46>
					p_gmac_queue->us_tx_list_size) == 0) {
		if (p_tx_td[p_gmac_queue->us_tx_head].status.val & GMAC_TXD_USED)
  400676:	4446      	add	r6, r8
  400678:	6874      	ldr	r4, [r6, #4]
  40067a:	2c00      	cmp	r4, #0
  40067c:	db41      	blt.n	400702 <gmac_dev_write+0xca>
  40067e:	461e      	mov	r6, r3
  400680:	4694      	mov	ip, r2
  400682:	460c      	mov	r4, r1
  400684:	4605      	mov	r5, r0
	Gmac *p_hw = p_gmac_dev->p_hw;
  400686:	f8d0 9000 	ldr.w	r9, [r0]
			return GMAC_TX_BUSY;
	}

	/* Pointers to the current Tx callback */
	p_func_tx_cb = &p_gmac_queue->func_tx_cb_list[p_gmac_queue->us_tx_head];
  40068a:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  40068e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  400692:	f8d3 a01c 	ldr.w	sl, [r3, #28]

	/* Set up/copy data to transmission buffer */
	if (p_buffer && ul_size) {
  400696:	b102      	cbz	r2, 40069a <gmac_dev_write+0x62>
  400698:	bb2e      	cbnz	r6, 4006e6 <gmac_dev_write+0xae>
		/* Driver manages the ring buffer */
		memcpy((void *)p_tx_td->addr, p_buffer, ul_size);
	}

	/* Tx callback */
	*p_func_tx_cb = func_tx_cb;
  40069a:	9b08      	ldr	r3, [sp, #32]
  40069c:	f84a 3027 	str.w	r3, [sl, r7, lsl #2]

	/* Update transmit descriptor status */

	/* The buffer size defined is the length of ethernet frame,
	   so it's always the last buffer of the frame. */
	if (p_gmac_queue->us_tx_head == p_gmac_queue->us_tx_list_size - 1) {
  4006a0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  4006a4:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
  4006a8:	8cda      	ldrh	r2, [r3, #38]	; 0x26
  4006aa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
  4006ac:	3b01      	subs	r3, #1
  4006ae:	429a      	cmp	r2, r3
  4006b0:	d020      	beq.n	4006f4 <gmac_dev_write+0xbc>
		p_tx_td->status.val =
				(ul_size & GMAC_TXD_LEN_MASK) | GMAC_TXD_LAST
				| GMAC_TXD_WRAP;
	} else {
		p_tx_td->status.val =
				(ul_size & GMAC_TXD_LEN_MASK) | GMAC_TXD_LAST;
  4006b2:	f3c6 030c 	ubfx	r3, r6, #0, #13
  4006b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
		p_tx_td->status.val =
  4006ba:	f8c8 3004 	str.w	r3, [r8, #4]
	}

	circ_inc(&p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_list_size);
  4006be:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  4006c2:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
  4006c6:	8c99      	ldrh	r1, [r3, #36]	; 0x24
  4006c8:	f103 0026 	add.w	r0, r3, #38	; 0x26
  4006cc:	4b0e      	ldr	r3, [pc, #56]	; (400708 <gmac_dev_write+0xd0>)
  4006ce:	4798      	blx	r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4006d0:	f3bf 8f4f 	dsb	sy
	p_gmac->GMAC_NCR |= GMAC_NCR_TSTART;
  4006d4:	f8d9 3000 	ldr.w	r3, [r9]
  4006d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  4006dc:	f8c9 3000 	str.w	r3, [r9]

	/* Now start to transmit if it is still not done */
	gmac_start_transmission(p_hw);

	return GMAC_OK;
  4006e0:	2000      	movs	r0, #0
  4006e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		memcpy((void *)p_tx_td->addr, p_buffer, ul_size);
  4006e6:	f85e 0037 	ldr.w	r0, [lr, r7, lsl #3]
  4006ea:	4632      	mov	r2, r6
  4006ec:	4661      	mov	r1, ip
  4006ee:	4b07      	ldr	r3, [pc, #28]	; (40070c <gmac_dev_write+0xd4>)
  4006f0:	4798      	blx	r3
  4006f2:	e7d2      	b.n	40069a <gmac_dev_write+0x62>
				(ul_size & GMAC_TXD_LEN_MASK) | GMAC_TXD_LAST
  4006f4:	f3c6 030c 	ubfx	r3, r6, #0, #13
				| GMAC_TXD_WRAP;
  4006f8:	4a05      	ldr	r2, [pc, #20]	; (400710 <gmac_dev_write+0xd8>)
  4006fa:	431a      	orrs	r2, r3
		p_tx_td->status.val =
  4006fc:	f8c8 2004 	str.w	r2, [r8, #4]
  400700:	e7dd      	b.n	4006be <gmac_dev_write+0x86>
			return GMAC_TX_BUSY;
  400702:	2002      	movs	r0, #2
}
  400704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400708:	00400211 	.word	0x00400211
  40070c:	004030f5 	.word	0x004030f5
  400710:	40008000 	.word	0x40008000

00400714 <gmac_handler>:
 * \brief GMAC Interrupt handler.
 *
 * \param p_gmac_dev   Pointer to GMAC device instance.
 */
void gmac_handler(gmac_device_t* p_gmac_dev, gmac_quelist_t queue_idx)
{
  400714:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400718:	b085      	sub	sp, #20
  40071a:	4607      	mov	r7, r0
  40071c:	460d      	mov	r5, r1
	Gmac *p_hw = p_gmac_dev->p_hw;
  40071e:	6806      	ldr	r6, [r0, #0]
	uint32_t ul_tx_status_flag;
#ifdef FREERTOS_USED
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
#endif

	gmac_queue_t* p_gmac_queue = &p_gmac_dev->gmac_queue_list[queue_idx];
  400720:	460c      	mov	r4, r1

	if(queue_idx == GMAC_QUE_0) {
  400722:	2900      	cmp	r1, #0
  400724:	d153      	bne.n	4007ce <gmac_handler+0xba>
	return p_gmac->GMAC_ISR;
  400726:	6a73      	ldr	r3, [r6, #36]	; 0x24
		ul_isr = gmac_get_interrupt_status(p_hw);
  400728:	9303      	str	r3, [sp, #12]
	return p_gmac->GMAC_RSR;
  40072a:	6a33      	ldr	r3, [r6, #32]
	} else {
		ul_isr = gmac_get_priority_interrupt_status(p_hw, queue_idx);
	}
	ul_rsr = gmac_get_rx_status(p_hw);
  40072c:	9302      	str	r3, [sp, #8]
	return p_gmac->GMAC_TSR;
  40072e:	6973      	ldr	r3, [r6, #20]
	ul_tsr = gmac_get_tx_status(p_hw);
  400730:	9301      	str	r3, [sp, #4]
	return p_gmac->GMAC_IMR;
  400732:	6b31      	ldr	r1, [r6, #48]	; 0x30

	ul_isr &= ~(gmac_get_interrupt_mask(p_hw) | 0xF8030300);
  400734:	9b03      	ldr	r3, [sp, #12]
  400736:	4a49      	ldr	r2, [pc, #292]	; (40085c <gmac_handler+0x148>)
  400738:	430a      	orrs	r2, r1
  40073a:	ea23 0302 	bic.w	r3, r3, r2
  40073e:	9303      	str	r3, [sp, #12]

	/* RX packet */
	if ((ul_isr & GMAC_ISR_RCOMP) || (ul_rsr & GMAC_RSR_REC)) {
  400740:	9b03      	ldr	r3, [sp, #12]
  400742:	f013 0f02 	tst.w	r3, #2
  400746:	d103      	bne.n	400750 <gmac_handler+0x3c>
  400748:	9b02      	ldr	r3, [sp, #8]
  40074a:	f013 0f02 	tst.w	r3, #2
  40074e:	d014      	beq.n	40077a <gmac_handler+0x66>
		ul_rx_status_flag = GMAC_RSR_REC;

		/* Check OVR */
		if (ul_rsr & GMAC_RSR_RXOVR) {
  400750:	9b02      	ldr	r3, [sp, #8]
  400752:	f003 0304 	and.w	r3, r3, #4
			ul_rx_status_flag |= GMAC_RSR_RXOVR;
  400756:	2b00      	cmp	r3, #0
  400758:	bf0c      	ite	eq
  40075a:	2002      	moveq	r0, #2
  40075c:	2006      	movne	r0, #6
		}
		/* Check BNA */
		if (ul_rsr & GMAC_RSR_BNA) {
  40075e:	9b02      	ldr	r3, [sp, #8]
  400760:	f013 0f01 	tst.w	r3, #1
			ul_rx_status_flag |= GMAC_RSR_BNA;
  400764:	bf18      	it	ne
  400766:	f040 0001 	orrne.w	r0, r0, #1
	p_gmac->GMAC_RSR = ul_status;
  40076a:	6230      	str	r0, [r6, #32]
		}
		/* Clear status */
		gmac_clear_rx_status(p_hw, ul_rx_status_flag);

		/* Invoke callbacks */
		if (p_gmac_queue->func_rx_cb) {
  40076c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  400770:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  400774:	695b      	ldr	r3, [r3, #20]
  400776:	b103      	cbz	r3, 40077a <gmac_handler+0x66>
			p_gmac_queue->func_rx_cb(ul_rx_status_flag);
  400778:	4798      	blx	r3
		}
	}

	/* TX packet */
	if ((ul_isr & GMAC_ISR_TCOMP) || (ul_tsr & GMAC_TSR_TXCOMP)) {
  40077a:	9b03      	ldr	r3, [sp, #12]
  40077c:	f013 0f80 	tst.w	r3, #128	; 0x80
  400780:	d103      	bne.n	40078a <gmac_handler+0x76>
  400782:	9b01      	ldr	r3, [sp, #4]
  400784:	f013 0f20 	tst.w	r3, #32
  400788:	d065      	beq.n	400856 <gmac_handler+0x142>
		ul_tx_status_flag = GMAC_TSR_TXCOMP;

		/* Check RLE */
		if (ul_tsr & GMAC_TSR_RLE) {
  40078a:	9b01      	ldr	r3, [sp, #4]
  40078c:	f013 0f04 	tst.w	r3, #4
  400790:	d123      	bne.n	4007da <gmac_handler+0xc6>
		ul_tx_status_flag = GMAC_TSR_TXCOMP;
  400792:	f04f 0920 	mov.w	r9, #32
			p_tx_cb = &p_gmac_queue->func_tx_cb_list[p_gmac_queue->us_tx_tail];
			gmac_reset_tx_mem(p_gmac_dev, queue_idx);
			gmac_enable_transmit(p_hw, 1);
		}
		/* Check COL */
		if (ul_tsr & GMAC_TSR_COL) {
  400796:	9b01      	ldr	r3, [sp, #4]
  400798:	f013 0f02 	tst.w	r3, #2
			ul_tx_status_flag |= GMAC_TSR_COL;
  40079c:	bf18      	it	ne
  40079e:	f049 0902 	orrne.w	r9, r9, #2
	p_gmac->GMAC_TSR = ul_status;
  4007a2:	f8c6 9014 	str.w	r9, [r6, #20]
		}

		/* Clear status */
		gmac_clear_tx_status(p_hw, ul_tx_status_flag);

		if (!CIRC_EMPTY(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail)) {
  4007a6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  4007aa:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  4007ae:	8cda      	ldrh	r2, [r3, #38]	; 0x26
  4007b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
  4007b2:	429a      	cmp	r2, r3
  4007b4:	d037      	beq.n	400826 <gmac_handler+0x112>
				/* Notify upper layer that a packet has been sent */
				if (*p_tx_cb) {
					(*p_tx_cb) (ul_tx_status_flag);
				}

				circ_inc(&p_gmac_queue->us_tx_tail, p_gmac_queue->us_tx_list_size);
  4007b6:	1c6e      	adds	r6, r5, #1
  4007b8:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4007bc:	eb07 06c6 	add.w	r6, r7, r6, lsl #3
				p_tx_td = &p_gmac_queue->p_tx_dscr[p_gmac_queue->us_tx_tail];
  4007c0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4007c4:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
				circ_inc(&p_gmac_queue->us_tx_tail, p_gmac_queue->us_tx_list_size);
  4007c8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 400864 <gmac_handler+0x150>
  4007cc:	e01c      	b.n	400808 <gmac_handler+0xf4>
	return p_gmac->GMAC_ISRPQ[queue_idx - 1];
  4007ce:	f101 03ff 	add.w	r3, r1, #255	; 0xff
  4007d2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
		ul_isr = gmac_get_priority_interrupt_status(p_hw, queue_idx);
  4007d6:	9303      	str	r3, [sp, #12]
  4007d8:	e7a7      	b.n	40072a <gmac_handler+0x16>
			gmac_reset_tx_mem(p_gmac_dev, queue_idx);
  4007da:	4629      	mov	r1, r5
  4007dc:	4638      	mov	r0, r7
  4007de:	4b20      	ldr	r3, [pc, #128]	; (400860 <gmac_handler+0x14c>)
  4007e0:	4798      	blx	r3
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
  4007e2:	6833      	ldr	r3, [r6, #0]
  4007e4:	f043 0308 	orr.w	r3, r3, #8
  4007e8:	6033      	str	r3, [r6, #0]
			ul_tx_status_flag = GMAC_TSR_RLE;
  4007ea:	f04f 0904 	mov.w	r9, #4
  4007ee:	e7d2      	b.n	400796 <gmac_handler+0x82>
				circ_inc(&p_gmac_queue->us_tx_tail, p_gmac_queue->us_tx_list_size);
  4007f0:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
  4007f2:	4630      	mov	r0, r6
  4007f4:	47c0      	blx	r8
			} while (CIRC_CNT(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  4007f6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
  4007f8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
  4007fa:	1a9b      	subs	r3, r3, r2
  4007fc:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
  4007fe:	fb93 f2f1 	sdiv	r2, r3, r1
  400802:	fb01 3312 	mls	r3, r1, r2, r3
  400806:	b173      	cbz	r3, 400826 <gmac_handler+0x112>
				p_tx_td = &p_gmac_queue->p_tx_dscr[p_gmac_queue->us_tx_tail];
  400808:	8d22      	ldrh	r2, [r4, #40]	; 0x28
				p_tx_cb = &p_gmac_queue->func_tx_cb_list[p_gmac_queue->us_tx_tail];
  40080a:	69e1      	ldr	r1, [r4, #28]
				if ((p_tx_td->status.val & GMAC_TXD_USED) == 0) {
  40080c:	6923      	ldr	r3, [r4, #16]
  40080e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  400812:	685b      	ldr	r3, [r3, #4]
  400814:	2b00      	cmp	r3, #0
  400816:	da06      	bge.n	400826 <gmac_handler+0x112>
				if (*p_tx_cb) {
  400818:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
  40081c:	2b00      	cmp	r3, #0
  40081e:	d0e7      	beq.n	4007f0 <gmac_handler+0xdc>
					(*p_tx_cb) (ul_tx_status_flag);
  400820:	4648      	mov	r0, r9
  400822:	4798      	blx	r3
  400824:	e7e4      	b.n	4007f0 <gmac_handler+0xdc>
							p_gmac_queue->us_tx_list_size));
		}

		/* If a wakeup has been scheduled, notify upper layer that it can
		   send other packets, and the sending will be successful. */
		if ((CIRC_SPACE(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  400826:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  40082a:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  40082e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
  400830:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
  400832:	3101      	adds	r1, #1
  400834:	1a52      	subs	r2, r2, r1
  400836:	8c98      	ldrh	r0, [r3, #36]	; 0x24
  400838:	fb92 f1f0 	sdiv	r1, r2, r0
  40083c:	fb00 2211 	mls	r2, r0, r1, r2
				p_gmac_queue->us_tx_list_size) >= p_gmac_queue->uc_wakeup_threshold)
  400840:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
		if ((CIRC_SPACE(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  400844:	429a      	cmp	r2, r3
  400846:	db06      	blt.n	400856 <gmac_handler+0x142>
				&& p_gmac_queue->func_wakeup_cb) {
  400848:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40084c:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
  400850:	69ab      	ldr	r3, [r5, #24]
  400852:	b103      	cbz	r3, 400856 <gmac_handler+0x142>
			p_gmac_queue->func_wakeup_cb();
  400854:	4798      	blx	r3
		/* the complete IP stack. */
		xSemaphoreGiveFromISR(netif_notification_semaphore,
				&xHigherPriorityTaskWoken);
		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
#endif
}
  400856:	b005      	add	sp, #20
  400858:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40085c:	f8030300 	.word	0xf8030300
  400860:	00400221 	.word	0x00400221
  400864:	00400211 	.word	0x00400211

00400868 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400868:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40086a:	4b07      	ldr	r3, [pc, #28]	; (400888 <spi_enable_clock+0x20>)
  40086c:	4298      	cmp	r0, r3
  40086e:	d003      	beq.n	400878 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400870:	4b06      	ldr	r3, [pc, #24]	; (40088c <spi_enable_clock+0x24>)
  400872:	4298      	cmp	r0, r3
  400874:	d004      	beq.n	400880 <spi_enable_clock+0x18>
  400876:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400878:	2015      	movs	r0, #21
  40087a:	4b05      	ldr	r3, [pc, #20]	; (400890 <spi_enable_clock+0x28>)
  40087c:	4798      	blx	r3
  40087e:	bd08      	pop	{r3, pc}
  400880:	202a      	movs	r0, #42	; 0x2a
  400882:	4b03      	ldr	r3, [pc, #12]	; (400890 <spi_enable_clock+0x28>)
  400884:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400886:	e7f6      	b.n	400876 <spi_enable_clock+0xe>
  400888:	40008000 	.word	0x40008000
  40088c:	40058000 	.word	0x40058000
  400890:	00402121 	.word	0x00402121

00400894 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400894:	6843      	ldr	r3, [r0, #4]
  400896:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40089a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40089c:	6843      	ldr	r3, [r0, #4]
  40089e:	0409      	lsls	r1, r1, #16
  4008a0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4008a4:	4319      	orrs	r1, r3
  4008a6:	6041      	str	r1, [r0, #4]
  4008a8:	4770      	bx	lr

004008aa <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4008aa:	6843      	ldr	r3, [r0, #4]
  4008ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4008b0:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4008b2:	6843      	ldr	r3, [r0, #4]
  4008b4:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4008b8:	6041      	str	r1, [r0, #4]
  4008ba:	4770      	bx	lr

004008bc <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  4008bc:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  4008be:	f643 2399 	movw	r3, #15001	; 0x3a99
  4008c2:	6904      	ldr	r4, [r0, #16]
  4008c4:	f014 0f01 	tst.w	r4, #1
  4008c8:	d103      	bne.n	4008d2 <spi_read+0x16>
		if (!timeout--) {
  4008ca:	3b01      	subs	r3, #1
  4008cc:	d1f9      	bne.n	4008c2 <spi_read+0x6>
			return SPI_ERROR_TIMEOUT;
  4008ce:	2001      	movs	r0, #1
  4008d0:	e009      	b.n	4008e6 <spi_read+0x2a>
		}
	}

	reg_value = p_spi->SPI_RDR;
  4008d2:	6883      	ldr	r3, [r0, #8]
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4008d4:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  4008d6:	f010 0f02 	tst.w	r0, #2
  4008da:	d002      	beq.n	4008e2 <spi_read+0x26>
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  4008dc:	f3c3 4003 	ubfx	r0, r3, #16, #4
  4008e0:	7010      	strb	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  4008e2:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  4008e4:	2000      	movs	r0, #0
}
  4008e6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008ea:	4770      	bx	lr

004008ec <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4008ec:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4008ee:	f643 2499 	movw	r4, #15001	; 0x3a99
  4008f2:	6905      	ldr	r5, [r0, #16]
  4008f4:	f015 0f02 	tst.w	r5, #2
  4008f8:	d103      	bne.n	400902 <spi_write+0x16>
		if (!timeout--) {
  4008fa:	3c01      	subs	r4, #1
  4008fc:	d1f9      	bne.n	4008f2 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4008fe:	2001      	movs	r0, #1
  400900:	e00c      	b.n	40091c <spi_write+0x30>
  400902:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400904:	f014 0f02 	tst.w	r4, #2
  400908:	d006      	beq.n	400918 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40090a:	0412      	lsls	r2, r2, #16
  40090c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400910:	4311      	orrs	r1, r2
		if (uc_last) {
  400912:	b10b      	cbz	r3, 400918 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400914:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400918:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40091a:	2000      	movs	r0, #0
}
  40091c:	bc30      	pop	{r4, r5}
  40091e:	4770      	bx	lr

00400920 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400920:	b932      	cbnz	r2, 400930 <spi_set_clock_polarity+0x10>
  400922:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400926:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400928:	f023 0301 	bic.w	r3, r3, #1
  40092c:	6303      	str	r3, [r0, #48]	; 0x30
  40092e:	4770      	bx	lr
  400930:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400934:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400936:	f043 0301 	orr.w	r3, r3, #1
  40093a:	6303      	str	r3, [r0, #48]	; 0x30
  40093c:	4770      	bx	lr

0040093e <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  40093e:	b932      	cbnz	r2, 40094e <spi_set_clock_phase+0x10>
  400940:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400944:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400946:	f023 0302 	bic.w	r3, r3, #2
  40094a:	6303      	str	r3, [r0, #48]	; 0x30
  40094c:	4770      	bx	lr
  40094e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400952:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400954:	f043 0302 	orr.w	r3, r3, #2
  400958:	6303      	str	r3, [r0, #48]	; 0x30
  40095a:	4770      	bx	lr

0040095c <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40095c:	2a04      	cmp	r2, #4
  40095e:	d003      	beq.n	400968 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400960:	b16a      	cbz	r2, 40097e <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400962:	2a08      	cmp	r2, #8
  400964:	d016      	beq.n	400994 <spi_configure_cs_behavior+0x38>
  400966:	4770      	bx	lr
  400968:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40096c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40096e:	f023 0308 	bic.w	r3, r3, #8
  400972:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400974:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400976:	f043 0304 	orr.w	r3, r3, #4
  40097a:	6303      	str	r3, [r0, #48]	; 0x30
  40097c:	4770      	bx	lr
  40097e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400982:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400984:	f023 0308 	bic.w	r3, r3, #8
  400988:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40098a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40098c:	f023 0304 	bic.w	r3, r3, #4
  400990:	6303      	str	r3, [r0, #48]	; 0x30
  400992:	4770      	bx	lr
  400994:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400998:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40099a:	f043 0308 	orr.w	r3, r3, #8
  40099e:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4009a0:	e7e1      	b.n	400966 <spi_configure_cs_behavior+0xa>

004009a2 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4009a2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4009a6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4009a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4009ac:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4009ae:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4009b0:	431a      	orrs	r2, r3
  4009b2:	630a      	str	r2, [r1, #48]	; 0x30
  4009b4:	4770      	bx	lr

004009b6 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4009b6:	b17a      	cbz	r2, 4009d8 <spi_set_baudrate_div+0x22>
{
  4009b8:	b410      	push	{r4}
  4009ba:	4614      	mov	r4, r2
  4009bc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4009c0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4009c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4009c6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4009c8:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4009ca:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4009ce:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4009d0:	2000      	movs	r0, #0
}
  4009d2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4009d6:	4770      	bx	lr
        return -1;
  4009d8:	f04f 30ff 	mov.w	r0, #4294967295
  4009dc:	4770      	bx	lr

004009de <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4009de:	b410      	push	{r4}
  4009e0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4009e4:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4009e6:	b280      	uxth	r0, r0
  4009e8:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4009ea:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4009ec:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4009f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4009f4:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4009f6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4009fa:	4770      	bx	lr

004009fc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4009fc:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4009fe:	010b      	lsls	r3, r1, #4
  400a00:	4293      	cmp	r3, r2
  400a02:	d914      	bls.n	400a2e <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400a04:	00c9      	lsls	r1, r1, #3
  400a06:	084b      	lsrs	r3, r1, #1
  400a08:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400a0c:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400a10:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400a12:	1e5c      	subs	r4, r3, #1
  400a14:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400a18:	428c      	cmp	r4, r1
  400a1a:	d901      	bls.n	400a20 <usart_set_async_baudrate+0x24>
		return 1;
  400a1c:	2001      	movs	r0, #1
  400a1e:	e017      	b.n	400a50 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400a20:	6841      	ldr	r1, [r0, #4]
  400a22:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400a26:	6041      	str	r1, [r0, #4]
  400a28:	e00c      	b.n	400a44 <usart_set_async_baudrate+0x48>
		return 1;
  400a2a:	2001      	movs	r0, #1
  400a2c:	e010      	b.n	400a50 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400a2e:	0859      	lsrs	r1, r3, #1
  400a30:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400a34:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400a38:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400a3a:	1e5c      	subs	r4, r3, #1
  400a3c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400a40:	428c      	cmp	r4, r1
  400a42:	d8f2      	bhi.n	400a2a <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400a44:	0412      	lsls	r2, r2, #16
  400a46:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400a4a:	431a      	orrs	r2, r3
  400a4c:	6202      	str	r2, [r0, #32]

	return 0;
  400a4e:	2000      	movs	r0, #0
}
  400a50:	f85d 4b04 	ldr.w	r4, [sp], #4
  400a54:	4770      	bx	lr
	...

00400a58 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400a58:	4b08      	ldr	r3, [pc, #32]	; (400a7c <usart_reset+0x24>)
  400a5a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400a5e:	2300      	movs	r3, #0
  400a60:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400a62:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400a64:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400a66:	2388      	movs	r3, #136	; 0x88
  400a68:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400a6a:	2324      	movs	r3, #36	; 0x24
  400a6c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400a6e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a72:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400a74:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400a78:	6003      	str	r3, [r0, #0]
  400a7a:	4770      	bx	lr
  400a7c:	55534100 	.word	0x55534100

00400a80 <usart_init_rs232>:
{
  400a80:	b570      	push	{r4, r5, r6, lr}
  400a82:	4605      	mov	r5, r0
  400a84:	460c      	mov	r4, r1
  400a86:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400a88:	4b0f      	ldr	r3, [pc, #60]	; (400ac8 <usart_init_rs232+0x48>)
  400a8a:	4798      	blx	r3
	ul_reg_val = 0;
  400a8c:	2200      	movs	r2, #0
  400a8e:	4b0f      	ldr	r3, [pc, #60]	; (400acc <usart_init_rs232+0x4c>)
  400a90:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400a92:	b1a4      	cbz	r4, 400abe <usart_init_rs232+0x3e>
  400a94:	4632      	mov	r2, r6
  400a96:	6821      	ldr	r1, [r4, #0]
  400a98:	4628      	mov	r0, r5
  400a9a:	4b0d      	ldr	r3, [pc, #52]	; (400ad0 <usart_init_rs232+0x50>)
  400a9c:	4798      	blx	r3
  400a9e:	4602      	mov	r2, r0
  400aa0:	b978      	cbnz	r0, 400ac2 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400aa2:	6863      	ldr	r3, [r4, #4]
  400aa4:	68a1      	ldr	r1, [r4, #8]
  400aa6:	430b      	orrs	r3, r1
  400aa8:	6921      	ldr	r1, [r4, #16]
  400aaa:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400aac:	68e1      	ldr	r1, [r4, #12]
  400aae:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ab0:	4906      	ldr	r1, [pc, #24]	; (400acc <usart_init_rs232+0x4c>)
  400ab2:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400ab4:	6869      	ldr	r1, [r5, #4]
  400ab6:	430b      	orrs	r3, r1
  400ab8:	606b      	str	r3, [r5, #4]
}
  400aba:	4610      	mov	r0, r2
  400abc:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  400abe:	2201      	movs	r2, #1
  400ac0:	e7fb      	b.n	400aba <usart_init_rs232+0x3a>
  400ac2:	2201      	movs	r2, #1
  400ac4:	e7f9      	b.n	400aba <usart_init_rs232+0x3a>
  400ac6:	bf00      	nop
  400ac8:	00400a59 	.word	0x00400a59
  400acc:	20407238 	.word	0x20407238
  400ad0:	004009fd 	.word	0x004009fd

00400ad4 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400ad4:	2340      	movs	r3, #64	; 0x40
  400ad6:	6003      	str	r3, [r0, #0]
  400ad8:	4770      	bx	lr

00400ada <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400ada:	2310      	movs	r3, #16
  400adc:	6003      	str	r3, [r0, #0]
  400ade:	4770      	bx	lr

00400ae0 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400ae0:	6943      	ldr	r3, [r0, #20]
  400ae2:	f013 0f02 	tst.w	r3, #2
  400ae6:	d004      	beq.n	400af2 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400ae8:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400aec:	61c1      	str	r1, [r0, #28]
	return 0;
  400aee:	2000      	movs	r0, #0
  400af0:	4770      	bx	lr
		return 1;
  400af2:	2001      	movs	r0, #1
}
  400af4:	4770      	bx	lr

00400af6 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400af6:	6943      	ldr	r3, [r0, #20]
  400af8:	f013 0f01 	tst.w	r3, #1
  400afc:	d005      	beq.n	400b0a <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400afe:	6983      	ldr	r3, [r0, #24]
  400b00:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400b04:	600b      	str	r3, [r1, #0]
	return 0;
  400b06:	2000      	movs	r0, #0
  400b08:	4770      	bx	lr
		return 1;
  400b0a:	2001      	movs	r0, #1
}
  400b0c:	4770      	bx	lr
	...

00400b10 <read_dev_gmac>:

#include "GMAC_Artnet.h"
#include "softLib/ArtNet/Art-Net.h"

uint32_t read_dev_gmac(void)
{
  400b10:	b510      	push	{r4, lr}
  400b12:	b082      	sub	sp, #8
	return gmac_dev_read(&gs_gmac_dev, GMAC_QUE_0, (uint8_t *) gs_uc_eth_buffer_rx, sizeof(gs_uc_eth_buffer_rx), &ul_frm_size_rx);
  400b14:	4b05      	ldr	r3, [pc, #20]	; (400b2c <read_dev_gmac+0x1c>)
  400b16:	9300      	str	r3, [sp, #0]
  400b18:	f44f 63c0 	mov.w	r3, #1536	; 0x600
  400b1c:	4a04      	ldr	r2, [pc, #16]	; (400b30 <read_dev_gmac+0x20>)
  400b1e:	2100      	movs	r1, #0
  400b20:	4804      	ldr	r0, [pc, #16]	; (400b34 <read_dev_gmac+0x24>)
  400b22:	4c05      	ldr	r4, [pc, #20]	; (400b38 <read_dev_gmac+0x28>)
  400b24:	47a0      	blx	r4
}
  400b26:	b002      	add	sp, #8
  400b28:	bd10      	pop	{r4, pc}
  400b2a:	bf00      	nop
  400b2c:	204082e0 	.word	0x204082e0
  400b30:	204075e4 	.word	0x204075e4
  400b34:	204074ec 	.word	0x204074ec
  400b38:	00400475 	.word	0x00400475

00400b3c <init_gmac_ethernet>:

	return (uint16_t) (~ul_tmp);
}

bool init_gmac_ethernet(void)
{
  400b3c:	b538      	push	{r3, r4, r5, lr}
	at24mac_get_mac_address();
	#endif


	// Wait for PHY to be ready (CAT811: Max400ms)
	ul_delay = sysclk_get_cpu_hz() / 1000 / 3 * 400;
  400b3e:	4a27      	ldr	r2, [pc, #156]	; (400bdc <init_gmac_ethernet+0xa0>)
  400b40:	4b27      	ldr	r3, [pc, #156]	; (400be0 <init_gmac_ethernet+0xa4>)
  400b42:	601a      	str	r2, [r3, #0]
	while (ul_delay--);
  400b44:	461a      	mov	r2, r3
  400b46:	6813      	ldr	r3, [r2, #0]
  400b48:	1e59      	subs	r1, r3, #1
  400b4a:	6011      	str	r1, [r2, #0]
  400b4c:	2b00      	cmp	r3, #0
  400b4e:	d1fa      	bne.n	400b46 <init_gmac_ethernet+0xa>

	// Enable GMAC clock
	pmc_enable_periph_clk(ID_GMAC);
  400b50:	2027      	movs	r0, #39	; 0x27
  400b52:	4b24      	ldr	r3, [pc, #144]	; (400be4 <init_gmac_ethernet+0xa8>)
  400b54:	4798      	blx	r3

	// Fill in GMAC options
	gmac_option.uc_copy_all_frame = 0;
  400b56:	4a24      	ldr	r2, [pc, #144]	; (400be8 <init_gmac_ethernet+0xac>)
  400b58:	2500      	movs	r5, #0
  400b5a:	7015      	strb	r5, [r2, #0]
	gmac_option.uc_no_boardcast = 0;
  400b5c:	7055      	strb	r5, [r2, #1]

	memcpy(gmac_option.uc_mac_addr, gs_uc_mac_address, sizeof(gs_uc_mac_address));
  400b5e:	4b23      	ldr	r3, [pc, #140]	; (400bec <init_gmac_ethernet+0xb0>)
  400b60:	6818      	ldr	r0, [r3, #0]
  400b62:	f8c2 0002 	str.w	r0, [r2, #2]
  400b66:	889b      	ldrh	r3, [r3, #4]
  400b68:	80d3      	strh	r3, [r2, #6]

	gs_gmac_dev.p_hw = GMAC;
  400b6a:	4921      	ldr	r1, [pc, #132]	; (400bf0 <init_gmac_ethernet+0xb4>)
  400b6c:	4c21      	ldr	r4, [pc, #132]	; (400bf4 <init_gmac_ethernet+0xb8>)
  400b6e:	600c      	str	r4, [r1, #0]

	// Init GMAC driver structure
	gmac_dev_init(GMAC, &gs_gmac_dev, &gmac_option);
  400b70:	4620      	mov	r0, r4
  400b72:	4b21      	ldr	r3, [pc, #132]	; (400bf8 <init_gmac_ethernet+0xbc>)
  400b74:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400b76:	2280      	movs	r2, #128	; 0x80
  400b78:	4b20      	ldr	r3, [pc, #128]	; (400bfc <init_gmac_ethernet+0xc0>)
  400b7a:	605a      	str	r2, [r3, #4]

	// Enable Interrupt
	NVIC_EnableIRQ(GMAC_IRQn);

	// Init MAC PHY driver
	if (ethernet_phy_init(GMAC, BOARD_GMAC_PHY_ADDR, sysclk_get_cpu_hz())
  400b7c:	4a20      	ldr	r2, [pc, #128]	; (400c00 <init_gmac_ethernet+0xc4>)
  400b7e:	4629      	mov	r1, r5
  400b80:	4620      	mov	r0, r4
  400b82:	4b20      	ldr	r3, [pc, #128]	; (400c04 <init_gmac_ethernet+0xc8>)
  400b84:	4798      	blx	r3
  400b86:	b9c8      	cbnz	r0, 400bbc <init_gmac_ethernet+0x80>
		puts("PHY Initialize ERROR!\r");
		return 0;
	}

	// Auto Negotiate, work in RMII mode
	if (ethernet_phy_auto_negotiate(GMAC, BOARD_GMAC_PHY_ADDR) != GMAC_OK) {
  400b88:	2100      	movs	r1, #0
  400b8a:	481a      	ldr	r0, [pc, #104]	; (400bf4 <init_gmac_ethernet+0xb8>)
  400b8c:	4b1e      	ldr	r3, [pc, #120]	; (400c08 <init_gmac_ethernet+0xcc>)
  400b8e:	4798      	blx	r3
  400b90:	b9c8      	cbnz	r0, 400bc6 <init_gmac_ethernet+0x8a>
		puts("Auto Negotiate ERROR!\r");
		return 0;
	}

	// Establish ethernet link
	while (ethernet_phy_set_link(GMAC, BOARD_GMAC_PHY_ADDR, 1) != GMAC_OK) {
  400b92:	2201      	movs	r2, #1
  400b94:	2100      	movs	r1, #0
  400b96:	4817      	ldr	r0, [pc, #92]	; (400bf4 <init_gmac_ethernet+0xb8>)
  400b98:	4b1c      	ldr	r3, [pc, #112]	; (400c0c <init_gmac_ethernet+0xd0>)
  400b9a:	4798      	blx	r3
  400b9c:	b9c0      	cbnz	r0, 400bd0 <init_gmac_ethernet+0x94>
		puts("Set link ERROR!\r");
		return 0;
	}
	
	for(uint8_t i = 0; i<4; i++)
		p_artAddr.IP[i] = gs_uc_ip_address[i];
  400b9e:	4b1c      	ldr	r3, [pc, #112]	; (400c10 <init_gmac_ethernet+0xd4>)
  400ba0:	4a1c      	ldr	r2, [pc, #112]	; (400c14 <init_gmac_ethernet+0xd8>)
  400ba2:	7811      	ldrb	r1, [r2, #0]
  400ba4:	7019      	strb	r1, [r3, #0]
  400ba6:	7851      	ldrb	r1, [r2, #1]
  400ba8:	7059      	strb	r1, [r3, #1]
  400baa:	7891      	ldrb	r1, [r2, #2]
  400bac:	7099      	strb	r1, [r3, #2]
  400bae:	78d2      	ldrb	r2, [r2, #3]
  400bb0:	70da      	strb	r2, [r3, #3]
	
	p_artAddr.Port = 0x6391;
  400bb2:	f246 3291 	movw	r2, #25489	; 0x6391
  400bb6:	809a      	strh	r2, [r3, #4]
	
	return 1;
  400bb8:	2001      	movs	r0, #1
}
  400bba:	bd38      	pop	{r3, r4, r5, pc}
		puts("PHY Initialize ERROR!\r");
  400bbc:	4816      	ldr	r0, [pc, #88]	; (400c18 <init_gmac_ethernet+0xdc>)
  400bbe:	4b17      	ldr	r3, [pc, #92]	; (400c1c <init_gmac_ethernet+0xe0>)
  400bc0:	4798      	blx	r3
		return 0;
  400bc2:	4628      	mov	r0, r5
  400bc4:	bd38      	pop	{r3, r4, r5, pc}
		puts("Auto Negotiate ERROR!\r");
  400bc6:	4816      	ldr	r0, [pc, #88]	; (400c20 <init_gmac_ethernet+0xe4>)
  400bc8:	4b14      	ldr	r3, [pc, #80]	; (400c1c <init_gmac_ethernet+0xe0>)
  400bca:	4798      	blx	r3
		return 0;
  400bcc:	2000      	movs	r0, #0
  400bce:	bd38      	pop	{r3, r4, r5, pc}
		puts("Set link ERROR!\r");
  400bd0:	4814      	ldr	r0, [pc, #80]	; (400c24 <init_gmac_ethernet+0xe8>)
  400bd2:	4b12      	ldr	r3, [pc, #72]	; (400c1c <init_gmac_ethernet+0xe0>)
  400bd4:	4798      	blx	r3
		return 0;
  400bd6:	2000      	movs	r0, #0
  400bd8:	bd38      	pop	{r3, r4, r5, pc}
  400bda:	bf00      	nop
  400bdc:	02625a00 	.word	0x02625a00
  400be0:	204075e0 	.word	0x204075e0
  400be4:	00402121 	.word	0x00402121
  400be8:	20407be4 	.word	0x20407be4
  400bec:	20400010 	.word	0x20400010
  400bf0:	204074ec 	.word	0x204074ec
  400bf4:	40050000 	.word	0x40050000
  400bf8:	00400311 	.word	0x00400311
  400bfc:	e000e100 	.word	0xe000e100
  400c00:	11e1a300 	.word	0x11e1a300
  400c04:	004019cd 	.word	0x004019cd
  400c08:	004017d1 	.word	0x004017d1
  400c0c:	004016dd 	.word	0x004016dd
  400c10:	204082e4 	.word	0x204082e4
  400c14:	2040000c 	.word	0x2040000c
  400c18:	004092b0 	.word	0x004092b0
  400c1c:	00403361 	.word	0x00403361
  400c20:	004092c8 	.word	0x004092c8
  400c24:	004092e0 	.word	0x004092e0

00400c28 <gmac_process_arp_packet>:

void gmac_process_arp_packet(uint8_t *p_uc_data, uint32_t ul_size)
{
  400c28:	b5f0      	push	{r4, r5, r6, r7, lr}
  400c2a:	b085      	sub	sp, #20
	uint8_t ul_rc = GMAC_OK;

	p_ethernet_header_t p_eth = (p_ethernet_header_t) p_uc_data;
	p_arp_header_t p_arp = (p_arp_header_t) (p_uc_data + ETH_HEADER_SIZE);

	if (SWAP16(p_arp->ar_op) == ARP_REQUEST) {
  400c2c:	8a85      	ldrh	r5, [r0, #20]
  400c2e:	022a      	lsls	r2, r5, #8
  400c30:	b292      	uxth	r2, r2
  400c32:	ea42 2215 	orr.w	r2, r2, r5, lsr #8
  400c36:	2a01      	cmp	r2, #1
  400c38:	d001      	beq.n	400c3e <gmac_process_arp_packet+0x16>

		if (ul_rc != GMAC_OK) {
			printf("E: ARP Send - 0x%x\n\r", ul_rc);
		}
	}
}
  400c3a:	b005      	add	sp, #20
  400c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400c3e:	460e      	mov	r6, r1
  400c40:	4604      	mov	r4, r0
		printf("-- MAC %x:%x:%x:%x:%x:%x\n\r",
  400c42:	7883      	ldrb	r3, [r0, #2]
  400c44:	7842      	ldrb	r2, [r0, #1]
  400c46:	7801      	ldrb	r1, [r0, #0]
  400c48:	4f21      	ldr	r7, [pc, #132]	; (400cd0 <gmac_process_arp_packet+0xa8>)
  400c4a:	7940      	ldrb	r0, [r0, #5]
  400c4c:	9002      	str	r0, [sp, #8]
  400c4e:	7920      	ldrb	r0, [r4, #4]
  400c50:	9001      	str	r0, [sp, #4]
  400c52:	78e0      	ldrb	r0, [r4, #3]
  400c54:	9000      	str	r0, [sp, #0]
  400c56:	4638      	mov	r0, r7
  400c58:	4d1e      	ldr	r5, [pc, #120]	; (400cd4 <gmac_process_arp_packet+0xac>)
  400c5a:	47a8      	blx	r5
		printf("-- MAC %x:%x:%x:%x:%x:%x\n\r",
  400c5c:	7a23      	ldrb	r3, [r4, #8]
  400c5e:	79e2      	ldrb	r2, [r4, #7]
  400c60:	79a1      	ldrb	r1, [r4, #6]
  400c62:	7ae0      	ldrb	r0, [r4, #11]
  400c64:	9002      	str	r0, [sp, #8]
  400c66:	7aa0      	ldrb	r0, [r4, #10]
  400c68:	9001      	str	r0, [sp, #4]
  400c6a:	7a60      	ldrb	r0, [r4, #9]
  400c6c:	9000      	str	r0, [sp, #0]
  400c6e:	4638      	mov	r0, r7
  400c70:	47a8      	blx	r5
		p_arp->ar_op = SWAP16(ARP_REPLY);
  400c72:	2300      	movs	r3, #0
  400c74:	7523      	strb	r3, [r4, #20]
  400c76:	2302      	movs	r3, #2
  400c78:	7563      	strb	r3, [r4, #21]
  400c7a:	1e63      	subs	r3, r4, #1
  400c7c:	4816      	ldr	r0, [pc, #88]	; (400cd8 <gmac_process_arp_packet+0xb0>)
  400c7e:	1d61      	adds	r1, r4, #5
			p_eth->et_dest[i] = p_eth->et_src[i];
  400c80:	79da      	ldrb	r2, [r3, #7]
  400c82:	f803 2f01 	strb.w	r2, [r3, #1]!
			p_eth->et_src[i] = gs_uc_mac_address[i];
  400c86:	f810 2b01 	ldrb.w	r2, [r0], #1
  400c8a:	719a      	strb	r2, [r3, #6]
			p_arp->ar_tha[i] = p_arp->ar_sha[i];
  400c8c:	7d9d      	ldrb	r5, [r3, #22]
  400c8e:	f883 5020 	strb.w	r5, [r3, #32]
			p_arp->ar_sha[i] = gs_uc_mac_address[i];
  400c92:	759a      	strb	r2, [r3, #22]
		for (i = 0; i < 6; i++) {
  400c94:	428b      	cmp	r3, r1
  400c96:	d1f3      	bne.n	400c80 <gmac_process_arp_packet+0x58>
  400c98:	f104 031b 	add.w	r3, r4, #27
  400c9c:	4a0f      	ldr	r2, [pc, #60]	; (400cdc <gmac_process_arp_packet+0xb4>)
  400c9e:	f104 001f 	add.w	r0, r4, #31
			p_arp->ar_tpa[i] = p_arp->ar_spa[i];
  400ca2:	7859      	ldrb	r1, [r3, #1]
  400ca4:	72d9      	strb	r1, [r3, #11]
			p_arp->ar_spa[i] = gs_uc_ip_address[i];
  400ca6:	f812 1b01 	ldrb.w	r1, [r2], #1
  400caa:	f803 1f01 	strb.w	r1, [r3, #1]!
		for (i = 0; i < 4; i++) {
  400cae:	4283      	cmp	r3, r0
  400cb0:	d1f7      	bne.n	400ca2 <gmac_process_arp_packet+0x7a>
		ul_rc = gmac_dev_write(&gs_gmac_dev, GMAC_QUE_0, p_uc_data, ul_size, NULL);
  400cb2:	2100      	movs	r1, #0
  400cb4:	9100      	str	r1, [sp, #0]
  400cb6:	4633      	mov	r3, r6
  400cb8:	4622      	mov	r2, r4
  400cba:	4809      	ldr	r0, [pc, #36]	; (400ce0 <gmac_process_arp_packet+0xb8>)
  400cbc:	4c09      	ldr	r4, [pc, #36]	; (400ce4 <gmac_process_arp_packet+0xbc>)
  400cbe:	47a0      	blx	r4
		if (ul_rc != GMAC_OK) {
  400cc0:	f010 0fff 	tst.w	r0, #255	; 0xff
  400cc4:	d0b9      	beq.n	400c3a <gmac_process_arp_packet+0x12>
			printf("E: ARP Send - 0x%x\n\r", ul_rc);
  400cc6:	b2c1      	uxtb	r1, r0
  400cc8:	4807      	ldr	r0, [pc, #28]	; (400ce8 <gmac_process_arp_packet+0xc0>)
  400cca:	4b02      	ldr	r3, [pc, #8]	; (400cd4 <gmac_process_arp_packet+0xac>)
  400ccc:	4798      	blx	r3
}
  400cce:	e7b4      	b.n	400c3a <gmac_process_arp_packet+0x12>
  400cd0:	0040927c 	.word	0x0040927c
  400cd4:	0040306d 	.word	0x0040306d
  400cd8:	20400010 	.word	0x20400010
  400cdc:	2040000c 	.word	0x2040000c
  400ce0:	204074ec 	.word	0x204074ec
  400ce4:	00400639 	.word	0x00400639
  400ce8:	00409298 	.word	0x00409298

00400cec <gmac_process_ICMP_packet>:
	p_ethernet_header_t p_eth = (p_ethernet_header_t) p_uc_data;
	p_ip_header_t p_ip_header = (p_ip_header_t) (p_uc_data + ETH_HEADER_SIZE);

	p_icmp_echo_header_t p_icmp_echo = (p_icmp_echo_header_t) ((int8_t *) p_ip_header + ETH_IP_HEADER_SIZE);
		
	if (p_icmp_echo->type == ICMP_ECHO_REQUEST) {
  400cec:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
  400cf0:	2b08      	cmp	r3, #8
  400cf2:	d000      	beq.n	400cf6 <gmac_process_ICMP_packet+0xa>
  400cf4:	4770      	bx	lr
{
  400cf6:	b570      	push	{r4, r5, r6, lr}
  400cf8:	b082      	sub	sp, #8
	p_icmp_echo_header_t p_icmp_echo = (p_icmp_echo_header_t) ((int8_t *) p_ip_header + ETH_IP_HEADER_SIZE);
  400cfa:	f100 0622 	add.w	r6, r0, #34	; 0x22
		p_icmp_echo->type = ICMP_ECHO_REPLY;
  400cfe:	2300      	movs	r3, #0
  400d00:	f880 3022 	strb.w	r3, [r0, #34]	; 0x22
		p_icmp_echo->code = 0;
  400d04:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
		p_icmp_echo->cksum = 0;
  400d08:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  400d0c:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25

		/* Checksum of the ICMP message */
		ul_icmp_len = (SWAP16(p_ip_header->ip_len) - ETH_IP_HEADER_SIZE);
  400d10:	8a02      	ldrh	r2, [r0, #16]
  400d12:	0213      	lsls	r3, r2, #8
  400d14:	b29b      	uxth	r3, r3
  400d16:	ea43 2312 	orr.w	r3, r3, r2, lsr #8
  400d1a:	f1a3 0214 	sub.w	r2, r3, #20
		if (ul_icmp_len % 2) {
  400d1e:	f012 0f01 	tst.w	r2, #1
  400d22:	d003      	beq.n	400d2c <gmac_process_ICMP_packet+0x40>
			*((uint8_t *) p_icmp_echo + ul_icmp_len) = 0;
  400d24:	2100      	movs	r1, #0
  400d26:	54b1      	strb	r1, [r6, r2]
			ul_icmp_len++;
  400d28:	f1a3 0213 	sub.w	r2, r3, #19
	for (i = 0, ul_tmp = 0; i < ul_len; i++, p_buff++) {
  400d2c:	0852      	lsrs	r2, r2, #1
  400d2e:	d03e      	beq.n	400dae <gmac_process_ICMP_packet+0xc2>
  400d30:	2100      	movs	r1, #0
  400d32:	460d      	mov	r5, r1
		ul_tmp += SWAP16(*p_buff);
  400d34:	f836 4b02 	ldrh.w	r4, [r6], #2
  400d38:	0223      	lsls	r3, r4, #8
  400d3a:	b29b      	uxth	r3, r3
  400d3c:	ea43 2314 	orr.w	r3, r3, r4, lsr #8
  400d40:	441d      	add	r5, r3
	for (i = 0, ul_tmp = 0; i < ul_len; i++, p_buff++) {
  400d42:	3101      	adds	r1, #1
  400d44:	428a      	cmp	r2, r1
  400d46:	d1f5      	bne.n	400d34 <gmac_process_ICMP_packet+0x48>
	ul_tmp = (ul_tmp & 0xffff) + (ul_tmp >> 16);
  400d48:	0c2b      	lsrs	r3, r5, #16
  400d4a:	fa13 f585 	uxtah	r5, r3, r5
	return (uint16_t) (~ul_tmp);
  400d4e:	43ed      	mvns	r5, r5
  400d50:	b2ad      	uxth	r5, r5
		}
		ul_icmp_len = ul_icmp_len / sizeof(uint16_t);

		p_icmp_echo->cksum = SWAP16(
  400d52:	0a2b      	lsrs	r3, r5, #8
  400d54:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
  400d58:	8485      	strh	r5, [r0, #36]	; 0x24
  400d5a:	f100 0319 	add.w	r3, r0, #25
  400d5e:	4a17      	ldr	r2, [pc, #92]	; (400dbc <gmac_process_ICMP_packet+0xd0>)
  400d60:	f100 041d 	add.w	r4, r0, #29
		gmac_icmp_checksum((uint16_t *)p_icmp_echo, ul_icmp_len));
		/* Swap the IP destination  address and the IP source address */
		for (i = 0; i < 4; i++) {
			p_ip_header->ip_dst[i] =
  400d64:	7859      	ldrb	r1, [r3, #1]
  400d66:	7159      	strb	r1, [r3, #5]
			p_ip_header->ip_src[i];
			p_ip_header->ip_src[i] = gs_uc_ip_address[i];
  400d68:	f812 1b01 	ldrb.w	r1, [r2], #1
  400d6c:	f803 1f01 	strb.w	r1, [r3, #1]!
		for (i = 0; i < 4; i++) {
  400d70:	42a3      	cmp	r3, r4
  400d72:	d1f7      	bne.n	400d64 <gmac_process_ICMP_packet+0x78>
  400d74:	1e42      	subs	r2, r0, #1
  400d76:	4912      	ldr	r1, [pc, #72]	; (400dc0 <gmac_process_ICMP_packet+0xd4>)
  400d78:	1d45      	adds	r5, r0, #5
  400d7a:	462b      	mov	r3, r5
		}
		/* Swap ethernet destination address and ethernet source address */
		for (i = 0; i < 6; i++) {
			/* Swap ethernet destination address and ethernet source address */
			p_eth->et_dest[i] = p_eth->et_src[i];
  400d7c:	785c      	ldrb	r4, [r3, #1]
  400d7e:	f802 4f01 	strb.w	r4, [r2, #1]!
			p_eth->et_src[i] = gs_uc_mac_address[i];
  400d82:	f811 4b01 	ldrb.w	r4, [r1], #1
  400d86:	f803 4f01 	strb.w	r4, [r3, #1]!
		for (i = 0; i < 6; i++) {
  400d8a:	42aa      	cmp	r2, r5
  400d8c:	d1f6      	bne.n	400d7c <gmac_process_ICMP_packet+0x90>
  400d8e:	4602      	mov	r2, r0
		#if (SAM4E)
		ul_rc = gmac_dev_write(&gs_gmac_dev, p_uc_data,
		SWAP16(p_ip_header->ip_len) + 14, NULL);
		#else
		ul_rc = gmac_dev_write(&gs_gmac_dev, GMAC_QUE_0, p_uc_data,
		SWAP16(p_ip_header->ip_len) + 14, NULL);
  400d90:	8a01      	ldrh	r1, [r0, #16]
  400d92:	020b      	lsls	r3, r1, #8
  400d94:	b29b      	uxth	r3, r3
  400d96:	ea43 2311 	orr.w	r3, r3, r1, lsr #8
		ul_rc = gmac_dev_write(&gs_gmac_dev, GMAC_QUE_0, p_uc_data,
  400d9a:	2100      	movs	r1, #0
  400d9c:	9100      	str	r1, [sp, #0]
  400d9e:	330e      	adds	r3, #14
  400da0:	4808      	ldr	r0, [pc, #32]	; (400dc4 <gmac_process_ICMP_packet+0xd8>)
  400da2:	4c09      	ldr	r4, [pc, #36]	; (400dc8 <gmac_process_ICMP_packet+0xdc>)
  400da4:	47a0      	blx	r4
		#endif
		if (ul_rc != GMAC_OK) {
  400da6:	4601      	mov	r1, r0
  400da8:	b918      	cbnz	r0, 400db2 <gmac_process_ICMP_packet+0xc6>
			printf("E: ICMP Send - 0x%x\n\r", ul_rc);
		}
	}
}
  400daa:	b002      	add	sp, #8
  400dac:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0, ul_tmp = 0; i < ul_len; i++, p_buff++) {
  400dae:	4615      	mov	r5, r2
  400db0:	e7ca      	b.n	400d48 <gmac_process_ICMP_packet+0x5c>
			printf("E: ICMP Send - 0x%x\n\r", ul_rc);
  400db2:	4806      	ldr	r0, [pc, #24]	; (400dcc <gmac_process_ICMP_packet+0xe0>)
  400db4:	4b06      	ldr	r3, [pc, #24]	; (400dd0 <gmac_process_ICMP_packet+0xe4>)
  400db6:	4798      	blx	r3
}
  400db8:	e7f7      	b.n	400daa <gmac_process_ICMP_packet+0xbe>
  400dba:	bf00      	nop
  400dbc:	2040000c 	.word	0x2040000c
  400dc0:	20400010 	.word	0x20400010
  400dc4:	204074ec 	.word	0x204074ec
  400dc8:	00400639 	.word	0x00400639
  400dcc:	00409264 	.word	0x00409264
  400dd0:	0040306d 	.word	0x0040306d

00400dd4 <GMAC_Handler>:

/**
 * \brief GMAC interrupt handler.
 */
void GMAC_Handler(void)
{
  400dd4:	b508      	push	{r3, lr}
	gmac_handler(&gs_gmac_dev, GMAC_QUE_0);
  400dd6:	2100      	movs	r1, #0
  400dd8:	4801      	ldr	r0, [pc, #4]	; (400de0 <GMAC_Handler+0xc>)
  400dda:	4b02      	ldr	r3, [pc, #8]	; (400de4 <GMAC_Handler+0x10>)
  400ddc:	4798      	blx	r3
  400dde:	bd08      	pop	{r3, pc}
  400de0:	204074ec 	.word	0x204074ec
  400de4:	00400715 	.word	0x00400715

00400de8 <print_address_register>:
{
	printf("STATUS\t\t = 0x%02x RX_DR=%x TX_DS=%x MAX_RT=%x RX_P_NO=%x TX_FULL=%x\r\n", status, (status & (1<<RX_DR)) ? 1 : 0, (status & (1<<TX_DS)) ? 1 : 0, (status & (1<<MAX_RT)) ? 1 : 0, (status & (1<<RX_P_NO)) ? 1 : 0, (status & (1<<TX_FULL)) ? 1 : 0);
}

static void print_address_register(const char* name, uint8_t reg, uint8_t qty)
{
  400de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400dec:	b083      	sub	sp, #12
  400dee:	af00      	add	r7, sp, #0
  400df0:	460e      	mov	r6, r1
  400df2:	4614      	mov	r4, r2
	printf("%s\t", name);
  400df4:	4601      	mov	r1, r0
  400df6:	4829      	ldr	r0, [pc, #164]	; (400e9c <print_address_register+0xb4>)
  400df8:	4b29      	ldr	r3, [pc, #164]	; (400ea0 <print_address_register+0xb8>)
  400dfa:	4798      	blx	r3
	while(qty--){
  400dfc:	2c00      	cmp	r4, #0
  400dfe:	d045      	beq.n	400e8c <print_address_register+0xa4>
  400e00:	4434      	add	r4, r6
  400e02:	fa5f fa84 	uxtb.w	sl, r4
		uint8_t buffer[addr_width];
  400e06:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 400eb0 <print_address_register+0xc8>
	while(qty--){
  400e0a:	f8c7 d004 	str.w	sp, [r7, #4]
		uint8_t buffer[addr_width];
  400e0e:	f89b 4000 	ldrb.w	r4, [fp]
  400e12:	1de3      	adds	r3, r4, #7
  400e14:	f023 0307 	bic.w	r3, r3, #7
  400e18:	ebad 0d03 	sub.w	sp, sp, r3
  400e1c:	466d      	mov	r5, sp
		read_register(reg++, buffer, sizeof(buffer));
  400e1e:	f106 0901 	add.w	r9, r6, #1
  400e22:	fa5f f989 	uxtb.w	r9, r9
{
  400e26:	f8c7 d000 	str.w	sp, [r7]
	uint8_t status[len+1];
  400e2a:	f104 0308 	add.w	r3, r4, #8
  400e2e:	f023 0307 	bic.w	r3, r3, #7
  400e32:	ebad 0d03 	sub.w	sp, sp, r3
	status[0] = R_REGISTER | (REGISTER_MASK & reg);
  400e36:	f006 061f 	and.w	r6, r6, #31
  400e3a:	f88d 6000 	strb.w	r6, [sp]
	spi_master_transfer(&status, sizeof(status));
  400e3e:	1c61      	adds	r1, r4, #1
  400e40:	4668      	mov	r0, sp
  400e42:	4b18      	ldr	r3, [pc, #96]	; (400ea4 <print_address_register+0xbc>)
  400e44:	4798      	blx	r3
	for (uint8_t i = 0; i< len; i++)
  400e46:	b15c      	cbz	r4, 400e60 <print_address_register+0x78>
  400e48:	f10d 0801 	add.w	r8, sp, #1
  400e4c:	1e6b      	subs	r3, r5, #1
  400e4e:	1e61      	subs	r1, r4, #1
  400e50:	fa55 f181 	uxtab	r1, r5, r1
		buf[i] = status[i+1];
  400e54:	f818 2b01 	ldrb.w	r2, [r8], #1
  400e58:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint8_t i = 0; i< len; i++)
  400e5c:	428b      	cmp	r3, r1
  400e5e:	d1f9      	bne.n	400e54 <print_address_register+0x6c>
  400e60:	f8d7 d000 	ldr.w	sp, [r7]
		
		printf(" 0x");
  400e64:	4810      	ldr	r0, [pc, #64]	; (400ea8 <print_address_register+0xc0>)
  400e66:	4b0e      	ldr	r3, [pc, #56]	; (400ea0 <print_address_register+0xb8>)
  400e68:	4798      	blx	r3
		uint8_t* bufptr = buffer + sizeof(buffer);
		while(--bufptr >= buffer){
  400e6a:	3c01      	subs	r4, #1
  400e6c:	192c      	adds	r4, r5, r4
  400e6e:	d208      	bcs.n	400e82 <print_address_register+0x9a>
			printf("%02x", *bufptr);
  400e70:	f8df 8040 	ldr.w	r8, [pc, #64]	; 400eb4 <print_address_register+0xcc>
  400e74:	4e0a      	ldr	r6, [pc, #40]	; (400ea0 <print_address_register+0xb8>)
  400e76:	f814 1901 	ldrb.w	r1, [r4], #-1
  400e7a:	4640      	mov	r0, r8
  400e7c:	47b0      	blx	r6
		while(--bufptr >= buffer){
  400e7e:	42a5      	cmp	r5, r4
  400e80:	d9f9      	bls.n	400e76 <print_address_register+0x8e>
  400e82:	f8d7 d004 	ldr.w	sp, [r7, #4]
		read_register(reg++, buffer, sizeof(buffer));
  400e86:	464e      	mov	r6, r9
	while(qty--){
  400e88:	45d1      	cmp	r9, sl
  400e8a:	d1be      	bne.n	400e0a <print_address_register+0x22>
		}
	}
	printf("\r\n");
  400e8c:	4807      	ldr	r0, [pc, #28]	; (400eac <print_address_register+0xc4>)
  400e8e:	4b04      	ldr	r3, [pc, #16]	; (400ea0 <print_address_register+0xb8>)
  400e90:	4798      	blx	r3
}
  400e92:	370c      	adds	r7, #12
  400e94:	46bd      	mov	sp, r7
  400e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400e9a:	bf00      	nop
  400e9c:	00409428 	.word	0x00409428
  400ea0:	0040306d 	.word	0x0040306d
  400ea4:	0040162d 	.word	0x0040162d
  400ea8:	0040942c 	.word	0x0040942c
  400eac:	00409680 	.word	0x00409680
  400eb0:	204082ec 	.word	0x204082ec
  400eb4:	00409430 	.word	0x00409430

00400eb8 <writeRegister>:
{
  400eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400eba:	af00      	add	r7, sp, #0
	uint8_t p_buf[length+1];
  400ebc:	1c56      	adds	r6, r2, #1
  400ebe:	f102 0308 	add.w	r3, r2, #8
  400ec2:	f023 0307 	bic.w	r3, r3, #7
  400ec6:	ebad 0d03 	sub.w	sp, sp, r3
  400eca:	466d      	mov	r5, sp
	p_buf[0] = (W_REGISTER | (REGISTER_MASK & reg));
  400ecc:	f000 001f 	and.w	r0, r0, #31
  400ed0:	f040 0020 	orr.w	r0, r0, #32
  400ed4:	f88d 0000 	strb.w	r0, [sp]
	for (uint8_t i = 0; i < length; i++)
  400ed8:	b152      	cbz	r2, 400ef0 <writeRegister+0x38>
  400eda:	1e4b      	subs	r3, r1, #1
  400edc:	1c68      	adds	r0, r5, #1
  400ede:	3a01      	subs	r2, #1
  400ee0:	fa51 f482 	uxtab	r4, r1, r2
		p_buf[i+1] = (*buf++);
  400ee4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400ee8:	f800 2b01 	strb.w	r2, [r0], #1
	for (uint8_t i = 0; i < length; i++)
  400eec:	42a3      	cmp	r3, r4
  400eee:	d1f9      	bne.n	400ee4 <writeRegister+0x2c>
	spi_master_transfer(p_buf, sizeof(p_buf));
  400ef0:	4631      	mov	r1, r6
  400ef2:	4628      	mov	r0, r5
  400ef4:	4b02      	ldr	r3, [pc, #8]	; (400f00 <writeRegister+0x48>)
  400ef6:	4798      	blx	r3
}
  400ef8:	7828      	ldrb	r0, [r5, #0]
  400efa:	46bd      	mov	sp, r7
  400efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400efe:	bf00      	nop
  400f00:	0040162d 	.word	0x0040162d

00400f04 <nRF24_readRegister>:
{
  400f04:	b500      	push	{lr}
  400f06:	b083      	sub	sp, #12
	uint8_t cmd[2] = {R_REGISTER | (REGISTER_MASK & reg), 0xFF};
  400f08:	f000 001f 	and.w	r0, r0, #31
  400f0c:	f88d 0004 	strb.w	r0, [sp, #4]
  400f10:	23ff      	movs	r3, #255	; 0xff
  400f12:	f88d 3005 	strb.w	r3, [sp, #5]
	spi_master_transfer(&cmd, sizeof(cmd));
  400f16:	2102      	movs	r1, #2
  400f18:	a801      	add	r0, sp, #4
  400f1a:	4b03      	ldr	r3, [pc, #12]	; (400f28 <nRF24_readRegister+0x24>)
  400f1c:	4798      	blx	r3
}
  400f1e:	f89d 0005 	ldrb.w	r0, [sp, #5]
  400f22:	b003      	add	sp, #12
  400f24:	f85d fb04 	ldr.w	pc, [sp], #4
  400f28:	0040162d 	.word	0x0040162d

00400f2c <print_byte_register>:

static void print_byte_register(const char* name, uint8_t reg, uint8_t qty)
{
  400f2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400f30:	460d      	mov	r5, r1
  400f32:	4616      	mov	r6, r2
	printf("%s\t", name);
  400f34:	4601      	mov	r1, r0
  400f36:	480d      	ldr	r0, [pc, #52]	; (400f6c <print_byte_register+0x40>)
  400f38:	4b0d      	ldr	r3, [pc, #52]	; (400f70 <print_byte_register+0x44>)
  400f3a:	4798      	blx	r3
	while (qty--)
  400f3c:	b186      	cbz	r6, 400f60 <print_byte_register+0x34>
  400f3e:	442e      	add	r6, r5
  400f40:	b2f6      	uxtb	r6, r6
	{
		printf(" 0x%02x", nRF24_readRegister(reg++));
  400f42:	f8df 9034 	ldr.w	r9, [pc, #52]	; 400f78 <print_byte_register+0x4c>
  400f46:	f8df 8034 	ldr.w	r8, [pc, #52]	; 400f7c <print_byte_register+0x50>
  400f4a:	4f09      	ldr	r7, [pc, #36]	; (400f70 <print_byte_register+0x44>)
  400f4c:	1c6c      	adds	r4, r5, #1
  400f4e:	b2e4      	uxtb	r4, r4
  400f50:	4628      	mov	r0, r5
  400f52:	47c8      	blx	r9
  400f54:	4601      	mov	r1, r0
  400f56:	4640      	mov	r0, r8
  400f58:	47b8      	blx	r7
  400f5a:	4625      	mov	r5, r4
	while (qty--)
  400f5c:	42a6      	cmp	r6, r4
  400f5e:	d1f5      	bne.n	400f4c <print_byte_register+0x20>
	}
	printf("\r\n");
  400f60:	4804      	ldr	r0, [pc, #16]	; (400f74 <print_byte_register+0x48>)
  400f62:	4b03      	ldr	r3, [pc, #12]	; (400f70 <print_byte_register+0x44>)
  400f64:	4798      	blx	r3
  400f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f6a:	bf00      	nop
  400f6c:	00409428 	.word	0x00409428
  400f70:	0040306d 	.word	0x0040306d
  400f74:	00409680 	.word	0x00409680
  400f78:	00400f05 	.word	0x00400f05
  400f7c:	00409438 	.word	0x00409438

00400f80 <nRF24_writeRegister>:
{
  400f80:	b500      	push	{lr}
  400f82:	b083      	sub	sp, #12
	p_buf[0] = (W_REGISTER | (REGISTER_MASK & reg));
  400f84:	f000 001f 	and.w	r0, r0, #31
  400f88:	f040 0020 	orr.w	r0, r0, #32
  400f8c:	f88d 0004 	strb.w	r0, [sp, #4]
	p_buf[1] = val;
  400f90:	f88d 1005 	strb.w	r1, [sp, #5]
	spi_master_transfer(p_buf, sizeof(p_buf));
  400f94:	2102      	movs	r1, #2
  400f96:	a801      	add	r0, sp, #4
  400f98:	4b03      	ldr	r3, [pc, #12]	; (400fa8 <nRF24_writeRegister+0x28>)
  400f9a:	4798      	blx	r3
}
  400f9c:	f89d 0004 	ldrb.w	r0, [sp, #4]
  400fa0:	b003      	add	sp, #12
  400fa2:	f85d fb04 	ldr.w	pc, [sp], #4
  400fa6:	bf00      	nop
  400fa8:	0040162d 	.word	0x0040162d

00400fac <nRF24_FlushRx>:
{
  400fac:	b500      	push	{lr}
  400fae:	b083      	sub	sp, #12
	cmd = FLUSH_RX;
  400fb0:	a802      	add	r0, sp, #8
  400fb2:	23e2      	movs	r3, #226	; 0xe2
  400fb4:	f800 3d01 	strb.w	r3, [r0, #-1]!
	spi_master_transfer(&cmd, sizeof(cmd));
  400fb8:	2101      	movs	r1, #1
  400fba:	4b03      	ldr	r3, [pc, #12]	; (400fc8 <nRF24_FlushRx+0x1c>)
  400fbc:	4798      	blx	r3
}
  400fbe:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400fc2:	b003      	add	sp, #12
  400fc4:	f85d fb04 	ldr.w	pc, [sp], #4
  400fc8:	0040162d 	.word	0x0040162d

00400fcc <nRF24_FlushTx>:
{
  400fcc:	b500      	push	{lr}
  400fce:	b083      	sub	sp, #12
	cmd = FLUSH_TX;
  400fd0:	a802      	add	r0, sp, #8
  400fd2:	23e1      	movs	r3, #225	; 0xe1
  400fd4:	f800 3d01 	strb.w	r3, [r0, #-1]!
	spi_master_transfer(&cmd, sizeof(cmd));
  400fd8:	2101      	movs	r1, #1
  400fda:	4b03      	ldr	r3, [pc, #12]	; (400fe8 <nRF24_FlushTx+0x1c>)
  400fdc:	4798      	blx	r3
}
  400fde:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400fe2:	b003      	add	sp, #12
  400fe4:	f85d fb04 	ldr.w	pc, [sp], #4
  400fe8:	0040162d 	.word	0x0040162d

00400fec <nRF24_getStatus>:
{
  400fec:	b500      	push	{lr}
  400fee:	b083      	sub	sp, #12
	cmd = RF24_NOP;
  400ff0:	a802      	add	r0, sp, #8
  400ff2:	23ff      	movs	r3, #255	; 0xff
  400ff4:	f800 3d01 	strb.w	r3, [r0, #-1]!
	spi_master_transfer(&cmd, sizeof(cmd));
  400ff8:	2101      	movs	r1, #1
  400ffa:	4b03      	ldr	r3, [pc, #12]	; (401008 <nRF24_getStatus+0x1c>)
  400ffc:	4798      	blx	r3
}
  400ffe:	f89d 0007 	ldrb.w	r0, [sp, #7]
  401002:	b003      	add	sp, #12
  401004:	f85d fb04 	ldr.w	pc, [sp], #4
  401008:	0040162d 	.word	0x0040162d

0040100c <nRF24_setDataRate>:
{
  40100c:	b538      	push	{r3, r4, r5, lr}
  40100e:	4605      	mov	r5, r0
	uint8_t setup = nRF24_readRegister(RF_SETUP);
  401010:	2006      	movs	r0, #6
  401012:	4b0c      	ldr	r3, [pc, #48]	; (401044 <nRF24_setDataRate+0x38>)
  401014:	4798      	blx	r3
	setup &= ~((1<<RF_DR));
  401016:	f000 04f7 	and.w	r4, r0, #247	; 0xf7
	if (speed == RF24_2MBPS) {
  40101a:	2d01      	cmp	r5, #1
  40101c:	d00b      	beq.n	401036 <nRF24_setDataRate+0x2a>
	nRF24_writeRegister(RF_SETUP, setup);
  40101e:	4621      	mov	r1, r4
  401020:	2006      	movs	r0, #6
  401022:	4b09      	ldr	r3, [pc, #36]	; (401048 <nRF24_setDataRate+0x3c>)
  401024:	4798      	blx	r3
	if(nRF24_readRegister(RF_SETUP) == setup)
  401026:	2006      	movs	r0, #6
  401028:	4b06      	ldr	r3, [pc, #24]	; (401044 <nRF24_setDataRate+0x38>)
  40102a:	4798      	blx	r3
}
  40102c:	4284      	cmp	r4, r0
  40102e:	bf14      	ite	ne
  401030:	2000      	movne	r0, #0
  401032:	2001      	moveq	r0, #1
  401034:	bd38      	pop	{r3, r4, r5, pc}
		setup |= (1<<RF_DR);
  401036:	f044 0408 	orr.w	r4, r4, #8
		txDelay = 65;
  40103a:	2241      	movs	r2, #65	; 0x41
  40103c:	4b03      	ldr	r3, [pc, #12]	; (40104c <nRF24_setDataRate+0x40>)
  40103e:	601a      	str	r2, [r3, #0]
  401040:	e7ed      	b.n	40101e <nRF24_setDataRate+0x12>
  401042:	bf00      	nop
  401044:	00400f05 	.word	0x00400f05
  401048:	00400f81 	.word	0x00400f81
  40104c:	204082f8 	.word	0x204082f8

00401050 <getDataRate>:
{
  401050:	b508      	push	{r3, lr}
	uint8_t dr = nRF24_readRegister(RF_SETUP) & ((1<<RF_DR_LOW) | (1<<RF_DR_HIGH));
  401052:	2006      	movs	r0, #6
  401054:	4b04      	ldr	r3, [pc, #16]	; (401068 <getDataRate+0x18>)
  401056:	4798      	blx	r3
	if (dr == (1<<RF_DR_HIGH)) {
  401058:	f000 0028 	and.w	r0, r0, #40	; 0x28
}
  40105c:	2808      	cmp	r0, #8
  40105e:	bf14      	ite	ne
  401060:	2000      	movne	r0, #0
  401062:	2001      	moveq	r0, #1
  401064:	bd08      	pop	{r3, pc}
  401066:	bf00      	nop
  401068:	00400f05 	.word	0x00400f05

0040106c <nRF24_setCRCLength>:
{
  40106c:	b510      	push	{r4, lr}
  40106e:	4604      	mov	r4, r0
	uint8_t config = nRF24_readRegister(NRF_CONFIG) & ~((1<<CRCO) | (1<<EN_CRC));
  401070:	2000      	movs	r0, #0
  401072:	4b07      	ldr	r3, [pc, #28]	; (401090 <nRF24_setCRCLength+0x24>)
  401074:	4798      	blx	r3
  401076:	f000 01f3 	and.w	r1, r0, #243	; 0xf3
	if (length == RF24_CRC_DISABLED){
  40107a:	b12c      	cbz	r4, 401088 <nRF24_setCRCLength+0x1c>
	else if (length == RF24_CRC_8){
  40107c:	2c01      	cmp	r4, #1
		config |= (1<<EN_CRC);
  40107e:	bf0c      	ite	eq
  401080:	f041 0108 	orreq.w	r1, r1, #8
		config |= (1<<CRCO);
  401084:	f041 010c 	orrne.w	r1, r1, #12
	nRF24_writeRegister(NRF_CONFIG, config);
  401088:	2000      	movs	r0, #0
  40108a:	4b02      	ldr	r3, [pc, #8]	; (401094 <nRF24_setCRCLength+0x28>)
  40108c:	4798      	blx	r3
  40108e:	bd10      	pop	{r4, pc}
  401090:	00400f05 	.word	0x00400f05
  401094:	00400f81 	.word	0x00400f81

00401098 <getCRCLength>:
{
  401098:	b538      	push	{r3, r4, r5, lr}
	uint8_t config = nRF24_readRegister(NRF_CONFIG) & ((1<<CRCO) | (1<<EN_CRC));
  40109a:	2000      	movs	r0, #0
  40109c:	4d08      	ldr	r5, [pc, #32]	; (4010c0 <getCRCLength+0x28>)
  40109e:	47a8      	blx	r5
  4010a0:	4604      	mov	r4, r0
	uint8_t AA = nRF24_readRegister(EN_AA);
  4010a2:	2001      	movs	r0, #1
  4010a4:	47a8      	blx	r5
    if (config & (1<<EN_CRC) || AA) {
  4010a6:	f014 0f08 	tst.w	r4, #8
  4010aa:	d102      	bne.n	4010b2 <getCRCLength+0x1a>
  4010ac:	b908      	cbnz	r0, 4010b2 <getCRCLength+0x1a>
	rf24_crclength_e result = RF24_CRC_DISABLED;
  4010ae:	2000      	movs	r0, #0
}
  4010b0:	bd38      	pop	{r3, r4, r5, pc}
	    if (config & (1<<CRCO)) {
  4010b2:	f004 0404 	and.w	r4, r4, #4
		    result = RF24_CRC_8;
  4010b6:	2c00      	cmp	r4, #0
  4010b8:	bf14      	ite	ne
  4010ba:	2002      	movne	r0, #2
  4010bc:	2001      	moveq	r0, #1
  4010be:	bd38      	pop	{r3, r4, r5, pc}
  4010c0:	00400f05 	.word	0x00400f05

004010c4 <nRF24_setPALevel>:
{
  4010c4:	b510      	push	{r4, lr}
  4010c6:	4604      	mov	r4, r0
	uint8_t setup = nRF24_readRegister(RF_SETUP) & 0xF8;
  4010c8:	2006      	movs	r0, #6
  4010ca:	4b08      	ldr	r3, [pc, #32]	; (4010ec <nRF24_setPALevel+0x28>)
  4010cc:	4798      	blx	r3
  4010ce:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
	if (level > 3) {
  4010d2:	2c03      	cmp	r4, #3
  4010d4:	d808      	bhi.n	4010e8 <nRF24_setPALevel+0x24>
		level = (level << 1) + 1;
  4010d6:	0064      	lsls	r4, r4, #1
  4010d8:	3401      	adds	r4, #1
  4010da:	f004 04ff 	and.w	r4, r4, #255	; 0xff
	nRF24_writeRegister(RF_SETUP, setup |= level);
  4010de:	4321      	orrs	r1, r4
  4010e0:	2006      	movs	r0, #6
  4010e2:	4b03      	ldr	r3, [pc, #12]	; (4010f0 <nRF24_setPALevel+0x2c>)
  4010e4:	4798      	blx	r3
  4010e6:	bd10      	pop	{r4, pc}
		level = (RF_PA_MAX << 1) + 1;
  4010e8:	2407      	movs	r4, #7
  4010ea:	e7f8      	b.n	4010de <nRF24_setPALevel+0x1a>
  4010ec:	00400f05 	.word	0x00400f05
  4010f0:	00400f81 	.word	0x00400f81

004010f4 <nRF24_getPALevel>:
{
  4010f4:	b508      	push	{r3, lr}
	return (nRF24_readRegister(RF_SETUP) & (1<<(RF_PWR_LOW) | (1<<RF_PWR_HIGH))) >> 1;
  4010f6:	2006      	movs	r0, #6
  4010f8:	4b02      	ldr	r3, [pc, #8]	; (401104 <nRF24_getPALevel+0x10>)
  4010fa:	4798      	blx	r3
}
  4010fc:	f3c0 0041 	ubfx	r0, r0, #1, #2
  401100:	bd08      	pop	{r3, pc}
  401102:	bf00      	nop
  401104:	00400f05 	.word	0x00400f05

00401108 <printDetails>:
}

void printDetails(void)
{
  401108:	b570      	push	{r4, r5, r6, lr}
  40110a:	b084      	sub	sp, #16
	printf("SPI Speed\t = %ld MHz\r\n",gs_ul_spi_clock/1000000);
  40110c:	4b31      	ldr	r3, [pc, #196]	; (4011d4 <printDetails+0xcc>)
  40110e:	6819      	ldr	r1, [r3, #0]
  401110:	4b31      	ldr	r3, [pc, #196]	; (4011d8 <printDetails+0xd0>)
  401112:	fba3 3101 	umull	r3, r1, r3, r1
  401116:	0c89      	lsrs	r1, r1, #18
  401118:	4830      	ldr	r0, [pc, #192]	; (4011dc <printDetails+0xd4>)
  40111a:	4d31      	ldr	r5, [pc, #196]	; (4011e0 <printDetails+0xd8>)
  40111c:	47a8      	blx	r5
	print_status(nRF24_getStatus());
  40111e:	4b31      	ldr	r3, [pc, #196]	; (4011e4 <printDetails+0xdc>)
  401120:	4798      	blx	r3
  401122:	4601      	mov	r1, r0
	printf("STATUS\t\t = 0x%02x RX_DR=%x TX_DS=%x MAX_RT=%x RX_P_NO=%x TX_FULL=%x\r\n", status, (status & (1<<RX_DR)) ? 1 : 0, (status & (1<<TX_DS)) ? 1 : 0, (status & (1<<MAX_RT)) ? 1 : 0, (status & (1<<RX_P_NO)) ? 1 : 0, (status & (1<<TX_FULL)) ? 1 : 0);
  401124:	f000 0301 	and.w	r3, r0, #1
  401128:	9302      	str	r3, [sp, #8]
  40112a:	f3c0 0340 	ubfx	r3, r0, #1, #1
  40112e:	9301      	str	r3, [sp, #4]
  401130:	f3c0 1300 	ubfx	r3, r0, #4, #1
  401134:	9300      	str	r3, [sp, #0]
  401136:	f3c0 1340 	ubfx	r3, r0, #5, #1
  40113a:	f3c0 1280 	ubfx	r2, r0, #6, #1
  40113e:	482a      	ldr	r0, [pc, #168]	; (4011e8 <printDetails+0xe0>)
  401140:	47a8      	blx	r5
	print_address_register("RX_ADDR_P0-1", RX_ADDR_P0, 2);
  401142:	2202      	movs	r2, #2
  401144:	210a      	movs	r1, #10
  401146:	4829      	ldr	r0, [pc, #164]	; (4011ec <printDetails+0xe4>)
  401148:	4e29      	ldr	r6, [pc, #164]	; (4011f0 <printDetails+0xe8>)
  40114a:	47b0      	blx	r6
	print_byte_register("RX_ADDR_P2-5", RX_ADDR_P2, 4);
  40114c:	2204      	movs	r2, #4
  40114e:	210c      	movs	r1, #12
  401150:	4828      	ldr	r0, [pc, #160]	; (4011f4 <printDetails+0xec>)
  401152:	4c29      	ldr	r4, [pc, #164]	; (4011f8 <printDetails+0xf0>)
  401154:	47a0      	blx	r4
	print_address_register("TX_ADDR\t", TX_ADDR, 1);
  401156:	2201      	movs	r2, #1
  401158:	2110      	movs	r1, #16
  40115a:	4828      	ldr	r0, [pc, #160]	; (4011fc <printDetails+0xf4>)
  40115c:	47b0      	blx	r6

	print_byte_register("RX_PW_P0-5", RX_PW_P0, 6);
  40115e:	2206      	movs	r2, #6
  401160:	2111      	movs	r1, #17
  401162:	4827      	ldr	r0, [pc, #156]	; (401200 <printDetails+0xf8>)
  401164:	47a0      	blx	r4
	print_byte_register("SETUP_AW", SETUP_AW, 1);
  401166:	2201      	movs	r2, #1
  401168:	2103      	movs	r1, #3
  40116a:	4826      	ldr	r0, [pc, #152]	; (401204 <printDetails+0xfc>)
  40116c:	47a0      	blx	r4
	print_byte_register("EN_AA\t", EN_AA, 1);
  40116e:	2201      	movs	r2, #1
  401170:	4611      	mov	r1, r2
  401172:	4825      	ldr	r0, [pc, #148]	; (401208 <printDetails+0x100>)
  401174:	47a0      	blx	r4
	print_byte_register("EN_RXADDR", EN_RXADDR, 1);
  401176:	2201      	movs	r2, #1
  401178:	2102      	movs	r1, #2
  40117a:	4824      	ldr	r0, [pc, #144]	; (40120c <printDetails+0x104>)
  40117c:	47a0      	blx	r4
	print_byte_register("RF_CH\t", RF_CH, 1);
  40117e:	2201      	movs	r2, #1
  401180:	2105      	movs	r1, #5
  401182:	4823      	ldr	r0, [pc, #140]	; (401210 <printDetails+0x108>)
  401184:	47a0      	blx	r4
	print_byte_register("RF_SETUP", RF_SETUP, 1);
  401186:	2201      	movs	r2, #1
  401188:	2106      	movs	r1, #6
  40118a:	4822      	ldr	r0, [pc, #136]	; (401214 <printDetails+0x10c>)
  40118c:	47a0      	blx	r4
	print_byte_register("CONFIG\t", NRF_CONFIG, 1);
  40118e:	2201      	movs	r2, #1
  401190:	2100      	movs	r1, #0
  401192:	4821      	ldr	r0, [pc, #132]	; (401218 <printDetails+0x110>)
  401194:	47a0      	blx	r4
	print_byte_register("DYNPD/FEATURE", DYNPD, 2);
  401196:	2202      	movs	r2, #2
  401198:	211c      	movs	r1, #28
  40119a:	4820      	ldr	r0, [pc, #128]	; (40121c <printDetails+0x114>)
  40119c:	47a0      	blx	r4
	
	printf("Data Rate\t = %s\r\n", rf24_datarate_e_str_P[getDataRate()]);
  40119e:	4b20      	ldr	r3, [pc, #128]	; (401220 <printDetails+0x118>)
  4011a0:	4798      	blx	r3
  4011a2:	4b20      	ldr	r3, [pc, #128]	; (401224 <printDetails+0x11c>)
  4011a4:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  4011a8:	481f      	ldr	r0, [pc, #124]	; (401228 <printDetails+0x120>)
  4011aa:	47a8      	blx	r5
	printf("Model\t\t = %s\r\n", rf24_model_e_str_P[isPVariant()]);
  4011ac:	491f      	ldr	r1, [pc, #124]	; (40122c <printDetails+0x124>)
  4011ae:	4820      	ldr	r0, [pc, #128]	; (401230 <printDetails+0x128>)
  4011b0:	47a8      	blx	r5
	printf("CRC Length\t = %s\r\n", rf24_crclength_e_str_P[getCRCLength()]);
  4011b2:	4b20      	ldr	r3, [pc, #128]	; (401234 <printDetails+0x12c>)
  4011b4:	4798      	blx	r3
  4011b6:	4b20      	ldr	r3, [pc, #128]	; (401238 <printDetails+0x130>)
  4011b8:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  4011bc:	481f      	ldr	r0, [pc, #124]	; (40123c <printDetails+0x134>)
  4011be:	47a8      	blx	r5
	printf("PA Power\t = %s\r\n", rf24_pa_dbm_e_str_P[nRF24_getPALevel()]);
  4011c0:	4b1f      	ldr	r3, [pc, #124]	; (401240 <printDetails+0x138>)
  4011c2:	4798      	blx	r3
  4011c4:	4b1f      	ldr	r3, [pc, #124]	; (401244 <printDetails+0x13c>)
  4011c6:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  4011ca:	481f      	ldr	r0, [pc, #124]	; (401248 <printDetails+0x140>)
  4011cc:	47a8      	blx	r5
}
  4011ce:	b004      	add	sp, #16
  4011d0:	bd70      	pop	{r4, r5, r6, pc}
  4011d2:	bf00      	nop
  4011d4:	20400018 	.word	0x20400018
  4011d8:	431bde83 	.word	0x431bde83
  4011dc:	004092f8 	.word	0x004092f8
  4011e0:	0040306d 	.word	0x0040306d
  4011e4:	00400fed 	.word	0x00400fed
  4011e8:	00409310 	.word	0x00409310
  4011ec:	00409358 	.word	0x00409358
  4011f0:	00400de9 	.word	0x00400de9
  4011f4:	00409368 	.word	0x00409368
  4011f8:	00400f2d 	.word	0x00400f2d
  4011fc:	00409378 	.word	0x00409378
  401200:	00409384 	.word	0x00409384
  401204:	00409390 	.word	0x00409390
  401208:	0040939c 	.word	0x0040939c
  40120c:	004093a4 	.word	0x004093a4
  401210:	004093b0 	.word	0x004093b0
  401214:	004093b8 	.word	0x004093b8
  401218:	004093c4 	.word	0x004093c4
  40121c:	004093cc 	.word	0x004093cc
  401220:	00401051 	.word	0x00401051
  401224:	00409480 	.word	0x00409480
  401228:	004093dc 	.word	0x004093dc
  40122c:	0040948c 	.word	0x0040948c
  401230:	004093f0 	.word	0x004093f0
  401234:	00401099 	.word	0x00401099
  401238:	0040945c 	.word	0x0040945c
  40123c:	00409400 	.word	0x00409400
  401240:	004010f5 	.word	0x004010f5
  401244:	004094b8 	.word	0x004094b8
  401248:	00409414 	.word	0x00409414

0040124c <nRF24_setAddressWidth>:
 * 
 * \param width address width
 *
 */
void nRF24_setAddressWidth(uint8_t width)
{
  40124c:	b510      	push	{r4, lr}
	if (width -= 2){
  40124e:	3802      	subs	r0, #2
  401250:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
  401254:	d107      	bne.n	401266 <nRF24_setAddressWidth+0x1a>
		nRF24_writeRegister(SETUP_AW, width % 4);
		addr_width = (width % 4) + 2;
		} else {
		nRF24_writeRegister(SETUP_AW, 0);
  401256:	2100      	movs	r1, #0
  401258:	2003      	movs	r0, #3
  40125a:	4b08      	ldr	r3, [pc, #32]	; (40127c <nRF24_setAddressWidth+0x30>)
  40125c:	4798      	blx	r3
		addr_width = 2;
  40125e:	2202      	movs	r2, #2
  401260:	4b07      	ldr	r3, [pc, #28]	; (401280 <nRF24_setAddressWidth+0x34>)
  401262:	701a      	strb	r2, [r3, #0]
  401264:	bd10      	pop	{r4, pc}
		nRF24_writeRegister(SETUP_AW, width % 4);
  401266:	f000 0403 	and.w	r4, r0, #3
  40126a:	4621      	mov	r1, r4
  40126c:	2003      	movs	r0, #3
  40126e:	4b03      	ldr	r3, [pc, #12]	; (40127c <nRF24_setAddressWidth+0x30>)
  401270:	4798      	blx	r3
		addr_width = (width % 4) + 2;
  401272:	1ca0      	adds	r0, r4, #2
  401274:	4b02      	ldr	r3, [pc, #8]	; (401280 <nRF24_setAddressWidth+0x34>)
  401276:	7018      	strb	r0, [r3, #0]
  401278:	bd10      	pop	{r4, pc}
  40127a:	bf00      	nop
  40127c:	00400f81 	.word	0x00400f81
  401280:	204082ec 	.word	0x204082ec

00401284 <toggle_features>:
/**
 * \brief toggels ACK features
 *
 */
void toggle_features(void)
{
  401284:	b500      	push	{lr}
  401286:	b083      	sub	sp, #12
	uint8_t config[2] = {ACTIVATE, 0x73};
  401288:	4b05      	ldr	r3, [pc, #20]	; (4012a0 <toggle_features+0x1c>)
  40128a:	881b      	ldrh	r3, [r3, #0]
  40128c:	a802      	add	r0, sp, #8
  40128e:	f820 3d04 	strh.w	r3, [r0, #-4]!
	
	spi_master_transfer(config, sizeof(config));
  401292:	2102      	movs	r1, #2
  401294:	4b03      	ldr	r3, [pc, #12]	; (4012a4 <toggle_features+0x20>)
  401296:	4798      	blx	r3
}
  401298:	b003      	add	sp, #12
  40129a:	f85d fb04 	ldr.w	pc, [sp], #4
  40129e:	bf00      	nop
  4012a0:	004092f4 	.word	0x004092f4
  4012a4:	0040162d 	.word	0x0040162d

004012a8 <nRF24_setChannel>:
 * 
 * \param channel ferquency channel used
 *
 */
void nRF24_setChannel(uint8_t channel)
{
  4012a8:	b508      	push	{r3, lr}
	const uint8_t max_channel = 125;
	if (channel > max_channel)
  4012aa:	287d      	cmp	r0, #125	; 0x7d
		nRF24_writeRegister(RF_CH, max_channel);
  4012ac:	bf8c      	ite	hi
  4012ae:	217d      	movhi	r1, #125	; 0x7d
	else
		nRF24_writeRegister(RF_CH, channel);
  4012b0:	4601      	movls	r1, r0
  4012b2:	2005      	movs	r0, #5
  4012b4:	4b01      	ldr	r3, [pc, #4]	; (4012bc <nRF24_setChannel+0x14>)
  4012b6:	4798      	blx	r3
  4012b8:	bd08      	pop	{r3, pc}
  4012ba:	bf00      	nop
  4012bc:	00400f81 	.word	0x00400f81

004012c0 <nRF24_powerUp>:
/**
 * \brief power up the internal logic of the nRF24 chip
 * 
 */
void nRF24_powerUp(void)
{
  4012c0:	b508      	push	{r3, lr}
	uint8_t config = nRF24_readRegister(NRF_CONFIG);
  4012c2:	2000      	movs	r0, #0
  4012c4:	4b07      	ldr	r3, [pc, #28]	; (4012e4 <nRF24_powerUp+0x24>)
  4012c6:	4798      	blx	r3
	
	if (!(config & (1<<PWR_UP))){
  4012c8:	f010 0f02 	tst.w	r0, #2
  4012cc:	d000      	beq.n	4012d0 <nRF24_powerUp+0x10>
  4012ce:	bd08      	pop	{r3, pc}
		nRF24_writeRegister(NRF_CONFIG, config | (1<<PWR_UP));
  4012d0:	f040 0102 	orr.w	r1, r0, #2
  4012d4:	b2c9      	uxtb	r1, r1
  4012d6:	2000      	movs	r0, #0
  4012d8:	4b03      	ldr	r3, [pc, #12]	; (4012e8 <nRF24_powerUp+0x28>)
  4012da:	4798      	blx	r3
		delay_ms(5);
  4012dc:	4803      	ldr	r0, [pc, #12]	; (4012ec <nRF24_powerUp+0x2c>)
  4012de:	4b04      	ldr	r3, [pc, #16]	; (4012f0 <nRF24_powerUp+0x30>)
  4012e0:	4798      	blx	r3
	}
}
  4012e2:	e7f4      	b.n	4012ce <nRF24_powerUp+0xe>
  4012e4:	00400f05 	.word	0x00400f05
  4012e8:	00400f81 	.word	0x00400f81
  4012ec:	0003dbc2 	.word	0x0003dbc2
  4012f0:	20400001 	.word	0x20400001

004012f4 <nRF24_stopListening>:
/**
 * \brief use the nRF24 module as transmitter
 *
 */
void nRF24_stopListening(void)
{
  4012f4:	b538      	push	{r3, r4, r5, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4012f6:	f44f 7200 	mov.w	r2, #512	; 0x200
  4012fa:	4b21      	ldr	r3, [pc, #132]	; (401380 <nRF24_stopListening+0x8c>)
  4012fc:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(CE, 0);
	
	delay_us(txDelay);
  4012fe:	4b21      	ldr	r3, [pc, #132]	; (401384 <nRF24_stopListening+0x90>)
  401300:	6819      	ldr	r1, [r3, #0]
  401302:	2900      	cmp	r1, #0
  401304:	d034      	beq.n	401370 <nRF24_stopListening+0x7c>
  401306:	4a20      	ldr	r2, [pc, #128]	; (401388 <nRF24_stopListening+0x94>)
  401308:	2300      	movs	r3, #0
  40130a:	4c20      	ldr	r4, [pc, #128]	; (40138c <nRF24_stopListening+0x98>)
  40130c:	2500      	movs	r5, #0
  40130e:	4820      	ldr	r0, [pc, #128]	; (401390 <nRF24_stopListening+0x9c>)
  401310:	fbe0 4501 	umlal	r4, r5, r0, r1
  401314:	4620      	mov	r0, r4
  401316:	4629      	mov	r1, r5
  401318:	4c1e      	ldr	r4, [pc, #120]	; (401394 <nRF24_stopListening+0xa0>)
  40131a:	47a0      	blx	r4
  40131c:	4b1e      	ldr	r3, [pc, #120]	; (401398 <nRF24_stopListening+0xa4>)
  40131e:	4798      	blx	r3
	if (nRF24_readRegister(FEATURE) & 1<<(EN_ACK_PAY))
  401320:	201d      	movs	r0, #29
  401322:	4b1e      	ldr	r3, [pc, #120]	; (40139c <nRF24_stopListening+0xa8>)
  401324:	4798      	blx	r3
  401326:	f010 0f02 	tst.w	r0, #2
  40132a:	d011      	beq.n	401350 <nRF24_stopListening+0x5c>
	{
		delay_us(txDelay);
  40132c:	4b15      	ldr	r3, [pc, #84]	; (401384 <nRF24_stopListening+0x90>)
  40132e:	6819      	ldr	r1, [r3, #0]
  401330:	b311      	cbz	r1, 401378 <nRF24_stopListening+0x84>
  401332:	4a15      	ldr	r2, [pc, #84]	; (401388 <nRF24_stopListening+0x94>)
  401334:	2300      	movs	r3, #0
  401336:	4c15      	ldr	r4, [pc, #84]	; (40138c <nRF24_stopListening+0x98>)
  401338:	2500      	movs	r5, #0
  40133a:	4815      	ldr	r0, [pc, #84]	; (401390 <nRF24_stopListening+0x9c>)
  40133c:	fbe0 4501 	umlal	r4, r5, r0, r1
  401340:	4620      	mov	r0, r4
  401342:	4629      	mov	r1, r5
  401344:	4c13      	ldr	r4, [pc, #76]	; (401394 <nRF24_stopListening+0xa0>)
  401346:	47a0      	blx	r4
  401348:	4b13      	ldr	r3, [pc, #76]	; (401398 <nRF24_stopListening+0xa4>)
  40134a:	4798      	blx	r3
		nRF24_FlushTx();
  40134c:	4b14      	ldr	r3, [pc, #80]	; (4013a0 <nRF24_stopListening+0xac>)
  40134e:	4798      	blx	r3
	}
	nRF24_writeRegister(NRF_CONFIG, (nRF24_readRegister(NRF_CONFIG)) & ~(1<<PRIM_RX));
  401350:	2000      	movs	r0, #0
  401352:	4d12      	ldr	r5, [pc, #72]	; (40139c <nRF24_stopListening+0xa8>)
  401354:	47a8      	blx	r5
  401356:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
  40135a:	2000      	movs	r0, #0
  40135c:	4c11      	ldr	r4, [pc, #68]	; (4013a4 <nRF24_stopListening+0xb0>)
  40135e:	47a0      	blx	r4
	nRF24_writeRegister(EN_RXADDR, nRF24_readRegister(EN_RXADDR) | (1<< pipe_enable_s[0])); 
  401360:	2002      	movs	r0, #2
  401362:	47a8      	blx	r5
  401364:	f040 0101 	orr.w	r1, r0, #1
  401368:	b2c9      	uxtb	r1, r1
  40136a:	2002      	movs	r0, #2
  40136c:	47a0      	blx	r4
  40136e:	bd38      	pop	{r3, r4, r5, pc}
	delay_us(txDelay);
  401370:	2033      	movs	r0, #51	; 0x33
  401372:	4b09      	ldr	r3, [pc, #36]	; (401398 <nRF24_stopListening+0xa4>)
  401374:	4798      	blx	r3
  401376:	e7d3      	b.n	401320 <nRF24_stopListening+0x2c>
		delay_us(txDelay);
  401378:	2033      	movs	r0, #51	; 0x33
  40137a:	4b07      	ldr	r3, [pc, #28]	; (401398 <nRF24_stopListening+0xa4>)
  40137c:	4798      	blx	r3
  40137e:	e7e5      	b.n	40134c <nRF24_stopListening+0x58>
  401380:	400e1200 	.word	0x400e1200
  401384:	204082f8 	.word	0x204082f8
  401388:	005a83e0 	.word	0x005a83e0
  40138c:	005a83df 	.word	0x005a83df
  401390:	11e1a300 	.word	0x11e1a300
  401394:	00402d0d 	.word	0x00402d0d
  401398:	20400001 	.word	0x20400001
  40139c:	00400f05 	.word	0x00400f05
  4013a0:	00400fcd 	.word	0x00400fcd
  4013a4:	00400f81 	.word	0x00400f81

004013a8 <nRF24_begin>:
 * address width: 32 bit / 4 bytes
 * 
 * \return 1 if nRF24 module reacts to data
 */
bool nRF24_begin(void)
{
  4013a8:	b538      	push	{r3, r4, r5, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4013aa:	4b1a      	ldr	r3, [pc, #104]	; (401414 <nRF24_begin+0x6c>)
  4013ac:	f44f 7200 	mov.w	r2, #512	; 0x200
  4013b0:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4013b2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4013b6:	635a      	str	r2, [r3, #52]	; 0x34
	uint8_t setup = 0;
	ioport_set_pin_dir(CE, IOPORT_DIR_OUTPUT);//ce_pin PC9
	ioport_set_pin_level(CE, 0);
	
	nRF24_writeRegister(NRF_CONFIG, 0x0C);
  4013b8:	210c      	movs	r1, #12
  4013ba:	2000      	movs	r0, #0
  4013bc:	4c16      	ldr	r4, [pc, #88]	; (401418 <nRF24_begin+0x70>)
  4013be:	47a0      	blx	r4
	nRF24_writeRegister(SETUP_RETR, (delay & 0xF) << ARD | (count & 0xF) <<ARC );
  4013c0:	215f      	movs	r1, #95	; 0x5f
  4013c2:	2004      	movs	r0, #4
  4013c4:	47a0      	blx	r4
	nRF24_setRetries(5, 15);
	
	nRF24_setDataRate(RF24_1MBPS);
  4013c6:	2000      	movs	r0, #0
  4013c8:	4b14      	ldr	r3, [pc, #80]	; (40141c <nRF24_begin+0x74>)
  4013ca:	4798      	blx	r3
	nRF24_setCRCLength(RF24_CRC_16);
  4013cc:	2002      	movs	r0, #2
  4013ce:	4b14      	ldr	r3, [pc, #80]	; (401420 <nRF24_begin+0x78>)
  4013d0:	4798      	blx	r3
	toggle_features();
  4013d2:	4b14      	ldr	r3, [pc, #80]	; (401424 <nRF24_begin+0x7c>)
  4013d4:	4798      	blx	r3
	
	//reset current status
	nRF24_writeRegister(NRF_STATUS, (1<<RX_DR) | (1<<TX_DS) | (1<<MAX_RT));
  4013d6:	2170      	movs	r1, #112	; 0x70
  4013d8:	2007      	movs	r0, #7
  4013da:	47a0      	blx	r4
	
	nRF24_setChannel(76);
  4013dc:	204c      	movs	r0, #76	; 0x4c
  4013de:	4b12      	ldr	r3, [pc, #72]	; (401428 <nRF24_begin+0x80>)
  4013e0:	4798      	blx	r3
	nRF24_setAddressWidth(ADDR_4bytes);
  4013e2:	2004      	movs	r0, #4
  4013e4:	4b11      	ldr	r3, [pc, #68]	; (40142c <nRF24_begin+0x84>)
  4013e6:	4798      	blx	r3
	
	nRF24_FlushRx();
  4013e8:	4b11      	ldr	r3, [pc, #68]	; (401430 <nRF24_begin+0x88>)
  4013ea:	4798      	blx	r3
	nRF24_FlushTx();
  4013ec:	4b11      	ldr	r3, [pc, #68]	; (401434 <nRF24_begin+0x8c>)
  4013ee:	4798      	blx	r3
	
	nRF24_powerUp();
  4013f0:	4b11      	ldr	r3, [pc, #68]	; (401438 <nRF24_begin+0x90>)
  4013f2:	4798      	blx	r3
	
	nRF24_writeRegister(NRF_CONFIG, (nRF24_readRegister(NRF_CONFIG)) & ~(1<<PRIM_RX));
  4013f4:	2000      	movs	r0, #0
  4013f6:	4d11      	ldr	r5, [pc, #68]	; (40143c <nRF24_begin+0x94>)
  4013f8:	47a8      	blx	r5
  4013fa:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
  4013fe:	2000      	movs	r0, #0
  401400:	47a0      	blx	r4
	setup = nRF24_readRegister(RF_SETUP);
  401402:	2006      	movs	r0, #6
  401404:	47a8      	blx	r5
	
	return (setup != 0 && setup != 0xFF);
  401406:	3801      	subs	r0, #1
  401408:	b2c0      	uxtb	r0, r0
}
  40140a:	28fd      	cmp	r0, #253	; 0xfd
  40140c:	bf8c      	ite	hi
  40140e:	2000      	movhi	r0, #0
  401410:	2001      	movls	r0, #1
  401412:	bd38      	pop	{r3, r4, r5, pc}
  401414:	400e1200 	.word	0x400e1200
  401418:	00400f81 	.word	0x00400f81
  40141c:	0040100d 	.word	0x0040100d
  401420:	0040106d 	.word	0x0040106d
  401424:	00401285 	.word	0x00401285
  401428:	004012a9 	.word	0x004012a9
  40142c:	0040124d 	.word	0x0040124d
  401430:	00400fad 	.word	0x00400fad
  401434:	00400fcd 	.word	0x00400fcd
  401438:	004012c1 	.word	0x004012c1
  40143c:	00400f05 	.word	0x00400f05

00401440 <nRF24_openWritingPipe>:
 * 
 * \param address address of the receiving module
 *
 */
void nRF24_openWritingPipe(uint64_t address)
{
  401440:	b570      	push	{r4, r5, r6, lr}
  401442:	b082      	sub	sp, #8
  401444:	ac02      	add	r4, sp, #8
  401446:	e964 0102 	strd	r0, r1, [r4, #-8]!
	writeRegister(RX_ADDR_P0, (uint8_t *)(&address), addr_width);
  40144a:	4e08      	ldr	r6, [pc, #32]	; (40146c <nRF24_openWritingPipe+0x2c>)
  40144c:	7832      	ldrb	r2, [r6, #0]
  40144e:	4621      	mov	r1, r4
  401450:	200a      	movs	r0, #10
  401452:	4d07      	ldr	r5, [pc, #28]	; (401470 <nRF24_openWritingPipe+0x30>)
  401454:	47a8      	blx	r5
	writeRegister(TX_ADDR, (uint8_t *)(&address), addr_width);
  401456:	7832      	ldrb	r2, [r6, #0]
  401458:	4621      	mov	r1, r4
  40145a:	2010      	movs	r0, #16
  40145c:	47a8      	blx	r5
	
	nRF24_writeRegister(RX_PW_P0, payload_size);
  40145e:	4b05      	ldr	r3, [pc, #20]	; (401474 <nRF24_openWritingPipe+0x34>)
  401460:	7819      	ldrb	r1, [r3, #0]
  401462:	2011      	movs	r0, #17
  401464:	4b04      	ldr	r3, [pc, #16]	; (401478 <nRF24_openWritingPipe+0x38>)
  401466:	4798      	blx	r3
}
  401468:	b002      	add	sp, #8
  40146a:	bd70      	pop	{r4, r5, r6, pc}
  40146c:	204082ec 	.word	0x204082ec
  401470:	00400eb9 	.word	0x00400eb9
  401474:	20400016 	.word	0x20400016
  401478:	00400f81 	.word	0x00400f81

0040147c <nRF24_write>:
 * \param buf: pointer to the data buffer
 * \param len: length of the payload to be written
 *
 */
bool nRF24_write(const void* buf, uint8_t len)
{
  40147c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40147e:	af00      	add	r7, sp, #0
{
  401480:	466e      	mov	r6, sp
	uint8_t blanklen = dynamic_payloads_enabled ? 0 : payload_size - data_len;
  401482:	4b24      	ldr	r3, [pc, #144]	; (401514 <nRF24_write+0x98>)
  401484:	781b      	ldrb	r3, [r3, #0]
  401486:	bb53      	cbnz	r3, 4014de <nRF24_write+0x62>
  401488:	4b23      	ldr	r3, [pc, #140]	; (401518 <nRF24_write+0x9c>)
  40148a:	781b      	ldrb	r3, [r3, #0]
  40148c:	1a5b      	subs	r3, r3, r1
  40148e:	b2db      	uxtb	r3, r3
	uint8_t size = data_len + blanklen + 1;
  401490:	3101      	adds	r1, #1
  401492:	4419      	add	r1, r3
  401494:	b2c9      	uxtb	r1, r1
	uint8_t s_buff[size];
  401496:	1dcb      	adds	r3, r1, #7
  401498:	f023 0307 	bic.w	r3, r3, #7
  40149c:	ebad 0d03 	sub.w	sp, sp, r3
  4014a0:	46ee      	mov	lr, sp
	s_buff[0] = writeType;
  4014a2:	23a0      	movs	r3, #160	; 0xa0
  4014a4:	f88d 3000 	strb.w	r3, [sp]
	for (uint8_t i = 1; i< size; i++)
  4014a8:	2901      	cmp	r1, #1
  4014aa:	d90b      	bls.n	4014c4 <nRF24_write+0x48>
  4014ac:	1e43      	subs	r3, r0, #1
  4014ae:	f10d 0201 	add.w	r2, sp, #1
  4014b2:	1e8d      	subs	r5, r1, #2
  4014b4:	fa50 f585 	uxtab	r5, r0, r5
		s_buff[i] = current[i-1];
  4014b8:	f813 4f01 	ldrb.w	r4, [r3, #1]!
  4014bc:	f802 4b01 	strb.w	r4, [r2], #1
	for (uint8_t i = 1; i< size; i++)
  4014c0:	42ab      	cmp	r3, r5
  4014c2:	d1f9      	bne.n	4014b8 <nRF24_write+0x3c>
	spi_master_transfer(s_buff, size);
  4014c4:	4670      	mov	r0, lr
  4014c6:	4b15      	ldr	r3, [pc, #84]	; (40151c <nRF24_write+0xa0>)
  4014c8:	4798      	blx	r3
  4014ca:	46b5      	mov	sp, r6
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4014cc:	f44f 7200 	mov.w	r2, #512	; 0x200
  4014d0:	4b13      	ldr	r3, [pc, #76]	; (401520 <nRF24_write+0xa4>)
  4014d2:	631a      	str	r2, [r3, #48]	; 0x30
	while(!(nRF24_getStatus() & ((1<<TX_DS) | (1<<MAX_RT))))
  4014d4:	4c13      	ldr	r4, [pc, #76]	; (401524 <nRF24_write+0xa8>)
		delay_us(100);
  4014d6:	f241 36c2 	movw	r6, #5058	; 0x13c2
  4014da:	4d13      	ldr	r5, [pc, #76]	; (401528 <nRF24_write+0xac>)
  4014dc:	e003      	b.n	4014e6 <nRF24_write+0x6a>
	uint8_t blanklen = dynamic_payloads_enabled ? 0 : payload_size - data_len;
  4014de:	2300      	movs	r3, #0
  4014e0:	e7d6      	b.n	401490 <nRF24_write+0x14>
		delay_us(100);
  4014e2:	4630      	mov	r0, r6
  4014e4:	47a8      	blx	r5
	while(!(nRF24_getStatus() & ((1<<TX_DS) | (1<<MAX_RT))))
  4014e6:	47a0      	blx	r4
  4014e8:	f010 0f30 	tst.w	r0, #48	; 0x30
  4014ec:	d0f9      	beq.n	4014e2 <nRF24_write+0x66>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4014ee:	f44f 7200 	mov.w	r2, #512	; 0x200
  4014f2:	4b0b      	ldr	r3, [pc, #44]	; (401520 <nRF24_write+0xa4>)
  4014f4:	635a      	str	r2, [r3, #52]	; 0x34
	uint8_t status = nRF24_writeRegister(NRF_STATUS, (1<<RX_DR) | (1<<TX_DS) | (1<<MAX_RT));
  4014f6:	2170      	movs	r1, #112	; 0x70
  4014f8:	2007      	movs	r0, #7
  4014fa:	4b0c      	ldr	r3, [pc, #48]	; (40152c <nRF24_write+0xb0>)
  4014fc:	4798      	blx	r3
	if(status & (1<<MAX_RT)){
  4014fe:	f010 0f10 	tst.w	r0, #16
  401502:	d102      	bne.n	40150a <nRF24_write+0x8e>
	return 1;
  401504:	2001      	movs	r0, #1
	return nRFwrite(buf, len, 0);
  401506:	46bd      	mov	sp, r7
  401508:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nRF24_FlushTx();
  40150a:	4b09      	ldr	r3, [pc, #36]	; (401530 <nRF24_write+0xb4>)
  40150c:	4798      	blx	r3
		return 0;
  40150e:	2000      	movs	r0, #0
  401510:	e7f9      	b.n	401506 <nRF24_write+0x8a>
  401512:	bf00      	nop
  401514:	2040723c 	.word	0x2040723c
  401518:	20400016 	.word	0x20400016
  40151c:	0040162d 	.word	0x0040162d
  401520:	400e1200 	.word	0x400e1200
  401524:	00400fed 	.word	0x00400fed
  401528:	20400001 	.word	0x20400001
  40152c:	00400f81 	.word	0x00400f81
  401530:	00400fcd 	.word	0x00400fcd

00401534 <spi_master_initialize>:

/**
 * \brief Initialize SPI as master.
 */
void spi_master_initialize(void)
{	
  401534:	b570      	push	{r4, r5, r6, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401536:	4b2c      	ldr	r3, [pc, #176]	; (4015e8 <spi_master_initialize+0xb4>)
  401538:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40153c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401540:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401544:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401548:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40154c:	2500      	movs	r5, #0
  40154e:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401552:	601a      	str	r2, [r3, #0]
	printf("Setting SPI clock %lu Hz\n\r", (unsigned long)gs_ul_spi_clock);
  401554:	4e25      	ldr	r6, [pc, #148]	; (4015ec <spi_master_initialize+0xb8>)
  401556:	6831      	ldr	r1, [r6, #0]
  401558:	4825      	ldr	r0, [pc, #148]	; (4015f0 <spi_master_initialize+0xbc>)
  40155a:	4b26      	ldr	r3, [pc, #152]	; (4015f4 <spi_master_initialize+0xc0>)
  40155c:	4798      	blx	r3
	spi_set_clock_configuration(gs_ul_spi_clock);
	puts("-I- Initialize SPI as master\r");
  40155e:	4826      	ldr	r0, [pc, #152]	; (4015f8 <spi_master_initialize+0xc4>)
  401560:	4b26      	ldr	r3, [pc, #152]	; (4015fc <spi_master_initialize+0xc8>)
  401562:	4798      	blx	r3
	
	/* Configure an SPI peripheral. */
	spi_enable_clock(SPI0);
  401564:	4c26      	ldr	r4, [pc, #152]	; (401600 <spi_master_initialize+0xcc>)
  401566:	4620      	mov	r0, r4
  401568:	4b26      	ldr	r3, [pc, #152]	; (401604 <spi_master_initialize+0xd0>)
  40156a:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40156c:	2302      	movs	r3, #2
  40156e:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  401570:	2380      	movs	r3, #128	; 0x80
  401572:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  401574:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401578:	6023      	str	r3, [r4, #0]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40157a:	6863      	ldr	r3, [r4, #4]
  40157c:	f043 0301 	orr.w	r3, r3, #1
  401580:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  401582:	6863      	ldr	r3, [r4, #4]
  401584:	f043 0310 	orr.w	r3, r3, #16
  401588:	6063      	str	r3, [r4, #4]
	spi_disable(SPI0);
	spi_reset(SPI0);
	spi_set_lastxfer(SPI0);
	spi_set_master_mode(SPI0);
	spi_disable_mode_fault_detect(SPI0);
	spi_set_peripheral_chip_select_value(SPI0, SPI_CHIP_PCS);
  40158a:	210d      	movs	r1, #13
  40158c:	4620      	mov	r0, r4
  40158e:	4b1e      	ldr	r3, [pc, #120]	; (401608 <spi_master_initialize+0xd4>)
  401590:	4798      	blx	r3
	spi_configure_cs_behavior(SPI0, SPI_CHIP_SEL, SPI_CS_RISE_NO_TX);
  401592:	462a      	mov	r2, r5
  401594:	2101      	movs	r1, #1
  401596:	4620      	mov	r0, r4
  401598:	4b1c      	ldr	r3, [pc, #112]	; (40160c <spi_master_initialize+0xd8>)
  40159a:	4798      	blx	r3
	spi_set_delay_between_chip_select(SPI0, SPI_DLYBCS);
  40159c:	2105      	movs	r1, #5
  40159e:	4620      	mov	r0, r4
  4015a0:	4b1b      	ldr	r3, [pc, #108]	; (401610 <spi_master_initialize+0xdc>)
  4015a2:	4798      	blx	r3
	spi_set_clock_polarity(SPI0, SPI_CHIP_SEL, SPI_CLK_POLARITY);
  4015a4:	462a      	mov	r2, r5
  4015a6:	2101      	movs	r1, #1
  4015a8:	4620      	mov	r0, r4
  4015aa:	4b1a      	ldr	r3, [pc, #104]	; (401614 <spi_master_initialize+0xe0>)
  4015ac:	4798      	blx	r3
	spi_set_clock_phase(SPI0, SPI_CHIP_SEL, SPI_CLK_PHASE);
  4015ae:	2201      	movs	r2, #1
  4015b0:	4611      	mov	r1, r2
  4015b2:	4620      	mov	r0, r4
  4015b4:	4b18      	ldr	r3, [pc, #96]	; (401618 <spi_master_initialize+0xe4>)
  4015b6:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI0, SPI_CHIP_SEL, SPI_CSR_BITS_8_BIT);
  4015b8:	462a      	mov	r2, r5
  4015ba:	2101      	movs	r1, #1
  4015bc:	4620      	mov	r0, r4
  4015be:	4b17      	ldr	r3, [pc, #92]	; (40161c <spi_master_initialize+0xe8>)
  4015c0:	4798      	blx	r3
	spi_set_baudrate_div(SPI0, SPI_CHIP_SEL, (sysclk_get_peripheral_hz() / gs_ul_spi_clock));
  4015c2:	6833      	ldr	r3, [r6, #0]
  4015c4:	4a16      	ldr	r2, [pc, #88]	; (401620 <spi_master_initialize+0xec>)
  4015c6:	fbb2 f2f3 	udiv	r2, r2, r3
  4015ca:	b2d2      	uxtb	r2, r2
  4015cc:	2101      	movs	r1, #1
  4015ce:	4620      	mov	r0, r4
  4015d0:	4b14      	ldr	r3, [pc, #80]	; (401624 <spi_master_initialize+0xf0>)
  4015d2:	4798      	blx	r3
	spi_set_transfer_delay(SPI0, SPI_CHIP_SEL, SPI_DLYBS, SPI_DLYBCT);
  4015d4:	2308      	movs	r3, #8
  4015d6:	2220      	movs	r2, #32
  4015d8:	2101      	movs	r1, #1
  4015da:	4620      	mov	r0, r4
  4015dc:	4d12      	ldr	r5, [pc, #72]	; (401628 <spi_master_initialize+0xf4>)
  4015de:	47a8      	blx	r5
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4015e0:	2301      	movs	r3, #1
  4015e2:	6023      	str	r3, [r4, #0]
  4015e4:	bd70      	pop	{r4, r5, r6, pc}
  4015e6:	bf00      	nop
  4015e8:	e000e100 	.word	0xe000e100
  4015ec:	20400018 	.word	0x20400018
  4015f0:	004094c8 	.word	0x004094c8
  4015f4:	0040306d 	.word	0x0040306d
  4015f8:	004094e4 	.word	0x004094e4
  4015fc:	00403361 	.word	0x00403361
  401600:	40008000 	.word	0x40008000
  401604:	00400869 	.word	0x00400869
  401608:	00400895 	.word	0x00400895
  40160c:	0040095d 	.word	0x0040095d
  401610:	004008ab 	.word	0x004008ab
  401614:	00400921 	.word	0x00400921
  401618:	0040093f 	.word	0x0040093f
  40161c:	004009a3 	.word	0x004009a3
  401620:	08f0d180 	.word	0x08f0d180
  401624:	004009b7 	.word	0x004009b7
  401628:	004009df 	.word	0x004009df

0040162c <spi_master_transfer>:
 * \param size Size of the buffer.
 * 
 * \brief after function p_buf will contain the received SPI data  
 */
void spi_master_transfer(void *p_buf, uint32_t size)
{
  40162c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401630:	b083      	sub	sp, #12

	uint8_t *p_buffer;

	p_buffer = p_buf;

	for (i = 0; i < size; i++) {
  401632:	b1d9      	cbz	r1, 40166c <spi_master_transfer+0x40>
  401634:	4688      	mov	r8, r1
  401636:	4605      	mov	r5, r0
  401638:	4480      	add	r8, r0
		if (i != size)
		{
			spi_write(SPI0, p_buffer[i], 0, 0);
  40163a:	4c0f      	ldr	r4, [pc, #60]	; (401678 <spi_master_transfer+0x4c>)
  40163c:	f8df 9048 	ldr.w	r9, [pc, #72]	; 401688 <spi_master_transfer+0x5c>
		{
			spi_write(SPI0, p_buffer[i], 0, 1);
		}
		/* Wait transfer done. */
		while ((spi_read_status(SPI0) & SPI_SR_RDRF) == 0);
		spi_read(SPI0, &data, &uc_pcs);
  401640:	4e0e      	ldr	r6, [pc, #56]	; (40167c <spi_master_transfer+0x50>)
  401642:	462f      	mov	r7, r5
			spi_write(SPI0, p_buffer[i], 0, 0);
  401644:	2300      	movs	r3, #0
  401646:	461a      	mov	r2, r3
  401648:	7829      	ldrb	r1, [r5, #0]
  40164a:	4620      	mov	r0, r4
  40164c:	47c8      	blx	r9
 *
 * \return SPI status register value.
 */
static inline uint32_t spi_read_status(Spi *p_spi)
{
	return p_spi->SPI_SR;
  40164e:	6923      	ldr	r3, [r4, #16]
		while ((spi_read_status(SPI0) & SPI_SR_RDRF) == 0);
  401650:	f013 0f01 	tst.w	r3, #1
  401654:	d0fb      	beq.n	40164e <spi_master_transfer+0x22>
		spi_read(SPI0, &data, &uc_pcs);
  401656:	f10d 0207 	add.w	r2, sp, #7
  40165a:	4631      	mov	r1, r6
  40165c:	4620      	mov	r0, r4
  40165e:	4b08      	ldr	r3, [pc, #32]	; (401680 <spi_master_transfer+0x54>)
  401660:	4798      	blx	r3
		p_buffer[i] = data;
  401662:	8833      	ldrh	r3, [r6, #0]
  401664:	703b      	strb	r3, [r7, #0]
  401666:	3501      	adds	r5, #1
	for (i = 0; i < size; i++) {
  401668:	4545      	cmp	r5, r8
  40166a:	d1ea      	bne.n	401642 <spi_master_transfer+0x16>
	}
	delay_us(2);
  40166c:	2066      	movs	r0, #102	; 0x66
  40166e:	4b05      	ldr	r3, [pc, #20]	; (401684 <spi_master_transfer+0x58>)
  401670:	4798      	blx	r3
  401672:	b003      	add	sp, #12
  401674:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401678:	40008000 	.word	0x40008000
  40167c:	2040723e 	.word	0x2040723e
  401680:	004008bd 	.word	0x004008bd
  401684:	20400001 	.word	0x20400001
  401688:	004008ed 	.word	0x004008ed

0040168c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  40168c:	3801      	subs	r0, #1
  40168e:	2802      	cmp	r0, #2
  401690:	d815      	bhi.n	4016be <_write+0x32>
{
  401692:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401696:	460e      	mov	r6, r1
  401698:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40169a:	b19a      	cbz	r2, 4016c4 <_write+0x38>
  40169c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40169e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4016d8 <_write+0x4c>
  4016a2:	4f0c      	ldr	r7, [pc, #48]	; (4016d4 <_write+0x48>)
  4016a4:	f8d8 0000 	ldr.w	r0, [r8]
  4016a8:	f815 1b01 	ldrb.w	r1, [r5], #1
  4016ac:	683b      	ldr	r3, [r7, #0]
  4016ae:	4798      	blx	r3
  4016b0:	2800      	cmp	r0, #0
  4016b2:	db0a      	blt.n	4016ca <_write+0x3e>
  4016b4:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4016b6:	3c01      	subs	r4, #1
  4016b8:	d1f4      	bne.n	4016a4 <_write+0x18>
  4016ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4016be:	f04f 30ff 	mov.w	r0, #4294967295
  4016c2:	4770      	bx	lr
	for (; len != 0; --len) {
  4016c4:	4610      	mov	r0, r2
  4016c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4016ca:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4016ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016d2:	bf00      	nop
  4016d4:	204082fc 	.word	0x204082fc
  4016d8:	20408300 	.word	0x20408300

004016dc <ethernet_phy_set_link>:
 *
 * Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t ethernet_phy_set_link(Gmac *p_gmac, uint8_t uc_phy_addr,
		uint8_t uc_apply_setting_flag)
{
  4016dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4016de:	b083      	sub	sp, #12
  4016e0:	4604      	mov	r4, r0
  4016e2:	460f      	mov	r7, r1
  4016e4:	4616      	mov	r6, r2
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  4016e6:	6803      	ldr	r3, [r0, #0]
  4016e8:	f043 0310 	orr.w	r3, r3, #16
  4016ec:	6003      	str	r3, [r0, #0]

	gmac_enable_management(p_gmac, true);

	uc_phy_address = uc_phy_addr;

	uc_rc = gmac_phy_read(p_gmac, uc_phy_address, GMII_BMSR, &ul_stat1);
  4016ee:	ab01      	add	r3, sp, #4
  4016f0:	2201      	movs	r2, #1
  4016f2:	4d36      	ldr	r5, [pc, #216]	; (4017cc <ethernet_phy_set_link+0xf0>)
  4016f4:	47a8      	blx	r5
	if (uc_rc != GMAC_OK) {
  4016f6:	b958      	cbnz	r0, 401710 <ethernet_phy_set_link+0x34>
		gmac_enable_management(p_gmac, false);

		return uc_rc;
	}

	if ((ul_stat1 & GMII_LINK_STATUS) == 0) {
  4016f8:	9b01      	ldr	r3, [sp, #4]
  4016fa:	f013 0f04 	tst.w	r3, #4
  4016fe:	d10d      	bne.n	40171c <ethernet_phy_set_link+0x40>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  401700:	6823      	ldr	r3, [r4, #0]
  401702:	f023 0310 	bic.w	r3, r3, #16
  401706:	6023      	str	r3, [r4, #0]
		/* Disable PHY management and start the GMAC transfer */
		gmac_enable_management(p_gmac, false);

		return GMAC_INVALID;
  401708:	23ff      	movs	r3, #255	; 0xff
	gmac_enable_full_duplex(p_gmac, uc_fd);

	/* Start the GMAC transfers */
	gmac_enable_management(p_gmac, false);
	return uc_rc;
}
  40170a:	4618      	mov	r0, r3
  40170c:	b003      	add	sp, #12
  40170e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401710:	4603      	mov	r3, r0
  401712:	6822      	ldr	r2, [r4, #0]
  401714:	f022 0210 	bic.w	r2, r2, #16
  401718:	6022      	str	r2, [r4, #0]
		return uc_rc;
  40171a:	e7f6      	b.n	40170a <ethernet_phy_set_link+0x2e>
	if (uc_apply_setting_flag == 0) {
  40171c:	b92e      	cbnz	r6, 40172a <ethernet_phy_set_link+0x4e>
  40171e:	6823      	ldr	r3, [r4, #0]
  401720:	f023 0310 	bic.w	r3, r3, #16
  401724:	6023      	str	r3, [r4, #0]
		return uc_rc;
  401726:	4633      	mov	r3, r6
  401728:	e7ef      	b.n	40170a <ethernet_phy_set_link+0x2e>
	uc_rc = gmac_phy_read(p_gmac, uc_phy_address, GMII_PCR1, &ul_stat2);
  40172a:	466b      	mov	r3, sp
  40172c:	221e      	movs	r2, #30
  40172e:	4639      	mov	r1, r7
  401730:	4620      	mov	r0, r4
  401732:	4d26      	ldr	r5, [pc, #152]	; (4017cc <ethernet_phy_set_link+0xf0>)
  401734:	47a8      	blx	r5
	if (uc_rc != GMAC_OK) {
  401736:	4603      	mov	r3, r0
  401738:	b950      	cbnz	r0, 401750 <ethernet_phy_set_link+0x74>
	if ((ul_stat1 & GMII_100BASE_TX_FD) && (ul_stat2 & GMII_OMI_100BASE_TX_FD)) {
  40173a:	9a01      	ldr	r2, [sp, #4]
	if ((ul_stat1 & GMII_10BASE_T_FD) && (ul_stat2 & GMII_OMI_10BASE_T_FD)) {
  40173c:	f412 5f80 	tst.w	r2, #4096	; 0x1000
  401740:	d00b      	beq.n	40175a <ethernet_phy_set_link+0x7e>
  401742:	9900      	ldr	r1, [sp, #0]
  401744:	f011 0f05 	tst.w	r1, #5
  401748:	bf0c      	ite	eq
  40174a:	2101      	moveq	r1, #1
  40174c:	2100      	movne	r1, #0
  40174e:	e005      	b.n	40175c <ethernet_phy_set_link+0x80>
  401750:	6822      	ldr	r2, [r4, #0]
  401752:	f022 0210 	bic.w	r2, r2, #16
  401756:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401758:	e7d7      	b.n	40170a <ethernet_phy_set_link+0x2e>
  40175a:	2101      	movs	r1, #1
	if ((ul_stat1 & GMII_100BASE_TX_HD) && (ul_stat2 & GMII_OMI_100BASE_TX_HD)) {
  40175c:	f412 5f00 	tst.w	r2, #8192	; 0x2000
  401760:	d003      	beq.n	40176a <ethernet_phy_set_link+0x8e>
  401762:	9800      	ldr	r0, [sp, #0]
  401764:	f010 0f02 	tst.w	r0, #2
  401768:	d127      	bne.n	4017ba <ethernet_phy_set_link+0xde>
	if ((ul_stat1 & GMII_10BASE_T_HD) && (ul_stat2 & GMII_OMI_10BASE_T_HD)) {
  40176a:	f412 6f00 	tst.w	r2, #2048	; 0x800
  40176e:	d003      	beq.n	401778 <ethernet_phy_set_link+0x9c>
  401770:	9a00      	ldr	r2, [sp, #0]
  401772:	f012 0f01 	tst.w	r2, #1
  401776:	d111      	bne.n	40179c <ethernet_phy_set_link+0xc0>
	if (uc_speed) {
  401778:	b191      	cbz	r1, 4017a0 <ethernet_phy_set_link+0xc4>
  40177a:	2201      	movs	r2, #1
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_SPD;
  40177c:	6861      	ldr	r1, [r4, #4]
  40177e:	f041 0101 	orr.w	r1, r1, #1
  401782:	6061      	str	r1, [r4, #4]
	if (uc_enable) {
  401784:	b1a2      	cbz	r2, 4017b0 <ethernet_phy_set_link+0xd4>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_FD;
  401786:	6862      	ldr	r2, [r4, #4]
  401788:	f042 0202 	orr.w	r2, r2, #2
  40178c:	6062      	str	r2, [r4, #4]
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  40178e:	6822      	ldr	r2, [r4, #0]
  401790:	f022 0210 	bic.w	r2, r2, #16
  401794:	6022      	str	r2, [r4, #0]
	return uc_rc;
  401796:	e7b8      	b.n	40170a <ethernet_phy_set_link+0x2e>
		uc_fd = false;
  401798:	461a      	mov	r2, r3
  40179a:	e7ef      	b.n	40177c <ethernet_phy_set_link+0xa0>
		uc_fd = false;
  40179c:	461a      	mov	r2, r3
  40179e:	e000      	b.n	4017a2 <ethernet_phy_set_link+0xc6>
	if (uc_speed) {
  4017a0:	2201      	movs	r2, #1
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_SPD;
  4017a2:	6861      	ldr	r1, [r4, #4]
  4017a4:	f021 0101 	bic.w	r1, r1, #1
  4017a8:	6061      	str	r1, [r4, #4]
  4017aa:	e7eb      	b.n	401784 <ethernet_phy_set_link+0xa8>
  4017ac:	461a      	mov	r2, r3
  4017ae:	e7f8      	b.n	4017a2 <ethernet_phy_set_link+0xc6>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_FD;
  4017b0:	6862      	ldr	r2, [r4, #4]
  4017b2:	f022 0202 	bic.w	r2, r2, #2
  4017b6:	6062      	str	r2, [r4, #4]
  4017b8:	e7e9      	b.n	40178e <ethernet_phy_set_link+0xb2>
	if ((ul_stat1 & GMII_10BASE_T_HD) && (ul_stat2 & GMII_OMI_10BASE_T_HD)) {
  4017ba:	f412 6f00 	tst.w	r2, #2048	; 0x800
  4017be:	d0eb      	beq.n	401798 <ethernet_phy_set_link+0xbc>
  4017c0:	9a00      	ldr	r2, [sp, #0]
  4017c2:	f012 0f01 	tst.w	r2, #1
  4017c6:	d1f1      	bne.n	4017ac <ethernet_phy_set_link+0xd0>
		uc_fd = false;
  4017c8:	461a      	mov	r2, r3
  4017ca:	e7d7      	b.n	40177c <ethernet_phy_set_link+0xa0>
  4017cc:	00401b59 	.word	0x00401b59

004017d0 <ethernet_phy_auto_negotiate>:
 * \param uc_phy_addr PHY address.
 *
 * Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t ethernet_phy_auto_negotiate(Gmac *p_gmac, uint8_t uc_phy_addr)
{
  4017d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4017d4:	b082      	sub	sp, #8
  4017d6:	4604      	mov	r4, r0
  4017d8:	460d      	mov	r5, r1
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  4017da:	6803      	ldr	r3, [r0, #0]
  4017dc:	f043 0310 	orr.w	r3, r3, #16
  4017e0:	6003      	str	r3, [r0, #0]
	uint8_t uc_rc;

	gmac_enable_management(p_gmac, true);

	/* Set up control register */
	uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_BMCR, &ul_value);
  4017e2:	ab01      	add	r3, sp, #4
  4017e4:	2200      	movs	r2, #0
  4017e6:	4e5d      	ldr	r6, [pc, #372]	; (40195c <ethernet_phy_auto_negotiate+0x18c>)
  4017e8:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  4017ea:	b140      	cbz	r0, 4017fe <ethernet_phy_auto_negotiate+0x2e>
  4017ec:	4603      	mov	r3, r0
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4017ee:	6822      	ldr	r2, [r4, #0]
  4017f0:	f022 0210 	bic.w	r2, r2, #16
  4017f4:	6022      	str	r2, [r4, #0]
	gmac_enable_transmit(GMAC, true);
	gmac_enable_receive(GMAC, true);

	gmac_enable_management(p_gmac, false);
	return uc_rc;
}
  4017f6:	4618      	mov	r0, r3
  4017f8:	b002      	add	sp, #8
  4017fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ul_value &= ~(uint32_t)(GMII_LOOPBACK | GMII_POWER_DOWN);
  4017fe:	9b01      	ldr	r3, [sp, #4]
  401800:	f423 43b0 	bic.w	r3, r3, #22528	; 0x5800
	ul_value |= (uint32_t)GMII_ISOLATE; /* Electrically isolate PHY */
  401804:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401808:	9301      	str	r3, [sp, #4]
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_BMCR, ul_value);
  40180a:	2200      	movs	r2, #0
  40180c:	4629      	mov	r1, r5
  40180e:	4620      	mov	r0, r4
  401810:	4e53      	ldr	r6, [pc, #332]	; (401960 <ethernet_phy_auto_negotiate+0x190>)
  401812:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  401814:	4603      	mov	r3, r0
  401816:	b120      	cbz	r0, 401822 <ethernet_phy_auto_negotiate+0x52>
  401818:	6822      	ldr	r2, [r4, #0]
  40181a:	f022 0210 	bic.w	r2, r2, #16
  40181e:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401820:	e7e9      	b.n	4017f6 <ethernet_phy_auto_negotiate+0x26>
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_ANAR, ul_phy_anar);
  401822:	f240 13e1 	movw	r3, #481	; 0x1e1
  401826:	2204      	movs	r2, #4
  401828:	4629      	mov	r1, r5
  40182a:	4620      	mov	r0, r4
  40182c:	4e4c      	ldr	r6, [pc, #304]	; (401960 <ethernet_phy_auto_negotiate+0x190>)
  40182e:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  401830:	4603      	mov	r3, r0
  401832:	b120      	cbz	r0, 40183e <ethernet_phy_auto_negotiate+0x6e>
  401834:	6822      	ldr	r2, [r4, #0]
  401836:	f022 0210 	bic.w	r2, r2, #16
  40183a:	6022      	str	r2, [r4, #0]
		return uc_rc;
  40183c:	e7db      	b.n	4017f6 <ethernet_phy_auto_negotiate+0x26>
	uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_BMCR, &ul_value);
  40183e:	ab01      	add	r3, sp, #4
  401840:	2200      	movs	r2, #0
  401842:	4629      	mov	r1, r5
  401844:	4620      	mov	r0, r4
  401846:	4e45      	ldr	r6, [pc, #276]	; (40195c <ethernet_phy_auto_negotiate+0x18c>)
  401848:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  40184a:	4603      	mov	r3, r0
  40184c:	b120      	cbz	r0, 401858 <ethernet_phy_auto_negotiate+0x88>
  40184e:	6822      	ldr	r2, [r4, #0]
  401850:	f022 0210 	bic.w	r2, r2, #16
  401854:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401856:	e7ce      	b.n	4017f6 <ethernet_phy_auto_negotiate+0x26>
	ul_value |= GMII_SPEED_SELECT | GMII_AUTONEG | GMII_DUPLEX_MODE;
  401858:	9b01      	ldr	r3, [sp, #4]
  40185a:	f443 5344 	orr.w	r3, r3, #12544	; 0x3100
  40185e:	9301      	str	r3, [sp, #4]
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_BMCR, ul_value);
  401860:	2200      	movs	r2, #0
  401862:	4629      	mov	r1, r5
  401864:	4620      	mov	r0, r4
  401866:	4e3e      	ldr	r6, [pc, #248]	; (401960 <ethernet_phy_auto_negotiate+0x190>)
  401868:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  40186a:	4603      	mov	r3, r0
  40186c:	b120      	cbz	r0, 401878 <ethernet_phy_auto_negotiate+0xa8>
  40186e:	6822      	ldr	r2, [r4, #0]
  401870:	f022 0210 	bic.w	r2, r2, #16
  401874:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401876:	e7be      	b.n	4017f6 <ethernet_phy_auto_negotiate+0x26>
	ul_value &= ~(uint32_t)GMII_ISOLATE;
  401878:	9b01      	ldr	r3, [sp, #4]
  40187a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  40187e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  401882:	9301      	str	r3, [sp, #4]
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_BMCR, ul_value);
  401884:	2200      	movs	r2, #0
  401886:	4629      	mov	r1, r5
  401888:	4620      	mov	r0, r4
  40188a:	4e35      	ldr	r6, [pc, #212]	; (401960 <ethernet_phy_auto_negotiate+0x190>)
  40188c:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  40188e:	4603      	mov	r3, r0
  401890:	b9b0      	cbnz	r0, 4018c0 <ethernet_phy_auto_negotiate+0xf0>
  401892:	4e34      	ldr	r6, [pc, #208]	; (401964 <ethernet_phy_auto_negotiate+0x194>)
		uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_BMSR, &ul_value);
  401894:	f04f 0801 	mov.w	r8, #1
  401898:	4f30      	ldr	r7, [pc, #192]	; (40195c <ethernet_phy_auto_negotiate+0x18c>)
  40189a:	ab01      	add	r3, sp, #4
  40189c:	4642      	mov	r2, r8
  40189e:	4629      	mov	r1, r5
  4018a0:	4620      	mov	r0, r4
  4018a2:	47b8      	blx	r7
		if (uc_rc != GMAC_OK) {
  4018a4:	4603      	mov	r3, r0
  4018a6:	b980      	cbnz	r0, 4018ca <ethernet_phy_auto_negotiate+0xfa>
		if (ul_value & GMII_AUTONEG_COMP) {
  4018a8:	9b01      	ldr	r3, [sp, #4]
  4018aa:	f013 0f20 	tst.w	r3, #32
  4018ae:	d111      	bne.n	4018d4 <ethernet_phy_auto_negotiate+0x104>
			if (++ul_retry_count >= ul_retry_max) {
  4018b0:	3e01      	subs	r6, #1
  4018b2:	d1f2      	bne.n	40189a <ethernet_phy_auto_negotiate+0xca>
  4018b4:	6823      	ldr	r3, [r4, #0]
  4018b6:	f023 0310 	bic.w	r3, r3, #16
  4018ba:	6023      	str	r3, [r4, #0]
				return GMAC_TIMEOUT;
  4018bc:	2301      	movs	r3, #1
  4018be:	e79a      	b.n	4017f6 <ethernet_phy_auto_negotiate+0x26>
  4018c0:	6822      	ldr	r2, [r4, #0]
  4018c2:	f022 0210 	bic.w	r2, r2, #16
  4018c6:	6022      	str	r2, [r4, #0]
		return uc_rc;
  4018c8:	e795      	b.n	4017f6 <ethernet_phy_auto_negotiate+0x26>
  4018ca:	6822      	ldr	r2, [r4, #0]
  4018cc:	f022 0210 	bic.w	r2, r2, #16
  4018d0:	6022      	str	r2, [r4, #0]
			return uc_rc;
  4018d2:	e790      	b.n	4017f6 <ethernet_phy_auto_negotiate+0x26>
	uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_ANLPAR, &ul_phy_analpar);
  4018d4:	466b      	mov	r3, sp
  4018d6:	2205      	movs	r2, #5
  4018d8:	4629      	mov	r1, r5
  4018da:	4620      	mov	r0, r4
  4018dc:	4d1f      	ldr	r5, [pc, #124]	; (40195c <ethernet_phy_auto_negotiate+0x18c>)
  4018de:	47a8      	blx	r5
	if (uc_rc != GMAC_OK) {
  4018e0:	4603      	mov	r3, r0
  4018e2:	b980      	cbnz	r0, 401906 <ethernet_phy_auto_negotiate+0x136>
	if ((ul_phy_anar & ul_phy_analpar) & GMII_100TX_FDX) {
  4018e4:	9a00      	ldr	r2, [sp, #0]
  4018e6:	f412 7f80 	tst.w	r2, #256	; 0x100
  4018ea:	d113      	bne.n	401914 <ethernet_phy_auto_negotiate+0x144>
	} else if ((ul_phy_anar & ul_phy_analpar) & GMII_10_FDX) {
  4018ec:	f012 0f40 	tst.w	r2, #64	; 0x40
  4018f0:	d12c      	bne.n	40194c <ethernet_phy_auto_negotiate+0x17c>
	if (uc_speed) {
  4018f2:	f012 0f80 	tst.w	r2, #128	; 0x80
		uc_fd = false;
  4018f6:	bf08      	it	eq
  4018f8:	4602      	moveq	r2, r0
  4018fa:	d109      	bne.n	401910 <ethernet_phy_auto_negotiate+0x140>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_SPD;
  4018fc:	6861      	ldr	r1, [r4, #4]
  4018fe:	f021 0101 	bic.w	r1, r1, #1
  401902:	6061      	str	r1, [r4, #4]
  401904:	e00b      	b.n	40191e <ethernet_phy_auto_negotiate+0x14e>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  401906:	6822      	ldr	r2, [r4, #0]
  401908:	f022 0210 	bic.w	r2, r2, #16
  40190c:	6022      	str	r2, [r4, #0]
		return uc_rc;
  40190e:	e772      	b.n	4017f6 <ethernet_phy_auto_negotiate+0x26>
		uc_fd = false;
  401910:	4602      	mov	r2, r0
  401912:	e000      	b.n	401916 <ethernet_phy_auto_negotiate+0x146>
		uc_fd = true;
  401914:	2201      	movs	r2, #1
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_SPD;
  401916:	6861      	ldr	r1, [r4, #4]
  401918:	f041 0101 	orr.w	r1, r1, #1
  40191c:	6061      	str	r1, [r4, #4]
	if (uc_enable) {
  40191e:	b1ba      	cbz	r2, 401950 <ethernet_phy_auto_negotiate+0x180>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_FD;
  401920:	6862      	ldr	r2, [r4, #4]
  401922:	f042 0202 	orr.w	r2, r2, #2
  401926:	6062      	str	r2, [r4, #4]
			p_gmac->GMAC_UR &= ~GMAC_UR_RMII;
  401928:	68e2      	ldr	r2, [r4, #12]
  40192a:	f022 0201 	bic.w	r2, r2, #1
  40192e:	60e2      	str	r2, [r4, #12]
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
  401930:	4a0d      	ldr	r2, [pc, #52]	; (401968 <ethernet_phy_auto_negotiate+0x198>)
  401932:	6811      	ldr	r1, [r2, #0]
  401934:	f041 0108 	orr.w	r1, r1, #8
  401938:	6011      	str	r1, [r2, #0]
		p_gmac->GMAC_NCR |= GMAC_NCR_RXEN;
  40193a:	6811      	ldr	r1, [r2, #0]
  40193c:	f041 0104 	orr.w	r1, r1, #4
  401940:	6011      	str	r1, [r2, #0]
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  401942:	6822      	ldr	r2, [r4, #0]
  401944:	f022 0210 	bic.w	r2, r2, #16
  401948:	6022      	str	r2, [r4, #0]
	return uc_rc;
  40194a:	e754      	b.n	4017f6 <ethernet_phy_auto_negotiate+0x26>
		uc_fd = true;
  40194c:	2201      	movs	r2, #1
  40194e:	e7d5      	b.n	4018fc <ethernet_phy_auto_negotiate+0x12c>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_FD;
  401950:	6862      	ldr	r2, [r4, #4]
  401952:	f022 0202 	bic.w	r2, r2, #2
  401956:	6062      	str	r2, [r4, #4]
  401958:	e7e6      	b.n	401928 <ethernet_phy_auto_negotiate+0x158>
  40195a:	bf00      	nop
  40195c:	00401b59 	.word	0x00401b59
  401960:	00401bb9 	.word	0x00401bb9
  401964:	000f4240 	.word	0x000f4240
  401968:	40050000 	.word	0x40050000

0040196c <ethernet_phy_reset>:
 * \param uc_phy_addr PHY address.
 *
 * \Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t ethernet_phy_reset(Gmac *p_gmac, uint8_t uc_phy_addr)
{
  40196c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401970:	b083      	sub	sp, #12
  401972:	4605      	mov	r5, r0
  401974:	4689      	mov	r9, r1
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  401976:	6803      	ldr	r3, [r0, #0]
  401978:	f043 0310 	orr.w	r3, r3, #16
  40197c:	6003      	str	r3, [r0, #0]
	uint32_t ul_timeout = ETH_PHY_TIMEOUT;
	uint8_t uc_rc = GMAC_TIMEOUT;

	gmac_enable_management(p_gmac, true);

	ul_bmcr = GMII_RESET;
  40197e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401982:	ae02      	add	r6, sp, #8
  401984:	f846 3d04 	str.w	r3, [r6, #-4]!
	gmac_phy_write(p_gmac, uc_phy_address, GMII_BMCR, ul_bmcr);
  401988:	2200      	movs	r2, #0
  40198a:	4c0e      	ldr	r4, [pc, #56]	; (4019c4 <ethernet_phy_reset+0x58>)
  40198c:	47a0      	blx	r4
	uint32_t ul_timeout = ETH_PHY_TIMEOUT;
  40198e:	240a      	movs	r4, #10

	do {
		gmac_phy_read(p_gmac, uc_phy_address, GMII_BMCR, &ul_bmcr);
  401990:	f04f 0800 	mov.w	r8, #0
  401994:	4f0c      	ldr	r7, [pc, #48]	; (4019c8 <ethernet_phy_reset+0x5c>)
  401996:	4633      	mov	r3, r6
  401998:	4642      	mov	r2, r8
  40199a:	4649      	mov	r1, r9
  40199c:	4628      	mov	r0, r5
  40199e:	47b8      	blx	r7
		ul_timeout--;
  4019a0:	3c01      	subs	r4, #1
	} while ((ul_bmcr & GMII_RESET) && ul_timeout);
  4019a2:	9b01      	ldr	r3, [sp, #4]
  4019a4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  4019a8:	d001      	beq.n	4019ae <ethernet_phy_reset+0x42>
  4019aa:	2c00      	cmp	r4, #0
  4019ac:	d1f3      	bne.n	401996 <ethernet_phy_reset+0x2a>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4019ae:	682b      	ldr	r3, [r5, #0]
  4019b0:	f023 0310 	bic.w	r3, r3, #16
  4019b4:	602b      	str	r3, [r5, #0]
	if (ul_timeout) {
		uc_rc = GMAC_OK;
	}

	return (uc_rc);
}
  4019b6:	fab4 f084 	clz	r0, r4
  4019ba:	0940      	lsrs	r0, r0, #5
  4019bc:	b003      	add	sp, #12
  4019be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4019c2:	bf00      	nop
  4019c4:	00401bb9 	.word	0x00401bb9
  4019c8:	00401b59 	.word	0x00401b59

004019cc <ethernet_phy_init>:
{
  4019cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4019d0:	b085      	sub	sp, #20
  4019d2:	4606      	mov	r6, r0
  4019d4:	4688      	mov	r8, r1
  4019d6:	4615      	mov	r5, r2
	pio_set_output(PIN_GMAC_RESET_PIO, PIN_GMAC_RESET_MASK, 1,  false, true);
  4019d8:	2401      	movs	r4, #1
  4019da:	9400      	str	r4, [sp, #0]
  4019dc:	2300      	movs	r3, #0
  4019de:	4622      	mov	r2, r4
  4019e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4019e4:	4843      	ldr	r0, [pc, #268]	; (401af4 <ethernet_phy_init+0x128>)
  4019e6:	4f44      	ldr	r7, [pc, #272]	; (401af8 <ethernet_phy_init+0x12c>)
  4019e8:	47b8      	blx	r7
	pio_set_input(PIN_GMAC_INT_PIO, PIN_GMAC_INT_MASK, PIO_PULLUP);
  4019ea:	4622      	mov	r2, r4
  4019ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  4019f0:	4842      	ldr	r0, [pc, #264]	; (401afc <ethernet_phy_init+0x130>)
  4019f2:	4b43      	ldr	r3, [pc, #268]	; (401b00 <ethernet_phy_init+0x134>)
  4019f4:	4798      	blx	r3
	pio_set_peripheral(PIN_GMAC_PIO, PIN_GMAC_PERIPH, PIN_GMAC_MASK);
  4019f6:	f240 32ff 	movw	r2, #1023	; 0x3ff
  4019fa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019fe:	4841      	ldr	r0, [pc, #260]	; (401b04 <ethernet_phy_init+0x138>)
  401a00:	4b41      	ldr	r3, [pc, #260]	; (401b08 <ethernet_phy_init+0x13c>)
  401a02:	4798      	blx	r3
	ethernet_phy_reset(GMAC,uc_phy_addr);
  401a04:	4641      	mov	r1, r8
  401a06:	4841      	ldr	r0, [pc, #260]	; (401b0c <ethernet_phy_init+0x140>)
  401a08:	4b41      	ldr	r3, [pc, #260]	; (401b10 <ethernet_phy_init+0x144>)
  401a0a:	4798      	blx	r3
	if (ul_mck > GMAC_MCK_SPEED_240MHZ) {
  401a0c:	4b41      	ldr	r3, [pc, #260]	; (401b14 <ethernet_phy_init+0x148>)
  401a0e:	429d      	cmp	r5, r3
  401a10:	d85d      	bhi.n	401ace <ethernet_phy_init+0x102>
	} else if (ul_mck > GMAC_MCK_SPEED_160MHZ) {
  401a12:	4b41      	ldr	r3, [pc, #260]	; (401b18 <ethernet_phy_init+0x14c>)
  401a14:	429d      	cmp	r5, r3
  401a16:	d80f      	bhi.n	401a38 <ethernet_phy_init+0x6c>
	} else if (ul_mck > GMAC_MCK_SPEED_120MHZ) {
  401a18:	4b40      	ldr	r3, [pc, #256]	; (401b1c <ethernet_phy_init+0x150>)
  401a1a:	429d      	cmp	r5, r3
  401a1c:	d83e      	bhi.n	401a9c <ethernet_phy_init+0xd0>
	} else if (ul_mck > GMAC_MCK_SPEED_80MHZ) {
  401a1e:	4b40      	ldr	r3, [pc, #256]	; (401b20 <ethernet_phy_init+0x154>)
  401a20:	429d      	cmp	r5, r3
  401a22:	d83e      	bhi.n	401aa2 <ethernet_phy_init+0xd6>
	} else if (ul_mck > GMAC_MCK_SPEED_40MHZ) {
  401a24:	4b3f      	ldr	r3, [pc, #252]	; (401b24 <ethernet_phy_init+0x158>)
  401a26:	429d      	cmp	r5, r3
  401a28:	d83e      	bhi.n	401aa8 <ethernet_phy_init+0xdc>
		ul_clk = GMAC_NCFGR_CLK_MCK_8;
  401a2a:	4b3f      	ldr	r3, [pc, #252]	; (401b28 <ethernet_phy_init+0x15c>)
  401a2c:	429d      	cmp	r5, r3
  401a2e:	bf8c      	ite	hi
  401a30:	f44f 2380 	movhi.w	r3, #262144	; 0x40000
  401a34:	2300      	movls	r3, #0
  401a36:	e001      	b.n	401a3c <ethernet_phy_init+0x70>
		ul_clk = GMAC_NCFGR_CLK_MCK_96;
  401a38:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
	p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_CLK_Msk;
  401a3c:	6872      	ldr	r2, [r6, #4]
  401a3e:	f422 12e0 	bic.w	r2, r2, #1835008	; 0x1c0000
  401a42:	6072      	str	r2, [r6, #4]
	p_gmac->GMAC_NCFGR |= ul_clk;
  401a44:	6875      	ldr	r5, [r6, #4]
  401a46:	431d      	orrs	r5, r3
  401a48:	6075      	str	r5, [r6, #4]
	uint32_t ul_value = 0;
  401a4a:	ab04      	add	r3, sp, #16
  401a4c:	2200      	movs	r2, #0
  401a4e:	f843 2d04 	str.w	r2, [r3, #-4]!
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  401a52:	6832      	ldr	r2, [r6, #0]
  401a54:	f042 0210 	orr.w	r2, r2, #16
  401a58:	6032      	str	r2, [r6, #0]
	gmac_phy_read(p_gmac, uc_phy_addr, GMII_PHYID1, &ul_value);
  401a5a:	2202      	movs	r2, #2
  401a5c:	4641      	mov	r1, r8
  401a5e:	4630      	mov	r0, r6
  401a60:	4c32      	ldr	r4, [pc, #200]	; (401b2c <ethernet_phy_init+0x160>)
  401a62:	47a0      	blx	r4
	if (ul_value != GMII_OUI_MSB) {
  401a64:	9b03      	ldr	r3, [sp, #12]
  401a66:	2b22      	cmp	r3, #34	; 0x22
  401a68:	d035      	beq.n	401ad6 <ethernet_phy_init+0x10a>
  401a6a:	4644      	mov	r4, r8
  401a6c:	2520      	movs	r5, #32
			gmac_phy_read(p_gmac, uc_phy_address, GMII_PHYID1, &ul_value);
  401a6e:	f04f 0902 	mov.w	r9, #2
  401a72:	4f2e      	ldr	r7, [pc, #184]	; (401b2c <ethernet_phy_init+0x160>)
			uc_phy_address = (uc_phy_address + 1) & 0x1F;
  401a74:	3401      	adds	r4, #1
  401a76:	f004 041f 	and.w	r4, r4, #31
			gmac_phy_read(p_gmac, uc_phy_address, GMII_PHYID1, &ul_value);
  401a7a:	ab03      	add	r3, sp, #12
  401a7c:	464a      	mov	r2, r9
  401a7e:	4621      	mov	r1, r4
  401a80:	4630      	mov	r0, r6
  401a82:	47b8      	blx	r7
			if (ul_value == GMII_OUI_MSB) {
  401a84:	9b03      	ldr	r3, [sp, #12]
  401a86:	2b22      	cmp	r3, #34	; 0x22
  401a88:	d011      	beq.n	401aae <ethernet_phy_init+0xe2>
  401a8a:	1e6b      	subs	r3, r5, #1
		for (uc_cnt = uc_start_addr; uc_cnt <= ETH_PHY_MAX_ADDR; uc_cnt++) {
  401a8c:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
  401a90:	d1f0      	bne.n	401a74 <ethernet_phy_init+0xa8>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  401a92:	6833      	ldr	r3, [r6, #0]
  401a94:	f023 0310 	bic.w	r3, r3, #16
  401a98:	6033      	str	r3, [r6, #0]
  401a9a:	e018      	b.n	401ace <ethernet_phy_init+0x102>
		ul_clk = GMAC_NCFGR_CLK_MCK_64;
  401a9c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  401aa0:	e7cc      	b.n	401a3c <ethernet_phy_init+0x70>
		ul_clk = GMAC_NCFGR_CLK_MCK_48;
  401aa2:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
  401aa6:	e7c9      	b.n	401a3c <ethernet_phy_init+0x70>
		ul_clk = GMAC_NCFGR_CLK_MCK_32;
  401aa8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401aac:	e7c6      	b.n	401a3c <ethernet_phy_init+0x70>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  401aae:	6833      	ldr	r3, [r6, #0]
  401ab0:	f023 0310 	bic.w	r3, r3, #16
  401ab4:	6033      	str	r3, [r6, #0]
		gmac_phy_read(p_gmac, uc_phy_address, GMII_BMSR, &ul_value);
  401ab6:	ab03      	add	r3, sp, #12
  401ab8:	2201      	movs	r2, #1
  401aba:	4621      	mov	r1, r4
  401abc:	4630      	mov	r0, r6
  401abe:	4d1b      	ldr	r5, [pc, #108]	; (401b2c <ethernet_phy_init+0x160>)
  401ac0:	47a8      	blx	r5
	if (uc_phy != uc_phy_addr) {
  401ac2:	45a0      	cmp	r8, r4
  401ac4:	d003      	beq.n	401ace <ethernet_phy_init+0x102>
		ethernet_phy_reset(p_gmac, uc_phy_addr);
  401ac6:	4641      	mov	r1, r8
  401ac8:	4630      	mov	r0, r6
  401aca:	4b11      	ldr	r3, [pc, #68]	; (401b10 <ethernet_phy_init+0x144>)
  401acc:	4798      	blx	r3
}
  401ace:	2000      	movs	r0, #0
  401ad0:	b005      	add	sp, #20
  401ad2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401ad6:	6833      	ldr	r3, [r6, #0]
  401ad8:	f023 0310 	bic.w	r3, r3, #16
  401adc:	6033      	str	r3, [r6, #0]
	if (uc_rc != 0xFF) {
  401ade:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
  401ae2:	d0f4      	beq.n	401ace <ethernet_phy_init+0x102>
		gmac_phy_read(p_gmac, uc_phy_address, GMII_BMSR, &ul_value);
  401ae4:	ab03      	add	r3, sp, #12
  401ae6:	2201      	movs	r2, #1
  401ae8:	4641      	mov	r1, r8
  401aea:	4630      	mov	r0, r6
  401aec:	4c0f      	ldr	r4, [pc, #60]	; (401b2c <ethernet_phy_init+0x160>)
  401aee:	47a0      	blx	r4
  401af0:	e7ed      	b.n	401ace <ethernet_phy_init+0x102>
  401af2:	bf00      	nop
  401af4:	400e1200 	.word	0x400e1200
  401af8:	00401f1d 	.word	0x00401f1d
  401afc:	400e0e00 	.word	0x400e0e00
  401b00:	00401ee7 	.word	0x00401ee7
  401b04:	400e1400 	.word	0x400e1400
  401b08:	00401e55 	.word	0x00401e55
  401b0c:	40050000 	.word	0x40050000
  401b10:	0040196d 	.word	0x0040196d
  401b14:	0e4e1c00 	.word	0x0e4e1c00
  401b18:	09896800 	.word	0x09896800
  401b1c:	07270e00 	.word	0x07270e00
  401b20:	04c4b400 	.word	0x04c4b400
  401b24:	02625a00 	.word	0x02625a00
  401b28:	01312d00 	.word	0x01312d00
  401b2c:	00401b59 	.word	0x00401b59

00401b30 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401b30:	6943      	ldr	r3, [r0, #20]
  401b32:	f013 0f02 	tst.w	r3, #2
  401b36:	d002      	beq.n	401b3e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401b38:	61c1      	str	r1, [r0, #28]
	return 0;
  401b3a:	2000      	movs	r0, #0
  401b3c:	4770      	bx	lr
		return 1;
  401b3e:	2001      	movs	r0, #1
}
  401b40:	4770      	bx	lr

00401b42 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401b42:	6943      	ldr	r3, [r0, #20]
  401b44:	f013 0f01 	tst.w	r3, #1
  401b48:	d003      	beq.n	401b52 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401b4a:	6983      	ldr	r3, [r0, #24]
  401b4c:	700b      	strb	r3, [r1, #0]
	return 0;
  401b4e:	2000      	movs	r0, #0
  401b50:	4770      	bx	lr
		return 1;
  401b52:	2001      	movs	r0, #1
}
  401b54:	4770      	bx	lr
	...

00401b58 <gmac_phy_read>:
 *
 * \Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t gmac_phy_read(Gmac* p_gmac, uint8_t uc_phy_address, uint8_t uc_address,
		uint32_t* p_value)
{
  401b58:	b410      	push	{r4}
  401b5a:	b083      	sub	sp, #12
	while ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) == 0);
  401b5c:	6884      	ldr	r4, [r0, #8]
  401b5e:	f014 0f04 	tst.w	r4, #4
  401b62:	d0fb      	beq.n	401b5c <gmac_phy_read+0x4>
			| GMAC_MAN_REGA(uc_reg_addr)
  401b64:	0492      	lsls	r2, r2, #18
  401b66:	f402 04f8 	and.w	r4, r2, #8126464	; 0x7c0000
			| GMAC_MAN_DATA(us_data);
  401b6a:	4a11      	ldr	r2, [pc, #68]	; (401bb0 <gmac_phy_read+0x58>)
  401b6c:	4322      	orrs	r2, r4
			| GMAC_MAN_PHYA(uc_phy_addr)
  401b6e:	05c9      	lsls	r1, r1, #23
  401b70:	f001 6178 	and.w	r1, r1, #260046848	; 0xf800000
			| GMAC_MAN_DATA(us_data);
  401b74:	430a      	orrs	r2, r1
	p_gmac->GMAC_MAN = GMAC_MAN_WTN(GMAC_MAN_CODE_VALUE)
  401b76:	6342      	str	r2, [r0, #52]	; 0x34
	volatile uint32_t ul_retry_count = 0;
  401b78:	2200      	movs	r2, #0
  401b7a:	9201      	str	r2, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401b7c:	490d      	ldr	r1, [pc, #52]	; (401bb4 <gmac_phy_read+0x5c>)
	return ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) > 0);
  401b7e:	6882      	ldr	r2, [r0, #8]
	while (!gmac_is_phy_idle(p_gmac)) {
  401b80:	f012 0f04 	tst.w	r2, #4
  401b84:	d107      	bne.n	401b96 <gmac_phy_read+0x3e>
		ul_retry_count++;
  401b86:	9a01      	ldr	r2, [sp, #4]
  401b88:	3201      	adds	r2, #1
  401b8a:	9201      	str	r2, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401b8c:	9a01      	ldr	r2, [sp, #4]
  401b8e:	428a      	cmp	r2, r1
  401b90:	d9f5      	bls.n	401b7e <gmac_phy_read+0x26>
	gmac_maintain_phy(p_gmac, uc_phy_address, uc_address, 1, 0);

	if (gmac_phy_wait(p_gmac, MAC_PHY_RETRY_MAX) == GMAC_TIMEOUT) {
		return GMAC_TIMEOUT;
  401b92:	2001      	movs	r0, #1
  401b94:	e007      	b.n	401ba6 <gmac_phy_read+0x4e>
	while ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) == 0);
  401b96:	6882      	ldr	r2, [r0, #8]
  401b98:	f012 0f04 	tst.w	r2, #4
  401b9c:	d0fb      	beq.n	401b96 <gmac_phy_read+0x3e>
	return (uint16_t) (p_gmac->GMAC_MAN & GMAC_MAN_DATA_Msk);
  401b9e:	6b42      	ldr	r2, [r0, #52]	; 0x34
	}
	*p_value = gmac_get_phy_data(p_gmac);
  401ba0:	b292      	uxth	r2, r2
  401ba2:	601a      	str	r2, [r3, #0]
	return GMAC_OK;
  401ba4:	2000      	movs	r0, #0
}
  401ba6:	b003      	add	sp, #12
  401ba8:	f85d 4b04 	ldr.w	r4, [sp], #4
  401bac:	4770      	bx	lr
  401bae:	bf00      	nop
  401bb0:	60020000 	.word	0x60020000
  401bb4:	000f423f 	.word	0x000f423f

00401bb8 <gmac_phy_write>:
 *
 * \Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t gmac_phy_write(Gmac* p_gmac, uint8_t uc_phy_address,
		uint8_t uc_address, uint32_t ul_value)
{
  401bb8:	b410      	push	{r4}
  401bba:	b083      	sub	sp, #12
	while ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) == 0);
  401bbc:	6884      	ldr	r4, [r0, #8]
  401bbe:	f014 0f04 	tst.w	r4, #4
  401bc2:	d0fb      	beq.n	401bbc <gmac_phy_write+0x4>
			| GMAC_MAN_REGA(uc_reg_addr)
  401bc4:	0492      	lsls	r2, r2, #18
  401bc6:	f402 04f8 	and.w	r4, r2, #8126464	; 0x7c0000
			| GMAC_MAN_DATA(us_data);
  401bca:	4a0e      	ldr	r2, [pc, #56]	; (401c04 <gmac_phy_write+0x4c>)
  401bcc:	4322      	orrs	r2, r4
			| GMAC_MAN_PHYA(uc_phy_addr)
  401bce:	05c9      	lsls	r1, r1, #23
  401bd0:	f001 6178 	and.w	r1, r1, #260046848	; 0xf800000
			| GMAC_MAN_DATA(us_data);
  401bd4:	430a      	orrs	r2, r1
  401bd6:	b29b      	uxth	r3, r3
  401bd8:	431a      	orrs	r2, r3
	p_gmac->GMAC_MAN = GMAC_MAN_WTN(GMAC_MAN_CODE_VALUE)
  401bda:	6342      	str	r2, [r0, #52]	; 0x34
	volatile uint32_t ul_retry_count = 0;
  401bdc:	2300      	movs	r3, #0
  401bde:	9301      	str	r3, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401be0:	4a09      	ldr	r2, [pc, #36]	; (401c08 <gmac_phy_write+0x50>)
	return ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) > 0);
  401be2:	6883      	ldr	r3, [r0, #8]
	while (!gmac_is_phy_idle(p_gmac)) {
  401be4:	f013 0f04 	tst.w	r3, #4
  401be8:	d107      	bne.n	401bfa <gmac_phy_write+0x42>
		ul_retry_count++;
  401bea:	9b01      	ldr	r3, [sp, #4]
  401bec:	3301      	adds	r3, #1
  401bee:	9301      	str	r3, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401bf0:	9b01      	ldr	r3, [sp, #4]
  401bf2:	4293      	cmp	r3, r2
  401bf4:	d9f5      	bls.n	401be2 <gmac_phy_write+0x2a>
			return GMAC_TIMEOUT;
  401bf6:	2001      	movs	r0, #1
  401bf8:	e000      	b.n	401bfc <gmac_phy_write+0x44>
	return GMAC_OK;
  401bfa:	2000      	movs	r0, #0

	if (gmac_phy_wait(p_gmac, MAC_PHY_RETRY_MAX) == GMAC_TIMEOUT) {
		return GMAC_TIMEOUT;
	}
	return GMAC_OK;
}
  401bfc:	b003      	add	sp, #12
  401bfe:	f85d 4b04 	ldr.w	r4, [sp], #4
  401c02:	4770      	bx	lr
  401c04:	50020000 	.word	0x50020000
  401c08:	000f423f 	.word	0x000f423f

00401c0c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401c0c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX/2);
  401c0e:	4810      	ldr	r0, [pc, #64]	; (401c50 <sysclk_init+0x44>)
  401c10:	4b10      	ldr	r3, [pc, #64]	; (401c54 <sysclk_init+0x48>)
  401c12:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401c14:	213e      	movs	r1, #62	; 0x3e
  401c16:	2000      	movs	r0, #0
  401c18:	4b0f      	ldr	r3, [pc, #60]	; (401c58 <sysclk_init+0x4c>)
  401c1a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401c1c:	4c0f      	ldr	r4, [pc, #60]	; (401c5c <sysclk_init+0x50>)
  401c1e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  401c20:	2800      	cmp	r0, #0
  401c22:	d0fc      	beq.n	401c1e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  401c24:	4b0e      	ldr	r3, [pc, #56]	; (401c60 <sysclk_init+0x54>)
  401c26:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401c28:	4a0e      	ldr	r2, [pc, #56]	; (401c64 <sysclk_init+0x58>)
  401c2a:	4b0f      	ldr	r3, [pc, #60]	; (401c68 <sysclk_init+0x5c>)
  401c2c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  401c2e:	4c0f      	ldr	r4, [pc, #60]	; (401c6c <sysclk_init+0x60>)
  401c30:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401c32:	2800      	cmp	r0, #0
  401c34:	d0fc      	beq.n	401c30 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401c36:	2002      	movs	r0, #2
  401c38:	4b0d      	ldr	r3, [pc, #52]	; (401c70 <sysclk_init+0x64>)
  401c3a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401c3c:	2000      	movs	r0, #0
  401c3e:	4b0d      	ldr	r3, [pc, #52]	; (401c74 <sysclk_init+0x68>)
  401c40:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401c42:	4b0d      	ldr	r3, [pc, #52]	; (401c78 <sysclk_init+0x6c>)
  401c44:	4798      	blx	r3

	/* Set a flash wait state depending on the master clock frequency */
	system_init_flash(sysclk_get_cpu_hz() / CONFIG_SYSCLK_DIV);
  401c46:	4802      	ldr	r0, [pc, #8]	; (401c50 <sysclk_init+0x44>)
  401c48:	4b02      	ldr	r3, [pc, #8]	; (401c54 <sysclk_init+0x48>)
  401c4a:	4798      	blx	r3
  401c4c:	bd10      	pop	{r4, pc}
  401c4e:	bf00      	nop
  401c50:	08f0d180 	.word	0x08f0d180
  401c54:	00402319 	.word	0x00402319
  401c58:	0040209d 	.word	0x0040209d
  401c5c:	004020f1 	.word	0x004020f1
  401c60:	00402101 	.word	0x00402101
  401c64:	20183f01 	.word	0x20183f01
  401c68:	400e0600 	.word	0x400e0600
  401c6c:	00402111 	.word	0x00402111
  401c70:	00402001 	.word	0x00402001
  401c74:	00402039 	.word	0x00402039
  401c78:	0040220d 	.word	0x0040220d

00401c7c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  401c7c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401c7e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401c82:	4b6e      	ldr	r3, [pc, #440]	; (401e3c <board_init+0x1c0>)
  401c84:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401c86:	f5a3 6345 	sub.w	r3, r3, #3152	; 0xc50
  401c8a:	4a6d      	ldr	r2, [pc, #436]	; (401e40 <board_init+0x1c4>)
  401c8c:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401c8e:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
  401c92:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
  401c94:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401c98:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401c9c:	4b69      	ldr	r3, [pc, #420]	; (401e44 <board_init+0x1c8>)
  401c9e:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  401ca2:	f022 0201 	bic.w	r2, r2, #1
  401ca6:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401caa:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  401cae:	f022 0201 	bic.w	r2, r2, #1
  401cb2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb 0xF":::"memory");
  401cb6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401cba:	f3bf 8f6f 	isb	sy
  401cbe:	200a      	movs	r0, #10
  401cc0:	4c61      	ldr	r4, [pc, #388]	; (401e48 <board_init+0x1cc>)
  401cc2:	47a0      	blx	r4
  401cc4:	200b      	movs	r0, #11
  401cc6:	47a0      	blx	r4
  401cc8:	200c      	movs	r0, #12
  401cca:	47a0      	blx	r4
  401ccc:	2010      	movs	r0, #16
  401cce:	47a0      	blx	r4
  401cd0:	2011      	movs	r0, #17
  401cd2:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401cd4:	4b5d      	ldr	r3, [pc, #372]	; (401e4c <board_init+0x1d0>)
  401cd6:	f44f 7280 	mov.w	r2, #256	; 0x100
  401cda:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401cdc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401ce0:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401ce2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  401ce6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401cea:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401cec:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  401cf0:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  401cf2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401cf6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  401cf8:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  401cfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  401cfe:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401d00:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  401d04:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401d06:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401d08:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  401d0c:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401d0e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401d12:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  401d16:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  401d1a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401d1e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401d20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d24:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401d26:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401d28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401d2c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401d2e:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401d32:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401d34:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401d36:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401d3a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401d3c:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401d3e:	4844      	ldr	r0, [pc, #272]	; (401e50 <board_init+0x1d4>)
  401d40:	f8d0 1114 	ldr.w	r1, [r0, #276]	; 0x114
  401d44:	f041 0110 	orr.w	r1, r1, #16
  401d48:	f8c0 1114 	str.w	r1, [r0, #276]	; 0x114
		base->PIO_PUDR = mask;
  401d4c:	f500 20b2 	add.w	r0, r0, #364544	; 0x59000
  401d50:	2110      	movs	r1, #16
  401d52:	6601      	str	r1, [r0, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401d54:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d58:	6541      	str	r1, [r0, #84]	; 0x54
		base->PIO_IFDR = mask;
  401d5a:	6241      	str	r1, [r0, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401d5c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401d60:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401d62:	430c      	orrs	r4, r1
  401d64:	6704      	str	r4, [r0, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401d66:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401d68:	430c      	orrs	r4, r1
  401d6a:	6744      	str	r4, [r0, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401d6c:	6041      	str	r1, [r0, #4]
		base->PIO_PUDR = mask;
  401d6e:	2008      	movs	r0, #8
  401d70:	6618      	str	r0, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401d72:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d76:	6558      	str	r0, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401d78:	6258      	str	r0, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401d7a:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401d7e:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  401d80:	f024 0408 	bic.w	r4, r4, #8
  401d84:	671c      	str	r4, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401d86:	6f5c      	ldr	r4, [r3, #116]	; 0x74
  401d88:	f024 0408 	bic.w	r4, r4, #8
  401d8c:	675c      	str	r4, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401d8e:	6058      	str	r0, [r3, #4]
		base->PIO_PUDR = mask;
  401d90:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401d92:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d96:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401d98:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401d9a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401d9e:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401da0:	f020 0010 	bic.w	r0, r0, #16
  401da4:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401da6:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401da8:	f020 0010 	bic.w	r0, r0, #16
  401dac:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401dae:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401db0:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  401db4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401db8:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401dba:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401dbe:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401dc0:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401dc2:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401dc6:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401dc8:	4308      	orrs	r0, r1
  401dca:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401dcc:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401dce:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
  401dd2:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401dd4:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401dd6:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401dd8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401ddc:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401dde:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401de0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401de4:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401de6:	4311      	orrs	r1, r2
  401de8:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401dea:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401dec:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401df0:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401df2:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401df4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401df8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401dfa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401dfe:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401e00:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401e02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401e06:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401e08:	4311      	orrs	r1, r2
  401e0a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401e0c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401e0e:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
  401e12:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401e14:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401e16:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401e1a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401e1c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401e20:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401e22:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401e24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401e28:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401e2a:	4311      	orrs	r1, r2
  401e2c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401e2e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401e30:	f021 7100 	bic.w	r1, r1, #33554432	; 0x2000000
  401e34:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401e36:	605a      	str	r2, [r3, #4]
  401e38:	bd10      	pop	{r4, pc}
  401e3a:	bf00      	nop
  401e3c:	400e1850 	.word	0x400e1850
  401e40:	5a00080c 	.word	0x5a00080c
  401e44:	e000ed00 	.word	0xe000ed00
  401e48:	00402121 	.word	0x00402121
  401e4c:	400e1200 	.word	0x400e1200
  401e50:	40088000 	.word	0x40088000

00401e54 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401e54:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401e56:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401e5a:	d03a      	beq.n	401ed2 <pio_set_peripheral+0x7e>
  401e5c:	d813      	bhi.n	401e86 <pio_set_peripheral+0x32>
  401e5e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401e62:	d025      	beq.n	401eb0 <pio_set_peripheral+0x5c>
  401e64:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401e68:	d10a      	bne.n	401e80 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401e6a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401e6c:	4313      	orrs	r3, r2
  401e6e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401e70:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401e72:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401e74:	400b      	ands	r3, r1
  401e76:	ea23 0302 	bic.w	r3, r3, r2
  401e7a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401e7c:	6042      	str	r2, [r0, #4]
  401e7e:	4770      	bx	lr
	switch (ul_type) {
  401e80:	2900      	cmp	r1, #0
  401e82:	d1fb      	bne.n	401e7c <pio_set_peripheral+0x28>
  401e84:	4770      	bx	lr
  401e86:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401e8a:	d021      	beq.n	401ed0 <pio_set_peripheral+0x7c>
  401e8c:	d809      	bhi.n	401ea2 <pio_set_peripheral+0x4e>
  401e8e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401e92:	d1f3      	bne.n	401e7c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401e94:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401e96:	4313      	orrs	r3, r2
  401e98:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401e9a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401e9c:	4313      	orrs	r3, r2
  401e9e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401ea0:	e7ec      	b.n	401e7c <pio_set_peripheral+0x28>
	switch (ul_type) {
  401ea2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401ea6:	d013      	beq.n	401ed0 <pio_set_peripheral+0x7c>
  401ea8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401eac:	d010      	beq.n	401ed0 <pio_set_peripheral+0x7c>
  401eae:	e7e5      	b.n	401e7c <pio_set_peripheral+0x28>
{
  401eb0:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  401eb2:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401eb4:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401eb6:	43d3      	mvns	r3, r2
  401eb8:	4021      	ands	r1, r4
  401eba:	461c      	mov	r4, r3
  401ebc:	4019      	ands	r1, r3
  401ebe:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401ec0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401ec2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401ec4:	400b      	ands	r3, r1
  401ec6:	4023      	ands	r3, r4
  401ec8:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401eca:	6042      	str	r2, [r0, #4]
}
  401ecc:	f85d 4b04 	ldr.w	r4, [sp], #4
  401ed0:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  401ed2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401ed4:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401ed6:	400b      	ands	r3, r1
  401ed8:	ea23 0302 	bic.w	r3, r3, r2
  401edc:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401ede:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401ee0:	4313      	orrs	r3, r2
  401ee2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401ee4:	e7ca      	b.n	401e7c <pio_set_peripheral+0x28>

00401ee6 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401ee6:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401ee8:	f012 0f01 	tst.w	r2, #1
  401eec:	d10d      	bne.n	401f0a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401eee:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401ef0:	f012 0f0a 	tst.w	r2, #10
  401ef4:	d00b      	beq.n	401f0e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401ef6:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401ef8:	f012 0f02 	tst.w	r2, #2
  401efc:	d109      	bne.n	401f12 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401efe:	f012 0f08 	tst.w	r2, #8
  401f02:	d008      	beq.n	401f16 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401f04:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401f08:	e005      	b.n	401f16 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  401f0a:	6641      	str	r1, [r0, #100]	; 0x64
  401f0c:	e7f0      	b.n	401ef0 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  401f0e:	6241      	str	r1, [r0, #36]	; 0x24
  401f10:	e7f2      	b.n	401ef8 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  401f12:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401f16:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401f18:	6001      	str	r1, [r0, #0]
  401f1a:	4770      	bx	lr

00401f1c <pio_set_output>:
{
  401f1c:	b410      	push	{r4}
  401f1e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401f20:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401f22:	b94c      	cbnz	r4, 401f38 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401f24:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401f26:	b14b      	cbz	r3, 401f3c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401f28:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401f2a:	b94a      	cbnz	r2, 401f40 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401f2c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401f2e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401f30:	6001      	str	r1, [r0, #0]
}
  401f32:	f85d 4b04 	ldr.w	r4, [sp], #4
  401f36:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401f38:	6641      	str	r1, [r0, #100]	; 0x64
  401f3a:	e7f4      	b.n	401f26 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401f3c:	6541      	str	r1, [r0, #84]	; 0x54
  401f3e:	e7f4      	b.n	401f2a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401f40:	6301      	str	r1, [r0, #48]	; 0x30
  401f42:	e7f4      	b.n	401f2e <pio_set_output+0x12>

00401f44 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401f44:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401f46:	4770      	bx	lr

00401f48 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401f48:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401f4a:	4770      	bx	lr

00401f4c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401f50:	4604      	mov	r4, r0
  401f52:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401f54:	4b0e      	ldr	r3, [pc, #56]	; (401f90 <pio_handler_process+0x44>)
  401f56:	4798      	blx	r3
  401f58:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401f5a:	4620      	mov	r0, r4
  401f5c:	4b0d      	ldr	r3, [pc, #52]	; (401f94 <pio_handler_process+0x48>)
  401f5e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401f60:	4005      	ands	r5, r0
  401f62:	d013      	beq.n	401f8c <pio_handler_process+0x40>
  401f64:	4c0c      	ldr	r4, [pc, #48]	; (401f98 <pio_handler_process+0x4c>)
  401f66:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401f6a:	e003      	b.n	401f74 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401f6c:	42b4      	cmp	r4, r6
  401f6e:	d00d      	beq.n	401f8c <pio_handler_process+0x40>
  401f70:	3410      	adds	r4, #16
		while (status != 0) {
  401f72:	b15d      	cbz	r5, 401f8c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401f74:	6820      	ldr	r0, [r4, #0]
  401f76:	4540      	cmp	r0, r8
  401f78:	d1f8      	bne.n	401f6c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f7a:	6861      	ldr	r1, [r4, #4]
  401f7c:	4229      	tst	r1, r5
  401f7e:	d0f5      	beq.n	401f6c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f80:	68e3      	ldr	r3, [r4, #12]
  401f82:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f84:	6863      	ldr	r3, [r4, #4]
  401f86:	ea25 0503 	bic.w	r5, r5, r3
  401f8a:	e7ef      	b.n	401f6c <pio_handler_process+0x20>
  401f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401f90:	00401f45 	.word	0x00401f45
  401f94:	00401f49 	.word	0x00401f49
  401f98:	20407240 	.word	0x20407240

00401f9c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401f9c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401f9e:	210a      	movs	r1, #10
  401fa0:	4801      	ldr	r0, [pc, #4]	; (401fa8 <PIOA_Handler+0xc>)
  401fa2:	4b02      	ldr	r3, [pc, #8]	; (401fac <PIOA_Handler+0x10>)
  401fa4:	4798      	blx	r3
  401fa6:	bd08      	pop	{r3, pc}
  401fa8:	400e0e00 	.word	0x400e0e00
  401fac:	00401f4d 	.word	0x00401f4d

00401fb0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401fb0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401fb2:	210b      	movs	r1, #11
  401fb4:	4801      	ldr	r0, [pc, #4]	; (401fbc <PIOB_Handler+0xc>)
  401fb6:	4b02      	ldr	r3, [pc, #8]	; (401fc0 <PIOB_Handler+0x10>)
  401fb8:	4798      	blx	r3
  401fba:	bd08      	pop	{r3, pc}
  401fbc:	400e1000 	.word	0x400e1000
  401fc0:	00401f4d 	.word	0x00401f4d

00401fc4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401fc4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401fc6:	210c      	movs	r1, #12
  401fc8:	4801      	ldr	r0, [pc, #4]	; (401fd0 <PIOC_Handler+0xc>)
  401fca:	4b02      	ldr	r3, [pc, #8]	; (401fd4 <PIOC_Handler+0x10>)
  401fcc:	4798      	blx	r3
  401fce:	bd08      	pop	{r3, pc}
  401fd0:	400e1200 	.word	0x400e1200
  401fd4:	00401f4d 	.word	0x00401f4d

00401fd8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401fd8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  401fda:	2110      	movs	r1, #16
  401fdc:	4801      	ldr	r0, [pc, #4]	; (401fe4 <PIOD_Handler+0xc>)
  401fde:	4b02      	ldr	r3, [pc, #8]	; (401fe8 <PIOD_Handler+0x10>)
  401fe0:	4798      	blx	r3
  401fe2:	bd08      	pop	{r3, pc}
  401fe4:	400e1400 	.word	0x400e1400
  401fe8:	00401f4d 	.word	0x00401f4d

00401fec <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401fec:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401fee:	2111      	movs	r1, #17
  401ff0:	4801      	ldr	r0, [pc, #4]	; (401ff8 <PIOE_Handler+0xc>)
  401ff2:	4b02      	ldr	r3, [pc, #8]	; (401ffc <PIOE_Handler+0x10>)
  401ff4:	4798      	blx	r3
  401ff6:	bd08      	pop	{r3, pc}
  401ff8:	400e1600 	.word	0x400e1600
  401ffc:	00401f4d 	.word	0x00401f4d

00402000 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  402000:	2803      	cmp	r0, #3
  402002:	d011      	beq.n	402028 <pmc_mck_set_division+0x28>
  402004:	2804      	cmp	r0, #4
  402006:	d012      	beq.n	40202e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  402008:	2802      	cmp	r0, #2
  40200a:	bf0c      	ite	eq
  40200c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  402010:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402012:	4a08      	ldr	r2, [pc, #32]	; (402034 <pmc_mck_set_division+0x34>)
  402014:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402016:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40201a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  40201c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40201e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402020:	f013 0f08 	tst.w	r3, #8
  402024:	d0fb      	beq.n	40201e <pmc_mck_set_division+0x1e>
}
  402026:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  402028:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40202c:	e7f1      	b.n	402012 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40202e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  402032:	e7ee      	b.n	402012 <pmc_mck_set_division+0x12>
  402034:	400e0600 	.word	0x400e0600

00402038 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402038:	4a17      	ldr	r2, [pc, #92]	; (402098 <pmc_switch_mck_to_pllack+0x60>)
  40203a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40203c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402040:	4318      	orrs	r0, r3
  402042:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402044:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402046:	f013 0f08 	tst.w	r3, #8
  40204a:	d10a      	bne.n	402062 <pmc_switch_mck_to_pllack+0x2a>
  40204c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402050:	4911      	ldr	r1, [pc, #68]	; (402098 <pmc_switch_mck_to_pllack+0x60>)
  402052:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402054:	f012 0f08 	tst.w	r2, #8
  402058:	d103      	bne.n	402062 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40205a:	3b01      	subs	r3, #1
  40205c:	d1f9      	bne.n	402052 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40205e:	2001      	movs	r0, #1
  402060:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402062:	4a0d      	ldr	r2, [pc, #52]	; (402098 <pmc_switch_mck_to_pllack+0x60>)
  402064:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402066:	f023 0303 	bic.w	r3, r3, #3
  40206a:	f043 0302 	orr.w	r3, r3, #2
  40206e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402070:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402072:	f013 0f08 	tst.w	r3, #8
  402076:	d10a      	bne.n	40208e <pmc_switch_mck_to_pllack+0x56>
  402078:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40207c:	4906      	ldr	r1, [pc, #24]	; (402098 <pmc_switch_mck_to_pllack+0x60>)
  40207e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402080:	f012 0f08 	tst.w	r2, #8
  402084:	d105      	bne.n	402092 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402086:	3b01      	subs	r3, #1
  402088:	d1f9      	bne.n	40207e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40208a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40208c:	4770      	bx	lr
	return 0;
  40208e:	2000      	movs	r0, #0
  402090:	4770      	bx	lr
  402092:	2000      	movs	r0, #0
  402094:	4770      	bx	lr
  402096:	bf00      	nop
  402098:	400e0600 	.word	0x400e0600

0040209c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40209c:	b9a0      	cbnz	r0, 4020c8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40209e:	480e      	ldr	r0, [pc, #56]	; (4020d8 <pmc_switch_mainck_to_xtal+0x3c>)
  4020a0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4020a2:	0209      	lsls	r1, r1, #8
  4020a4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4020a6:	4a0d      	ldr	r2, [pc, #52]	; (4020dc <pmc_switch_mainck_to_xtal+0x40>)
  4020a8:	401a      	ands	r2, r3
  4020aa:	4b0d      	ldr	r3, [pc, #52]	; (4020e0 <pmc_switch_mainck_to_xtal+0x44>)
  4020ac:	4313      	orrs	r3, r2
  4020ae:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4020b0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4020b2:	4602      	mov	r2, r0
  4020b4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4020b6:	f013 0f01 	tst.w	r3, #1
  4020ba:	d0fb      	beq.n	4020b4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4020bc:	4a06      	ldr	r2, [pc, #24]	; (4020d8 <pmc_switch_mainck_to_xtal+0x3c>)
  4020be:	6a11      	ldr	r1, [r2, #32]
  4020c0:	4b08      	ldr	r3, [pc, #32]	; (4020e4 <pmc_switch_mainck_to_xtal+0x48>)
  4020c2:	430b      	orrs	r3, r1
  4020c4:	6213      	str	r3, [r2, #32]
  4020c6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4020c8:	4903      	ldr	r1, [pc, #12]	; (4020d8 <pmc_switch_mainck_to_xtal+0x3c>)
  4020ca:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4020cc:	4a06      	ldr	r2, [pc, #24]	; (4020e8 <pmc_switch_mainck_to_xtal+0x4c>)
  4020ce:	401a      	ands	r2, r3
  4020d0:	4b06      	ldr	r3, [pc, #24]	; (4020ec <pmc_switch_mainck_to_xtal+0x50>)
  4020d2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4020d4:	620b      	str	r3, [r1, #32]
  4020d6:	4770      	bx	lr
  4020d8:	400e0600 	.word	0x400e0600
  4020dc:	ffc8fffc 	.word	0xffc8fffc
  4020e0:	00370001 	.word	0x00370001
  4020e4:	01370000 	.word	0x01370000
  4020e8:	fec8fffc 	.word	0xfec8fffc
  4020ec:	01370002 	.word	0x01370002

004020f0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4020f0:	4b02      	ldr	r3, [pc, #8]	; (4020fc <pmc_osc_is_ready_mainck+0xc>)
  4020f2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4020f4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4020f8:	4770      	bx	lr
  4020fa:	bf00      	nop
  4020fc:	400e0600 	.word	0x400e0600

00402100 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402100:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402104:	4b01      	ldr	r3, [pc, #4]	; (40210c <pmc_disable_pllack+0xc>)
  402106:	629a      	str	r2, [r3, #40]	; 0x28
  402108:	4770      	bx	lr
  40210a:	bf00      	nop
  40210c:	400e0600 	.word	0x400e0600

00402110 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402110:	4b02      	ldr	r3, [pc, #8]	; (40211c <pmc_is_locked_pllack+0xc>)
  402112:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402114:	f000 0002 	and.w	r0, r0, #2
  402118:	4770      	bx	lr
  40211a:	bf00      	nop
  40211c:	400e0600 	.word	0x400e0600

00402120 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  402120:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  402124:	4b05      	ldr	r3, [pc, #20]	; (40213c <pmc_enable_periph_clk+0x1c>)
  402126:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  40212a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  40212e:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  402132:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  402136:	2000      	movs	r0, #0
  402138:	4770      	bx	lr
  40213a:	bf00      	nop
  40213c:	400e0600 	.word	0x400e0600

00402140 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402140:	e7fe      	b.n	402140 <Dummy_Handler>
	...

00402144 <Reset_Handler>:
{
  402144:	b500      	push	{lr}
  402146:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  402148:	4b25      	ldr	r3, [pc, #148]	; (4021e0 <Reset_Handler+0x9c>)
  40214a:	4a26      	ldr	r2, [pc, #152]	; (4021e4 <Reset_Handler+0xa0>)
  40214c:	429a      	cmp	r2, r3
  40214e:	d010      	beq.n	402172 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  402150:	4b25      	ldr	r3, [pc, #148]	; (4021e8 <Reset_Handler+0xa4>)
  402152:	4a23      	ldr	r2, [pc, #140]	; (4021e0 <Reset_Handler+0x9c>)
  402154:	429a      	cmp	r2, r3
  402156:	d20c      	bcs.n	402172 <Reset_Handler+0x2e>
  402158:	3b01      	subs	r3, #1
  40215a:	1a9b      	subs	r3, r3, r2
  40215c:	f023 0303 	bic.w	r3, r3, #3
  402160:	3304      	adds	r3, #4
  402162:	4413      	add	r3, r2
  402164:	491f      	ldr	r1, [pc, #124]	; (4021e4 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  402166:	f851 0b04 	ldr.w	r0, [r1], #4
  40216a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40216e:	429a      	cmp	r2, r3
  402170:	d1f9      	bne.n	402166 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  402172:	4b1e      	ldr	r3, [pc, #120]	; (4021ec <Reset_Handler+0xa8>)
  402174:	4a1e      	ldr	r2, [pc, #120]	; (4021f0 <Reset_Handler+0xac>)
  402176:	429a      	cmp	r2, r3
  402178:	d20a      	bcs.n	402190 <Reset_Handler+0x4c>
  40217a:	3b01      	subs	r3, #1
  40217c:	1a9b      	subs	r3, r3, r2
  40217e:	f023 0303 	bic.w	r3, r3, #3
  402182:	3304      	adds	r3, #4
  402184:	4413      	add	r3, r2
                *pDest++ = 0;
  402186:	2100      	movs	r1, #0
  402188:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40218c:	4293      	cmp	r3, r2
  40218e:	d1fb      	bne.n	402188 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402190:	4a18      	ldr	r2, [pc, #96]	; (4021f4 <Reset_Handler+0xb0>)
  402192:	4b19      	ldr	r3, [pc, #100]	; (4021f8 <Reset_Handler+0xb4>)
  402194:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402198:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  40219a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40219e:	fab3 f383 	clz	r3, r3
  4021a2:	095b      	lsrs	r3, r3, #5
  4021a4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4021a6:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4021a8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4021ac:	2200      	movs	r2, #0
  4021ae:	4b13      	ldr	r3, [pc, #76]	; (4021fc <Reset_Handler+0xb8>)
  4021b0:	701a      	strb	r2, [r3, #0]
	return flags;
  4021b2:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4021b4:	4a12      	ldr	r2, [pc, #72]	; (402200 <Reset_Handler+0xbc>)
  4021b6:	6813      	ldr	r3, [r2, #0]
  4021b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4021bc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  4021be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4021c2:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4021c6:	b129      	cbz	r1, 4021d4 <Reset_Handler+0x90>
		cpu_irq_enable();
  4021c8:	2201      	movs	r2, #1
  4021ca:	4b0c      	ldr	r3, [pc, #48]	; (4021fc <Reset_Handler+0xb8>)
  4021cc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  4021ce:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4021d2:	b662      	cpsie	i
        __libc_init_array();
  4021d4:	4b0b      	ldr	r3, [pc, #44]	; (402204 <Reset_Handler+0xc0>)
  4021d6:	4798      	blx	r3
        main();
  4021d8:	4b0b      	ldr	r3, [pc, #44]	; (402208 <Reset_Handler+0xc4>)
  4021da:	4798      	blx	r3
  4021dc:	e7fe      	b.n	4021dc <Reset_Handler+0x98>
  4021de:	bf00      	nop
  4021e0:	20400000 	.word	0x20400000
  4021e4:	004099fc 	.word	0x004099fc
  4021e8:	204009e8 	.word	0x204009e8
  4021ec:	20408514 	.word	0x20408514
  4021f0:	204009e8 	.word	0x204009e8
  4021f4:	e000ed00 	.word	0xe000ed00
  4021f8:	00400000 	.word	0x00400000
  4021fc:	2040001c 	.word	0x2040001c
  402200:	e000ed88 	.word	0xe000ed88
  402204:	0040301d 	.word	0x0040301d
  402208:	00402a1d 	.word	0x00402a1d

0040220c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40220c:	4b3b      	ldr	r3, [pc, #236]	; (4022fc <SystemCoreClockUpdate+0xf0>)
  40220e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402210:	f003 0303 	and.w	r3, r3, #3
  402214:	2b01      	cmp	r3, #1
  402216:	d01d      	beq.n	402254 <SystemCoreClockUpdate+0x48>
  402218:	b183      	cbz	r3, 40223c <SystemCoreClockUpdate+0x30>
  40221a:	2b02      	cmp	r3, #2
  40221c:	d036      	beq.n	40228c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40221e:	4b37      	ldr	r3, [pc, #220]	; (4022fc <SystemCoreClockUpdate+0xf0>)
  402220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402222:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402226:	2b70      	cmp	r3, #112	; 0x70
  402228:	d05f      	beq.n	4022ea <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40222a:	4b34      	ldr	r3, [pc, #208]	; (4022fc <SystemCoreClockUpdate+0xf0>)
  40222c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40222e:	4934      	ldr	r1, [pc, #208]	; (402300 <SystemCoreClockUpdate+0xf4>)
  402230:	f3c2 1202 	ubfx	r2, r2, #4, #3
  402234:	680b      	ldr	r3, [r1, #0]
  402236:	40d3      	lsrs	r3, r2
  402238:	600b      	str	r3, [r1, #0]
  40223a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40223c:	4b31      	ldr	r3, [pc, #196]	; (402304 <SystemCoreClockUpdate+0xf8>)
  40223e:	695b      	ldr	r3, [r3, #20]
  402240:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402244:	bf14      	ite	ne
  402246:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40224a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40224e:	4b2c      	ldr	r3, [pc, #176]	; (402300 <SystemCoreClockUpdate+0xf4>)
  402250:	601a      	str	r2, [r3, #0]
  402252:	e7e4      	b.n	40221e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402254:	4b29      	ldr	r3, [pc, #164]	; (4022fc <SystemCoreClockUpdate+0xf0>)
  402256:	6a1b      	ldr	r3, [r3, #32]
  402258:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40225c:	d003      	beq.n	402266 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40225e:	4a2a      	ldr	r2, [pc, #168]	; (402308 <SystemCoreClockUpdate+0xfc>)
  402260:	4b27      	ldr	r3, [pc, #156]	; (402300 <SystemCoreClockUpdate+0xf4>)
  402262:	601a      	str	r2, [r3, #0]
  402264:	e7db      	b.n	40221e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402266:	4a29      	ldr	r2, [pc, #164]	; (40230c <SystemCoreClockUpdate+0x100>)
  402268:	4b25      	ldr	r3, [pc, #148]	; (402300 <SystemCoreClockUpdate+0xf4>)
  40226a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40226c:	4b23      	ldr	r3, [pc, #140]	; (4022fc <SystemCoreClockUpdate+0xf0>)
  40226e:	6a1b      	ldr	r3, [r3, #32]
  402270:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402274:	2b10      	cmp	r3, #16
  402276:	d005      	beq.n	402284 <SystemCoreClockUpdate+0x78>
  402278:	2b20      	cmp	r3, #32
  40227a:	d1d0      	bne.n	40221e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  40227c:	4a22      	ldr	r2, [pc, #136]	; (402308 <SystemCoreClockUpdate+0xfc>)
  40227e:	4b20      	ldr	r3, [pc, #128]	; (402300 <SystemCoreClockUpdate+0xf4>)
  402280:	601a      	str	r2, [r3, #0]
          break;
  402282:	e7cc      	b.n	40221e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  402284:	4a22      	ldr	r2, [pc, #136]	; (402310 <SystemCoreClockUpdate+0x104>)
  402286:	4b1e      	ldr	r3, [pc, #120]	; (402300 <SystemCoreClockUpdate+0xf4>)
  402288:	601a      	str	r2, [r3, #0]
          break;
  40228a:	e7c8      	b.n	40221e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40228c:	4b1b      	ldr	r3, [pc, #108]	; (4022fc <SystemCoreClockUpdate+0xf0>)
  40228e:	6a1b      	ldr	r3, [r3, #32]
  402290:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402294:	d016      	beq.n	4022c4 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402296:	4a1c      	ldr	r2, [pc, #112]	; (402308 <SystemCoreClockUpdate+0xfc>)
  402298:	4b19      	ldr	r3, [pc, #100]	; (402300 <SystemCoreClockUpdate+0xf4>)
  40229a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40229c:	4b17      	ldr	r3, [pc, #92]	; (4022fc <SystemCoreClockUpdate+0xf0>)
  40229e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4022a0:	f003 0303 	and.w	r3, r3, #3
  4022a4:	2b02      	cmp	r3, #2
  4022a6:	d1ba      	bne.n	40221e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4022a8:	4a14      	ldr	r2, [pc, #80]	; (4022fc <SystemCoreClockUpdate+0xf0>)
  4022aa:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4022ac:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4022ae:	4814      	ldr	r0, [pc, #80]	; (402300 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4022b0:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4022b4:	6803      	ldr	r3, [r0, #0]
  4022b6:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4022ba:	b2d2      	uxtb	r2, r2
  4022bc:	fbb3 f3f2 	udiv	r3, r3, r2
  4022c0:	6003      	str	r3, [r0, #0]
  4022c2:	e7ac      	b.n	40221e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4022c4:	4a11      	ldr	r2, [pc, #68]	; (40230c <SystemCoreClockUpdate+0x100>)
  4022c6:	4b0e      	ldr	r3, [pc, #56]	; (402300 <SystemCoreClockUpdate+0xf4>)
  4022c8:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4022ca:	4b0c      	ldr	r3, [pc, #48]	; (4022fc <SystemCoreClockUpdate+0xf0>)
  4022cc:	6a1b      	ldr	r3, [r3, #32]
  4022ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4022d2:	2b10      	cmp	r3, #16
  4022d4:	d005      	beq.n	4022e2 <SystemCoreClockUpdate+0xd6>
  4022d6:	2b20      	cmp	r3, #32
  4022d8:	d1e0      	bne.n	40229c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4022da:	4a0b      	ldr	r2, [pc, #44]	; (402308 <SystemCoreClockUpdate+0xfc>)
  4022dc:	4b08      	ldr	r3, [pc, #32]	; (402300 <SystemCoreClockUpdate+0xf4>)
  4022de:	601a      	str	r2, [r3, #0]
          break;
  4022e0:	e7dc      	b.n	40229c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4022e2:	4a0b      	ldr	r2, [pc, #44]	; (402310 <SystemCoreClockUpdate+0x104>)
  4022e4:	4b06      	ldr	r3, [pc, #24]	; (402300 <SystemCoreClockUpdate+0xf4>)
  4022e6:	601a      	str	r2, [r3, #0]
          break;
  4022e8:	e7d8      	b.n	40229c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4022ea:	4a05      	ldr	r2, [pc, #20]	; (402300 <SystemCoreClockUpdate+0xf4>)
  4022ec:	6813      	ldr	r3, [r2, #0]
  4022ee:	4909      	ldr	r1, [pc, #36]	; (402314 <SystemCoreClockUpdate+0x108>)
  4022f0:	fba1 1303 	umull	r1, r3, r1, r3
  4022f4:	085b      	lsrs	r3, r3, #1
  4022f6:	6013      	str	r3, [r2, #0]
  4022f8:	4770      	bx	lr
  4022fa:	bf00      	nop
  4022fc:	400e0600 	.word	0x400e0600
  402300:	20400020 	.word	0x20400020
  402304:	400e1810 	.word	0x400e1810
  402308:	00b71b00 	.word	0x00b71b00
  40230c:	003d0900 	.word	0x003d0900
  402310:	007a1200 	.word	0x007a1200
  402314:	aaaaaaab 	.word	0xaaaaaaab

00402318 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402318:	4b16      	ldr	r3, [pc, #88]	; (402374 <system_init_flash+0x5c>)
  40231a:	4298      	cmp	r0, r3
  40231c:	d913      	bls.n	402346 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40231e:	4b16      	ldr	r3, [pc, #88]	; (402378 <system_init_flash+0x60>)
  402320:	4298      	cmp	r0, r3
  402322:	d915      	bls.n	402350 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402324:	4b15      	ldr	r3, [pc, #84]	; (40237c <system_init_flash+0x64>)
  402326:	4298      	cmp	r0, r3
  402328:	d916      	bls.n	402358 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40232a:	4b15      	ldr	r3, [pc, #84]	; (402380 <system_init_flash+0x68>)
  40232c:	4298      	cmp	r0, r3
  40232e:	d917      	bls.n	402360 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402330:	4b14      	ldr	r3, [pc, #80]	; (402384 <system_init_flash+0x6c>)
  402332:	4298      	cmp	r0, r3
  402334:	d918      	bls.n	402368 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402336:	4b14      	ldr	r3, [pc, #80]	; (402388 <system_init_flash+0x70>)
  402338:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40233a:	bf94      	ite	ls
  40233c:	4a13      	ldrls	r2, [pc, #76]	; (40238c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40233e:	4a14      	ldrhi	r2, [pc, #80]	; (402390 <system_init_flash+0x78>)
  402340:	4b14      	ldr	r3, [pc, #80]	; (402394 <system_init_flash+0x7c>)
  402342:	601a      	str	r2, [r3, #0]
  402344:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402346:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40234a:	4b12      	ldr	r3, [pc, #72]	; (402394 <system_init_flash+0x7c>)
  40234c:	601a      	str	r2, [r3, #0]
  40234e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402350:	4a11      	ldr	r2, [pc, #68]	; (402398 <system_init_flash+0x80>)
  402352:	4b10      	ldr	r3, [pc, #64]	; (402394 <system_init_flash+0x7c>)
  402354:	601a      	str	r2, [r3, #0]
  402356:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402358:	4a10      	ldr	r2, [pc, #64]	; (40239c <system_init_flash+0x84>)
  40235a:	4b0e      	ldr	r3, [pc, #56]	; (402394 <system_init_flash+0x7c>)
  40235c:	601a      	str	r2, [r3, #0]
  40235e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402360:	4a0f      	ldr	r2, [pc, #60]	; (4023a0 <system_init_flash+0x88>)
  402362:	4b0c      	ldr	r3, [pc, #48]	; (402394 <system_init_flash+0x7c>)
  402364:	601a      	str	r2, [r3, #0]
  402366:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402368:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40236c:	4b09      	ldr	r3, [pc, #36]	; (402394 <system_init_flash+0x7c>)
  40236e:	601a      	str	r2, [r3, #0]
  402370:	4770      	bx	lr
  402372:	bf00      	nop
  402374:	015ef3bf 	.word	0x015ef3bf
  402378:	02bde77f 	.word	0x02bde77f
  40237c:	041cdb3f 	.word	0x041cdb3f
  402380:	057bceff 	.word	0x057bceff
  402384:	06dac2bf 	.word	0x06dac2bf
  402388:	0839b67f 	.word	0x0839b67f
  40238c:	04000500 	.word	0x04000500
  402390:	04000600 	.word	0x04000600
  402394:	400e0c00 	.word	0x400e0c00
  402398:	04000100 	.word	0x04000100
  40239c:	04000200 	.word	0x04000200
  4023a0:	04000300 	.word	0x04000300

004023a4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4023a4:	4b0a      	ldr	r3, [pc, #40]	; (4023d0 <_sbrk+0x2c>)
  4023a6:	681b      	ldr	r3, [r3, #0]
  4023a8:	b153      	cbz	r3, 4023c0 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4023aa:	4b09      	ldr	r3, [pc, #36]	; (4023d0 <_sbrk+0x2c>)
  4023ac:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4023ae:	181a      	adds	r2, r3, r0
  4023b0:	4908      	ldr	r1, [pc, #32]	; (4023d4 <_sbrk+0x30>)
  4023b2:	4291      	cmp	r1, r2
  4023b4:	db08      	blt.n	4023c8 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4023b6:	4610      	mov	r0, r2
  4023b8:	4a05      	ldr	r2, [pc, #20]	; (4023d0 <_sbrk+0x2c>)
  4023ba:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4023bc:	4618      	mov	r0, r3
  4023be:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4023c0:	4a05      	ldr	r2, [pc, #20]	; (4023d8 <_sbrk+0x34>)
  4023c2:	4b03      	ldr	r3, [pc, #12]	; (4023d0 <_sbrk+0x2c>)
  4023c4:	601a      	str	r2, [r3, #0]
  4023c6:	e7f0      	b.n	4023aa <_sbrk+0x6>
		return (caddr_t) -1;	
  4023c8:	f04f 30ff 	mov.w	r0, #4294967295
}
  4023cc:	4770      	bx	lr
  4023ce:	bf00      	nop
  4023d0:	204072b0 	.word	0x204072b0
  4023d4:	2045fffc 	.word	0x2045fffc
  4023d8:	2040a718 	.word	0x2040a718

004023dc <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4023dc:	f04f 30ff 	mov.w	r0, #4294967295
  4023e0:	4770      	bx	lr

004023e2 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4023e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4023e6:	604b      	str	r3, [r1, #4]

	return 0;
}
  4023e8:	2000      	movs	r0, #0
  4023ea:	4770      	bx	lr

004023ec <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4023ec:	2001      	movs	r0, #1
  4023ee:	4770      	bx	lr

004023f0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4023f0:	2000      	movs	r0, #0
  4023f2:	4770      	bx	lr

004023f4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4023f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4023f6:	b083      	sub	sp, #12
  4023f8:	4605      	mov	r5, r0
  4023fa:	460c      	mov	r4, r1
	uint32_t val = 0;
  4023fc:	2300      	movs	r3, #0
  4023fe:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402400:	4b2a      	ldr	r3, [pc, #168]	; (4024ac <usart_serial_getchar+0xb8>)
  402402:	4298      	cmp	r0, r3
  402404:	d013      	beq.n	40242e <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402406:	4b2a      	ldr	r3, [pc, #168]	; (4024b0 <usart_serial_getchar+0xbc>)
  402408:	4298      	cmp	r0, r3
  40240a:	d018      	beq.n	40243e <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40240c:	4b29      	ldr	r3, [pc, #164]	; (4024b4 <usart_serial_getchar+0xc0>)
  40240e:	4298      	cmp	r0, r3
  402410:	d01d      	beq.n	40244e <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402412:	4b29      	ldr	r3, [pc, #164]	; (4024b8 <usart_serial_getchar+0xc4>)
  402414:	429d      	cmp	r5, r3
  402416:	d022      	beq.n	40245e <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402418:	4b28      	ldr	r3, [pc, #160]	; (4024bc <usart_serial_getchar+0xc8>)
  40241a:	429d      	cmp	r5, r3
  40241c:	d027      	beq.n	40246e <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40241e:	4b28      	ldr	r3, [pc, #160]	; (4024c0 <usart_serial_getchar+0xcc>)
  402420:	429d      	cmp	r5, r3
  402422:	d02e      	beq.n	402482 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402424:	4b27      	ldr	r3, [pc, #156]	; (4024c4 <usart_serial_getchar+0xd0>)
  402426:	429d      	cmp	r5, r3
  402428:	d035      	beq.n	402496 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40242a:	b003      	add	sp, #12
  40242c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  40242e:	461f      	mov	r7, r3
  402430:	4e25      	ldr	r6, [pc, #148]	; (4024c8 <usart_serial_getchar+0xd4>)
  402432:	4621      	mov	r1, r4
  402434:	4638      	mov	r0, r7
  402436:	47b0      	blx	r6
  402438:	2800      	cmp	r0, #0
  40243a:	d1fa      	bne.n	402432 <usart_serial_getchar+0x3e>
  40243c:	e7e9      	b.n	402412 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  40243e:	461f      	mov	r7, r3
  402440:	4e21      	ldr	r6, [pc, #132]	; (4024c8 <usart_serial_getchar+0xd4>)
  402442:	4621      	mov	r1, r4
  402444:	4638      	mov	r0, r7
  402446:	47b0      	blx	r6
  402448:	2800      	cmp	r0, #0
  40244a:	d1fa      	bne.n	402442 <usart_serial_getchar+0x4e>
  40244c:	e7e4      	b.n	402418 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  40244e:	461f      	mov	r7, r3
  402450:	4e1d      	ldr	r6, [pc, #116]	; (4024c8 <usart_serial_getchar+0xd4>)
  402452:	4621      	mov	r1, r4
  402454:	4638      	mov	r0, r7
  402456:	47b0      	blx	r6
  402458:	2800      	cmp	r0, #0
  40245a:	d1fa      	bne.n	402452 <usart_serial_getchar+0x5e>
  40245c:	e7df      	b.n	40241e <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  40245e:	461f      	mov	r7, r3
  402460:	4e19      	ldr	r6, [pc, #100]	; (4024c8 <usart_serial_getchar+0xd4>)
  402462:	4621      	mov	r1, r4
  402464:	4638      	mov	r0, r7
  402466:	47b0      	blx	r6
  402468:	2800      	cmp	r0, #0
  40246a:	d1fa      	bne.n	402462 <usart_serial_getchar+0x6e>
  40246c:	e7da      	b.n	402424 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  40246e:	461e      	mov	r6, r3
  402470:	4d16      	ldr	r5, [pc, #88]	; (4024cc <usart_serial_getchar+0xd8>)
  402472:	a901      	add	r1, sp, #4
  402474:	4630      	mov	r0, r6
  402476:	47a8      	blx	r5
  402478:	2800      	cmp	r0, #0
  40247a:	d1fa      	bne.n	402472 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  40247c:	9b01      	ldr	r3, [sp, #4]
  40247e:	7023      	strb	r3, [r4, #0]
  402480:	e7d3      	b.n	40242a <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402482:	461e      	mov	r6, r3
  402484:	4d11      	ldr	r5, [pc, #68]	; (4024cc <usart_serial_getchar+0xd8>)
  402486:	a901      	add	r1, sp, #4
  402488:	4630      	mov	r0, r6
  40248a:	47a8      	blx	r5
  40248c:	2800      	cmp	r0, #0
  40248e:	d1fa      	bne.n	402486 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  402490:	9b01      	ldr	r3, [sp, #4]
  402492:	7023      	strb	r3, [r4, #0]
  402494:	e7c9      	b.n	40242a <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402496:	461e      	mov	r6, r3
  402498:	4d0c      	ldr	r5, [pc, #48]	; (4024cc <usart_serial_getchar+0xd8>)
  40249a:	a901      	add	r1, sp, #4
  40249c:	4630      	mov	r0, r6
  40249e:	47a8      	blx	r5
  4024a0:	2800      	cmp	r0, #0
  4024a2:	d1fa      	bne.n	40249a <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  4024a4:	9b01      	ldr	r3, [sp, #4]
  4024a6:	7023      	strb	r3, [r4, #0]
}
  4024a8:	e7bf      	b.n	40242a <usart_serial_getchar+0x36>
  4024aa:	bf00      	nop
  4024ac:	400e0800 	.word	0x400e0800
  4024b0:	400e0a00 	.word	0x400e0a00
  4024b4:	400e1a00 	.word	0x400e1a00
  4024b8:	400e1c00 	.word	0x400e1c00
  4024bc:	40024000 	.word	0x40024000
  4024c0:	40028000 	.word	0x40028000
  4024c4:	4002c000 	.word	0x4002c000
  4024c8:	00401b43 	.word	0x00401b43
  4024cc:	00400af7 	.word	0x00400af7

004024d0 <usart_serial_putchar>:
{
  4024d0:	b570      	push	{r4, r5, r6, lr}
  4024d2:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4024d4:	4b2a      	ldr	r3, [pc, #168]	; (402580 <usart_serial_putchar+0xb0>)
  4024d6:	4298      	cmp	r0, r3
  4024d8:	d013      	beq.n	402502 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4024da:	4b2a      	ldr	r3, [pc, #168]	; (402584 <usart_serial_putchar+0xb4>)
  4024dc:	4298      	cmp	r0, r3
  4024de:	d019      	beq.n	402514 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4024e0:	4b29      	ldr	r3, [pc, #164]	; (402588 <usart_serial_putchar+0xb8>)
  4024e2:	4298      	cmp	r0, r3
  4024e4:	d01f      	beq.n	402526 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4024e6:	4b29      	ldr	r3, [pc, #164]	; (40258c <usart_serial_putchar+0xbc>)
  4024e8:	4298      	cmp	r0, r3
  4024ea:	d025      	beq.n	402538 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4024ec:	4b28      	ldr	r3, [pc, #160]	; (402590 <usart_serial_putchar+0xc0>)
  4024ee:	4298      	cmp	r0, r3
  4024f0:	d02b      	beq.n	40254a <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4024f2:	4b28      	ldr	r3, [pc, #160]	; (402594 <usart_serial_putchar+0xc4>)
  4024f4:	4298      	cmp	r0, r3
  4024f6:	d031      	beq.n	40255c <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4024f8:	4b27      	ldr	r3, [pc, #156]	; (402598 <usart_serial_putchar+0xc8>)
  4024fa:	4298      	cmp	r0, r3
  4024fc:	d037      	beq.n	40256e <usart_serial_putchar+0x9e>
	return 0;
  4024fe:	2000      	movs	r0, #0
}
  402500:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402502:	461e      	mov	r6, r3
  402504:	4d25      	ldr	r5, [pc, #148]	; (40259c <usart_serial_putchar+0xcc>)
  402506:	4621      	mov	r1, r4
  402508:	4630      	mov	r0, r6
  40250a:	47a8      	blx	r5
  40250c:	2800      	cmp	r0, #0
  40250e:	d1fa      	bne.n	402506 <usart_serial_putchar+0x36>
		return 1;
  402510:	2001      	movs	r0, #1
  402512:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402514:	461e      	mov	r6, r3
  402516:	4d21      	ldr	r5, [pc, #132]	; (40259c <usart_serial_putchar+0xcc>)
  402518:	4621      	mov	r1, r4
  40251a:	4630      	mov	r0, r6
  40251c:	47a8      	blx	r5
  40251e:	2800      	cmp	r0, #0
  402520:	d1fa      	bne.n	402518 <usart_serial_putchar+0x48>
		return 1;
  402522:	2001      	movs	r0, #1
  402524:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402526:	461e      	mov	r6, r3
  402528:	4d1c      	ldr	r5, [pc, #112]	; (40259c <usart_serial_putchar+0xcc>)
  40252a:	4621      	mov	r1, r4
  40252c:	4630      	mov	r0, r6
  40252e:	47a8      	blx	r5
  402530:	2800      	cmp	r0, #0
  402532:	d1fa      	bne.n	40252a <usart_serial_putchar+0x5a>
		return 1;
  402534:	2001      	movs	r0, #1
  402536:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402538:	461e      	mov	r6, r3
  40253a:	4d18      	ldr	r5, [pc, #96]	; (40259c <usart_serial_putchar+0xcc>)
  40253c:	4621      	mov	r1, r4
  40253e:	4630      	mov	r0, r6
  402540:	47a8      	blx	r5
  402542:	2800      	cmp	r0, #0
  402544:	d1fa      	bne.n	40253c <usart_serial_putchar+0x6c>
		return 1;
  402546:	2001      	movs	r0, #1
  402548:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40254a:	461e      	mov	r6, r3
  40254c:	4d14      	ldr	r5, [pc, #80]	; (4025a0 <usart_serial_putchar+0xd0>)
  40254e:	4621      	mov	r1, r4
  402550:	4630      	mov	r0, r6
  402552:	47a8      	blx	r5
  402554:	2800      	cmp	r0, #0
  402556:	d1fa      	bne.n	40254e <usart_serial_putchar+0x7e>
		return 1;
  402558:	2001      	movs	r0, #1
  40255a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40255c:	461e      	mov	r6, r3
  40255e:	4d10      	ldr	r5, [pc, #64]	; (4025a0 <usart_serial_putchar+0xd0>)
  402560:	4621      	mov	r1, r4
  402562:	4630      	mov	r0, r6
  402564:	47a8      	blx	r5
  402566:	2800      	cmp	r0, #0
  402568:	d1fa      	bne.n	402560 <usart_serial_putchar+0x90>
		return 1;
  40256a:	2001      	movs	r0, #1
  40256c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40256e:	461e      	mov	r6, r3
  402570:	4d0b      	ldr	r5, [pc, #44]	; (4025a0 <usart_serial_putchar+0xd0>)
  402572:	4621      	mov	r1, r4
  402574:	4630      	mov	r0, r6
  402576:	47a8      	blx	r5
  402578:	2800      	cmp	r0, #0
  40257a:	d1fa      	bne.n	402572 <usart_serial_putchar+0xa2>
		return 1;
  40257c:	2001      	movs	r0, #1
  40257e:	bd70      	pop	{r4, r5, r6, pc}
  402580:	400e0800 	.word	0x400e0800
  402584:	400e0a00 	.word	0x400e0a00
  402588:	400e1a00 	.word	0x400e1a00
  40258c:	400e1c00 	.word	0x400e1c00
  402590:	40024000 	.word	0x40024000
  402594:	40028000 	.word	0x40028000
  402598:	4002c000 	.word	0x4002c000
  40259c:	00401b31 	.word	0x00401b31
  4025a0:	00400ae1 	.word	0x00400ae1

004025a4 <fill_ArtNode>:
	}
	return 1;
}

void fill_ArtNode(T_ArtNode *node)
{
  4025a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4025a6:	4604      	mov	r4, r0
	
	//fill to 0's
	memset (node, 0, sizeof(node));
  4025a8:	4603      	mov	r3, r0
  4025aa:	2200      	movs	r2, #0
  4025ac:	f843 2bd8 	str.w	r2, [r3], #216
	
	//fill data
	memcpy (node->mac, factory_mac, 6);                   // the mac address of node
  4025b0:	4a3c      	ldr	r2, [pc, #240]	; (4026a4 <fill_ArtNode+0x100>)
  4025b2:	6810      	ldr	r0, [r2, #0]
  4025b4:	f8c4 00d8 	str.w	r0, [r4, #216]	; 0xd8
  4025b8:	8892      	ldrh	r2, [r2, #4]
  4025ba:	809a      	strh	r2, [r3, #4]
	memcpy (node->localIp, factory_localIp, 4);           // the IP address of node
  4025bc:	4b3a      	ldr	r3, [pc, #232]	; (4026a8 <fill_ArtNode+0x104>)
  4025be:	681b      	ldr	r3, [r3, #0]
  4025c0:	f8c4 300a 	str.w	r3, [r4, #10]
	memcpy (node->broadcastIp, factory_broadcastIp, 4);   // broadcast IP address
  4025c4:	4b39      	ldr	r3, [pc, #228]	; (4026ac <fill_ArtNode+0x108>)
  4025c6:	681b      	ldr	r3, [r3, #0]
  4025c8:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
	memcpy (node->gateway, factory_gateway, 4);           // gateway IP address
  4025cc:	4b38      	ldr	r3, [pc, #224]	; (4026b0 <fill_ArtNode+0x10c>)
  4025ce:	681b      	ldr	r3, [r3, #0]
  4025d0:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	memcpy (node->subnetMask, factory_subnetMask, 4);     // network mask (art-net use 'A' network type)
  4025d4:	4b37      	ldr	r3, [pc, #220]	; (4026b4 <fill_ArtNode+0x110>)
  4025d6:	681b      	ldr	r3, [r3, #0]
  4025d8:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4
	
	sprintf((char *)node->id, "Art-Net\0"); // *** don't change never ***
  4025dc:	4f36      	ldr	r7, [pc, #216]	; (4026b8 <fill_ArtNode+0x114>)
  4025de:	463a      	mov	r2, r7
  4025e0:	ca03      	ldmia	r2!, {r0, r1}
  4025e2:	6020      	str	r0, [r4, #0]
  4025e4:	6061      	str	r1, [r4, #4]
	sprintf((char *)node->shortname, "Control node\0");
  4025e6:	f107 050c 	add.w	r5, r7, #12
  4025ea:	cd07      	ldmia	r5!, {r0, r1, r2}
  4025ec:	f8c4 001a 	str.w	r0, [r4, #26]
  4025f0:	f8c4 101e 	str.w	r1, [r4, #30]
  4025f4:	f8c4 2022 	str.w	r2, [r4, #34]	; 0x22
  4025f8:	782a      	ldrb	r2, [r5, #0]
  4025fa:	f884 2026 	strb.w	r2, [r4, #38]	; 0x26
	sprintf((char *)node->longname, "Interactive System Master Control Node (c) Robbie Smedts\0");
  4025fe:	f107 061c 	add.w	r6, r7, #28
  402602:	f104 052c 	add.w	r5, r4, #44	; 0x2c
  402606:	374c      	adds	r7, #76	; 0x4c
  402608:	46b6      	mov	lr, r6
  40260a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  40260e:	6028      	str	r0, [r5, #0]
  402610:	6069      	str	r1, [r5, #4]
  402612:	60aa      	str	r2, [r5, #8]
  402614:	60eb      	str	r3, [r5, #12]
  402616:	4676      	mov	r6, lr
  402618:	3510      	adds	r5, #16
  40261a:	45be      	cmp	lr, r7
  40261c:	d1f4      	bne.n	402608 <fill_ArtNode+0x64>
  40261e:	ce03      	ldmia	r6!, {r0, r1}
  402620:	6028      	str	r0, [r5, #0]
  402622:	6069      	str	r1, [r5, #4]
  402624:	7833      	ldrb	r3, [r6, #0]
  402626:	722b      	strb	r3, [r5, #8]
	
	memset (node->porttypes,  0x80, 4);
  402628:	f04f 3380 	mov.w	r3, #2155905152	; 0x80808080
  40262c:	f8c4 30ae 	str.w	r3, [r4, #174]	; 0xae
	memset (node->goodinput,  0x08, 4);
  402630:	f04f 3308 	mov.w	r3, #134744072	; 0x8080808
  402634:	f8c4 30b2 	str.w	r3, [r4, #178]	; 0xb2
	//memset (node->goodoutput, 0x00, 4);
	
	
	node->subH           = 0x00;        // high byte of the Node Subnet Address (This field is currently unused and set to zero. It is
  402638:	2300      	movs	r3, #0
  40263a:	74a3      	strb	r3, [r4, #18]
	// provided to allow future expansion.) (art-net III)
	node->sub            = 0x00;        // low byte of the Node Subnet Address
  40263c:	74e3      	strb	r3, [r4, #19]
	
	// **************************** art-net address of universes **********************************
	node->swout      [0] = 0x00;        // This array defines the 8 bit Universe address of the available output channels.
  40263e:	f884 30be 	strb.w	r3, [r4, #190]	; 0xbe
	node->swout      [1] = 0x01;        // values from 0x00 to 0xFF
  402642:	2201      	movs	r2, #1
  402644:	f884 20bf 	strb.w	r2, [r4, #191]	; 0xbf
	node->swout      [2] = 0x02;
  402648:	2002      	movs	r0, #2
  40264a:	f884 00c0 	strb.w	r0, [r4, #192]	; 0xc0
	node->swout      [3] = 0x03;
  40264e:	2103      	movs	r1, #3
  402650:	f884 10c1 	strb.w	r1, [r4, #193]	; 0xc1
	
	// not implemented yet
	node->swin       [0] = 0x00;        // This array defines the 8 bit Universe address of the available input channels.
  402654:	f884 30ba 	strb.w	r3, [r4, #186]	; 0xba
	node->swin       [1] = 0x01;        // values from 0x00 to 0xFF
  402658:	f884 20bb 	strb.w	r2, [r4, #187]	; 0xbb
	node->swin       [2] = 0x02;
  40265c:	f884 00bc 	strb.w	r0, [r4, #188]	; 0xbc
	node->swin       [3] = 0x03;
  402660:	f884 10bd 	strb.w	r1, [r4, #189]	; 0xbd
	

	node->goodoutput [0] = 0x80;
  402664:	2180      	movs	r1, #128	; 0x80
  402666:	f884 10b6 	strb.w	r1, [r4, #182]	; 0xb6

	node->etsamanH = 'S';        // The ESTA manufacturer code.
  40266a:	2153      	movs	r1, #83	; 0x53
  40266c:	7621      	strb	r1, [r4, #24]
	node->etsamanL = 'R';        // The ESTA manufacturer code.
  40266e:	2152      	movs	r1, #82	; 0x52
  402670:	7661      	strb	r1, [r4, #25]
	node->localPort  = 0x1936;   // artnet UDP port is by default 6454 (0x1936)
  402672:	f641 1136 	movw	r1, #6454	; 0x1936
  402676:	81e1      	strh	r1, [r4, #14]
	node->verH       = 0;        // high byte of Node firmware revision number.
  402678:	7423      	strb	r3, [r4, #16]
	node->ver        = 1;        // low byte of Node firmware revision number.
  40267a:	7462      	strb	r2, [r4, #17]
	node->ProVerH    = 0;        // high byte of the Art-Net protocol revision number.
  40267c:	f884 30de 	strb.w	r3, [r4, #222]	; 0xde
	node->ProVer     = 14;       // low byte of the Art-Net protocol revision number.
  402680:	220e      	movs	r2, #14
  402682:	f884 20df 	strb.w	r2, [r4, #223]	; 0xdf
	node->oemH       = 0;        // high byte of the oem value.
  402686:	7523      	strb	r3, [r4, #20]
	node->oem        = 0xFF;     // low byte of the oem value. (0x00FF = developer code)
  402688:	22ff      	movs	r2, #255	; 0xff
  40268a:	7562      	strb	r2, [r4, #21]
	node->ubea       = 0;        // This field contains the firmware version of the User Bios Extension Area (UBEA). 0 if not used
  40268c:	75a3      	strb	r3, [r4, #22]
	node->status     = 0x08;
  40268e:	2208      	movs	r2, #8
  402690:	75e2      	strb	r2, [r4, #23]
	node->swvideo    = 0;
  402692:	f884 30c2 	strb.w	r3, [r4, #194]	; 0xc2
	node->swmacro    = 0;
  402696:	f884 30c3 	strb.w	r3, [r4, #195]	; 0xc3
	node->swremote   = 0;
  40269a:	f884 30c4 	strb.w	r3, [r4, #196]	; 0xc4
	node->style      = 0;        // StNode style - A DMX to/from Art-Net device
  40269e:	f884 30c5 	strb.w	r3, [r4, #197]	; 0xc5
  4026a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4026a4:	20400030 	.word	0x20400030
  4026a8:	2040002c 	.word	0x2040002c
  4026ac:	20400024 	.word	0x20400024
  4026b0:	20400028 	.word	0x20400028
  4026b4:	20400038 	.word	0x20400038
  4026b8:	00409504 	.word	0x00409504

004026bc <fill_ArtPollReply>:
}

void fill_ArtPollReply(T_ArtPollReply *poll_reply, T_ArtNode *node)
{
  4026bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4026be:	4604      	mov	r4, r0
  4026c0:	460d      	mov	r5, r1
	//fill to 0's
	memset (poll_reply, 0, sizeof(poll_reply));
  4026c2:	2300      	movs	r3, #0
  4026c4:	6003      	str	r3, [r0, #0]
	
	//copy data from node
	memcpy (poll_reply->ID, node->id, sizeof(poll_reply->ID));
  4026c6:	680a      	ldr	r2, [r1, #0]
  4026c8:	684b      	ldr	r3, [r1, #4]
  4026ca:	6002      	str	r2, [r0, #0]
  4026cc:	6043      	str	r3, [r0, #4]
	memcpy (poll_reply->BoxAddr.IP, node->localIp, sizeof(poll_reply->BoxAddr.IP));
  4026ce:	f8d1 300a 	ldr.w	r3, [r1, #10]
  4026d2:	f8c0 300a 	str.w	r3, [r0, #10]
	memcpy (poll_reply->Mac, node->mac, sizeof(poll_reply->Mac));
  4026d6:	460b      	mov	r3, r1
  4026d8:	f853 2fd8 	ldr.w	r2, [r3, #216]!
  4026dc:	f8c0 20c9 	str.w	r2, [r0, #201]	; 0xc9
  4026e0:	889b      	ldrh	r3, [r3, #4]
  4026e2:	f8a0 30cd 	strh.w	r3, [r0, #205]	; 0xcd
	memcpy (poll_reply->ShortName, node->shortname, sizeof(poll_reply->ShortName));
  4026e6:	460b      	mov	r3, r1
  4026e8:	f853 7f1a 	ldr.w	r7, [r3, #26]!
  4026ec:	685e      	ldr	r6, [r3, #4]
  4026ee:	6898      	ldr	r0, [r3, #8]
  4026f0:	68d9      	ldr	r1, [r3, #12]
  4026f2:	f8c4 701a 	str.w	r7, [r4, #26]
  4026f6:	f8c4 601e 	str.w	r6, [r4, #30]
  4026fa:	f8c4 0022 	str.w	r0, [r4, #34]	; 0x22
  4026fe:	f8c4 1026 	str.w	r1, [r4, #38]	; 0x26
  402702:	8a1b      	ldrh	r3, [r3, #16]
  402704:	8563      	strh	r3, [r4, #42]	; 0x2a
	memcpy (poll_reply->LongName, node->longname, sizeof(poll_reply->LongName));
  402706:	f105 032c 	add.w	r3, r5, #44	; 0x2c
  40270a:	f104 022c 	add.w	r2, r4, #44	; 0x2c
  40270e:	f105 016c 	add.w	r1, r5, #108	; 0x6c
  402712:	f8d3 e000 	ldr.w	lr, [r3]
  402716:	685f      	ldr	r7, [r3, #4]
  402718:	689e      	ldr	r6, [r3, #8]
  40271a:	68d8      	ldr	r0, [r3, #12]
  40271c:	f8c2 e000 	str.w	lr, [r2]
  402720:	6057      	str	r7, [r2, #4]
  402722:	6096      	str	r6, [r2, #8]
  402724:	60d0      	str	r0, [r2, #12]
  402726:	3310      	adds	r3, #16
  402728:	3210      	adds	r2, #16
  40272a:	428b      	cmp	r3, r1
  40272c:	d1f1      	bne.n	402712 <fill_ArtPollReply+0x56>
	memcpy (poll_reply->NodeReport, node->nodereport, sizeof(poll_reply->NodeReport));
  40272e:	f104 006c 	add.w	r0, r4, #108	; 0x6c
  402732:	f105 036c 	add.w	r3, r5, #108	; 0x6c
  402736:	4602      	mov	r2, r0
  402738:	f105 01ac 	add.w	r1, r5, #172	; 0xac
  40273c:	f8d3 c000 	ldr.w	ip, [r3]
  402740:	f8d3 e004 	ldr.w	lr, [r3, #4]
  402744:	689f      	ldr	r7, [r3, #8]
  402746:	68de      	ldr	r6, [r3, #12]
  402748:	f8c2 c000 	str.w	ip, [r2]
  40274c:	f8c2 e004 	str.w	lr, [r2, #4]
  402750:	6097      	str	r7, [r2, #8]
  402752:	60d6      	str	r6, [r2, #12]
  402754:	3310      	adds	r3, #16
  402756:	3210      	adds	r2, #16
  402758:	428b      	cmp	r3, r1
  40275a:	d1ef      	bne.n	40273c <fill_ArtPollReply+0x80>
	memcpy (poll_reply->PortTypes, node->porttypes, sizeof(poll_reply->PortTypes));
  40275c:	f8d5 30ae 	ldr.w	r3, [r5, #174]	; 0xae
  402760:	f8c4 30ae 	str.w	r3, [r4, #174]	; 0xae
	memcpy (poll_reply->GoodInput, node->goodinput, sizeof(poll_reply->GoodInput));
  402764:	f8d5 30b2 	ldr.w	r3, [r5, #178]	; 0xb2
  402768:	f8c4 30b2 	str.w	r3, [r4, #178]	; 0xb2
	memcpy (poll_reply->GoodOutputA, node->goodoutput, sizeof(poll_reply->GoodOutputA));
  40276c:	f8d5 30b6 	ldr.w	r3, [r5, #182]	; 0xb6
  402770:	f8c4 30b6 	str.w	r3, [r4, #182]	; 0xb6
	memcpy (poll_reply->SwIn, node->swin, sizeof(poll_reply->SwIn));
  402774:	f8d5 30ba 	ldr.w	r3, [r5, #186]	; 0xba
  402778:	f8c4 30ba 	str.w	r3, [r4, #186]	; 0xba
	memcpy (poll_reply->SwOut, node->swout, sizeof(poll_reply->SwOut));
  40277c:	f8d5 30be 	ldr.w	r3, [r5, #190]	; 0xbe
  402780:	f8c4 30be 	str.w	r3, [r4, #190]	; 0xbe
	memcpy (poll_reply->EstaManHi, node->etsamanH, sizeof(poll_reply->EstaManHi));
  402784:	7e2b      	ldrb	r3, [r5, #24]
  402786:	781a      	ldrb	r2, [r3, #0]
  402788:	7e63      	ldrb	r3, [r4, #25]
  40278a:	701a      	strb	r2, [r3, #0]
	memcpy (poll_reply->EstaManLo, node->etsamanL, sizeof(poll_reply->EstaManLo));
  40278c:	7e6b      	ldrb	r3, [r5, #25]
  40278e:	781a      	ldrb	r2, [r3, #0]
  402790:	7e23      	ldrb	r3, [r4, #24]
  402792:	701a      	strb	r2, [r3, #0]
	
	sprintf((char *)poll_reply->NodeReport, "%i nRF output universe active.\0", node->numbports);
  402794:	f895 20ad 	ldrb.w	r2, [r5, #173]	; 0xad
  402798:	4915      	ldr	r1, [pc, #84]	; (4027f0 <fill_ArtPollReply+0x134>)
  40279a:	4b16      	ldr	r3, [pc, #88]	; (4027f4 <fill_ArtPollReply+0x138>)
  40279c:	4798      	blx	r3
	
	poll_reply->OpCode = 0x2100;  // ARTNET_REPLY
  40279e:	f44f 5304 	mov.w	r3, #8448	; 0x2100
  4027a2:	8123      	strh	r3, [r4, #8]
	poll_reply->BoxAddr.Port = node->localPort;
  4027a4:	89eb      	ldrh	r3, [r5, #14]
  4027a6:	81e3      	strh	r3, [r4, #14]
	poll_reply->VersionInfoHi = node->verH;
  4027a8:	7c2b      	ldrb	r3, [r5, #16]
  4027aa:	7423      	strb	r3, [r4, #16]
	poll_reply->VersionInfoLo = node->ver;
  4027ac:	7c6b      	ldrb	r3, [r5, #17]
  4027ae:	7463      	strb	r3, [r4, #17]
	poll_reply->NetSwitch = node->subH;
  4027b0:	7cab      	ldrb	r3, [r5, #18]
  4027b2:	74a3      	strb	r3, [r4, #18]
	poll_reply->SubSwitch = node->sub;
  4027b4:	7ceb      	ldrb	r3, [r5, #19]
  4027b6:	74e3      	strb	r3, [r4, #19]
	poll_reply->OemHi = node->oemH;
  4027b8:	7d2b      	ldrb	r3, [r5, #20]
  4027ba:	7523      	strb	r3, [r4, #20]
	poll_reply->OemLo = node->oem;
  4027bc:	7d6b      	ldrb	r3, [r5, #21]
  4027be:	7563      	strb	r3, [r4, #21]
	poll_reply->Status = node->status;
  4027c0:	7deb      	ldrb	r3, [r5, #23]
  4027c2:	75e3      	strb	r3, [r4, #23]
	poll_reply->NumPortsHi = node->numbportsH;
  4027c4:	f895 30ac 	ldrb.w	r3, [r5, #172]	; 0xac
  4027c8:	f884 30ac 	strb.w	r3, [r4, #172]	; 0xac
	poll_reply->NumPortsLo = node->numbports;
  4027cc:	f895 30ad 	ldrb.w	r3, [r5, #173]	; 0xad
  4027d0:	f884 30ad 	strb.w	r3, [r4, #173]	; 0xad
	poll_reply->SwMacro         = node->swmacro;
  4027d4:	f895 30c3 	ldrb.w	r3, [r5, #195]	; 0xc3
  4027d8:	f884 30c3 	strb.w	r3, [r4, #195]	; 0xc3
	poll_reply->SwRemote        = node->swremote;
  4027dc:	f895 30c4 	ldrb.w	r3, [r5, #196]	; 0xc4
  4027e0:	f884 30c4 	strb.w	r3, [r4, #196]	; 0xc4
	poll_reply->Style           = node->style;
  4027e4:	f895 30c5 	ldrb.w	r3, [r5, #197]	; 0xc5
  4027e8:	f884 30c8 	strb.w	r3, [r4, #200]	; 0xc8
  4027ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4027ee:	bf00      	nop
  4027f0:	0040955c 	.word	0x0040955c
  4027f4:	00403511 	.word	0x00403511

004027f8 <get_packet_type>:
	send_reply(UNICAST, p_uc_data, (uint8_t *)&ArtPollReply);
	printf("M: Address unicast\r\n");
}

T_ArtPacketType get_packet_type(uint8_t *packet) //this get artnet packet type
{
  4027f8:	b510      	push	{r4, lr}
  4027fa:	4604      	mov	r4, r0
	if (! memcmp( packet, ArtNode.id, 8))
  4027fc:	2208      	movs	r2, #8
  4027fe:	4906      	ldr	r1, [pc, #24]	; (402818 <get_packet_type+0x20>)
  402800:	4b06      	ldr	r3, [pc, #24]	; (40281c <get_packet_type+0x24>)
  402802:	4798      	blx	r3
  402804:	b930      	cbnz	r0, 402814 <get_packet_type+0x1c>
	{
		return BYTES_TO_SHORT(packet[9], packet[8]);
  402806:	7a63      	ldrb	r3, [r4, #9]
  402808:	7a20      	ldrb	r0, [r4, #8]
  40280a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40280e:	b200      	sxth	r0, r0
	}
	return 0;  // bad packet
}
  402810:	b280      	uxth	r0, r0
  402812:	bd10      	pop	{r4, pc}
  402814:	2000      	movs	r0, #0
  402816:	e7fb      	b.n	402810 <get_packet_type+0x18>
  402818:	20408318 	.word	0x20408318
  40281c:	00403095 	.word	0x00403095

00402820 <send_reply>:

void send_reply(uint8_t mode_broadcast, uint8_t *p_uc_data, uint8_t *packet)
{
  402820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402824:	b082      	sub	sp, #8
  402826:	4680      	mov	r8, r0
  402828:	460e      	mov	r6, r1
  40282a:	4611      	mov	r1, r2
	uint32_t ul_size;
	uint8_t i;
	p_ethernet_header_t p_eth = (p_ethernet_header_t) p_uc_data;
	p_ip_header_t p_ip = (p_ip_header_t) (p_uc_data + ETH_HEADER_SIZE);
	p_udp_header_t p_udp = (p_udp_header_t) (p_uc_data + ETH_HEADER_SIZE + ETH_IP_HEADER_SIZE);
	p_T_ArtPollReply p_artPR = (p_T_ArtPollReply) (p_uc_data + ETH_HEADER_SIZE + ETH_IP_HEADER_SIZE + UDP_HEADER_SIZE);
  40282c:	f106 002a 	add.w	r0, r6, #42	; 0x2a
  402830:	1e72      	subs	r2, r6, #1
  402832:	4c28      	ldr	r4, [pc, #160]	; (4028d4 <send_reply+0xb4>)
  402834:	1d77      	adds	r7, r6, #5
  402836:	463b      	mov	r3, r7
	
	//Swap ethernet [MAC] source and destination address
	for (i = 0; i < 6; i++) {
		p_eth->et_dest[i] = p_eth->et_src[i];
  402838:	785d      	ldrb	r5, [r3, #1]
  40283a:	f802 5f01 	strb.w	r5, [r2, #1]!
		p_eth->et_src[i] = gs_uc_mac_address[i];
  40283e:	f814 5b01 	ldrb.w	r5, [r4], #1
  402842:	f803 5f01 	strb.w	r5, [r3, #1]!
	for (i = 0; i < 6; i++) {
  402846:	42ba      	cmp	r2, r7
  402848:	d1f6      	bne.n	402838 <send_reply+0x18>
	}
	
	//merge ArtPollReply into GMAC data
	memcpy(p_artPR, packet, sizeof(T_ArtPollReply));//dest, src, len
  40284a:	22f0      	movs	r2, #240	; 0xf0
  40284c:	4b22      	ldr	r3, [pc, #136]	; (4028d8 <send_reply+0xb8>)
  40284e:	4798      	blx	r3
	
	p_udp->udp_len = sizeof(T_ArtPollReply);
  402850:	f06f 030f 	mvn.w	r3, #15
  402854:	f886 3026 	strb.w	r3, [r6, #38]	; 0x26
  402858:	2300      	movs	r3, #0
  40285a:	f886 3027 	strb.w	r3, [r6, #39]	; 0x27
	
	//calculate size of the GMAC macket
	ul_size = ETH_HEADER_SIZE + ETH_IP_HEADER_SIZE + UDP_HEADER_SIZE + sizeof(T_ArtPollReply);
	
	if(mode_broadcast == 1) // send broadcast packet
  40285e:	f1b8 0f01 	cmp.w	r8, #1
  402862:	d01c      	beq.n	40289e <send_reply+0x7e>
  402864:	f106 0319 	add.w	r3, r6, #25
  402868:	4a1c      	ldr	r2, [pc, #112]	; (4028dc <send_reply+0xbc>)
  40286a:	f106 001d 	add.w	r0, r6, #29
	}
	else // send unicast packet to controller
	{
		//Fill in source IP address
		for (i = 0; i < 4; i++) {
			p_ip->ip_dst[i] =p_ip->ip_src[i];
  40286e:	7859      	ldrb	r1, [r3, #1]
  402870:	7159      	strb	r1, [r3, #5]
			p_ip->ip_src[i] = gs_uc_ip_address[i];
  402872:	f812 1b01 	ldrb.w	r1, [r2], #1
  402876:	f803 1f01 	strb.w	r1, [r3, #1]!
		for (i = 0; i < 4; i++) {
  40287a:	4283      	cmp	r3, r0
  40287c:	d1f7      	bne.n	40286e <send_reply+0x4e>
		}
		ul_rc = gmac_dev_write(&gs_gmac_dev, *p_uc_data, GMAC_QUE_0, ul_size, NULL);
  40287e:	7831      	ldrb	r1, [r6, #0]
  402880:	2200      	movs	r2, #0
  402882:	9200      	str	r2, [sp, #0]
  402884:	f44f 738d 	mov.w	r3, #282	; 0x11a
  402888:	4815      	ldr	r0, [pc, #84]	; (4028e0 <send_reply+0xc0>)
  40288a:	4c16      	ldr	r4, [pc, #88]	; (4028e4 <send_reply+0xc4>)
  40288c:	47a0      	blx	r4
  40288e:	b2c0      	uxtb	r0, r0
	}
#ifdef _DEBUG_
	if (ul_rc != GMAC_OK)
  402890:	b9e0      	cbnz	r0, 4028cc <send_reply+0xac>
	{
		printf("E: ArtPollReply not send");
	}
	else
	{
		printf("M: ArtPollReply send\r\n");
  402892:	4815      	ldr	r0, [pc, #84]	; (4028e8 <send_reply+0xc8>)
  402894:	4b15      	ldr	r3, [pc, #84]	; (4028ec <send_reply+0xcc>)
  402896:	4798      	blx	r3
	}
#endif	
}
  402898:	b002      	add	sp, #8
  40289a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40289e:	f106 0319 	add.w	r3, r6, #25
  4028a2:	4a0e      	ldr	r2, [pc, #56]	; (4028dc <send_reply+0xbc>)
  4028a4:	f106 041d 	add.w	r4, r6, #29
			p_ip->ip_dst[i] = 255;
  4028a8:	20ff      	movs	r0, #255	; 0xff
  4028aa:	7158      	strb	r0, [r3, #5]
			p_ip->ip_src[i] = gs_uc_ip_address[i];
  4028ac:	f812 1b01 	ldrb.w	r1, [r2], #1
  4028b0:	f803 1f01 	strb.w	r1, [r3, #1]!
		for (i = 0; i < 4; i++) {
  4028b4:	429c      	cmp	r4, r3
  4028b6:	d1f8      	bne.n	4028aa <send_reply+0x8a>
		ul_rc = gmac_dev_write(&gs_gmac_dev, *p_uc_data, GMAC_QUE_0, ul_size, NULL);
  4028b8:	7831      	ldrb	r1, [r6, #0]
  4028ba:	2200      	movs	r2, #0
  4028bc:	9200      	str	r2, [sp, #0]
  4028be:	f44f 738d 	mov.w	r3, #282	; 0x11a
  4028c2:	4807      	ldr	r0, [pc, #28]	; (4028e0 <send_reply+0xc0>)
  4028c4:	4c07      	ldr	r4, [pc, #28]	; (4028e4 <send_reply+0xc4>)
  4028c6:	47a0      	blx	r4
  4028c8:	b2c0      	uxtb	r0, r0
  4028ca:	e7e1      	b.n	402890 <send_reply+0x70>
		printf("E: ArtPollReply not send");
  4028cc:	4808      	ldr	r0, [pc, #32]	; (4028f0 <send_reply+0xd0>)
  4028ce:	4b07      	ldr	r3, [pc, #28]	; (4028ec <send_reply+0xcc>)
  4028d0:	4798      	blx	r3
  4028d2:	e7e1      	b.n	402898 <send_reply+0x78>
  4028d4:	20400010 	.word	0x20400010
  4028d8:	004030f5 	.word	0x004030f5
  4028dc:	2040000c 	.word	0x2040000c
  4028e0:	204074ec 	.word	0x204074ec
  4028e4:	00400639 	.word	0x00400639
  4028e8:	0040970c 	.word	0x0040970c
  4028ec:	0040306d 	.word	0x0040306d
  4028f0:	004096f0 	.word	0x004096f0

004028f4 <handle_address>:
{
  4028f4:	b508      	push	{r3, lr}
	send_reply(UNICAST, p_uc_data, (uint8_t *)&ArtPollReply);
  4028f6:	4a04      	ldr	r2, [pc, #16]	; (402908 <handle_address+0x14>)
  4028f8:	2000      	movs	r0, #0
  4028fa:	4b04      	ldr	r3, [pc, #16]	; (40290c <handle_address+0x18>)
  4028fc:	4798      	blx	r3
	printf("M: Address unicast\r\n");
  4028fe:	4804      	ldr	r0, [pc, #16]	; (402910 <handle_address+0x1c>)
  402900:	4b04      	ldr	r3, [pc, #16]	; (402914 <handle_address+0x20>)
  402902:	4798      	blx	r3
  402904:	bd08      	pop	{r3, pc}
  402906:	bf00      	nop
  402908:	204083fc 	.word	0x204083fc
  40290c:	00402821 	.word	0x00402821
  402910:	004095bc 	.word	0x004095bc
  402914:	0040306d 	.word	0x0040306d

00402918 <handleGMAC_Packet>:
bool handleGMAC_Packet(uint8_t *p_uc_data, uint32_t ul_size){
  402918:	b538      	push	{r3, r4, r5, lr}
  40291a:	4604      	mov	r4, r0
	uint16_t eth_pkt_format = SWAP16(p_eth->et_protlen);
  40291c:	8982      	ldrh	r2, [r0, #12]
  40291e:	0a13      	lsrs	r3, r2, #8
  402920:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402924:	b29b      	uxth	r3, r3
	if(eth_pkt_format == ETH_PROT_IPV4){
  402926:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
  40292a:	d009      	beq.n	402940 <handleGMAC_Packet+0x28>
	else if(eth_pkt_format == ETH_PROT_ARP){
  40292c:	f640 0206 	movw	r2, #2054	; 0x806
  402930:	4293      	cmp	r3, r2
  402932:	d04e      	beq.n	4029d2 <handleGMAC_Packet+0xba>
		printf("=== Default w_pkt_format= 0x%X===\n\r", eth_pkt_format);
  402934:	4619      	mov	r1, r3
  402936:	482b      	ldr	r0, [pc, #172]	; (4029e4 <handleGMAC_Packet+0xcc>)
  402938:	4b2b      	ldr	r3, [pc, #172]	; (4029e8 <handleGMAC_Packet+0xd0>)
  40293a:	4798      	blx	r3
		return 0;	
  40293c:	2000      	movs	r0, #0
  40293e:	bd38      	pop	{r3, r4, r5, pc}
		if (p_ip->ip_p == IP_PROT_UDP){
  402940:	7dc3      	ldrb	r3, [r0, #23]
  402942:	2b11      	cmp	r3, #17
  402944:	d003      	beq.n	40294e <handleGMAC_Packet+0x36>
		else if(p_ip->ip_p == IP_PROT_ICMP)
  402946:	2b01      	cmp	r3, #1
  402948:	d03f      	beq.n	4029ca <handleGMAC_Packet+0xb2>
	return 1;
  40294a:	2001      	movs	r0, #1
}
  40294c:	bd38      	pop	{r3, r4, r5, pc}
			if (ul_size > hdr_len){
  40294e:	292a      	cmp	r1, #42	; 0x2a
  402950:	d943      	bls.n	4029da <handleGMAC_Packet+0xc2>
	p_T_ArtPoll p_artPoll_packet = (p_T_ArtPoll) (p_uc_data + ETH_HEADER_SIZE + ETH_IP_HEADER_SIZE + ICMP_HEADER_SIZE);
  402952:	f100 052a 	add.w	r5, r0, #42	; 0x2a
				PacketType = (T_ArtPacketType) get_packet_type(p_uc_data + ETH_HEADER_SIZE + ETH_IP_HEADER_SIZE + ICMP_HEADER_SIZE);
  402956:	4628      	mov	r0, r5
  402958:	4b24      	ldr	r3, [pc, #144]	; (4029ec <handleGMAC_Packet+0xd4>)
  40295a:	4798      	blx	r3
  40295c:	4b24      	ldr	r3, [pc, #144]	; (4029f0 <handleGMAC_Packet+0xd8>)
  40295e:	8018      	strh	r0, [r3, #0]
				if(PacketType == FAULTY_PACKET){  // bad packet
  402960:	2800      	cmp	r0, #0
  402962:	d03c      	beq.n	4029de <handleGMAC_Packet+0xc6>
				if(PacketType == ARTNET_DMX){
  402964:	f5b0 4fa0 	cmp.w	r0, #20480	; 0x5000
  402968:	d007      	beq.n	40297a <handleGMAC_Packet+0x62>
				else if(PacketType == ARTNET_POLL){
  40296a:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
  40296e:	d01c      	beq.n	4029aa <handleGMAC_Packet+0x92>
				else if(PacketType == ARTNET_ADDRESS){
  402970:	f5b0 4fc0 	cmp.w	r0, #24576	; 0x6000
  402974:	d023      	beq.n	4029be <handleGMAC_Packet+0xa6>
	return 1;
  402976:	2001      	movs	r0, #1
  402978:	bd38      	pop	{r3, r4, r5, pc}
						printf("M: DMX\r\n");
  40297a:	481e      	ldr	r0, [pc, #120]	; (4029f4 <handleGMAC_Packet+0xdc>)
  40297c:	4b1a      	ldr	r3, [pc, #104]	; (4029e8 <handleGMAC_Packet+0xd0>)
  40297e:	4798      	blx	r3
						if(p_artDmx_packet->SubUni == ArtNode.swout[0])
  402980:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
  402984:	4b1c      	ldr	r3, [pc, #112]	; (4029f8 <handleGMAC_Packet+0xe0>)
  402986:	f893 30be 	ldrb.w	r3, [r3, #190]	; 0xbe
  40298a:	429a      	cmp	r2, r3
  40298c:	d001      	beq.n	402992 <handleGMAC_Packet+0x7a>
	return 1;
  40298e:	2001      	movs	r0, #1
  402990:	bd38      	pop	{r3, r4, r5, pc}
							memcpy(artnet_data_buffer, p_artDmx_packet->Data, SWAP16(p_artDmx_packet->Length)); //mempcy(dst, src, arraylength);
  402992:	8f62      	ldrh	r2, [r4, #58]	; 0x3a
  402994:	0213      	lsls	r3, r2, #8
  402996:	b29b      	uxth	r3, r3
  402998:	ea43 2212 	orr.w	r2, r3, r2, lsr #8
  40299c:	f104 013c 	add.w	r1, r4, #60	; 0x3c
  4029a0:	4816      	ldr	r0, [pc, #88]	; (4029fc <handleGMAC_Packet+0xe4>)
  4029a2:	4b17      	ldr	r3, [pc, #92]	; (402a00 <handleGMAC_Packet+0xe8>)
  4029a4:	4798      	blx	r3
	return 1;
  4029a6:	2001      	movs	r0, #1
  4029a8:	bd38      	pop	{r3, r4, r5, pc}
						printf("M: ArtPoll\r\n");
  4029aa:	4816      	ldr	r0, [pc, #88]	; (402a04 <handleGMAC_Packet+0xec>)
  4029ac:	4b0e      	ldr	r3, [pc, #56]	; (4029e8 <handleGMAC_Packet+0xd0>)
  4029ae:	4798      	blx	r3
							send_reply(BROADCAST, p_uc_data, (uint8_t *)&ArtPollReply);
  4029b0:	4a15      	ldr	r2, [pc, #84]	; (402a08 <handleGMAC_Packet+0xf0>)
  4029b2:	4621      	mov	r1, r4
  4029b4:	2001      	movs	r0, #1
  4029b6:	4b15      	ldr	r3, [pc, #84]	; (402a0c <handleGMAC_Packet+0xf4>)
  4029b8:	4798      	blx	r3
						return 0;
  4029ba:	2000      	movs	r0, #0
  4029bc:	bd38      	pop	{r3, r4, r5, pc}
						handle_address(p_artAdress_packet, p_uc_data);
  4029be:	4621      	mov	r1, r4
  4029c0:	4628      	mov	r0, r5
  4029c2:	4b13      	ldr	r3, [pc, #76]	; (402a10 <handleGMAC_Packet+0xf8>)
  4029c4:	4798      	blx	r3
						return 0;
  4029c6:	2000      	movs	r0, #0
  4029c8:	bd38      	pop	{r3, r4, r5, pc}
			gmac_process_ICMP_packet(p_uc_data, ul_size);
  4029ca:	4b12      	ldr	r3, [pc, #72]	; (402a14 <handleGMAC_Packet+0xfc>)
  4029cc:	4798      	blx	r3
			return 0;
  4029ce:	2000      	movs	r0, #0
  4029d0:	bd38      	pop	{r3, r4, r5, pc}
		gmac_process_arp_packet(p_uc_data, ul_size);
  4029d2:	4b11      	ldr	r3, [pc, #68]	; (402a18 <handleGMAC_Packet+0x100>)
  4029d4:	4798      	blx	r3
		return 0;
  4029d6:	2000      	movs	r0, #0
  4029d8:	bd38      	pop	{r3, r4, r5, pc}
	return 1;
  4029da:	2001      	movs	r0, #1
  4029dc:	bd38      	pop	{r3, r4, r5, pc}
					return 0;
  4029de:	2000      	movs	r0, #0
  4029e0:	bd38      	pop	{r3, r4, r5, pc}
  4029e2:	bf00      	nop
  4029e4:	00409598 	.word	0x00409598
  4029e8:	0040306d 	.word	0x0040306d
  4029ec:	004027f9 	.word	0x004027f9
  4029f0:	20408304 	.word	0x20408304
  4029f4:	0040957c 	.word	0x0040957c
  4029f8:	20408318 	.word	0x20408318
  4029fc:	204072ec 	.word	0x204072ec
  402a00:	004030f5 	.word	0x004030f5
  402a04:	00409588 	.word	0x00409588
  402a08:	204083fc 	.word	0x204083fc
  402a0c:	00402821 	.word	0x00402821
  402a10:	004028f5 	.word	0x004028f5
  402a14:	00400ced 	.word	0x00400ced
  402a18:	00400c29 	.word	0x00400c29

00402a1c <main>:
{
  402a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a20:	b08d      	sub	sp, #52	; 0x34
	sysclk_init();
  402a22:	4b8b      	ldr	r3, [pc, #556]	; (402c50 <main+0x234>)
  402a24:	4798      	blx	r3
	board_init();
  402a26:	4b8b      	ldr	r3, [pc, #556]	; (402c54 <main+0x238>)
  402a28:	4798      	blx	r3
  402a2a:	200e      	movs	r0, #14
  402a2c:	4e8a      	ldr	r6, [pc, #552]	; (402c58 <main+0x23c>)
  402a2e:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402a30:	4d8a      	ldr	r5, [pc, #552]	; (402c5c <main+0x240>)
  402a32:	4b8b      	ldr	r3, [pc, #556]	; (402c60 <main+0x244>)
  402a34:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402a36:	4a8b      	ldr	r2, [pc, #556]	; (402c64 <main+0x248>)
  402a38:	4b8b      	ldr	r3, [pc, #556]	; (402c68 <main+0x24c>)
  402a3a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402a3c:	4a8b      	ldr	r2, [pc, #556]	; (402c6c <main+0x250>)
  402a3e:	4b8c      	ldr	r3, [pc, #560]	; (402c70 <main+0x254>)
  402a40:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  402a42:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402a46:	9306      	str	r3, [sp, #24]
	usart_settings.char_length = opt->charlength;
  402a48:	23c0      	movs	r3, #192	; 0xc0
  402a4a:	9307      	str	r3, [sp, #28]
	usart_settings.parity_type = opt->paritytype;
  402a4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402a50:	9308      	str	r3, [sp, #32]
	usart_settings.stop_bits= opt->stopbits;
  402a52:	2400      	movs	r4, #0
  402a54:	9409      	str	r4, [sp, #36]	; 0x24
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402a56:	940a      	str	r4, [sp, #40]	; 0x28
  402a58:	200e      	movs	r0, #14
  402a5a:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  402a5c:	4a85      	ldr	r2, [pc, #532]	; (402c74 <main+0x258>)
  402a5e:	a906      	add	r1, sp, #24
  402a60:	4628      	mov	r0, r5
  402a62:	4b85      	ldr	r3, [pc, #532]	; (402c78 <main+0x25c>)
  402a64:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402a66:	4628      	mov	r0, r5
  402a68:	4b84      	ldr	r3, [pc, #528]	; (402c7c <main+0x260>)
  402a6a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402a6c:	4628      	mov	r0, r5
  402a6e:	4b84      	ldr	r3, [pc, #528]	; (402c80 <main+0x264>)
  402a70:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402a72:	4e84      	ldr	r6, [pc, #528]	; (402c84 <main+0x268>)
  402a74:	6833      	ldr	r3, [r6, #0]
  402a76:	4621      	mov	r1, r4
  402a78:	6898      	ldr	r0, [r3, #8]
  402a7a:	4d83      	ldr	r5, [pc, #524]	; (402c88 <main+0x26c>)
  402a7c:	47a8      	blx	r5
	setbuf(stdin, NULL);
  402a7e:	6833      	ldr	r3, [r6, #0]
  402a80:	4621      	mov	r1, r4
  402a82:	6858      	ldr	r0, [r3, #4]
  402a84:	47a8      	blx	r5
	puts(STRING_HEADER);
  402a86:	4881      	ldr	r0, [pc, #516]	; (402c8c <main+0x270>)
  402a88:	4b81      	ldr	r3, [pc, #516]	; (402c90 <main+0x274>)
  402a8a:	4798      	blx	r3
	fill_ArtNode(&ArtNode);
  402a8c:	4c81      	ldr	r4, [pc, #516]	; (402c94 <main+0x278>)
  402a8e:	4620      	mov	r0, r4
  402a90:	4b81      	ldr	r3, [pc, #516]	; (402c98 <main+0x27c>)
  402a92:	4798      	blx	r3
	fill_ArtPollReply(&ArtPollReply, &ArtNode);	
  402a94:	4621      	mov	r1, r4
  402a96:	4881      	ldr	r0, [pc, #516]	; (402c9c <main+0x280>)
  402a98:	4b81      	ldr	r3, [pc, #516]	; (402ca0 <main+0x284>)
  402a9a:	4798      	blx	r3
	if (!init_gmac_ethernet())
  402a9c:	4b81      	ldr	r3, [pc, #516]	; (402ca4 <main+0x288>)
  402a9e:	4798      	blx	r3
  402aa0:	2800      	cmp	r0, #0
  402aa2:	f000 80d0 	beq.w	402c46 <main+0x22a>
	gs_uc_mac_address[0], gs_uc_mac_address[1], gs_uc_mac_address[2],
  402aa6:	4880      	ldr	r0, [pc, #512]	; (402ca8 <main+0x28c>)
	printf("-- MAC %x:%x:%x:%x:%x:%x\n\r",
  402aa8:	7883      	ldrb	r3, [r0, #2]
  402aaa:	7842      	ldrb	r2, [r0, #1]
  402aac:	7801      	ldrb	r1, [r0, #0]
  402aae:	7944      	ldrb	r4, [r0, #5]
  402ab0:	9402      	str	r4, [sp, #8]
  402ab2:	7904      	ldrb	r4, [r0, #4]
  402ab4:	9401      	str	r4, [sp, #4]
  402ab6:	78c0      	ldrb	r0, [r0, #3]
  402ab8:	9000      	str	r0, [sp, #0]
  402aba:	487c      	ldr	r0, [pc, #496]	; (402cac <main+0x290>)
  402abc:	4c7c      	ldr	r4, [pc, #496]	; (402cb0 <main+0x294>)
  402abe:	47a0      	blx	r4
	gs_uc_ip_address[2], gs_uc_ip_address[3]);
  402ac0:	487c      	ldr	r0, [pc, #496]	; (402cb4 <main+0x298>)
	printf("-- IP  %d.%d.%d.%d\n\r", gs_uc_ip_address[0], gs_uc_ip_address[1],
  402ac2:	7883      	ldrb	r3, [r0, #2]
  402ac4:	7842      	ldrb	r2, [r0, #1]
  402ac6:	7801      	ldrb	r1, [r0, #0]
  402ac8:	78c0      	ldrb	r0, [r0, #3]
  402aca:	9000      	str	r0, [sp, #0]
  402acc:	487a      	ldr	r0, [pc, #488]	; (402cb8 <main+0x29c>)
  402ace:	47a0      	blx	r4
	puts("link detected\r");
  402ad0:	487a      	ldr	r0, [pc, #488]	; (402cbc <main+0x2a0>)
  402ad2:	4b6f      	ldr	r3, [pc, #444]	; (402c90 <main+0x274>)
  402ad4:	4798      	blx	r3
	spi_master_initialize();
  402ad6:	4b7a      	ldr	r3, [pc, #488]	; (402cc0 <main+0x2a4>)
  402ad8:	4798      	blx	r3
	nRF24_begin();
  402ada:	4b7a      	ldr	r3, [pc, #488]	; (402cc4 <main+0x2a8>)
  402adc:	4798      	blx	r3
	nRF24_setPALevel(RF_PA_HIGH);
  402ade:	2002      	movs	r0, #2
  402ae0:	4b79      	ldr	r3, [pc, #484]	; (402cc8 <main+0x2ac>)
  402ae2:	4798      	blx	r3
	nRF24_stopListening();
  402ae4:	4b79      	ldr	r3, [pc, #484]	; (402ccc <main+0x2b0>)
  402ae6:	4798      	blx	r3
	printDetails();
  402ae8:	4b79      	ldr	r3, [pc, #484]	; (402cd0 <main+0x2b4>)
  402aea:	4798      	blx	r3
	dataOut.srcNode = 0;
  402aec:	f8df 9214 	ldr.w	r9, [pc, #532]	; 402d04 <main+0x2e8>
			dataOut.destNode = currentNode;
  402af0:	f8cd 9014 	str.w	r9, [sp, #20]
		if (GMAC_OK == read_dev_gmac()) {
  402af4:	4b77      	ldr	r3, [pc, #476]	; (402cd4 <main+0x2b8>)
  402af6:	4798      	blx	r3
  402af8:	2800      	cmp	r0, #0
  402afa:	d1fb      	bne.n	402af4 <main+0xd8>
			if (ul_frm_size_rx > 0) {
  402afc:	4b76      	ldr	r3, [pc, #472]	; (402cd8 <main+0x2bc>)
  402afe:	6819      	ldr	r1, [r3, #0]
  402b00:	2900      	cmp	r1, #0
  402b02:	d0f7      	beq.n	402af4 <main+0xd8>
				if(handleGMAC_Packet((uint8_t *) gs_uc_eth_buffer_rx, ul_frm_size_rx))
  402b04:	4875      	ldr	r0, [pc, #468]	; (402cdc <main+0x2c0>)
  402b06:	4b76      	ldr	r3, [pc, #472]	; (402ce0 <main+0x2c4>)
  402b08:	4798      	blx	r3
  402b0a:	2800      	cmp	r0, #0
  402b0c:	d0f2      	beq.n	402af4 <main+0xd8>
	dataOut.srcNode = 0;
  402b0e:	2300      	movs	r3, #0
  402b10:	f889 3000 	strb.w	r3, [r9]
	uint8_t masterData = artnet_data_buffer[artnetDmxAddress-1];
  402b14:	4b73      	ldr	r3, [pc, #460]	; (402ce4 <main+0x2c8>)
  402b16:	781b      	ldrb	r3, [r3, #0]
  402b18:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 402d08 <main+0x2ec>
  402b1c:	2501      	movs	r5, #1
  402b1e:	462e      	mov	r6, r5
		nodeFunction = artnet_data_buffer[i++]; //use i, then increment
  402b20:	4f70      	ldr	r7, [pc, #448]	; (402ce4 <main+0x2c8>)
  402b22:	e052      	b.n	402bca <main+0x1ae>
			nRF24_openWritingPipe(listeningPipes[currentNode]);
  402b24:	f04f 0b00 	mov.w	fp, #0
  402b28:	f8d8 0004 	ldr.w	r0, [r8, #4]
  402b2c:	4659      	mov	r1, fp
  402b2e:	4b6e      	ldr	r3, [pc, #440]	; (402ce8 <main+0x2cc>)
  402b30:	4798      	blx	r3
			dataOut.destNode = currentNode;
  402b32:	f889 a001 	strb.w	sl, [r9, #1]
			dataOut.senCommand = disabled;
  402b36:	f889 b002 	strb.w	fp, [r9, #2]
			if(!nRF24_write(&dataOut, sizeof(dataOut)))
  402b3a:	2107      	movs	r1, #7
  402b3c:	9805      	ldr	r0, [sp, #20]
  402b3e:	4b6b      	ldr	r3, [pc, #428]	; (402cec <main+0x2d0>)
  402b40:	4798      	blx	r3
  402b42:	b120      	cbz	r0, 402b4e <main+0x132>
	printf("disable sensor node %d\r\n", currentNode);
  402b44:	9904      	ldr	r1, [sp, #16]
  402b46:	486a      	ldr	r0, [pc, #424]	; (402cf0 <main+0x2d4>)
  402b48:	4b59      	ldr	r3, [pc, #356]	; (402cb0 <main+0x294>)
  402b4a:	4798      	blx	r3
  402b4c:	e059      	b.n	402c02 <main+0x1e6>
				printf("transmission failed\n\r");
  402b4e:	4869      	ldr	r0, [pc, #420]	; (402cf4 <main+0x2d8>)
  402b50:	4b57      	ldr	r3, [pc, #348]	; (402cb0 <main+0x294>)
  402b52:	4798      	blx	r3
  402b54:	e7f6      	b.n	402b44 <main+0x128>
			nRF24_openWritingPipe(listeningPipes[currentNode]);
  402b56:	f8d8 0004 	ldr.w	r0, [r8, #4]
  402b5a:	2100      	movs	r1, #0
  402b5c:	4b62      	ldr	r3, [pc, #392]	; (402ce8 <main+0x2cc>)
  402b5e:	4798      	blx	r3
			dataOut.destNode = currentNode;
  402b60:	f889 a001 	strb.w	sl, [r9, #1]
			dataOut.senCommand = active_hue;
  402b64:	2301      	movs	r3, #1
  402b66:	f889 3002 	strb.w	r3, [r9, #2]
			if(!nRF24_write(&dataOut, sizeof(dataOut)))
  402b6a:	2107      	movs	r1, #7
  402b6c:	9805      	ldr	r0, [sp, #20]
  402b6e:	4b5f      	ldr	r3, [pc, #380]	; (402cec <main+0x2d0>)
  402b70:	4798      	blx	r3
  402b72:	b120      	cbz	r0, 402b7e <main+0x162>
	printf("Sensor active_hue node %d\r\n", currentNode);
  402b74:	9904      	ldr	r1, [sp, #16]
  402b76:	4860      	ldr	r0, [pc, #384]	; (402cf8 <main+0x2dc>)
  402b78:	4b4d      	ldr	r3, [pc, #308]	; (402cb0 <main+0x294>)
  402b7a:	4798      	blx	r3
  402b7c:	e046      	b.n	402c0c <main+0x1f0>
				printf("transmission failed\n\r");
  402b7e:	485d      	ldr	r0, [pc, #372]	; (402cf4 <main+0x2d8>)
  402b80:	4b4b      	ldr	r3, [pc, #300]	; (402cb0 <main+0x294>)
  402b82:	4798      	blx	r3
  402b84:	e7f6      	b.n	402b74 <main+0x158>
			nRF24_openWritingPipe(listeningPipes[currentNode]);
  402b86:	f8d8 0004 	ldr.w	r0, [r8, #4]
  402b8a:	2100      	movs	r1, #0
  402b8c:	4b56      	ldr	r3, [pc, #344]	; (402ce8 <main+0x2cc>)
  402b8e:	4798      	blx	r3
			dataOut.destNode = currentNode;
  402b90:	f889 a001 	strb.w	sl, [r9, #1]
			dataOut.senCommand = active_sat;
  402b94:	2302      	movs	r3, #2
  402b96:	f889 3002 	strb.w	r3, [r9, #2]
			if(!nRF24_write(&dataOut, sizeof(dataOut)))
  402b9a:	2107      	movs	r1, #7
  402b9c:	9805      	ldr	r0, [sp, #20]
  402b9e:	4b53      	ldr	r3, [pc, #332]	; (402cec <main+0x2d0>)
  402ba0:	4798      	blx	r3
  402ba2:	b120      	cbz	r0, 402bae <main+0x192>
	printf("Sensor active_sat node %d\r\n", currentNode);
  402ba4:	9904      	ldr	r1, [sp, #16]
  402ba6:	4855      	ldr	r0, [pc, #340]	; (402cfc <main+0x2e0>)
  402ba8:	4b41      	ldr	r3, [pc, #260]	; (402cb0 <main+0x294>)
  402baa:	4798      	blx	r3
  402bac:	e033      	b.n	402c16 <main+0x1fa>
				printf("transmission failed\n\r");
  402bae:	4851      	ldr	r0, [pc, #324]	; (402cf4 <main+0x2d8>)
  402bb0:	4b3f      	ldr	r3, [pc, #252]	; (402cb0 <main+0x294>)
  402bb2:	4798      	blx	r3
  402bb4:	e7f6      	b.n	402ba4 <main+0x188>
	printf("Sensor active_sat node %d\r\n", currentNode);
  402bb6:	9904      	ldr	r1, [sp, #16]
  402bb8:	4850      	ldr	r0, [pc, #320]	; (402cfc <main+0x2e0>)
  402bba:	4b3d      	ldr	r3, [pc, #244]	; (402cb0 <main+0x294>)
  402bbc:	4798      	blx	r3
  402bbe:	3604      	adds	r6, #4
  402bc0:	3501      	adds	r5, #1
  402bc2:	f108 0804 	add.w	r8, r8, #4
	for(i = artnetDmxAddress; i < (artnetDmxAddress + (nodes * 4)); i++)
  402bc6:	2e11      	cmp	r6, #17
  402bc8:	d094      	beq.n	402af4 <main+0xd8>
  402bca:	fa5f fa85 	uxtb.w	sl, r5
		nodeFunction = artnet_data_buffer[i++]; //use i, then increment
  402bce:	5dbc      	ldrb	r4, [r7, r6]
  402bd0:	b2e4      	uxtb	r4, r4
  402bd2:	1c73      	adds	r3, r6, #1
		dataOut.hue = artnet_data_buffer[i++];
  402bd4:	5cfa      	ldrb	r2, [r7, r3]
  402bd6:	b2d2      	uxtb	r2, r2
  402bd8:	f889 2004 	strb.w	r2, [r9, #4]
  402bdc:	1cb3      	adds	r3, r6, #2
		dataOut.saturation = artnet_data_buffer[i++];
  402bde:	5cfb      	ldrb	r3, [r7, r3]
  402be0:	b2db      	uxtb	r3, r3
  402be2:	f889 3005 	strb.w	r3, [r9, #5]
		dataOut.intensity = artnet_data_buffer[i];
  402be6:	f817 1025 	ldrb.w	r1, [r7, r5, lsl #2]
  402bea:	b2c9      	uxtb	r1, r1
  402bec:	f889 1003 	strb.w	r1, [r9, #3]
	printf("Node %d | HSV %d, %d, %d\r\n", currentNode, dataOut.hue, dataOut.saturation, dataOut.intensity);
  402bf0:	9504      	str	r5, [sp, #16]
  402bf2:	9100      	str	r1, [sp, #0]
  402bf4:	4629      	mov	r1, r5
  402bf6:	4842      	ldr	r0, [pc, #264]	; (402d00 <main+0x2e4>)
  402bf8:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 402cb0 <main+0x294>
  402bfc:	47d8      	blx	fp
		if (nodeFunction <= 30)
  402bfe:	2c1e      	cmp	r4, #30
  402c00:	d990      	bls.n	402b24 <main+0x108>
		if (nodeFunction >= 31 && nodeFunction <= 60)
  402c02:	f1a4 031f 	sub.w	r3, r4, #31
  402c06:	b2db      	uxtb	r3, r3
  402c08:	2b1d      	cmp	r3, #29
  402c0a:	d9a4      	bls.n	402b56 <main+0x13a>
		if (nodeFunction >= 61 && nodeFunction <= 90)
  402c0c:	f1a4 033d 	sub.w	r3, r4, #61	; 0x3d
  402c10:	b2db      	uxtb	r3, r3
  402c12:	2b1d      	cmp	r3, #29
  402c14:	d9b7      	bls.n	402b86 <main+0x16a>
		if (nodeFunction >= 91 && nodeFunction <= 120)
  402c16:	3c5b      	subs	r4, #91	; 0x5b
  402c18:	b2e4      	uxtb	r4, r4
  402c1a:	2c1d      	cmp	r4, #29
  402c1c:	d8cf      	bhi.n	402bbe <main+0x1a2>
			nRF24_openWritingPipe(listeningPipes[currentNode]);
  402c1e:	f8d8 0004 	ldr.w	r0, [r8, #4]
  402c22:	2100      	movs	r1, #0
  402c24:	4b30      	ldr	r3, [pc, #192]	; (402ce8 <main+0x2cc>)
  402c26:	4798      	blx	r3
			dataOut.destNode = currentNode;
  402c28:	f889 a001 	strb.w	sl, [r9, #1]
			dataOut.senCommand = active_sat;
  402c2c:	2302      	movs	r3, #2
  402c2e:	f889 3002 	strb.w	r3, [r9, #2]
			if(!nRF24_write(&dataOut, sizeof(dataOut)))
  402c32:	2107      	movs	r1, #7
  402c34:	9805      	ldr	r0, [sp, #20]
  402c36:	4b2d      	ldr	r3, [pc, #180]	; (402cec <main+0x2d0>)
  402c38:	4798      	blx	r3
  402c3a:	2800      	cmp	r0, #0
  402c3c:	d1bb      	bne.n	402bb6 <main+0x19a>
				printf("transmission failed\n\r");
  402c3e:	482d      	ldr	r0, [pc, #180]	; (402cf4 <main+0x2d8>)
  402c40:	4b1b      	ldr	r3, [pc, #108]	; (402cb0 <main+0x294>)
  402c42:	4798      	blx	r3
  402c44:	e7b7      	b.n	402bb6 <main+0x19a>
}//end of program
  402c46:	f04f 30ff 	mov.w	r0, #4294967295
  402c4a:	b00d      	add	sp, #52	; 0x34
  402c4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c50:	00401c0d 	.word	0x00401c0d
  402c54:	00401c7d 	.word	0x00401c7d
  402c58:	00402121 	.word	0x00402121
  402c5c:	40028000 	.word	0x40028000
  402c60:	20408300 	.word	0x20408300
  402c64:	004024d1 	.word	0x004024d1
  402c68:	204082fc 	.word	0x204082fc
  402c6c:	004023f5 	.word	0x004023f5
  402c70:	204072e8 	.word	0x204072e8
  402c74:	08f0d180 	.word	0x08f0d180
  402c78:	00400a81 	.word	0x00400a81
  402c7c:	00400ad5 	.word	0x00400ad5
  402c80:	00400adb 	.word	0x00400adb
  402c84:	2040003c 	.word	0x2040003c
  402c88:	00403371 	.word	0x00403371
  402c8c:	004095ec 	.word	0x004095ec
  402c90:	00403361 	.word	0x00403361
  402c94:	20408318 	.word	0x20408318
  402c98:	004025a5 	.word	0x004025a5
  402c9c:	204083fc 	.word	0x204083fc
  402ca0:	004026bd 	.word	0x004026bd
  402ca4:	00400b3d 	.word	0x00400b3d
  402ca8:	20400010 	.word	0x20400010
  402cac:	0040927c 	.word	0x0040927c
  402cb0:	0040306d 	.word	0x0040306d
  402cb4:	2040000c 	.word	0x2040000c
  402cb8:	00409640 	.word	0x00409640
  402cbc:	00409658 	.word	0x00409658
  402cc0:	00401535 	.word	0x00401535
  402cc4:	004013a9 	.word	0x004013a9
  402cc8:	004010c5 	.word	0x004010c5
  402ccc:	004012f5 	.word	0x004012f5
  402cd0:	00401109 	.word	0x00401109
  402cd4:	00400b11 	.word	0x00400b11
  402cd8:	204082e0 	.word	0x204082e0
  402cdc:	204075e4 	.word	0x204075e4
  402ce0:	00402919 	.word	0x00402919
  402ce4:	204072ec 	.word	0x204072ec
  402ce8:	00401441 	.word	0x00401441
  402cec:	0040147d 	.word	0x0040147d
  402cf0:	0040969c 	.word	0x0040969c
  402cf4:	00409684 	.word	0x00409684
  402cf8:	004096b8 	.word	0x004096b8
  402cfc:	004096d4 	.word	0x004096d4
  402d00:	00409668 	.word	0x00409668
  402d04:	20408310 	.word	0x20408310
  402d08:	004095d4 	.word	0x004095d4

00402d0c <__aeabi_uldivmod>:
  402d0c:	b953      	cbnz	r3, 402d24 <__aeabi_uldivmod+0x18>
  402d0e:	b94a      	cbnz	r2, 402d24 <__aeabi_uldivmod+0x18>
  402d10:	2900      	cmp	r1, #0
  402d12:	bf08      	it	eq
  402d14:	2800      	cmpeq	r0, #0
  402d16:	bf1c      	itt	ne
  402d18:	f04f 31ff 	movne.w	r1, #4294967295
  402d1c:	f04f 30ff 	movne.w	r0, #4294967295
  402d20:	f000 b97a 	b.w	403018 <__aeabi_idiv0>
  402d24:	f1ad 0c08 	sub.w	ip, sp, #8
  402d28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402d2c:	f000 f806 	bl	402d3c <__udivmoddi4>
  402d30:	f8dd e004 	ldr.w	lr, [sp, #4]
  402d34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402d38:	b004      	add	sp, #16
  402d3a:	4770      	bx	lr

00402d3c <__udivmoddi4>:
  402d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402d40:	468c      	mov	ip, r1
  402d42:	460d      	mov	r5, r1
  402d44:	4604      	mov	r4, r0
  402d46:	9e08      	ldr	r6, [sp, #32]
  402d48:	2b00      	cmp	r3, #0
  402d4a:	d151      	bne.n	402df0 <__udivmoddi4+0xb4>
  402d4c:	428a      	cmp	r2, r1
  402d4e:	4617      	mov	r7, r2
  402d50:	d96d      	bls.n	402e2e <__udivmoddi4+0xf2>
  402d52:	fab2 fe82 	clz	lr, r2
  402d56:	f1be 0f00 	cmp.w	lr, #0
  402d5a:	d00b      	beq.n	402d74 <__udivmoddi4+0x38>
  402d5c:	f1ce 0c20 	rsb	ip, lr, #32
  402d60:	fa01 f50e 	lsl.w	r5, r1, lr
  402d64:	fa20 fc0c 	lsr.w	ip, r0, ip
  402d68:	fa02 f70e 	lsl.w	r7, r2, lr
  402d6c:	ea4c 0c05 	orr.w	ip, ip, r5
  402d70:	fa00 f40e 	lsl.w	r4, r0, lr
  402d74:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402d78:	0c25      	lsrs	r5, r4, #16
  402d7a:	fbbc f8fa 	udiv	r8, ip, sl
  402d7e:	fa1f f987 	uxth.w	r9, r7
  402d82:	fb0a cc18 	mls	ip, sl, r8, ip
  402d86:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  402d8a:	fb08 f309 	mul.w	r3, r8, r9
  402d8e:	42ab      	cmp	r3, r5
  402d90:	d90a      	bls.n	402da8 <__udivmoddi4+0x6c>
  402d92:	19ed      	adds	r5, r5, r7
  402d94:	f108 32ff 	add.w	r2, r8, #4294967295
  402d98:	f080 8123 	bcs.w	402fe2 <__udivmoddi4+0x2a6>
  402d9c:	42ab      	cmp	r3, r5
  402d9e:	f240 8120 	bls.w	402fe2 <__udivmoddi4+0x2a6>
  402da2:	f1a8 0802 	sub.w	r8, r8, #2
  402da6:	443d      	add	r5, r7
  402da8:	1aed      	subs	r5, r5, r3
  402daa:	b2a4      	uxth	r4, r4
  402dac:	fbb5 f0fa 	udiv	r0, r5, sl
  402db0:	fb0a 5510 	mls	r5, sl, r0, r5
  402db4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402db8:	fb00 f909 	mul.w	r9, r0, r9
  402dbc:	45a1      	cmp	r9, r4
  402dbe:	d909      	bls.n	402dd4 <__udivmoddi4+0x98>
  402dc0:	19e4      	adds	r4, r4, r7
  402dc2:	f100 33ff 	add.w	r3, r0, #4294967295
  402dc6:	f080 810a 	bcs.w	402fde <__udivmoddi4+0x2a2>
  402dca:	45a1      	cmp	r9, r4
  402dcc:	f240 8107 	bls.w	402fde <__udivmoddi4+0x2a2>
  402dd0:	3802      	subs	r0, #2
  402dd2:	443c      	add	r4, r7
  402dd4:	eba4 0409 	sub.w	r4, r4, r9
  402dd8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402ddc:	2100      	movs	r1, #0
  402dde:	2e00      	cmp	r6, #0
  402de0:	d061      	beq.n	402ea6 <__udivmoddi4+0x16a>
  402de2:	fa24 f40e 	lsr.w	r4, r4, lr
  402de6:	2300      	movs	r3, #0
  402de8:	6034      	str	r4, [r6, #0]
  402dea:	6073      	str	r3, [r6, #4]
  402dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402df0:	428b      	cmp	r3, r1
  402df2:	d907      	bls.n	402e04 <__udivmoddi4+0xc8>
  402df4:	2e00      	cmp	r6, #0
  402df6:	d054      	beq.n	402ea2 <__udivmoddi4+0x166>
  402df8:	2100      	movs	r1, #0
  402dfa:	e886 0021 	stmia.w	r6, {r0, r5}
  402dfe:	4608      	mov	r0, r1
  402e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402e04:	fab3 f183 	clz	r1, r3
  402e08:	2900      	cmp	r1, #0
  402e0a:	f040 808e 	bne.w	402f2a <__udivmoddi4+0x1ee>
  402e0e:	42ab      	cmp	r3, r5
  402e10:	d302      	bcc.n	402e18 <__udivmoddi4+0xdc>
  402e12:	4282      	cmp	r2, r0
  402e14:	f200 80fa 	bhi.w	40300c <__udivmoddi4+0x2d0>
  402e18:	1a84      	subs	r4, r0, r2
  402e1a:	eb65 0503 	sbc.w	r5, r5, r3
  402e1e:	2001      	movs	r0, #1
  402e20:	46ac      	mov	ip, r5
  402e22:	2e00      	cmp	r6, #0
  402e24:	d03f      	beq.n	402ea6 <__udivmoddi4+0x16a>
  402e26:	e886 1010 	stmia.w	r6, {r4, ip}
  402e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402e2e:	b912      	cbnz	r2, 402e36 <__udivmoddi4+0xfa>
  402e30:	2701      	movs	r7, #1
  402e32:	fbb7 f7f2 	udiv	r7, r7, r2
  402e36:	fab7 fe87 	clz	lr, r7
  402e3a:	f1be 0f00 	cmp.w	lr, #0
  402e3e:	d134      	bne.n	402eaa <__udivmoddi4+0x16e>
  402e40:	1beb      	subs	r3, r5, r7
  402e42:	0c3a      	lsrs	r2, r7, #16
  402e44:	fa1f fc87 	uxth.w	ip, r7
  402e48:	2101      	movs	r1, #1
  402e4a:	fbb3 f8f2 	udiv	r8, r3, r2
  402e4e:	0c25      	lsrs	r5, r4, #16
  402e50:	fb02 3318 	mls	r3, r2, r8, r3
  402e54:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402e58:	fb0c f308 	mul.w	r3, ip, r8
  402e5c:	42ab      	cmp	r3, r5
  402e5e:	d907      	bls.n	402e70 <__udivmoddi4+0x134>
  402e60:	19ed      	adds	r5, r5, r7
  402e62:	f108 30ff 	add.w	r0, r8, #4294967295
  402e66:	d202      	bcs.n	402e6e <__udivmoddi4+0x132>
  402e68:	42ab      	cmp	r3, r5
  402e6a:	f200 80d1 	bhi.w	403010 <__udivmoddi4+0x2d4>
  402e6e:	4680      	mov	r8, r0
  402e70:	1aed      	subs	r5, r5, r3
  402e72:	b2a3      	uxth	r3, r4
  402e74:	fbb5 f0f2 	udiv	r0, r5, r2
  402e78:	fb02 5510 	mls	r5, r2, r0, r5
  402e7c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402e80:	fb0c fc00 	mul.w	ip, ip, r0
  402e84:	45a4      	cmp	ip, r4
  402e86:	d907      	bls.n	402e98 <__udivmoddi4+0x15c>
  402e88:	19e4      	adds	r4, r4, r7
  402e8a:	f100 33ff 	add.w	r3, r0, #4294967295
  402e8e:	d202      	bcs.n	402e96 <__udivmoddi4+0x15a>
  402e90:	45a4      	cmp	ip, r4
  402e92:	f200 80b8 	bhi.w	403006 <__udivmoddi4+0x2ca>
  402e96:	4618      	mov	r0, r3
  402e98:	eba4 040c 	sub.w	r4, r4, ip
  402e9c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402ea0:	e79d      	b.n	402dde <__udivmoddi4+0xa2>
  402ea2:	4631      	mov	r1, r6
  402ea4:	4630      	mov	r0, r6
  402ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402eaa:	f1ce 0420 	rsb	r4, lr, #32
  402eae:	fa05 f30e 	lsl.w	r3, r5, lr
  402eb2:	fa07 f70e 	lsl.w	r7, r7, lr
  402eb6:	fa20 f804 	lsr.w	r8, r0, r4
  402eba:	0c3a      	lsrs	r2, r7, #16
  402ebc:	fa25 f404 	lsr.w	r4, r5, r4
  402ec0:	ea48 0803 	orr.w	r8, r8, r3
  402ec4:	fbb4 f1f2 	udiv	r1, r4, r2
  402ec8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402ecc:	fb02 4411 	mls	r4, r2, r1, r4
  402ed0:	fa1f fc87 	uxth.w	ip, r7
  402ed4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402ed8:	fb01 f30c 	mul.w	r3, r1, ip
  402edc:	42ab      	cmp	r3, r5
  402ede:	fa00 f40e 	lsl.w	r4, r0, lr
  402ee2:	d909      	bls.n	402ef8 <__udivmoddi4+0x1bc>
  402ee4:	19ed      	adds	r5, r5, r7
  402ee6:	f101 30ff 	add.w	r0, r1, #4294967295
  402eea:	f080 808a 	bcs.w	403002 <__udivmoddi4+0x2c6>
  402eee:	42ab      	cmp	r3, r5
  402ef0:	f240 8087 	bls.w	403002 <__udivmoddi4+0x2c6>
  402ef4:	3902      	subs	r1, #2
  402ef6:	443d      	add	r5, r7
  402ef8:	1aeb      	subs	r3, r5, r3
  402efa:	fa1f f588 	uxth.w	r5, r8
  402efe:	fbb3 f0f2 	udiv	r0, r3, r2
  402f02:	fb02 3310 	mls	r3, r2, r0, r3
  402f06:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402f0a:	fb00 f30c 	mul.w	r3, r0, ip
  402f0e:	42ab      	cmp	r3, r5
  402f10:	d907      	bls.n	402f22 <__udivmoddi4+0x1e6>
  402f12:	19ed      	adds	r5, r5, r7
  402f14:	f100 38ff 	add.w	r8, r0, #4294967295
  402f18:	d26f      	bcs.n	402ffa <__udivmoddi4+0x2be>
  402f1a:	42ab      	cmp	r3, r5
  402f1c:	d96d      	bls.n	402ffa <__udivmoddi4+0x2be>
  402f1e:	3802      	subs	r0, #2
  402f20:	443d      	add	r5, r7
  402f22:	1aeb      	subs	r3, r5, r3
  402f24:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402f28:	e78f      	b.n	402e4a <__udivmoddi4+0x10e>
  402f2a:	f1c1 0720 	rsb	r7, r1, #32
  402f2e:	fa22 f807 	lsr.w	r8, r2, r7
  402f32:	408b      	lsls	r3, r1
  402f34:	fa05 f401 	lsl.w	r4, r5, r1
  402f38:	ea48 0303 	orr.w	r3, r8, r3
  402f3c:	fa20 fe07 	lsr.w	lr, r0, r7
  402f40:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402f44:	40fd      	lsrs	r5, r7
  402f46:	ea4e 0e04 	orr.w	lr, lr, r4
  402f4a:	fbb5 f9fc 	udiv	r9, r5, ip
  402f4e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402f52:	fb0c 5519 	mls	r5, ip, r9, r5
  402f56:	fa1f f883 	uxth.w	r8, r3
  402f5a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402f5e:	fb09 f408 	mul.w	r4, r9, r8
  402f62:	42ac      	cmp	r4, r5
  402f64:	fa02 f201 	lsl.w	r2, r2, r1
  402f68:	fa00 fa01 	lsl.w	sl, r0, r1
  402f6c:	d908      	bls.n	402f80 <__udivmoddi4+0x244>
  402f6e:	18ed      	adds	r5, r5, r3
  402f70:	f109 30ff 	add.w	r0, r9, #4294967295
  402f74:	d243      	bcs.n	402ffe <__udivmoddi4+0x2c2>
  402f76:	42ac      	cmp	r4, r5
  402f78:	d941      	bls.n	402ffe <__udivmoddi4+0x2c2>
  402f7a:	f1a9 0902 	sub.w	r9, r9, #2
  402f7e:	441d      	add	r5, r3
  402f80:	1b2d      	subs	r5, r5, r4
  402f82:	fa1f fe8e 	uxth.w	lr, lr
  402f86:	fbb5 f0fc 	udiv	r0, r5, ip
  402f8a:	fb0c 5510 	mls	r5, ip, r0, r5
  402f8e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402f92:	fb00 f808 	mul.w	r8, r0, r8
  402f96:	45a0      	cmp	r8, r4
  402f98:	d907      	bls.n	402faa <__udivmoddi4+0x26e>
  402f9a:	18e4      	adds	r4, r4, r3
  402f9c:	f100 35ff 	add.w	r5, r0, #4294967295
  402fa0:	d229      	bcs.n	402ff6 <__udivmoddi4+0x2ba>
  402fa2:	45a0      	cmp	r8, r4
  402fa4:	d927      	bls.n	402ff6 <__udivmoddi4+0x2ba>
  402fa6:	3802      	subs	r0, #2
  402fa8:	441c      	add	r4, r3
  402faa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402fae:	eba4 0408 	sub.w	r4, r4, r8
  402fb2:	fba0 8902 	umull	r8, r9, r0, r2
  402fb6:	454c      	cmp	r4, r9
  402fb8:	46c6      	mov	lr, r8
  402fba:	464d      	mov	r5, r9
  402fbc:	d315      	bcc.n	402fea <__udivmoddi4+0x2ae>
  402fbe:	d012      	beq.n	402fe6 <__udivmoddi4+0x2aa>
  402fc0:	b156      	cbz	r6, 402fd8 <__udivmoddi4+0x29c>
  402fc2:	ebba 030e 	subs.w	r3, sl, lr
  402fc6:	eb64 0405 	sbc.w	r4, r4, r5
  402fca:	fa04 f707 	lsl.w	r7, r4, r7
  402fce:	40cb      	lsrs	r3, r1
  402fd0:	431f      	orrs	r7, r3
  402fd2:	40cc      	lsrs	r4, r1
  402fd4:	6037      	str	r7, [r6, #0]
  402fd6:	6074      	str	r4, [r6, #4]
  402fd8:	2100      	movs	r1, #0
  402fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402fde:	4618      	mov	r0, r3
  402fe0:	e6f8      	b.n	402dd4 <__udivmoddi4+0x98>
  402fe2:	4690      	mov	r8, r2
  402fe4:	e6e0      	b.n	402da8 <__udivmoddi4+0x6c>
  402fe6:	45c2      	cmp	sl, r8
  402fe8:	d2ea      	bcs.n	402fc0 <__udivmoddi4+0x284>
  402fea:	ebb8 0e02 	subs.w	lr, r8, r2
  402fee:	eb69 0503 	sbc.w	r5, r9, r3
  402ff2:	3801      	subs	r0, #1
  402ff4:	e7e4      	b.n	402fc0 <__udivmoddi4+0x284>
  402ff6:	4628      	mov	r0, r5
  402ff8:	e7d7      	b.n	402faa <__udivmoddi4+0x26e>
  402ffa:	4640      	mov	r0, r8
  402ffc:	e791      	b.n	402f22 <__udivmoddi4+0x1e6>
  402ffe:	4681      	mov	r9, r0
  403000:	e7be      	b.n	402f80 <__udivmoddi4+0x244>
  403002:	4601      	mov	r1, r0
  403004:	e778      	b.n	402ef8 <__udivmoddi4+0x1bc>
  403006:	3802      	subs	r0, #2
  403008:	443c      	add	r4, r7
  40300a:	e745      	b.n	402e98 <__udivmoddi4+0x15c>
  40300c:	4608      	mov	r0, r1
  40300e:	e708      	b.n	402e22 <__udivmoddi4+0xe6>
  403010:	f1a8 0802 	sub.w	r8, r8, #2
  403014:	443d      	add	r5, r7
  403016:	e72b      	b.n	402e70 <__udivmoddi4+0x134>

00403018 <__aeabi_idiv0>:
  403018:	4770      	bx	lr
  40301a:	bf00      	nop

0040301c <__libc_init_array>:
  40301c:	b570      	push	{r4, r5, r6, lr}
  40301e:	4e0f      	ldr	r6, [pc, #60]	; (40305c <__libc_init_array+0x40>)
  403020:	4d0f      	ldr	r5, [pc, #60]	; (403060 <__libc_init_array+0x44>)
  403022:	1b76      	subs	r6, r6, r5
  403024:	10b6      	asrs	r6, r6, #2
  403026:	bf18      	it	ne
  403028:	2400      	movne	r4, #0
  40302a:	d005      	beq.n	403038 <__libc_init_array+0x1c>
  40302c:	3401      	adds	r4, #1
  40302e:	f855 3b04 	ldr.w	r3, [r5], #4
  403032:	4798      	blx	r3
  403034:	42a6      	cmp	r6, r4
  403036:	d1f9      	bne.n	40302c <__libc_init_array+0x10>
  403038:	4e0a      	ldr	r6, [pc, #40]	; (403064 <__libc_init_array+0x48>)
  40303a:	4d0b      	ldr	r5, [pc, #44]	; (403068 <__libc_init_array+0x4c>)
  40303c:	1b76      	subs	r6, r6, r5
  40303e:	f006 fcc7 	bl	4099d0 <_init>
  403042:	10b6      	asrs	r6, r6, #2
  403044:	bf18      	it	ne
  403046:	2400      	movne	r4, #0
  403048:	d006      	beq.n	403058 <__libc_init_array+0x3c>
  40304a:	3401      	adds	r4, #1
  40304c:	f855 3b04 	ldr.w	r3, [r5], #4
  403050:	4798      	blx	r3
  403052:	42a6      	cmp	r6, r4
  403054:	d1f9      	bne.n	40304a <__libc_init_array+0x2e>
  403056:	bd70      	pop	{r4, r5, r6, pc}
  403058:	bd70      	pop	{r4, r5, r6, pc}
  40305a:	bf00      	nop
  40305c:	004099dc 	.word	0x004099dc
  403060:	004099dc 	.word	0x004099dc
  403064:	004099e4 	.word	0x004099e4
  403068:	004099dc 	.word	0x004099dc

0040306c <iprintf>:
  40306c:	b40f      	push	{r0, r1, r2, r3}
  40306e:	b500      	push	{lr}
  403070:	4907      	ldr	r1, [pc, #28]	; (403090 <iprintf+0x24>)
  403072:	b083      	sub	sp, #12
  403074:	ab04      	add	r3, sp, #16
  403076:	6808      	ldr	r0, [r1, #0]
  403078:	f853 2b04 	ldr.w	r2, [r3], #4
  40307c:	6881      	ldr	r1, [r0, #8]
  40307e:	9301      	str	r3, [sp, #4]
  403080:	f001 fd5a 	bl	404b38 <_vfiprintf_r>
  403084:	b003      	add	sp, #12
  403086:	f85d eb04 	ldr.w	lr, [sp], #4
  40308a:	b004      	add	sp, #16
  40308c:	4770      	bx	lr
  40308e:	bf00      	nop
  403090:	2040003c 	.word	0x2040003c

00403094 <memcmp>:
  403094:	2a03      	cmp	r2, #3
  403096:	b470      	push	{r4, r5, r6}
  403098:	d922      	bls.n	4030e0 <memcmp+0x4c>
  40309a:	ea40 0301 	orr.w	r3, r0, r1
  40309e:	079b      	lsls	r3, r3, #30
  4030a0:	d011      	beq.n	4030c6 <memcmp+0x32>
  4030a2:	7803      	ldrb	r3, [r0, #0]
  4030a4:	780c      	ldrb	r4, [r1, #0]
  4030a6:	42a3      	cmp	r3, r4
  4030a8:	d11d      	bne.n	4030e6 <memcmp+0x52>
  4030aa:	440a      	add	r2, r1
  4030ac:	3101      	adds	r1, #1
  4030ae:	e005      	b.n	4030bc <memcmp+0x28>
  4030b0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  4030b4:	f811 4b01 	ldrb.w	r4, [r1], #1
  4030b8:	42a3      	cmp	r3, r4
  4030ba:	d114      	bne.n	4030e6 <memcmp+0x52>
  4030bc:	4291      	cmp	r1, r2
  4030be:	d1f7      	bne.n	4030b0 <memcmp+0x1c>
  4030c0:	2000      	movs	r0, #0
  4030c2:	bc70      	pop	{r4, r5, r6}
  4030c4:	4770      	bx	lr
  4030c6:	680d      	ldr	r5, [r1, #0]
  4030c8:	6806      	ldr	r6, [r0, #0]
  4030ca:	42ae      	cmp	r6, r5
  4030cc:	460c      	mov	r4, r1
  4030ce:	4603      	mov	r3, r0
  4030d0:	f101 0104 	add.w	r1, r1, #4
  4030d4:	f100 0004 	add.w	r0, r0, #4
  4030d8:	d108      	bne.n	4030ec <memcmp+0x58>
  4030da:	3a04      	subs	r2, #4
  4030dc:	2a03      	cmp	r2, #3
  4030de:	d8f2      	bhi.n	4030c6 <memcmp+0x32>
  4030e0:	2a00      	cmp	r2, #0
  4030e2:	d1de      	bne.n	4030a2 <memcmp+0xe>
  4030e4:	e7ec      	b.n	4030c0 <memcmp+0x2c>
  4030e6:	1b18      	subs	r0, r3, r4
  4030e8:	bc70      	pop	{r4, r5, r6}
  4030ea:	4770      	bx	lr
  4030ec:	4621      	mov	r1, r4
  4030ee:	4618      	mov	r0, r3
  4030f0:	e7d7      	b.n	4030a2 <memcmp+0xe>
  4030f2:	bf00      	nop

004030f4 <memcpy>:
  4030f4:	4684      	mov	ip, r0
  4030f6:	ea41 0300 	orr.w	r3, r1, r0
  4030fa:	f013 0303 	ands.w	r3, r3, #3
  4030fe:	d16d      	bne.n	4031dc <memcpy+0xe8>
  403100:	3a40      	subs	r2, #64	; 0x40
  403102:	d341      	bcc.n	403188 <memcpy+0x94>
  403104:	f851 3b04 	ldr.w	r3, [r1], #4
  403108:	f840 3b04 	str.w	r3, [r0], #4
  40310c:	f851 3b04 	ldr.w	r3, [r1], #4
  403110:	f840 3b04 	str.w	r3, [r0], #4
  403114:	f851 3b04 	ldr.w	r3, [r1], #4
  403118:	f840 3b04 	str.w	r3, [r0], #4
  40311c:	f851 3b04 	ldr.w	r3, [r1], #4
  403120:	f840 3b04 	str.w	r3, [r0], #4
  403124:	f851 3b04 	ldr.w	r3, [r1], #4
  403128:	f840 3b04 	str.w	r3, [r0], #4
  40312c:	f851 3b04 	ldr.w	r3, [r1], #4
  403130:	f840 3b04 	str.w	r3, [r0], #4
  403134:	f851 3b04 	ldr.w	r3, [r1], #4
  403138:	f840 3b04 	str.w	r3, [r0], #4
  40313c:	f851 3b04 	ldr.w	r3, [r1], #4
  403140:	f840 3b04 	str.w	r3, [r0], #4
  403144:	f851 3b04 	ldr.w	r3, [r1], #4
  403148:	f840 3b04 	str.w	r3, [r0], #4
  40314c:	f851 3b04 	ldr.w	r3, [r1], #4
  403150:	f840 3b04 	str.w	r3, [r0], #4
  403154:	f851 3b04 	ldr.w	r3, [r1], #4
  403158:	f840 3b04 	str.w	r3, [r0], #4
  40315c:	f851 3b04 	ldr.w	r3, [r1], #4
  403160:	f840 3b04 	str.w	r3, [r0], #4
  403164:	f851 3b04 	ldr.w	r3, [r1], #4
  403168:	f840 3b04 	str.w	r3, [r0], #4
  40316c:	f851 3b04 	ldr.w	r3, [r1], #4
  403170:	f840 3b04 	str.w	r3, [r0], #4
  403174:	f851 3b04 	ldr.w	r3, [r1], #4
  403178:	f840 3b04 	str.w	r3, [r0], #4
  40317c:	f851 3b04 	ldr.w	r3, [r1], #4
  403180:	f840 3b04 	str.w	r3, [r0], #4
  403184:	3a40      	subs	r2, #64	; 0x40
  403186:	d2bd      	bcs.n	403104 <memcpy+0x10>
  403188:	3230      	adds	r2, #48	; 0x30
  40318a:	d311      	bcc.n	4031b0 <memcpy+0xbc>
  40318c:	f851 3b04 	ldr.w	r3, [r1], #4
  403190:	f840 3b04 	str.w	r3, [r0], #4
  403194:	f851 3b04 	ldr.w	r3, [r1], #4
  403198:	f840 3b04 	str.w	r3, [r0], #4
  40319c:	f851 3b04 	ldr.w	r3, [r1], #4
  4031a0:	f840 3b04 	str.w	r3, [r0], #4
  4031a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4031a8:	f840 3b04 	str.w	r3, [r0], #4
  4031ac:	3a10      	subs	r2, #16
  4031ae:	d2ed      	bcs.n	40318c <memcpy+0x98>
  4031b0:	320c      	adds	r2, #12
  4031b2:	d305      	bcc.n	4031c0 <memcpy+0xcc>
  4031b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4031b8:	f840 3b04 	str.w	r3, [r0], #4
  4031bc:	3a04      	subs	r2, #4
  4031be:	d2f9      	bcs.n	4031b4 <memcpy+0xc0>
  4031c0:	3204      	adds	r2, #4
  4031c2:	d008      	beq.n	4031d6 <memcpy+0xe2>
  4031c4:	07d2      	lsls	r2, r2, #31
  4031c6:	bf1c      	itt	ne
  4031c8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4031cc:	f800 3b01 	strbne.w	r3, [r0], #1
  4031d0:	d301      	bcc.n	4031d6 <memcpy+0xe2>
  4031d2:	880b      	ldrh	r3, [r1, #0]
  4031d4:	8003      	strh	r3, [r0, #0]
  4031d6:	4660      	mov	r0, ip
  4031d8:	4770      	bx	lr
  4031da:	bf00      	nop
  4031dc:	2a08      	cmp	r2, #8
  4031de:	d313      	bcc.n	403208 <memcpy+0x114>
  4031e0:	078b      	lsls	r3, r1, #30
  4031e2:	d08d      	beq.n	403100 <memcpy+0xc>
  4031e4:	f010 0303 	ands.w	r3, r0, #3
  4031e8:	d08a      	beq.n	403100 <memcpy+0xc>
  4031ea:	f1c3 0304 	rsb	r3, r3, #4
  4031ee:	1ad2      	subs	r2, r2, r3
  4031f0:	07db      	lsls	r3, r3, #31
  4031f2:	bf1c      	itt	ne
  4031f4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4031f8:	f800 3b01 	strbne.w	r3, [r0], #1
  4031fc:	d380      	bcc.n	403100 <memcpy+0xc>
  4031fe:	f831 3b02 	ldrh.w	r3, [r1], #2
  403202:	f820 3b02 	strh.w	r3, [r0], #2
  403206:	e77b      	b.n	403100 <memcpy+0xc>
  403208:	3a04      	subs	r2, #4
  40320a:	d3d9      	bcc.n	4031c0 <memcpy+0xcc>
  40320c:	3a01      	subs	r2, #1
  40320e:	f811 3b01 	ldrb.w	r3, [r1], #1
  403212:	f800 3b01 	strb.w	r3, [r0], #1
  403216:	d2f9      	bcs.n	40320c <memcpy+0x118>
  403218:	780b      	ldrb	r3, [r1, #0]
  40321a:	7003      	strb	r3, [r0, #0]
  40321c:	784b      	ldrb	r3, [r1, #1]
  40321e:	7043      	strb	r3, [r0, #1]
  403220:	788b      	ldrb	r3, [r1, #2]
  403222:	7083      	strb	r3, [r0, #2]
  403224:	4660      	mov	r0, ip
  403226:	4770      	bx	lr

00403228 <memset>:
  403228:	b470      	push	{r4, r5, r6}
  40322a:	0786      	lsls	r6, r0, #30
  40322c:	d046      	beq.n	4032bc <memset+0x94>
  40322e:	1e54      	subs	r4, r2, #1
  403230:	2a00      	cmp	r2, #0
  403232:	d041      	beq.n	4032b8 <memset+0x90>
  403234:	b2ca      	uxtb	r2, r1
  403236:	4603      	mov	r3, r0
  403238:	e002      	b.n	403240 <memset+0x18>
  40323a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40323e:	d33b      	bcc.n	4032b8 <memset+0x90>
  403240:	f803 2b01 	strb.w	r2, [r3], #1
  403244:	079d      	lsls	r5, r3, #30
  403246:	d1f8      	bne.n	40323a <memset+0x12>
  403248:	2c03      	cmp	r4, #3
  40324a:	d92e      	bls.n	4032aa <memset+0x82>
  40324c:	b2cd      	uxtb	r5, r1
  40324e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403252:	2c0f      	cmp	r4, #15
  403254:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403258:	d919      	bls.n	40328e <memset+0x66>
  40325a:	f103 0210 	add.w	r2, r3, #16
  40325e:	4626      	mov	r6, r4
  403260:	3e10      	subs	r6, #16
  403262:	2e0f      	cmp	r6, #15
  403264:	f842 5c10 	str.w	r5, [r2, #-16]
  403268:	f842 5c0c 	str.w	r5, [r2, #-12]
  40326c:	f842 5c08 	str.w	r5, [r2, #-8]
  403270:	f842 5c04 	str.w	r5, [r2, #-4]
  403274:	f102 0210 	add.w	r2, r2, #16
  403278:	d8f2      	bhi.n	403260 <memset+0x38>
  40327a:	f1a4 0210 	sub.w	r2, r4, #16
  40327e:	f022 020f 	bic.w	r2, r2, #15
  403282:	f004 040f 	and.w	r4, r4, #15
  403286:	3210      	adds	r2, #16
  403288:	2c03      	cmp	r4, #3
  40328a:	4413      	add	r3, r2
  40328c:	d90d      	bls.n	4032aa <memset+0x82>
  40328e:	461e      	mov	r6, r3
  403290:	4622      	mov	r2, r4
  403292:	3a04      	subs	r2, #4
  403294:	2a03      	cmp	r2, #3
  403296:	f846 5b04 	str.w	r5, [r6], #4
  40329a:	d8fa      	bhi.n	403292 <memset+0x6a>
  40329c:	1f22      	subs	r2, r4, #4
  40329e:	f022 0203 	bic.w	r2, r2, #3
  4032a2:	3204      	adds	r2, #4
  4032a4:	4413      	add	r3, r2
  4032a6:	f004 0403 	and.w	r4, r4, #3
  4032aa:	b12c      	cbz	r4, 4032b8 <memset+0x90>
  4032ac:	b2c9      	uxtb	r1, r1
  4032ae:	441c      	add	r4, r3
  4032b0:	f803 1b01 	strb.w	r1, [r3], #1
  4032b4:	429c      	cmp	r4, r3
  4032b6:	d1fb      	bne.n	4032b0 <memset+0x88>
  4032b8:	bc70      	pop	{r4, r5, r6}
  4032ba:	4770      	bx	lr
  4032bc:	4614      	mov	r4, r2
  4032be:	4603      	mov	r3, r0
  4032c0:	e7c2      	b.n	403248 <memset+0x20>
  4032c2:	bf00      	nop

004032c4 <_puts_r>:
  4032c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4032c6:	4605      	mov	r5, r0
  4032c8:	b089      	sub	sp, #36	; 0x24
  4032ca:	4608      	mov	r0, r1
  4032cc:	460c      	mov	r4, r1
  4032ce:	f000 f957 	bl	403580 <strlen>
  4032d2:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4032d4:	4f21      	ldr	r7, [pc, #132]	; (40335c <_puts_r+0x98>)
  4032d6:	9404      	str	r4, [sp, #16]
  4032d8:	2601      	movs	r6, #1
  4032da:	1c44      	adds	r4, r0, #1
  4032dc:	a904      	add	r1, sp, #16
  4032de:	2202      	movs	r2, #2
  4032e0:	9403      	str	r4, [sp, #12]
  4032e2:	9005      	str	r0, [sp, #20]
  4032e4:	68ac      	ldr	r4, [r5, #8]
  4032e6:	9706      	str	r7, [sp, #24]
  4032e8:	9607      	str	r6, [sp, #28]
  4032ea:	9101      	str	r1, [sp, #4]
  4032ec:	9202      	str	r2, [sp, #8]
  4032ee:	b353      	cbz	r3, 403346 <_puts_r+0x82>
  4032f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4032f2:	f013 0f01 	tst.w	r3, #1
  4032f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4032fa:	b29a      	uxth	r2, r3
  4032fc:	d101      	bne.n	403302 <_puts_r+0x3e>
  4032fe:	0590      	lsls	r0, r2, #22
  403300:	d525      	bpl.n	40334e <_puts_r+0x8a>
  403302:	0491      	lsls	r1, r2, #18
  403304:	d406      	bmi.n	403314 <_puts_r+0x50>
  403306:	6e62      	ldr	r2, [r4, #100]	; 0x64
  403308:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40330c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  403310:	81a3      	strh	r3, [r4, #12]
  403312:	6662      	str	r2, [r4, #100]	; 0x64
  403314:	4628      	mov	r0, r5
  403316:	aa01      	add	r2, sp, #4
  403318:	4621      	mov	r1, r4
  40331a:	f003 fdcf 	bl	406ebc <__sfvwrite_r>
  40331e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403320:	2800      	cmp	r0, #0
  403322:	bf0c      	ite	eq
  403324:	250a      	moveq	r5, #10
  403326:	f04f 35ff 	movne.w	r5, #4294967295
  40332a:	07da      	lsls	r2, r3, #31
  40332c:	d402      	bmi.n	403334 <_puts_r+0x70>
  40332e:	89a3      	ldrh	r3, [r4, #12]
  403330:	059b      	lsls	r3, r3, #22
  403332:	d502      	bpl.n	40333a <_puts_r+0x76>
  403334:	4628      	mov	r0, r5
  403336:	b009      	add	sp, #36	; 0x24
  403338:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40333a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40333c:	f003 ff82 	bl	407244 <__retarget_lock_release_recursive>
  403340:	4628      	mov	r0, r5
  403342:	b009      	add	sp, #36	; 0x24
  403344:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403346:	4628      	mov	r0, r5
  403348:	f003 fbac 	bl	406aa4 <__sinit>
  40334c:	e7d0      	b.n	4032f0 <_puts_r+0x2c>
  40334e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403350:	f003 ff76 	bl	407240 <__retarget_lock_acquire_recursive>
  403354:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403358:	b29a      	uxth	r2, r3
  40335a:	e7d2      	b.n	403302 <_puts_r+0x3e>
  40335c:	004093ec 	.word	0x004093ec

00403360 <puts>:
  403360:	4b02      	ldr	r3, [pc, #8]	; (40336c <puts+0xc>)
  403362:	4601      	mov	r1, r0
  403364:	6818      	ldr	r0, [r3, #0]
  403366:	f7ff bfad 	b.w	4032c4 <_puts_r>
  40336a:	bf00      	nop
  40336c:	2040003c 	.word	0x2040003c

00403370 <setbuf>:
  403370:	2900      	cmp	r1, #0
  403372:	bf0c      	ite	eq
  403374:	2202      	moveq	r2, #2
  403376:	2200      	movne	r2, #0
  403378:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40337c:	f000 b800 	b.w	403380 <setvbuf>

00403380 <setvbuf>:
  403380:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403384:	4c61      	ldr	r4, [pc, #388]	; (40350c <setvbuf+0x18c>)
  403386:	6825      	ldr	r5, [r4, #0]
  403388:	b083      	sub	sp, #12
  40338a:	4604      	mov	r4, r0
  40338c:	460f      	mov	r7, r1
  40338e:	4690      	mov	r8, r2
  403390:	461e      	mov	r6, r3
  403392:	b115      	cbz	r5, 40339a <setvbuf+0x1a>
  403394:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403396:	2b00      	cmp	r3, #0
  403398:	d064      	beq.n	403464 <setvbuf+0xe4>
  40339a:	f1b8 0f02 	cmp.w	r8, #2
  40339e:	d006      	beq.n	4033ae <setvbuf+0x2e>
  4033a0:	f1b8 0f01 	cmp.w	r8, #1
  4033a4:	f200 809f 	bhi.w	4034e6 <setvbuf+0x166>
  4033a8:	2e00      	cmp	r6, #0
  4033aa:	f2c0 809c 	blt.w	4034e6 <setvbuf+0x166>
  4033ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4033b0:	07d8      	lsls	r0, r3, #31
  4033b2:	d534      	bpl.n	40341e <setvbuf+0x9e>
  4033b4:	4621      	mov	r1, r4
  4033b6:	4628      	mov	r0, r5
  4033b8:	f003 fb1c 	bl	4069f4 <_fflush_r>
  4033bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4033be:	b141      	cbz	r1, 4033d2 <setvbuf+0x52>
  4033c0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4033c4:	4299      	cmp	r1, r3
  4033c6:	d002      	beq.n	4033ce <setvbuf+0x4e>
  4033c8:	4628      	mov	r0, r5
  4033ca:	f003 fc91 	bl	406cf0 <_free_r>
  4033ce:	2300      	movs	r3, #0
  4033d0:	6323      	str	r3, [r4, #48]	; 0x30
  4033d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4033d6:	2200      	movs	r2, #0
  4033d8:	61a2      	str	r2, [r4, #24]
  4033da:	6062      	str	r2, [r4, #4]
  4033dc:	061a      	lsls	r2, r3, #24
  4033de:	d43a      	bmi.n	403456 <setvbuf+0xd6>
  4033e0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4033e4:	f023 0303 	bic.w	r3, r3, #3
  4033e8:	f1b8 0f02 	cmp.w	r8, #2
  4033ec:	81a3      	strh	r3, [r4, #12]
  4033ee:	d01d      	beq.n	40342c <setvbuf+0xac>
  4033f0:	ab01      	add	r3, sp, #4
  4033f2:	466a      	mov	r2, sp
  4033f4:	4621      	mov	r1, r4
  4033f6:	4628      	mov	r0, r5
  4033f8:	f003 ff26 	bl	407248 <__swhatbuf_r>
  4033fc:	89a3      	ldrh	r3, [r4, #12]
  4033fe:	4318      	orrs	r0, r3
  403400:	81a0      	strh	r0, [r4, #12]
  403402:	2e00      	cmp	r6, #0
  403404:	d132      	bne.n	40346c <setvbuf+0xec>
  403406:	9e00      	ldr	r6, [sp, #0]
  403408:	4630      	mov	r0, r6
  40340a:	f003 ff95 	bl	407338 <malloc>
  40340e:	4607      	mov	r7, r0
  403410:	2800      	cmp	r0, #0
  403412:	d06b      	beq.n	4034ec <setvbuf+0x16c>
  403414:	89a3      	ldrh	r3, [r4, #12]
  403416:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40341a:	81a3      	strh	r3, [r4, #12]
  40341c:	e028      	b.n	403470 <setvbuf+0xf0>
  40341e:	89a3      	ldrh	r3, [r4, #12]
  403420:	0599      	lsls	r1, r3, #22
  403422:	d4c7      	bmi.n	4033b4 <setvbuf+0x34>
  403424:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403426:	f003 ff0b 	bl	407240 <__retarget_lock_acquire_recursive>
  40342a:	e7c3      	b.n	4033b4 <setvbuf+0x34>
  40342c:	2500      	movs	r5, #0
  40342e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403430:	2600      	movs	r6, #0
  403432:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403436:	f043 0302 	orr.w	r3, r3, #2
  40343a:	2001      	movs	r0, #1
  40343c:	60a6      	str	r6, [r4, #8]
  40343e:	07ce      	lsls	r6, r1, #31
  403440:	81a3      	strh	r3, [r4, #12]
  403442:	6022      	str	r2, [r4, #0]
  403444:	6122      	str	r2, [r4, #16]
  403446:	6160      	str	r0, [r4, #20]
  403448:	d401      	bmi.n	40344e <setvbuf+0xce>
  40344a:	0598      	lsls	r0, r3, #22
  40344c:	d53e      	bpl.n	4034cc <setvbuf+0x14c>
  40344e:	4628      	mov	r0, r5
  403450:	b003      	add	sp, #12
  403452:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403456:	6921      	ldr	r1, [r4, #16]
  403458:	4628      	mov	r0, r5
  40345a:	f003 fc49 	bl	406cf0 <_free_r>
  40345e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403462:	e7bd      	b.n	4033e0 <setvbuf+0x60>
  403464:	4628      	mov	r0, r5
  403466:	f003 fb1d 	bl	406aa4 <__sinit>
  40346a:	e796      	b.n	40339a <setvbuf+0x1a>
  40346c:	2f00      	cmp	r7, #0
  40346e:	d0cb      	beq.n	403408 <setvbuf+0x88>
  403470:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403472:	2b00      	cmp	r3, #0
  403474:	d033      	beq.n	4034de <setvbuf+0x15e>
  403476:	9b00      	ldr	r3, [sp, #0]
  403478:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40347c:	6027      	str	r7, [r4, #0]
  40347e:	429e      	cmp	r6, r3
  403480:	bf1c      	itt	ne
  403482:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  403486:	81a2      	strhne	r2, [r4, #12]
  403488:	f1b8 0f01 	cmp.w	r8, #1
  40348c:	bf04      	itt	eq
  40348e:	f042 0201 	orreq.w	r2, r2, #1
  403492:	81a2      	strheq	r2, [r4, #12]
  403494:	b292      	uxth	r2, r2
  403496:	f012 0308 	ands.w	r3, r2, #8
  40349a:	6127      	str	r7, [r4, #16]
  40349c:	6166      	str	r6, [r4, #20]
  40349e:	d00e      	beq.n	4034be <setvbuf+0x13e>
  4034a0:	07d1      	lsls	r1, r2, #31
  4034a2:	d51a      	bpl.n	4034da <setvbuf+0x15a>
  4034a4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4034a6:	4276      	negs	r6, r6
  4034a8:	2300      	movs	r3, #0
  4034aa:	f015 0501 	ands.w	r5, r5, #1
  4034ae:	61a6      	str	r6, [r4, #24]
  4034b0:	60a3      	str	r3, [r4, #8]
  4034b2:	d009      	beq.n	4034c8 <setvbuf+0x148>
  4034b4:	2500      	movs	r5, #0
  4034b6:	4628      	mov	r0, r5
  4034b8:	b003      	add	sp, #12
  4034ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4034be:	60a3      	str	r3, [r4, #8]
  4034c0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4034c2:	f015 0501 	ands.w	r5, r5, #1
  4034c6:	d1f5      	bne.n	4034b4 <setvbuf+0x134>
  4034c8:	0593      	lsls	r3, r2, #22
  4034ca:	d4c0      	bmi.n	40344e <setvbuf+0xce>
  4034cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4034ce:	f003 feb9 	bl	407244 <__retarget_lock_release_recursive>
  4034d2:	4628      	mov	r0, r5
  4034d4:	b003      	add	sp, #12
  4034d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4034da:	60a6      	str	r6, [r4, #8]
  4034dc:	e7f0      	b.n	4034c0 <setvbuf+0x140>
  4034de:	4628      	mov	r0, r5
  4034e0:	f003 fae0 	bl	406aa4 <__sinit>
  4034e4:	e7c7      	b.n	403476 <setvbuf+0xf6>
  4034e6:	f04f 35ff 	mov.w	r5, #4294967295
  4034ea:	e7b0      	b.n	40344e <setvbuf+0xce>
  4034ec:	f8dd 9000 	ldr.w	r9, [sp]
  4034f0:	45b1      	cmp	r9, r6
  4034f2:	d004      	beq.n	4034fe <setvbuf+0x17e>
  4034f4:	4648      	mov	r0, r9
  4034f6:	f003 ff1f 	bl	407338 <malloc>
  4034fa:	4607      	mov	r7, r0
  4034fc:	b920      	cbnz	r0, 403508 <setvbuf+0x188>
  4034fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403502:	f04f 35ff 	mov.w	r5, #4294967295
  403506:	e792      	b.n	40342e <setvbuf+0xae>
  403508:	464e      	mov	r6, r9
  40350a:	e783      	b.n	403414 <setvbuf+0x94>
  40350c:	2040003c 	.word	0x2040003c

00403510 <sprintf>:
  403510:	b40e      	push	{r1, r2, r3}
  403512:	b5f0      	push	{r4, r5, r6, r7, lr}
  403514:	b09c      	sub	sp, #112	; 0x70
  403516:	ab21      	add	r3, sp, #132	; 0x84
  403518:	490f      	ldr	r1, [pc, #60]	; (403558 <sprintf+0x48>)
  40351a:	f853 2b04 	ldr.w	r2, [r3], #4
  40351e:	9301      	str	r3, [sp, #4]
  403520:	4605      	mov	r5, r0
  403522:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403526:	6808      	ldr	r0, [r1, #0]
  403528:	9502      	str	r5, [sp, #8]
  40352a:	f44f 7702 	mov.w	r7, #520	; 0x208
  40352e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403532:	a902      	add	r1, sp, #8
  403534:	9506      	str	r5, [sp, #24]
  403536:	f8ad 7014 	strh.w	r7, [sp, #20]
  40353a:	9404      	str	r4, [sp, #16]
  40353c:	9407      	str	r4, [sp, #28]
  40353e:	f8ad 6016 	strh.w	r6, [sp, #22]
  403542:	f000 f88b 	bl	40365c <_svfprintf_r>
  403546:	9b02      	ldr	r3, [sp, #8]
  403548:	2200      	movs	r2, #0
  40354a:	701a      	strb	r2, [r3, #0]
  40354c:	b01c      	add	sp, #112	; 0x70
  40354e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403552:	b003      	add	sp, #12
  403554:	4770      	bx	lr
  403556:	bf00      	nop
  403558:	2040003c 	.word	0x2040003c
	...

00403580 <strlen>:
  403580:	f890 f000 	pld	[r0]
  403584:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403588:	f020 0107 	bic.w	r1, r0, #7
  40358c:	f06f 0c00 	mvn.w	ip, #0
  403590:	f010 0407 	ands.w	r4, r0, #7
  403594:	f891 f020 	pld	[r1, #32]
  403598:	f040 8049 	bne.w	40362e <strlen+0xae>
  40359c:	f04f 0400 	mov.w	r4, #0
  4035a0:	f06f 0007 	mvn.w	r0, #7
  4035a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4035a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4035ac:	f100 0008 	add.w	r0, r0, #8
  4035b0:	fa82 f24c 	uadd8	r2, r2, ip
  4035b4:	faa4 f28c 	sel	r2, r4, ip
  4035b8:	fa83 f34c 	uadd8	r3, r3, ip
  4035bc:	faa2 f38c 	sel	r3, r2, ip
  4035c0:	bb4b      	cbnz	r3, 403616 <strlen+0x96>
  4035c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4035c6:	fa82 f24c 	uadd8	r2, r2, ip
  4035ca:	f100 0008 	add.w	r0, r0, #8
  4035ce:	faa4 f28c 	sel	r2, r4, ip
  4035d2:	fa83 f34c 	uadd8	r3, r3, ip
  4035d6:	faa2 f38c 	sel	r3, r2, ip
  4035da:	b9e3      	cbnz	r3, 403616 <strlen+0x96>
  4035dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4035e0:	fa82 f24c 	uadd8	r2, r2, ip
  4035e4:	f100 0008 	add.w	r0, r0, #8
  4035e8:	faa4 f28c 	sel	r2, r4, ip
  4035ec:	fa83 f34c 	uadd8	r3, r3, ip
  4035f0:	faa2 f38c 	sel	r3, r2, ip
  4035f4:	b97b      	cbnz	r3, 403616 <strlen+0x96>
  4035f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4035fa:	f101 0120 	add.w	r1, r1, #32
  4035fe:	fa82 f24c 	uadd8	r2, r2, ip
  403602:	f100 0008 	add.w	r0, r0, #8
  403606:	faa4 f28c 	sel	r2, r4, ip
  40360a:	fa83 f34c 	uadd8	r3, r3, ip
  40360e:	faa2 f38c 	sel	r3, r2, ip
  403612:	2b00      	cmp	r3, #0
  403614:	d0c6      	beq.n	4035a4 <strlen+0x24>
  403616:	2a00      	cmp	r2, #0
  403618:	bf04      	itt	eq
  40361a:	3004      	addeq	r0, #4
  40361c:	461a      	moveq	r2, r3
  40361e:	ba12      	rev	r2, r2
  403620:	fab2 f282 	clz	r2, r2
  403624:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403628:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40362c:	4770      	bx	lr
  40362e:	e9d1 2300 	ldrd	r2, r3, [r1]
  403632:	f004 0503 	and.w	r5, r4, #3
  403636:	f1c4 0000 	rsb	r0, r4, #0
  40363a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40363e:	f014 0f04 	tst.w	r4, #4
  403642:	f891 f040 	pld	[r1, #64]	; 0x40
  403646:	fa0c f505 	lsl.w	r5, ip, r5
  40364a:	ea62 0205 	orn	r2, r2, r5
  40364e:	bf1c      	itt	ne
  403650:	ea63 0305 	ornne	r3, r3, r5
  403654:	4662      	movne	r2, ip
  403656:	f04f 0400 	mov.w	r4, #0
  40365a:	e7a9      	b.n	4035b0 <strlen+0x30>

0040365c <_svfprintf_r>:
  40365c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403660:	b0c3      	sub	sp, #268	; 0x10c
  403662:	460c      	mov	r4, r1
  403664:	910b      	str	r1, [sp, #44]	; 0x2c
  403666:	4692      	mov	sl, r2
  403668:	930f      	str	r3, [sp, #60]	; 0x3c
  40366a:	900c      	str	r0, [sp, #48]	; 0x30
  40366c:	f003 fdd6 	bl	40721c <_localeconv_r>
  403670:	6803      	ldr	r3, [r0, #0]
  403672:	931a      	str	r3, [sp, #104]	; 0x68
  403674:	4618      	mov	r0, r3
  403676:	f7ff ff83 	bl	403580 <strlen>
  40367a:	89a3      	ldrh	r3, [r4, #12]
  40367c:	9019      	str	r0, [sp, #100]	; 0x64
  40367e:	0619      	lsls	r1, r3, #24
  403680:	d503      	bpl.n	40368a <_svfprintf_r+0x2e>
  403682:	6923      	ldr	r3, [r4, #16]
  403684:	2b00      	cmp	r3, #0
  403686:	f001 8003 	beq.w	404690 <_svfprintf_r+0x1034>
  40368a:	2300      	movs	r3, #0
  40368c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403690:	9313      	str	r3, [sp, #76]	; 0x4c
  403692:	9315      	str	r3, [sp, #84]	; 0x54
  403694:	9314      	str	r3, [sp, #80]	; 0x50
  403696:	9327      	str	r3, [sp, #156]	; 0x9c
  403698:	9326      	str	r3, [sp, #152]	; 0x98
  40369a:	9318      	str	r3, [sp, #96]	; 0x60
  40369c:	931b      	str	r3, [sp, #108]	; 0x6c
  40369e:	9309      	str	r3, [sp, #36]	; 0x24
  4036a0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4036a4:	46c8      	mov	r8, r9
  4036a6:	9316      	str	r3, [sp, #88]	; 0x58
  4036a8:	9317      	str	r3, [sp, #92]	; 0x5c
  4036aa:	f89a 3000 	ldrb.w	r3, [sl]
  4036ae:	4654      	mov	r4, sl
  4036b0:	b1e3      	cbz	r3, 4036ec <_svfprintf_r+0x90>
  4036b2:	2b25      	cmp	r3, #37	; 0x25
  4036b4:	d102      	bne.n	4036bc <_svfprintf_r+0x60>
  4036b6:	e019      	b.n	4036ec <_svfprintf_r+0x90>
  4036b8:	2b25      	cmp	r3, #37	; 0x25
  4036ba:	d003      	beq.n	4036c4 <_svfprintf_r+0x68>
  4036bc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4036c0:	2b00      	cmp	r3, #0
  4036c2:	d1f9      	bne.n	4036b8 <_svfprintf_r+0x5c>
  4036c4:	eba4 050a 	sub.w	r5, r4, sl
  4036c8:	b185      	cbz	r5, 4036ec <_svfprintf_r+0x90>
  4036ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036cc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4036ce:	f8c8 a000 	str.w	sl, [r8]
  4036d2:	3301      	adds	r3, #1
  4036d4:	442a      	add	r2, r5
  4036d6:	2b07      	cmp	r3, #7
  4036d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4036dc:	9227      	str	r2, [sp, #156]	; 0x9c
  4036de:	9326      	str	r3, [sp, #152]	; 0x98
  4036e0:	dc7f      	bgt.n	4037e2 <_svfprintf_r+0x186>
  4036e2:	f108 0808 	add.w	r8, r8, #8
  4036e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4036e8:	442b      	add	r3, r5
  4036ea:	9309      	str	r3, [sp, #36]	; 0x24
  4036ec:	7823      	ldrb	r3, [r4, #0]
  4036ee:	2b00      	cmp	r3, #0
  4036f0:	d07f      	beq.n	4037f2 <_svfprintf_r+0x196>
  4036f2:	2300      	movs	r3, #0
  4036f4:	461a      	mov	r2, r3
  4036f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4036fa:	4619      	mov	r1, r3
  4036fc:	930d      	str	r3, [sp, #52]	; 0x34
  4036fe:	469b      	mov	fp, r3
  403700:	f04f 30ff 	mov.w	r0, #4294967295
  403704:	7863      	ldrb	r3, [r4, #1]
  403706:	900a      	str	r0, [sp, #40]	; 0x28
  403708:	f104 0a01 	add.w	sl, r4, #1
  40370c:	f10a 0a01 	add.w	sl, sl, #1
  403710:	f1a3 0020 	sub.w	r0, r3, #32
  403714:	2858      	cmp	r0, #88	; 0x58
  403716:	f200 83c1 	bhi.w	403e9c <_svfprintf_r+0x840>
  40371a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40371e:	0238      	.short	0x0238
  403720:	03bf03bf 	.word	0x03bf03bf
  403724:	03bf0240 	.word	0x03bf0240
  403728:	03bf03bf 	.word	0x03bf03bf
  40372c:	03bf03bf 	.word	0x03bf03bf
  403730:	024503bf 	.word	0x024503bf
  403734:	03bf0203 	.word	0x03bf0203
  403738:	026b005d 	.word	0x026b005d
  40373c:	028603bf 	.word	0x028603bf
  403740:	039d039d 	.word	0x039d039d
  403744:	039d039d 	.word	0x039d039d
  403748:	039d039d 	.word	0x039d039d
  40374c:	039d039d 	.word	0x039d039d
  403750:	03bf039d 	.word	0x03bf039d
  403754:	03bf03bf 	.word	0x03bf03bf
  403758:	03bf03bf 	.word	0x03bf03bf
  40375c:	03bf03bf 	.word	0x03bf03bf
  403760:	03bf03bf 	.word	0x03bf03bf
  403764:	033703bf 	.word	0x033703bf
  403768:	03bf0357 	.word	0x03bf0357
  40376c:	03bf0357 	.word	0x03bf0357
  403770:	03bf03bf 	.word	0x03bf03bf
  403774:	039803bf 	.word	0x039803bf
  403778:	03bf03bf 	.word	0x03bf03bf
  40377c:	03bf03ad 	.word	0x03bf03ad
  403780:	03bf03bf 	.word	0x03bf03bf
  403784:	03bf03bf 	.word	0x03bf03bf
  403788:	03bf0259 	.word	0x03bf0259
  40378c:	031e03bf 	.word	0x031e03bf
  403790:	03bf03bf 	.word	0x03bf03bf
  403794:	03bf03bf 	.word	0x03bf03bf
  403798:	03bf03bf 	.word	0x03bf03bf
  40379c:	03bf03bf 	.word	0x03bf03bf
  4037a0:	03bf03bf 	.word	0x03bf03bf
  4037a4:	02db02c6 	.word	0x02db02c6
  4037a8:	03570357 	.word	0x03570357
  4037ac:	028b0357 	.word	0x028b0357
  4037b0:	03bf02db 	.word	0x03bf02db
  4037b4:	029003bf 	.word	0x029003bf
  4037b8:	029d03bf 	.word	0x029d03bf
  4037bc:	02b401cc 	.word	0x02b401cc
  4037c0:	03bf0208 	.word	0x03bf0208
  4037c4:	03bf01e1 	.word	0x03bf01e1
  4037c8:	03bf007e 	.word	0x03bf007e
  4037cc:	020d03bf 	.word	0x020d03bf
  4037d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4037d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4037d4:	4240      	negs	r0, r0
  4037d6:	900d      	str	r0, [sp, #52]	; 0x34
  4037d8:	f04b 0b04 	orr.w	fp, fp, #4
  4037dc:	f89a 3000 	ldrb.w	r3, [sl]
  4037e0:	e794      	b.n	40370c <_svfprintf_r+0xb0>
  4037e2:	aa25      	add	r2, sp, #148	; 0x94
  4037e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4037e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4037e8:	f004 fe30 	bl	40844c <__ssprint_r>
  4037ec:	b940      	cbnz	r0, 403800 <_svfprintf_r+0x1a4>
  4037ee:	46c8      	mov	r8, r9
  4037f0:	e779      	b.n	4036e6 <_svfprintf_r+0x8a>
  4037f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4037f4:	b123      	cbz	r3, 403800 <_svfprintf_r+0x1a4>
  4037f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4037f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4037fa:	aa25      	add	r2, sp, #148	; 0x94
  4037fc:	f004 fe26 	bl	40844c <__ssprint_r>
  403800:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403802:	899b      	ldrh	r3, [r3, #12]
  403804:	f013 0f40 	tst.w	r3, #64	; 0x40
  403808:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40380a:	bf18      	it	ne
  40380c:	f04f 33ff 	movne.w	r3, #4294967295
  403810:	9309      	str	r3, [sp, #36]	; 0x24
  403812:	9809      	ldr	r0, [sp, #36]	; 0x24
  403814:	b043      	add	sp, #268	; 0x10c
  403816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40381a:	f01b 0f20 	tst.w	fp, #32
  40381e:	9311      	str	r3, [sp, #68]	; 0x44
  403820:	f040 81dd 	bne.w	403bde <_svfprintf_r+0x582>
  403824:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403826:	f01b 0f10 	tst.w	fp, #16
  40382a:	4613      	mov	r3, r2
  40382c:	f040 856e 	bne.w	40430c <_svfprintf_r+0xcb0>
  403830:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403834:	f000 856a 	beq.w	40430c <_svfprintf_r+0xcb0>
  403838:	8814      	ldrh	r4, [r2, #0]
  40383a:	3204      	adds	r2, #4
  40383c:	2500      	movs	r5, #0
  40383e:	2301      	movs	r3, #1
  403840:	920f      	str	r2, [sp, #60]	; 0x3c
  403842:	2700      	movs	r7, #0
  403844:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403848:	990a      	ldr	r1, [sp, #40]	; 0x28
  40384a:	1c4a      	adds	r2, r1, #1
  40384c:	f000 8265 	beq.w	403d1a <_svfprintf_r+0x6be>
  403850:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403854:	9207      	str	r2, [sp, #28]
  403856:	ea54 0205 	orrs.w	r2, r4, r5
  40385a:	f040 8264 	bne.w	403d26 <_svfprintf_r+0x6ca>
  40385e:	2900      	cmp	r1, #0
  403860:	f040 843c 	bne.w	4040dc <_svfprintf_r+0xa80>
  403864:	2b00      	cmp	r3, #0
  403866:	f040 84d7 	bne.w	404218 <_svfprintf_r+0xbbc>
  40386a:	f01b 0301 	ands.w	r3, fp, #1
  40386e:	930e      	str	r3, [sp, #56]	; 0x38
  403870:	f000 8604 	beq.w	40447c <_svfprintf_r+0xe20>
  403874:	ae42      	add	r6, sp, #264	; 0x108
  403876:	2330      	movs	r3, #48	; 0x30
  403878:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40387c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40387e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403880:	4293      	cmp	r3, r2
  403882:	bfb8      	it	lt
  403884:	4613      	movlt	r3, r2
  403886:	9308      	str	r3, [sp, #32]
  403888:	2300      	movs	r3, #0
  40388a:	9312      	str	r3, [sp, #72]	; 0x48
  40388c:	b117      	cbz	r7, 403894 <_svfprintf_r+0x238>
  40388e:	9b08      	ldr	r3, [sp, #32]
  403890:	3301      	adds	r3, #1
  403892:	9308      	str	r3, [sp, #32]
  403894:	9b07      	ldr	r3, [sp, #28]
  403896:	f013 0302 	ands.w	r3, r3, #2
  40389a:	9310      	str	r3, [sp, #64]	; 0x40
  40389c:	d002      	beq.n	4038a4 <_svfprintf_r+0x248>
  40389e:	9b08      	ldr	r3, [sp, #32]
  4038a0:	3302      	adds	r3, #2
  4038a2:	9308      	str	r3, [sp, #32]
  4038a4:	9b07      	ldr	r3, [sp, #28]
  4038a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4038aa:	f040 830e 	bne.w	403eca <_svfprintf_r+0x86e>
  4038ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4038b0:	9a08      	ldr	r2, [sp, #32]
  4038b2:	eba3 0b02 	sub.w	fp, r3, r2
  4038b6:	f1bb 0f00 	cmp.w	fp, #0
  4038ba:	f340 8306 	ble.w	403eca <_svfprintf_r+0x86e>
  4038be:	f1bb 0f10 	cmp.w	fp, #16
  4038c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4038c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4038c6:	dd29      	ble.n	40391c <_svfprintf_r+0x2c0>
  4038c8:	4643      	mov	r3, r8
  4038ca:	4621      	mov	r1, r4
  4038cc:	46a8      	mov	r8, r5
  4038ce:	2710      	movs	r7, #16
  4038d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4038d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4038d4:	e006      	b.n	4038e4 <_svfprintf_r+0x288>
  4038d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4038da:	f1bb 0f10 	cmp.w	fp, #16
  4038de:	f103 0308 	add.w	r3, r3, #8
  4038e2:	dd18      	ble.n	403916 <_svfprintf_r+0x2ba>
  4038e4:	3201      	adds	r2, #1
  4038e6:	48b7      	ldr	r0, [pc, #732]	; (403bc4 <_svfprintf_r+0x568>)
  4038e8:	9226      	str	r2, [sp, #152]	; 0x98
  4038ea:	3110      	adds	r1, #16
  4038ec:	2a07      	cmp	r2, #7
  4038ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4038f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4038f4:	ddef      	ble.n	4038d6 <_svfprintf_r+0x27a>
  4038f6:	aa25      	add	r2, sp, #148	; 0x94
  4038f8:	4629      	mov	r1, r5
  4038fa:	4620      	mov	r0, r4
  4038fc:	f004 fda6 	bl	40844c <__ssprint_r>
  403900:	2800      	cmp	r0, #0
  403902:	f47f af7d 	bne.w	403800 <_svfprintf_r+0x1a4>
  403906:	f1ab 0b10 	sub.w	fp, fp, #16
  40390a:	f1bb 0f10 	cmp.w	fp, #16
  40390e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403910:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403912:	464b      	mov	r3, r9
  403914:	dce6      	bgt.n	4038e4 <_svfprintf_r+0x288>
  403916:	4645      	mov	r5, r8
  403918:	460c      	mov	r4, r1
  40391a:	4698      	mov	r8, r3
  40391c:	3201      	adds	r2, #1
  40391e:	4ba9      	ldr	r3, [pc, #676]	; (403bc4 <_svfprintf_r+0x568>)
  403920:	9226      	str	r2, [sp, #152]	; 0x98
  403922:	445c      	add	r4, fp
  403924:	2a07      	cmp	r2, #7
  403926:	9427      	str	r4, [sp, #156]	; 0x9c
  403928:	e888 0808 	stmia.w	r8, {r3, fp}
  40392c:	f300 8498 	bgt.w	404260 <_svfprintf_r+0xc04>
  403930:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403934:	f108 0808 	add.w	r8, r8, #8
  403938:	b177      	cbz	r7, 403958 <_svfprintf_r+0x2fc>
  40393a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40393c:	3301      	adds	r3, #1
  40393e:	3401      	adds	r4, #1
  403940:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403944:	2201      	movs	r2, #1
  403946:	2b07      	cmp	r3, #7
  403948:	9427      	str	r4, [sp, #156]	; 0x9c
  40394a:	9326      	str	r3, [sp, #152]	; 0x98
  40394c:	e888 0006 	stmia.w	r8, {r1, r2}
  403950:	f300 83db 	bgt.w	40410a <_svfprintf_r+0xaae>
  403954:	f108 0808 	add.w	r8, r8, #8
  403958:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40395a:	b16b      	cbz	r3, 403978 <_svfprintf_r+0x31c>
  40395c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40395e:	3301      	adds	r3, #1
  403960:	3402      	adds	r4, #2
  403962:	a91e      	add	r1, sp, #120	; 0x78
  403964:	2202      	movs	r2, #2
  403966:	2b07      	cmp	r3, #7
  403968:	9427      	str	r4, [sp, #156]	; 0x9c
  40396a:	9326      	str	r3, [sp, #152]	; 0x98
  40396c:	e888 0006 	stmia.w	r8, {r1, r2}
  403970:	f300 83d6 	bgt.w	404120 <_svfprintf_r+0xac4>
  403974:	f108 0808 	add.w	r8, r8, #8
  403978:	2d80      	cmp	r5, #128	; 0x80
  40397a:	f000 8315 	beq.w	403fa8 <_svfprintf_r+0x94c>
  40397e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403980:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403982:	1a9f      	subs	r7, r3, r2
  403984:	2f00      	cmp	r7, #0
  403986:	dd36      	ble.n	4039f6 <_svfprintf_r+0x39a>
  403988:	2f10      	cmp	r7, #16
  40398a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40398c:	4d8e      	ldr	r5, [pc, #568]	; (403bc8 <_svfprintf_r+0x56c>)
  40398e:	dd27      	ble.n	4039e0 <_svfprintf_r+0x384>
  403990:	4642      	mov	r2, r8
  403992:	4621      	mov	r1, r4
  403994:	46b0      	mov	r8, r6
  403996:	f04f 0b10 	mov.w	fp, #16
  40399a:	462e      	mov	r6, r5
  40399c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40399e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4039a0:	e004      	b.n	4039ac <_svfprintf_r+0x350>
  4039a2:	3f10      	subs	r7, #16
  4039a4:	2f10      	cmp	r7, #16
  4039a6:	f102 0208 	add.w	r2, r2, #8
  4039aa:	dd15      	ble.n	4039d8 <_svfprintf_r+0x37c>
  4039ac:	3301      	adds	r3, #1
  4039ae:	3110      	adds	r1, #16
  4039b0:	2b07      	cmp	r3, #7
  4039b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4039b4:	9326      	str	r3, [sp, #152]	; 0x98
  4039b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4039ba:	ddf2      	ble.n	4039a2 <_svfprintf_r+0x346>
  4039bc:	aa25      	add	r2, sp, #148	; 0x94
  4039be:	4629      	mov	r1, r5
  4039c0:	4620      	mov	r0, r4
  4039c2:	f004 fd43 	bl	40844c <__ssprint_r>
  4039c6:	2800      	cmp	r0, #0
  4039c8:	f47f af1a 	bne.w	403800 <_svfprintf_r+0x1a4>
  4039cc:	3f10      	subs	r7, #16
  4039ce:	2f10      	cmp	r7, #16
  4039d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4039d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039d4:	464a      	mov	r2, r9
  4039d6:	dce9      	bgt.n	4039ac <_svfprintf_r+0x350>
  4039d8:	4635      	mov	r5, r6
  4039da:	460c      	mov	r4, r1
  4039dc:	4646      	mov	r6, r8
  4039de:	4690      	mov	r8, r2
  4039e0:	3301      	adds	r3, #1
  4039e2:	443c      	add	r4, r7
  4039e4:	2b07      	cmp	r3, #7
  4039e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4039e8:	9326      	str	r3, [sp, #152]	; 0x98
  4039ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4039ee:	f300 8381 	bgt.w	4040f4 <_svfprintf_r+0xa98>
  4039f2:	f108 0808 	add.w	r8, r8, #8
  4039f6:	9b07      	ldr	r3, [sp, #28]
  4039f8:	05df      	lsls	r7, r3, #23
  4039fa:	f100 8268 	bmi.w	403ece <_svfprintf_r+0x872>
  4039fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a00:	990e      	ldr	r1, [sp, #56]	; 0x38
  403a02:	f8c8 6000 	str.w	r6, [r8]
  403a06:	3301      	adds	r3, #1
  403a08:	440c      	add	r4, r1
  403a0a:	2b07      	cmp	r3, #7
  403a0c:	9427      	str	r4, [sp, #156]	; 0x9c
  403a0e:	f8c8 1004 	str.w	r1, [r8, #4]
  403a12:	9326      	str	r3, [sp, #152]	; 0x98
  403a14:	f300 834d 	bgt.w	4040b2 <_svfprintf_r+0xa56>
  403a18:	f108 0808 	add.w	r8, r8, #8
  403a1c:	9b07      	ldr	r3, [sp, #28]
  403a1e:	075b      	lsls	r3, r3, #29
  403a20:	d53a      	bpl.n	403a98 <_svfprintf_r+0x43c>
  403a22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403a24:	9a08      	ldr	r2, [sp, #32]
  403a26:	1a9d      	subs	r5, r3, r2
  403a28:	2d00      	cmp	r5, #0
  403a2a:	dd35      	ble.n	403a98 <_svfprintf_r+0x43c>
  403a2c:	2d10      	cmp	r5, #16
  403a2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a30:	dd20      	ble.n	403a74 <_svfprintf_r+0x418>
  403a32:	2610      	movs	r6, #16
  403a34:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403a36:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  403a3a:	e004      	b.n	403a46 <_svfprintf_r+0x3ea>
  403a3c:	3d10      	subs	r5, #16
  403a3e:	2d10      	cmp	r5, #16
  403a40:	f108 0808 	add.w	r8, r8, #8
  403a44:	dd16      	ble.n	403a74 <_svfprintf_r+0x418>
  403a46:	3301      	adds	r3, #1
  403a48:	4a5e      	ldr	r2, [pc, #376]	; (403bc4 <_svfprintf_r+0x568>)
  403a4a:	9326      	str	r3, [sp, #152]	; 0x98
  403a4c:	3410      	adds	r4, #16
  403a4e:	2b07      	cmp	r3, #7
  403a50:	9427      	str	r4, [sp, #156]	; 0x9c
  403a52:	e888 0044 	stmia.w	r8, {r2, r6}
  403a56:	ddf1      	ble.n	403a3c <_svfprintf_r+0x3e0>
  403a58:	aa25      	add	r2, sp, #148	; 0x94
  403a5a:	4659      	mov	r1, fp
  403a5c:	4638      	mov	r0, r7
  403a5e:	f004 fcf5 	bl	40844c <__ssprint_r>
  403a62:	2800      	cmp	r0, #0
  403a64:	f47f aecc 	bne.w	403800 <_svfprintf_r+0x1a4>
  403a68:	3d10      	subs	r5, #16
  403a6a:	2d10      	cmp	r5, #16
  403a6c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a70:	46c8      	mov	r8, r9
  403a72:	dce8      	bgt.n	403a46 <_svfprintf_r+0x3ea>
  403a74:	3301      	adds	r3, #1
  403a76:	4a53      	ldr	r2, [pc, #332]	; (403bc4 <_svfprintf_r+0x568>)
  403a78:	9326      	str	r3, [sp, #152]	; 0x98
  403a7a:	442c      	add	r4, r5
  403a7c:	2b07      	cmp	r3, #7
  403a7e:	9427      	str	r4, [sp, #156]	; 0x9c
  403a80:	e888 0024 	stmia.w	r8, {r2, r5}
  403a84:	dd08      	ble.n	403a98 <_svfprintf_r+0x43c>
  403a86:	aa25      	add	r2, sp, #148	; 0x94
  403a88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a8c:	f004 fcde 	bl	40844c <__ssprint_r>
  403a90:	2800      	cmp	r0, #0
  403a92:	f47f aeb5 	bne.w	403800 <_svfprintf_r+0x1a4>
  403a96:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403a9a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403a9c:	9908      	ldr	r1, [sp, #32]
  403a9e:	428a      	cmp	r2, r1
  403aa0:	bfac      	ite	ge
  403aa2:	189b      	addge	r3, r3, r2
  403aa4:	185b      	addlt	r3, r3, r1
  403aa6:	9309      	str	r3, [sp, #36]	; 0x24
  403aa8:	2c00      	cmp	r4, #0
  403aaa:	f040 830d 	bne.w	4040c8 <_svfprintf_r+0xa6c>
  403aae:	2300      	movs	r3, #0
  403ab0:	9326      	str	r3, [sp, #152]	; 0x98
  403ab2:	46c8      	mov	r8, r9
  403ab4:	e5f9      	b.n	4036aa <_svfprintf_r+0x4e>
  403ab6:	9311      	str	r3, [sp, #68]	; 0x44
  403ab8:	f01b 0320 	ands.w	r3, fp, #32
  403abc:	f040 81e3 	bne.w	403e86 <_svfprintf_r+0x82a>
  403ac0:	f01b 0210 	ands.w	r2, fp, #16
  403ac4:	f040 842e 	bne.w	404324 <_svfprintf_r+0xcc8>
  403ac8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  403acc:	f000 842a 	beq.w	404324 <_svfprintf_r+0xcc8>
  403ad0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403ad2:	4613      	mov	r3, r2
  403ad4:	460a      	mov	r2, r1
  403ad6:	3204      	adds	r2, #4
  403ad8:	880c      	ldrh	r4, [r1, #0]
  403ada:	920f      	str	r2, [sp, #60]	; 0x3c
  403adc:	2500      	movs	r5, #0
  403ade:	e6b0      	b.n	403842 <_svfprintf_r+0x1e6>
  403ae0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403ae2:	9311      	str	r3, [sp, #68]	; 0x44
  403ae4:	6816      	ldr	r6, [r2, #0]
  403ae6:	2400      	movs	r4, #0
  403ae8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  403aec:	1d15      	adds	r5, r2, #4
  403aee:	2e00      	cmp	r6, #0
  403af0:	f000 86a7 	beq.w	404842 <_svfprintf_r+0x11e6>
  403af4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403af6:	1c53      	adds	r3, r2, #1
  403af8:	f000 8609 	beq.w	40470e <_svfprintf_r+0x10b2>
  403afc:	4621      	mov	r1, r4
  403afe:	4630      	mov	r0, r6
  403b00:	f003 feee 	bl	4078e0 <memchr>
  403b04:	2800      	cmp	r0, #0
  403b06:	f000 86e1 	beq.w	4048cc <_svfprintf_r+0x1270>
  403b0a:	1b83      	subs	r3, r0, r6
  403b0c:	930e      	str	r3, [sp, #56]	; 0x38
  403b0e:	940a      	str	r4, [sp, #40]	; 0x28
  403b10:	950f      	str	r5, [sp, #60]	; 0x3c
  403b12:	f8cd b01c 	str.w	fp, [sp, #28]
  403b16:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403b1a:	9308      	str	r3, [sp, #32]
  403b1c:	9412      	str	r4, [sp, #72]	; 0x48
  403b1e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403b22:	e6b3      	b.n	40388c <_svfprintf_r+0x230>
  403b24:	f89a 3000 	ldrb.w	r3, [sl]
  403b28:	2201      	movs	r2, #1
  403b2a:	212b      	movs	r1, #43	; 0x2b
  403b2c:	e5ee      	b.n	40370c <_svfprintf_r+0xb0>
  403b2e:	f04b 0b20 	orr.w	fp, fp, #32
  403b32:	f89a 3000 	ldrb.w	r3, [sl]
  403b36:	e5e9      	b.n	40370c <_svfprintf_r+0xb0>
  403b38:	9311      	str	r3, [sp, #68]	; 0x44
  403b3a:	2a00      	cmp	r2, #0
  403b3c:	f040 8795 	bne.w	404a6a <_svfprintf_r+0x140e>
  403b40:	4b22      	ldr	r3, [pc, #136]	; (403bcc <_svfprintf_r+0x570>)
  403b42:	9318      	str	r3, [sp, #96]	; 0x60
  403b44:	f01b 0f20 	tst.w	fp, #32
  403b48:	f040 8111 	bne.w	403d6e <_svfprintf_r+0x712>
  403b4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403b4e:	f01b 0f10 	tst.w	fp, #16
  403b52:	4613      	mov	r3, r2
  403b54:	f040 83e1 	bne.w	40431a <_svfprintf_r+0xcbe>
  403b58:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403b5c:	f000 83dd 	beq.w	40431a <_svfprintf_r+0xcbe>
  403b60:	3304      	adds	r3, #4
  403b62:	8814      	ldrh	r4, [r2, #0]
  403b64:	930f      	str	r3, [sp, #60]	; 0x3c
  403b66:	2500      	movs	r5, #0
  403b68:	f01b 0f01 	tst.w	fp, #1
  403b6c:	f000 810c 	beq.w	403d88 <_svfprintf_r+0x72c>
  403b70:	ea54 0305 	orrs.w	r3, r4, r5
  403b74:	f000 8108 	beq.w	403d88 <_svfprintf_r+0x72c>
  403b78:	2330      	movs	r3, #48	; 0x30
  403b7a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  403b7e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403b82:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403b86:	f04b 0b02 	orr.w	fp, fp, #2
  403b8a:	2302      	movs	r3, #2
  403b8c:	e659      	b.n	403842 <_svfprintf_r+0x1e6>
  403b8e:	f89a 3000 	ldrb.w	r3, [sl]
  403b92:	2900      	cmp	r1, #0
  403b94:	f47f adba 	bne.w	40370c <_svfprintf_r+0xb0>
  403b98:	2201      	movs	r2, #1
  403b9a:	2120      	movs	r1, #32
  403b9c:	e5b6      	b.n	40370c <_svfprintf_r+0xb0>
  403b9e:	f04b 0b01 	orr.w	fp, fp, #1
  403ba2:	f89a 3000 	ldrb.w	r3, [sl]
  403ba6:	e5b1      	b.n	40370c <_svfprintf_r+0xb0>
  403ba8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403baa:	6823      	ldr	r3, [r4, #0]
  403bac:	930d      	str	r3, [sp, #52]	; 0x34
  403bae:	4618      	mov	r0, r3
  403bb0:	2800      	cmp	r0, #0
  403bb2:	4623      	mov	r3, r4
  403bb4:	f103 0304 	add.w	r3, r3, #4
  403bb8:	f6ff ae0a 	blt.w	4037d0 <_svfprintf_r+0x174>
  403bbc:	930f      	str	r3, [sp, #60]	; 0x3c
  403bbe:	f89a 3000 	ldrb.w	r3, [sl]
  403bc2:	e5a3      	b.n	40370c <_svfprintf_r+0xb0>
  403bc4:	0040976c 	.word	0x0040976c
  403bc8:	0040977c 	.word	0x0040977c
  403bcc:	0040974c 	.word	0x0040974c
  403bd0:	f04b 0b10 	orr.w	fp, fp, #16
  403bd4:	f01b 0f20 	tst.w	fp, #32
  403bd8:	9311      	str	r3, [sp, #68]	; 0x44
  403bda:	f43f ae23 	beq.w	403824 <_svfprintf_r+0x1c8>
  403bde:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403be0:	3507      	adds	r5, #7
  403be2:	f025 0307 	bic.w	r3, r5, #7
  403be6:	f103 0208 	add.w	r2, r3, #8
  403bea:	e9d3 4500 	ldrd	r4, r5, [r3]
  403bee:	920f      	str	r2, [sp, #60]	; 0x3c
  403bf0:	2301      	movs	r3, #1
  403bf2:	e626      	b.n	403842 <_svfprintf_r+0x1e6>
  403bf4:	f89a 3000 	ldrb.w	r3, [sl]
  403bf8:	2b2a      	cmp	r3, #42	; 0x2a
  403bfa:	f10a 0401 	add.w	r4, sl, #1
  403bfe:	f000 8727 	beq.w	404a50 <_svfprintf_r+0x13f4>
  403c02:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403c06:	2809      	cmp	r0, #9
  403c08:	46a2      	mov	sl, r4
  403c0a:	f200 86ad 	bhi.w	404968 <_svfprintf_r+0x130c>
  403c0e:	2300      	movs	r3, #0
  403c10:	461c      	mov	r4, r3
  403c12:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403c16:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403c1a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403c1e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403c22:	2809      	cmp	r0, #9
  403c24:	d9f5      	bls.n	403c12 <_svfprintf_r+0x5b6>
  403c26:	940a      	str	r4, [sp, #40]	; 0x28
  403c28:	e572      	b.n	403710 <_svfprintf_r+0xb4>
  403c2a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  403c2e:	f89a 3000 	ldrb.w	r3, [sl]
  403c32:	e56b      	b.n	40370c <_svfprintf_r+0xb0>
  403c34:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403c38:	f89a 3000 	ldrb.w	r3, [sl]
  403c3c:	e566      	b.n	40370c <_svfprintf_r+0xb0>
  403c3e:	f89a 3000 	ldrb.w	r3, [sl]
  403c42:	2b6c      	cmp	r3, #108	; 0x6c
  403c44:	bf03      	ittte	eq
  403c46:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  403c4a:	f04b 0b20 	orreq.w	fp, fp, #32
  403c4e:	f10a 0a01 	addeq.w	sl, sl, #1
  403c52:	f04b 0b10 	orrne.w	fp, fp, #16
  403c56:	e559      	b.n	40370c <_svfprintf_r+0xb0>
  403c58:	2a00      	cmp	r2, #0
  403c5a:	f040 8711 	bne.w	404a80 <_svfprintf_r+0x1424>
  403c5e:	f01b 0f20 	tst.w	fp, #32
  403c62:	f040 84f9 	bne.w	404658 <_svfprintf_r+0xffc>
  403c66:	f01b 0f10 	tst.w	fp, #16
  403c6a:	f040 84ac 	bne.w	4045c6 <_svfprintf_r+0xf6a>
  403c6e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403c72:	f000 84a8 	beq.w	4045c6 <_svfprintf_r+0xf6a>
  403c76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403c78:	6813      	ldr	r3, [r2, #0]
  403c7a:	3204      	adds	r2, #4
  403c7c:	920f      	str	r2, [sp, #60]	; 0x3c
  403c7e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403c82:	801a      	strh	r2, [r3, #0]
  403c84:	e511      	b.n	4036aa <_svfprintf_r+0x4e>
  403c86:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403c88:	4bb3      	ldr	r3, [pc, #716]	; (403f58 <_svfprintf_r+0x8fc>)
  403c8a:	680c      	ldr	r4, [r1, #0]
  403c8c:	9318      	str	r3, [sp, #96]	; 0x60
  403c8e:	2230      	movs	r2, #48	; 0x30
  403c90:	2378      	movs	r3, #120	; 0x78
  403c92:	3104      	adds	r1, #4
  403c94:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403c98:	9311      	str	r3, [sp, #68]	; 0x44
  403c9a:	f04b 0b02 	orr.w	fp, fp, #2
  403c9e:	910f      	str	r1, [sp, #60]	; 0x3c
  403ca0:	2500      	movs	r5, #0
  403ca2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403ca6:	2302      	movs	r3, #2
  403ca8:	e5cb      	b.n	403842 <_svfprintf_r+0x1e6>
  403caa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403cac:	9311      	str	r3, [sp, #68]	; 0x44
  403cae:	680a      	ldr	r2, [r1, #0]
  403cb0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403cb4:	2300      	movs	r3, #0
  403cb6:	460a      	mov	r2, r1
  403cb8:	461f      	mov	r7, r3
  403cba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403cbe:	3204      	adds	r2, #4
  403cc0:	2301      	movs	r3, #1
  403cc2:	9308      	str	r3, [sp, #32]
  403cc4:	f8cd b01c 	str.w	fp, [sp, #28]
  403cc8:	970a      	str	r7, [sp, #40]	; 0x28
  403cca:	9712      	str	r7, [sp, #72]	; 0x48
  403ccc:	920f      	str	r2, [sp, #60]	; 0x3c
  403cce:	930e      	str	r3, [sp, #56]	; 0x38
  403cd0:	ae28      	add	r6, sp, #160	; 0xa0
  403cd2:	e5df      	b.n	403894 <_svfprintf_r+0x238>
  403cd4:	9311      	str	r3, [sp, #68]	; 0x44
  403cd6:	2a00      	cmp	r2, #0
  403cd8:	f040 86ea 	bne.w	404ab0 <_svfprintf_r+0x1454>
  403cdc:	f01b 0f20 	tst.w	fp, #32
  403ce0:	d15d      	bne.n	403d9e <_svfprintf_r+0x742>
  403ce2:	f01b 0f10 	tst.w	fp, #16
  403ce6:	f040 8308 	bne.w	4042fa <_svfprintf_r+0xc9e>
  403cea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403cee:	f000 8304 	beq.w	4042fa <_svfprintf_r+0xc9e>
  403cf2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403cf4:	f9b1 4000 	ldrsh.w	r4, [r1]
  403cf8:	3104      	adds	r1, #4
  403cfa:	17e5      	asrs	r5, r4, #31
  403cfc:	4622      	mov	r2, r4
  403cfe:	462b      	mov	r3, r5
  403d00:	910f      	str	r1, [sp, #60]	; 0x3c
  403d02:	2a00      	cmp	r2, #0
  403d04:	f173 0300 	sbcs.w	r3, r3, #0
  403d08:	db58      	blt.n	403dbc <_svfprintf_r+0x760>
  403d0a:	990a      	ldr	r1, [sp, #40]	; 0x28
  403d0c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403d10:	1c4a      	adds	r2, r1, #1
  403d12:	f04f 0301 	mov.w	r3, #1
  403d16:	f47f ad9b 	bne.w	403850 <_svfprintf_r+0x1f4>
  403d1a:	ea54 0205 	orrs.w	r2, r4, r5
  403d1e:	f000 81df 	beq.w	4040e0 <_svfprintf_r+0xa84>
  403d22:	f8cd b01c 	str.w	fp, [sp, #28]
  403d26:	2b01      	cmp	r3, #1
  403d28:	f000 827b 	beq.w	404222 <_svfprintf_r+0xbc6>
  403d2c:	2b02      	cmp	r3, #2
  403d2e:	f040 8206 	bne.w	40413e <_svfprintf_r+0xae2>
  403d32:	9818      	ldr	r0, [sp, #96]	; 0x60
  403d34:	464e      	mov	r6, r9
  403d36:	0923      	lsrs	r3, r4, #4
  403d38:	f004 010f 	and.w	r1, r4, #15
  403d3c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403d40:	092a      	lsrs	r2, r5, #4
  403d42:	461c      	mov	r4, r3
  403d44:	4615      	mov	r5, r2
  403d46:	5c43      	ldrb	r3, [r0, r1]
  403d48:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403d4c:	ea54 0305 	orrs.w	r3, r4, r5
  403d50:	d1f1      	bne.n	403d36 <_svfprintf_r+0x6da>
  403d52:	eba9 0306 	sub.w	r3, r9, r6
  403d56:	930e      	str	r3, [sp, #56]	; 0x38
  403d58:	e590      	b.n	40387c <_svfprintf_r+0x220>
  403d5a:	9311      	str	r3, [sp, #68]	; 0x44
  403d5c:	2a00      	cmp	r2, #0
  403d5e:	f040 86a3 	bne.w	404aa8 <_svfprintf_r+0x144c>
  403d62:	4b7e      	ldr	r3, [pc, #504]	; (403f5c <_svfprintf_r+0x900>)
  403d64:	9318      	str	r3, [sp, #96]	; 0x60
  403d66:	f01b 0f20 	tst.w	fp, #32
  403d6a:	f43f aeef 	beq.w	403b4c <_svfprintf_r+0x4f0>
  403d6e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403d70:	3507      	adds	r5, #7
  403d72:	f025 0307 	bic.w	r3, r5, #7
  403d76:	f103 0208 	add.w	r2, r3, #8
  403d7a:	f01b 0f01 	tst.w	fp, #1
  403d7e:	920f      	str	r2, [sp, #60]	; 0x3c
  403d80:	e9d3 4500 	ldrd	r4, r5, [r3]
  403d84:	f47f aef4 	bne.w	403b70 <_svfprintf_r+0x514>
  403d88:	2302      	movs	r3, #2
  403d8a:	e55a      	b.n	403842 <_svfprintf_r+0x1e6>
  403d8c:	9311      	str	r3, [sp, #68]	; 0x44
  403d8e:	2a00      	cmp	r2, #0
  403d90:	f040 8686 	bne.w	404aa0 <_svfprintf_r+0x1444>
  403d94:	f04b 0b10 	orr.w	fp, fp, #16
  403d98:	f01b 0f20 	tst.w	fp, #32
  403d9c:	d0a1      	beq.n	403ce2 <_svfprintf_r+0x686>
  403d9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403da0:	3507      	adds	r5, #7
  403da2:	f025 0507 	bic.w	r5, r5, #7
  403da6:	e9d5 2300 	ldrd	r2, r3, [r5]
  403daa:	2a00      	cmp	r2, #0
  403dac:	f105 0108 	add.w	r1, r5, #8
  403db0:	461d      	mov	r5, r3
  403db2:	f173 0300 	sbcs.w	r3, r3, #0
  403db6:	910f      	str	r1, [sp, #60]	; 0x3c
  403db8:	4614      	mov	r4, r2
  403dba:	daa6      	bge.n	403d0a <_svfprintf_r+0x6ae>
  403dbc:	272d      	movs	r7, #45	; 0x2d
  403dbe:	4264      	negs	r4, r4
  403dc0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403dc4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403dc8:	2301      	movs	r3, #1
  403dca:	e53d      	b.n	403848 <_svfprintf_r+0x1ec>
  403dcc:	9311      	str	r3, [sp, #68]	; 0x44
  403dce:	2a00      	cmp	r2, #0
  403dd0:	f040 8662 	bne.w	404a98 <_svfprintf_r+0x143c>
  403dd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403dd6:	3507      	adds	r5, #7
  403dd8:	f025 0307 	bic.w	r3, r5, #7
  403ddc:	f103 0208 	add.w	r2, r3, #8
  403de0:	920f      	str	r2, [sp, #60]	; 0x3c
  403de2:	681a      	ldr	r2, [r3, #0]
  403de4:	9215      	str	r2, [sp, #84]	; 0x54
  403de6:	685b      	ldr	r3, [r3, #4]
  403de8:	9314      	str	r3, [sp, #80]	; 0x50
  403dea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403dec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  403dee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403df2:	4628      	mov	r0, r5
  403df4:	4621      	mov	r1, r4
  403df6:	f04f 32ff 	mov.w	r2, #4294967295
  403dfa:	4b59      	ldr	r3, [pc, #356]	; (403f60 <_svfprintf_r+0x904>)
  403dfc:	f005 f9f4 	bl	4091e8 <__aeabi_dcmpun>
  403e00:	2800      	cmp	r0, #0
  403e02:	f040 834a 	bne.w	40449a <_svfprintf_r+0xe3e>
  403e06:	4628      	mov	r0, r5
  403e08:	4621      	mov	r1, r4
  403e0a:	f04f 32ff 	mov.w	r2, #4294967295
  403e0e:	4b54      	ldr	r3, [pc, #336]	; (403f60 <_svfprintf_r+0x904>)
  403e10:	f005 f9cc 	bl	4091ac <__aeabi_dcmple>
  403e14:	2800      	cmp	r0, #0
  403e16:	f040 8340 	bne.w	40449a <_svfprintf_r+0xe3e>
  403e1a:	a815      	add	r0, sp, #84	; 0x54
  403e1c:	c80d      	ldmia	r0, {r0, r2, r3}
  403e1e:	9914      	ldr	r1, [sp, #80]	; 0x50
  403e20:	f005 f9ba 	bl	409198 <__aeabi_dcmplt>
  403e24:	2800      	cmp	r0, #0
  403e26:	f040 8530 	bne.w	40488a <_svfprintf_r+0x122e>
  403e2a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403e2e:	4e4d      	ldr	r6, [pc, #308]	; (403f64 <_svfprintf_r+0x908>)
  403e30:	4b4d      	ldr	r3, [pc, #308]	; (403f68 <_svfprintf_r+0x90c>)
  403e32:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403e36:	9007      	str	r0, [sp, #28]
  403e38:	9811      	ldr	r0, [sp, #68]	; 0x44
  403e3a:	2203      	movs	r2, #3
  403e3c:	2100      	movs	r1, #0
  403e3e:	9208      	str	r2, [sp, #32]
  403e40:	910a      	str	r1, [sp, #40]	; 0x28
  403e42:	2847      	cmp	r0, #71	; 0x47
  403e44:	bfd8      	it	le
  403e46:	461e      	movle	r6, r3
  403e48:	920e      	str	r2, [sp, #56]	; 0x38
  403e4a:	9112      	str	r1, [sp, #72]	; 0x48
  403e4c:	e51e      	b.n	40388c <_svfprintf_r+0x230>
  403e4e:	f04b 0b08 	orr.w	fp, fp, #8
  403e52:	f89a 3000 	ldrb.w	r3, [sl]
  403e56:	e459      	b.n	40370c <_svfprintf_r+0xb0>
  403e58:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403e5c:	2300      	movs	r3, #0
  403e5e:	461c      	mov	r4, r3
  403e60:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403e64:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403e68:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403e6c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403e70:	2809      	cmp	r0, #9
  403e72:	d9f5      	bls.n	403e60 <_svfprintf_r+0x804>
  403e74:	940d      	str	r4, [sp, #52]	; 0x34
  403e76:	e44b      	b.n	403710 <_svfprintf_r+0xb4>
  403e78:	f04b 0b10 	orr.w	fp, fp, #16
  403e7c:	9311      	str	r3, [sp, #68]	; 0x44
  403e7e:	f01b 0320 	ands.w	r3, fp, #32
  403e82:	f43f ae1d 	beq.w	403ac0 <_svfprintf_r+0x464>
  403e86:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403e88:	3507      	adds	r5, #7
  403e8a:	f025 0307 	bic.w	r3, r5, #7
  403e8e:	f103 0208 	add.w	r2, r3, #8
  403e92:	e9d3 4500 	ldrd	r4, r5, [r3]
  403e96:	920f      	str	r2, [sp, #60]	; 0x3c
  403e98:	2300      	movs	r3, #0
  403e9a:	e4d2      	b.n	403842 <_svfprintf_r+0x1e6>
  403e9c:	9311      	str	r3, [sp, #68]	; 0x44
  403e9e:	2a00      	cmp	r2, #0
  403ea0:	f040 85e7 	bne.w	404a72 <_svfprintf_r+0x1416>
  403ea4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403ea6:	2a00      	cmp	r2, #0
  403ea8:	f43f aca3 	beq.w	4037f2 <_svfprintf_r+0x196>
  403eac:	2300      	movs	r3, #0
  403eae:	2101      	movs	r1, #1
  403eb0:	461f      	mov	r7, r3
  403eb2:	9108      	str	r1, [sp, #32]
  403eb4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403eb8:	f8cd b01c 	str.w	fp, [sp, #28]
  403ebc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403ec0:	930a      	str	r3, [sp, #40]	; 0x28
  403ec2:	9312      	str	r3, [sp, #72]	; 0x48
  403ec4:	910e      	str	r1, [sp, #56]	; 0x38
  403ec6:	ae28      	add	r6, sp, #160	; 0xa0
  403ec8:	e4e4      	b.n	403894 <_svfprintf_r+0x238>
  403eca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ecc:	e534      	b.n	403938 <_svfprintf_r+0x2dc>
  403ece:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ed0:	2b65      	cmp	r3, #101	; 0x65
  403ed2:	f340 80a7 	ble.w	404024 <_svfprintf_r+0x9c8>
  403ed6:	a815      	add	r0, sp, #84	; 0x54
  403ed8:	c80d      	ldmia	r0, {r0, r2, r3}
  403eda:	9914      	ldr	r1, [sp, #80]	; 0x50
  403edc:	f005 f952 	bl	409184 <__aeabi_dcmpeq>
  403ee0:	2800      	cmp	r0, #0
  403ee2:	f000 8150 	beq.w	404186 <_svfprintf_r+0xb2a>
  403ee6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ee8:	4a20      	ldr	r2, [pc, #128]	; (403f6c <_svfprintf_r+0x910>)
  403eea:	f8c8 2000 	str.w	r2, [r8]
  403eee:	3301      	adds	r3, #1
  403ef0:	3401      	adds	r4, #1
  403ef2:	2201      	movs	r2, #1
  403ef4:	2b07      	cmp	r3, #7
  403ef6:	9427      	str	r4, [sp, #156]	; 0x9c
  403ef8:	9326      	str	r3, [sp, #152]	; 0x98
  403efa:	f8c8 2004 	str.w	r2, [r8, #4]
  403efe:	f300 836a 	bgt.w	4045d6 <_svfprintf_r+0xf7a>
  403f02:	f108 0808 	add.w	r8, r8, #8
  403f06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403f08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403f0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f0c:	4293      	cmp	r3, r2
  403f0e:	db03      	blt.n	403f18 <_svfprintf_r+0x8bc>
  403f10:	9b07      	ldr	r3, [sp, #28]
  403f12:	07dd      	lsls	r5, r3, #31
  403f14:	f57f ad82 	bpl.w	403a1c <_svfprintf_r+0x3c0>
  403f18:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f1a:	9919      	ldr	r1, [sp, #100]	; 0x64
  403f1c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403f1e:	f8c8 2000 	str.w	r2, [r8]
  403f22:	3301      	adds	r3, #1
  403f24:	440c      	add	r4, r1
  403f26:	2b07      	cmp	r3, #7
  403f28:	f8c8 1004 	str.w	r1, [r8, #4]
  403f2c:	9427      	str	r4, [sp, #156]	; 0x9c
  403f2e:	9326      	str	r3, [sp, #152]	; 0x98
  403f30:	f300 839e 	bgt.w	404670 <_svfprintf_r+0x1014>
  403f34:	f108 0808 	add.w	r8, r8, #8
  403f38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403f3a:	1e5e      	subs	r6, r3, #1
  403f3c:	2e00      	cmp	r6, #0
  403f3e:	f77f ad6d 	ble.w	403a1c <_svfprintf_r+0x3c0>
  403f42:	2e10      	cmp	r6, #16
  403f44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f46:	4d0a      	ldr	r5, [pc, #40]	; (403f70 <_svfprintf_r+0x914>)
  403f48:	f340 81f5 	ble.w	404336 <_svfprintf_r+0xcda>
  403f4c:	4622      	mov	r2, r4
  403f4e:	2710      	movs	r7, #16
  403f50:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403f54:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403f56:	e013      	b.n	403f80 <_svfprintf_r+0x924>
  403f58:	0040974c 	.word	0x0040974c
  403f5c:	00409738 	.word	0x00409738
  403f60:	7fefffff 	.word	0x7fefffff
  403f64:	0040972c 	.word	0x0040972c
  403f68:	00409728 	.word	0x00409728
  403f6c:	00409768 	.word	0x00409768
  403f70:	0040977c 	.word	0x0040977c
  403f74:	f108 0808 	add.w	r8, r8, #8
  403f78:	3e10      	subs	r6, #16
  403f7a:	2e10      	cmp	r6, #16
  403f7c:	f340 81da 	ble.w	404334 <_svfprintf_r+0xcd8>
  403f80:	3301      	adds	r3, #1
  403f82:	3210      	adds	r2, #16
  403f84:	2b07      	cmp	r3, #7
  403f86:	9227      	str	r2, [sp, #156]	; 0x9c
  403f88:	9326      	str	r3, [sp, #152]	; 0x98
  403f8a:	e888 00a0 	stmia.w	r8, {r5, r7}
  403f8e:	ddf1      	ble.n	403f74 <_svfprintf_r+0x918>
  403f90:	aa25      	add	r2, sp, #148	; 0x94
  403f92:	4621      	mov	r1, r4
  403f94:	4658      	mov	r0, fp
  403f96:	f004 fa59 	bl	40844c <__ssprint_r>
  403f9a:	2800      	cmp	r0, #0
  403f9c:	f47f ac30 	bne.w	403800 <_svfprintf_r+0x1a4>
  403fa0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403fa2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fa4:	46c8      	mov	r8, r9
  403fa6:	e7e7      	b.n	403f78 <_svfprintf_r+0x91c>
  403fa8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403faa:	9a08      	ldr	r2, [sp, #32]
  403fac:	1a9f      	subs	r7, r3, r2
  403fae:	2f00      	cmp	r7, #0
  403fb0:	f77f ace5 	ble.w	40397e <_svfprintf_r+0x322>
  403fb4:	2f10      	cmp	r7, #16
  403fb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fb8:	4db6      	ldr	r5, [pc, #728]	; (404294 <_svfprintf_r+0xc38>)
  403fba:	dd27      	ble.n	40400c <_svfprintf_r+0x9b0>
  403fbc:	4642      	mov	r2, r8
  403fbe:	4621      	mov	r1, r4
  403fc0:	46b0      	mov	r8, r6
  403fc2:	f04f 0b10 	mov.w	fp, #16
  403fc6:	462e      	mov	r6, r5
  403fc8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403fca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403fcc:	e004      	b.n	403fd8 <_svfprintf_r+0x97c>
  403fce:	3f10      	subs	r7, #16
  403fd0:	2f10      	cmp	r7, #16
  403fd2:	f102 0208 	add.w	r2, r2, #8
  403fd6:	dd15      	ble.n	404004 <_svfprintf_r+0x9a8>
  403fd8:	3301      	adds	r3, #1
  403fda:	3110      	adds	r1, #16
  403fdc:	2b07      	cmp	r3, #7
  403fde:	9127      	str	r1, [sp, #156]	; 0x9c
  403fe0:	9326      	str	r3, [sp, #152]	; 0x98
  403fe2:	e882 0840 	stmia.w	r2, {r6, fp}
  403fe6:	ddf2      	ble.n	403fce <_svfprintf_r+0x972>
  403fe8:	aa25      	add	r2, sp, #148	; 0x94
  403fea:	4629      	mov	r1, r5
  403fec:	4620      	mov	r0, r4
  403fee:	f004 fa2d 	bl	40844c <__ssprint_r>
  403ff2:	2800      	cmp	r0, #0
  403ff4:	f47f ac04 	bne.w	403800 <_svfprintf_r+0x1a4>
  403ff8:	3f10      	subs	r7, #16
  403ffa:	2f10      	cmp	r7, #16
  403ffc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403ffe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404000:	464a      	mov	r2, r9
  404002:	dce9      	bgt.n	403fd8 <_svfprintf_r+0x97c>
  404004:	4635      	mov	r5, r6
  404006:	460c      	mov	r4, r1
  404008:	4646      	mov	r6, r8
  40400a:	4690      	mov	r8, r2
  40400c:	3301      	adds	r3, #1
  40400e:	443c      	add	r4, r7
  404010:	2b07      	cmp	r3, #7
  404012:	9427      	str	r4, [sp, #156]	; 0x9c
  404014:	9326      	str	r3, [sp, #152]	; 0x98
  404016:	e888 00a0 	stmia.w	r8, {r5, r7}
  40401a:	f300 8232 	bgt.w	404482 <_svfprintf_r+0xe26>
  40401e:	f108 0808 	add.w	r8, r8, #8
  404022:	e4ac      	b.n	40397e <_svfprintf_r+0x322>
  404024:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404026:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404028:	2b01      	cmp	r3, #1
  40402a:	f340 81fe 	ble.w	40442a <_svfprintf_r+0xdce>
  40402e:	3701      	adds	r7, #1
  404030:	3401      	adds	r4, #1
  404032:	2301      	movs	r3, #1
  404034:	2f07      	cmp	r7, #7
  404036:	9427      	str	r4, [sp, #156]	; 0x9c
  404038:	9726      	str	r7, [sp, #152]	; 0x98
  40403a:	f8c8 6000 	str.w	r6, [r8]
  40403e:	f8c8 3004 	str.w	r3, [r8, #4]
  404042:	f300 8203 	bgt.w	40444c <_svfprintf_r+0xdf0>
  404046:	f108 0808 	add.w	r8, r8, #8
  40404a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40404c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40404e:	f8c8 3000 	str.w	r3, [r8]
  404052:	3701      	adds	r7, #1
  404054:	4414      	add	r4, r2
  404056:	2f07      	cmp	r7, #7
  404058:	9427      	str	r4, [sp, #156]	; 0x9c
  40405a:	9726      	str	r7, [sp, #152]	; 0x98
  40405c:	f8c8 2004 	str.w	r2, [r8, #4]
  404060:	f300 8200 	bgt.w	404464 <_svfprintf_r+0xe08>
  404064:	f108 0808 	add.w	r8, r8, #8
  404068:	a815      	add	r0, sp, #84	; 0x54
  40406a:	c80d      	ldmia	r0, {r0, r2, r3}
  40406c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40406e:	f005 f889 	bl	409184 <__aeabi_dcmpeq>
  404072:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404074:	2800      	cmp	r0, #0
  404076:	f040 8101 	bne.w	40427c <_svfprintf_r+0xc20>
  40407a:	3b01      	subs	r3, #1
  40407c:	3701      	adds	r7, #1
  40407e:	3601      	adds	r6, #1
  404080:	441c      	add	r4, r3
  404082:	2f07      	cmp	r7, #7
  404084:	9726      	str	r7, [sp, #152]	; 0x98
  404086:	9427      	str	r4, [sp, #156]	; 0x9c
  404088:	f8c8 6000 	str.w	r6, [r8]
  40408c:	f8c8 3004 	str.w	r3, [r8, #4]
  404090:	f300 8127 	bgt.w	4042e2 <_svfprintf_r+0xc86>
  404094:	f108 0808 	add.w	r8, r8, #8
  404098:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40409a:	f8c8 2004 	str.w	r2, [r8, #4]
  40409e:	3701      	adds	r7, #1
  4040a0:	4414      	add	r4, r2
  4040a2:	ab21      	add	r3, sp, #132	; 0x84
  4040a4:	2f07      	cmp	r7, #7
  4040a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4040a8:	9726      	str	r7, [sp, #152]	; 0x98
  4040aa:	f8c8 3000 	str.w	r3, [r8]
  4040ae:	f77f acb3 	ble.w	403a18 <_svfprintf_r+0x3bc>
  4040b2:	aa25      	add	r2, sp, #148	; 0x94
  4040b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040b8:	f004 f9c8 	bl	40844c <__ssprint_r>
  4040bc:	2800      	cmp	r0, #0
  4040be:	f47f ab9f 	bne.w	403800 <_svfprintf_r+0x1a4>
  4040c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4040c4:	46c8      	mov	r8, r9
  4040c6:	e4a9      	b.n	403a1c <_svfprintf_r+0x3c0>
  4040c8:	aa25      	add	r2, sp, #148	; 0x94
  4040ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040ce:	f004 f9bd 	bl	40844c <__ssprint_r>
  4040d2:	2800      	cmp	r0, #0
  4040d4:	f43f aceb 	beq.w	403aae <_svfprintf_r+0x452>
  4040d8:	f7ff bb92 	b.w	403800 <_svfprintf_r+0x1a4>
  4040dc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4040e0:	2b01      	cmp	r3, #1
  4040e2:	f000 8134 	beq.w	40434e <_svfprintf_r+0xcf2>
  4040e6:	2b02      	cmp	r3, #2
  4040e8:	d125      	bne.n	404136 <_svfprintf_r+0xada>
  4040ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4040ee:	2400      	movs	r4, #0
  4040f0:	2500      	movs	r5, #0
  4040f2:	e61e      	b.n	403d32 <_svfprintf_r+0x6d6>
  4040f4:	aa25      	add	r2, sp, #148	; 0x94
  4040f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040fa:	f004 f9a7 	bl	40844c <__ssprint_r>
  4040fe:	2800      	cmp	r0, #0
  404100:	f47f ab7e 	bne.w	403800 <_svfprintf_r+0x1a4>
  404104:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404106:	46c8      	mov	r8, r9
  404108:	e475      	b.n	4039f6 <_svfprintf_r+0x39a>
  40410a:	aa25      	add	r2, sp, #148	; 0x94
  40410c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40410e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404110:	f004 f99c 	bl	40844c <__ssprint_r>
  404114:	2800      	cmp	r0, #0
  404116:	f47f ab73 	bne.w	403800 <_svfprintf_r+0x1a4>
  40411a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40411c:	46c8      	mov	r8, r9
  40411e:	e41b      	b.n	403958 <_svfprintf_r+0x2fc>
  404120:	aa25      	add	r2, sp, #148	; 0x94
  404122:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404124:	980c      	ldr	r0, [sp, #48]	; 0x30
  404126:	f004 f991 	bl	40844c <__ssprint_r>
  40412a:	2800      	cmp	r0, #0
  40412c:	f47f ab68 	bne.w	403800 <_svfprintf_r+0x1a4>
  404130:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404132:	46c8      	mov	r8, r9
  404134:	e420      	b.n	403978 <_svfprintf_r+0x31c>
  404136:	f8cd b01c 	str.w	fp, [sp, #28]
  40413a:	2400      	movs	r4, #0
  40413c:	2500      	movs	r5, #0
  40413e:	4649      	mov	r1, r9
  404140:	e000      	b.n	404144 <_svfprintf_r+0xae8>
  404142:	4631      	mov	r1, r6
  404144:	08e2      	lsrs	r2, r4, #3
  404146:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40414a:	08e8      	lsrs	r0, r5, #3
  40414c:	f004 0307 	and.w	r3, r4, #7
  404150:	4605      	mov	r5, r0
  404152:	4614      	mov	r4, r2
  404154:	3330      	adds	r3, #48	; 0x30
  404156:	ea54 0205 	orrs.w	r2, r4, r5
  40415a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40415e:	f101 36ff 	add.w	r6, r1, #4294967295
  404162:	d1ee      	bne.n	404142 <_svfprintf_r+0xae6>
  404164:	9a07      	ldr	r2, [sp, #28]
  404166:	07d2      	lsls	r2, r2, #31
  404168:	f57f adf3 	bpl.w	403d52 <_svfprintf_r+0x6f6>
  40416c:	2b30      	cmp	r3, #48	; 0x30
  40416e:	f43f adf0 	beq.w	403d52 <_svfprintf_r+0x6f6>
  404172:	3902      	subs	r1, #2
  404174:	2330      	movs	r3, #48	; 0x30
  404176:	f806 3c01 	strb.w	r3, [r6, #-1]
  40417a:	eba9 0301 	sub.w	r3, r9, r1
  40417e:	930e      	str	r3, [sp, #56]	; 0x38
  404180:	460e      	mov	r6, r1
  404182:	f7ff bb7b 	b.w	40387c <_svfprintf_r+0x220>
  404186:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404188:	2900      	cmp	r1, #0
  40418a:	f340 822e 	ble.w	4045ea <_svfprintf_r+0xf8e>
  40418e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404190:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404192:	4293      	cmp	r3, r2
  404194:	bfa8      	it	ge
  404196:	4613      	movge	r3, r2
  404198:	2b00      	cmp	r3, #0
  40419a:	461f      	mov	r7, r3
  40419c:	dd0d      	ble.n	4041ba <_svfprintf_r+0xb5e>
  40419e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041a0:	f8c8 6000 	str.w	r6, [r8]
  4041a4:	3301      	adds	r3, #1
  4041a6:	443c      	add	r4, r7
  4041a8:	2b07      	cmp	r3, #7
  4041aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4041ac:	f8c8 7004 	str.w	r7, [r8, #4]
  4041b0:	9326      	str	r3, [sp, #152]	; 0x98
  4041b2:	f300 831f 	bgt.w	4047f4 <_svfprintf_r+0x1198>
  4041b6:	f108 0808 	add.w	r8, r8, #8
  4041ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4041bc:	2f00      	cmp	r7, #0
  4041be:	bfa8      	it	ge
  4041c0:	1bdb      	subge	r3, r3, r7
  4041c2:	2b00      	cmp	r3, #0
  4041c4:	461f      	mov	r7, r3
  4041c6:	f340 80d6 	ble.w	404376 <_svfprintf_r+0xd1a>
  4041ca:	2f10      	cmp	r7, #16
  4041cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041ce:	4d31      	ldr	r5, [pc, #196]	; (404294 <_svfprintf_r+0xc38>)
  4041d0:	f340 81ed 	ble.w	4045ae <_svfprintf_r+0xf52>
  4041d4:	4642      	mov	r2, r8
  4041d6:	4621      	mov	r1, r4
  4041d8:	46b0      	mov	r8, r6
  4041da:	f04f 0b10 	mov.w	fp, #16
  4041de:	462e      	mov	r6, r5
  4041e0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4041e2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4041e4:	e004      	b.n	4041f0 <_svfprintf_r+0xb94>
  4041e6:	3208      	adds	r2, #8
  4041e8:	3f10      	subs	r7, #16
  4041ea:	2f10      	cmp	r7, #16
  4041ec:	f340 81db 	ble.w	4045a6 <_svfprintf_r+0xf4a>
  4041f0:	3301      	adds	r3, #1
  4041f2:	3110      	adds	r1, #16
  4041f4:	2b07      	cmp	r3, #7
  4041f6:	9127      	str	r1, [sp, #156]	; 0x9c
  4041f8:	9326      	str	r3, [sp, #152]	; 0x98
  4041fa:	e882 0840 	stmia.w	r2, {r6, fp}
  4041fe:	ddf2      	ble.n	4041e6 <_svfprintf_r+0xb8a>
  404200:	aa25      	add	r2, sp, #148	; 0x94
  404202:	4629      	mov	r1, r5
  404204:	4620      	mov	r0, r4
  404206:	f004 f921 	bl	40844c <__ssprint_r>
  40420a:	2800      	cmp	r0, #0
  40420c:	f47f aaf8 	bne.w	403800 <_svfprintf_r+0x1a4>
  404210:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404212:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404214:	464a      	mov	r2, r9
  404216:	e7e7      	b.n	4041e8 <_svfprintf_r+0xb8c>
  404218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40421a:	930e      	str	r3, [sp, #56]	; 0x38
  40421c:	464e      	mov	r6, r9
  40421e:	f7ff bb2d 	b.w	40387c <_svfprintf_r+0x220>
  404222:	2d00      	cmp	r5, #0
  404224:	bf08      	it	eq
  404226:	2c0a      	cmpeq	r4, #10
  404228:	f0c0 808f 	bcc.w	40434a <_svfprintf_r+0xcee>
  40422c:	464e      	mov	r6, r9
  40422e:	4620      	mov	r0, r4
  404230:	4629      	mov	r1, r5
  404232:	220a      	movs	r2, #10
  404234:	2300      	movs	r3, #0
  404236:	f7fe fd69 	bl	402d0c <__aeabi_uldivmod>
  40423a:	3230      	adds	r2, #48	; 0x30
  40423c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404240:	4620      	mov	r0, r4
  404242:	4629      	mov	r1, r5
  404244:	2300      	movs	r3, #0
  404246:	220a      	movs	r2, #10
  404248:	f7fe fd60 	bl	402d0c <__aeabi_uldivmod>
  40424c:	4604      	mov	r4, r0
  40424e:	460d      	mov	r5, r1
  404250:	ea54 0305 	orrs.w	r3, r4, r5
  404254:	d1eb      	bne.n	40422e <_svfprintf_r+0xbd2>
  404256:	eba9 0306 	sub.w	r3, r9, r6
  40425a:	930e      	str	r3, [sp, #56]	; 0x38
  40425c:	f7ff bb0e 	b.w	40387c <_svfprintf_r+0x220>
  404260:	aa25      	add	r2, sp, #148	; 0x94
  404262:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404264:	980c      	ldr	r0, [sp, #48]	; 0x30
  404266:	f004 f8f1 	bl	40844c <__ssprint_r>
  40426a:	2800      	cmp	r0, #0
  40426c:	f47f aac8 	bne.w	403800 <_svfprintf_r+0x1a4>
  404270:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404274:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404276:	46c8      	mov	r8, r9
  404278:	f7ff bb5e 	b.w	403938 <_svfprintf_r+0x2dc>
  40427c:	1e5e      	subs	r6, r3, #1
  40427e:	2e00      	cmp	r6, #0
  404280:	f77f af0a 	ble.w	404098 <_svfprintf_r+0xa3c>
  404284:	2e10      	cmp	r6, #16
  404286:	4d03      	ldr	r5, [pc, #12]	; (404294 <_svfprintf_r+0xc38>)
  404288:	dd22      	ble.n	4042d0 <_svfprintf_r+0xc74>
  40428a:	4622      	mov	r2, r4
  40428c:	f04f 0b10 	mov.w	fp, #16
  404290:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404292:	e006      	b.n	4042a2 <_svfprintf_r+0xc46>
  404294:	0040977c 	.word	0x0040977c
  404298:	3e10      	subs	r6, #16
  40429a:	2e10      	cmp	r6, #16
  40429c:	f108 0808 	add.w	r8, r8, #8
  4042a0:	dd15      	ble.n	4042ce <_svfprintf_r+0xc72>
  4042a2:	3701      	adds	r7, #1
  4042a4:	3210      	adds	r2, #16
  4042a6:	2f07      	cmp	r7, #7
  4042a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4042aa:	9726      	str	r7, [sp, #152]	; 0x98
  4042ac:	e888 0820 	stmia.w	r8, {r5, fp}
  4042b0:	ddf2      	ble.n	404298 <_svfprintf_r+0xc3c>
  4042b2:	aa25      	add	r2, sp, #148	; 0x94
  4042b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042b6:	4620      	mov	r0, r4
  4042b8:	f004 f8c8 	bl	40844c <__ssprint_r>
  4042bc:	2800      	cmp	r0, #0
  4042be:	f47f aa9f 	bne.w	403800 <_svfprintf_r+0x1a4>
  4042c2:	3e10      	subs	r6, #16
  4042c4:	2e10      	cmp	r6, #16
  4042c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4042c8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4042ca:	46c8      	mov	r8, r9
  4042cc:	dce9      	bgt.n	4042a2 <_svfprintf_r+0xc46>
  4042ce:	4614      	mov	r4, r2
  4042d0:	3701      	adds	r7, #1
  4042d2:	4434      	add	r4, r6
  4042d4:	2f07      	cmp	r7, #7
  4042d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4042d8:	9726      	str	r7, [sp, #152]	; 0x98
  4042da:	e888 0060 	stmia.w	r8, {r5, r6}
  4042de:	f77f aed9 	ble.w	404094 <_svfprintf_r+0xa38>
  4042e2:	aa25      	add	r2, sp, #148	; 0x94
  4042e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042e8:	f004 f8b0 	bl	40844c <__ssprint_r>
  4042ec:	2800      	cmp	r0, #0
  4042ee:	f47f aa87 	bne.w	403800 <_svfprintf_r+0x1a4>
  4042f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4042f4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4042f6:	46c8      	mov	r8, r9
  4042f8:	e6ce      	b.n	404098 <_svfprintf_r+0xa3c>
  4042fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4042fc:	6814      	ldr	r4, [r2, #0]
  4042fe:	4613      	mov	r3, r2
  404300:	3304      	adds	r3, #4
  404302:	17e5      	asrs	r5, r4, #31
  404304:	930f      	str	r3, [sp, #60]	; 0x3c
  404306:	4622      	mov	r2, r4
  404308:	462b      	mov	r3, r5
  40430a:	e4fa      	b.n	403d02 <_svfprintf_r+0x6a6>
  40430c:	3204      	adds	r2, #4
  40430e:	681c      	ldr	r4, [r3, #0]
  404310:	920f      	str	r2, [sp, #60]	; 0x3c
  404312:	2301      	movs	r3, #1
  404314:	2500      	movs	r5, #0
  404316:	f7ff ba94 	b.w	403842 <_svfprintf_r+0x1e6>
  40431a:	681c      	ldr	r4, [r3, #0]
  40431c:	3304      	adds	r3, #4
  40431e:	930f      	str	r3, [sp, #60]	; 0x3c
  404320:	2500      	movs	r5, #0
  404322:	e421      	b.n	403b68 <_svfprintf_r+0x50c>
  404324:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404326:	460a      	mov	r2, r1
  404328:	3204      	adds	r2, #4
  40432a:	680c      	ldr	r4, [r1, #0]
  40432c:	920f      	str	r2, [sp, #60]	; 0x3c
  40432e:	2500      	movs	r5, #0
  404330:	f7ff ba87 	b.w	403842 <_svfprintf_r+0x1e6>
  404334:	4614      	mov	r4, r2
  404336:	3301      	adds	r3, #1
  404338:	4434      	add	r4, r6
  40433a:	2b07      	cmp	r3, #7
  40433c:	9427      	str	r4, [sp, #156]	; 0x9c
  40433e:	9326      	str	r3, [sp, #152]	; 0x98
  404340:	e888 0060 	stmia.w	r8, {r5, r6}
  404344:	f77f ab68 	ble.w	403a18 <_svfprintf_r+0x3bc>
  404348:	e6b3      	b.n	4040b2 <_svfprintf_r+0xa56>
  40434a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40434e:	f8cd b01c 	str.w	fp, [sp, #28]
  404352:	ae42      	add	r6, sp, #264	; 0x108
  404354:	3430      	adds	r4, #48	; 0x30
  404356:	2301      	movs	r3, #1
  404358:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40435c:	930e      	str	r3, [sp, #56]	; 0x38
  40435e:	f7ff ba8d 	b.w	40387c <_svfprintf_r+0x220>
  404362:	aa25      	add	r2, sp, #148	; 0x94
  404364:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404366:	980c      	ldr	r0, [sp, #48]	; 0x30
  404368:	f004 f870 	bl	40844c <__ssprint_r>
  40436c:	2800      	cmp	r0, #0
  40436e:	f47f aa47 	bne.w	403800 <_svfprintf_r+0x1a4>
  404372:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404374:	46c8      	mov	r8, r9
  404376:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404378:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40437a:	429a      	cmp	r2, r3
  40437c:	db44      	blt.n	404408 <_svfprintf_r+0xdac>
  40437e:	9b07      	ldr	r3, [sp, #28]
  404380:	07d9      	lsls	r1, r3, #31
  404382:	d441      	bmi.n	404408 <_svfprintf_r+0xdac>
  404384:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404386:	9812      	ldr	r0, [sp, #72]	; 0x48
  404388:	1a9a      	subs	r2, r3, r2
  40438a:	1a1d      	subs	r5, r3, r0
  40438c:	4295      	cmp	r5, r2
  40438e:	bfa8      	it	ge
  404390:	4615      	movge	r5, r2
  404392:	2d00      	cmp	r5, #0
  404394:	dd0e      	ble.n	4043b4 <_svfprintf_r+0xd58>
  404396:	9926      	ldr	r1, [sp, #152]	; 0x98
  404398:	f8c8 5004 	str.w	r5, [r8, #4]
  40439c:	3101      	adds	r1, #1
  40439e:	4406      	add	r6, r0
  4043a0:	442c      	add	r4, r5
  4043a2:	2907      	cmp	r1, #7
  4043a4:	f8c8 6000 	str.w	r6, [r8]
  4043a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4043aa:	9126      	str	r1, [sp, #152]	; 0x98
  4043ac:	f300 823b 	bgt.w	404826 <_svfprintf_r+0x11ca>
  4043b0:	f108 0808 	add.w	r8, r8, #8
  4043b4:	2d00      	cmp	r5, #0
  4043b6:	bfac      	ite	ge
  4043b8:	1b56      	subge	r6, r2, r5
  4043ba:	4616      	movlt	r6, r2
  4043bc:	2e00      	cmp	r6, #0
  4043be:	f77f ab2d 	ble.w	403a1c <_svfprintf_r+0x3c0>
  4043c2:	2e10      	cmp	r6, #16
  4043c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4043c6:	4db0      	ldr	r5, [pc, #704]	; (404688 <_svfprintf_r+0x102c>)
  4043c8:	ddb5      	ble.n	404336 <_svfprintf_r+0xcda>
  4043ca:	4622      	mov	r2, r4
  4043cc:	2710      	movs	r7, #16
  4043ce:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4043d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4043d4:	e004      	b.n	4043e0 <_svfprintf_r+0xd84>
  4043d6:	f108 0808 	add.w	r8, r8, #8
  4043da:	3e10      	subs	r6, #16
  4043dc:	2e10      	cmp	r6, #16
  4043de:	dda9      	ble.n	404334 <_svfprintf_r+0xcd8>
  4043e0:	3301      	adds	r3, #1
  4043e2:	3210      	adds	r2, #16
  4043e4:	2b07      	cmp	r3, #7
  4043e6:	9227      	str	r2, [sp, #156]	; 0x9c
  4043e8:	9326      	str	r3, [sp, #152]	; 0x98
  4043ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4043ee:	ddf2      	ble.n	4043d6 <_svfprintf_r+0xd7a>
  4043f0:	aa25      	add	r2, sp, #148	; 0x94
  4043f2:	4621      	mov	r1, r4
  4043f4:	4658      	mov	r0, fp
  4043f6:	f004 f829 	bl	40844c <__ssprint_r>
  4043fa:	2800      	cmp	r0, #0
  4043fc:	f47f aa00 	bne.w	403800 <_svfprintf_r+0x1a4>
  404400:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404402:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404404:	46c8      	mov	r8, r9
  404406:	e7e8      	b.n	4043da <_svfprintf_r+0xd7e>
  404408:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40440a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40440c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40440e:	f8c8 1000 	str.w	r1, [r8]
  404412:	3301      	adds	r3, #1
  404414:	4404      	add	r4, r0
  404416:	2b07      	cmp	r3, #7
  404418:	9427      	str	r4, [sp, #156]	; 0x9c
  40441a:	f8c8 0004 	str.w	r0, [r8, #4]
  40441e:	9326      	str	r3, [sp, #152]	; 0x98
  404420:	f300 81f5 	bgt.w	40480e <_svfprintf_r+0x11b2>
  404424:	f108 0808 	add.w	r8, r8, #8
  404428:	e7ac      	b.n	404384 <_svfprintf_r+0xd28>
  40442a:	9b07      	ldr	r3, [sp, #28]
  40442c:	07da      	lsls	r2, r3, #31
  40442e:	f53f adfe 	bmi.w	40402e <_svfprintf_r+0x9d2>
  404432:	3701      	adds	r7, #1
  404434:	3401      	adds	r4, #1
  404436:	2301      	movs	r3, #1
  404438:	2f07      	cmp	r7, #7
  40443a:	9427      	str	r4, [sp, #156]	; 0x9c
  40443c:	9726      	str	r7, [sp, #152]	; 0x98
  40443e:	f8c8 6000 	str.w	r6, [r8]
  404442:	f8c8 3004 	str.w	r3, [r8, #4]
  404446:	f77f ae25 	ble.w	404094 <_svfprintf_r+0xa38>
  40444a:	e74a      	b.n	4042e2 <_svfprintf_r+0xc86>
  40444c:	aa25      	add	r2, sp, #148	; 0x94
  40444e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404450:	980c      	ldr	r0, [sp, #48]	; 0x30
  404452:	f003 fffb 	bl	40844c <__ssprint_r>
  404456:	2800      	cmp	r0, #0
  404458:	f47f a9d2 	bne.w	403800 <_svfprintf_r+0x1a4>
  40445c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40445e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404460:	46c8      	mov	r8, r9
  404462:	e5f2      	b.n	40404a <_svfprintf_r+0x9ee>
  404464:	aa25      	add	r2, sp, #148	; 0x94
  404466:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404468:	980c      	ldr	r0, [sp, #48]	; 0x30
  40446a:	f003 ffef 	bl	40844c <__ssprint_r>
  40446e:	2800      	cmp	r0, #0
  404470:	f47f a9c6 	bne.w	403800 <_svfprintf_r+0x1a4>
  404474:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404476:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404478:	46c8      	mov	r8, r9
  40447a:	e5f5      	b.n	404068 <_svfprintf_r+0xa0c>
  40447c:	464e      	mov	r6, r9
  40447e:	f7ff b9fd 	b.w	40387c <_svfprintf_r+0x220>
  404482:	aa25      	add	r2, sp, #148	; 0x94
  404484:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404486:	980c      	ldr	r0, [sp, #48]	; 0x30
  404488:	f003 ffe0 	bl	40844c <__ssprint_r>
  40448c:	2800      	cmp	r0, #0
  40448e:	f47f a9b7 	bne.w	403800 <_svfprintf_r+0x1a4>
  404492:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404494:	46c8      	mov	r8, r9
  404496:	f7ff ba72 	b.w	40397e <_svfprintf_r+0x322>
  40449a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40449c:	4622      	mov	r2, r4
  40449e:	4620      	mov	r0, r4
  4044a0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4044a2:	4623      	mov	r3, r4
  4044a4:	4621      	mov	r1, r4
  4044a6:	f004 fe9f 	bl	4091e8 <__aeabi_dcmpun>
  4044aa:	2800      	cmp	r0, #0
  4044ac:	f040 8286 	bne.w	4049bc <_svfprintf_r+0x1360>
  4044b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044b2:	3301      	adds	r3, #1
  4044b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044b6:	f023 0320 	bic.w	r3, r3, #32
  4044ba:	930e      	str	r3, [sp, #56]	; 0x38
  4044bc:	f000 81e2 	beq.w	404884 <_svfprintf_r+0x1228>
  4044c0:	2b47      	cmp	r3, #71	; 0x47
  4044c2:	f000 811e 	beq.w	404702 <_svfprintf_r+0x10a6>
  4044c6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4044ca:	9307      	str	r3, [sp, #28]
  4044cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4044ce:	1e1f      	subs	r7, r3, #0
  4044d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4044d2:	9308      	str	r3, [sp, #32]
  4044d4:	bfbb      	ittet	lt
  4044d6:	463b      	movlt	r3, r7
  4044d8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4044dc:	2300      	movge	r3, #0
  4044de:	232d      	movlt	r3, #45	; 0x2d
  4044e0:	9310      	str	r3, [sp, #64]	; 0x40
  4044e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044e4:	2b66      	cmp	r3, #102	; 0x66
  4044e6:	f000 81bb 	beq.w	404860 <_svfprintf_r+0x1204>
  4044ea:	2b46      	cmp	r3, #70	; 0x46
  4044ec:	f000 80df 	beq.w	4046ae <_svfprintf_r+0x1052>
  4044f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4044f2:	9a08      	ldr	r2, [sp, #32]
  4044f4:	2b45      	cmp	r3, #69	; 0x45
  4044f6:	bf0c      	ite	eq
  4044f8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4044fa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4044fc:	a823      	add	r0, sp, #140	; 0x8c
  4044fe:	a920      	add	r1, sp, #128	; 0x80
  404500:	bf08      	it	eq
  404502:	1c5d      	addeq	r5, r3, #1
  404504:	9004      	str	r0, [sp, #16]
  404506:	9103      	str	r1, [sp, #12]
  404508:	a81f      	add	r0, sp, #124	; 0x7c
  40450a:	2102      	movs	r1, #2
  40450c:	463b      	mov	r3, r7
  40450e:	9002      	str	r0, [sp, #8]
  404510:	9501      	str	r5, [sp, #4]
  404512:	9100      	str	r1, [sp, #0]
  404514:	980c      	ldr	r0, [sp, #48]	; 0x30
  404516:	f001 faa3 	bl	405a60 <_dtoa_r>
  40451a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40451c:	2b67      	cmp	r3, #103	; 0x67
  40451e:	4606      	mov	r6, r0
  404520:	f040 81e0 	bne.w	4048e4 <_svfprintf_r+0x1288>
  404524:	f01b 0f01 	tst.w	fp, #1
  404528:	f000 8246 	beq.w	4049b8 <_svfprintf_r+0x135c>
  40452c:	1974      	adds	r4, r6, r5
  40452e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404530:	9808      	ldr	r0, [sp, #32]
  404532:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404534:	4639      	mov	r1, r7
  404536:	f004 fe25 	bl	409184 <__aeabi_dcmpeq>
  40453a:	2800      	cmp	r0, #0
  40453c:	f040 8165 	bne.w	40480a <_svfprintf_r+0x11ae>
  404540:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404542:	42a3      	cmp	r3, r4
  404544:	d206      	bcs.n	404554 <_svfprintf_r+0xef8>
  404546:	2130      	movs	r1, #48	; 0x30
  404548:	1c5a      	adds	r2, r3, #1
  40454a:	9223      	str	r2, [sp, #140]	; 0x8c
  40454c:	7019      	strb	r1, [r3, #0]
  40454e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404550:	429c      	cmp	r4, r3
  404552:	d8f9      	bhi.n	404548 <_svfprintf_r+0xeec>
  404554:	1b9b      	subs	r3, r3, r6
  404556:	9313      	str	r3, [sp, #76]	; 0x4c
  404558:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40455a:	2b47      	cmp	r3, #71	; 0x47
  40455c:	f000 80e9 	beq.w	404732 <_svfprintf_r+0x10d6>
  404560:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404562:	2b65      	cmp	r3, #101	; 0x65
  404564:	f340 81cd 	ble.w	404902 <_svfprintf_r+0x12a6>
  404568:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40456a:	2b66      	cmp	r3, #102	; 0x66
  40456c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40456e:	9312      	str	r3, [sp, #72]	; 0x48
  404570:	f000 819e 	beq.w	4048b0 <_svfprintf_r+0x1254>
  404574:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404576:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404578:	4619      	mov	r1, r3
  40457a:	4291      	cmp	r1, r2
  40457c:	f300 818a 	bgt.w	404894 <_svfprintf_r+0x1238>
  404580:	f01b 0f01 	tst.w	fp, #1
  404584:	f040 8213 	bne.w	4049ae <_svfprintf_r+0x1352>
  404588:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40458c:	9308      	str	r3, [sp, #32]
  40458e:	2367      	movs	r3, #103	; 0x67
  404590:	920e      	str	r2, [sp, #56]	; 0x38
  404592:	9311      	str	r3, [sp, #68]	; 0x44
  404594:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404596:	2b00      	cmp	r3, #0
  404598:	f040 80c4 	bne.w	404724 <_svfprintf_r+0x10c8>
  40459c:	930a      	str	r3, [sp, #40]	; 0x28
  40459e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4045a2:	f7ff b973 	b.w	40388c <_svfprintf_r+0x230>
  4045a6:	4635      	mov	r5, r6
  4045a8:	460c      	mov	r4, r1
  4045aa:	4646      	mov	r6, r8
  4045ac:	4690      	mov	r8, r2
  4045ae:	3301      	adds	r3, #1
  4045b0:	443c      	add	r4, r7
  4045b2:	2b07      	cmp	r3, #7
  4045b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4045b6:	9326      	str	r3, [sp, #152]	; 0x98
  4045b8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4045bc:	f73f aed1 	bgt.w	404362 <_svfprintf_r+0xd06>
  4045c0:	f108 0808 	add.w	r8, r8, #8
  4045c4:	e6d7      	b.n	404376 <_svfprintf_r+0xd1a>
  4045c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4045c8:	6813      	ldr	r3, [r2, #0]
  4045ca:	3204      	adds	r2, #4
  4045cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4045ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4045d0:	601a      	str	r2, [r3, #0]
  4045d2:	f7ff b86a 	b.w	4036aa <_svfprintf_r+0x4e>
  4045d6:	aa25      	add	r2, sp, #148	; 0x94
  4045d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4045da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045dc:	f003 ff36 	bl	40844c <__ssprint_r>
  4045e0:	2800      	cmp	r0, #0
  4045e2:	f47f a90d 	bne.w	403800 <_svfprintf_r+0x1a4>
  4045e6:	46c8      	mov	r8, r9
  4045e8:	e48d      	b.n	403f06 <_svfprintf_r+0x8aa>
  4045ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045ec:	4a27      	ldr	r2, [pc, #156]	; (40468c <_svfprintf_r+0x1030>)
  4045ee:	f8c8 2000 	str.w	r2, [r8]
  4045f2:	3301      	adds	r3, #1
  4045f4:	3401      	adds	r4, #1
  4045f6:	2201      	movs	r2, #1
  4045f8:	2b07      	cmp	r3, #7
  4045fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4045fc:	9326      	str	r3, [sp, #152]	; 0x98
  4045fe:	f8c8 2004 	str.w	r2, [r8, #4]
  404602:	dc72      	bgt.n	4046ea <_svfprintf_r+0x108e>
  404604:	f108 0808 	add.w	r8, r8, #8
  404608:	b929      	cbnz	r1, 404616 <_svfprintf_r+0xfba>
  40460a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40460c:	b91b      	cbnz	r3, 404616 <_svfprintf_r+0xfba>
  40460e:	9b07      	ldr	r3, [sp, #28]
  404610:	07d8      	lsls	r0, r3, #31
  404612:	f57f aa03 	bpl.w	403a1c <_svfprintf_r+0x3c0>
  404616:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404618:	9819      	ldr	r0, [sp, #100]	; 0x64
  40461a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40461c:	f8c8 2000 	str.w	r2, [r8]
  404620:	3301      	adds	r3, #1
  404622:	4602      	mov	r2, r0
  404624:	4422      	add	r2, r4
  404626:	2b07      	cmp	r3, #7
  404628:	9227      	str	r2, [sp, #156]	; 0x9c
  40462a:	f8c8 0004 	str.w	r0, [r8, #4]
  40462e:	9326      	str	r3, [sp, #152]	; 0x98
  404630:	f300 818d 	bgt.w	40494e <_svfprintf_r+0x12f2>
  404634:	f108 0808 	add.w	r8, r8, #8
  404638:	2900      	cmp	r1, #0
  40463a:	f2c0 8165 	blt.w	404908 <_svfprintf_r+0x12ac>
  40463e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404640:	f8c8 6000 	str.w	r6, [r8]
  404644:	3301      	adds	r3, #1
  404646:	188c      	adds	r4, r1, r2
  404648:	2b07      	cmp	r3, #7
  40464a:	9427      	str	r4, [sp, #156]	; 0x9c
  40464c:	9326      	str	r3, [sp, #152]	; 0x98
  40464e:	f8c8 1004 	str.w	r1, [r8, #4]
  404652:	f77f a9e1 	ble.w	403a18 <_svfprintf_r+0x3bc>
  404656:	e52c      	b.n	4040b2 <_svfprintf_r+0xa56>
  404658:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40465a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40465c:	6813      	ldr	r3, [r2, #0]
  40465e:	17cd      	asrs	r5, r1, #31
  404660:	4608      	mov	r0, r1
  404662:	3204      	adds	r2, #4
  404664:	4629      	mov	r1, r5
  404666:	920f      	str	r2, [sp, #60]	; 0x3c
  404668:	e9c3 0100 	strd	r0, r1, [r3]
  40466c:	f7ff b81d 	b.w	4036aa <_svfprintf_r+0x4e>
  404670:	aa25      	add	r2, sp, #148	; 0x94
  404672:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404674:	980c      	ldr	r0, [sp, #48]	; 0x30
  404676:	f003 fee9 	bl	40844c <__ssprint_r>
  40467a:	2800      	cmp	r0, #0
  40467c:	f47f a8c0 	bne.w	403800 <_svfprintf_r+0x1a4>
  404680:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404682:	46c8      	mov	r8, r9
  404684:	e458      	b.n	403f38 <_svfprintf_r+0x8dc>
  404686:	bf00      	nop
  404688:	0040977c 	.word	0x0040977c
  40468c:	00409768 	.word	0x00409768
  404690:	2140      	movs	r1, #64	; 0x40
  404692:	980c      	ldr	r0, [sp, #48]	; 0x30
  404694:	f002 fe58 	bl	407348 <_malloc_r>
  404698:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40469a:	6010      	str	r0, [r2, #0]
  40469c:	6110      	str	r0, [r2, #16]
  40469e:	2800      	cmp	r0, #0
  4046a0:	f000 81f2 	beq.w	404a88 <_svfprintf_r+0x142c>
  4046a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4046a6:	2340      	movs	r3, #64	; 0x40
  4046a8:	6153      	str	r3, [r2, #20]
  4046aa:	f7fe bfee 	b.w	40368a <_svfprintf_r+0x2e>
  4046ae:	a823      	add	r0, sp, #140	; 0x8c
  4046b0:	a920      	add	r1, sp, #128	; 0x80
  4046b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4046b4:	9004      	str	r0, [sp, #16]
  4046b6:	9103      	str	r1, [sp, #12]
  4046b8:	a81f      	add	r0, sp, #124	; 0x7c
  4046ba:	2103      	movs	r1, #3
  4046bc:	9002      	str	r0, [sp, #8]
  4046be:	9a08      	ldr	r2, [sp, #32]
  4046c0:	9401      	str	r4, [sp, #4]
  4046c2:	463b      	mov	r3, r7
  4046c4:	9100      	str	r1, [sp, #0]
  4046c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4046c8:	f001 f9ca 	bl	405a60 <_dtoa_r>
  4046cc:	4625      	mov	r5, r4
  4046ce:	4606      	mov	r6, r0
  4046d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4046d2:	2b46      	cmp	r3, #70	; 0x46
  4046d4:	eb06 0405 	add.w	r4, r6, r5
  4046d8:	f47f af29 	bne.w	40452e <_svfprintf_r+0xed2>
  4046dc:	7833      	ldrb	r3, [r6, #0]
  4046de:	2b30      	cmp	r3, #48	; 0x30
  4046e0:	f000 8178 	beq.w	4049d4 <_svfprintf_r+0x1378>
  4046e4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4046e6:	442c      	add	r4, r5
  4046e8:	e721      	b.n	40452e <_svfprintf_r+0xed2>
  4046ea:	aa25      	add	r2, sp, #148	; 0x94
  4046ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4046ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4046f0:	f003 feac 	bl	40844c <__ssprint_r>
  4046f4:	2800      	cmp	r0, #0
  4046f6:	f47f a883 	bne.w	403800 <_svfprintf_r+0x1a4>
  4046fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4046fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4046fe:	46c8      	mov	r8, r9
  404700:	e782      	b.n	404608 <_svfprintf_r+0xfac>
  404702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404704:	2b00      	cmp	r3, #0
  404706:	bf08      	it	eq
  404708:	2301      	moveq	r3, #1
  40470a:	930a      	str	r3, [sp, #40]	; 0x28
  40470c:	e6db      	b.n	4044c6 <_svfprintf_r+0xe6a>
  40470e:	4630      	mov	r0, r6
  404710:	940a      	str	r4, [sp, #40]	; 0x28
  404712:	f7fe ff35 	bl	403580 <strlen>
  404716:	950f      	str	r5, [sp, #60]	; 0x3c
  404718:	900e      	str	r0, [sp, #56]	; 0x38
  40471a:	f8cd b01c 	str.w	fp, [sp, #28]
  40471e:	4603      	mov	r3, r0
  404720:	f7ff b9f9 	b.w	403b16 <_svfprintf_r+0x4ba>
  404724:	272d      	movs	r7, #45	; 0x2d
  404726:	2300      	movs	r3, #0
  404728:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40472c:	930a      	str	r3, [sp, #40]	; 0x28
  40472e:	f7ff b8ae 	b.w	40388e <_svfprintf_r+0x232>
  404732:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404734:	9312      	str	r3, [sp, #72]	; 0x48
  404736:	461a      	mov	r2, r3
  404738:	3303      	adds	r3, #3
  40473a:	db04      	blt.n	404746 <_svfprintf_r+0x10ea>
  40473c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40473e:	4619      	mov	r1, r3
  404740:	4291      	cmp	r1, r2
  404742:	f6bf af17 	bge.w	404574 <_svfprintf_r+0xf18>
  404746:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404748:	3b02      	subs	r3, #2
  40474a:	9311      	str	r3, [sp, #68]	; 0x44
  40474c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404750:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404754:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404756:	3b01      	subs	r3, #1
  404758:	2b00      	cmp	r3, #0
  40475a:	931f      	str	r3, [sp, #124]	; 0x7c
  40475c:	bfbd      	ittte	lt
  40475e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404760:	f1c3 0301 	rsblt	r3, r3, #1
  404764:	222d      	movlt	r2, #45	; 0x2d
  404766:	222b      	movge	r2, #43	; 0x2b
  404768:	2b09      	cmp	r3, #9
  40476a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40476e:	f340 8116 	ble.w	40499e <_svfprintf_r+0x1342>
  404772:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404776:	4620      	mov	r0, r4
  404778:	4dab      	ldr	r5, [pc, #684]	; (404a28 <_svfprintf_r+0x13cc>)
  40477a:	e000      	b.n	40477e <_svfprintf_r+0x1122>
  40477c:	4610      	mov	r0, r2
  40477e:	fb85 1203 	smull	r1, r2, r5, r3
  404782:	17d9      	asrs	r1, r3, #31
  404784:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404788:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40478c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404790:	3230      	adds	r2, #48	; 0x30
  404792:	2909      	cmp	r1, #9
  404794:	f800 2c01 	strb.w	r2, [r0, #-1]
  404798:	460b      	mov	r3, r1
  40479a:	f100 32ff 	add.w	r2, r0, #4294967295
  40479e:	dced      	bgt.n	40477c <_svfprintf_r+0x1120>
  4047a0:	3330      	adds	r3, #48	; 0x30
  4047a2:	3802      	subs	r0, #2
  4047a4:	b2d9      	uxtb	r1, r3
  4047a6:	4284      	cmp	r4, r0
  4047a8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4047ac:	f240 8165 	bls.w	404a7a <_svfprintf_r+0x141e>
  4047b0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4047b4:	4613      	mov	r3, r2
  4047b6:	e001      	b.n	4047bc <_svfprintf_r+0x1160>
  4047b8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4047bc:	f800 1b01 	strb.w	r1, [r0], #1
  4047c0:	42a3      	cmp	r3, r4
  4047c2:	d1f9      	bne.n	4047b8 <_svfprintf_r+0x115c>
  4047c4:	3301      	adds	r3, #1
  4047c6:	1a9b      	subs	r3, r3, r2
  4047c8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4047cc:	4413      	add	r3, r2
  4047ce:	aa21      	add	r2, sp, #132	; 0x84
  4047d0:	1a9b      	subs	r3, r3, r2
  4047d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4047d4:	931b      	str	r3, [sp, #108]	; 0x6c
  4047d6:	2a01      	cmp	r2, #1
  4047d8:	4413      	add	r3, r2
  4047da:	930e      	str	r3, [sp, #56]	; 0x38
  4047dc:	f340 8119 	ble.w	404a12 <_svfprintf_r+0x13b6>
  4047e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4047e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4047e4:	4413      	add	r3, r2
  4047e6:	930e      	str	r3, [sp, #56]	; 0x38
  4047e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4047ec:	9308      	str	r3, [sp, #32]
  4047ee:	2300      	movs	r3, #0
  4047f0:	9312      	str	r3, [sp, #72]	; 0x48
  4047f2:	e6cf      	b.n	404594 <_svfprintf_r+0xf38>
  4047f4:	aa25      	add	r2, sp, #148	; 0x94
  4047f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4047f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4047fa:	f003 fe27 	bl	40844c <__ssprint_r>
  4047fe:	2800      	cmp	r0, #0
  404800:	f47e affe 	bne.w	403800 <_svfprintf_r+0x1a4>
  404804:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404806:	46c8      	mov	r8, r9
  404808:	e4d7      	b.n	4041ba <_svfprintf_r+0xb5e>
  40480a:	4623      	mov	r3, r4
  40480c:	e6a2      	b.n	404554 <_svfprintf_r+0xef8>
  40480e:	aa25      	add	r2, sp, #148	; 0x94
  404810:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404812:	980c      	ldr	r0, [sp, #48]	; 0x30
  404814:	f003 fe1a 	bl	40844c <__ssprint_r>
  404818:	2800      	cmp	r0, #0
  40481a:	f47e aff1 	bne.w	403800 <_svfprintf_r+0x1a4>
  40481e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404820:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404822:	46c8      	mov	r8, r9
  404824:	e5ae      	b.n	404384 <_svfprintf_r+0xd28>
  404826:	aa25      	add	r2, sp, #148	; 0x94
  404828:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40482a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40482c:	f003 fe0e 	bl	40844c <__ssprint_r>
  404830:	2800      	cmp	r0, #0
  404832:	f47e afe5 	bne.w	403800 <_svfprintf_r+0x1a4>
  404836:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404838:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40483a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40483c:	1a9a      	subs	r2, r3, r2
  40483e:	46c8      	mov	r8, r9
  404840:	e5b8      	b.n	4043b4 <_svfprintf_r+0xd58>
  404842:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404844:	9612      	str	r6, [sp, #72]	; 0x48
  404846:	2b06      	cmp	r3, #6
  404848:	bf28      	it	cs
  40484a:	2306      	movcs	r3, #6
  40484c:	960a      	str	r6, [sp, #40]	; 0x28
  40484e:	4637      	mov	r7, r6
  404850:	9308      	str	r3, [sp, #32]
  404852:	950f      	str	r5, [sp, #60]	; 0x3c
  404854:	f8cd b01c 	str.w	fp, [sp, #28]
  404858:	930e      	str	r3, [sp, #56]	; 0x38
  40485a:	4e74      	ldr	r6, [pc, #464]	; (404a2c <_svfprintf_r+0x13d0>)
  40485c:	f7ff b816 	b.w	40388c <_svfprintf_r+0x230>
  404860:	a823      	add	r0, sp, #140	; 0x8c
  404862:	a920      	add	r1, sp, #128	; 0x80
  404864:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404866:	9004      	str	r0, [sp, #16]
  404868:	9103      	str	r1, [sp, #12]
  40486a:	a81f      	add	r0, sp, #124	; 0x7c
  40486c:	2103      	movs	r1, #3
  40486e:	9002      	str	r0, [sp, #8]
  404870:	9a08      	ldr	r2, [sp, #32]
  404872:	9501      	str	r5, [sp, #4]
  404874:	463b      	mov	r3, r7
  404876:	9100      	str	r1, [sp, #0]
  404878:	980c      	ldr	r0, [sp, #48]	; 0x30
  40487a:	f001 f8f1 	bl	405a60 <_dtoa_r>
  40487e:	4606      	mov	r6, r0
  404880:	1944      	adds	r4, r0, r5
  404882:	e72b      	b.n	4046dc <_svfprintf_r+0x1080>
  404884:	2306      	movs	r3, #6
  404886:	930a      	str	r3, [sp, #40]	; 0x28
  404888:	e61d      	b.n	4044c6 <_svfprintf_r+0xe6a>
  40488a:	272d      	movs	r7, #45	; 0x2d
  40488c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404890:	f7ff bacd 	b.w	403e2e <_svfprintf_r+0x7d2>
  404894:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404896:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404898:	4413      	add	r3, r2
  40489a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40489c:	930e      	str	r3, [sp, #56]	; 0x38
  40489e:	2a00      	cmp	r2, #0
  4048a0:	f340 80b0 	ble.w	404a04 <_svfprintf_r+0x13a8>
  4048a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4048a8:	9308      	str	r3, [sp, #32]
  4048aa:	2367      	movs	r3, #103	; 0x67
  4048ac:	9311      	str	r3, [sp, #68]	; 0x44
  4048ae:	e671      	b.n	404594 <_svfprintf_r+0xf38>
  4048b0:	2b00      	cmp	r3, #0
  4048b2:	f340 80c3 	ble.w	404a3c <_svfprintf_r+0x13e0>
  4048b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4048b8:	2a00      	cmp	r2, #0
  4048ba:	f040 8099 	bne.w	4049f0 <_svfprintf_r+0x1394>
  4048be:	f01b 0f01 	tst.w	fp, #1
  4048c2:	f040 8095 	bne.w	4049f0 <_svfprintf_r+0x1394>
  4048c6:	9308      	str	r3, [sp, #32]
  4048c8:	930e      	str	r3, [sp, #56]	; 0x38
  4048ca:	e663      	b.n	404594 <_svfprintf_r+0xf38>
  4048cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4048ce:	9308      	str	r3, [sp, #32]
  4048d0:	930e      	str	r3, [sp, #56]	; 0x38
  4048d2:	900a      	str	r0, [sp, #40]	; 0x28
  4048d4:	950f      	str	r5, [sp, #60]	; 0x3c
  4048d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4048da:	9012      	str	r0, [sp, #72]	; 0x48
  4048dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4048e0:	f7fe bfd4 	b.w	40388c <_svfprintf_r+0x230>
  4048e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4048e6:	2b47      	cmp	r3, #71	; 0x47
  4048e8:	f47f ae20 	bne.w	40452c <_svfprintf_r+0xed0>
  4048ec:	f01b 0f01 	tst.w	fp, #1
  4048f0:	f47f aeee 	bne.w	4046d0 <_svfprintf_r+0x1074>
  4048f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4048f6:	1b9b      	subs	r3, r3, r6
  4048f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4048fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4048fc:	2b47      	cmp	r3, #71	; 0x47
  4048fe:	f43f af18 	beq.w	404732 <_svfprintf_r+0x10d6>
  404902:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404904:	9312      	str	r3, [sp, #72]	; 0x48
  404906:	e721      	b.n	40474c <_svfprintf_r+0x10f0>
  404908:	424f      	negs	r7, r1
  40490a:	3110      	adds	r1, #16
  40490c:	4d48      	ldr	r5, [pc, #288]	; (404a30 <_svfprintf_r+0x13d4>)
  40490e:	da2f      	bge.n	404970 <_svfprintf_r+0x1314>
  404910:	2410      	movs	r4, #16
  404912:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404916:	e004      	b.n	404922 <_svfprintf_r+0x12c6>
  404918:	f108 0808 	add.w	r8, r8, #8
  40491c:	3f10      	subs	r7, #16
  40491e:	2f10      	cmp	r7, #16
  404920:	dd26      	ble.n	404970 <_svfprintf_r+0x1314>
  404922:	3301      	adds	r3, #1
  404924:	3210      	adds	r2, #16
  404926:	2b07      	cmp	r3, #7
  404928:	9227      	str	r2, [sp, #156]	; 0x9c
  40492a:	9326      	str	r3, [sp, #152]	; 0x98
  40492c:	f8c8 5000 	str.w	r5, [r8]
  404930:	f8c8 4004 	str.w	r4, [r8, #4]
  404934:	ddf0      	ble.n	404918 <_svfprintf_r+0x12bc>
  404936:	aa25      	add	r2, sp, #148	; 0x94
  404938:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40493a:	4658      	mov	r0, fp
  40493c:	f003 fd86 	bl	40844c <__ssprint_r>
  404940:	2800      	cmp	r0, #0
  404942:	f47e af5d 	bne.w	403800 <_svfprintf_r+0x1a4>
  404946:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404948:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40494a:	46c8      	mov	r8, r9
  40494c:	e7e6      	b.n	40491c <_svfprintf_r+0x12c0>
  40494e:	aa25      	add	r2, sp, #148	; 0x94
  404950:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404952:	980c      	ldr	r0, [sp, #48]	; 0x30
  404954:	f003 fd7a 	bl	40844c <__ssprint_r>
  404958:	2800      	cmp	r0, #0
  40495a:	f47e af51 	bne.w	403800 <_svfprintf_r+0x1a4>
  40495e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404960:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404962:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404964:	46c8      	mov	r8, r9
  404966:	e667      	b.n	404638 <_svfprintf_r+0xfdc>
  404968:	2000      	movs	r0, #0
  40496a:	900a      	str	r0, [sp, #40]	; 0x28
  40496c:	f7fe bed0 	b.w	403710 <_svfprintf_r+0xb4>
  404970:	3301      	adds	r3, #1
  404972:	443a      	add	r2, r7
  404974:	2b07      	cmp	r3, #7
  404976:	e888 00a0 	stmia.w	r8, {r5, r7}
  40497a:	9227      	str	r2, [sp, #156]	; 0x9c
  40497c:	9326      	str	r3, [sp, #152]	; 0x98
  40497e:	f108 0808 	add.w	r8, r8, #8
  404982:	f77f ae5c 	ble.w	40463e <_svfprintf_r+0xfe2>
  404986:	aa25      	add	r2, sp, #148	; 0x94
  404988:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40498a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40498c:	f003 fd5e 	bl	40844c <__ssprint_r>
  404990:	2800      	cmp	r0, #0
  404992:	f47e af35 	bne.w	403800 <_svfprintf_r+0x1a4>
  404996:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404998:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40499a:	46c8      	mov	r8, r9
  40499c:	e64f      	b.n	40463e <_svfprintf_r+0xfe2>
  40499e:	3330      	adds	r3, #48	; 0x30
  4049a0:	2230      	movs	r2, #48	; 0x30
  4049a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4049a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4049aa:	ab22      	add	r3, sp, #136	; 0x88
  4049ac:	e70f      	b.n	4047ce <_svfprintf_r+0x1172>
  4049ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4049b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4049b2:	4413      	add	r3, r2
  4049b4:	930e      	str	r3, [sp, #56]	; 0x38
  4049b6:	e775      	b.n	4048a4 <_svfprintf_r+0x1248>
  4049b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4049ba:	e5cb      	b.n	404554 <_svfprintf_r+0xef8>
  4049bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4049be:	4e1d      	ldr	r6, [pc, #116]	; (404a34 <_svfprintf_r+0x13d8>)
  4049c0:	2b00      	cmp	r3, #0
  4049c2:	bfb6      	itet	lt
  4049c4:	272d      	movlt	r7, #45	; 0x2d
  4049c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4049ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4049ce:	4b1a      	ldr	r3, [pc, #104]	; (404a38 <_svfprintf_r+0x13dc>)
  4049d0:	f7ff ba2f 	b.w	403e32 <_svfprintf_r+0x7d6>
  4049d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4049d6:	9808      	ldr	r0, [sp, #32]
  4049d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4049da:	4639      	mov	r1, r7
  4049dc:	f004 fbd2 	bl	409184 <__aeabi_dcmpeq>
  4049e0:	2800      	cmp	r0, #0
  4049e2:	f47f ae7f 	bne.w	4046e4 <_svfprintf_r+0x1088>
  4049e6:	f1c5 0501 	rsb	r5, r5, #1
  4049ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4049ec:	442c      	add	r4, r5
  4049ee:	e59e      	b.n	40452e <_svfprintf_r+0xed2>
  4049f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4049f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4049f4:	4413      	add	r3, r2
  4049f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4049f8:	441a      	add	r2, r3
  4049fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4049fe:	920e      	str	r2, [sp, #56]	; 0x38
  404a00:	9308      	str	r3, [sp, #32]
  404a02:	e5c7      	b.n	404594 <_svfprintf_r+0xf38>
  404a04:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404a06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404a08:	f1c3 0301 	rsb	r3, r3, #1
  404a0c:	441a      	add	r2, r3
  404a0e:	4613      	mov	r3, r2
  404a10:	e7d0      	b.n	4049b4 <_svfprintf_r+0x1358>
  404a12:	f01b 0301 	ands.w	r3, fp, #1
  404a16:	9312      	str	r3, [sp, #72]	; 0x48
  404a18:	f47f aee2 	bne.w	4047e0 <_svfprintf_r+0x1184>
  404a1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404a1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404a22:	9308      	str	r3, [sp, #32]
  404a24:	e5b6      	b.n	404594 <_svfprintf_r+0xf38>
  404a26:	bf00      	nop
  404a28:	66666667 	.word	0x66666667
  404a2c:	00409760 	.word	0x00409760
  404a30:	0040977c 	.word	0x0040977c
  404a34:	00409734 	.word	0x00409734
  404a38:	00409730 	.word	0x00409730
  404a3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a3e:	b913      	cbnz	r3, 404a46 <_svfprintf_r+0x13ea>
  404a40:	f01b 0f01 	tst.w	fp, #1
  404a44:	d002      	beq.n	404a4c <_svfprintf_r+0x13f0>
  404a46:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404a48:	3301      	adds	r3, #1
  404a4a:	e7d4      	b.n	4049f6 <_svfprintf_r+0x139a>
  404a4c:	2301      	movs	r3, #1
  404a4e:	e73a      	b.n	4048c6 <_svfprintf_r+0x126a>
  404a50:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404a52:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404a56:	6828      	ldr	r0, [r5, #0]
  404a58:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  404a5c:	900a      	str	r0, [sp, #40]	; 0x28
  404a5e:	4628      	mov	r0, r5
  404a60:	3004      	adds	r0, #4
  404a62:	46a2      	mov	sl, r4
  404a64:	900f      	str	r0, [sp, #60]	; 0x3c
  404a66:	f7fe be51 	b.w	40370c <_svfprintf_r+0xb0>
  404a6a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404a6e:	f7ff b867 	b.w	403b40 <_svfprintf_r+0x4e4>
  404a72:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404a76:	f7ff ba15 	b.w	403ea4 <_svfprintf_r+0x848>
  404a7a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  404a7e:	e6a6      	b.n	4047ce <_svfprintf_r+0x1172>
  404a80:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404a84:	f7ff b8eb 	b.w	403c5e <_svfprintf_r+0x602>
  404a88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404a8a:	230c      	movs	r3, #12
  404a8c:	6013      	str	r3, [r2, #0]
  404a8e:	f04f 33ff 	mov.w	r3, #4294967295
  404a92:	9309      	str	r3, [sp, #36]	; 0x24
  404a94:	f7fe bebd 	b.w	403812 <_svfprintf_r+0x1b6>
  404a98:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404a9c:	f7ff b99a 	b.w	403dd4 <_svfprintf_r+0x778>
  404aa0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404aa4:	f7ff b976 	b.w	403d94 <_svfprintf_r+0x738>
  404aa8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404aac:	f7ff b959 	b.w	403d62 <_svfprintf_r+0x706>
  404ab0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404ab4:	f7ff b912 	b.w	403cdc <_svfprintf_r+0x680>

00404ab8 <__sprint_r.part.0>:
  404ab8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404abc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404abe:	049c      	lsls	r4, r3, #18
  404ac0:	4693      	mov	fp, r2
  404ac2:	d52f      	bpl.n	404b24 <__sprint_r.part.0+0x6c>
  404ac4:	6893      	ldr	r3, [r2, #8]
  404ac6:	6812      	ldr	r2, [r2, #0]
  404ac8:	b353      	cbz	r3, 404b20 <__sprint_r.part.0+0x68>
  404aca:	460e      	mov	r6, r1
  404acc:	4607      	mov	r7, r0
  404ace:	f102 0908 	add.w	r9, r2, #8
  404ad2:	e919 0420 	ldmdb	r9, {r5, sl}
  404ad6:	ea5f 089a 	movs.w	r8, sl, lsr #2
  404ada:	d017      	beq.n	404b0c <__sprint_r.part.0+0x54>
  404adc:	3d04      	subs	r5, #4
  404ade:	2400      	movs	r4, #0
  404ae0:	e001      	b.n	404ae6 <__sprint_r.part.0+0x2e>
  404ae2:	45a0      	cmp	r8, r4
  404ae4:	d010      	beq.n	404b08 <__sprint_r.part.0+0x50>
  404ae6:	4632      	mov	r2, r6
  404ae8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404aec:	4638      	mov	r0, r7
  404aee:	f002 f87b 	bl	406be8 <_fputwc_r>
  404af2:	1c43      	adds	r3, r0, #1
  404af4:	f104 0401 	add.w	r4, r4, #1
  404af8:	d1f3      	bne.n	404ae2 <__sprint_r.part.0+0x2a>
  404afa:	2300      	movs	r3, #0
  404afc:	f8cb 3008 	str.w	r3, [fp, #8]
  404b00:	f8cb 3004 	str.w	r3, [fp, #4]
  404b04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b08:	f8db 3008 	ldr.w	r3, [fp, #8]
  404b0c:	f02a 0a03 	bic.w	sl, sl, #3
  404b10:	eba3 030a 	sub.w	r3, r3, sl
  404b14:	f8cb 3008 	str.w	r3, [fp, #8]
  404b18:	f109 0908 	add.w	r9, r9, #8
  404b1c:	2b00      	cmp	r3, #0
  404b1e:	d1d8      	bne.n	404ad2 <__sprint_r.part.0+0x1a>
  404b20:	2000      	movs	r0, #0
  404b22:	e7ea      	b.n	404afa <__sprint_r.part.0+0x42>
  404b24:	f002 f9ca 	bl	406ebc <__sfvwrite_r>
  404b28:	2300      	movs	r3, #0
  404b2a:	f8cb 3008 	str.w	r3, [fp, #8]
  404b2e:	f8cb 3004 	str.w	r3, [fp, #4]
  404b32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b36:	bf00      	nop

00404b38 <_vfiprintf_r>:
  404b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b3c:	b0ad      	sub	sp, #180	; 0xb4
  404b3e:	461d      	mov	r5, r3
  404b40:	468b      	mov	fp, r1
  404b42:	4690      	mov	r8, r2
  404b44:	9307      	str	r3, [sp, #28]
  404b46:	9006      	str	r0, [sp, #24]
  404b48:	b118      	cbz	r0, 404b52 <_vfiprintf_r+0x1a>
  404b4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404b4c:	2b00      	cmp	r3, #0
  404b4e:	f000 80f3 	beq.w	404d38 <_vfiprintf_r+0x200>
  404b52:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404b56:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  404b5a:	07df      	lsls	r7, r3, #31
  404b5c:	b281      	uxth	r1, r0
  404b5e:	d402      	bmi.n	404b66 <_vfiprintf_r+0x2e>
  404b60:	058e      	lsls	r6, r1, #22
  404b62:	f140 80fc 	bpl.w	404d5e <_vfiprintf_r+0x226>
  404b66:	048c      	lsls	r4, r1, #18
  404b68:	d40a      	bmi.n	404b80 <_vfiprintf_r+0x48>
  404b6a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404b6e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404b72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404b76:	f8ab 100c 	strh.w	r1, [fp, #12]
  404b7a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  404b7e:	b289      	uxth	r1, r1
  404b80:	0708      	lsls	r0, r1, #28
  404b82:	f140 80b3 	bpl.w	404cec <_vfiprintf_r+0x1b4>
  404b86:	f8db 3010 	ldr.w	r3, [fp, #16]
  404b8a:	2b00      	cmp	r3, #0
  404b8c:	f000 80ae 	beq.w	404cec <_vfiprintf_r+0x1b4>
  404b90:	f001 031a 	and.w	r3, r1, #26
  404b94:	2b0a      	cmp	r3, #10
  404b96:	f000 80b5 	beq.w	404d04 <_vfiprintf_r+0x1cc>
  404b9a:	2300      	movs	r3, #0
  404b9c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404ba0:	930b      	str	r3, [sp, #44]	; 0x2c
  404ba2:	9311      	str	r3, [sp, #68]	; 0x44
  404ba4:	9310      	str	r3, [sp, #64]	; 0x40
  404ba6:	9303      	str	r3, [sp, #12]
  404ba8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  404bac:	46ca      	mov	sl, r9
  404bae:	f8cd b010 	str.w	fp, [sp, #16]
  404bb2:	f898 3000 	ldrb.w	r3, [r8]
  404bb6:	4644      	mov	r4, r8
  404bb8:	b1fb      	cbz	r3, 404bfa <_vfiprintf_r+0xc2>
  404bba:	2b25      	cmp	r3, #37	; 0x25
  404bbc:	d102      	bne.n	404bc4 <_vfiprintf_r+0x8c>
  404bbe:	e01c      	b.n	404bfa <_vfiprintf_r+0xc2>
  404bc0:	2b25      	cmp	r3, #37	; 0x25
  404bc2:	d003      	beq.n	404bcc <_vfiprintf_r+0x94>
  404bc4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404bc8:	2b00      	cmp	r3, #0
  404bca:	d1f9      	bne.n	404bc0 <_vfiprintf_r+0x88>
  404bcc:	eba4 0508 	sub.w	r5, r4, r8
  404bd0:	b19d      	cbz	r5, 404bfa <_vfiprintf_r+0xc2>
  404bd2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404bd4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404bd6:	f8ca 8000 	str.w	r8, [sl]
  404bda:	3301      	adds	r3, #1
  404bdc:	442a      	add	r2, r5
  404bde:	2b07      	cmp	r3, #7
  404be0:	f8ca 5004 	str.w	r5, [sl, #4]
  404be4:	9211      	str	r2, [sp, #68]	; 0x44
  404be6:	9310      	str	r3, [sp, #64]	; 0x40
  404be8:	dd7a      	ble.n	404ce0 <_vfiprintf_r+0x1a8>
  404bea:	2a00      	cmp	r2, #0
  404bec:	f040 84b0 	bne.w	405550 <_vfiprintf_r+0xa18>
  404bf0:	9b03      	ldr	r3, [sp, #12]
  404bf2:	9210      	str	r2, [sp, #64]	; 0x40
  404bf4:	442b      	add	r3, r5
  404bf6:	46ca      	mov	sl, r9
  404bf8:	9303      	str	r3, [sp, #12]
  404bfa:	7823      	ldrb	r3, [r4, #0]
  404bfc:	2b00      	cmp	r3, #0
  404bfe:	f000 83e0 	beq.w	4053c2 <_vfiprintf_r+0x88a>
  404c02:	2000      	movs	r0, #0
  404c04:	f04f 0300 	mov.w	r3, #0
  404c08:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  404c0c:	f104 0801 	add.w	r8, r4, #1
  404c10:	7862      	ldrb	r2, [r4, #1]
  404c12:	4605      	mov	r5, r0
  404c14:	4606      	mov	r6, r0
  404c16:	4603      	mov	r3, r0
  404c18:	f04f 34ff 	mov.w	r4, #4294967295
  404c1c:	f108 0801 	add.w	r8, r8, #1
  404c20:	f1a2 0120 	sub.w	r1, r2, #32
  404c24:	2958      	cmp	r1, #88	; 0x58
  404c26:	f200 82de 	bhi.w	4051e6 <_vfiprintf_r+0x6ae>
  404c2a:	e8df f011 	tbh	[pc, r1, lsl #1]
  404c2e:	0221      	.short	0x0221
  404c30:	02dc02dc 	.word	0x02dc02dc
  404c34:	02dc0229 	.word	0x02dc0229
  404c38:	02dc02dc 	.word	0x02dc02dc
  404c3c:	02dc02dc 	.word	0x02dc02dc
  404c40:	028902dc 	.word	0x028902dc
  404c44:	02dc0295 	.word	0x02dc0295
  404c48:	02bd00a2 	.word	0x02bd00a2
  404c4c:	019f02dc 	.word	0x019f02dc
  404c50:	01a401a4 	.word	0x01a401a4
  404c54:	01a401a4 	.word	0x01a401a4
  404c58:	01a401a4 	.word	0x01a401a4
  404c5c:	01a401a4 	.word	0x01a401a4
  404c60:	02dc01a4 	.word	0x02dc01a4
  404c64:	02dc02dc 	.word	0x02dc02dc
  404c68:	02dc02dc 	.word	0x02dc02dc
  404c6c:	02dc02dc 	.word	0x02dc02dc
  404c70:	02dc02dc 	.word	0x02dc02dc
  404c74:	01b202dc 	.word	0x01b202dc
  404c78:	02dc02dc 	.word	0x02dc02dc
  404c7c:	02dc02dc 	.word	0x02dc02dc
  404c80:	02dc02dc 	.word	0x02dc02dc
  404c84:	02dc02dc 	.word	0x02dc02dc
  404c88:	02dc02dc 	.word	0x02dc02dc
  404c8c:	02dc0197 	.word	0x02dc0197
  404c90:	02dc02dc 	.word	0x02dc02dc
  404c94:	02dc02dc 	.word	0x02dc02dc
  404c98:	02dc019b 	.word	0x02dc019b
  404c9c:	025302dc 	.word	0x025302dc
  404ca0:	02dc02dc 	.word	0x02dc02dc
  404ca4:	02dc02dc 	.word	0x02dc02dc
  404ca8:	02dc02dc 	.word	0x02dc02dc
  404cac:	02dc02dc 	.word	0x02dc02dc
  404cb0:	02dc02dc 	.word	0x02dc02dc
  404cb4:	021b025a 	.word	0x021b025a
  404cb8:	02dc02dc 	.word	0x02dc02dc
  404cbc:	026e02dc 	.word	0x026e02dc
  404cc0:	02dc021b 	.word	0x02dc021b
  404cc4:	027302dc 	.word	0x027302dc
  404cc8:	01f502dc 	.word	0x01f502dc
  404ccc:	02090182 	.word	0x02090182
  404cd0:	02dc02d7 	.word	0x02dc02d7
  404cd4:	02dc029a 	.word	0x02dc029a
  404cd8:	02dc00a7 	.word	0x02dc00a7
  404cdc:	022e02dc 	.word	0x022e02dc
  404ce0:	f10a 0a08 	add.w	sl, sl, #8
  404ce4:	9b03      	ldr	r3, [sp, #12]
  404ce6:	442b      	add	r3, r5
  404ce8:	9303      	str	r3, [sp, #12]
  404cea:	e786      	b.n	404bfa <_vfiprintf_r+0xc2>
  404cec:	4659      	mov	r1, fp
  404cee:	9806      	ldr	r0, [sp, #24]
  404cf0:	f000 fdac 	bl	40584c <__swsetup_r>
  404cf4:	bb18      	cbnz	r0, 404d3e <_vfiprintf_r+0x206>
  404cf6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  404cfa:	f001 031a 	and.w	r3, r1, #26
  404cfe:	2b0a      	cmp	r3, #10
  404d00:	f47f af4b 	bne.w	404b9a <_vfiprintf_r+0x62>
  404d04:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  404d08:	2b00      	cmp	r3, #0
  404d0a:	f6ff af46 	blt.w	404b9a <_vfiprintf_r+0x62>
  404d0e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404d12:	07db      	lsls	r3, r3, #31
  404d14:	d405      	bmi.n	404d22 <_vfiprintf_r+0x1ea>
  404d16:	058f      	lsls	r7, r1, #22
  404d18:	d403      	bmi.n	404d22 <_vfiprintf_r+0x1ea>
  404d1a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404d1e:	f002 fa91 	bl	407244 <__retarget_lock_release_recursive>
  404d22:	462b      	mov	r3, r5
  404d24:	4642      	mov	r2, r8
  404d26:	4659      	mov	r1, fp
  404d28:	9806      	ldr	r0, [sp, #24]
  404d2a:	f000 fd4d 	bl	4057c8 <__sbprintf>
  404d2e:	9003      	str	r0, [sp, #12]
  404d30:	9803      	ldr	r0, [sp, #12]
  404d32:	b02d      	add	sp, #180	; 0xb4
  404d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d38:	f001 feb4 	bl	406aa4 <__sinit>
  404d3c:	e709      	b.n	404b52 <_vfiprintf_r+0x1a>
  404d3e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404d42:	07d9      	lsls	r1, r3, #31
  404d44:	d404      	bmi.n	404d50 <_vfiprintf_r+0x218>
  404d46:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404d4a:	059a      	lsls	r2, r3, #22
  404d4c:	f140 84aa 	bpl.w	4056a4 <_vfiprintf_r+0xb6c>
  404d50:	f04f 33ff 	mov.w	r3, #4294967295
  404d54:	9303      	str	r3, [sp, #12]
  404d56:	9803      	ldr	r0, [sp, #12]
  404d58:	b02d      	add	sp, #180	; 0xb4
  404d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d5e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404d62:	f002 fa6d 	bl	407240 <__retarget_lock_acquire_recursive>
  404d66:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  404d6a:	b281      	uxth	r1, r0
  404d6c:	e6fb      	b.n	404b66 <_vfiprintf_r+0x2e>
  404d6e:	4276      	negs	r6, r6
  404d70:	9207      	str	r2, [sp, #28]
  404d72:	f043 0304 	orr.w	r3, r3, #4
  404d76:	f898 2000 	ldrb.w	r2, [r8]
  404d7a:	e74f      	b.n	404c1c <_vfiprintf_r+0xe4>
  404d7c:	9608      	str	r6, [sp, #32]
  404d7e:	069e      	lsls	r6, r3, #26
  404d80:	f100 8450 	bmi.w	405624 <_vfiprintf_r+0xaec>
  404d84:	9907      	ldr	r1, [sp, #28]
  404d86:	06dd      	lsls	r5, r3, #27
  404d88:	460a      	mov	r2, r1
  404d8a:	f100 83ef 	bmi.w	40556c <_vfiprintf_r+0xa34>
  404d8e:	0658      	lsls	r0, r3, #25
  404d90:	f140 83ec 	bpl.w	40556c <_vfiprintf_r+0xa34>
  404d94:	880e      	ldrh	r6, [r1, #0]
  404d96:	3104      	adds	r1, #4
  404d98:	2700      	movs	r7, #0
  404d9a:	2201      	movs	r2, #1
  404d9c:	9107      	str	r1, [sp, #28]
  404d9e:	f04f 0100 	mov.w	r1, #0
  404da2:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  404da6:	2500      	movs	r5, #0
  404da8:	1c61      	adds	r1, r4, #1
  404daa:	f000 8116 	beq.w	404fda <_vfiprintf_r+0x4a2>
  404dae:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404db2:	9102      	str	r1, [sp, #8]
  404db4:	ea56 0107 	orrs.w	r1, r6, r7
  404db8:	f040 8114 	bne.w	404fe4 <_vfiprintf_r+0x4ac>
  404dbc:	2c00      	cmp	r4, #0
  404dbe:	f040 835c 	bne.w	40547a <_vfiprintf_r+0x942>
  404dc2:	2a00      	cmp	r2, #0
  404dc4:	f040 83b7 	bne.w	405536 <_vfiprintf_r+0x9fe>
  404dc8:	f013 0301 	ands.w	r3, r3, #1
  404dcc:	9305      	str	r3, [sp, #20]
  404dce:	f000 8457 	beq.w	405680 <_vfiprintf_r+0xb48>
  404dd2:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404dd6:	2330      	movs	r3, #48	; 0x30
  404dd8:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  404ddc:	9b05      	ldr	r3, [sp, #20]
  404dde:	42a3      	cmp	r3, r4
  404de0:	bfb8      	it	lt
  404de2:	4623      	movlt	r3, r4
  404de4:	9301      	str	r3, [sp, #4]
  404de6:	b10d      	cbz	r5, 404dec <_vfiprintf_r+0x2b4>
  404de8:	3301      	adds	r3, #1
  404dea:	9301      	str	r3, [sp, #4]
  404dec:	9b02      	ldr	r3, [sp, #8]
  404dee:	f013 0302 	ands.w	r3, r3, #2
  404df2:	9309      	str	r3, [sp, #36]	; 0x24
  404df4:	d002      	beq.n	404dfc <_vfiprintf_r+0x2c4>
  404df6:	9b01      	ldr	r3, [sp, #4]
  404df8:	3302      	adds	r3, #2
  404dfa:	9301      	str	r3, [sp, #4]
  404dfc:	9b02      	ldr	r3, [sp, #8]
  404dfe:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  404e02:	930a      	str	r3, [sp, #40]	; 0x28
  404e04:	f040 8217 	bne.w	405236 <_vfiprintf_r+0x6fe>
  404e08:	9b08      	ldr	r3, [sp, #32]
  404e0a:	9a01      	ldr	r2, [sp, #4]
  404e0c:	1a9d      	subs	r5, r3, r2
  404e0e:	2d00      	cmp	r5, #0
  404e10:	f340 8211 	ble.w	405236 <_vfiprintf_r+0x6fe>
  404e14:	2d10      	cmp	r5, #16
  404e16:	f340 8490 	ble.w	40573a <_vfiprintf_r+0xc02>
  404e1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404e1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e1e:	4ec4      	ldr	r6, [pc, #784]	; (405130 <_vfiprintf_r+0x5f8>)
  404e20:	46d6      	mov	lr, sl
  404e22:	2710      	movs	r7, #16
  404e24:	46a2      	mov	sl, r4
  404e26:	4619      	mov	r1, r3
  404e28:	9c06      	ldr	r4, [sp, #24]
  404e2a:	e007      	b.n	404e3c <_vfiprintf_r+0x304>
  404e2c:	f101 0c02 	add.w	ip, r1, #2
  404e30:	f10e 0e08 	add.w	lr, lr, #8
  404e34:	4601      	mov	r1, r0
  404e36:	3d10      	subs	r5, #16
  404e38:	2d10      	cmp	r5, #16
  404e3a:	dd11      	ble.n	404e60 <_vfiprintf_r+0x328>
  404e3c:	1c48      	adds	r0, r1, #1
  404e3e:	3210      	adds	r2, #16
  404e40:	2807      	cmp	r0, #7
  404e42:	9211      	str	r2, [sp, #68]	; 0x44
  404e44:	e88e 00c0 	stmia.w	lr, {r6, r7}
  404e48:	9010      	str	r0, [sp, #64]	; 0x40
  404e4a:	ddef      	ble.n	404e2c <_vfiprintf_r+0x2f4>
  404e4c:	2a00      	cmp	r2, #0
  404e4e:	f040 81e4 	bne.w	40521a <_vfiprintf_r+0x6e2>
  404e52:	3d10      	subs	r5, #16
  404e54:	2d10      	cmp	r5, #16
  404e56:	4611      	mov	r1, r2
  404e58:	f04f 0c01 	mov.w	ip, #1
  404e5c:	46ce      	mov	lr, r9
  404e5e:	dced      	bgt.n	404e3c <_vfiprintf_r+0x304>
  404e60:	4654      	mov	r4, sl
  404e62:	4661      	mov	r1, ip
  404e64:	46f2      	mov	sl, lr
  404e66:	442a      	add	r2, r5
  404e68:	2907      	cmp	r1, #7
  404e6a:	9211      	str	r2, [sp, #68]	; 0x44
  404e6c:	f8ca 6000 	str.w	r6, [sl]
  404e70:	f8ca 5004 	str.w	r5, [sl, #4]
  404e74:	9110      	str	r1, [sp, #64]	; 0x40
  404e76:	f300 82ec 	bgt.w	405452 <_vfiprintf_r+0x91a>
  404e7a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404e7e:	f10a 0a08 	add.w	sl, sl, #8
  404e82:	1c48      	adds	r0, r1, #1
  404e84:	2d00      	cmp	r5, #0
  404e86:	f040 81de 	bne.w	405246 <_vfiprintf_r+0x70e>
  404e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e8c:	2b00      	cmp	r3, #0
  404e8e:	f000 81f8 	beq.w	405282 <_vfiprintf_r+0x74a>
  404e92:	3202      	adds	r2, #2
  404e94:	a90e      	add	r1, sp, #56	; 0x38
  404e96:	2302      	movs	r3, #2
  404e98:	2807      	cmp	r0, #7
  404e9a:	9211      	str	r2, [sp, #68]	; 0x44
  404e9c:	9010      	str	r0, [sp, #64]	; 0x40
  404e9e:	e88a 000a 	stmia.w	sl, {r1, r3}
  404ea2:	f340 81ea 	ble.w	40527a <_vfiprintf_r+0x742>
  404ea6:	2a00      	cmp	r2, #0
  404ea8:	f040 838c 	bne.w	4055c4 <_vfiprintf_r+0xa8c>
  404eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404eae:	2b80      	cmp	r3, #128	; 0x80
  404eb0:	f04f 0001 	mov.w	r0, #1
  404eb4:	4611      	mov	r1, r2
  404eb6:	46ca      	mov	sl, r9
  404eb8:	f040 81e7 	bne.w	40528a <_vfiprintf_r+0x752>
  404ebc:	9b08      	ldr	r3, [sp, #32]
  404ebe:	9d01      	ldr	r5, [sp, #4]
  404ec0:	1b5e      	subs	r6, r3, r5
  404ec2:	2e00      	cmp	r6, #0
  404ec4:	f340 81e1 	ble.w	40528a <_vfiprintf_r+0x752>
  404ec8:	2e10      	cmp	r6, #16
  404eca:	4d9a      	ldr	r5, [pc, #616]	; (405134 <_vfiprintf_r+0x5fc>)
  404ecc:	f340 8450 	ble.w	405770 <_vfiprintf_r+0xc38>
  404ed0:	46d4      	mov	ip, sl
  404ed2:	2710      	movs	r7, #16
  404ed4:	46a2      	mov	sl, r4
  404ed6:	9c06      	ldr	r4, [sp, #24]
  404ed8:	e007      	b.n	404eea <_vfiprintf_r+0x3b2>
  404eda:	f101 0e02 	add.w	lr, r1, #2
  404ede:	f10c 0c08 	add.w	ip, ip, #8
  404ee2:	4601      	mov	r1, r0
  404ee4:	3e10      	subs	r6, #16
  404ee6:	2e10      	cmp	r6, #16
  404ee8:	dd11      	ble.n	404f0e <_vfiprintf_r+0x3d6>
  404eea:	1c48      	adds	r0, r1, #1
  404eec:	3210      	adds	r2, #16
  404eee:	2807      	cmp	r0, #7
  404ef0:	9211      	str	r2, [sp, #68]	; 0x44
  404ef2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  404ef6:	9010      	str	r0, [sp, #64]	; 0x40
  404ef8:	ddef      	ble.n	404eda <_vfiprintf_r+0x3a2>
  404efa:	2a00      	cmp	r2, #0
  404efc:	f040 829d 	bne.w	40543a <_vfiprintf_r+0x902>
  404f00:	3e10      	subs	r6, #16
  404f02:	2e10      	cmp	r6, #16
  404f04:	f04f 0e01 	mov.w	lr, #1
  404f08:	4611      	mov	r1, r2
  404f0a:	46cc      	mov	ip, r9
  404f0c:	dced      	bgt.n	404eea <_vfiprintf_r+0x3b2>
  404f0e:	4654      	mov	r4, sl
  404f10:	46e2      	mov	sl, ip
  404f12:	4432      	add	r2, r6
  404f14:	f1be 0f07 	cmp.w	lr, #7
  404f18:	9211      	str	r2, [sp, #68]	; 0x44
  404f1a:	e88a 0060 	stmia.w	sl, {r5, r6}
  404f1e:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404f22:	f300 8369 	bgt.w	4055f8 <_vfiprintf_r+0xac0>
  404f26:	f10a 0a08 	add.w	sl, sl, #8
  404f2a:	f10e 0001 	add.w	r0, lr, #1
  404f2e:	4671      	mov	r1, lr
  404f30:	e1ab      	b.n	40528a <_vfiprintf_r+0x752>
  404f32:	9608      	str	r6, [sp, #32]
  404f34:	f013 0220 	ands.w	r2, r3, #32
  404f38:	f040 838c 	bne.w	405654 <_vfiprintf_r+0xb1c>
  404f3c:	f013 0110 	ands.w	r1, r3, #16
  404f40:	f040 831a 	bne.w	405578 <_vfiprintf_r+0xa40>
  404f44:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  404f48:	f000 8316 	beq.w	405578 <_vfiprintf_r+0xa40>
  404f4c:	9807      	ldr	r0, [sp, #28]
  404f4e:	460a      	mov	r2, r1
  404f50:	4601      	mov	r1, r0
  404f52:	3104      	adds	r1, #4
  404f54:	8806      	ldrh	r6, [r0, #0]
  404f56:	9107      	str	r1, [sp, #28]
  404f58:	2700      	movs	r7, #0
  404f5a:	e720      	b.n	404d9e <_vfiprintf_r+0x266>
  404f5c:	9608      	str	r6, [sp, #32]
  404f5e:	f043 0310 	orr.w	r3, r3, #16
  404f62:	e7e7      	b.n	404f34 <_vfiprintf_r+0x3fc>
  404f64:	9608      	str	r6, [sp, #32]
  404f66:	f043 0310 	orr.w	r3, r3, #16
  404f6a:	e708      	b.n	404d7e <_vfiprintf_r+0x246>
  404f6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404f70:	f898 2000 	ldrb.w	r2, [r8]
  404f74:	e652      	b.n	404c1c <_vfiprintf_r+0xe4>
  404f76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404f7a:	2600      	movs	r6, #0
  404f7c:	f818 2b01 	ldrb.w	r2, [r8], #1
  404f80:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404f84:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404f88:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404f8c:	2909      	cmp	r1, #9
  404f8e:	d9f5      	bls.n	404f7c <_vfiprintf_r+0x444>
  404f90:	e646      	b.n	404c20 <_vfiprintf_r+0xe8>
  404f92:	9608      	str	r6, [sp, #32]
  404f94:	2800      	cmp	r0, #0
  404f96:	f040 8408 	bne.w	4057aa <_vfiprintf_r+0xc72>
  404f9a:	f043 0310 	orr.w	r3, r3, #16
  404f9e:	069e      	lsls	r6, r3, #26
  404fa0:	f100 834c 	bmi.w	40563c <_vfiprintf_r+0xb04>
  404fa4:	06dd      	lsls	r5, r3, #27
  404fa6:	f100 82f3 	bmi.w	405590 <_vfiprintf_r+0xa58>
  404faa:	0658      	lsls	r0, r3, #25
  404fac:	f140 82f0 	bpl.w	405590 <_vfiprintf_r+0xa58>
  404fb0:	9d07      	ldr	r5, [sp, #28]
  404fb2:	f9b5 6000 	ldrsh.w	r6, [r5]
  404fb6:	462a      	mov	r2, r5
  404fb8:	17f7      	asrs	r7, r6, #31
  404fba:	3204      	adds	r2, #4
  404fbc:	4630      	mov	r0, r6
  404fbe:	4639      	mov	r1, r7
  404fc0:	9207      	str	r2, [sp, #28]
  404fc2:	2800      	cmp	r0, #0
  404fc4:	f171 0200 	sbcs.w	r2, r1, #0
  404fc8:	f2c0 835d 	blt.w	405686 <_vfiprintf_r+0xb4e>
  404fcc:	1c61      	adds	r1, r4, #1
  404fce:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404fd2:	f04f 0201 	mov.w	r2, #1
  404fd6:	f47f aeea 	bne.w	404dae <_vfiprintf_r+0x276>
  404fda:	ea56 0107 	orrs.w	r1, r6, r7
  404fde:	f000 824d 	beq.w	40547c <_vfiprintf_r+0x944>
  404fe2:	9302      	str	r3, [sp, #8]
  404fe4:	2a01      	cmp	r2, #1
  404fe6:	f000 828c 	beq.w	405502 <_vfiprintf_r+0x9ca>
  404fea:	2a02      	cmp	r2, #2
  404fec:	f040 825c 	bne.w	4054a8 <_vfiprintf_r+0x970>
  404ff0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404ff2:	46cb      	mov	fp, r9
  404ff4:	0933      	lsrs	r3, r6, #4
  404ff6:	f006 010f 	and.w	r1, r6, #15
  404ffa:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404ffe:	093a      	lsrs	r2, r7, #4
  405000:	461e      	mov	r6, r3
  405002:	4617      	mov	r7, r2
  405004:	5c43      	ldrb	r3, [r0, r1]
  405006:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40500a:	ea56 0307 	orrs.w	r3, r6, r7
  40500e:	d1f1      	bne.n	404ff4 <_vfiprintf_r+0x4bc>
  405010:	eba9 030b 	sub.w	r3, r9, fp
  405014:	9305      	str	r3, [sp, #20]
  405016:	e6e1      	b.n	404ddc <_vfiprintf_r+0x2a4>
  405018:	2800      	cmp	r0, #0
  40501a:	f040 83c0 	bne.w	40579e <_vfiprintf_r+0xc66>
  40501e:	0699      	lsls	r1, r3, #26
  405020:	f100 8367 	bmi.w	4056f2 <_vfiprintf_r+0xbba>
  405024:	06da      	lsls	r2, r3, #27
  405026:	f100 80f1 	bmi.w	40520c <_vfiprintf_r+0x6d4>
  40502a:	065b      	lsls	r3, r3, #25
  40502c:	f140 80ee 	bpl.w	40520c <_vfiprintf_r+0x6d4>
  405030:	9a07      	ldr	r2, [sp, #28]
  405032:	6813      	ldr	r3, [r2, #0]
  405034:	3204      	adds	r2, #4
  405036:	9207      	str	r2, [sp, #28]
  405038:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  40503c:	801a      	strh	r2, [r3, #0]
  40503e:	e5b8      	b.n	404bb2 <_vfiprintf_r+0x7a>
  405040:	9807      	ldr	r0, [sp, #28]
  405042:	4a3d      	ldr	r2, [pc, #244]	; (405138 <_vfiprintf_r+0x600>)
  405044:	9608      	str	r6, [sp, #32]
  405046:	920b      	str	r2, [sp, #44]	; 0x2c
  405048:	6806      	ldr	r6, [r0, #0]
  40504a:	2278      	movs	r2, #120	; 0x78
  40504c:	2130      	movs	r1, #48	; 0x30
  40504e:	3004      	adds	r0, #4
  405050:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405054:	f043 0302 	orr.w	r3, r3, #2
  405058:	9007      	str	r0, [sp, #28]
  40505a:	2700      	movs	r7, #0
  40505c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405060:	2202      	movs	r2, #2
  405062:	e69c      	b.n	404d9e <_vfiprintf_r+0x266>
  405064:	9608      	str	r6, [sp, #32]
  405066:	2800      	cmp	r0, #0
  405068:	d099      	beq.n	404f9e <_vfiprintf_r+0x466>
  40506a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40506e:	e796      	b.n	404f9e <_vfiprintf_r+0x466>
  405070:	f898 2000 	ldrb.w	r2, [r8]
  405074:	2d00      	cmp	r5, #0
  405076:	f47f add1 	bne.w	404c1c <_vfiprintf_r+0xe4>
  40507a:	2001      	movs	r0, #1
  40507c:	2520      	movs	r5, #32
  40507e:	e5cd      	b.n	404c1c <_vfiprintf_r+0xe4>
  405080:	f043 0301 	orr.w	r3, r3, #1
  405084:	f898 2000 	ldrb.w	r2, [r8]
  405088:	e5c8      	b.n	404c1c <_vfiprintf_r+0xe4>
  40508a:	9608      	str	r6, [sp, #32]
  40508c:	2800      	cmp	r0, #0
  40508e:	f040 8393 	bne.w	4057b8 <_vfiprintf_r+0xc80>
  405092:	4929      	ldr	r1, [pc, #164]	; (405138 <_vfiprintf_r+0x600>)
  405094:	910b      	str	r1, [sp, #44]	; 0x2c
  405096:	069f      	lsls	r7, r3, #26
  405098:	f100 82e8 	bmi.w	40566c <_vfiprintf_r+0xb34>
  40509c:	9807      	ldr	r0, [sp, #28]
  40509e:	06de      	lsls	r6, r3, #27
  4050a0:	4601      	mov	r1, r0
  4050a2:	f100 8270 	bmi.w	405586 <_vfiprintf_r+0xa4e>
  4050a6:	065d      	lsls	r5, r3, #25
  4050a8:	f140 826d 	bpl.w	405586 <_vfiprintf_r+0xa4e>
  4050ac:	3104      	adds	r1, #4
  4050ae:	8806      	ldrh	r6, [r0, #0]
  4050b0:	9107      	str	r1, [sp, #28]
  4050b2:	2700      	movs	r7, #0
  4050b4:	07d8      	lsls	r0, r3, #31
  4050b6:	f140 8222 	bpl.w	4054fe <_vfiprintf_r+0x9c6>
  4050ba:	ea56 0107 	orrs.w	r1, r6, r7
  4050be:	f000 821e 	beq.w	4054fe <_vfiprintf_r+0x9c6>
  4050c2:	2130      	movs	r1, #48	; 0x30
  4050c4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4050c8:	f043 0302 	orr.w	r3, r3, #2
  4050cc:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4050d0:	2202      	movs	r2, #2
  4050d2:	e664      	b.n	404d9e <_vfiprintf_r+0x266>
  4050d4:	9608      	str	r6, [sp, #32]
  4050d6:	2800      	cmp	r0, #0
  4050d8:	f040 836b 	bne.w	4057b2 <_vfiprintf_r+0xc7a>
  4050dc:	4917      	ldr	r1, [pc, #92]	; (40513c <_vfiprintf_r+0x604>)
  4050de:	910b      	str	r1, [sp, #44]	; 0x2c
  4050e0:	e7d9      	b.n	405096 <_vfiprintf_r+0x55e>
  4050e2:	9907      	ldr	r1, [sp, #28]
  4050e4:	9608      	str	r6, [sp, #32]
  4050e6:	680a      	ldr	r2, [r1, #0]
  4050e8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4050ec:	f04f 0000 	mov.w	r0, #0
  4050f0:	460a      	mov	r2, r1
  4050f2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4050f6:	3204      	adds	r2, #4
  4050f8:	2001      	movs	r0, #1
  4050fa:	9001      	str	r0, [sp, #4]
  4050fc:	9207      	str	r2, [sp, #28]
  4050fe:	9005      	str	r0, [sp, #20]
  405100:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  405104:	9302      	str	r3, [sp, #8]
  405106:	2400      	movs	r4, #0
  405108:	e670      	b.n	404dec <_vfiprintf_r+0x2b4>
  40510a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40510e:	f898 2000 	ldrb.w	r2, [r8]
  405112:	e583      	b.n	404c1c <_vfiprintf_r+0xe4>
  405114:	f898 2000 	ldrb.w	r2, [r8]
  405118:	2a6c      	cmp	r2, #108	; 0x6c
  40511a:	bf03      	ittte	eq
  40511c:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  405120:	f043 0320 	orreq.w	r3, r3, #32
  405124:	f108 0801 	addeq.w	r8, r8, #1
  405128:	f043 0310 	orrne.w	r3, r3, #16
  40512c:	e576      	b.n	404c1c <_vfiprintf_r+0xe4>
  40512e:	bf00      	nop
  405130:	0040978c 	.word	0x0040978c
  405134:	0040979c 	.word	0x0040979c
  405138:	0040974c 	.word	0x0040974c
  40513c:	00409738 	.word	0x00409738
  405140:	9907      	ldr	r1, [sp, #28]
  405142:	680e      	ldr	r6, [r1, #0]
  405144:	460a      	mov	r2, r1
  405146:	2e00      	cmp	r6, #0
  405148:	f102 0204 	add.w	r2, r2, #4
  40514c:	f6ff ae0f 	blt.w	404d6e <_vfiprintf_r+0x236>
  405150:	9207      	str	r2, [sp, #28]
  405152:	f898 2000 	ldrb.w	r2, [r8]
  405156:	e561      	b.n	404c1c <_vfiprintf_r+0xe4>
  405158:	f898 2000 	ldrb.w	r2, [r8]
  40515c:	2001      	movs	r0, #1
  40515e:	252b      	movs	r5, #43	; 0x2b
  405160:	e55c      	b.n	404c1c <_vfiprintf_r+0xe4>
  405162:	9907      	ldr	r1, [sp, #28]
  405164:	9608      	str	r6, [sp, #32]
  405166:	f8d1 b000 	ldr.w	fp, [r1]
  40516a:	f04f 0200 	mov.w	r2, #0
  40516e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405172:	1d0e      	adds	r6, r1, #4
  405174:	f1bb 0f00 	cmp.w	fp, #0
  405178:	f000 82e5 	beq.w	405746 <_vfiprintf_r+0xc0e>
  40517c:	1c67      	adds	r7, r4, #1
  40517e:	f000 82c4 	beq.w	40570a <_vfiprintf_r+0xbd2>
  405182:	4622      	mov	r2, r4
  405184:	2100      	movs	r1, #0
  405186:	4658      	mov	r0, fp
  405188:	9301      	str	r3, [sp, #4]
  40518a:	f002 fba9 	bl	4078e0 <memchr>
  40518e:	9b01      	ldr	r3, [sp, #4]
  405190:	2800      	cmp	r0, #0
  405192:	f000 82e5 	beq.w	405760 <_vfiprintf_r+0xc28>
  405196:	eba0 020b 	sub.w	r2, r0, fp
  40519a:	9205      	str	r2, [sp, #20]
  40519c:	9607      	str	r6, [sp, #28]
  40519e:	9302      	str	r3, [sp, #8]
  4051a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4051a4:	2400      	movs	r4, #0
  4051a6:	e619      	b.n	404ddc <_vfiprintf_r+0x2a4>
  4051a8:	f898 2000 	ldrb.w	r2, [r8]
  4051ac:	2a2a      	cmp	r2, #42	; 0x2a
  4051ae:	f108 0701 	add.w	r7, r8, #1
  4051b2:	f000 82e9 	beq.w	405788 <_vfiprintf_r+0xc50>
  4051b6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4051ba:	2909      	cmp	r1, #9
  4051bc:	46b8      	mov	r8, r7
  4051be:	f04f 0400 	mov.w	r4, #0
  4051c2:	f63f ad2d 	bhi.w	404c20 <_vfiprintf_r+0xe8>
  4051c6:	f818 2b01 	ldrb.w	r2, [r8], #1
  4051ca:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4051ce:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4051d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4051d6:	2909      	cmp	r1, #9
  4051d8:	d9f5      	bls.n	4051c6 <_vfiprintf_r+0x68e>
  4051da:	e521      	b.n	404c20 <_vfiprintf_r+0xe8>
  4051dc:	f043 0320 	orr.w	r3, r3, #32
  4051e0:	f898 2000 	ldrb.w	r2, [r8]
  4051e4:	e51a      	b.n	404c1c <_vfiprintf_r+0xe4>
  4051e6:	9608      	str	r6, [sp, #32]
  4051e8:	2800      	cmp	r0, #0
  4051ea:	f040 82db 	bne.w	4057a4 <_vfiprintf_r+0xc6c>
  4051ee:	2a00      	cmp	r2, #0
  4051f0:	f000 80e7 	beq.w	4053c2 <_vfiprintf_r+0x88a>
  4051f4:	2101      	movs	r1, #1
  4051f6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4051fa:	f04f 0200 	mov.w	r2, #0
  4051fe:	9101      	str	r1, [sp, #4]
  405200:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405204:	9105      	str	r1, [sp, #20]
  405206:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40520a:	e77b      	b.n	405104 <_vfiprintf_r+0x5cc>
  40520c:	9a07      	ldr	r2, [sp, #28]
  40520e:	6813      	ldr	r3, [r2, #0]
  405210:	3204      	adds	r2, #4
  405212:	9207      	str	r2, [sp, #28]
  405214:	9a03      	ldr	r2, [sp, #12]
  405216:	601a      	str	r2, [r3, #0]
  405218:	e4cb      	b.n	404bb2 <_vfiprintf_r+0x7a>
  40521a:	aa0f      	add	r2, sp, #60	; 0x3c
  40521c:	9904      	ldr	r1, [sp, #16]
  40521e:	4620      	mov	r0, r4
  405220:	f7ff fc4a 	bl	404ab8 <__sprint_r.part.0>
  405224:	2800      	cmp	r0, #0
  405226:	f040 8139 	bne.w	40549c <_vfiprintf_r+0x964>
  40522a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40522c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40522e:	f101 0c01 	add.w	ip, r1, #1
  405232:	46ce      	mov	lr, r9
  405234:	e5ff      	b.n	404e36 <_vfiprintf_r+0x2fe>
  405236:	9910      	ldr	r1, [sp, #64]	; 0x40
  405238:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40523a:	1c48      	adds	r0, r1, #1
  40523c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405240:	2d00      	cmp	r5, #0
  405242:	f43f ae22 	beq.w	404e8a <_vfiprintf_r+0x352>
  405246:	3201      	adds	r2, #1
  405248:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  40524c:	2101      	movs	r1, #1
  40524e:	2807      	cmp	r0, #7
  405250:	9211      	str	r2, [sp, #68]	; 0x44
  405252:	9010      	str	r0, [sp, #64]	; 0x40
  405254:	f8ca 5000 	str.w	r5, [sl]
  405258:	f8ca 1004 	str.w	r1, [sl, #4]
  40525c:	f340 8108 	ble.w	405470 <_vfiprintf_r+0x938>
  405260:	2a00      	cmp	r2, #0
  405262:	f040 81bc 	bne.w	4055de <_vfiprintf_r+0xaa6>
  405266:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405268:	2b00      	cmp	r3, #0
  40526a:	f43f ae1f 	beq.w	404eac <_vfiprintf_r+0x374>
  40526e:	ab0e      	add	r3, sp, #56	; 0x38
  405270:	2202      	movs	r2, #2
  405272:	4608      	mov	r0, r1
  405274:	931c      	str	r3, [sp, #112]	; 0x70
  405276:	921d      	str	r2, [sp, #116]	; 0x74
  405278:	46ca      	mov	sl, r9
  40527a:	4601      	mov	r1, r0
  40527c:	f10a 0a08 	add.w	sl, sl, #8
  405280:	3001      	adds	r0, #1
  405282:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405284:	2b80      	cmp	r3, #128	; 0x80
  405286:	f43f ae19 	beq.w	404ebc <_vfiprintf_r+0x384>
  40528a:	9b05      	ldr	r3, [sp, #20]
  40528c:	1ae4      	subs	r4, r4, r3
  40528e:	2c00      	cmp	r4, #0
  405290:	dd2e      	ble.n	4052f0 <_vfiprintf_r+0x7b8>
  405292:	2c10      	cmp	r4, #16
  405294:	4db3      	ldr	r5, [pc, #716]	; (405564 <_vfiprintf_r+0xa2c>)
  405296:	dd1e      	ble.n	4052d6 <_vfiprintf_r+0x79e>
  405298:	46d6      	mov	lr, sl
  40529a:	2610      	movs	r6, #16
  40529c:	9f06      	ldr	r7, [sp, #24]
  40529e:	f8dd a010 	ldr.w	sl, [sp, #16]
  4052a2:	e006      	b.n	4052b2 <_vfiprintf_r+0x77a>
  4052a4:	1c88      	adds	r0, r1, #2
  4052a6:	f10e 0e08 	add.w	lr, lr, #8
  4052aa:	4619      	mov	r1, r3
  4052ac:	3c10      	subs	r4, #16
  4052ae:	2c10      	cmp	r4, #16
  4052b0:	dd10      	ble.n	4052d4 <_vfiprintf_r+0x79c>
  4052b2:	1c4b      	adds	r3, r1, #1
  4052b4:	3210      	adds	r2, #16
  4052b6:	2b07      	cmp	r3, #7
  4052b8:	9211      	str	r2, [sp, #68]	; 0x44
  4052ba:	e88e 0060 	stmia.w	lr, {r5, r6}
  4052be:	9310      	str	r3, [sp, #64]	; 0x40
  4052c0:	ddf0      	ble.n	4052a4 <_vfiprintf_r+0x76c>
  4052c2:	2a00      	cmp	r2, #0
  4052c4:	d165      	bne.n	405392 <_vfiprintf_r+0x85a>
  4052c6:	3c10      	subs	r4, #16
  4052c8:	2c10      	cmp	r4, #16
  4052ca:	f04f 0001 	mov.w	r0, #1
  4052ce:	4611      	mov	r1, r2
  4052d0:	46ce      	mov	lr, r9
  4052d2:	dcee      	bgt.n	4052b2 <_vfiprintf_r+0x77a>
  4052d4:	46f2      	mov	sl, lr
  4052d6:	4422      	add	r2, r4
  4052d8:	2807      	cmp	r0, #7
  4052da:	9211      	str	r2, [sp, #68]	; 0x44
  4052dc:	f8ca 5000 	str.w	r5, [sl]
  4052e0:	f8ca 4004 	str.w	r4, [sl, #4]
  4052e4:	9010      	str	r0, [sp, #64]	; 0x40
  4052e6:	f300 8085 	bgt.w	4053f4 <_vfiprintf_r+0x8bc>
  4052ea:	f10a 0a08 	add.w	sl, sl, #8
  4052ee:	3001      	adds	r0, #1
  4052f0:	9905      	ldr	r1, [sp, #20]
  4052f2:	f8ca b000 	str.w	fp, [sl]
  4052f6:	440a      	add	r2, r1
  4052f8:	2807      	cmp	r0, #7
  4052fa:	9211      	str	r2, [sp, #68]	; 0x44
  4052fc:	f8ca 1004 	str.w	r1, [sl, #4]
  405300:	9010      	str	r0, [sp, #64]	; 0x40
  405302:	f340 8082 	ble.w	40540a <_vfiprintf_r+0x8d2>
  405306:	2a00      	cmp	r2, #0
  405308:	f040 8118 	bne.w	40553c <_vfiprintf_r+0xa04>
  40530c:	9b02      	ldr	r3, [sp, #8]
  40530e:	9210      	str	r2, [sp, #64]	; 0x40
  405310:	0758      	lsls	r0, r3, #29
  405312:	d535      	bpl.n	405380 <_vfiprintf_r+0x848>
  405314:	9b08      	ldr	r3, [sp, #32]
  405316:	9901      	ldr	r1, [sp, #4]
  405318:	1a5c      	subs	r4, r3, r1
  40531a:	2c00      	cmp	r4, #0
  40531c:	f340 80e7 	ble.w	4054ee <_vfiprintf_r+0x9b6>
  405320:	46ca      	mov	sl, r9
  405322:	2c10      	cmp	r4, #16
  405324:	f340 8218 	ble.w	405758 <_vfiprintf_r+0xc20>
  405328:	9910      	ldr	r1, [sp, #64]	; 0x40
  40532a:	4e8f      	ldr	r6, [pc, #572]	; (405568 <_vfiprintf_r+0xa30>)
  40532c:	9f06      	ldr	r7, [sp, #24]
  40532e:	f8dd b010 	ldr.w	fp, [sp, #16]
  405332:	2510      	movs	r5, #16
  405334:	e006      	b.n	405344 <_vfiprintf_r+0x80c>
  405336:	1c88      	adds	r0, r1, #2
  405338:	f10a 0a08 	add.w	sl, sl, #8
  40533c:	4619      	mov	r1, r3
  40533e:	3c10      	subs	r4, #16
  405340:	2c10      	cmp	r4, #16
  405342:	dd11      	ble.n	405368 <_vfiprintf_r+0x830>
  405344:	1c4b      	adds	r3, r1, #1
  405346:	3210      	adds	r2, #16
  405348:	2b07      	cmp	r3, #7
  40534a:	9211      	str	r2, [sp, #68]	; 0x44
  40534c:	f8ca 6000 	str.w	r6, [sl]
  405350:	f8ca 5004 	str.w	r5, [sl, #4]
  405354:	9310      	str	r3, [sp, #64]	; 0x40
  405356:	ddee      	ble.n	405336 <_vfiprintf_r+0x7fe>
  405358:	bb42      	cbnz	r2, 4053ac <_vfiprintf_r+0x874>
  40535a:	3c10      	subs	r4, #16
  40535c:	2c10      	cmp	r4, #16
  40535e:	f04f 0001 	mov.w	r0, #1
  405362:	4611      	mov	r1, r2
  405364:	46ca      	mov	sl, r9
  405366:	dced      	bgt.n	405344 <_vfiprintf_r+0x80c>
  405368:	4422      	add	r2, r4
  40536a:	2807      	cmp	r0, #7
  40536c:	9211      	str	r2, [sp, #68]	; 0x44
  40536e:	f8ca 6000 	str.w	r6, [sl]
  405372:	f8ca 4004 	str.w	r4, [sl, #4]
  405376:	9010      	str	r0, [sp, #64]	; 0x40
  405378:	dd51      	ble.n	40541e <_vfiprintf_r+0x8e6>
  40537a:	2a00      	cmp	r2, #0
  40537c:	f040 819b 	bne.w	4056b6 <_vfiprintf_r+0xb7e>
  405380:	9b03      	ldr	r3, [sp, #12]
  405382:	9a08      	ldr	r2, [sp, #32]
  405384:	9901      	ldr	r1, [sp, #4]
  405386:	428a      	cmp	r2, r1
  405388:	bfac      	ite	ge
  40538a:	189b      	addge	r3, r3, r2
  40538c:	185b      	addlt	r3, r3, r1
  40538e:	9303      	str	r3, [sp, #12]
  405390:	e04e      	b.n	405430 <_vfiprintf_r+0x8f8>
  405392:	aa0f      	add	r2, sp, #60	; 0x3c
  405394:	4651      	mov	r1, sl
  405396:	4638      	mov	r0, r7
  405398:	f7ff fb8e 	bl	404ab8 <__sprint_r.part.0>
  40539c:	2800      	cmp	r0, #0
  40539e:	f040 813f 	bne.w	405620 <_vfiprintf_r+0xae8>
  4053a2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4053a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053a6:	1c48      	adds	r0, r1, #1
  4053a8:	46ce      	mov	lr, r9
  4053aa:	e77f      	b.n	4052ac <_vfiprintf_r+0x774>
  4053ac:	aa0f      	add	r2, sp, #60	; 0x3c
  4053ae:	4659      	mov	r1, fp
  4053b0:	4638      	mov	r0, r7
  4053b2:	f7ff fb81 	bl	404ab8 <__sprint_r.part.0>
  4053b6:	b960      	cbnz	r0, 4053d2 <_vfiprintf_r+0x89a>
  4053b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4053ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053bc:	1c48      	adds	r0, r1, #1
  4053be:	46ca      	mov	sl, r9
  4053c0:	e7bd      	b.n	40533e <_vfiprintf_r+0x806>
  4053c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4053c4:	f8dd b010 	ldr.w	fp, [sp, #16]
  4053c8:	2b00      	cmp	r3, #0
  4053ca:	f040 81d4 	bne.w	405776 <_vfiprintf_r+0xc3e>
  4053ce:	2300      	movs	r3, #0
  4053d0:	9310      	str	r3, [sp, #64]	; 0x40
  4053d2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4053d6:	f013 0f01 	tst.w	r3, #1
  4053da:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4053de:	d102      	bne.n	4053e6 <_vfiprintf_r+0x8ae>
  4053e0:	059a      	lsls	r2, r3, #22
  4053e2:	f140 80de 	bpl.w	4055a2 <_vfiprintf_r+0xa6a>
  4053e6:	065b      	lsls	r3, r3, #25
  4053e8:	f53f acb2 	bmi.w	404d50 <_vfiprintf_r+0x218>
  4053ec:	9803      	ldr	r0, [sp, #12]
  4053ee:	b02d      	add	sp, #180	; 0xb4
  4053f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053f4:	2a00      	cmp	r2, #0
  4053f6:	f040 8106 	bne.w	405606 <_vfiprintf_r+0xace>
  4053fa:	9a05      	ldr	r2, [sp, #20]
  4053fc:	921d      	str	r2, [sp, #116]	; 0x74
  4053fe:	2301      	movs	r3, #1
  405400:	9211      	str	r2, [sp, #68]	; 0x44
  405402:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  405406:	9310      	str	r3, [sp, #64]	; 0x40
  405408:	46ca      	mov	sl, r9
  40540a:	f10a 0a08 	add.w	sl, sl, #8
  40540e:	9b02      	ldr	r3, [sp, #8]
  405410:	0759      	lsls	r1, r3, #29
  405412:	d504      	bpl.n	40541e <_vfiprintf_r+0x8e6>
  405414:	9b08      	ldr	r3, [sp, #32]
  405416:	9901      	ldr	r1, [sp, #4]
  405418:	1a5c      	subs	r4, r3, r1
  40541a:	2c00      	cmp	r4, #0
  40541c:	dc81      	bgt.n	405322 <_vfiprintf_r+0x7ea>
  40541e:	9b03      	ldr	r3, [sp, #12]
  405420:	9908      	ldr	r1, [sp, #32]
  405422:	9801      	ldr	r0, [sp, #4]
  405424:	4281      	cmp	r1, r0
  405426:	bfac      	ite	ge
  405428:	185b      	addge	r3, r3, r1
  40542a:	181b      	addlt	r3, r3, r0
  40542c:	9303      	str	r3, [sp, #12]
  40542e:	bb72      	cbnz	r2, 40548e <_vfiprintf_r+0x956>
  405430:	2300      	movs	r3, #0
  405432:	9310      	str	r3, [sp, #64]	; 0x40
  405434:	46ca      	mov	sl, r9
  405436:	f7ff bbbc 	b.w	404bb2 <_vfiprintf_r+0x7a>
  40543a:	aa0f      	add	r2, sp, #60	; 0x3c
  40543c:	9904      	ldr	r1, [sp, #16]
  40543e:	4620      	mov	r0, r4
  405440:	f7ff fb3a 	bl	404ab8 <__sprint_r.part.0>
  405444:	bb50      	cbnz	r0, 40549c <_vfiprintf_r+0x964>
  405446:	9910      	ldr	r1, [sp, #64]	; 0x40
  405448:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40544a:	f101 0e01 	add.w	lr, r1, #1
  40544e:	46cc      	mov	ip, r9
  405450:	e548      	b.n	404ee4 <_vfiprintf_r+0x3ac>
  405452:	2a00      	cmp	r2, #0
  405454:	f040 8140 	bne.w	4056d8 <_vfiprintf_r+0xba0>
  405458:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40545c:	2900      	cmp	r1, #0
  40545e:	f000 811b 	beq.w	405698 <_vfiprintf_r+0xb60>
  405462:	2201      	movs	r2, #1
  405464:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405468:	4610      	mov	r0, r2
  40546a:	921d      	str	r2, [sp, #116]	; 0x74
  40546c:	911c      	str	r1, [sp, #112]	; 0x70
  40546e:	46ca      	mov	sl, r9
  405470:	4601      	mov	r1, r0
  405472:	f10a 0a08 	add.w	sl, sl, #8
  405476:	3001      	adds	r0, #1
  405478:	e507      	b.n	404e8a <_vfiprintf_r+0x352>
  40547a:	9b02      	ldr	r3, [sp, #8]
  40547c:	2a01      	cmp	r2, #1
  40547e:	f000 8098 	beq.w	4055b2 <_vfiprintf_r+0xa7a>
  405482:	2a02      	cmp	r2, #2
  405484:	d10d      	bne.n	4054a2 <_vfiprintf_r+0x96a>
  405486:	9302      	str	r3, [sp, #8]
  405488:	2600      	movs	r6, #0
  40548a:	2700      	movs	r7, #0
  40548c:	e5b0      	b.n	404ff0 <_vfiprintf_r+0x4b8>
  40548e:	aa0f      	add	r2, sp, #60	; 0x3c
  405490:	9904      	ldr	r1, [sp, #16]
  405492:	9806      	ldr	r0, [sp, #24]
  405494:	f7ff fb10 	bl	404ab8 <__sprint_r.part.0>
  405498:	2800      	cmp	r0, #0
  40549a:	d0c9      	beq.n	405430 <_vfiprintf_r+0x8f8>
  40549c:	f8dd b010 	ldr.w	fp, [sp, #16]
  4054a0:	e797      	b.n	4053d2 <_vfiprintf_r+0x89a>
  4054a2:	9302      	str	r3, [sp, #8]
  4054a4:	2600      	movs	r6, #0
  4054a6:	2700      	movs	r7, #0
  4054a8:	4649      	mov	r1, r9
  4054aa:	e000      	b.n	4054ae <_vfiprintf_r+0x976>
  4054ac:	4659      	mov	r1, fp
  4054ae:	08f2      	lsrs	r2, r6, #3
  4054b0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4054b4:	08f8      	lsrs	r0, r7, #3
  4054b6:	f006 0307 	and.w	r3, r6, #7
  4054ba:	4607      	mov	r7, r0
  4054bc:	4616      	mov	r6, r2
  4054be:	3330      	adds	r3, #48	; 0x30
  4054c0:	ea56 0207 	orrs.w	r2, r6, r7
  4054c4:	f801 3c01 	strb.w	r3, [r1, #-1]
  4054c8:	f101 3bff 	add.w	fp, r1, #4294967295
  4054cc:	d1ee      	bne.n	4054ac <_vfiprintf_r+0x974>
  4054ce:	9a02      	ldr	r2, [sp, #8]
  4054d0:	07d6      	lsls	r6, r2, #31
  4054d2:	f57f ad9d 	bpl.w	405010 <_vfiprintf_r+0x4d8>
  4054d6:	2b30      	cmp	r3, #48	; 0x30
  4054d8:	f43f ad9a 	beq.w	405010 <_vfiprintf_r+0x4d8>
  4054dc:	3902      	subs	r1, #2
  4054de:	2330      	movs	r3, #48	; 0x30
  4054e0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4054e4:	eba9 0301 	sub.w	r3, r9, r1
  4054e8:	9305      	str	r3, [sp, #20]
  4054ea:	468b      	mov	fp, r1
  4054ec:	e476      	b.n	404ddc <_vfiprintf_r+0x2a4>
  4054ee:	9b03      	ldr	r3, [sp, #12]
  4054f0:	9a08      	ldr	r2, [sp, #32]
  4054f2:	428a      	cmp	r2, r1
  4054f4:	bfac      	ite	ge
  4054f6:	189b      	addge	r3, r3, r2
  4054f8:	185b      	addlt	r3, r3, r1
  4054fa:	9303      	str	r3, [sp, #12]
  4054fc:	e798      	b.n	405430 <_vfiprintf_r+0x8f8>
  4054fe:	2202      	movs	r2, #2
  405500:	e44d      	b.n	404d9e <_vfiprintf_r+0x266>
  405502:	2f00      	cmp	r7, #0
  405504:	bf08      	it	eq
  405506:	2e0a      	cmpeq	r6, #10
  405508:	d352      	bcc.n	4055b0 <_vfiprintf_r+0xa78>
  40550a:	46cb      	mov	fp, r9
  40550c:	4630      	mov	r0, r6
  40550e:	4639      	mov	r1, r7
  405510:	220a      	movs	r2, #10
  405512:	2300      	movs	r3, #0
  405514:	f7fd fbfa 	bl	402d0c <__aeabi_uldivmod>
  405518:	3230      	adds	r2, #48	; 0x30
  40551a:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  40551e:	4630      	mov	r0, r6
  405520:	4639      	mov	r1, r7
  405522:	2300      	movs	r3, #0
  405524:	220a      	movs	r2, #10
  405526:	f7fd fbf1 	bl	402d0c <__aeabi_uldivmod>
  40552a:	4606      	mov	r6, r0
  40552c:	460f      	mov	r7, r1
  40552e:	ea56 0307 	orrs.w	r3, r6, r7
  405532:	d1eb      	bne.n	40550c <_vfiprintf_r+0x9d4>
  405534:	e56c      	b.n	405010 <_vfiprintf_r+0x4d8>
  405536:	9405      	str	r4, [sp, #20]
  405538:	46cb      	mov	fp, r9
  40553a:	e44f      	b.n	404ddc <_vfiprintf_r+0x2a4>
  40553c:	aa0f      	add	r2, sp, #60	; 0x3c
  40553e:	9904      	ldr	r1, [sp, #16]
  405540:	9806      	ldr	r0, [sp, #24]
  405542:	f7ff fab9 	bl	404ab8 <__sprint_r.part.0>
  405546:	2800      	cmp	r0, #0
  405548:	d1a8      	bne.n	40549c <_vfiprintf_r+0x964>
  40554a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40554c:	46ca      	mov	sl, r9
  40554e:	e75e      	b.n	40540e <_vfiprintf_r+0x8d6>
  405550:	aa0f      	add	r2, sp, #60	; 0x3c
  405552:	9904      	ldr	r1, [sp, #16]
  405554:	9806      	ldr	r0, [sp, #24]
  405556:	f7ff faaf 	bl	404ab8 <__sprint_r.part.0>
  40555a:	2800      	cmp	r0, #0
  40555c:	d19e      	bne.n	40549c <_vfiprintf_r+0x964>
  40555e:	46ca      	mov	sl, r9
  405560:	f7ff bbc0 	b.w	404ce4 <_vfiprintf_r+0x1ac>
  405564:	0040979c 	.word	0x0040979c
  405568:	0040978c 	.word	0x0040978c
  40556c:	3104      	adds	r1, #4
  40556e:	6816      	ldr	r6, [r2, #0]
  405570:	9107      	str	r1, [sp, #28]
  405572:	2201      	movs	r2, #1
  405574:	2700      	movs	r7, #0
  405576:	e412      	b.n	404d9e <_vfiprintf_r+0x266>
  405578:	9807      	ldr	r0, [sp, #28]
  40557a:	4601      	mov	r1, r0
  40557c:	3104      	adds	r1, #4
  40557e:	6806      	ldr	r6, [r0, #0]
  405580:	9107      	str	r1, [sp, #28]
  405582:	2700      	movs	r7, #0
  405584:	e40b      	b.n	404d9e <_vfiprintf_r+0x266>
  405586:	680e      	ldr	r6, [r1, #0]
  405588:	3104      	adds	r1, #4
  40558a:	9107      	str	r1, [sp, #28]
  40558c:	2700      	movs	r7, #0
  40558e:	e591      	b.n	4050b4 <_vfiprintf_r+0x57c>
  405590:	9907      	ldr	r1, [sp, #28]
  405592:	680e      	ldr	r6, [r1, #0]
  405594:	460a      	mov	r2, r1
  405596:	17f7      	asrs	r7, r6, #31
  405598:	3204      	adds	r2, #4
  40559a:	9207      	str	r2, [sp, #28]
  40559c:	4630      	mov	r0, r6
  40559e:	4639      	mov	r1, r7
  4055a0:	e50f      	b.n	404fc2 <_vfiprintf_r+0x48a>
  4055a2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4055a6:	f001 fe4d 	bl	407244 <__retarget_lock_release_recursive>
  4055aa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4055ae:	e71a      	b.n	4053e6 <_vfiprintf_r+0x8ae>
  4055b0:	9b02      	ldr	r3, [sp, #8]
  4055b2:	9302      	str	r3, [sp, #8]
  4055b4:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4055b8:	3630      	adds	r6, #48	; 0x30
  4055ba:	2301      	movs	r3, #1
  4055bc:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4055c0:	9305      	str	r3, [sp, #20]
  4055c2:	e40b      	b.n	404ddc <_vfiprintf_r+0x2a4>
  4055c4:	aa0f      	add	r2, sp, #60	; 0x3c
  4055c6:	9904      	ldr	r1, [sp, #16]
  4055c8:	9806      	ldr	r0, [sp, #24]
  4055ca:	f7ff fa75 	bl	404ab8 <__sprint_r.part.0>
  4055ce:	2800      	cmp	r0, #0
  4055d0:	f47f af64 	bne.w	40549c <_vfiprintf_r+0x964>
  4055d4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4055d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4055d8:	1c48      	adds	r0, r1, #1
  4055da:	46ca      	mov	sl, r9
  4055dc:	e651      	b.n	405282 <_vfiprintf_r+0x74a>
  4055de:	aa0f      	add	r2, sp, #60	; 0x3c
  4055e0:	9904      	ldr	r1, [sp, #16]
  4055e2:	9806      	ldr	r0, [sp, #24]
  4055e4:	f7ff fa68 	bl	404ab8 <__sprint_r.part.0>
  4055e8:	2800      	cmp	r0, #0
  4055ea:	f47f af57 	bne.w	40549c <_vfiprintf_r+0x964>
  4055ee:	9910      	ldr	r1, [sp, #64]	; 0x40
  4055f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4055f2:	1c48      	adds	r0, r1, #1
  4055f4:	46ca      	mov	sl, r9
  4055f6:	e448      	b.n	404e8a <_vfiprintf_r+0x352>
  4055f8:	2a00      	cmp	r2, #0
  4055fa:	f040 8091 	bne.w	405720 <_vfiprintf_r+0xbe8>
  4055fe:	2001      	movs	r0, #1
  405600:	4611      	mov	r1, r2
  405602:	46ca      	mov	sl, r9
  405604:	e641      	b.n	40528a <_vfiprintf_r+0x752>
  405606:	aa0f      	add	r2, sp, #60	; 0x3c
  405608:	9904      	ldr	r1, [sp, #16]
  40560a:	9806      	ldr	r0, [sp, #24]
  40560c:	f7ff fa54 	bl	404ab8 <__sprint_r.part.0>
  405610:	2800      	cmp	r0, #0
  405612:	f47f af43 	bne.w	40549c <_vfiprintf_r+0x964>
  405616:	9810      	ldr	r0, [sp, #64]	; 0x40
  405618:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40561a:	3001      	adds	r0, #1
  40561c:	46ca      	mov	sl, r9
  40561e:	e667      	b.n	4052f0 <_vfiprintf_r+0x7b8>
  405620:	46d3      	mov	fp, sl
  405622:	e6d6      	b.n	4053d2 <_vfiprintf_r+0x89a>
  405624:	9e07      	ldr	r6, [sp, #28]
  405626:	3607      	adds	r6, #7
  405628:	f026 0207 	bic.w	r2, r6, #7
  40562c:	f102 0108 	add.w	r1, r2, #8
  405630:	e9d2 6700 	ldrd	r6, r7, [r2]
  405634:	9107      	str	r1, [sp, #28]
  405636:	2201      	movs	r2, #1
  405638:	f7ff bbb1 	b.w	404d9e <_vfiprintf_r+0x266>
  40563c:	9e07      	ldr	r6, [sp, #28]
  40563e:	3607      	adds	r6, #7
  405640:	f026 0607 	bic.w	r6, r6, #7
  405644:	e9d6 0100 	ldrd	r0, r1, [r6]
  405648:	f106 0208 	add.w	r2, r6, #8
  40564c:	9207      	str	r2, [sp, #28]
  40564e:	4606      	mov	r6, r0
  405650:	460f      	mov	r7, r1
  405652:	e4b6      	b.n	404fc2 <_vfiprintf_r+0x48a>
  405654:	9e07      	ldr	r6, [sp, #28]
  405656:	3607      	adds	r6, #7
  405658:	f026 0207 	bic.w	r2, r6, #7
  40565c:	f102 0108 	add.w	r1, r2, #8
  405660:	e9d2 6700 	ldrd	r6, r7, [r2]
  405664:	9107      	str	r1, [sp, #28]
  405666:	2200      	movs	r2, #0
  405668:	f7ff bb99 	b.w	404d9e <_vfiprintf_r+0x266>
  40566c:	9e07      	ldr	r6, [sp, #28]
  40566e:	3607      	adds	r6, #7
  405670:	f026 0107 	bic.w	r1, r6, #7
  405674:	f101 0008 	add.w	r0, r1, #8
  405678:	9007      	str	r0, [sp, #28]
  40567a:	e9d1 6700 	ldrd	r6, r7, [r1]
  40567e:	e519      	b.n	4050b4 <_vfiprintf_r+0x57c>
  405680:	46cb      	mov	fp, r9
  405682:	f7ff bbab 	b.w	404ddc <_vfiprintf_r+0x2a4>
  405686:	252d      	movs	r5, #45	; 0x2d
  405688:	4276      	negs	r6, r6
  40568a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40568e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405692:	2201      	movs	r2, #1
  405694:	f7ff bb88 	b.w	404da8 <_vfiprintf_r+0x270>
  405698:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40569a:	b9b3      	cbnz	r3, 4056ca <_vfiprintf_r+0xb92>
  40569c:	4611      	mov	r1, r2
  40569e:	2001      	movs	r0, #1
  4056a0:	46ca      	mov	sl, r9
  4056a2:	e5f2      	b.n	40528a <_vfiprintf_r+0x752>
  4056a4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4056a8:	f001 fdcc 	bl	407244 <__retarget_lock_release_recursive>
  4056ac:	f04f 33ff 	mov.w	r3, #4294967295
  4056b0:	9303      	str	r3, [sp, #12]
  4056b2:	f7ff bb50 	b.w	404d56 <_vfiprintf_r+0x21e>
  4056b6:	aa0f      	add	r2, sp, #60	; 0x3c
  4056b8:	9904      	ldr	r1, [sp, #16]
  4056ba:	9806      	ldr	r0, [sp, #24]
  4056bc:	f7ff f9fc 	bl	404ab8 <__sprint_r.part.0>
  4056c0:	2800      	cmp	r0, #0
  4056c2:	f47f aeeb 	bne.w	40549c <_vfiprintf_r+0x964>
  4056c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4056c8:	e6a9      	b.n	40541e <_vfiprintf_r+0x8e6>
  4056ca:	ab0e      	add	r3, sp, #56	; 0x38
  4056cc:	2202      	movs	r2, #2
  4056ce:	931c      	str	r3, [sp, #112]	; 0x70
  4056d0:	921d      	str	r2, [sp, #116]	; 0x74
  4056d2:	2001      	movs	r0, #1
  4056d4:	46ca      	mov	sl, r9
  4056d6:	e5d0      	b.n	40527a <_vfiprintf_r+0x742>
  4056d8:	aa0f      	add	r2, sp, #60	; 0x3c
  4056da:	9904      	ldr	r1, [sp, #16]
  4056dc:	9806      	ldr	r0, [sp, #24]
  4056de:	f7ff f9eb 	bl	404ab8 <__sprint_r.part.0>
  4056e2:	2800      	cmp	r0, #0
  4056e4:	f47f aeda 	bne.w	40549c <_vfiprintf_r+0x964>
  4056e8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4056ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4056ec:	1c48      	adds	r0, r1, #1
  4056ee:	46ca      	mov	sl, r9
  4056f0:	e5a4      	b.n	40523c <_vfiprintf_r+0x704>
  4056f2:	9a07      	ldr	r2, [sp, #28]
  4056f4:	9903      	ldr	r1, [sp, #12]
  4056f6:	6813      	ldr	r3, [r2, #0]
  4056f8:	17cd      	asrs	r5, r1, #31
  4056fa:	4608      	mov	r0, r1
  4056fc:	3204      	adds	r2, #4
  4056fe:	4629      	mov	r1, r5
  405700:	9207      	str	r2, [sp, #28]
  405702:	e9c3 0100 	strd	r0, r1, [r3]
  405706:	f7ff ba54 	b.w	404bb2 <_vfiprintf_r+0x7a>
  40570a:	4658      	mov	r0, fp
  40570c:	9607      	str	r6, [sp, #28]
  40570e:	9302      	str	r3, [sp, #8]
  405710:	f7fd ff36 	bl	403580 <strlen>
  405714:	2400      	movs	r4, #0
  405716:	9005      	str	r0, [sp, #20]
  405718:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40571c:	f7ff bb5e 	b.w	404ddc <_vfiprintf_r+0x2a4>
  405720:	aa0f      	add	r2, sp, #60	; 0x3c
  405722:	9904      	ldr	r1, [sp, #16]
  405724:	9806      	ldr	r0, [sp, #24]
  405726:	f7ff f9c7 	bl	404ab8 <__sprint_r.part.0>
  40572a:	2800      	cmp	r0, #0
  40572c:	f47f aeb6 	bne.w	40549c <_vfiprintf_r+0x964>
  405730:	9910      	ldr	r1, [sp, #64]	; 0x40
  405732:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405734:	1c48      	adds	r0, r1, #1
  405736:	46ca      	mov	sl, r9
  405738:	e5a7      	b.n	40528a <_vfiprintf_r+0x752>
  40573a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40573c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40573e:	4e20      	ldr	r6, [pc, #128]	; (4057c0 <_vfiprintf_r+0xc88>)
  405740:	3101      	adds	r1, #1
  405742:	f7ff bb90 	b.w	404e66 <_vfiprintf_r+0x32e>
  405746:	2c06      	cmp	r4, #6
  405748:	bf28      	it	cs
  40574a:	2406      	movcs	r4, #6
  40574c:	9405      	str	r4, [sp, #20]
  40574e:	9607      	str	r6, [sp, #28]
  405750:	9401      	str	r4, [sp, #4]
  405752:	f8df b070 	ldr.w	fp, [pc, #112]	; 4057c4 <_vfiprintf_r+0xc8c>
  405756:	e4d5      	b.n	405104 <_vfiprintf_r+0x5cc>
  405758:	9810      	ldr	r0, [sp, #64]	; 0x40
  40575a:	4e19      	ldr	r6, [pc, #100]	; (4057c0 <_vfiprintf_r+0xc88>)
  40575c:	3001      	adds	r0, #1
  40575e:	e603      	b.n	405368 <_vfiprintf_r+0x830>
  405760:	9405      	str	r4, [sp, #20]
  405762:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405766:	9607      	str	r6, [sp, #28]
  405768:	9302      	str	r3, [sp, #8]
  40576a:	4604      	mov	r4, r0
  40576c:	f7ff bb36 	b.w	404ddc <_vfiprintf_r+0x2a4>
  405770:	4686      	mov	lr, r0
  405772:	f7ff bbce 	b.w	404f12 <_vfiprintf_r+0x3da>
  405776:	9806      	ldr	r0, [sp, #24]
  405778:	aa0f      	add	r2, sp, #60	; 0x3c
  40577a:	4659      	mov	r1, fp
  40577c:	f7ff f99c 	bl	404ab8 <__sprint_r.part.0>
  405780:	2800      	cmp	r0, #0
  405782:	f43f ae24 	beq.w	4053ce <_vfiprintf_r+0x896>
  405786:	e624      	b.n	4053d2 <_vfiprintf_r+0x89a>
  405788:	9907      	ldr	r1, [sp, #28]
  40578a:	f898 2001 	ldrb.w	r2, [r8, #1]
  40578e:	680c      	ldr	r4, [r1, #0]
  405790:	3104      	adds	r1, #4
  405792:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405796:	46b8      	mov	r8, r7
  405798:	9107      	str	r1, [sp, #28]
  40579a:	f7ff ba3f 	b.w	404c1c <_vfiprintf_r+0xe4>
  40579e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4057a2:	e43c      	b.n	40501e <_vfiprintf_r+0x4e6>
  4057a4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4057a8:	e521      	b.n	4051ee <_vfiprintf_r+0x6b6>
  4057aa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4057ae:	f7ff bbf4 	b.w	404f9a <_vfiprintf_r+0x462>
  4057b2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4057b6:	e491      	b.n	4050dc <_vfiprintf_r+0x5a4>
  4057b8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4057bc:	e469      	b.n	405092 <_vfiprintf_r+0x55a>
  4057be:	bf00      	nop
  4057c0:	0040978c 	.word	0x0040978c
  4057c4:	00409760 	.word	0x00409760

004057c8 <__sbprintf>:
  4057c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4057cc:	460c      	mov	r4, r1
  4057ce:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4057d2:	8989      	ldrh	r1, [r1, #12]
  4057d4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4057d6:	89e5      	ldrh	r5, [r4, #14]
  4057d8:	9619      	str	r6, [sp, #100]	; 0x64
  4057da:	f021 0102 	bic.w	r1, r1, #2
  4057de:	4606      	mov	r6, r0
  4057e0:	69e0      	ldr	r0, [r4, #28]
  4057e2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4057e6:	4617      	mov	r7, r2
  4057e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4057ec:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4057ee:	f8ad 500e 	strh.w	r5, [sp, #14]
  4057f2:	4698      	mov	r8, r3
  4057f4:	ad1a      	add	r5, sp, #104	; 0x68
  4057f6:	2300      	movs	r3, #0
  4057f8:	9007      	str	r0, [sp, #28]
  4057fa:	a816      	add	r0, sp, #88	; 0x58
  4057fc:	9209      	str	r2, [sp, #36]	; 0x24
  4057fe:	9306      	str	r3, [sp, #24]
  405800:	9500      	str	r5, [sp, #0]
  405802:	9504      	str	r5, [sp, #16]
  405804:	9102      	str	r1, [sp, #8]
  405806:	9105      	str	r1, [sp, #20]
  405808:	f001 fd16 	bl	407238 <__retarget_lock_init_recursive>
  40580c:	4643      	mov	r3, r8
  40580e:	463a      	mov	r2, r7
  405810:	4669      	mov	r1, sp
  405812:	4630      	mov	r0, r6
  405814:	f7ff f990 	bl	404b38 <_vfiprintf_r>
  405818:	1e05      	subs	r5, r0, #0
  40581a:	db07      	blt.n	40582c <__sbprintf+0x64>
  40581c:	4630      	mov	r0, r6
  40581e:	4669      	mov	r1, sp
  405820:	f001 f8e8 	bl	4069f4 <_fflush_r>
  405824:	2800      	cmp	r0, #0
  405826:	bf18      	it	ne
  405828:	f04f 35ff 	movne.w	r5, #4294967295
  40582c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405830:	065b      	lsls	r3, r3, #25
  405832:	d503      	bpl.n	40583c <__sbprintf+0x74>
  405834:	89a3      	ldrh	r3, [r4, #12]
  405836:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40583a:	81a3      	strh	r3, [r4, #12]
  40583c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40583e:	f001 fcfd 	bl	40723c <__retarget_lock_close_recursive>
  405842:	4628      	mov	r0, r5
  405844:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040584c <__swsetup_r>:
  40584c:	b538      	push	{r3, r4, r5, lr}
  40584e:	4b30      	ldr	r3, [pc, #192]	; (405910 <__swsetup_r+0xc4>)
  405850:	681b      	ldr	r3, [r3, #0]
  405852:	4605      	mov	r5, r0
  405854:	460c      	mov	r4, r1
  405856:	b113      	cbz	r3, 40585e <__swsetup_r+0x12>
  405858:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40585a:	2a00      	cmp	r2, #0
  40585c:	d038      	beq.n	4058d0 <__swsetup_r+0x84>
  40585e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405862:	b293      	uxth	r3, r2
  405864:	0718      	lsls	r0, r3, #28
  405866:	d50c      	bpl.n	405882 <__swsetup_r+0x36>
  405868:	6920      	ldr	r0, [r4, #16]
  40586a:	b1a8      	cbz	r0, 405898 <__swsetup_r+0x4c>
  40586c:	f013 0201 	ands.w	r2, r3, #1
  405870:	d01e      	beq.n	4058b0 <__swsetup_r+0x64>
  405872:	6963      	ldr	r3, [r4, #20]
  405874:	2200      	movs	r2, #0
  405876:	425b      	negs	r3, r3
  405878:	61a3      	str	r3, [r4, #24]
  40587a:	60a2      	str	r2, [r4, #8]
  40587c:	b1f0      	cbz	r0, 4058bc <__swsetup_r+0x70>
  40587e:	2000      	movs	r0, #0
  405880:	bd38      	pop	{r3, r4, r5, pc}
  405882:	06d9      	lsls	r1, r3, #27
  405884:	d53c      	bpl.n	405900 <__swsetup_r+0xb4>
  405886:	0758      	lsls	r0, r3, #29
  405888:	d426      	bmi.n	4058d8 <__swsetup_r+0x8c>
  40588a:	6920      	ldr	r0, [r4, #16]
  40588c:	f042 0308 	orr.w	r3, r2, #8
  405890:	81a3      	strh	r3, [r4, #12]
  405892:	b29b      	uxth	r3, r3
  405894:	2800      	cmp	r0, #0
  405896:	d1e9      	bne.n	40586c <__swsetup_r+0x20>
  405898:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40589c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4058a0:	d0e4      	beq.n	40586c <__swsetup_r+0x20>
  4058a2:	4628      	mov	r0, r5
  4058a4:	4621      	mov	r1, r4
  4058a6:	f001 fcfd 	bl	4072a4 <__smakebuf_r>
  4058aa:	89a3      	ldrh	r3, [r4, #12]
  4058ac:	6920      	ldr	r0, [r4, #16]
  4058ae:	e7dd      	b.n	40586c <__swsetup_r+0x20>
  4058b0:	0799      	lsls	r1, r3, #30
  4058b2:	bf58      	it	pl
  4058b4:	6962      	ldrpl	r2, [r4, #20]
  4058b6:	60a2      	str	r2, [r4, #8]
  4058b8:	2800      	cmp	r0, #0
  4058ba:	d1e0      	bne.n	40587e <__swsetup_r+0x32>
  4058bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4058c0:	061a      	lsls	r2, r3, #24
  4058c2:	d5dd      	bpl.n	405880 <__swsetup_r+0x34>
  4058c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4058c8:	81a3      	strh	r3, [r4, #12]
  4058ca:	f04f 30ff 	mov.w	r0, #4294967295
  4058ce:	bd38      	pop	{r3, r4, r5, pc}
  4058d0:	4618      	mov	r0, r3
  4058d2:	f001 f8e7 	bl	406aa4 <__sinit>
  4058d6:	e7c2      	b.n	40585e <__swsetup_r+0x12>
  4058d8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4058da:	b151      	cbz	r1, 4058f2 <__swsetup_r+0xa6>
  4058dc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4058e0:	4299      	cmp	r1, r3
  4058e2:	d004      	beq.n	4058ee <__swsetup_r+0xa2>
  4058e4:	4628      	mov	r0, r5
  4058e6:	f001 fa03 	bl	406cf0 <_free_r>
  4058ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4058ee:	2300      	movs	r3, #0
  4058f0:	6323      	str	r3, [r4, #48]	; 0x30
  4058f2:	2300      	movs	r3, #0
  4058f4:	6920      	ldr	r0, [r4, #16]
  4058f6:	6063      	str	r3, [r4, #4]
  4058f8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4058fc:	6020      	str	r0, [r4, #0]
  4058fe:	e7c5      	b.n	40588c <__swsetup_r+0x40>
  405900:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405904:	2309      	movs	r3, #9
  405906:	602b      	str	r3, [r5, #0]
  405908:	f04f 30ff 	mov.w	r0, #4294967295
  40590c:	81a2      	strh	r2, [r4, #12]
  40590e:	bd38      	pop	{r3, r4, r5, pc}
  405910:	2040003c 	.word	0x2040003c

00405914 <register_fini>:
  405914:	4b02      	ldr	r3, [pc, #8]	; (405920 <register_fini+0xc>)
  405916:	b113      	cbz	r3, 40591e <register_fini+0xa>
  405918:	4802      	ldr	r0, [pc, #8]	; (405924 <register_fini+0x10>)
  40591a:	f000 b805 	b.w	405928 <atexit>
  40591e:	4770      	bx	lr
  405920:	00000000 	.word	0x00000000
  405924:	00406b15 	.word	0x00406b15

00405928 <atexit>:
  405928:	2300      	movs	r3, #0
  40592a:	4601      	mov	r1, r0
  40592c:	461a      	mov	r2, r3
  40592e:	4618      	mov	r0, r3
  405930:	f002 beb0 	b.w	408694 <__register_exitproc>

00405934 <quorem>:
  405934:	6902      	ldr	r2, [r0, #16]
  405936:	690b      	ldr	r3, [r1, #16]
  405938:	4293      	cmp	r3, r2
  40593a:	f300 808d 	bgt.w	405a58 <quorem+0x124>
  40593e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405942:	f103 38ff 	add.w	r8, r3, #4294967295
  405946:	f101 0714 	add.w	r7, r1, #20
  40594a:	f100 0b14 	add.w	fp, r0, #20
  40594e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405952:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405956:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40595a:	b083      	sub	sp, #12
  40595c:	3201      	adds	r2, #1
  40595e:	fbb3 f9f2 	udiv	r9, r3, r2
  405962:	eb0b 0304 	add.w	r3, fp, r4
  405966:	9400      	str	r4, [sp, #0]
  405968:	eb07 0a04 	add.w	sl, r7, r4
  40596c:	9301      	str	r3, [sp, #4]
  40596e:	f1b9 0f00 	cmp.w	r9, #0
  405972:	d039      	beq.n	4059e8 <quorem+0xb4>
  405974:	2500      	movs	r5, #0
  405976:	462e      	mov	r6, r5
  405978:	46bc      	mov	ip, r7
  40597a:	46de      	mov	lr, fp
  40597c:	f85c 4b04 	ldr.w	r4, [ip], #4
  405980:	f8de 3000 	ldr.w	r3, [lr]
  405984:	b2a2      	uxth	r2, r4
  405986:	fb09 5502 	mla	r5, r9, r2, r5
  40598a:	0c22      	lsrs	r2, r4, #16
  40598c:	0c2c      	lsrs	r4, r5, #16
  40598e:	fb09 4202 	mla	r2, r9, r2, r4
  405992:	b2ad      	uxth	r5, r5
  405994:	1b75      	subs	r5, r6, r5
  405996:	b296      	uxth	r6, r2
  405998:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40599c:	fa15 f383 	uxtah	r3, r5, r3
  4059a0:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4059a4:	b29b      	uxth	r3, r3
  4059a6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4059aa:	45e2      	cmp	sl, ip
  4059ac:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4059b0:	f84e 3b04 	str.w	r3, [lr], #4
  4059b4:	ea4f 4626 	mov.w	r6, r6, asr #16
  4059b8:	d2e0      	bcs.n	40597c <quorem+0x48>
  4059ba:	9b00      	ldr	r3, [sp, #0]
  4059bc:	f85b 3003 	ldr.w	r3, [fp, r3]
  4059c0:	b993      	cbnz	r3, 4059e8 <quorem+0xb4>
  4059c2:	9c01      	ldr	r4, [sp, #4]
  4059c4:	1f23      	subs	r3, r4, #4
  4059c6:	459b      	cmp	fp, r3
  4059c8:	d20c      	bcs.n	4059e4 <quorem+0xb0>
  4059ca:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4059ce:	b94b      	cbnz	r3, 4059e4 <quorem+0xb0>
  4059d0:	f1a4 0308 	sub.w	r3, r4, #8
  4059d4:	e002      	b.n	4059dc <quorem+0xa8>
  4059d6:	681a      	ldr	r2, [r3, #0]
  4059d8:	3b04      	subs	r3, #4
  4059da:	b91a      	cbnz	r2, 4059e4 <quorem+0xb0>
  4059dc:	459b      	cmp	fp, r3
  4059de:	f108 38ff 	add.w	r8, r8, #4294967295
  4059e2:	d3f8      	bcc.n	4059d6 <quorem+0xa2>
  4059e4:	f8c0 8010 	str.w	r8, [r0, #16]
  4059e8:	4604      	mov	r4, r0
  4059ea:	f002 fa37 	bl	407e5c <__mcmp>
  4059ee:	2800      	cmp	r0, #0
  4059f0:	db2e      	blt.n	405a50 <quorem+0x11c>
  4059f2:	f109 0901 	add.w	r9, r9, #1
  4059f6:	465d      	mov	r5, fp
  4059f8:	2300      	movs	r3, #0
  4059fa:	f857 1b04 	ldr.w	r1, [r7], #4
  4059fe:	6828      	ldr	r0, [r5, #0]
  405a00:	b28a      	uxth	r2, r1
  405a02:	1a9a      	subs	r2, r3, r2
  405a04:	0c0b      	lsrs	r3, r1, #16
  405a06:	fa12 f280 	uxtah	r2, r2, r0
  405a0a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  405a0e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405a12:	b292      	uxth	r2, r2
  405a14:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405a18:	45ba      	cmp	sl, r7
  405a1a:	f845 2b04 	str.w	r2, [r5], #4
  405a1e:	ea4f 4323 	mov.w	r3, r3, asr #16
  405a22:	d2ea      	bcs.n	4059fa <quorem+0xc6>
  405a24:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405a28:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405a2c:	b982      	cbnz	r2, 405a50 <quorem+0x11c>
  405a2e:	1f1a      	subs	r2, r3, #4
  405a30:	4593      	cmp	fp, r2
  405a32:	d20b      	bcs.n	405a4c <quorem+0x118>
  405a34:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405a38:	b942      	cbnz	r2, 405a4c <quorem+0x118>
  405a3a:	3b08      	subs	r3, #8
  405a3c:	e002      	b.n	405a44 <quorem+0x110>
  405a3e:	681a      	ldr	r2, [r3, #0]
  405a40:	3b04      	subs	r3, #4
  405a42:	b91a      	cbnz	r2, 405a4c <quorem+0x118>
  405a44:	459b      	cmp	fp, r3
  405a46:	f108 38ff 	add.w	r8, r8, #4294967295
  405a4a:	d3f8      	bcc.n	405a3e <quorem+0x10a>
  405a4c:	f8c4 8010 	str.w	r8, [r4, #16]
  405a50:	4648      	mov	r0, r9
  405a52:	b003      	add	sp, #12
  405a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a58:	2000      	movs	r0, #0
  405a5a:	4770      	bx	lr
  405a5c:	0000      	movs	r0, r0
	...

00405a60 <_dtoa_r>:
  405a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405a64:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405a66:	b09b      	sub	sp, #108	; 0x6c
  405a68:	4604      	mov	r4, r0
  405a6a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405a6c:	4692      	mov	sl, r2
  405a6e:	469b      	mov	fp, r3
  405a70:	b141      	cbz	r1, 405a84 <_dtoa_r+0x24>
  405a72:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405a74:	604a      	str	r2, [r1, #4]
  405a76:	2301      	movs	r3, #1
  405a78:	4093      	lsls	r3, r2
  405a7a:	608b      	str	r3, [r1, #8]
  405a7c:	f002 f816 	bl	407aac <_Bfree>
  405a80:	2300      	movs	r3, #0
  405a82:	6423      	str	r3, [r4, #64]	; 0x40
  405a84:	f1bb 0f00 	cmp.w	fp, #0
  405a88:	465d      	mov	r5, fp
  405a8a:	db35      	blt.n	405af8 <_dtoa_r+0x98>
  405a8c:	2300      	movs	r3, #0
  405a8e:	6033      	str	r3, [r6, #0]
  405a90:	4b9d      	ldr	r3, [pc, #628]	; (405d08 <_dtoa_r+0x2a8>)
  405a92:	43ab      	bics	r3, r5
  405a94:	d015      	beq.n	405ac2 <_dtoa_r+0x62>
  405a96:	4650      	mov	r0, sl
  405a98:	4659      	mov	r1, fp
  405a9a:	2200      	movs	r2, #0
  405a9c:	2300      	movs	r3, #0
  405a9e:	f003 fb71 	bl	409184 <__aeabi_dcmpeq>
  405aa2:	4680      	mov	r8, r0
  405aa4:	2800      	cmp	r0, #0
  405aa6:	d02d      	beq.n	405b04 <_dtoa_r+0xa4>
  405aa8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405aaa:	2301      	movs	r3, #1
  405aac:	6013      	str	r3, [r2, #0]
  405aae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405ab0:	2b00      	cmp	r3, #0
  405ab2:	f000 80bd 	beq.w	405c30 <_dtoa_r+0x1d0>
  405ab6:	4895      	ldr	r0, [pc, #596]	; (405d0c <_dtoa_r+0x2ac>)
  405ab8:	6018      	str	r0, [r3, #0]
  405aba:	3801      	subs	r0, #1
  405abc:	b01b      	add	sp, #108	; 0x6c
  405abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ac2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405ac4:	f242 730f 	movw	r3, #9999	; 0x270f
  405ac8:	6013      	str	r3, [r2, #0]
  405aca:	f1ba 0f00 	cmp.w	sl, #0
  405ace:	d10d      	bne.n	405aec <_dtoa_r+0x8c>
  405ad0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405ad4:	b955      	cbnz	r5, 405aec <_dtoa_r+0x8c>
  405ad6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405ad8:	488d      	ldr	r0, [pc, #564]	; (405d10 <_dtoa_r+0x2b0>)
  405ada:	2b00      	cmp	r3, #0
  405adc:	d0ee      	beq.n	405abc <_dtoa_r+0x5c>
  405ade:	f100 0308 	add.w	r3, r0, #8
  405ae2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  405ae4:	6013      	str	r3, [r2, #0]
  405ae6:	b01b      	add	sp, #108	; 0x6c
  405ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405aec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405aee:	4889      	ldr	r0, [pc, #548]	; (405d14 <_dtoa_r+0x2b4>)
  405af0:	2b00      	cmp	r3, #0
  405af2:	d0e3      	beq.n	405abc <_dtoa_r+0x5c>
  405af4:	1cc3      	adds	r3, r0, #3
  405af6:	e7f4      	b.n	405ae2 <_dtoa_r+0x82>
  405af8:	2301      	movs	r3, #1
  405afa:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405afe:	6033      	str	r3, [r6, #0]
  405b00:	46ab      	mov	fp, r5
  405b02:	e7c5      	b.n	405a90 <_dtoa_r+0x30>
  405b04:	aa18      	add	r2, sp, #96	; 0x60
  405b06:	ab19      	add	r3, sp, #100	; 0x64
  405b08:	9201      	str	r2, [sp, #4]
  405b0a:	9300      	str	r3, [sp, #0]
  405b0c:	4652      	mov	r2, sl
  405b0e:	465b      	mov	r3, fp
  405b10:	4620      	mov	r0, r4
  405b12:	f002 fa43 	bl	407f9c <__d2b>
  405b16:	0d2b      	lsrs	r3, r5, #20
  405b18:	4681      	mov	r9, r0
  405b1a:	d071      	beq.n	405c00 <_dtoa_r+0x1a0>
  405b1c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405b20:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  405b24:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405b26:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405b2a:	4650      	mov	r0, sl
  405b2c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405b30:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405b34:	2200      	movs	r2, #0
  405b36:	4b78      	ldr	r3, [pc, #480]	; (405d18 <_dtoa_r+0x2b8>)
  405b38:	f002 ff08 	bl	40894c <__aeabi_dsub>
  405b3c:	a36c      	add	r3, pc, #432	; (adr r3, 405cf0 <_dtoa_r+0x290>)
  405b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
  405b42:	f003 f8b7 	bl	408cb4 <__aeabi_dmul>
  405b46:	a36c      	add	r3, pc, #432	; (adr r3, 405cf8 <_dtoa_r+0x298>)
  405b48:	e9d3 2300 	ldrd	r2, r3, [r3]
  405b4c:	f002 ff00 	bl	408950 <__adddf3>
  405b50:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405b54:	4630      	mov	r0, r6
  405b56:	f003 f847 	bl	408be8 <__aeabi_i2d>
  405b5a:	a369      	add	r3, pc, #420	; (adr r3, 405d00 <_dtoa_r+0x2a0>)
  405b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405b60:	f003 f8a8 	bl	408cb4 <__aeabi_dmul>
  405b64:	4602      	mov	r2, r0
  405b66:	460b      	mov	r3, r1
  405b68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405b6c:	f002 fef0 	bl	408950 <__adddf3>
  405b70:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405b74:	f003 fb4e 	bl	409214 <__aeabi_d2iz>
  405b78:	2200      	movs	r2, #0
  405b7a:	9002      	str	r0, [sp, #8]
  405b7c:	2300      	movs	r3, #0
  405b7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405b82:	f003 fb09 	bl	409198 <__aeabi_dcmplt>
  405b86:	2800      	cmp	r0, #0
  405b88:	f040 8173 	bne.w	405e72 <_dtoa_r+0x412>
  405b8c:	9d02      	ldr	r5, [sp, #8]
  405b8e:	2d16      	cmp	r5, #22
  405b90:	f200 815d 	bhi.w	405e4e <_dtoa_r+0x3ee>
  405b94:	4b61      	ldr	r3, [pc, #388]	; (405d1c <_dtoa_r+0x2bc>)
  405b96:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405b9a:	e9d3 0100 	ldrd	r0, r1, [r3]
  405b9e:	4652      	mov	r2, sl
  405ba0:	465b      	mov	r3, fp
  405ba2:	f003 fb17 	bl	4091d4 <__aeabi_dcmpgt>
  405ba6:	2800      	cmp	r0, #0
  405ba8:	f000 81c5 	beq.w	405f36 <_dtoa_r+0x4d6>
  405bac:	1e6b      	subs	r3, r5, #1
  405bae:	9302      	str	r3, [sp, #8]
  405bb0:	2300      	movs	r3, #0
  405bb2:	930e      	str	r3, [sp, #56]	; 0x38
  405bb4:	1bbf      	subs	r7, r7, r6
  405bb6:	1e7b      	subs	r3, r7, #1
  405bb8:	9306      	str	r3, [sp, #24]
  405bba:	f100 8154 	bmi.w	405e66 <_dtoa_r+0x406>
  405bbe:	2300      	movs	r3, #0
  405bc0:	9308      	str	r3, [sp, #32]
  405bc2:	9b02      	ldr	r3, [sp, #8]
  405bc4:	2b00      	cmp	r3, #0
  405bc6:	f2c0 8145 	blt.w	405e54 <_dtoa_r+0x3f4>
  405bca:	9a06      	ldr	r2, [sp, #24]
  405bcc:	930d      	str	r3, [sp, #52]	; 0x34
  405bce:	4611      	mov	r1, r2
  405bd0:	4419      	add	r1, r3
  405bd2:	2300      	movs	r3, #0
  405bd4:	9106      	str	r1, [sp, #24]
  405bd6:	930c      	str	r3, [sp, #48]	; 0x30
  405bd8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bda:	2b09      	cmp	r3, #9
  405bdc:	d82a      	bhi.n	405c34 <_dtoa_r+0x1d4>
  405bde:	2b05      	cmp	r3, #5
  405be0:	f340 865b 	ble.w	40689a <_dtoa_r+0xe3a>
  405be4:	3b04      	subs	r3, #4
  405be6:	9324      	str	r3, [sp, #144]	; 0x90
  405be8:	2500      	movs	r5, #0
  405bea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bec:	3b02      	subs	r3, #2
  405bee:	2b03      	cmp	r3, #3
  405bf0:	f200 8642 	bhi.w	406878 <_dtoa_r+0xe18>
  405bf4:	e8df f013 	tbh	[pc, r3, lsl #1]
  405bf8:	02c903d4 	.word	0x02c903d4
  405bfc:	046103df 	.word	0x046103df
  405c00:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405c02:	9e19      	ldr	r6, [sp, #100]	; 0x64
  405c04:	443e      	add	r6, r7
  405c06:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405c0a:	2b20      	cmp	r3, #32
  405c0c:	f340 818e 	ble.w	405f2c <_dtoa_r+0x4cc>
  405c10:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  405c14:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405c18:	409d      	lsls	r5, r3
  405c1a:	fa2a f000 	lsr.w	r0, sl, r0
  405c1e:	4328      	orrs	r0, r5
  405c20:	f002 ffd2 	bl	408bc8 <__aeabi_ui2d>
  405c24:	2301      	movs	r3, #1
  405c26:	3e01      	subs	r6, #1
  405c28:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405c2c:	9314      	str	r3, [sp, #80]	; 0x50
  405c2e:	e781      	b.n	405b34 <_dtoa_r+0xd4>
  405c30:	483b      	ldr	r0, [pc, #236]	; (405d20 <_dtoa_r+0x2c0>)
  405c32:	e743      	b.n	405abc <_dtoa_r+0x5c>
  405c34:	2100      	movs	r1, #0
  405c36:	6461      	str	r1, [r4, #68]	; 0x44
  405c38:	4620      	mov	r0, r4
  405c3a:	9125      	str	r1, [sp, #148]	; 0x94
  405c3c:	f001 ff10 	bl	407a60 <_Balloc>
  405c40:	f04f 33ff 	mov.w	r3, #4294967295
  405c44:	930a      	str	r3, [sp, #40]	; 0x28
  405c46:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405c48:	930f      	str	r3, [sp, #60]	; 0x3c
  405c4a:	2301      	movs	r3, #1
  405c4c:	9004      	str	r0, [sp, #16]
  405c4e:	6420      	str	r0, [r4, #64]	; 0x40
  405c50:	9224      	str	r2, [sp, #144]	; 0x90
  405c52:	930b      	str	r3, [sp, #44]	; 0x2c
  405c54:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405c56:	2b00      	cmp	r3, #0
  405c58:	f2c0 80d9 	blt.w	405e0e <_dtoa_r+0x3ae>
  405c5c:	9a02      	ldr	r2, [sp, #8]
  405c5e:	2a0e      	cmp	r2, #14
  405c60:	f300 80d5 	bgt.w	405e0e <_dtoa_r+0x3ae>
  405c64:	4b2d      	ldr	r3, [pc, #180]	; (405d1c <_dtoa_r+0x2bc>)
  405c66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
  405c6e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  405c72:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405c74:	2b00      	cmp	r3, #0
  405c76:	f2c0 83ba 	blt.w	4063ee <_dtoa_r+0x98e>
  405c7a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405c7e:	4650      	mov	r0, sl
  405c80:	462a      	mov	r2, r5
  405c82:	4633      	mov	r3, r6
  405c84:	4659      	mov	r1, fp
  405c86:	f003 f93f 	bl	408f08 <__aeabi_ddiv>
  405c8a:	f003 fac3 	bl	409214 <__aeabi_d2iz>
  405c8e:	4680      	mov	r8, r0
  405c90:	f002 ffaa 	bl	408be8 <__aeabi_i2d>
  405c94:	462a      	mov	r2, r5
  405c96:	4633      	mov	r3, r6
  405c98:	f003 f80c 	bl	408cb4 <__aeabi_dmul>
  405c9c:	460b      	mov	r3, r1
  405c9e:	4602      	mov	r2, r0
  405ca0:	4659      	mov	r1, fp
  405ca2:	4650      	mov	r0, sl
  405ca4:	f002 fe52 	bl	40894c <__aeabi_dsub>
  405ca8:	9d04      	ldr	r5, [sp, #16]
  405caa:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405cae:	702b      	strb	r3, [r5, #0]
  405cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405cb2:	2b01      	cmp	r3, #1
  405cb4:	4606      	mov	r6, r0
  405cb6:	460f      	mov	r7, r1
  405cb8:	f105 0501 	add.w	r5, r5, #1
  405cbc:	d068      	beq.n	405d90 <_dtoa_r+0x330>
  405cbe:	2200      	movs	r2, #0
  405cc0:	4b18      	ldr	r3, [pc, #96]	; (405d24 <_dtoa_r+0x2c4>)
  405cc2:	f002 fff7 	bl	408cb4 <__aeabi_dmul>
  405cc6:	2200      	movs	r2, #0
  405cc8:	2300      	movs	r3, #0
  405cca:	4606      	mov	r6, r0
  405ccc:	460f      	mov	r7, r1
  405cce:	f003 fa59 	bl	409184 <__aeabi_dcmpeq>
  405cd2:	2800      	cmp	r0, #0
  405cd4:	f040 8088 	bne.w	405de8 <_dtoa_r+0x388>
  405cd8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405cdc:	f04f 0a00 	mov.w	sl, #0
  405ce0:	f8df b040 	ldr.w	fp, [pc, #64]	; 405d24 <_dtoa_r+0x2c4>
  405ce4:	940c      	str	r4, [sp, #48]	; 0x30
  405ce6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405cea:	e028      	b.n	405d3e <_dtoa_r+0x2de>
  405cec:	f3af 8000 	nop.w
  405cf0:	636f4361 	.word	0x636f4361
  405cf4:	3fd287a7 	.word	0x3fd287a7
  405cf8:	8b60c8b3 	.word	0x8b60c8b3
  405cfc:	3fc68a28 	.word	0x3fc68a28
  405d00:	509f79fb 	.word	0x509f79fb
  405d04:	3fd34413 	.word	0x3fd34413
  405d08:	7ff00000 	.word	0x7ff00000
  405d0c:	00409769 	.word	0x00409769
  405d10:	004097ac 	.word	0x004097ac
  405d14:	004097b8 	.word	0x004097b8
  405d18:	3ff80000 	.word	0x3ff80000
  405d1c:	004097f8 	.word	0x004097f8
  405d20:	00409768 	.word	0x00409768
  405d24:	40240000 	.word	0x40240000
  405d28:	f002 ffc4 	bl	408cb4 <__aeabi_dmul>
  405d2c:	2200      	movs	r2, #0
  405d2e:	2300      	movs	r3, #0
  405d30:	4606      	mov	r6, r0
  405d32:	460f      	mov	r7, r1
  405d34:	f003 fa26 	bl	409184 <__aeabi_dcmpeq>
  405d38:	2800      	cmp	r0, #0
  405d3a:	f040 83c1 	bne.w	4064c0 <_dtoa_r+0xa60>
  405d3e:	4642      	mov	r2, r8
  405d40:	464b      	mov	r3, r9
  405d42:	4630      	mov	r0, r6
  405d44:	4639      	mov	r1, r7
  405d46:	f003 f8df 	bl	408f08 <__aeabi_ddiv>
  405d4a:	f003 fa63 	bl	409214 <__aeabi_d2iz>
  405d4e:	4604      	mov	r4, r0
  405d50:	f002 ff4a 	bl	408be8 <__aeabi_i2d>
  405d54:	4642      	mov	r2, r8
  405d56:	464b      	mov	r3, r9
  405d58:	f002 ffac 	bl	408cb4 <__aeabi_dmul>
  405d5c:	4602      	mov	r2, r0
  405d5e:	460b      	mov	r3, r1
  405d60:	4630      	mov	r0, r6
  405d62:	4639      	mov	r1, r7
  405d64:	f002 fdf2 	bl	40894c <__aeabi_dsub>
  405d68:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405d6c:	9e04      	ldr	r6, [sp, #16]
  405d6e:	f805 eb01 	strb.w	lr, [r5], #1
  405d72:	eba5 0e06 	sub.w	lr, r5, r6
  405d76:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405d78:	45b6      	cmp	lr, r6
  405d7a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405d7e:	4652      	mov	r2, sl
  405d80:	465b      	mov	r3, fp
  405d82:	d1d1      	bne.n	405d28 <_dtoa_r+0x2c8>
  405d84:	46a0      	mov	r8, r4
  405d86:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405d8a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405d8c:	4606      	mov	r6, r0
  405d8e:	460f      	mov	r7, r1
  405d90:	4632      	mov	r2, r6
  405d92:	463b      	mov	r3, r7
  405d94:	4630      	mov	r0, r6
  405d96:	4639      	mov	r1, r7
  405d98:	f002 fdda 	bl	408950 <__adddf3>
  405d9c:	4606      	mov	r6, r0
  405d9e:	460f      	mov	r7, r1
  405da0:	4602      	mov	r2, r0
  405da2:	460b      	mov	r3, r1
  405da4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405da8:	f003 f9f6 	bl	409198 <__aeabi_dcmplt>
  405dac:	b948      	cbnz	r0, 405dc2 <_dtoa_r+0x362>
  405dae:	4632      	mov	r2, r6
  405db0:	463b      	mov	r3, r7
  405db2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405db6:	f003 f9e5 	bl	409184 <__aeabi_dcmpeq>
  405dba:	b1a8      	cbz	r0, 405de8 <_dtoa_r+0x388>
  405dbc:	f018 0f01 	tst.w	r8, #1
  405dc0:	d012      	beq.n	405de8 <_dtoa_r+0x388>
  405dc2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405dc6:	9a04      	ldr	r2, [sp, #16]
  405dc8:	1e6b      	subs	r3, r5, #1
  405dca:	e004      	b.n	405dd6 <_dtoa_r+0x376>
  405dcc:	429a      	cmp	r2, r3
  405dce:	f000 8401 	beq.w	4065d4 <_dtoa_r+0xb74>
  405dd2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405dd6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405dda:	f103 0501 	add.w	r5, r3, #1
  405dde:	d0f5      	beq.n	405dcc <_dtoa_r+0x36c>
  405de0:	f108 0801 	add.w	r8, r8, #1
  405de4:	f883 8000 	strb.w	r8, [r3]
  405de8:	4649      	mov	r1, r9
  405dea:	4620      	mov	r0, r4
  405dec:	f001 fe5e 	bl	407aac <_Bfree>
  405df0:	2200      	movs	r2, #0
  405df2:	9b02      	ldr	r3, [sp, #8]
  405df4:	702a      	strb	r2, [r5, #0]
  405df6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405df8:	3301      	adds	r3, #1
  405dfa:	6013      	str	r3, [r2, #0]
  405dfc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405dfe:	2b00      	cmp	r3, #0
  405e00:	f000 839e 	beq.w	406540 <_dtoa_r+0xae0>
  405e04:	9804      	ldr	r0, [sp, #16]
  405e06:	601d      	str	r5, [r3, #0]
  405e08:	b01b      	add	sp, #108	; 0x6c
  405e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e0e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405e10:	2a00      	cmp	r2, #0
  405e12:	d03e      	beq.n	405e92 <_dtoa_r+0x432>
  405e14:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405e16:	2a01      	cmp	r2, #1
  405e18:	f340 8311 	ble.w	40643e <_dtoa_r+0x9de>
  405e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405e1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405e20:	1e5f      	subs	r7, r3, #1
  405e22:	42ba      	cmp	r2, r7
  405e24:	f2c0 838f 	blt.w	406546 <_dtoa_r+0xae6>
  405e28:	1bd7      	subs	r7, r2, r7
  405e2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405e2c:	2b00      	cmp	r3, #0
  405e2e:	f2c0 848b 	blt.w	406748 <_dtoa_r+0xce8>
  405e32:	9d08      	ldr	r5, [sp, #32]
  405e34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405e36:	9a08      	ldr	r2, [sp, #32]
  405e38:	441a      	add	r2, r3
  405e3a:	9208      	str	r2, [sp, #32]
  405e3c:	9a06      	ldr	r2, [sp, #24]
  405e3e:	2101      	movs	r1, #1
  405e40:	441a      	add	r2, r3
  405e42:	4620      	mov	r0, r4
  405e44:	9206      	str	r2, [sp, #24]
  405e46:	f001 fecb 	bl	407be0 <__i2b>
  405e4a:	4606      	mov	r6, r0
  405e4c:	e024      	b.n	405e98 <_dtoa_r+0x438>
  405e4e:	2301      	movs	r3, #1
  405e50:	930e      	str	r3, [sp, #56]	; 0x38
  405e52:	e6af      	b.n	405bb4 <_dtoa_r+0x154>
  405e54:	9a08      	ldr	r2, [sp, #32]
  405e56:	9b02      	ldr	r3, [sp, #8]
  405e58:	1ad2      	subs	r2, r2, r3
  405e5a:	425b      	negs	r3, r3
  405e5c:	930c      	str	r3, [sp, #48]	; 0x30
  405e5e:	2300      	movs	r3, #0
  405e60:	9208      	str	r2, [sp, #32]
  405e62:	930d      	str	r3, [sp, #52]	; 0x34
  405e64:	e6b8      	b.n	405bd8 <_dtoa_r+0x178>
  405e66:	f1c7 0301 	rsb	r3, r7, #1
  405e6a:	9308      	str	r3, [sp, #32]
  405e6c:	2300      	movs	r3, #0
  405e6e:	9306      	str	r3, [sp, #24]
  405e70:	e6a7      	b.n	405bc2 <_dtoa_r+0x162>
  405e72:	9d02      	ldr	r5, [sp, #8]
  405e74:	4628      	mov	r0, r5
  405e76:	f002 feb7 	bl	408be8 <__aeabi_i2d>
  405e7a:	4602      	mov	r2, r0
  405e7c:	460b      	mov	r3, r1
  405e7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405e82:	f003 f97f 	bl	409184 <__aeabi_dcmpeq>
  405e86:	2800      	cmp	r0, #0
  405e88:	f47f ae80 	bne.w	405b8c <_dtoa_r+0x12c>
  405e8c:	1e6b      	subs	r3, r5, #1
  405e8e:	9302      	str	r3, [sp, #8]
  405e90:	e67c      	b.n	405b8c <_dtoa_r+0x12c>
  405e92:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405e94:	9d08      	ldr	r5, [sp, #32]
  405e96:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405e98:	2d00      	cmp	r5, #0
  405e9a:	dd0c      	ble.n	405eb6 <_dtoa_r+0x456>
  405e9c:	9906      	ldr	r1, [sp, #24]
  405e9e:	2900      	cmp	r1, #0
  405ea0:	460b      	mov	r3, r1
  405ea2:	dd08      	ble.n	405eb6 <_dtoa_r+0x456>
  405ea4:	42a9      	cmp	r1, r5
  405ea6:	9a08      	ldr	r2, [sp, #32]
  405ea8:	bfa8      	it	ge
  405eaa:	462b      	movge	r3, r5
  405eac:	1ad2      	subs	r2, r2, r3
  405eae:	1aed      	subs	r5, r5, r3
  405eb0:	1acb      	subs	r3, r1, r3
  405eb2:	9208      	str	r2, [sp, #32]
  405eb4:	9306      	str	r3, [sp, #24]
  405eb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405eb8:	b1d3      	cbz	r3, 405ef0 <_dtoa_r+0x490>
  405eba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405ebc:	2b00      	cmp	r3, #0
  405ebe:	f000 82b7 	beq.w	406430 <_dtoa_r+0x9d0>
  405ec2:	2f00      	cmp	r7, #0
  405ec4:	dd10      	ble.n	405ee8 <_dtoa_r+0x488>
  405ec6:	4631      	mov	r1, r6
  405ec8:	463a      	mov	r2, r7
  405eca:	4620      	mov	r0, r4
  405ecc:	f001 ff24 	bl	407d18 <__pow5mult>
  405ed0:	464a      	mov	r2, r9
  405ed2:	4601      	mov	r1, r0
  405ed4:	4606      	mov	r6, r0
  405ed6:	4620      	mov	r0, r4
  405ed8:	f001 fe8c 	bl	407bf4 <__multiply>
  405edc:	4649      	mov	r1, r9
  405ede:	4680      	mov	r8, r0
  405ee0:	4620      	mov	r0, r4
  405ee2:	f001 fde3 	bl	407aac <_Bfree>
  405ee6:	46c1      	mov	r9, r8
  405ee8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405eea:	1bda      	subs	r2, r3, r7
  405eec:	f040 82a1 	bne.w	406432 <_dtoa_r+0x9d2>
  405ef0:	2101      	movs	r1, #1
  405ef2:	4620      	mov	r0, r4
  405ef4:	f001 fe74 	bl	407be0 <__i2b>
  405ef8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405efa:	2b00      	cmp	r3, #0
  405efc:	4680      	mov	r8, r0
  405efe:	dd1c      	ble.n	405f3a <_dtoa_r+0x4da>
  405f00:	4601      	mov	r1, r0
  405f02:	461a      	mov	r2, r3
  405f04:	4620      	mov	r0, r4
  405f06:	f001 ff07 	bl	407d18 <__pow5mult>
  405f0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405f0c:	2b01      	cmp	r3, #1
  405f0e:	4680      	mov	r8, r0
  405f10:	f340 8254 	ble.w	4063bc <_dtoa_r+0x95c>
  405f14:	2300      	movs	r3, #0
  405f16:	930c      	str	r3, [sp, #48]	; 0x30
  405f18:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405f1c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405f20:	6918      	ldr	r0, [r3, #16]
  405f22:	f001 fe0d 	bl	407b40 <__hi0bits>
  405f26:	f1c0 0020 	rsb	r0, r0, #32
  405f2a:	e010      	b.n	405f4e <_dtoa_r+0x4ee>
  405f2c:	f1c3 0520 	rsb	r5, r3, #32
  405f30:	fa0a f005 	lsl.w	r0, sl, r5
  405f34:	e674      	b.n	405c20 <_dtoa_r+0x1c0>
  405f36:	900e      	str	r0, [sp, #56]	; 0x38
  405f38:	e63c      	b.n	405bb4 <_dtoa_r+0x154>
  405f3a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405f3c:	2b01      	cmp	r3, #1
  405f3e:	f340 8287 	ble.w	406450 <_dtoa_r+0x9f0>
  405f42:	2300      	movs	r3, #0
  405f44:	930c      	str	r3, [sp, #48]	; 0x30
  405f46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405f48:	2001      	movs	r0, #1
  405f4a:	2b00      	cmp	r3, #0
  405f4c:	d1e4      	bne.n	405f18 <_dtoa_r+0x4b8>
  405f4e:	9a06      	ldr	r2, [sp, #24]
  405f50:	4410      	add	r0, r2
  405f52:	f010 001f 	ands.w	r0, r0, #31
  405f56:	f000 80a1 	beq.w	40609c <_dtoa_r+0x63c>
  405f5a:	f1c0 0320 	rsb	r3, r0, #32
  405f5e:	2b04      	cmp	r3, #4
  405f60:	f340 849e 	ble.w	4068a0 <_dtoa_r+0xe40>
  405f64:	9b08      	ldr	r3, [sp, #32]
  405f66:	f1c0 001c 	rsb	r0, r0, #28
  405f6a:	4403      	add	r3, r0
  405f6c:	9308      	str	r3, [sp, #32]
  405f6e:	4613      	mov	r3, r2
  405f70:	4403      	add	r3, r0
  405f72:	4405      	add	r5, r0
  405f74:	9306      	str	r3, [sp, #24]
  405f76:	9b08      	ldr	r3, [sp, #32]
  405f78:	2b00      	cmp	r3, #0
  405f7a:	dd05      	ble.n	405f88 <_dtoa_r+0x528>
  405f7c:	4649      	mov	r1, r9
  405f7e:	461a      	mov	r2, r3
  405f80:	4620      	mov	r0, r4
  405f82:	f001 ff19 	bl	407db8 <__lshift>
  405f86:	4681      	mov	r9, r0
  405f88:	9b06      	ldr	r3, [sp, #24]
  405f8a:	2b00      	cmp	r3, #0
  405f8c:	dd05      	ble.n	405f9a <_dtoa_r+0x53a>
  405f8e:	4641      	mov	r1, r8
  405f90:	461a      	mov	r2, r3
  405f92:	4620      	mov	r0, r4
  405f94:	f001 ff10 	bl	407db8 <__lshift>
  405f98:	4680      	mov	r8, r0
  405f9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405f9c:	2b00      	cmp	r3, #0
  405f9e:	f040 8086 	bne.w	4060ae <_dtoa_r+0x64e>
  405fa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405fa4:	2b00      	cmp	r3, #0
  405fa6:	f340 8266 	ble.w	406476 <_dtoa_r+0xa16>
  405faa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405fac:	2b00      	cmp	r3, #0
  405fae:	f000 8098 	beq.w	4060e2 <_dtoa_r+0x682>
  405fb2:	2d00      	cmp	r5, #0
  405fb4:	dd05      	ble.n	405fc2 <_dtoa_r+0x562>
  405fb6:	4631      	mov	r1, r6
  405fb8:	462a      	mov	r2, r5
  405fba:	4620      	mov	r0, r4
  405fbc:	f001 fefc 	bl	407db8 <__lshift>
  405fc0:	4606      	mov	r6, r0
  405fc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405fc4:	2b00      	cmp	r3, #0
  405fc6:	f040 8337 	bne.w	406638 <_dtoa_r+0xbd8>
  405fca:	9606      	str	r6, [sp, #24]
  405fcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405fce:	9a04      	ldr	r2, [sp, #16]
  405fd0:	f8dd b018 	ldr.w	fp, [sp, #24]
  405fd4:	3b01      	subs	r3, #1
  405fd6:	18d3      	adds	r3, r2, r3
  405fd8:	930b      	str	r3, [sp, #44]	; 0x2c
  405fda:	f00a 0301 	and.w	r3, sl, #1
  405fde:	930c      	str	r3, [sp, #48]	; 0x30
  405fe0:	4617      	mov	r7, r2
  405fe2:	46c2      	mov	sl, r8
  405fe4:	4651      	mov	r1, sl
  405fe6:	4648      	mov	r0, r9
  405fe8:	f7ff fca4 	bl	405934 <quorem>
  405fec:	4631      	mov	r1, r6
  405fee:	4605      	mov	r5, r0
  405ff0:	4648      	mov	r0, r9
  405ff2:	f001 ff33 	bl	407e5c <__mcmp>
  405ff6:	465a      	mov	r2, fp
  405ff8:	900a      	str	r0, [sp, #40]	; 0x28
  405ffa:	4651      	mov	r1, sl
  405ffc:	4620      	mov	r0, r4
  405ffe:	f001 ff49 	bl	407e94 <__mdiff>
  406002:	68c2      	ldr	r2, [r0, #12]
  406004:	4680      	mov	r8, r0
  406006:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40600a:	2a00      	cmp	r2, #0
  40600c:	f040 822b 	bne.w	406466 <_dtoa_r+0xa06>
  406010:	4601      	mov	r1, r0
  406012:	4648      	mov	r0, r9
  406014:	9308      	str	r3, [sp, #32]
  406016:	f001 ff21 	bl	407e5c <__mcmp>
  40601a:	4641      	mov	r1, r8
  40601c:	9006      	str	r0, [sp, #24]
  40601e:	4620      	mov	r0, r4
  406020:	f001 fd44 	bl	407aac <_Bfree>
  406024:	9a06      	ldr	r2, [sp, #24]
  406026:	9b08      	ldr	r3, [sp, #32]
  406028:	b932      	cbnz	r2, 406038 <_dtoa_r+0x5d8>
  40602a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40602c:	b921      	cbnz	r1, 406038 <_dtoa_r+0x5d8>
  40602e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406030:	2a00      	cmp	r2, #0
  406032:	f000 83ef 	beq.w	406814 <_dtoa_r+0xdb4>
  406036:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406038:	990a      	ldr	r1, [sp, #40]	; 0x28
  40603a:	2900      	cmp	r1, #0
  40603c:	f2c0 829f 	blt.w	40657e <_dtoa_r+0xb1e>
  406040:	d105      	bne.n	40604e <_dtoa_r+0x5ee>
  406042:	9924      	ldr	r1, [sp, #144]	; 0x90
  406044:	b919      	cbnz	r1, 40604e <_dtoa_r+0x5ee>
  406046:	990c      	ldr	r1, [sp, #48]	; 0x30
  406048:	2900      	cmp	r1, #0
  40604a:	f000 8298 	beq.w	40657e <_dtoa_r+0xb1e>
  40604e:	2a00      	cmp	r2, #0
  406050:	f300 8306 	bgt.w	406660 <_dtoa_r+0xc00>
  406054:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406056:	703b      	strb	r3, [r7, #0]
  406058:	f107 0801 	add.w	r8, r7, #1
  40605c:	4297      	cmp	r7, r2
  40605e:	4645      	mov	r5, r8
  406060:	f000 830c 	beq.w	40667c <_dtoa_r+0xc1c>
  406064:	4649      	mov	r1, r9
  406066:	2300      	movs	r3, #0
  406068:	220a      	movs	r2, #10
  40606a:	4620      	mov	r0, r4
  40606c:	f001 fd28 	bl	407ac0 <__multadd>
  406070:	455e      	cmp	r6, fp
  406072:	4681      	mov	r9, r0
  406074:	4631      	mov	r1, r6
  406076:	f04f 0300 	mov.w	r3, #0
  40607a:	f04f 020a 	mov.w	r2, #10
  40607e:	4620      	mov	r0, r4
  406080:	f000 81eb 	beq.w	40645a <_dtoa_r+0x9fa>
  406084:	f001 fd1c 	bl	407ac0 <__multadd>
  406088:	4659      	mov	r1, fp
  40608a:	4606      	mov	r6, r0
  40608c:	2300      	movs	r3, #0
  40608e:	220a      	movs	r2, #10
  406090:	4620      	mov	r0, r4
  406092:	f001 fd15 	bl	407ac0 <__multadd>
  406096:	4647      	mov	r7, r8
  406098:	4683      	mov	fp, r0
  40609a:	e7a3      	b.n	405fe4 <_dtoa_r+0x584>
  40609c:	201c      	movs	r0, #28
  40609e:	9b08      	ldr	r3, [sp, #32]
  4060a0:	4403      	add	r3, r0
  4060a2:	9308      	str	r3, [sp, #32]
  4060a4:	9b06      	ldr	r3, [sp, #24]
  4060a6:	4403      	add	r3, r0
  4060a8:	4405      	add	r5, r0
  4060aa:	9306      	str	r3, [sp, #24]
  4060ac:	e763      	b.n	405f76 <_dtoa_r+0x516>
  4060ae:	4641      	mov	r1, r8
  4060b0:	4648      	mov	r0, r9
  4060b2:	f001 fed3 	bl	407e5c <__mcmp>
  4060b6:	2800      	cmp	r0, #0
  4060b8:	f6bf af73 	bge.w	405fa2 <_dtoa_r+0x542>
  4060bc:	9f02      	ldr	r7, [sp, #8]
  4060be:	4649      	mov	r1, r9
  4060c0:	2300      	movs	r3, #0
  4060c2:	220a      	movs	r2, #10
  4060c4:	4620      	mov	r0, r4
  4060c6:	3f01      	subs	r7, #1
  4060c8:	9702      	str	r7, [sp, #8]
  4060ca:	f001 fcf9 	bl	407ac0 <__multadd>
  4060ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4060d0:	4681      	mov	r9, r0
  4060d2:	2b00      	cmp	r3, #0
  4060d4:	f040 83b6 	bne.w	406844 <_dtoa_r+0xde4>
  4060d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4060da:	2b00      	cmp	r3, #0
  4060dc:	f340 83bf 	ble.w	40685e <_dtoa_r+0xdfe>
  4060e0:	930a      	str	r3, [sp, #40]	; 0x28
  4060e2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4060e6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4060e8:	465d      	mov	r5, fp
  4060ea:	e002      	b.n	4060f2 <_dtoa_r+0x692>
  4060ec:	f001 fce8 	bl	407ac0 <__multadd>
  4060f0:	4681      	mov	r9, r0
  4060f2:	4641      	mov	r1, r8
  4060f4:	4648      	mov	r0, r9
  4060f6:	f7ff fc1d 	bl	405934 <quorem>
  4060fa:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4060fe:	f805 ab01 	strb.w	sl, [r5], #1
  406102:	eba5 030b 	sub.w	r3, r5, fp
  406106:	42bb      	cmp	r3, r7
  406108:	f04f 020a 	mov.w	r2, #10
  40610c:	f04f 0300 	mov.w	r3, #0
  406110:	4649      	mov	r1, r9
  406112:	4620      	mov	r0, r4
  406114:	dbea      	blt.n	4060ec <_dtoa_r+0x68c>
  406116:	9b04      	ldr	r3, [sp, #16]
  406118:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40611a:	2a01      	cmp	r2, #1
  40611c:	bfac      	ite	ge
  40611e:	189b      	addge	r3, r3, r2
  406120:	3301      	addlt	r3, #1
  406122:	461d      	mov	r5, r3
  406124:	f04f 0b00 	mov.w	fp, #0
  406128:	4649      	mov	r1, r9
  40612a:	2201      	movs	r2, #1
  40612c:	4620      	mov	r0, r4
  40612e:	f001 fe43 	bl	407db8 <__lshift>
  406132:	4641      	mov	r1, r8
  406134:	4681      	mov	r9, r0
  406136:	f001 fe91 	bl	407e5c <__mcmp>
  40613a:	2800      	cmp	r0, #0
  40613c:	f340 823d 	ble.w	4065ba <_dtoa_r+0xb5a>
  406140:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  406144:	9904      	ldr	r1, [sp, #16]
  406146:	1e6b      	subs	r3, r5, #1
  406148:	e004      	b.n	406154 <_dtoa_r+0x6f4>
  40614a:	428b      	cmp	r3, r1
  40614c:	f000 81ae 	beq.w	4064ac <_dtoa_r+0xa4c>
  406150:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  406154:	2a39      	cmp	r2, #57	; 0x39
  406156:	f103 0501 	add.w	r5, r3, #1
  40615a:	d0f6      	beq.n	40614a <_dtoa_r+0x6ea>
  40615c:	3201      	adds	r2, #1
  40615e:	701a      	strb	r2, [r3, #0]
  406160:	4641      	mov	r1, r8
  406162:	4620      	mov	r0, r4
  406164:	f001 fca2 	bl	407aac <_Bfree>
  406168:	2e00      	cmp	r6, #0
  40616a:	f43f ae3d 	beq.w	405de8 <_dtoa_r+0x388>
  40616e:	f1bb 0f00 	cmp.w	fp, #0
  406172:	d005      	beq.n	406180 <_dtoa_r+0x720>
  406174:	45b3      	cmp	fp, r6
  406176:	d003      	beq.n	406180 <_dtoa_r+0x720>
  406178:	4659      	mov	r1, fp
  40617a:	4620      	mov	r0, r4
  40617c:	f001 fc96 	bl	407aac <_Bfree>
  406180:	4631      	mov	r1, r6
  406182:	4620      	mov	r0, r4
  406184:	f001 fc92 	bl	407aac <_Bfree>
  406188:	e62e      	b.n	405de8 <_dtoa_r+0x388>
  40618a:	2300      	movs	r3, #0
  40618c:	930b      	str	r3, [sp, #44]	; 0x2c
  40618e:	9b02      	ldr	r3, [sp, #8]
  406190:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406192:	4413      	add	r3, r2
  406194:	930f      	str	r3, [sp, #60]	; 0x3c
  406196:	3301      	adds	r3, #1
  406198:	2b01      	cmp	r3, #1
  40619a:	461f      	mov	r7, r3
  40619c:	461e      	mov	r6, r3
  40619e:	930a      	str	r3, [sp, #40]	; 0x28
  4061a0:	bfb8      	it	lt
  4061a2:	2701      	movlt	r7, #1
  4061a4:	2100      	movs	r1, #0
  4061a6:	2f17      	cmp	r7, #23
  4061a8:	6461      	str	r1, [r4, #68]	; 0x44
  4061aa:	d90a      	bls.n	4061c2 <_dtoa_r+0x762>
  4061ac:	2201      	movs	r2, #1
  4061ae:	2304      	movs	r3, #4
  4061b0:	005b      	lsls	r3, r3, #1
  4061b2:	f103 0014 	add.w	r0, r3, #20
  4061b6:	4287      	cmp	r7, r0
  4061b8:	4611      	mov	r1, r2
  4061ba:	f102 0201 	add.w	r2, r2, #1
  4061be:	d2f7      	bcs.n	4061b0 <_dtoa_r+0x750>
  4061c0:	6461      	str	r1, [r4, #68]	; 0x44
  4061c2:	4620      	mov	r0, r4
  4061c4:	f001 fc4c 	bl	407a60 <_Balloc>
  4061c8:	2e0e      	cmp	r6, #14
  4061ca:	9004      	str	r0, [sp, #16]
  4061cc:	6420      	str	r0, [r4, #64]	; 0x40
  4061ce:	f63f ad41 	bhi.w	405c54 <_dtoa_r+0x1f4>
  4061d2:	2d00      	cmp	r5, #0
  4061d4:	f43f ad3e 	beq.w	405c54 <_dtoa_r+0x1f4>
  4061d8:	9902      	ldr	r1, [sp, #8]
  4061da:	2900      	cmp	r1, #0
  4061dc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4061e0:	f340 8202 	ble.w	4065e8 <_dtoa_r+0xb88>
  4061e4:	4bb8      	ldr	r3, [pc, #736]	; (4064c8 <_dtoa_r+0xa68>)
  4061e6:	f001 020f 	and.w	r2, r1, #15
  4061ea:	110d      	asrs	r5, r1, #4
  4061ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4061f0:	06e9      	lsls	r1, r5, #27
  4061f2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4061f6:	f140 81ae 	bpl.w	406556 <_dtoa_r+0xaf6>
  4061fa:	4bb4      	ldr	r3, [pc, #720]	; (4064cc <_dtoa_r+0xa6c>)
  4061fc:	4650      	mov	r0, sl
  4061fe:	4659      	mov	r1, fp
  406200:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406204:	f002 fe80 	bl	408f08 <__aeabi_ddiv>
  406208:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40620c:	f005 050f 	and.w	r5, r5, #15
  406210:	f04f 0a03 	mov.w	sl, #3
  406214:	b18d      	cbz	r5, 40623a <_dtoa_r+0x7da>
  406216:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4064cc <_dtoa_r+0xa6c>
  40621a:	07ea      	lsls	r2, r5, #31
  40621c:	d509      	bpl.n	406232 <_dtoa_r+0x7d2>
  40621e:	4630      	mov	r0, r6
  406220:	4639      	mov	r1, r7
  406222:	e9d8 2300 	ldrd	r2, r3, [r8]
  406226:	f002 fd45 	bl	408cb4 <__aeabi_dmul>
  40622a:	f10a 0a01 	add.w	sl, sl, #1
  40622e:	4606      	mov	r6, r0
  406230:	460f      	mov	r7, r1
  406232:	106d      	asrs	r5, r5, #1
  406234:	f108 0808 	add.w	r8, r8, #8
  406238:	d1ef      	bne.n	40621a <_dtoa_r+0x7ba>
  40623a:	463b      	mov	r3, r7
  40623c:	4632      	mov	r2, r6
  40623e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  406242:	f002 fe61 	bl	408f08 <__aeabi_ddiv>
  406246:	4607      	mov	r7, r0
  406248:	4688      	mov	r8, r1
  40624a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40624c:	b143      	cbz	r3, 406260 <_dtoa_r+0x800>
  40624e:	2200      	movs	r2, #0
  406250:	4b9f      	ldr	r3, [pc, #636]	; (4064d0 <_dtoa_r+0xa70>)
  406252:	4638      	mov	r0, r7
  406254:	4641      	mov	r1, r8
  406256:	f002 ff9f 	bl	409198 <__aeabi_dcmplt>
  40625a:	2800      	cmp	r0, #0
  40625c:	f040 8286 	bne.w	40676c <_dtoa_r+0xd0c>
  406260:	4650      	mov	r0, sl
  406262:	f002 fcc1 	bl	408be8 <__aeabi_i2d>
  406266:	463a      	mov	r2, r7
  406268:	4643      	mov	r3, r8
  40626a:	f002 fd23 	bl	408cb4 <__aeabi_dmul>
  40626e:	4b99      	ldr	r3, [pc, #612]	; (4064d4 <_dtoa_r+0xa74>)
  406270:	2200      	movs	r2, #0
  406272:	f002 fb6d 	bl	408950 <__adddf3>
  406276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406278:	4605      	mov	r5, r0
  40627a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40627e:	2b00      	cmp	r3, #0
  406280:	f000 813e 	beq.w	406500 <_dtoa_r+0xaa0>
  406284:	9b02      	ldr	r3, [sp, #8]
  406286:	9315      	str	r3, [sp, #84]	; 0x54
  406288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40628a:	9312      	str	r3, [sp, #72]	; 0x48
  40628c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40628e:	2b00      	cmp	r3, #0
  406290:	f000 81fa 	beq.w	406688 <_dtoa_r+0xc28>
  406294:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406296:	4b8c      	ldr	r3, [pc, #560]	; (4064c8 <_dtoa_r+0xa68>)
  406298:	498f      	ldr	r1, [pc, #572]	; (4064d8 <_dtoa_r+0xa78>)
  40629a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40629e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4062a2:	2000      	movs	r0, #0
  4062a4:	f002 fe30 	bl	408f08 <__aeabi_ddiv>
  4062a8:	462a      	mov	r2, r5
  4062aa:	4633      	mov	r3, r6
  4062ac:	f002 fb4e 	bl	40894c <__aeabi_dsub>
  4062b0:	4682      	mov	sl, r0
  4062b2:	468b      	mov	fp, r1
  4062b4:	4638      	mov	r0, r7
  4062b6:	4641      	mov	r1, r8
  4062b8:	f002 ffac 	bl	409214 <__aeabi_d2iz>
  4062bc:	4605      	mov	r5, r0
  4062be:	f002 fc93 	bl	408be8 <__aeabi_i2d>
  4062c2:	4602      	mov	r2, r0
  4062c4:	460b      	mov	r3, r1
  4062c6:	4638      	mov	r0, r7
  4062c8:	4641      	mov	r1, r8
  4062ca:	f002 fb3f 	bl	40894c <__aeabi_dsub>
  4062ce:	3530      	adds	r5, #48	; 0x30
  4062d0:	fa5f f885 	uxtb.w	r8, r5
  4062d4:	9d04      	ldr	r5, [sp, #16]
  4062d6:	4606      	mov	r6, r0
  4062d8:	460f      	mov	r7, r1
  4062da:	f885 8000 	strb.w	r8, [r5]
  4062de:	4602      	mov	r2, r0
  4062e0:	460b      	mov	r3, r1
  4062e2:	4650      	mov	r0, sl
  4062e4:	4659      	mov	r1, fp
  4062e6:	3501      	adds	r5, #1
  4062e8:	f002 ff74 	bl	4091d4 <__aeabi_dcmpgt>
  4062ec:	2800      	cmp	r0, #0
  4062ee:	d154      	bne.n	40639a <_dtoa_r+0x93a>
  4062f0:	4632      	mov	r2, r6
  4062f2:	463b      	mov	r3, r7
  4062f4:	2000      	movs	r0, #0
  4062f6:	4976      	ldr	r1, [pc, #472]	; (4064d0 <_dtoa_r+0xa70>)
  4062f8:	f002 fb28 	bl	40894c <__aeabi_dsub>
  4062fc:	4602      	mov	r2, r0
  4062fe:	460b      	mov	r3, r1
  406300:	4650      	mov	r0, sl
  406302:	4659      	mov	r1, fp
  406304:	f002 ff66 	bl	4091d4 <__aeabi_dcmpgt>
  406308:	2800      	cmp	r0, #0
  40630a:	f040 8270 	bne.w	4067ee <_dtoa_r+0xd8e>
  40630e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406310:	2a01      	cmp	r2, #1
  406312:	f000 8111 	beq.w	406538 <_dtoa_r+0xad8>
  406316:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406318:	9a04      	ldr	r2, [sp, #16]
  40631a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40631e:	4413      	add	r3, r2
  406320:	4699      	mov	r9, r3
  406322:	e00d      	b.n	406340 <_dtoa_r+0x8e0>
  406324:	2000      	movs	r0, #0
  406326:	496a      	ldr	r1, [pc, #424]	; (4064d0 <_dtoa_r+0xa70>)
  406328:	f002 fb10 	bl	40894c <__aeabi_dsub>
  40632c:	4652      	mov	r2, sl
  40632e:	465b      	mov	r3, fp
  406330:	f002 ff32 	bl	409198 <__aeabi_dcmplt>
  406334:	2800      	cmp	r0, #0
  406336:	f040 8258 	bne.w	4067ea <_dtoa_r+0xd8a>
  40633a:	454d      	cmp	r5, r9
  40633c:	f000 80fa 	beq.w	406534 <_dtoa_r+0xad4>
  406340:	4650      	mov	r0, sl
  406342:	4659      	mov	r1, fp
  406344:	2200      	movs	r2, #0
  406346:	4b65      	ldr	r3, [pc, #404]	; (4064dc <_dtoa_r+0xa7c>)
  406348:	f002 fcb4 	bl	408cb4 <__aeabi_dmul>
  40634c:	2200      	movs	r2, #0
  40634e:	4b63      	ldr	r3, [pc, #396]	; (4064dc <_dtoa_r+0xa7c>)
  406350:	4682      	mov	sl, r0
  406352:	468b      	mov	fp, r1
  406354:	4630      	mov	r0, r6
  406356:	4639      	mov	r1, r7
  406358:	f002 fcac 	bl	408cb4 <__aeabi_dmul>
  40635c:	460f      	mov	r7, r1
  40635e:	4606      	mov	r6, r0
  406360:	f002 ff58 	bl	409214 <__aeabi_d2iz>
  406364:	4680      	mov	r8, r0
  406366:	f002 fc3f 	bl	408be8 <__aeabi_i2d>
  40636a:	4602      	mov	r2, r0
  40636c:	460b      	mov	r3, r1
  40636e:	4630      	mov	r0, r6
  406370:	4639      	mov	r1, r7
  406372:	f002 faeb 	bl	40894c <__aeabi_dsub>
  406376:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40637a:	fa5f f888 	uxtb.w	r8, r8
  40637e:	4652      	mov	r2, sl
  406380:	465b      	mov	r3, fp
  406382:	f805 8b01 	strb.w	r8, [r5], #1
  406386:	4606      	mov	r6, r0
  406388:	460f      	mov	r7, r1
  40638a:	f002 ff05 	bl	409198 <__aeabi_dcmplt>
  40638e:	4632      	mov	r2, r6
  406390:	463b      	mov	r3, r7
  406392:	2800      	cmp	r0, #0
  406394:	d0c6      	beq.n	406324 <_dtoa_r+0x8c4>
  406396:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40639a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40639c:	9302      	str	r3, [sp, #8]
  40639e:	e523      	b.n	405de8 <_dtoa_r+0x388>
  4063a0:	2300      	movs	r3, #0
  4063a2:	930b      	str	r3, [sp, #44]	; 0x2c
  4063a4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4063a6:	2b00      	cmp	r3, #0
  4063a8:	f340 80dc 	ble.w	406564 <_dtoa_r+0xb04>
  4063ac:	461f      	mov	r7, r3
  4063ae:	461e      	mov	r6, r3
  4063b0:	930f      	str	r3, [sp, #60]	; 0x3c
  4063b2:	930a      	str	r3, [sp, #40]	; 0x28
  4063b4:	e6f6      	b.n	4061a4 <_dtoa_r+0x744>
  4063b6:	2301      	movs	r3, #1
  4063b8:	930b      	str	r3, [sp, #44]	; 0x2c
  4063ba:	e7f3      	b.n	4063a4 <_dtoa_r+0x944>
  4063bc:	f1ba 0f00 	cmp.w	sl, #0
  4063c0:	f47f ada8 	bne.w	405f14 <_dtoa_r+0x4b4>
  4063c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4063c8:	2b00      	cmp	r3, #0
  4063ca:	f47f adba 	bne.w	405f42 <_dtoa_r+0x4e2>
  4063ce:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4063d2:	0d3f      	lsrs	r7, r7, #20
  4063d4:	053f      	lsls	r7, r7, #20
  4063d6:	2f00      	cmp	r7, #0
  4063d8:	f000 820d 	beq.w	4067f6 <_dtoa_r+0xd96>
  4063dc:	9b08      	ldr	r3, [sp, #32]
  4063de:	3301      	adds	r3, #1
  4063e0:	9308      	str	r3, [sp, #32]
  4063e2:	9b06      	ldr	r3, [sp, #24]
  4063e4:	3301      	adds	r3, #1
  4063e6:	9306      	str	r3, [sp, #24]
  4063e8:	2301      	movs	r3, #1
  4063ea:	930c      	str	r3, [sp, #48]	; 0x30
  4063ec:	e5ab      	b.n	405f46 <_dtoa_r+0x4e6>
  4063ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4063f0:	2b00      	cmp	r3, #0
  4063f2:	f73f ac42 	bgt.w	405c7a <_dtoa_r+0x21a>
  4063f6:	f040 8221 	bne.w	40683c <_dtoa_r+0xddc>
  4063fa:	2200      	movs	r2, #0
  4063fc:	4b38      	ldr	r3, [pc, #224]	; (4064e0 <_dtoa_r+0xa80>)
  4063fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406402:	f002 fc57 	bl	408cb4 <__aeabi_dmul>
  406406:	4652      	mov	r2, sl
  406408:	465b      	mov	r3, fp
  40640a:	f002 fed9 	bl	4091c0 <__aeabi_dcmpge>
  40640e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  406412:	4646      	mov	r6, r8
  406414:	2800      	cmp	r0, #0
  406416:	d041      	beq.n	40649c <_dtoa_r+0xa3c>
  406418:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40641a:	9d04      	ldr	r5, [sp, #16]
  40641c:	43db      	mvns	r3, r3
  40641e:	9302      	str	r3, [sp, #8]
  406420:	4641      	mov	r1, r8
  406422:	4620      	mov	r0, r4
  406424:	f001 fb42 	bl	407aac <_Bfree>
  406428:	2e00      	cmp	r6, #0
  40642a:	f43f acdd 	beq.w	405de8 <_dtoa_r+0x388>
  40642e:	e6a7      	b.n	406180 <_dtoa_r+0x720>
  406430:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406432:	4649      	mov	r1, r9
  406434:	4620      	mov	r0, r4
  406436:	f001 fc6f 	bl	407d18 <__pow5mult>
  40643a:	4681      	mov	r9, r0
  40643c:	e558      	b.n	405ef0 <_dtoa_r+0x490>
  40643e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406440:	2a00      	cmp	r2, #0
  406442:	f000 8187 	beq.w	406754 <_dtoa_r+0xcf4>
  406446:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40644a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40644c:	9d08      	ldr	r5, [sp, #32]
  40644e:	e4f2      	b.n	405e36 <_dtoa_r+0x3d6>
  406450:	f1ba 0f00 	cmp.w	sl, #0
  406454:	f47f ad75 	bne.w	405f42 <_dtoa_r+0x4e2>
  406458:	e7b4      	b.n	4063c4 <_dtoa_r+0x964>
  40645a:	f001 fb31 	bl	407ac0 <__multadd>
  40645e:	4647      	mov	r7, r8
  406460:	4606      	mov	r6, r0
  406462:	4683      	mov	fp, r0
  406464:	e5be      	b.n	405fe4 <_dtoa_r+0x584>
  406466:	4601      	mov	r1, r0
  406468:	4620      	mov	r0, r4
  40646a:	9306      	str	r3, [sp, #24]
  40646c:	f001 fb1e 	bl	407aac <_Bfree>
  406470:	2201      	movs	r2, #1
  406472:	9b06      	ldr	r3, [sp, #24]
  406474:	e5e0      	b.n	406038 <_dtoa_r+0x5d8>
  406476:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406478:	2b02      	cmp	r3, #2
  40647a:	f77f ad96 	ble.w	405faa <_dtoa_r+0x54a>
  40647e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406480:	2b00      	cmp	r3, #0
  406482:	d1c9      	bne.n	406418 <_dtoa_r+0x9b8>
  406484:	4641      	mov	r1, r8
  406486:	2205      	movs	r2, #5
  406488:	4620      	mov	r0, r4
  40648a:	f001 fb19 	bl	407ac0 <__multadd>
  40648e:	4601      	mov	r1, r0
  406490:	4680      	mov	r8, r0
  406492:	4648      	mov	r0, r9
  406494:	f001 fce2 	bl	407e5c <__mcmp>
  406498:	2800      	cmp	r0, #0
  40649a:	ddbd      	ble.n	406418 <_dtoa_r+0x9b8>
  40649c:	9a02      	ldr	r2, [sp, #8]
  40649e:	9904      	ldr	r1, [sp, #16]
  4064a0:	2331      	movs	r3, #49	; 0x31
  4064a2:	3201      	adds	r2, #1
  4064a4:	9202      	str	r2, [sp, #8]
  4064a6:	700b      	strb	r3, [r1, #0]
  4064a8:	1c4d      	adds	r5, r1, #1
  4064aa:	e7b9      	b.n	406420 <_dtoa_r+0x9c0>
  4064ac:	9a02      	ldr	r2, [sp, #8]
  4064ae:	3201      	adds	r2, #1
  4064b0:	9202      	str	r2, [sp, #8]
  4064b2:	9a04      	ldr	r2, [sp, #16]
  4064b4:	2331      	movs	r3, #49	; 0x31
  4064b6:	7013      	strb	r3, [r2, #0]
  4064b8:	e652      	b.n	406160 <_dtoa_r+0x700>
  4064ba:	2301      	movs	r3, #1
  4064bc:	930b      	str	r3, [sp, #44]	; 0x2c
  4064be:	e666      	b.n	40618e <_dtoa_r+0x72e>
  4064c0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4064c4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4064c6:	e48f      	b.n	405de8 <_dtoa_r+0x388>
  4064c8:	004097f8 	.word	0x004097f8
  4064cc:	004097d0 	.word	0x004097d0
  4064d0:	3ff00000 	.word	0x3ff00000
  4064d4:	401c0000 	.word	0x401c0000
  4064d8:	3fe00000 	.word	0x3fe00000
  4064dc:	40240000 	.word	0x40240000
  4064e0:	40140000 	.word	0x40140000
  4064e4:	4650      	mov	r0, sl
  4064e6:	f002 fb7f 	bl	408be8 <__aeabi_i2d>
  4064ea:	463a      	mov	r2, r7
  4064ec:	4643      	mov	r3, r8
  4064ee:	f002 fbe1 	bl	408cb4 <__aeabi_dmul>
  4064f2:	2200      	movs	r2, #0
  4064f4:	4bc1      	ldr	r3, [pc, #772]	; (4067fc <_dtoa_r+0xd9c>)
  4064f6:	f002 fa2b 	bl	408950 <__adddf3>
  4064fa:	4605      	mov	r5, r0
  4064fc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406500:	4641      	mov	r1, r8
  406502:	2200      	movs	r2, #0
  406504:	4bbe      	ldr	r3, [pc, #760]	; (406800 <_dtoa_r+0xda0>)
  406506:	4638      	mov	r0, r7
  406508:	f002 fa20 	bl	40894c <__aeabi_dsub>
  40650c:	462a      	mov	r2, r5
  40650e:	4633      	mov	r3, r6
  406510:	4682      	mov	sl, r0
  406512:	468b      	mov	fp, r1
  406514:	f002 fe5e 	bl	4091d4 <__aeabi_dcmpgt>
  406518:	4680      	mov	r8, r0
  40651a:	2800      	cmp	r0, #0
  40651c:	f040 8110 	bne.w	406740 <_dtoa_r+0xce0>
  406520:	462a      	mov	r2, r5
  406522:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  406526:	4650      	mov	r0, sl
  406528:	4659      	mov	r1, fp
  40652a:	f002 fe35 	bl	409198 <__aeabi_dcmplt>
  40652e:	b118      	cbz	r0, 406538 <_dtoa_r+0xad8>
  406530:	4646      	mov	r6, r8
  406532:	e771      	b.n	406418 <_dtoa_r+0x9b8>
  406534:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406538:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40653c:	f7ff bb8a 	b.w	405c54 <_dtoa_r+0x1f4>
  406540:	9804      	ldr	r0, [sp, #16]
  406542:	f7ff babb 	b.w	405abc <_dtoa_r+0x5c>
  406546:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406548:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40654a:	970c      	str	r7, [sp, #48]	; 0x30
  40654c:	1afb      	subs	r3, r7, r3
  40654e:	441a      	add	r2, r3
  406550:	920d      	str	r2, [sp, #52]	; 0x34
  406552:	2700      	movs	r7, #0
  406554:	e469      	b.n	405e2a <_dtoa_r+0x3ca>
  406556:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40655a:	f04f 0a02 	mov.w	sl, #2
  40655e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  406562:	e657      	b.n	406214 <_dtoa_r+0x7b4>
  406564:	2100      	movs	r1, #0
  406566:	2301      	movs	r3, #1
  406568:	6461      	str	r1, [r4, #68]	; 0x44
  40656a:	4620      	mov	r0, r4
  40656c:	9325      	str	r3, [sp, #148]	; 0x94
  40656e:	f001 fa77 	bl	407a60 <_Balloc>
  406572:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406574:	9004      	str	r0, [sp, #16]
  406576:	6420      	str	r0, [r4, #64]	; 0x40
  406578:	930a      	str	r3, [sp, #40]	; 0x28
  40657a:	930f      	str	r3, [sp, #60]	; 0x3c
  40657c:	e629      	b.n	4061d2 <_dtoa_r+0x772>
  40657e:	2a00      	cmp	r2, #0
  406580:	46d0      	mov	r8, sl
  406582:	f8cd b018 	str.w	fp, [sp, #24]
  406586:	469a      	mov	sl, r3
  406588:	dd11      	ble.n	4065ae <_dtoa_r+0xb4e>
  40658a:	4649      	mov	r1, r9
  40658c:	2201      	movs	r2, #1
  40658e:	4620      	mov	r0, r4
  406590:	f001 fc12 	bl	407db8 <__lshift>
  406594:	4641      	mov	r1, r8
  406596:	4681      	mov	r9, r0
  406598:	f001 fc60 	bl	407e5c <__mcmp>
  40659c:	2800      	cmp	r0, #0
  40659e:	f340 8146 	ble.w	40682e <_dtoa_r+0xdce>
  4065a2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4065a6:	f000 8106 	beq.w	4067b6 <_dtoa_r+0xd56>
  4065aa:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4065ae:	46b3      	mov	fp, r6
  4065b0:	f887 a000 	strb.w	sl, [r7]
  4065b4:	1c7d      	adds	r5, r7, #1
  4065b6:	9e06      	ldr	r6, [sp, #24]
  4065b8:	e5d2      	b.n	406160 <_dtoa_r+0x700>
  4065ba:	d104      	bne.n	4065c6 <_dtoa_r+0xb66>
  4065bc:	f01a 0f01 	tst.w	sl, #1
  4065c0:	d001      	beq.n	4065c6 <_dtoa_r+0xb66>
  4065c2:	e5bd      	b.n	406140 <_dtoa_r+0x6e0>
  4065c4:	4615      	mov	r5, r2
  4065c6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4065ca:	2b30      	cmp	r3, #48	; 0x30
  4065cc:	f105 32ff 	add.w	r2, r5, #4294967295
  4065d0:	d0f8      	beq.n	4065c4 <_dtoa_r+0xb64>
  4065d2:	e5c5      	b.n	406160 <_dtoa_r+0x700>
  4065d4:	9904      	ldr	r1, [sp, #16]
  4065d6:	2230      	movs	r2, #48	; 0x30
  4065d8:	700a      	strb	r2, [r1, #0]
  4065da:	9a02      	ldr	r2, [sp, #8]
  4065dc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4065e0:	3201      	adds	r2, #1
  4065e2:	9202      	str	r2, [sp, #8]
  4065e4:	f7ff bbfc 	b.w	405de0 <_dtoa_r+0x380>
  4065e8:	f000 80bb 	beq.w	406762 <_dtoa_r+0xd02>
  4065ec:	9b02      	ldr	r3, [sp, #8]
  4065ee:	425d      	negs	r5, r3
  4065f0:	4b84      	ldr	r3, [pc, #528]	; (406804 <_dtoa_r+0xda4>)
  4065f2:	f005 020f 	and.w	r2, r5, #15
  4065f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4065fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4065fe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406602:	f002 fb57 	bl	408cb4 <__aeabi_dmul>
  406606:	112d      	asrs	r5, r5, #4
  406608:	4607      	mov	r7, r0
  40660a:	4688      	mov	r8, r1
  40660c:	f000 812c 	beq.w	406868 <_dtoa_r+0xe08>
  406610:	4e7d      	ldr	r6, [pc, #500]	; (406808 <_dtoa_r+0xda8>)
  406612:	f04f 0a02 	mov.w	sl, #2
  406616:	07eb      	lsls	r3, r5, #31
  406618:	d509      	bpl.n	40662e <_dtoa_r+0xbce>
  40661a:	4638      	mov	r0, r7
  40661c:	4641      	mov	r1, r8
  40661e:	e9d6 2300 	ldrd	r2, r3, [r6]
  406622:	f002 fb47 	bl	408cb4 <__aeabi_dmul>
  406626:	f10a 0a01 	add.w	sl, sl, #1
  40662a:	4607      	mov	r7, r0
  40662c:	4688      	mov	r8, r1
  40662e:	106d      	asrs	r5, r5, #1
  406630:	f106 0608 	add.w	r6, r6, #8
  406634:	d1ef      	bne.n	406616 <_dtoa_r+0xbb6>
  406636:	e608      	b.n	40624a <_dtoa_r+0x7ea>
  406638:	6871      	ldr	r1, [r6, #4]
  40663a:	4620      	mov	r0, r4
  40663c:	f001 fa10 	bl	407a60 <_Balloc>
  406640:	6933      	ldr	r3, [r6, #16]
  406642:	3302      	adds	r3, #2
  406644:	009a      	lsls	r2, r3, #2
  406646:	4605      	mov	r5, r0
  406648:	f106 010c 	add.w	r1, r6, #12
  40664c:	300c      	adds	r0, #12
  40664e:	f7fc fd51 	bl	4030f4 <memcpy>
  406652:	4629      	mov	r1, r5
  406654:	2201      	movs	r2, #1
  406656:	4620      	mov	r0, r4
  406658:	f001 fbae 	bl	407db8 <__lshift>
  40665c:	9006      	str	r0, [sp, #24]
  40665e:	e4b5      	b.n	405fcc <_dtoa_r+0x56c>
  406660:	2b39      	cmp	r3, #57	; 0x39
  406662:	f8cd b018 	str.w	fp, [sp, #24]
  406666:	46d0      	mov	r8, sl
  406668:	f000 80a5 	beq.w	4067b6 <_dtoa_r+0xd56>
  40666c:	f103 0a01 	add.w	sl, r3, #1
  406670:	46b3      	mov	fp, r6
  406672:	f887 a000 	strb.w	sl, [r7]
  406676:	1c7d      	adds	r5, r7, #1
  406678:	9e06      	ldr	r6, [sp, #24]
  40667a:	e571      	b.n	406160 <_dtoa_r+0x700>
  40667c:	465a      	mov	r2, fp
  40667e:	46d0      	mov	r8, sl
  406680:	46b3      	mov	fp, r6
  406682:	469a      	mov	sl, r3
  406684:	4616      	mov	r6, r2
  406686:	e54f      	b.n	406128 <_dtoa_r+0x6c8>
  406688:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40668a:	495e      	ldr	r1, [pc, #376]	; (406804 <_dtoa_r+0xda4>)
  40668c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406690:	462a      	mov	r2, r5
  406692:	4633      	mov	r3, r6
  406694:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406698:	f002 fb0c 	bl	408cb4 <__aeabi_dmul>
  40669c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4066a0:	4638      	mov	r0, r7
  4066a2:	4641      	mov	r1, r8
  4066a4:	f002 fdb6 	bl	409214 <__aeabi_d2iz>
  4066a8:	4605      	mov	r5, r0
  4066aa:	f002 fa9d 	bl	408be8 <__aeabi_i2d>
  4066ae:	460b      	mov	r3, r1
  4066b0:	4602      	mov	r2, r0
  4066b2:	4641      	mov	r1, r8
  4066b4:	4638      	mov	r0, r7
  4066b6:	f002 f949 	bl	40894c <__aeabi_dsub>
  4066ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4066bc:	460f      	mov	r7, r1
  4066be:	9904      	ldr	r1, [sp, #16]
  4066c0:	3530      	adds	r5, #48	; 0x30
  4066c2:	2b01      	cmp	r3, #1
  4066c4:	700d      	strb	r5, [r1, #0]
  4066c6:	4606      	mov	r6, r0
  4066c8:	f101 0501 	add.w	r5, r1, #1
  4066cc:	d026      	beq.n	40671c <_dtoa_r+0xcbc>
  4066ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4066d0:	9a04      	ldr	r2, [sp, #16]
  4066d2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406810 <_dtoa_r+0xdb0>
  4066d6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4066da:	4413      	add	r3, r2
  4066dc:	f04f 0a00 	mov.w	sl, #0
  4066e0:	4699      	mov	r9, r3
  4066e2:	4652      	mov	r2, sl
  4066e4:	465b      	mov	r3, fp
  4066e6:	4630      	mov	r0, r6
  4066e8:	4639      	mov	r1, r7
  4066ea:	f002 fae3 	bl	408cb4 <__aeabi_dmul>
  4066ee:	460f      	mov	r7, r1
  4066f0:	4606      	mov	r6, r0
  4066f2:	f002 fd8f 	bl	409214 <__aeabi_d2iz>
  4066f6:	4680      	mov	r8, r0
  4066f8:	f002 fa76 	bl	408be8 <__aeabi_i2d>
  4066fc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406700:	4602      	mov	r2, r0
  406702:	460b      	mov	r3, r1
  406704:	4630      	mov	r0, r6
  406706:	4639      	mov	r1, r7
  406708:	f002 f920 	bl	40894c <__aeabi_dsub>
  40670c:	f805 8b01 	strb.w	r8, [r5], #1
  406710:	454d      	cmp	r5, r9
  406712:	4606      	mov	r6, r0
  406714:	460f      	mov	r7, r1
  406716:	d1e4      	bne.n	4066e2 <_dtoa_r+0xc82>
  406718:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40671c:	4b3b      	ldr	r3, [pc, #236]	; (40680c <_dtoa_r+0xdac>)
  40671e:	2200      	movs	r2, #0
  406720:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  406724:	f002 f914 	bl	408950 <__adddf3>
  406728:	4632      	mov	r2, r6
  40672a:	463b      	mov	r3, r7
  40672c:	f002 fd34 	bl	409198 <__aeabi_dcmplt>
  406730:	2800      	cmp	r0, #0
  406732:	d046      	beq.n	4067c2 <_dtoa_r+0xd62>
  406734:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406736:	9302      	str	r3, [sp, #8]
  406738:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40673c:	f7ff bb43 	b.w	405dc6 <_dtoa_r+0x366>
  406740:	f04f 0800 	mov.w	r8, #0
  406744:	4646      	mov	r6, r8
  406746:	e6a9      	b.n	40649c <_dtoa_r+0xa3c>
  406748:	9b08      	ldr	r3, [sp, #32]
  40674a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40674c:	1a9d      	subs	r5, r3, r2
  40674e:	2300      	movs	r3, #0
  406750:	f7ff bb71 	b.w	405e36 <_dtoa_r+0x3d6>
  406754:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406756:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406758:	9d08      	ldr	r5, [sp, #32]
  40675a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40675e:	f7ff bb6a 	b.w	405e36 <_dtoa_r+0x3d6>
  406762:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406766:	f04f 0a02 	mov.w	sl, #2
  40676a:	e56e      	b.n	40624a <_dtoa_r+0x7ea>
  40676c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40676e:	2b00      	cmp	r3, #0
  406770:	f43f aeb8 	beq.w	4064e4 <_dtoa_r+0xa84>
  406774:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406776:	2b00      	cmp	r3, #0
  406778:	f77f aede 	ble.w	406538 <_dtoa_r+0xad8>
  40677c:	2200      	movs	r2, #0
  40677e:	4b24      	ldr	r3, [pc, #144]	; (406810 <_dtoa_r+0xdb0>)
  406780:	4638      	mov	r0, r7
  406782:	4641      	mov	r1, r8
  406784:	f002 fa96 	bl	408cb4 <__aeabi_dmul>
  406788:	4607      	mov	r7, r0
  40678a:	4688      	mov	r8, r1
  40678c:	f10a 0001 	add.w	r0, sl, #1
  406790:	f002 fa2a 	bl	408be8 <__aeabi_i2d>
  406794:	463a      	mov	r2, r7
  406796:	4643      	mov	r3, r8
  406798:	f002 fa8c 	bl	408cb4 <__aeabi_dmul>
  40679c:	2200      	movs	r2, #0
  40679e:	4b17      	ldr	r3, [pc, #92]	; (4067fc <_dtoa_r+0xd9c>)
  4067a0:	f002 f8d6 	bl	408950 <__adddf3>
  4067a4:	9a02      	ldr	r2, [sp, #8]
  4067a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4067a8:	9312      	str	r3, [sp, #72]	; 0x48
  4067aa:	3a01      	subs	r2, #1
  4067ac:	4605      	mov	r5, r0
  4067ae:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4067b2:	9215      	str	r2, [sp, #84]	; 0x54
  4067b4:	e56a      	b.n	40628c <_dtoa_r+0x82c>
  4067b6:	2239      	movs	r2, #57	; 0x39
  4067b8:	46b3      	mov	fp, r6
  4067ba:	703a      	strb	r2, [r7, #0]
  4067bc:	9e06      	ldr	r6, [sp, #24]
  4067be:	1c7d      	adds	r5, r7, #1
  4067c0:	e4c0      	b.n	406144 <_dtoa_r+0x6e4>
  4067c2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4067c6:	2000      	movs	r0, #0
  4067c8:	4910      	ldr	r1, [pc, #64]	; (40680c <_dtoa_r+0xdac>)
  4067ca:	f002 f8bf 	bl	40894c <__aeabi_dsub>
  4067ce:	4632      	mov	r2, r6
  4067d0:	463b      	mov	r3, r7
  4067d2:	f002 fcff 	bl	4091d4 <__aeabi_dcmpgt>
  4067d6:	b908      	cbnz	r0, 4067dc <_dtoa_r+0xd7c>
  4067d8:	e6ae      	b.n	406538 <_dtoa_r+0xad8>
  4067da:	4615      	mov	r5, r2
  4067dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4067e0:	2b30      	cmp	r3, #48	; 0x30
  4067e2:	f105 32ff 	add.w	r2, r5, #4294967295
  4067e6:	d0f8      	beq.n	4067da <_dtoa_r+0xd7a>
  4067e8:	e5d7      	b.n	40639a <_dtoa_r+0x93a>
  4067ea:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4067ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4067f0:	9302      	str	r3, [sp, #8]
  4067f2:	f7ff bae8 	b.w	405dc6 <_dtoa_r+0x366>
  4067f6:	970c      	str	r7, [sp, #48]	; 0x30
  4067f8:	f7ff bba5 	b.w	405f46 <_dtoa_r+0x4e6>
  4067fc:	401c0000 	.word	0x401c0000
  406800:	40140000 	.word	0x40140000
  406804:	004097f8 	.word	0x004097f8
  406808:	004097d0 	.word	0x004097d0
  40680c:	3fe00000 	.word	0x3fe00000
  406810:	40240000 	.word	0x40240000
  406814:	2b39      	cmp	r3, #57	; 0x39
  406816:	f8cd b018 	str.w	fp, [sp, #24]
  40681a:	46d0      	mov	r8, sl
  40681c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406820:	469a      	mov	sl, r3
  406822:	d0c8      	beq.n	4067b6 <_dtoa_r+0xd56>
  406824:	f1bb 0f00 	cmp.w	fp, #0
  406828:	f73f aebf 	bgt.w	4065aa <_dtoa_r+0xb4a>
  40682c:	e6bf      	b.n	4065ae <_dtoa_r+0xb4e>
  40682e:	f47f aebe 	bne.w	4065ae <_dtoa_r+0xb4e>
  406832:	f01a 0f01 	tst.w	sl, #1
  406836:	f43f aeba 	beq.w	4065ae <_dtoa_r+0xb4e>
  40683a:	e6b2      	b.n	4065a2 <_dtoa_r+0xb42>
  40683c:	f04f 0800 	mov.w	r8, #0
  406840:	4646      	mov	r6, r8
  406842:	e5e9      	b.n	406418 <_dtoa_r+0x9b8>
  406844:	4631      	mov	r1, r6
  406846:	2300      	movs	r3, #0
  406848:	220a      	movs	r2, #10
  40684a:	4620      	mov	r0, r4
  40684c:	f001 f938 	bl	407ac0 <__multadd>
  406850:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406852:	2b00      	cmp	r3, #0
  406854:	4606      	mov	r6, r0
  406856:	dd0a      	ble.n	40686e <_dtoa_r+0xe0e>
  406858:	930a      	str	r3, [sp, #40]	; 0x28
  40685a:	f7ff bbaa 	b.w	405fb2 <_dtoa_r+0x552>
  40685e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406860:	2b02      	cmp	r3, #2
  406862:	dc23      	bgt.n	4068ac <_dtoa_r+0xe4c>
  406864:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406866:	e43b      	b.n	4060e0 <_dtoa_r+0x680>
  406868:	f04f 0a02 	mov.w	sl, #2
  40686c:	e4ed      	b.n	40624a <_dtoa_r+0x7ea>
  40686e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406870:	2b02      	cmp	r3, #2
  406872:	dc1b      	bgt.n	4068ac <_dtoa_r+0xe4c>
  406874:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406876:	e7ef      	b.n	406858 <_dtoa_r+0xdf8>
  406878:	2500      	movs	r5, #0
  40687a:	6465      	str	r5, [r4, #68]	; 0x44
  40687c:	4629      	mov	r1, r5
  40687e:	4620      	mov	r0, r4
  406880:	f001 f8ee 	bl	407a60 <_Balloc>
  406884:	f04f 33ff 	mov.w	r3, #4294967295
  406888:	930a      	str	r3, [sp, #40]	; 0x28
  40688a:	930f      	str	r3, [sp, #60]	; 0x3c
  40688c:	2301      	movs	r3, #1
  40688e:	9004      	str	r0, [sp, #16]
  406890:	9525      	str	r5, [sp, #148]	; 0x94
  406892:	6420      	str	r0, [r4, #64]	; 0x40
  406894:	930b      	str	r3, [sp, #44]	; 0x2c
  406896:	f7ff b9dd 	b.w	405c54 <_dtoa_r+0x1f4>
  40689a:	2501      	movs	r5, #1
  40689c:	f7ff b9a5 	b.w	405bea <_dtoa_r+0x18a>
  4068a0:	f43f ab69 	beq.w	405f76 <_dtoa_r+0x516>
  4068a4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4068a8:	f7ff bbf9 	b.w	40609e <_dtoa_r+0x63e>
  4068ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4068ae:	930a      	str	r3, [sp, #40]	; 0x28
  4068b0:	e5e5      	b.n	40647e <_dtoa_r+0xa1e>
  4068b2:	bf00      	nop

004068b4 <__sflush_r>:
  4068b4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4068b8:	b29a      	uxth	r2, r3
  4068ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4068be:	460d      	mov	r5, r1
  4068c0:	0711      	lsls	r1, r2, #28
  4068c2:	4680      	mov	r8, r0
  4068c4:	d43a      	bmi.n	40693c <__sflush_r+0x88>
  4068c6:	686a      	ldr	r2, [r5, #4]
  4068c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4068cc:	2a00      	cmp	r2, #0
  4068ce:	81ab      	strh	r3, [r5, #12]
  4068d0:	dd6f      	ble.n	4069b2 <__sflush_r+0xfe>
  4068d2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4068d4:	2c00      	cmp	r4, #0
  4068d6:	d049      	beq.n	40696c <__sflush_r+0xb8>
  4068d8:	2200      	movs	r2, #0
  4068da:	b29b      	uxth	r3, r3
  4068dc:	f8d8 6000 	ldr.w	r6, [r8]
  4068e0:	f8c8 2000 	str.w	r2, [r8]
  4068e4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4068e8:	d067      	beq.n	4069ba <__sflush_r+0x106>
  4068ea:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4068ec:	075f      	lsls	r7, r3, #29
  4068ee:	d505      	bpl.n	4068fc <__sflush_r+0x48>
  4068f0:	6869      	ldr	r1, [r5, #4]
  4068f2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4068f4:	1a52      	subs	r2, r2, r1
  4068f6:	b10b      	cbz	r3, 4068fc <__sflush_r+0x48>
  4068f8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4068fa:	1ad2      	subs	r2, r2, r3
  4068fc:	2300      	movs	r3, #0
  4068fe:	69e9      	ldr	r1, [r5, #28]
  406900:	4640      	mov	r0, r8
  406902:	47a0      	blx	r4
  406904:	1c44      	adds	r4, r0, #1
  406906:	d03c      	beq.n	406982 <__sflush_r+0xce>
  406908:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40690c:	692a      	ldr	r2, [r5, #16]
  40690e:	602a      	str	r2, [r5, #0]
  406910:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406914:	2200      	movs	r2, #0
  406916:	81ab      	strh	r3, [r5, #12]
  406918:	04db      	lsls	r3, r3, #19
  40691a:	606a      	str	r2, [r5, #4]
  40691c:	d447      	bmi.n	4069ae <__sflush_r+0xfa>
  40691e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406920:	f8c8 6000 	str.w	r6, [r8]
  406924:	b311      	cbz	r1, 40696c <__sflush_r+0xb8>
  406926:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40692a:	4299      	cmp	r1, r3
  40692c:	d002      	beq.n	406934 <__sflush_r+0x80>
  40692e:	4640      	mov	r0, r8
  406930:	f000 f9de 	bl	406cf0 <_free_r>
  406934:	2000      	movs	r0, #0
  406936:	6328      	str	r0, [r5, #48]	; 0x30
  406938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40693c:	692e      	ldr	r6, [r5, #16]
  40693e:	b1ae      	cbz	r6, 40696c <__sflush_r+0xb8>
  406940:	682c      	ldr	r4, [r5, #0]
  406942:	602e      	str	r6, [r5, #0]
  406944:	0791      	lsls	r1, r2, #30
  406946:	bf0c      	ite	eq
  406948:	696b      	ldreq	r3, [r5, #20]
  40694a:	2300      	movne	r3, #0
  40694c:	1ba4      	subs	r4, r4, r6
  40694e:	60ab      	str	r3, [r5, #8]
  406950:	e00a      	b.n	406968 <__sflush_r+0xb4>
  406952:	4623      	mov	r3, r4
  406954:	4632      	mov	r2, r6
  406956:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406958:	69e9      	ldr	r1, [r5, #28]
  40695a:	4640      	mov	r0, r8
  40695c:	47b8      	blx	r7
  40695e:	2800      	cmp	r0, #0
  406960:	eba4 0400 	sub.w	r4, r4, r0
  406964:	4406      	add	r6, r0
  406966:	dd04      	ble.n	406972 <__sflush_r+0xbe>
  406968:	2c00      	cmp	r4, #0
  40696a:	dcf2      	bgt.n	406952 <__sflush_r+0x9e>
  40696c:	2000      	movs	r0, #0
  40696e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406972:	89ab      	ldrh	r3, [r5, #12]
  406974:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406978:	81ab      	strh	r3, [r5, #12]
  40697a:	f04f 30ff 	mov.w	r0, #4294967295
  40697e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406982:	f8d8 4000 	ldr.w	r4, [r8]
  406986:	2c1d      	cmp	r4, #29
  406988:	d8f3      	bhi.n	406972 <__sflush_r+0xbe>
  40698a:	4b19      	ldr	r3, [pc, #100]	; (4069f0 <__sflush_r+0x13c>)
  40698c:	40e3      	lsrs	r3, r4
  40698e:	43db      	mvns	r3, r3
  406990:	f013 0301 	ands.w	r3, r3, #1
  406994:	d1ed      	bne.n	406972 <__sflush_r+0xbe>
  406996:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40699a:	606b      	str	r3, [r5, #4]
  40699c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4069a0:	6929      	ldr	r1, [r5, #16]
  4069a2:	81ab      	strh	r3, [r5, #12]
  4069a4:	04da      	lsls	r2, r3, #19
  4069a6:	6029      	str	r1, [r5, #0]
  4069a8:	d5b9      	bpl.n	40691e <__sflush_r+0x6a>
  4069aa:	2c00      	cmp	r4, #0
  4069ac:	d1b7      	bne.n	40691e <__sflush_r+0x6a>
  4069ae:	6528      	str	r0, [r5, #80]	; 0x50
  4069b0:	e7b5      	b.n	40691e <__sflush_r+0x6a>
  4069b2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4069b4:	2a00      	cmp	r2, #0
  4069b6:	dc8c      	bgt.n	4068d2 <__sflush_r+0x1e>
  4069b8:	e7d8      	b.n	40696c <__sflush_r+0xb8>
  4069ba:	2301      	movs	r3, #1
  4069bc:	69e9      	ldr	r1, [r5, #28]
  4069be:	4640      	mov	r0, r8
  4069c0:	47a0      	blx	r4
  4069c2:	1c43      	adds	r3, r0, #1
  4069c4:	4602      	mov	r2, r0
  4069c6:	d002      	beq.n	4069ce <__sflush_r+0x11a>
  4069c8:	89ab      	ldrh	r3, [r5, #12]
  4069ca:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4069cc:	e78e      	b.n	4068ec <__sflush_r+0x38>
  4069ce:	f8d8 3000 	ldr.w	r3, [r8]
  4069d2:	2b00      	cmp	r3, #0
  4069d4:	d0f8      	beq.n	4069c8 <__sflush_r+0x114>
  4069d6:	2b1d      	cmp	r3, #29
  4069d8:	d001      	beq.n	4069de <__sflush_r+0x12a>
  4069da:	2b16      	cmp	r3, #22
  4069dc:	d102      	bne.n	4069e4 <__sflush_r+0x130>
  4069de:	f8c8 6000 	str.w	r6, [r8]
  4069e2:	e7c3      	b.n	40696c <__sflush_r+0xb8>
  4069e4:	89ab      	ldrh	r3, [r5, #12]
  4069e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4069ea:	81ab      	strh	r3, [r5, #12]
  4069ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4069f0:	20400001 	.word	0x20400001

004069f4 <_fflush_r>:
  4069f4:	b538      	push	{r3, r4, r5, lr}
  4069f6:	460d      	mov	r5, r1
  4069f8:	4604      	mov	r4, r0
  4069fa:	b108      	cbz	r0, 406a00 <_fflush_r+0xc>
  4069fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4069fe:	b1bb      	cbz	r3, 406a30 <_fflush_r+0x3c>
  406a00:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  406a04:	b188      	cbz	r0, 406a2a <_fflush_r+0x36>
  406a06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406a08:	07db      	lsls	r3, r3, #31
  406a0a:	d401      	bmi.n	406a10 <_fflush_r+0x1c>
  406a0c:	0581      	lsls	r1, r0, #22
  406a0e:	d517      	bpl.n	406a40 <_fflush_r+0x4c>
  406a10:	4620      	mov	r0, r4
  406a12:	4629      	mov	r1, r5
  406a14:	f7ff ff4e 	bl	4068b4 <__sflush_r>
  406a18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406a1a:	07da      	lsls	r2, r3, #31
  406a1c:	4604      	mov	r4, r0
  406a1e:	d402      	bmi.n	406a26 <_fflush_r+0x32>
  406a20:	89ab      	ldrh	r3, [r5, #12]
  406a22:	059b      	lsls	r3, r3, #22
  406a24:	d507      	bpl.n	406a36 <_fflush_r+0x42>
  406a26:	4620      	mov	r0, r4
  406a28:	bd38      	pop	{r3, r4, r5, pc}
  406a2a:	4604      	mov	r4, r0
  406a2c:	4620      	mov	r0, r4
  406a2e:	bd38      	pop	{r3, r4, r5, pc}
  406a30:	f000 f838 	bl	406aa4 <__sinit>
  406a34:	e7e4      	b.n	406a00 <_fflush_r+0xc>
  406a36:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406a38:	f000 fc04 	bl	407244 <__retarget_lock_release_recursive>
  406a3c:	4620      	mov	r0, r4
  406a3e:	bd38      	pop	{r3, r4, r5, pc}
  406a40:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406a42:	f000 fbfd 	bl	407240 <__retarget_lock_acquire_recursive>
  406a46:	e7e3      	b.n	406a10 <_fflush_r+0x1c>

00406a48 <_cleanup_r>:
  406a48:	4901      	ldr	r1, [pc, #4]	; (406a50 <_cleanup_r+0x8>)
  406a4a:	f000 bbaf 	b.w	4071ac <_fwalk_reent>
  406a4e:	bf00      	nop
  406a50:	004087dd 	.word	0x004087dd

00406a54 <std.isra.0>:
  406a54:	b510      	push	{r4, lr}
  406a56:	2300      	movs	r3, #0
  406a58:	4604      	mov	r4, r0
  406a5a:	8181      	strh	r1, [r0, #12]
  406a5c:	81c2      	strh	r2, [r0, #14]
  406a5e:	6003      	str	r3, [r0, #0]
  406a60:	6043      	str	r3, [r0, #4]
  406a62:	6083      	str	r3, [r0, #8]
  406a64:	6643      	str	r3, [r0, #100]	; 0x64
  406a66:	6103      	str	r3, [r0, #16]
  406a68:	6143      	str	r3, [r0, #20]
  406a6a:	6183      	str	r3, [r0, #24]
  406a6c:	4619      	mov	r1, r3
  406a6e:	2208      	movs	r2, #8
  406a70:	305c      	adds	r0, #92	; 0x5c
  406a72:	f7fc fbd9 	bl	403228 <memset>
  406a76:	4807      	ldr	r0, [pc, #28]	; (406a94 <std.isra.0+0x40>)
  406a78:	4907      	ldr	r1, [pc, #28]	; (406a98 <std.isra.0+0x44>)
  406a7a:	4a08      	ldr	r2, [pc, #32]	; (406a9c <std.isra.0+0x48>)
  406a7c:	4b08      	ldr	r3, [pc, #32]	; (406aa0 <std.isra.0+0x4c>)
  406a7e:	6220      	str	r0, [r4, #32]
  406a80:	61e4      	str	r4, [r4, #28]
  406a82:	6261      	str	r1, [r4, #36]	; 0x24
  406a84:	62a2      	str	r2, [r4, #40]	; 0x28
  406a86:	62e3      	str	r3, [r4, #44]	; 0x2c
  406a88:	f104 0058 	add.w	r0, r4, #88	; 0x58
  406a8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406a90:	f000 bbd2 	b.w	407238 <__retarget_lock_init_recursive>
  406a94:	004083c5 	.word	0x004083c5
  406a98:	004083e9 	.word	0x004083e9
  406a9c:	00408425 	.word	0x00408425
  406aa0:	00408445 	.word	0x00408445

00406aa4 <__sinit>:
  406aa4:	b510      	push	{r4, lr}
  406aa6:	4604      	mov	r4, r0
  406aa8:	4812      	ldr	r0, [pc, #72]	; (406af4 <__sinit+0x50>)
  406aaa:	f000 fbc9 	bl	407240 <__retarget_lock_acquire_recursive>
  406aae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406ab0:	b9d2      	cbnz	r2, 406ae8 <__sinit+0x44>
  406ab2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406ab6:	4810      	ldr	r0, [pc, #64]	; (406af8 <__sinit+0x54>)
  406ab8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  406abc:	2103      	movs	r1, #3
  406abe:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406ac2:	63e0      	str	r0, [r4, #60]	; 0x3c
  406ac4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406ac8:	6860      	ldr	r0, [r4, #4]
  406aca:	2104      	movs	r1, #4
  406acc:	f7ff ffc2 	bl	406a54 <std.isra.0>
  406ad0:	2201      	movs	r2, #1
  406ad2:	2109      	movs	r1, #9
  406ad4:	68a0      	ldr	r0, [r4, #8]
  406ad6:	f7ff ffbd 	bl	406a54 <std.isra.0>
  406ada:	2202      	movs	r2, #2
  406adc:	2112      	movs	r1, #18
  406ade:	68e0      	ldr	r0, [r4, #12]
  406ae0:	f7ff ffb8 	bl	406a54 <std.isra.0>
  406ae4:	2301      	movs	r3, #1
  406ae6:	63a3      	str	r3, [r4, #56]	; 0x38
  406ae8:	4802      	ldr	r0, [pc, #8]	; (406af4 <__sinit+0x50>)
  406aea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406aee:	f000 bba9 	b.w	407244 <__retarget_lock_release_recursive>
  406af2:	bf00      	nop
  406af4:	204084f8 	.word	0x204084f8
  406af8:	00406a49 	.word	0x00406a49

00406afc <__sfp_lock_acquire>:
  406afc:	4801      	ldr	r0, [pc, #4]	; (406b04 <__sfp_lock_acquire+0x8>)
  406afe:	f000 bb9f 	b.w	407240 <__retarget_lock_acquire_recursive>
  406b02:	bf00      	nop
  406b04:	2040850c 	.word	0x2040850c

00406b08 <__sfp_lock_release>:
  406b08:	4801      	ldr	r0, [pc, #4]	; (406b10 <__sfp_lock_release+0x8>)
  406b0a:	f000 bb9b 	b.w	407244 <__retarget_lock_release_recursive>
  406b0e:	bf00      	nop
  406b10:	2040850c 	.word	0x2040850c

00406b14 <__libc_fini_array>:
  406b14:	b538      	push	{r3, r4, r5, lr}
  406b16:	4c0a      	ldr	r4, [pc, #40]	; (406b40 <__libc_fini_array+0x2c>)
  406b18:	4d0a      	ldr	r5, [pc, #40]	; (406b44 <__libc_fini_array+0x30>)
  406b1a:	1b64      	subs	r4, r4, r5
  406b1c:	10a4      	asrs	r4, r4, #2
  406b1e:	d00a      	beq.n	406b36 <__libc_fini_array+0x22>
  406b20:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406b24:	3b01      	subs	r3, #1
  406b26:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406b2a:	3c01      	subs	r4, #1
  406b2c:	f855 3904 	ldr.w	r3, [r5], #-4
  406b30:	4798      	blx	r3
  406b32:	2c00      	cmp	r4, #0
  406b34:	d1f9      	bne.n	406b2a <__libc_fini_array+0x16>
  406b36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406b3a:	f002 bf53 	b.w	4099e4 <_fini>
  406b3e:	bf00      	nop
  406b40:	004099f4 	.word	0x004099f4
  406b44:	004099f0 	.word	0x004099f0

00406b48 <__fputwc>:
  406b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406b4c:	b082      	sub	sp, #8
  406b4e:	4680      	mov	r8, r0
  406b50:	4689      	mov	r9, r1
  406b52:	4614      	mov	r4, r2
  406b54:	f000 fb54 	bl	407200 <__locale_mb_cur_max>
  406b58:	2801      	cmp	r0, #1
  406b5a:	d036      	beq.n	406bca <__fputwc+0x82>
  406b5c:	464a      	mov	r2, r9
  406b5e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406b62:	a901      	add	r1, sp, #4
  406b64:	4640      	mov	r0, r8
  406b66:	f001 fd47 	bl	4085f8 <_wcrtomb_r>
  406b6a:	1c42      	adds	r2, r0, #1
  406b6c:	4606      	mov	r6, r0
  406b6e:	d025      	beq.n	406bbc <__fputwc+0x74>
  406b70:	b3a8      	cbz	r0, 406bde <__fputwc+0x96>
  406b72:	f89d e004 	ldrb.w	lr, [sp, #4]
  406b76:	2500      	movs	r5, #0
  406b78:	f10d 0a04 	add.w	sl, sp, #4
  406b7c:	e009      	b.n	406b92 <__fputwc+0x4a>
  406b7e:	6823      	ldr	r3, [r4, #0]
  406b80:	1c5a      	adds	r2, r3, #1
  406b82:	6022      	str	r2, [r4, #0]
  406b84:	f883 e000 	strb.w	lr, [r3]
  406b88:	3501      	adds	r5, #1
  406b8a:	42b5      	cmp	r5, r6
  406b8c:	d227      	bcs.n	406bde <__fputwc+0x96>
  406b8e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406b92:	68a3      	ldr	r3, [r4, #8]
  406b94:	3b01      	subs	r3, #1
  406b96:	2b00      	cmp	r3, #0
  406b98:	60a3      	str	r3, [r4, #8]
  406b9a:	daf0      	bge.n	406b7e <__fputwc+0x36>
  406b9c:	69a7      	ldr	r7, [r4, #24]
  406b9e:	42bb      	cmp	r3, r7
  406ba0:	4671      	mov	r1, lr
  406ba2:	4622      	mov	r2, r4
  406ba4:	4640      	mov	r0, r8
  406ba6:	db02      	blt.n	406bae <__fputwc+0x66>
  406ba8:	f1be 0f0a 	cmp.w	lr, #10
  406bac:	d1e7      	bne.n	406b7e <__fputwc+0x36>
  406bae:	f001 fccb 	bl	408548 <__swbuf_r>
  406bb2:	1c43      	adds	r3, r0, #1
  406bb4:	d1e8      	bne.n	406b88 <__fputwc+0x40>
  406bb6:	b002      	add	sp, #8
  406bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406bbc:	89a3      	ldrh	r3, [r4, #12]
  406bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406bc2:	81a3      	strh	r3, [r4, #12]
  406bc4:	b002      	add	sp, #8
  406bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406bca:	f109 33ff 	add.w	r3, r9, #4294967295
  406bce:	2bfe      	cmp	r3, #254	; 0xfe
  406bd0:	d8c4      	bhi.n	406b5c <__fputwc+0x14>
  406bd2:	fa5f fe89 	uxtb.w	lr, r9
  406bd6:	4606      	mov	r6, r0
  406bd8:	f88d e004 	strb.w	lr, [sp, #4]
  406bdc:	e7cb      	b.n	406b76 <__fputwc+0x2e>
  406bde:	4648      	mov	r0, r9
  406be0:	b002      	add	sp, #8
  406be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406be6:	bf00      	nop

00406be8 <_fputwc_r>:
  406be8:	b530      	push	{r4, r5, lr}
  406bea:	6e53      	ldr	r3, [r2, #100]	; 0x64
  406bec:	f013 0f01 	tst.w	r3, #1
  406bf0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  406bf4:	4614      	mov	r4, r2
  406bf6:	b083      	sub	sp, #12
  406bf8:	4605      	mov	r5, r0
  406bfa:	b29a      	uxth	r2, r3
  406bfc:	d101      	bne.n	406c02 <_fputwc_r+0x1a>
  406bfe:	0590      	lsls	r0, r2, #22
  406c00:	d51c      	bpl.n	406c3c <_fputwc_r+0x54>
  406c02:	0490      	lsls	r0, r2, #18
  406c04:	d406      	bmi.n	406c14 <_fputwc_r+0x2c>
  406c06:	6e62      	ldr	r2, [r4, #100]	; 0x64
  406c08:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406c0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406c10:	81a3      	strh	r3, [r4, #12]
  406c12:	6662      	str	r2, [r4, #100]	; 0x64
  406c14:	4628      	mov	r0, r5
  406c16:	4622      	mov	r2, r4
  406c18:	f7ff ff96 	bl	406b48 <__fputwc>
  406c1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406c1e:	07da      	lsls	r2, r3, #31
  406c20:	4605      	mov	r5, r0
  406c22:	d402      	bmi.n	406c2a <_fputwc_r+0x42>
  406c24:	89a3      	ldrh	r3, [r4, #12]
  406c26:	059b      	lsls	r3, r3, #22
  406c28:	d502      	bpl.n	406c30 <_fputwc_r+0x48>
  406c2a:	4628      	mov	r0, r5
  406c2c:	b003      	add	sp, #12
  406c2e:	bd30      	pop	{r4, r5, pc}
  406c30:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406c32:	f000 fb07 	bl	407244 <__retarget_lock_release_recursive>
  406c36:	4628      	mov	r0, r5
  406c38:	b003      	add	sp, #12
  406c3a:	bd30      	pop	{r4, r5, pc}
  406c3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406c3e:	9101      	str	r1, [sp, #4]
  406c40:	f000 fafe 	bl	407240 <__retarget_lock_acquire_recursive>
  406c44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c48:	9901      	ldr	r1, [sp, #4]
  406c4a:	b29a      	uxth	r2, r3
  406c4c:	e7d9      	b.n	406c02 <_fputwc_r+0x1a>
  406c4e:	bf00      	nop

00406c50 <_malloc_trim_r>:
  406c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c52:	4f24      	ldr	r7, [pc, #144]	; (406ce4 <_malloc_trim_r+0x94>)
  406c54:	460c      	mov	r4, r1
  406c56:	4606      	mov	r6, r0
  406c58:	f000 fef6 	bl	407a48 <__malloc_lock>
  406c5c:	68bb      	ldr	r3, [r7, #8]
  406c5e:	685d      	ldr	r5, [r3, #4]
  406c60:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406c64:	310f      	adds	r1, #15
  406c66:	f025 0503 	bic.w	r5, r5, #3
  406c6a:	4429      	add	r1, r5
  406c6c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406c70:	f021 010f 	bic.w	r1, r1, #15
  406c74:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406c78:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406c7c:	db07      	blt.n	406c8e <_malloc_trim_r+0x3e>
  406c7e:	2100      	movs	r1, #0
  406c80:	4630      	mov	r0, r6
  406c82:	f001 fb8d 	bl	4083a0 <_sbrk_r>
  406c86:	68bb      	ldr	r3, [r7, #8]
  406c88:	442b      	add	r3, r5
  406c8a:	4298      	cmp	r0, r3
  406c8c:	d004      	beq.n	406c98 <_malloc_trim_r+0x48>
  406c8e:	4630      	mov	r0, r6
  406c90:	f000 fee0 	bl	407a54 <__malloc_unlock>
  406c94:	2000      	movs	r0, #0
  406c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406c98:	4261      	negs	r1, r4
  406c9a:	4630      	mov	r0, r6
  406c9c:	f001 fb80 	bl	4083a0 <_sbrk_r>
  406ca0:	3001      	adds	r0, #1
  406ca2:	d00d      	beq.n	406cc0 <_malloc_trim_r+0x70>
  406ca4:	4b10      	ldr	r3, [pc, #64]	; (406ce8 <_malloc_trim_r+0x98>)
  406ca6:	68ba      	ldr	r2, [r7, #8]
  406ca8:	6819      	ldr	r1, [r3, #0]
  406caa:	1b2d      	subs	r5, r5, r4
  406cac:	f045 0501 	orr.w	r5, r5, #1
  406cb0:	4630      	mov	r0, r6
  406cb2:	1b09      	subs	r1, r1, r4
  406cb4:	6055      	str	r5, [r2, #4]
  406cb6:	6019      	str	r1, [r3, #0]
  406cb8:	f000 fecc 	bl	407a54 <__malloc_unlock>
  406cbc:	2001      	movs	r0, #1
  406cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406cc0:	2100      	movs	r1, #0
  406cc2:	4630      	mov	r0, r6
  406cc4:	f001 fb6c 	bl	4083a0 <_sbrk_r>
  406cc8:	68ba      	ldr	r2, [r7, #8]
  406cca:	1a83      	subs	r3, r0, r2
  406ccc:	2b0f      	cmp	r3, #15
  406cce:	ddde      	ble.n	406c8e <_malloc_trim_r+0x3e>
  406cd0:	4c06      	ldr	r4, [pc, #24]	; (406cec <_malloc_trim_r+0x9c>)
  406cd2:	4905      	ldr	r1, [pc, #20]	; (406ce8 <_malloc_trim_r+0x98>)
  406cd4:	6824      	ldr	r4, [r4, #0]
  406cd6:	f043 0301 	orr.w	r3, r3, #1
  406cda:	1b00      	subs	r0, r0, r4
  406cdc:	6053      	str	r3, [r2, #4]
  406cde:	6008      	str	r0, [r1, #0]
  406ce0:	e7d5      	b.n	406c8e <_malloc_trim_r+0x3e>
  406ce2:	bf00      	nop
  406ce4:	204005d8 	.word	0x204005d8
  406ce8:	204072b4 	.word	0x204072b4
  406cec:	204009e0 	.word	0x204009e0

00406cf0 <_free_r>:
  406cf0:	2900      	cmp	r1, #0
  406cf2:	d044      	beq.n	406d7e <_free_r+0x8e>
  406cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406cf8:	460d      	mov	r5, r1
  406cfa:	4680      	mov	r8, r0
  406cfc:	f000 fea4 	bl	407a48 <__malloc_lock>
  406d00:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406d04:	4969      	ldr	r1, [pc, #420]	; (406eac <_free_r+0x1bc>)
  406d06:	f027 0301 	bic.w	r3, r7, #1
  406d0a:	f1a5 0408 	sub.w	r4, r5, #8
  406d0e:	18e2      	adds	r2, r4, r3
  406d10:	688e      	ldr	r6, [r1, #8]
  406d12:	6850      	ldr	r0, [r2, #4]
  406d14:	42b2      	cmp	r2, r6
  406d16:	f020 0003 	bic.w	r0, r0, #3
  406d1a:	d05e      	beq.n	406dda <_free_r+0xea>
  406d1c:	07fe      	lsls	r6, r7, #31
  406d1e:	6050      	str	r0, [r2, #4]
  406d20:	d40b      	bmi.n	406d3a <_free_r+0x4a>
  406d22:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406d26:	1be4      	subs	r4, r4, r7
  406d28:	f101 0e08 	add.w	lr, r1, #8
  406d2c:	68a5      	ldr	r5, [r4, #8]
  406d2e:	4575      	cmp	r5, lr
  406d30:	443b      	add	r3, r7
  406d32:	d06d      	beq.n	406e10 <_free_r+0x120>
  406d34:	68e7      	ldr	r7, [r4, #12]
  406d36:	60ef      	str	r7, [r5, #12]
  406d38:	60bd      	str	r5, [r7, #8]
  406d3a:	1815      	adds	r5, r2, r0
  406d3c:	686d      	ldr	r5, [r5, #4]
  406d3e:	07ed      	lsls	r5, r5, #31
  406d40:	d53e      	bpl.n	406dc0 <_free_r+0xd0>
  406d42:	f043 0201 	orr.w	r2, r3, #1
  406d46:	6062      	str	r2, [r4, #4]
  406d48:	50e3      	str	r3, [r4, r3]
  406d4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406d4e:	d217      	bcs.n	406d80 <_free_r+0x90>
  406d50:	08db      	lsrs	r3, r3, #3
  406d52:	1c58      	adds	r0, r3, #1
  406d54:	109a      	asrs	r2, r3, #2
  406d56:	684d      	ldr	r5, [r1, #4]
  406d58:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406d5c:	60a7      	str	r7, [r4, #8]
  406d5e:	2301      	movs	r3, #1
  406d60:	4093      	lsls	r3, r2
  406d62:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406d66:	432b      	orrs	r3, r5
  406d68:	3a08      	subs	r2, #8
  406d6a:	60e2      	str	r2, [r4, #12]
  406d6c:	604b      	str	r3, [r1, #4]
  406d6e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406d72:	60fc      	str	r4, [r7, #12]
  406d74:	4640      	mov	r0, r8
  406d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d7a:	f000 be6b 	b.w	407a54 <__malloc_unlock>
  406d7e:	4770      	bx	lr
  406d80:	0a5a      	lsrs	r2, r3, #9
  406d82:	2a04      	cmp	r2, #4
  406d84:	d852      	bhi.n	406e2c <_free_r+0x13c>
  406d86:	099a      	lsrs	r2, r3, #6
  406d88:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406d8c:	00ff      	lsls	r7, r7, #3
  406d8e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406d92:	19c8      	adds	r0, r1, r7
  406d94:	59ca      	ldr	r2, [r1, r7]
  406d96:	3808      	subs	r0, #8
  406d98:	4290      	cmp	r0, r2
  406d9a:	d04f      	beq.n	406e3c <_free_r+0x14c>
  406d9c:	6851      	ldr	r1, [r2, #4]
  406d9e:	f021 0103 	bic.w	r1, r1, #3
  406da2:	428b      	cmp	r3, r1
  406da4:	d232      	bcs.n	406e0c <_free_r+0x11c>
  406da6:	6892      	ldr	r2, [r2, #8]
  406da8:	4290      	cmp	r0, r2
  406daa:	d1f7      	bne.n	406d9c <_free_r+0xac>
  406dac:	68c3      	ldr	r3, [r0, #12]
  406dae:	60a0      	str	r0, [r4, #8]
  406db0:	60e3      	str	r3, [r4, #12]
  406db2:	609c      	str	r4, [r3, #8]
  406db4:	60c4      	str	r4, [r0, #12]
  406db6:	4640      	mov	r0, r8
  406db8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406dbc:	f000 be4a 	b.w	407a54 <__malloc_unlock>
  406dc0:	6895      	ldr	r5, [r2, #8]
  406dc2:	4f3b      	ldr	r7, [pc, #236]	; (406eb0 <_free_r+0x1c0>)
  406dc4:	42bd      	cmp	r5, r7
  406dc6:	4403      	add	r3, r0
  406dc8:	d040      	beq.n	406e4c <_free_r+0x15c>
  406dca:	68d0      	ldr	r0, [r2, #12]
  406dcc:	60e8      	str	r0, [r5, #12]
  406dce:	f043 0201 	orr.w	r2, r3, #1
  406dd2:	6085      	str	r5, [r0, #8]
  406dd4:	6062      	str	r2, [r4, #4]
  406dd6:	50e3      	str	r3, [r4, r3]
  406dd8:	e7b7      	b.n	406d4a <_free_r+0x5a>
  406dda:	07ff      	lsls	r7, r7, #31
  406ddc:	4403      	add	r3, r0
  406dde:	d407      	bmi.n	406df0 <_free_r+0x100>
  406de0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406de4:	1aa4      	subs	r4, r4, r2
  406de6:	4413      	add	r3, r2
  406de8:	68a0      	ldr	r0, [r4, #8]
  406dea:	68e2      	ldr	r2, [r4, #12]
  406dec:	60c2      	str	r2, [r0, #12]
  406dee:	6090      	str	r0, [r2, #8]
  406df0:	4a30      	ldr	r2, [pc, #192]	; (406eb4 <_free_r+0x1c4>)
  406df2:	6812      	ldr	r2, [r2, #0]
  406df4:	f043 0001 	orr.w	r0, r3, #1
  406df8:	4293      	cmp	r3, r2
  406dfa:	6060      	str	r0, [r4, #4]
  406dfc:	608c      	str	r4, [r1, #8]
  406dfe:	d3b9      	bcc.n	406d74 <_free_r+0x84>
  406e00:	4b2d      	ldr	r3, [pc, #180]	; (406eb8 <_free_r+0x1c8>)
  406e02:	4640      	mov	r0, r8
  406e04:	6819      	ldr	r1, [r3, #0]
  406e06:	f7ff ff23 	bl	406c50 <_malloc_trim_r>
  406e0a:	e7b3      	b.n	406d74 <_free_r+0x84>
  406e0c:	4610      	mov	r0, r2
  406e0e:	e7cd      	b.n	406dac <_free_r+0xbc>
  406e10:	1811      	adds	r1, r2, r0
  406e12:	6849      	ldr	r1, [r1, #4]
  406e14:	07c9      	lsls	r1, r1, #31
  406e16:	d444      	bmi.n	406ea2 <_free_r+0x1b2>
  406e18:	6891      	ldr	r1, [r2, #8]
  406e1a:	68d2      	ldr	r2, [r2, #12]
  406e1c:	60ca      	str	r2, [r1, #12]
  406e1e:	4403      	add	r3, r0
  406e20:	f043 0001 	orr.w	r0, r3, #1
  406e24:	6091      	str	r1, [r2, #8]
  406e26:	6060      	str	r0, [r4, #4]
  406e28:	50e3      	str	r3, [r4, r3]
  406e2a:	e7a3      	b.n	406d74 <_free_r+0x84>
  406e2c:	2a14      	cmp	r2, #20
  406e2e:	d816      	bhi.n	406e5e <_free_r+0x16e>
  406e30:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406e34:	00ff      	lsls	r7, r7, #3
  406e36:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406e3a:	e7aa      	b.n	406d92 <_free_r+0xa2>
  406e3c:	10aa      	asrs	r2, r5, #2
  406e3e:	2301      	movs	r3, #1
  406e40:	684d      	ldr	r5, [r1, #4]
  406e42:	4093      	lsls	r3, r2
  406e44:	432b      	orrs	r3, r5
  406e46:	604b      	str	r3, [r1, #4]
  406e48:	4603      	mov	r3, r0
  406e4a:	e7b0      	b.n	406dae <_free_r+0xbe>
  406e4c:	f043 0201 	orr.w	r2, r3, #1
  406e50:	614c      	str	r4, [r1, #20]
  406e52:	610c      	str	r4, [r1, #16]
  406e54:	60e5      	str	r5, [r4, #12]
  406e56:	60a5      	str	r5, [r4, #8]
  406e58:	6062      	str	r2, [r4, #4]
  406e5a:	50e3      	str	r3, [r4, r3]
  406e5c:	e78a      	b.n	406d74 <_free_r+0x84>
  406e5e:	2a54      	cmp	r2, #84	; 0x54
  406e60:	d806      	bhi.n	406e70 <_free_r+0x180>
  406e62:	0b1a      	lsrs	r2, r3, #12
  406e64:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406e68:	00ff      	lsls	r7, r7, #3
  406e6a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406e6e:	e790      	b.n	406d92 <_free_r+0xa2>
  406e70:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406e74:	d806      	bhi.n	406e84 <_free_r+0x194>
  406e76:	0bda      	lsrs	r2, r3, #15
  406e78:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406e7c:	00ff      	lsls	r7, r7, #3
  406e7e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406e82:	e786      	b.n	406d92 <_free_r+0xa2>
  406e84:	f240 5054 	movw	r0, #1364	; 0x554
  406e88:	4282      	cmp	r2, r0
  406e8a:	d806      	bhi.n	406e9a <_free_r+0x1aa>
  406e8c:	0c9a      	lsrs	r2, r3, #18
  406e8e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406e92:	00ff      	lsls	r7, r7, #3
  406e94:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406e98:	e77b      	b.n	406d92 <_free_r+0xa2>
  406e9a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406e9e:	257e      	movs	r5, #126	; 0x7e
  406ea0:	e777      	b.n	406d92 <_free_r+0xa2>
  406ea2:	f043 0101 	orr.w	r1, r3, #1
  406ea6:	6061      	str	r1, [r4, #4]
  406ea8:	6013      	str	r3, [r2, #0]
  406eaa:	e763      	b.n	406d74 <_free_r+0x84>
  406eac:	204005d8 	.word	0x204005d8
  406eb0:	204005e0 	.word	0x204005e0
  406eb4:	204009e4 	.word	0x204009e4
  406eb8:	204072e4 	.word	0x204072e4

00406ebc <__sfvwrite_r>:
  406ebc:	6893      	ldr	r3, [r2, #8]
  406ebe:	2b00      	cmp	r3, #0
  406ec0:	d073      	beq.n	406faa <__sfvwrite_r+0xee>
  406ec2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406ec6:	898b      	ldrh	r3, [r1, #12]
  406ec8:	b083      	sub	sp, #12
  406eca:	460c      	mov	r4, r1
  406ecc:	0719      	lsls	r1, r3, #28
  406ece:	9000      	str	r0, [sp, #0]
  406ed0:	4616      	mov	r6, r2
  406ed2:	d526      	bpl.n	406f22 <__sfvwrite_r+0x66>
  406ed4:	6922      	ldr	r2, [r4, #16]
  406ed6:	b322      	cbz	r2, 406f22 <__sfvwrite_r+0x66>
  406ed8:	f013 0002 	ands.w	r0, r3, #2
  406edc:	6835      	ldr	r5, [r6, #0]
  406ede:	d02c      	beq.n	406f3a <__sfvwrite_r+0x7e>
  406ee0:	f04f 0900 	mov.w	r9, #0
  406ee4:	4fb0      	ldr	r7, [pc, #704]	; (4071a8 <__sfvwrite_r+0x2ec>)
  406ee6:	46c8      	mov	r8, r9
  406ee8:	46b2      	mov	sl, r6
  406eea:	45b8      	cmp	r8, r7
  406eec:	4643      	mov	r3, r8
  406eee:	464a      	mov	r2, r9
  406ef0:	bf28      	it	cs
  406ef2:	463b      	movcs	r3, r7
  406ef4:	9800      	ldr	r0, [sp, #0]
  406ef6:	f1b8 0f00 	cmp.w	r8, #0
  406efa:	d050      	beq.n	406f9e <__sfvwrite_r+0xe2>
  406efc:	69e1      	ldr	r1, [r4, #28]
  406efe:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406f00:	47b0      	blx	r6
  406f02:	2800      	cmp	r0, #0
  406f04:	dd58      	ble.n	406fb8 <__sfvwrite_r+0xfc>
  406f06:	f8da 3008 	ldr.w	r3, [sl, #8]
  406f0a:	1a1b      	subs	r3, r3, r0
  406f0c:	4481      	add	r9, r0
  406f0e:	eba8 0800 	sub.w	r8, r8, r0
  406f12:	f8ca 3008 	str.w	r3, [sl, #8]
  406f16:	2b00      	cmp	r3, #0
  406f18:	d1e7      	bne.n	406eea <__sfvwrite_r+0x2e>
  406f1a:	2000      	movs	r0, #0
  406f1c:	b003      	add	sp, #12
  406f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406f22:	4621      	mov	r1, r4
  406f24:	9800      	ldr	r0, [sp, #0]
  406f26:	f7fe fc91 	bl	40584c <__swsetup_r>
  406f2a:	2800      	cmp	r0, #0
  406f2c:	f040 8133 	bne.w	407196 <__sfvwrite_r+0x2da>
  406f30:	89a3      	ldrh	r3, [r4, #12]
  406f32:	6835      	ldr	r5, [r6, #0]
  406f34:	f013 0002 	ands.w	r0, r3, #2
  406f38:	d1d2      	bne.n	406ee0 <__sfvwrite_r+0x24>
  406f3a:	f013 0901 	ands.w	r9, r3, #1
  406f3e:	d145      	bne.n	406fcc <__sfvwrite_r+0x110>
  406f40:	464f      	mov	r7, r9
  406f42:	9601      	str	r6, [sp, #4]
  406f44:	b337      	cbz	r7, 406f94 <__sfvwrite_r+0xd8>
  406f46:	059a      	lsls	r2, r3, #22
  406f48:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406f4c:	f140 8083 	bpl.w	407056 <__sfvwrite_r+0x19a>
  406f50:	4547      	cmp	r7, r8
  406f52:	46c3      	mov	fp, r8
  406f54:	f0c0 80ab 	bcc.w	4070ae <__sfvwrite_r+0x1f2>
  406f58:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406f5c:	f040 80ac 	bne.w	4070b8 <__sfvwrite_r+0x1fc>
  406f60:	6820      	ldr	r0, [r4, #0]
  406f62:	46ba      	mov	sl, r7
  406f64:	465a      	mov	r2, fp
  406f66:	4649      	mov	r1, r9
  406f68:	f000 fd0a 	bl	407980 <memmove>
  406f6c:	68a2      	ldr	r2, [r4, #8]
  406f6e:	6823      	ldr	r3, [r4, #0]
  406f70:	eba2 0208 	sub.w	r2, r2, r8
  406f74:	445b      	add	r3, fp
  406f76:	60a2      	str	r2, [r4, #8]
  406f78:	6023      	str	r3, [r4, #0]
  406f7a:	9a01      	ldr	r2, [sp, #4]
  406f7c:	6893      	ldr	r3, [r2, #8]
  406f7e:	eba3 030a 	sub.w	r3, r3, sl
  406f82:	44d1      	add	r9, sl
  406f84:	eba7 070a 	sub.w	r7, r7, sl
  406f88:	6093      	str	r3, [r2, #8]
  406f8a:	2b00      	cmp	r3, #0
  406f8c:	d0c5      	beq.n	406f1a <__sfvwrite_r+0x5e>
  406f8e:	89a3      	ldrh	r3, [r4, #12]
  406f90:	2f00      	cmp	r7, #0
  406f92:	d1d8      	bne.n	406f46 <__sfvwrite_r+0x8a>
  406f94:	f8d5 9000 	ldr.w	r9, [r5]
  406f98:	686f      	ldr	r7, [r5, #4]
  406f9a:	3508      	adds	r5, #8
  406f9c:	e7d2      	b.n	406f44 <__sfvwrite_r+0x88>
  406f9e:	f8d5 9000 	ldr.w	r9, [r5]
  406fa2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406fa6:	3508      	adds	r5, #8
  406fa8:	e79f      	b.n	406eea <__sfvwrite_r+0x2e>
  406faa:	2000      	movs	r0, #0
  406fac:	4770      	bx	lr
  406fae:	4621      	mov	r1, r4
  406fb0:	9800      	ldr	r0, [sp, #0]
  406fb2:	f7ff fd1f 	bl	4069f4 <_fflush_r>
  406fb6:	b370      	cbz	r0, 407016 <__sfvwrite_r+0x15a>
  406fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406fc0:	f04f 30ff 	mov.w	r0, #4294967295
  406fc4:	81a3      	strh	r3, [r4, #12]
  406fc6:	b003      	add	sp, #12
  406fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406fcc:	4681      	mov	r9, r0
  406fce:	4633      	mov	r3, r6
  406fd0:	464e      	mov	r6, r9
  406fd2:	46a8      	mov	r8, r5
  406fd4:	469a      	mov	sl, r3
  406fd6:	464d      	mov	r5, r9
  406fd8:	b34e      	cbz	r6, 40702e <__sfvwrite_r+0x172>
  406fda:	b380      	cbz	r0, 40703e <__sfvwrite_r+0x182>
  406fdc:	6820      	ldr	r0, [r4, #0]
  406fde:	6923      	ldr	r3, [r4, #16]
  406fe0:	6962      	ldr	r2, [r4, #20]
  406fe2:	45b1      	cmp	r9, r6
  406fe4:	46cb      	mov	fp, r9
  406fe6:	bf28      	it	cs
  406fe8:	46b3      	movcs	fp, r6
  406fea:	4298      	cmp	r0, r3
  406fec:	465f      	mov	r7, fp
  406fee:	d904      	bls.n	406ffa <__sfvwrite_r+0x13e>
  406ff0:	68a3      	ldr	r3, [r4, #8]
  406ff2:	4413      	add	r3, r2
  406ff4:	459b      	cmp	fp, r3
  406ff6:	f300 80a6 	bgt.w	407146 <__sfvwrite_r+0x28a>
  406ffa:	4593      	cmp	fp, r2
  406ffc:	db4b      	blt.n	407096 <__sfvwrite_r+0x1da>
  406ffe:	4613      	mov	r3, r2
  407000:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407002:	69e1      	ldr	r1, [r4, #28]
  407004:	9800      	ldr	r0, [sp, #0]
  407006:	462a      	mov	r2, r5
  407008:	47b8      	blx	r7
  40700a:	1e07      	subs	r7, r0, #0
  40700c:	ddd4      	ble.n	406fb8 <__sfvwrite_r+0xfc>
  40700e:	ebb9 0907 	subs.w	r9, r9, r7
  407012:	d0cc      	beq.n	406fae <__sfvwrite_r+0xf2>
  407014:	2001      	movs	r0, #1
  407016:	f8da 3008 	ldr.w	r3, [sl, #8]
  40701a:	1bdb      	subs	r3, r3, r7
  40701c:	443d      	add	r5, r7
  40701e:	1bf6      	subs	r6, r6, r7
  407020:	f8ca 3008 	str.w	r3, [sl, #8]
  407024:	2b00      	cmp	r3, #0
  407026:	f43f af78 	beq.w	406f1a <__sfvwrite_r+0x5e>
  40702a:	2e00      	cmp	r6, #0
  40702c:	d1d5      	bne.n	406fda <__sfvwrite_r+0x11e>
  40702e:	f108 0308 	add.w	r3, r8, #8
  407032:	e913 0060 	ldmdb	r3, {r5, r6}
  407036:	4698      	mov	r8, r3
  407038:	3308      	adds	r3, #8
  40703a:	2e00      	cmp	r6, #0
  40703c:	d0f9      	beq.n	407032 <__sfvwrite_r+0x176>
  40703e:	4632      	mov	r2, r6
  407040:	210a      	movs	r1, #10
  407042:	4628      	mov	r0, r5
  407044:	f000 fc4c 	bl	4078e0 <memchr>
  407048:	2800      	cmp	r0, #0
  40704a:	f000 80a1 	beq.w	407190 <__sfvwrite_r+0x2d4>
  40704e:	3001      	adds	r0, #1
  407050:	eba0 0905 	sub.w	r9, r0, r5
  407054:	e7c2      	b.n	406fdc <__sfvwrite_r+0x120>
  407056:	6820      	ldr	r0, [r4, #0]
  407058:	6923      	ldr	r3, [r4, #16]
  40705a:	4298      	cmp	r0, r3
  40705c:	d802      	bhi.n	407064 <__sfvwrite_r+0x1a8>
  40705e:	6963      	ldr	r3, [r4, #20]
  407060:	429f      	cmp	r7, r3
  407062:	d25d      	bcs.n	407120 <__sfvwrite_r+0x264>
  407064:	45b8      	cmp	r8, r7
  407066:	bf28      	it	cs
  407068:	46b8      	movcs	r8, r7
  40706a:	4642      	mov	r2, r8
  40706c:	4649      	mov	r1, r9
  40706e:	f000 fc87 	bl	407980 <memmove>
  407072:	68a3      	ldr	r3, [r4, #8]
  407074:	6822      	ldr	r2, [r4, #0]
  407076:	eba3 0308 	sub.w	r3, r3, r8
  40707a:	4442      	add	r2, r8
  40707c:	60a3      	str	r3, [r4, #8]
  40707e:	6022      	str	r2, [r4, #0]
  407080:	b10b      	cbz	r3, 407086 <__sfvwrite_r+0x1ca>
  407082:	46c2      	mov	sl, r8
  407084:	e779      	b.n	406f7a <__sfvwrite_r+0xbe>
  407086:	4621      	mov	r1, r4
  407088:	9800      	ldr	r0, [sp, #0]
  40708a:	f7ff fcb3 	bl	4069f4 <_fflush_r>
  40708e:	2800      	cmp	r0, #0
  407090:	d192      	bne.n	406fb8 <__sfvwrite_r+0xfc>
  407092:	46c2      	mov	sl, r8
  407094:	e771      	b.n	406f7a <__sfvwrite_r+0xbe>
  407096:	465a      	mov	r2, fp
  407098:	4629      	mov	r1, r5
  40709a:	f000 fc71 	bl	407980 <memmove>
  40709e:	68a2      	ldr	r2, [r4, #8]
  4070a0:	6823      	ldr	r3, [r4, #0]
  4070a2:	eba2 020b 	sub.w	r2, r2, fp
  4070a6:	445b      	add	r3, fp
  4070a8:	60a2      	str	r2, [r4, #8]
  4070aa:	6023      	str	r3, [r4, #0]
  4070ac:	e7af      	b.n	40700e <__sfvwrite_r+0x152>
  4070ae:	6820      	ldr	r0, [r4, #0]
  4070b0:	46b8      	mov	r8, r7
  4070b2:	46ba      	mov	sl, r7
  4070b4:	46bb      	mov	fp, r7
  4070b6:	e755      	b.n	406f64 <__sfvwrite_r+0xa8>
  4070b8:	6962      	ldr	r2, [r4, #20]
  4070ba:	6820      	ldr	r0, [r4, #0]
  4070bc:	6921      	ldr	r1, [r4, #16]
  4070be:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4070c2:	eba0 0a01 	sub.w	sl, r0, r1
  4070c6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4070ca:	f10a 0001 	add.w	r0, sl, #1
  4070ce:	ea4f 0868 	mov.w	r8, r8, asr #1
  4070d2:	4438      	add	r0, r7
  4070d4:	4540      	cmp	r0, r8
  4070d6:	4642      	mov	r2, r8
  4070d8:	bf84      	itt	hi
  4070da:	4680      	movhi	r8, r0
  4070dc:	4642      	movhi	r2, r8
  4070de:	055b      	lsls	r3, r3, #21
  4070e0:	d544      	bpl.n	40716c <__sfvwrite_r+0x2b0>
  4070e2:	4611      	mov	r1, r2
  4070e4:	9800      	ldr	r0, [sp, #0]
  4070e6:	f000 f92f 	bl	407348 <_malloc_r>
  4070ea:	4683      	mov	fp, r0
  4070ec:	2800      	cmp	r0, #0
  4070ee:	d055      	beq.n	40719c <__sfvwrite_r+0x2e0>
  4070f0:	4652      	mov	r2, sl
  4070f2:	6921      	ldr	r1, [r4, #16]
  4070f4:	f7fb fffe 	bl	4030f4 <memcpy>
  4070f8:	89a3      	ldrh	r3, [r4, #12]
  4070fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4070fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407102:	81a3      	strh	r3, [r4, #12]
  407104:	eb0b 000a 	add.w	r0, fp, sl
  407108:	eba8 030a 	sub.w	r3, r8, sl
  40710c:	f8c4 b010 	str.w	fp, [r4, #16]
  407110:	f8c4 8014 	str.w	r8, [r4, #20]
  407114:	6020      	str	r0, [r4, #0]
  407116:	60a3      	str	r3, [r4, #8]
  407118:	46b8      	mov	r8, r7
  40711a:	46ba      	mov	sl, r7
  40711c:	46bb      	mov	fp, r7
  40711e:	e721      	b.n	406f64 <__sfvwrite_r+0xa8>
  407120:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  407124:	42b9      	cmp	r1, r7
  407126:	bf28      	it	cs
  407128:	4639      	movcs	r1, r7
  40712a:	464a      	mov	r2, r9
  40712c:	fb91 f1f3 	sdiv	r1, r1, r3
  407130:	9800      	ldr	r0, [sp, #0]
  407132:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407134:	fb03 f301 	mul.w	r3, r3, r1
  407138:	69e1      	ldr	r1, [r4, #28]
  40713a:	47b0      	blx	r6
  40713c:	f1b0 0a00 	subs.w	sl, r0, #0
  407140:	f73f af1b 	bgt.w	406f7a <__sfvwrite_r+0xbe>
  407144:	e738      	b.n	406fb8 <__sfvwrite_r+0xfc>
  407146:	461a      	mov	r2, r3
  407148:	4629      	mov	r1, r5
  40714a:	9301      	str	r3, [sp, #4]
  40714c:	f000 fc18 	bl	407980 <memmove>
  407150:	6822      	ldr	r2, [r4, #0]
  407152:	9b01      	ldr	r3, [sp, #4]
  407154:	9800      	ldr	r0, [sp, #0]
  407156:	441a      	add	r2, r3
  407158:	6022      	str	r2, [r4, #0]
  40715a:	4621      	mov	r1, r4
  40715c:	f7ff fc4a 	bl	4069f4 <_fflush_r>
  407160:	9b01      	ldr	r3, [sp, #4]
  407162:	2800      	cmp	r0, #0
  407164:	f47f af28 	bne.w	406fb8 <__sfvwrite_r+0xfc>
  407168:	461f      	mov	r7, r3
  40716a:	e750      	b.n	40700e <__sfvwrite_r+0x152>
  40716c:	9800      	ldr	r0, [sp, #0]
  40716e:	f000 ff71 	bl	408054 <_realloc_r>
  407172:	4683      	mov	fp, r0
  407174:	2800      	cmp	r0, #0
  407176:	d1c5      	bne.n	407104 <__sfvwrite_r+0x248>
  407178:	9d00      	ldr	r5, [sp, #0]
  40717a:	6921      	ldr	r1, [r4, #16]
  40717c:	4628      	mov	r0, r5
  40717e:	f7ff fdb7 	bl	406cf0 <_free_r>
  407182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407186:	220c      	movs	r2, #12
  407188:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40718c:	602a      	str	r2, [r5, #0]
  40718e:	e715      	b.n	406fbc <__sfvwrite_r+0x100>
  407190:	f106 0901 	add.w	r9, r6, #1
  407194:	e722      	b.n	406fdc <__sfvwrite_r+0x120>
  407196:	f04f 30ff 	mov.w	r0, #4294967295
  40719a:	e6bf      	b.n	406f1c <__sfvwrite_r+0x60>
  40719c:	9a00      	ldr	r2, [sp, #0]
  40719e:	230c      	movs	r3, #12
  4071a0:	6013      	str	r3, [r2, #0]
  4071a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4071a6:	e709      	b.n	406fbc <__sfvwrite_r+0x100>
  4071a8:	7ffffc00 	.word	0x7ffffc00

004071ac <_fwalk_reent>:
  4071ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4071b0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4071b4:	d01f      	beq.n	4071f6 <_fwalk_reent+0x4a>
  4071b6:	4688      	mov	r8, r1
  4071b8:	4606      	mov	r6, r0
  4071ba:	f04f 0900 	mov.w	r9, #0
  4071be:	687d      	ldr	r5, [r7, #4]
  4071c0:	68bc      	ldr	r4, [r7, #8]
  4071c2:	3d01      	subs	r5, #1
  4071c4:	d411      	bmi.n	4071ea <_fwalk_reent+0x3e>
  4071c6:	89a3      	ldrh	r3, [r4, #12]
  4071c8:	2b01      	cmp	r3, #1
  4071ca:	f105 35ff 	add.w	r5, r5, #4294967295
  4071ce:	d908      	bls.n	4071e2 <_fwalk_reent+0x36>
  4071d0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4071d4:	3301      	adds	r3, #1
  4071d6:	4621      	mov	r1, r4
  4071d8:	4630      	mov	r0, r6
  4071da:	d002      	beq.n	4071e2 <_fwalk_reent+0x36>
  4071dc:	47c0      	blx	r8
  4071de:	ea49 0900 	orr.w	r9, r9, r0
  4071e2:	1c6b      	adds	r3, r5, #1
  4071e4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4071e8:	d1ed      	bne.n	4071c6 <_fwalk_reent+0x1a>
  4071ea:	683f      	ldr	r7, [r7, #0]
  4071ec:	2f00      	cmp	r7, #0
  4071ee:	d1e6      	bne.n	4071be <_fwalk_reent+0x12>
  4071f0:	4648      	mov	r0, r9
  4071f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071f6:	46b9      	mov	r9, r7
  4071f8:	4648      	mov	r0, r9
  4071fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071fe:	bf00      	nop

00407200 <__locale_mb_cur_max>:
  407200:	4b04      	ldr	r3, [pc, #16]	; (407214 <__locale_mb_cur_max+0x14>)
  407202:	4a05      	ldr	r2, [pc, #20]	; (407218 <__locale_mb_cur_max+0x18>)
  407204:	681b      	ldr	r3, [r3, #0]
  407206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  407208:	2b00      	cmp	r3, #0
  40720a:	bf08      	it	eq
  40720c:	4613      	moveq	r3, r2
  40720e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  407212:	4770      	bx	lr
  407214:	2040003c 	.word	0x2040003c
  407218:	2040046c 	.word	0x2040046c

0040721c <_localeconv_r>:
  40721c:	4a04      	ldr	r2, [pc, #16]	; (407230 <_localeconv_r+0x14>)
  40721e:	4b05      	ldr	r3, [pc, #20]	; (407234 <_localeconv_r+0x18>)
  407220:	6812      	ldr	r2, [r2, #0]
  407222:	6b50      	ldr	r0, [r2, #52]	; 0x34
  407224:	2800      	cmp	r0, #0
  407226:	bf08      	it	eq
  407228:	4618      	moveq	r0, r3
  40722a:	30f0      	adds	r0, #240	; 0xf0
  40722c:	4770      	bx	lr
  40722e:	bf00      	nop
  407230:	2040003c 	.word	0x2040003c
  407234:	2040046c 	.word	0x2040046c

00407238 <__retarget_lock_init_recursive>:
  407238:	4770      	bx	lr
  40723a:	bf00      	nop

0040723c <__retarget_lock_close_recursive>:
  40723c:	4770      	bx	lr
  40723e:	bf00      	nop

00407240 <__retarget_lock_acquire_recursive>:
  407240:	4770      	bx	lr
  407242:	bf00      	nop

00407244 <__retarget_lock_release_recursive>:
  407244:	4770      	bx	lr
  407246:	bf00      	nop

00407248 <__swhatbuf_r>:
  407248:	b570      	push	{r4, r5, r6, lr}
  40724a:	460c      	mov	r4, r1
  40724c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407250:	2900      	cmp	r1, #0
  407252:	b090      	sub	sp, #64	; 0x40
  407254:	4615      	mov	r5, r2
  407256:	461e      	mov	r6, r3
  407258:	db14      	blt.n	407284 <__swhatbuf_r+0x3c>
  40725a:	aa01      	add	r2, sp, #4
  40725c:	f001 fb20 	bl	4088a0 <_fstat_r>
  407260:	2800      	cmp	r0, #0
  407262:	db0f      	blt.n	407284 <__swhatbuf_r+0x3c>
  407264:	9a02      	ldr	r2, [sp, #8]
  407266:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40726a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40726e:	fab2 f282 	clz	r2, r2
  407272:	0952      	lsrs	r2, r2, #5
  407274:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407278:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40727c:	6032      	str	r2, [r6, #0]
  40727e:	602b      	str	r3, [r5, #0]
  407280:	b010      	add	sp, #64	; 0x40
  407282:	bd70      	pop	{r4, r5, r6, pc}
  407284:	89a2      	ldrh	r2, [r4, #12]
  407286:	2300      	movs	r3, #0
  407288:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40728c:	6033      	str	r3, [r6, #0]
  40728e:	d004      	beq.n	40729a <__swhatbuf_r+0x52>
  407290:	2240      	movs	r2, #64	; 0x40
  407292:	4618      	mov	r0, r3
  407294:	602a      	str	r2, [r5, #0]
  407296:	b010      	add	sp, #64	; 0x40
  407298:	bd70      	pop	{r4, r5, r6, pc}
  40729a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40729e:	602b      	str	r3, [r5, #0]
  4072a0:	b010      	add	sp, #64	; 0x40
  4072a2:	bd70      	pop	{r4, r5, r6, pc}

004072a4 <__smakebuf_r>:
  4072a4:	898a      	ldrh	r2, [r1, #12]
  4072a6:	0792      	lsls	r2, r2, #30
  4072a8:	460b      	mov	r3, r1
  4072aa:	d506      	bpl.n	4072ba <__smakebuf_r+0x16>
  4072ac:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4072b0:	2101      	movs	r1, #1
  4072b2:	601a      	str	r2, [r3, #0]
  4072b4:	611a      	str	r2, [r3, #16]
  4072b6:	6159      	str	r1, [r3, #20]
  4072b8:	4770      	bx	lr
  4072ba:	b5f0      	push	{r4, r5, r6, r7, lr}
  4072bc:	b083      	sub	sp, #12
  4072be:	ab01      	add	r3, sp, #4
  4072c0:	466a      	mov	r2, sp
  4072c2:	460c      	mov	r4, r1
  4072c4:	4606      	mov	r6, r0
  4072c6:	f7ff ffbf 	bl	407248 <__swhatbuf_r>
  4072ca:	9900      	ldr	r1, [sp, #0]
  4072cc:	4605      	mov	r5, r0
  4072ce:	4630      	mov	r0, r6
  4072d0:	f000 f83a 	bl	407348 <_malloc_r>
  4072d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4072d8:	b1d8      	cbz	r0, 407312 <__smakebuf_r+0x6e>
  4072da:	9a01      	ldr	r2, [sp, #4]
  4072dc:	4f15      	ldr	r7, [pc, #84]	; (407334 <__smakebuf_r+0x90>)
  4072de:	9900      	ldr	r1, [sp, #0]
  4072e0:	63f7      	str	r7, [r6, #60]	; 0x3c
  4072e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4072e6:	81a3      	strh	r3, [r4, #12]
  4072e8:	6020      	str	r0, [r4, #0]
  4072ea:	6120      	str	r0, [r4, #16]
  4072ec:	6161      	str	r1, [r4, #20]
  4072ee:	b91a      	cbnz	r2, 4072f8 <__smakebuf_r+0x54>
  4072f0:	432b      	orrs	r3, r5
  4072f2:	81a3      	strh	r3, [r4, #12]
  4072f4:	b003      	add	sp, #12
  4072f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4072f8:	4630      	mov	r0, r6
  4072fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4072fe:	f001 fae3 	bl	4088c8 <_isatty_r>
  407302:	b1a0      	cbz	r0, 40732e <__smakebuf_r+0x8a>
  407304:	89a3      	ldrh	r3, [r4, #12]
  407306:	f023 0303 	bic.w	r3, r3, #3
  40730a:	f043 0301 	orr.w	r3, r3, #1
  40730e:	b21b      	sxth	r3, r3
  407310:	e7ee      	b.n	4072f0 <__smakebuf_r+0x4c>
  407312:	059a      	lsls	r2, r3, #22
  407314:	d4ee      	bmi.n	4072f4 <__smakebuf_r+0x50>
  407316:	f023 0303 	bic.w	r3, r3, #3
  40731a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40731e:	f043 0302 	orr.w	r3, r3, #2
  407322:	2101      	movs	r1, #1
  407324:	81a3      	strh	r3, [r4, #12]
  407326:	6022      	str	r2, [r4, #0]
  407328:	6122      	str	r2, [r4, #16]
  40732a:	6161      	str	r1, [r4, #20]
  40732c:	e7e2      	b.n	4072f4 <__smakebuf_r+0x50>
  40732e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407332:	e7dd      	b.n	4072f0 <__smakebuf_r+0x4c>
  407334:	00406a49 	.word	0x00406a49

00407338 <malloc>:
  407338:	4b02      	ldr	r3, [pc, #8]	; (407344 <malloc+0xc>)
  40733a:	4601      	mov	r1, r0
  40733c:	6818      	ldr	r0, [r3, #0]
  40733e:	f000 b803 	b.w	407348 <_malloc_r>
  407342:	bf00      	nop
  407344:	2040003c 	.word	0x2040003c

00407348 <_malloc_r>:
  407348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40734c:	f101 060b 	add.w	r6, r1, #11
  407350:	2e16      	cmp	r6, #22
  407352:	b083      	sub	sp, #12
  407354:	4605      	mov	r5, r0
  407356:	f240 809e 	bls.w	407496 <_malloc_r+0x14e>
  40735a:	f036 0607 	bics.w	r6, r6, #7
  40735e:	f100 80bd 	bmi.w	4074dc <_malloc_r+0x194>
  407362:	42b1      	cmp	r1, r6
  407364:	f200 80ba 	bhi.w	4074dc <_malloc_r+0x194>
  407368:	f000 fb6e 	bl	407a48 <__malloc_lock>
  40736c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  407370:	f0c0 8293 	bcc.w	40789a <_malloc_r+0x552>
  407374:	0a73      	lsrs	r3, r6, #9
  407376:	f000 80b8 	beq.w	4074ea <_malloc_r+0x1a2>
  40737a:	2b04      	cmp	r3, #4
  40737c:	f200 8179 	bhi.w	407672 <_malloc_r+0x32a>
  407380:	09b3      	lsrs	r3, r6, #6
  407382:	f103 0039 	add.w	r0, r3, #57	; 0x39
  407386:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40738a:	00c3      	lsls	r3, r0, #3
  40738c:	4fbf      	ldr	r7, [pc, #764]	; (40768c <_malloc_r+0x344>)
  40738e:	443b      	add	r3, r7
  407390:	f1a3 0108 	sub.w	r1, r3, #8
  407394:	685c      	ldr	r4, [r3, #4]
  407396:	42a1      	cmp	r1, r4
  407398:	d106      	bne.n	4073a8 <_malloc_r+0x60>
  40739a:	e00c      	b.n	4073b6 <_malloc_r+0x6e>
  40739c:	2a00      	cmp	r2, #0
  40739e:	f280 80aa 	bge.w	4074f6 <_malloc_r+0x1ae>
  4073a2:	68e4      	ldr	r4, [r4, #12]
  4073a4:	42a1      	cmp	r1, r4
  4073a6:	d006      	beq.n	4073b6 <_malloc_r+0x6e>
  4073a8:	6863      	ldr	r3, [r4, #4]
  4073aa:	f023 0303 	bic.w	r3, r3, #3
  4073ae:	1b9a      	subs	r2, r3, r6
  4073b0:	2a0f      	cmp	r2, #15
  4073b2:	ddf3      	ble.n	40739c <_malloc_r+0x54>
  4073b4:	4670      	mov	r0, lr
  4073b6:	693c      	ldr	r4, [r7, #16]
  4073b8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4076a0 <_malloc_r+0x358>
  4073bc:	4574      	cmp	r4, lr
  4073be:	f000 81ab 	beq.w	407718 <_malloc_r+0x3d0>
  4073c2:	6863      	ldr	r3, [r4, #4]
  4073c4:	f023 0303 	bic.w	r3, r3, #3
  4073c8:	1b9a      	subs	r2, r3, r6
  4073ca:	2a0f      	cmp	r2, #15
  4073cc:	f300 8190 	bgt.w	4076f0 <_malloc_r+0x3a8>
  4073d0:	2a00      	cmp	r2, #0
  4073d2:	f8c7 e014 	str.w	lr, [r7, #20]
  4073d6:	f8c7 e010 	str.w	lr, [r7, #16]
  4073da:	f280 809d 	bge.w	407518 <_malloc_r+0x1d0>
  4073de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4073e2:	f080 8161 	bcs.w	4076a8 <_malloc_r+0x360>
  4073e6:	08db      	lsrs	r3, r3, #3
  4073e8:	f103 0c01 	add.w	ip, r3, #1
  4073ec:	1099      	asrs	r1, r3, #2
  4073ee:	687a      	ldr	r2, [r7, #4]
  4073f0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4073f4:	f8c4 8008 	str.w	r8, [r4, #8]
  4073f8:	2301      	movs	r3, #1
  4073fa:	408b      	lsls	r3, r1
  4073fc:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  407400:	4313      	orrs	r3, r2
  407402:	3908      	subs	r1, #8
  407404:	60e1      	str	r1, [r4, #12]
  407406:	607b      	str	r3, [r7, #4]
  407408:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40740c:	f8c8 400c 	str.w	r4, [r8, #12]
  407410:	1082      	asrs	r2, r0, #2
  407412:	2401      	movs	r4, #1
  407414:	4094      	lsls	r4, r2
  407416:	429c      	cmp	r4, r3
  407418:	f200 808b 	bhi.w	407532 <_malloc_r+0x1ea>
  40741c:	421c      	tst	r4, r3
  40741e:	d106      	bne.n	40742e <_malloc_r+0xe6>
  407420:	f020 0003 	bic.w	r0, r0, #3
  407424:	0064      	lsls	r4, r4, #1
  407426:	421c      	tst	r4, r3
  407428:	f100 0004 	add.w	r0, r0, #4
  40742c:	d0fa      	beq.n	407424 <_malloc_r+0xdc>
  40742e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  407432:	46cc      	mov	ip, r9
  407434:	4680      	mov	r8, r0
  407436:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40743a:	459c      	cmp	ip, r3
  40743c:	d107      	bne.n	40744e <_malloc_r+0x106>
  40743e:	e16d      	b.n	40771c <_malloc_r+0x3d4>
  407440:	2a00      	cmp	r2, #0
  407442:	f280 817b 	bge.w	40773c <_malloc_r+0x3f4>
  407446:	68db      	ldr	r3, [r3, #12]
  407448:	459c      	cmp	ip, r3
  40744a:	f000 8167 	beq.w	40771c <_malloc_r+0x3d4>
  40744e:	6859      	ldr	r1, [r3, #4]
  407450:	f021 0103 	bic.w	r1, r1, #3
  407454:	1b8a      	subs	r2, r1, r6
  407456:	2a0f      	cmp	r2, #15
  407458:	ddf2      	ble.n	407440 <_malloc_r+0xf8>
  40745a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40745e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  407462:	9300      	str	r3, [sp, #0]
  407464:	199c      	adds	r4, r3, r6
  407466:	4628      	mov	r0, r5
  407468:	f046 0601 	orr.w	r6, r6, #1
  40746c:	f042 0501 	orr.w	r5, r2, #1
  407470:	605e      	str	r6, [r3, #4]
  407472:	f8c8 c00c 	str.w	ip, [r8, #12]
  407476:	f8cc 8008 	str.w	r8, [ip, #8]
  40747a:	617c      	str	r4, [r7, #20]
  40747c:	613c      	str	r4, [r7, #16]
  40747e:	f8c4 e00c 	str.w	lr, [r4, #12]
  407482:	f8c4 e008 	str.w	lr, [r4, #8]
  407486:	6065      	str	r5, [r4, #4]
  407488:	505a      	str	r2, [r3, r1]
  40748a:	f000 fae3 	bl	407a54 <__malloc_unlock>
  40748e:	9b00      	ldr	r3, [sp, #0]
  407490:	f103 0408 	add.w	r4, r3, #8
  407494:	e01e      	b.n	4074d4 <_malloc_r+0x18c>
  407496:	2910      	cmp	r1, #16
  407498:	d820      	bhi.n	4074dc <_malloc_r+0x194>
  40749a:	f000 fad5 	bl	407a48 <__malloc_lock>
  40749e:	2610      	movs	r6, #16
  4074a0:	2318      	movs	r3, #24
  4074a2:	2002      	movs	r0, #2
  4074a4:	4f79      	ldr	r7, [pc, #484]	; (40768c <_malloc_r+0x344>)
  4074a6:	443b      	add	r3, r7
  4074a8:	f1a3 0208 	sub.w	r2, r3, #8
  4074ac:	685c      	ldr	r4, [r3, #4]
  4074ae:	4294      	cmp	r4, r2
  4074b0:	f000 813d 	beq.w	40772e <_malloc_r+0x3e6>
  4074b4:	6863      	ldr	r3, [r4, #4]
  4074b6:	68e1      	ldr	r1, [r4, #12]
  4074b8:	68a6      	ldr	r6, [r4, #8]
  4074ba:	f023 0303 	bic.w	r3, r3, #3
  4074be:	4423      	add	r3, r4
  4074c0:	4628      	mov	r0, r5
  4074c2:	685a      	ldr	r2, [r3, #4]
  4074c4:	60f1      	str	r1, [r6, #12]
  4074c6:	f042 0201 	orr.w	r2, r2, #1
  4074ca:	608e      	str	r6, [r1, #8]
  4074cc:	605a      	str	r2, [r3, #4]
  4074ce:	f000 fac1 	bl	407a54 <__malloc_unlock>
  4074d2:	3408      	adds	r4, #8
  4074d4:	4620      	mov	r0, r4
  4074d6:	b003      	add	sp, #12
  4074d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074dc:	2400      	movs	r4, #0
  4074de:	230c      	movs	r3, #12
  4074e0:	4620      	mov	r0, r4
  4074e2:	602b      	str	r3, [r5, #0]
  4074e4:	b003      	add	sp, #12
  4074e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074ea:	2040      	movs	r0, #64	; 0x40
  4074ec:	f44f 7300 	mov.w	r3, #512	; 0x200
  4074f0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4074f4:	e74a      	b.n	40738c <_malloc_r+0x44>
  4074f6:	4423      	add	r3, r4
  4074f8:	68e1      	ldr	r1, [r4, #12]
  4074fa:	685a      	ldr	r2, [r3, #4]
  4074fc:	68a6      	ldr	r6, [r4, #8]
  4074fe:	f042 0201 	orr.w	r2, r2, #1
  407502:	60f1      	str	r1, [r6, #12]
  407504:	4628      	mov	r0, r5
  407506:	608e      	str	r6, [r1, #8]
  407508:	605a      	str	r2, [r3, #4]
  40750a:	f000 faa3 	bl	407a54 <__malloc_unlock>
  40750e:	3408      	adds	r4, #8
  407510:	4620      	mov	r0, r4
  407512:	b003      	add	sp, #12
  407514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407518:	4423      	add	r3, r4
  40751a:	4628      	mov	r0, r5
  40751c:	685a      	ldr	r2, [r3, #4]
  40751e:	f042 0201 	orr.w	r2, r2, #1
  407522:	605a      	str	r2, [r3, #4]
  407524:	f000 fa96 	bl	407a54 <__malloc_unlock>
  407528:	3408      	adds	r4, #8
  40752a:	4620      	mov	r0, r4
  40752c:	b003      	add	sp, #12
  40752e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407532:	68bc      	ldr	r4, [r7, #8]
  407534:	6863      	ldr	r3, [r4, #4]
  407536:	f023 0803 	bic.w	r8, r3, #3
  40753a:	45b0      	cmp	r8, r6
  40753c:	d304      	bcc.n	407548 <_malloc_r+0x200>
  40753e:	eba8 0306 	sub.w	r3, r8, r6
  407542:	2b0f      	cmp	r3, #15
  407544:	f300 8085 	bgt.w	407652 <_malloc_r+0x30a>
  407548:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4076a4 <_malloc_r+0x35c>
  40754c:	4b50      	ldr	r3, [pc, #320]	; (407690 <_malloc_r+0x348>)
  40754e:	f8d9 2000 	ldr.w	r2, [r9]
  407552:	681b      	ldr	r3, [r3, #0]
  407554:	3201      	adds	r2, #1
  407556:	4433      	add	r3, r6
  407558:	eb04 0a08 	add.w	sl, r4, r8
  40755c:	f000 8155 	beq.w	40780a <_malloc_r+0x4c2>
  407560:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  407564:	330f      	adds	r3, #15
  407566:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40756a:	f02b 0b0f 	bic.w	fp, fp, #15
  40756e:	4659      	mov	r1, fp
  407570:	4628      	mov	r0, r5
  407572:	f000 ff15 	bl	4083a0 <_sbrk_r>
  407576:	1c41      	adds	r1, r0, #1
  407578:	4602      	mov	r2, r0
  40757a:	f000 80fc 	beq.w	407776 <_malloc_r+0x42e>
  40757e:	4582      	cmp	sl, r0
  407580:	f200 80f7 	bhi.w	407772 <_malloc_r+0x42a>
  407584:	4b43      	ldr	r3, [pc, #268]	; (407694 <_malloc_r+0x34c>)
  407586:	6819      	ldr	r1, [r3, #0]
  407588:	4459      	add	r1, fp
  40758a:	6019      	str	r1, [r3, #0]
  40758c:	f000 814d 	beq.w	40782a <_malloc_r+0x4e2>
  407590:	f8d9 0000 	ldr.w	r0, [r9]
  407594:	3001      	adds	r0, #1
  407596:	bf1b      	ittet	ne
  407598:	eba2 0a0a 	subne.w	sl, r2, sl
  40759c:	4451      	addne	r1, sl
  40759e:	f8c9 2000 	streq.w	r2, [r9]
  4075a2:	6019      	strne	r1, [r3, #0]
  4075a4:	f012 0107 	ands.w	r1, r2, #7
  4075a8:	f000 8115 	beq.w	4077d6 <_malloc_r+0x48e>
  4075ac:	f1c1 0008 	rsb	r0, r1, #8
  4075b0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4075b4:	4402      	add	r2, r0
  4075b6:	3108      	adds	r1, #8
  4075b8:	eb02 090b 	add.w	r9, r2, fp
  4075bc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4075c0:	eba1 0909 	sub.w	r9, r1, r9
  4075c4:	4649      	mov	r1, r9
  4075c6:	4628      	mov	r0, r5
  4075c8:	9301      	str	r3, [sp, #4]
  4075ca:	9200      	str	r2, [sp, #0]
  4075cc:	f000 fee8 	bl	4083a0 <_sbrk_r>
  4075d0:	1c43      	adds	r3, r0, #1
  4075d2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4075d6:	f000 8143 	beq.w	407860 <_malloc_r+0x518>
  4075da:	1a80      	subs	r0, r0, r2
  4075dc:	4448      	add	r0, r9
  4075de:	f040 0001 	orr.w	r0, r0, #1
  4075e2:	6819      	ldr	r1, [r3, #0]
  4075e4:	60ba      	str	r2, [r7, #8]
  4075e6:	4449      	add	r1, r9
  4075e8:	42bc      	cmp	r4, r7
  4075ea:	6050      	str	r0, [r2, #4]
  4075ec:	6019      	str	r1, [r3, #0]
  4075ee:	d017      	beq.n	407620 <_malloc_r+0x2d8>
  4075f0:	f1b8 0f0f 	cmp.w	r8, #15
  4075f4:	f240 80fb 	bls.w	4077ee <_malloc_r+0x4a6>
  4075f8:	6860      	ldr	r0, [r4, #4]
  4075fa:	f1a8 020c 	sub.w	r2, r8, #12
  4075fe:	f022 0207 	bic.w	r2, r2, #7
  407602:	eb04 0e02 	add.w	lr, r4, r2
  407606:	f000 0001 	and.w	r0, r0, #1
  40760a:	f04f 0c05 	mov.w	ip, #5
  40760e:	4310      	orrs	r0, r2
  407610:	2a0f      	cmp	r2, #15
  407612:	6060      	str	r0, [r4, #4]
  407614:	f8ce c004 	str.w	ip, [lr, #4]
  407618:	f8ce c008 	str.w	ip, [lr, #8]
  40761c:	f200 8117 	bhi.w	40784e <_malloc_r+0x506>
  407620:	4b1d      	ldr	r3, [pc, #116]	; (407698 <_malloc_r+0x350>)
  407622:	68bc      	ldr	r4, [r7, #8]
  407624:	681a      	ldr	r2, [r3, #0]
  407626:	4291      	cmp	r1, r2
  407628:	bf88      	it	hi
  40762a:	6019      	strhi	r1, [r3, #0]
  40762c:	4b1b      	ldr	r3, [pc, #108]	; (40769c <_malloc_r+0x354>)
  40762e:	681a      	ldr	r2, [r3, #0]
  407630:	4291      	cmp	r1, r2
  407632:	6862      	ldr	r2, [r4, #4]
  407634:	bf88      	it	hi
  407636:	6019      	strhi	r1, [r3, #0]
  407638:	f022 0203 	bic.w	r2, r2, #3
  40763c:	4296      	cmp	r6, r2
  40763e:	eba2 0306 	sub.w	r3, r2, r6
  407642:	d801      	bhi.n	407648 <_malloc_r+0x300>
  407644:	2b0f      	cmp	r3, #15
  407646:	dc04      	bgt.n	407652 <_malloc_r+0x30a>
  407648:	4628      	mov	r0, r5
  40764a:	f000 fa03 	bl	407a54 <__malloc_unlock>
  40764e:	2400      	movs	r4, #0
  407650:	e740      	b.n	4074d4 <_malloc_r+0x18c>
  407652:	19a2      	adds	r2, r4, r6
  407654:	f043 0301 	orr.w	r3, r3, #1
  407658:	f046 0601 	orr.w	r6, r6, #1
  40765c:	6066      	str	r6, [r4, #4]
  40765e:	4628      	mov	r0, r5
  407660:	60ba      	str	r2, [r7, #8]
  407662:	6053      	str	r3, [r2, #4]
  407664:	f000 f9f6 	bl	407a54 <__malloc_unlock>
  407668:	3408      	adds	r4, #8
  40766a:	4620      	mov	r0, r4
  40766c:	b003      	add	sp, #12
  40766e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407672:	2b14      	cmp	r3, #20
  407674:	d971      	bls.n	40775a <_malloc_r+0x412>
  407676:	2b54      	cmp	r3, #84	; 0x54
  407678:	f200 80a3 	bhi.w	4077c2 <_malloc_r+0x47a>
  40767c:	0b33      	lsrs	r3, r6, #12
  40767e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  407682:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  407686:	00c3      	lsls	r3, r0, #3
  407688:	e680      	b.n	40738c <_malloc_r+0x44>
  40768a:	bf00      	nop
  40768c:	204005d8 	.word	0x204005d8
  407690:	204072e4 	.word	0x204072e4
  407694:	204072b4 	.word	0x204072b4
  407698:	204072dc 	.word	0x204072dc
  40769c:	204072e0 	.word	0x204072e0
  4076a0:	204005e0 	.word	0x204005e0
  4076a4:	204009e0 	.word	0x204009e0
  4076a8:	0a5a      	lsrs	r2, r3, #9
  4076aa:	2a04      	cmp	r2, #4
  4076ac:	d95b      	bls.n	407766 <_malloc_r+0x41e>
  4076ae:	2a14      	cmp	r2, #20
  4076b0:	f200 80ae 	bhi.w	407810 <_malloc_r+0x4c8>
  4076b4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4076b8:	00c9      	lsls	r1, r1, #3
  4076ba:	325b      	adds	r2, #91	; 0x5b
  4076bc:	eb07 0c01 	add.w	ip, r7, r1
  4076c0:	5879      	ldr	r1, [r7, r1]
  4076c2:	f1ac 0c08 	sub.w	ip, ip, #8
  4076c6:	458c      	cmp	ip, r1
  4076c8:	f000 8088 	beq.w	4077dc <_malloc_r+0x494>
  4076cc:	684a      	ldr	r2, [r1, #4]
  4076ce:	f022 0203 	bic.w	r2, r2, #3
  4076d2:	4293      	cmp	r3, r2
  4076d4:	d273      	bcs.n	4077be <_malloc_r+0x476>
  4076d6:	6889      	ldr	r1, [r1, #8]
  4076d8:	458c      	cmp	ip, r1
  4076da:	d1f7      	bne.n	4076cc <_malloc_r+0x384>
  4076dc:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4076e0:	687b      	ldr	r3, [r7, #4]
  4076e2:	60e2      	str	r2, [r4, #12]
  4076e4:	f8c4 c008 	str.w	ip, [r4, #8]
  4076e8:	6094      	str	r4, [r2, #8]
  4076ea:	f8cc 400c 	str.w	r4, [ip, #12]
  4076ee:	e68f      	b.n	407410 <_malloc_r+0xc8>
  4076f0:	19a1      	adds	r1, r4, r6
  4076f2:	f046 0c01 	orr.w	ip, r6, #1
  4076f6:	f042 0601 	orr.w	r6, r2, #1
  4076fa:	f8c4 c004 	str.w	ip, [r4, #4]
  4076fe:	4628      	mov	r0, r5
  407700:	6179      	str	r1, [r7, #20]
  407702:	6139      	str	r1, [r7, #16]
  407704:	f8c1 e00c 	str.w	lr, [r1, #12]
  407708:	f8c1 e008 	str.w	lr, [r1, #8]
  40770c:	604e      	str	r6, [r1, #4]
  40770e:	50e2      	str	r2, [r4, r3]
  407710:	f000 f9a0 	bl	407a54 <__malloc_unlock>
  407714:	3408      	adds	r4, #8
  407716:	e6dd      	b.n	4074d4 <_malloc_r+0x18c>
  407718:	687b      	ldr	r3, [r7, #4]
  40771a:	e679      	b.n	407410 <_malloc_r+0xc8>
  40771c:	f108 0801 	add.w	r8, r8, #1
  407720:	f018 0f03 	tst.w	r8, #3
  407724:	f10c 0c08 	add.w	ip, ip, #8
  407728:	f47f ae85 	bne.w	407436 <_malloc_r+0xee>
  40772c:	e02d      	b.n	40778a <_malloc_r+0x442>
  40772e:	68dc      	ldr	r4, [r3, #12]
  407730:	42a3      	cmp	r3, r4
  407732:	bf08      	it	eq
  407734:	3002      	addeq	r0, #2
  407736:	f43f ae3e 	beq.w	4073b6 <_malloc_r+0x6e>
  40773a:	e6bb      	b.n	4074b4 <_malloc_r+0x16c>
  40773c:	4419      	add	r1, r3
  40773e:	461c      	mov	r4, r3
  407740:	684a      	ldr	r2, [r1, #4]
  407742:	68db      	ldr	r3, [r3, #12]
  407744:	f854 6f08 	ldr.w	r6, [r4, #8]!
  407748:	f042 0201 	orr.w	r2, r2, #1
  40774c:	604a      	str	r2, [r1, #4]
  40774e:	4628      	mov	r0, r5
  407750:	60f3      	str	r3, [r6, #12]
  407752:	609e      	str	r6, [r3, #8]
  407754:	f000 f97e 	bl	407a54 <__malloc_unlock>
  407758:	e6bc      	b.n	4074d4 <_malloc_r+0x18c>
  40775a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40775e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  407762:	00c3      	lsls	r3, r0, #3
  407764:	e612      	b.n	40738c <_malloc_r+0x44>
  407766:	099a      	lsrs	r2, r3, #6
  407768:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40776c:	00c9      	lsls	r1, r1, #3
  40776e:	3238      	adds	r2, #56	; 0x38
  407770:	e7a4      	b.n	4076bc <_malloc_r+0x374>
  407772:	42bc      	cmp	r4, r7
  407774:	d054      	beq.n	407820 <_malloc_r+0x4d8>
  407776:	68bc      	ldr	r4, [r7, #8]
  407778:	6862      	ldr	r2, [r4, #4]
  40777a:	f022 0203 	bic.w	r2, r2, #3
  40777e:	e75d      	b.n	40763c <_malloc_r+0x2f4>
  407780:	f859 3908 	ldr.w	r3, [r9], #-8
  407784:	4599      	cmp	r9, r3
  407786:	f040 8086 	bne.w	407896 <_malloc_r+0x54e>
  40778a:	f010 0f03 	tst.w	r0, #3
  40778e:	f100 30ff 	add.w	r0, r0, #4294967295
  407792:	d1f5      	bne.n	407780 <_malloc_r+0x438>
  407794:	687b      	ldr	r3, [r7, #4]
  407796:	ea23 0304 	bic.w	r3, r3, r4
  40779a:	607b      	str	r3, [r7, #4]
  40779c:	0064      	lsls	r4, r4, #1
  40779e:	429c      	cmp	r4, r3
  4077a0:	f63f aec7 	bhi.w	407532 <_malloc_r+0x1ea>
  4077a4:	2c00      	cmp	r4, #0
  4077a6:	f43f aec4 	beq.w	407532 <_malloc_r+0x1ea>
  4077aa:	421c      	tst	r4, r3
  4077ac:	4640      	mov	r0, r8
  4077ae:	f47f ae3e 	bne.w	40742e <_malloc_r+0xe6>
  4077b2:	0064      	lsls	r4, r4, #1
  4077b4:	421c      	tst	r4, r3
  4077b6:	f100 0004 	add.w	r0, r0, #4
  4077ba:	d0fa      	beq.n	4077b2 <_malloc_r+0x46a>
  4077bc:	e637      	b.n	40742e <_malloc_r+0xe6>
  4077be:	468c      	mov	ip, r1
  4077c0:	e78c      	b.n	4076dc <_malloc_r+0x394>
  4077c2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4077c6:	d815      	bhi.n	4077f4 <_malloc_r+0x4ac>
  4077c8:	0bf3      	lsrs	r3, r6, #15
  4077ca:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4077ce:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4077d2:	00c3      	lsls	r3, r0, #3
  4077d4:	e5da      	b.n	40738c <_malloc_r+0x44>
  4077d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4077da:	e6ed      	b.n	4075b8 <_malloc_r+0x270>
  4077dc:	687b      	ldr	r3, [r7, #4]
  4077de:	1092      	asrs	r2, r2, #2
  4077e0:	2101      	movs	r1, #1
  4077e2:	fa01 f202 	lsl.w	r2, r1, r2
  4077e6:	4313      	orrs	r3, r2
  4077e8:	607b      	str	r3, [r7, #4]
  4077ea:	4662      	mov	r2, ip
  4077ec:	e779      	b.n	4076e2 <_malloc_r+0x39a>
  4077ee:	2301      	movs	r3, #1
  4077f0:	6053      	str	r3, [r2, #4]
  4077f2:	e729      	b.n	407648 <_malloc_r+0x300>
  4077f4:	f240 5254 	movw	r2, #1364	; 0x554
  4077f8:	4293      	cmp	r3, r2
  4077fa:	d822      	bhi.n	407842 <_malloc_r+0x4fa>
  4077fc:	0cb3      	lsrs	r3, r6, #18
  4077fe:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  407802:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  407806:	00c3      	lsls	r3, r0, #3
  407808:	e5c0      	b.n	40738c <_malloc_r+0x44>
  40780a:	f103 0b10 	add.w	fp, r3, #16
  40780e:	e6ae      	b.n	40756e <_malloc_r+0x226>
  407810:	2a54      	cmp	r2, #84	; 0x54
  407812:	d829      	bhi.n	407868 <_malloc_r+0x520>
  407814:	0b1a      	lsrs	r2, r3, #12
  407816:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40781a:	00c9      	lsls	r1, r1, #3
  40781c:	326e      	adds	r2, #110	; 0x6e
  40781e:	e74d      	b.n	4076bc <_malloc_r+0x374>
  407820:	4b20      	ldr	r3, [pc, #128]	; (4078a4 <_malloc_r+0x55c>)
  407822:	6819      	ldr	r1, [r3, #0]
  407824:	4459      	add	r1, fp
  407826:	6019      	str	r1, [r3, #0]
  407828:	e6b2      	b.n	407590 <_malloc_r+0x248>
  40782a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40782e:	2800      	cmp	r0, #0
  407830:	f47f aeae 	bne.w	407590 <_malloc_r+0x248>
  407834:	eb08 030b 	add.w	r3, r8, fp
  407838:	68ba      	ldr	r2, [r7, #8]
  40783a:	f043 0301 	orr.w	r3, r3, #1
  40783e:	6053      	str	r3, [r2, #4]
  407840:	e6ee      	b.n	407620 <_malloc_r+0x2d8>
  407842:	207f      	movs	r0, #127	; 0x7f
  407844:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  407848:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40784c:	e59e      	b.n	40738c <_malloc_r+0x44>
  40784e:	f104 0108 	add.w	r1, r4, #8
  407852:	4628      	mov	r0, r5
  407854:	9300      	str	r3, [sp, #0]
  407856:	f7ff fa4b 	bl	406cf0 <_free_r>
  40785a:	9b00      	ldr	r3, [sp, #0]
  40785c:	6819      	ldr	r1, [r3, #0]
  40785e:	e6df      	b.n	407620 <_malloc_r+0x2d8>
  407860:	2001      	movs	r0, #1
  407862:	f04f 0900 	mov.w	r9, #0
  407866:	e6bc      	b.n	4075e2 <_malloc_r+0x29a>
  407868:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40786c:	d805      	bhi.n	40787a <_malloc_r+0x532>
  40786e:	0bda      	lsrs	r2, r3, #15
  407870:	f102 0178 	add.w	r1, r2, #120	; 0x78
  407874:	00c9      	lsls	r1, r1, #3
  407876:	3277      	adds	r2, #119	; 0x77
  407878:	e720      	b.n	4076bc <_malloc_r+0x374>
  40787a:	f240 5154 	movw	r1, #1364	; 0x554
  40787e:	428a      	cmp	r2, r1
  407880:	d805      	bhi.n	40788e <_malloc_r+0x546>
  407882:	0c9a      	lsrs	r2, r3, #18
  407884:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  407888:	00c9      	lsls	r1, r1, #3
  40788a:	327c      	adds	r2, #124	; 0x7c
  40788c:	e716      	b.n	4076bc <_malloc_r+0x374>
  40788e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  407892:	227e      	movs	r2, #126	; 0x7e
  407894:	e712      	b.n	4076bc <_malloc_r+0x374>
  407896:	687b      	ldr	r3, [r7, #4]
  407898:	e780      	b.n	40779c <_malloc_r+0x454>
  40789a:	08f0      	lsrs	r0, r6, #3
  40789c:	f106 0308 	add.w	r3, r6, #8
  4078a0:	e600      	b.n	4074a4 <_malloc_r+0x15c>
  4078a2:	bf00      	nop
  4078a4:	204072b4 	.word	0x204072b4

004078a8 <__ascii_mbtowc>:
  4078a8:	b082      	sub	sp, #8
  4078aa:	b149      	cbz	r1, 4078c0 <__ascii_mbtowc+0x18>
  4078ac:	b15a      	cbz	r2, 4078c6 <__ascii_mbtowc+0x1e>
  4078ae:	b16b      	cbz	r3, 4078cc <__ascii_mbtowc+0x24>
  4078b0:	7813      	ldrb	r3, [r2, #0]
  4078b2:	600b      	str	r3, [r1, #0]
  4078b4:	7812      	ldrb	r2, [r2, #0]
  4078b6:	1c10      	adds	r0, r2, #0
  4078b8:	bf18      	it	ne
  4078ba:	2001      	movne	r0, #1
  4078bc:	b002      	add	sp, #8
  4078be:	4770      	bx	lr
  4078c0:	a901      	add	r1, sp, #4
  4078c2:	2a00      	cmp	r2, #0
  4078c4:	d1f3      	bne.n	4078ae <__ascii_mbtowc+0x6>
  4078c6:	4610      	mov	r0, r2
  4078c8:	b002      	add	sp, #8
  4078ca:	4770      	bx	lr
  4078cc:	f06f 0001 	mvn.w	r0, #1
  4078d0:	e7f4      	b.n	4078bc <__ascii_mbtowc+0x14>
  4078d2:	bf00      	nop
	...

004078e0 <memchr>:
  4078e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4078e4:	2a10      	cmp	r2, #16
  4078e6:	db2b      	blt.n	407940 <memchr+0x60>
  4078e8:	f010 0f07 	tst.w	r0, #7
  4078ec:	d008      	beq.n	407900 <memchr+0x20>
  4078ee:	f810 3b01 	ldrb.w	r3, [r0], #1
  4078f2:	3a01      	subs	r2, #1
  4078f4:	428b      	cmp	r3, r1
  4078f6:	d02d      	beq.n	407954 <memchr+0x74>
  4078f8:	f010 0f07 	tst.w	r0, #7
  4078fc:	b342      	cbz	r2, 407950 <memchr+0x70>
  4078fe:	d1f6      	bne.n	4078ee <memchr+0xe>
  407900:	b4f0      	push	{r4, r5, r6, r7}
  407902:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407906:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40790a:	f022 0407 	bic.w	r4, r2, #7
  40790e:	f07f 0700 	mvns.w	r7, #0
  407912:	2300      	movs	r3, #0
  407914:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407918:	3c08      	subs	r4, #8
  40791a:	ea85 0501 	eor.w	r5, r5, r1
  40791e:	ea86 0601 	eor.w	r6, r6, r1
  407922:	fa85 f547 	uadd8	r5, r5, r7
  407926:	faa3 f587 	sel	r5, r3, r7
  40792a:	fa86 f647 	uadd8	r6, r6, r7
  40792e:	faa5 f687 	sel	r6, r5, r7
  407932:	b98e      	cbnz	r6, 407958 <memchr+0x78>
  407934:	d1ee      	bne.n	407914 <memchr+0x34>
  407936:	bcf0      	pop	{r4, r5, r6, r7}
  407938:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40793c:	f002 0207 	and.w	r2, r2, #7
  407940:	b132      	cbz	r2, 407950 <memchr+0x70>
  407942:	f810 3b01 	ldrb.w	r3, [r0], #1
  407946:	3a01      	subs	r2, #1
  407948:	ea83 0301 	eor.w	r3, r3, r1
  40794c:	b113      	cbz	r3, 407954 <memchr+0x74>
  40794e:	d1f8      	bne.n	407942 <memchr+0x62>
  407950:	2000      	movs	r0, #0
  407952:	4770      	bx	lr
  407954:	3801      	subs	r0, #1
  407956:	4770      	bx	lr
  407958:	2d00      	cmp	r5, #0
  40795a:	bf06      	itte	eq
  40795c:	4635      	moveq	r5, r6
  40795e:	3803      	subeq	r0, #3
  407960:	3807      	subne	r0, #7
  407962:	f015 0f01 	tst.w	r5, #1
  407966:	d107      	bne.n	407978 <memchr+0x98>
  407968:	3001      	adds	r0, #1
  40796a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40796e:	bf02      	ittt	eq
  407970:	3001      	addeq	r0, #1
  407972:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407976:	3001      	addeq	r0, #1
  407978:	bcf0      	pop	{r4, r5, r6, r7}
  40797a:	3801      	subs	r0, #1
  40797c:	4770      	bx	lr
  40797e:	bf00      	nop

00407980 <memmove>:
  407980:	4288      	cmp	r0, r1
  407982:	b5f0      	push	{r4, r5, r6, r7, lr}
  407984:	d90d      	bls.n	4079a2 <memmove+0x22>
  407986:	188b      	adds	r3, r1, r2
  407988:	4298      	cmp	r0, r3
  40798a:	d20a      	bcs.n	4079a2 <memmove+0x22>
  40798c:	1884      	adds	r4, r0, r2
  40798e:	2a00      	cmp	r2, #0
  407990:	d051      	beq.n	407a36 <memmove+0xb6>
  407992:	4622      	mov	r2, r4
  407994:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407998:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40799c:	4299      	cmp	r1, r3
  40799e:	d1f9      	bne.n	407994 <memmove+0x14>
  4079a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4079a2:	2a0f      	cmp	r2, #15
  4079a4:	d948      	bls.n	407a38 <memmove+0xb8>
  4079a6:	ea41 0300 	orr.w	r3, r1, r0
  4079aa:	079b      	lsls	r3, r3, #30
  4079ac:	d146      	bne.n	407a3c <memmove+0xbc>
  4079ae:	f100 0410 	add.w	r4, r0, #16
  4079b2:	f101 0310 	add.w	r3, r1, #16
  4079b6:	4615      	mov	r5, r2
  4079b8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4079bc:	f844 6c10 	str.w	r6, [r4, #-16]
  4079c0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4079c4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4079c8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4079cc:	f844 6c08 	str.w	r6, [r4, #-8]
  4079d0:	3d10      	subs	r5, #16
  4079d2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4079d6:	f844 6c04 	str.w	r6, [r4, #-4]
  4079da:	2d0f      	cmp	r5, #15
  4079dc:	f103 0310 	add.w	r3, r3, #16
  4079e0:	f104 0410 	add.w	r4, r4, #16
  4079e4:	d8e8      	bhi.n	4079b8 <memmove+0x38>
  4079e6:	f1a2 0310 	sub.w	r3, r2, #16
  4079ea:	f023 030f 	bic.w	r3, r3, #15
  4079ee:	f002 0e0f 	and.w	lr, r2, #15
  4079f2:	3310      	adds	r3, #16
  4079f4:	f1be 0f03 	cmp.w	lr, #3
  4079f8:	4419      	add	r1, r3
  4079fa:	4403      	add	r3, r0
  4079fc:	d921      	bls.n	407a42 <memmove+0xc2>
  4079fe:	1f1e      	subs	r6, r3, #4
  407a00:	460d      	mov	r5, r1
  407a02:	4674      	mov	r4, lr
  407a04:	3c04      	subs	r4, #4
  407a06:	f855 7b04 	ldr.w	r7, [r5], #4
  407a0a:	f846 7f04 	str.w	r7, [r6, #4]!
  407a0e:	2c03      	cmp	r4, #3
  407a10:	d8f8      	bhi.n	407a04 <memmove+0x84>
  407a12:	f1ae 0404 	sub.w	r4, lr, #4
  407a16:	f024 0403 	bic.w	r4, r4, #3
  407a1a:	3404      	adds	r4, #4
  407a1c:	4421      	add	r1, r4
  407a1e:	4423      	add	r3, r4
  407a20:	f002 0203 	and.w	r2, r2, #3
  407a24:	b162      	cbz	r2, 407a40 <memmove+0xc0>
  407a26:	3b01      	subs	r3, #1
  407a28:	440a      	add	r2, r1
  407a2a:	f811 4b01 	ldrb.w	r4, [r1], #1
  407a2e:	f803 4f01 	strb.w	r4, [r3, #1]!
  407a32:	428a      	cmp	r2, r1
  407a34:	d1f9      	bne.n	407a2a <memmove+0xaa>
  407a36:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407a38:	4603      	mov	r3, r0
  407a3a:	e7f3      	b.n	407a24 <memmove+0xa4>
  407a3c:	4603      	mov	r3, r0
  407a3e:	e7f2      	b.n	407a26 <memmove+0xa6>
  407a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407a42:	4672      	mov	r2, lr
  407a44:	e7ee      	b.n	407a24 <memmove+0xa4>
  407a46:	bf00      	nop

00407a48 <__malloc_lock>:
  407a48:	4801      	ldr	r0, [pc, #4]	; (407a50 <__malloc_lock+0x8>)
  407a4a:	f7ff bbf9 	b.w	407240 <__retarget_lock_acquire_recursive>
  407a4e:	bf00      	nop
  407a50:	204084fc 	.word	0x204084fc

00407a54 <__malloc_unlock>:
  407a54:	4801      	ldr	r0, [pc, #4]	; (407a5c <__malloc_unlock+0x8>)
  407a56:	f7ff bbf5 	b.w	407244 <__retarget_lock_release_recursive>
  407a5a:	bf00      	nop
  407a5c:	204084fc 	.word	0x204084fc

00407a60 <_Balloc>:
  407a60:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407a62:	b570      	push	{r4, r5, r6, lr}
  407a64:	4605      	mov	r5, r0
  407a66:	460c      	mov	r4, r1
  407a68:	b14b      	cbz	r3, 407a7e <_Balloc+0x1e>
  407a6a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407a6e:	b180      	cbz	r0, 407a92 <_Balloc+0x32>
  407a70:	6802      	ldr	r2, [r0, #0]
  407a72:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  407a76:	2300      	movs	r3, #0
  407a78:	6103      	str	r3, [r0, #16]
  407a7a:	60c3      	str	r3, [r0, #12]
  407a7c:	bd70      	pop	{r4, r5, r6, pc}
  407a7e:	2221      	movs	r2, #33	; 0x21
  407a80:	2104      	movs	r1, #4
  407a82:	f000 fe69 	bl	408758 <_calloc_r>
  407a86:	64e8      	str	r0, [r5, #76]	; 0x4c
  407a88:	4603      	mov	r3, r0
  407a8a:	2800      	cmp	r0, #0
  407a8c:	d1ed      	bne.n	407a6a <_Balloc+0xa>
  407a8e:	2000      	movs	r0, #0
  407a90:	bd70      	pop	{r4, r5, r6, pc}
  407a92:	2101      	movs	r1, #1
  407a94:	fa01 f604 	lsl.w	r6, r1, r4
  407a98:	1d72      	adds	r2, r6, #5
  407a9a:	4628      	mov	r0, r5
  407a9c:	0092      	lsls	r2, r2, #2
  407a9e:	f000 fe5b 	bl	408758 <_calloc_r>
  407aa2:	2800      	cmp	r0, #0
  407aa4:	d0f3      	beq.n	407a8e <_Balloc+0x2e>
  407aa6:	6044      	str	r4, [r0, #4]
  407aa8:	6086      	str	r6, [r0, #8]
  407aaa:	e7e4      	b.n	407a76 <_Balloc+0x16>

00407aac <_Bfree>:
  407aac:	b131      	cbz	r1, 407abc <_Bfree+0x10>
  407aae:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407ab0:	684a      	ldr	r2, [r1, #4]
  407ab2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407ab6:	6008      	str	r0, [r1, #0]
  407ab8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407abc:	4770      	bx	lr
  407abe:	bf00      	nop

00407ac0 <__multadd>:
  407ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
  407ac2:	690c      	ldr	r4, [r1, #16]
  407ac4:	b083      	sub	sp, #12
  407ac6:	460d      	mov	r5, r1
  407ac8:	4606      	mov	r6, r0
  407aca:	f101 0e14 	add.w	lr, r1, #20
  407ace:	2700      	movs	r7, #0
  407ad0:	f8de 0000 	ldr.w	r0, [lr]
  407ad4:	b281      	uxth	r1, r0
  407ad6:	fb02 3301 	mla	r3, r2, r1, r3
  407ada:	0c01      	lsrs	r1, r0, #16
  407adc:	0c18      	lsrs	r0, r3, #16
  407ade:	fb02 0101 	mla	r1, r2, r1, r0
  407ae2:	b29b      	uxth	r3, r3
  407ae4:	3701      	adds	r7, #1
  407ae6:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  407aea:	42bc      	cmp	r4, r7
  407aec:	f84e 3b04 	str.w	r3, [lr], #4
  407af0:	ea4f 4311 	mov.w	r3, r1, lsr #16
  407af4:	dcec      	bgt.n	407ad0 <__multadd+0x10>
  407af6:	b13b      	cbz	r3, 407b08 <__multadd+0x48>
  407af8:	68aa      	ldr	r2, [r5, #8]
  407afa:	4294      	cmp	r4, r2
  407afc:	da07      	bge.n	407b0e <__multadd+0x4e>
  407afe:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  407b02:	3401      	adds	r4, #1
  407b04:	6153      	str	r3, [r2, #20]
  407b06:	612c      	str	r4, [r5, #16]
  407b08:	4628      	mov	r0, r5
  407b0a:	b003      	add	sp, #12
  407b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407b0e:	6869      	ldr	r1, [r5, #4]
  407b10:	9301      	str	r3, [sp, #4]
  407b12:	3101      	adds	r1, #1
  407b14:	4630      	mov	r0, r6
  407b16:	f7ff ffa3 	bl	407a60 <_Balloc>
  407b1a:	692a      	ldr	r2, [r5, #16]
  407b1c:	3202      	adds	r2, #2
  407b1e:	f105 010c 	add.w	r1, r5, #12
  407b22:	4607      	mov	r7, r0
  407b24:	0092      	lsls	r2, r2, #2
  407b26:	300c      	adds	r0, #12
  407b28:	f7fb fae4 	bl	4030f4 <memcpy>
  407b2c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  407b2e:	6869      	ldr	r1, [r5, #4]
  407b30:	9b01      	ldr	r3, [sp, #4]
  407b32:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407b36:	6028      	str	r0, [r5, #0]
  407b38:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407b3c:	463d      	mov	r5, r7
  407b3e:	e7de      	b.n	407afe <__multadd+0x3e>

00407b40 <__hi0bits>:
  407b40:	0c02      	lsrs	r2, r0, #16
  407b42:	0412      	lsls	r2, r2, #16
  407b44:	4603      	mov	r3, r0
  407b46:	b9b2      	cbnz	r2, 407b76 <__hi0bits+0x36>
  407b48:	0403      	lsls	r3, r0, #16
  407b4a:	2010      	movs	r0, #16
  407b4c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407b50:	bf04      	itt	eq
  407b52:	021b      	lsleq	r3, r3, #8
  407b54:	3008      	addeq	r0, #8
  407b56:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  407b5a:	bf04      	itt	eq
  407b5c:	011b      	lsleq	r3, r3, #4
  407b5e:	3004      	addeq	r0, #4
  407b60:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  407b64:	bf04      	itt	eq
  407b66:	009b      	lsleq	r3, r3, #2
  407b68:	3002      	addeq	r0, #2
  407b6a:	2b00      	cmp	r3, #0
  407b6c:	db02      	blt.n	407b74 <__hi0bits+0x34>
  407b6e:	005b      	lsls	r3, r3, #1
  407b70:	d403      	bmi.n	407b7a <__hi0bits+0x3a>
  407b72:	2020      	movs	r0, #32
  407b74:	4770      	bx	lr
  407b76:	2000      	movs	r0, #0
  407b78:	e7e8      	b.n	407b4c <__hi0bits+0xc>
  407b7a:	3001      	adds	r0, #1
  407b7c:	4770      	bx	lr
  407b7e:	bf00      	nop

00407b80 <__lo0bits>:
  407b80:	6803      	ldr	r3, [r0, #0]
  407b82:	f013 0207 	ands.w	r2, r3, #7
  407b86:	4601      	mov	r1, r0
  407b88:	d007      	beq.n	407b9a <__lo0bits+0x1a>
  407b8a:	07da      	lsls	r2, r3, #31
  407b8c:	d421      	bmi.n	407bd2 <__lo0bits+0x52>
  407b8e:	0798      	lsls	r0, r3, #30
  407b90:	d421      	bmi.n	407bd6 <__lo0bits+0x56>
  407b92:	089b      	lsrs	r3, r3, #2
  407b94:	600b      	str	r3, [r1, #0]
  407b96:	2002      	movs	r0, #2
  407b98:	4770      	bx	lr
  407b9a:	b298      	uxth	r0, r3
  407b9c:	b198      	cbz	r0, 407bc6 <__lo0bits+0x46>
  407b9e:	4610      	mov	r0, r2
  407ba0:	f013 0fff 	tst.w	r3, #255	; 0xff
  407ba4:	bf04      	itt	eq
  407ba6:	0a1b      	lsreq	r3, r3, #8
  407ba8:	3008      	addeq	r0, #8
  407baa:	071a      	lsls	r2, r3, #28
  407bac:	bf04      	itt	eq
  407bae:	091b      	lsreq	r3, r3, #4
  407bb0:	3004      	addeq	r0, #4
  407bb2:	079a      	lsls	r2, r3, #30
  407bb4:	bf04      	itt	eq
  407bb6:	089b      	lsreq	r3, r3, #2
  407bb8:	3002      	addeq	r0, #2
  407bba:	07da      	lsls	r2, r3, #31
  407bbc:	d407      	bmi.n	407bce <__lo0bits+0x4e>
  407bbe:	085b      	lsrs	r3, r3, #1
  407bc0:	d104      	bne.n	407bcc <__lo0bits+0x4c>
  407bc2:	2020      	movs	r0, #32
  407bc4:	4770      	bx	lr
  407bc6:	0c1b      	lsrs	r3, r3, #16
  407bc8:	2010      	movs	r0, #16
  407bca:	e7e9      	b.n	407ba0 <__lo0bits+0x20>
  407bcc:	3001      	adds	r0, #1
  407bce:	600b      	str	r3, [r1, #0]
  407bd0:	4770      	bx	lr
  407bd2:	2000      	movs	r0, #0
  407bd4:	4770      	bx	lr
  407bd6:	085b      	lsrs	r3, r3, #1
  407bd8:	600b      	str	r3, [r1, #0]
  407bda:	2001      	movs	r0, #1
  407bdc:	4770      	bx	lr
  407bde:	bf00      	nop

00407be0 <__i2b>:
  407be0:	b510      	push	{r4, lr}
  407be2:	460c      	mov	r4, r1
  407be4:	2101      	movs	r1, #1
  407be6:	f7ff ff3b 	bl	407a60 <_Balloc>
  407bea:	2201      	movs	r2, #1
  407bec:	6144      	str	r4, [r0, #20]
  407bee:	6102      	str	r2, [r0, #16]
  407bf0:	bd10      	pop	{r4, pc}
  407bf2:	bf00      	nop

00407bf4 <__multiply>:
  407bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407bf8:	690c      	ldr	r4, [r1, #16]
  407bfa:	6915      	ldr	r5, [r2, #16]
  407bfc:	42ac      	cmp	r4, r5
  407bfe:	b083      	sub	sp, #12
  407c00:	468b      	mov	fp, r1
  407c02:	4616      	mov	r6, r2
  407c04:	da04      	bge.n	407c10 <__multiply+0x1c>
  407c06:	4622      	mov	r2, r4
  407c08:	46b3      	mov	fp, r6
  407c0a:	462c      	mov	r4, r5
  407c0c:	460e      	mov	r6, r1
  407c0e:	4615      	mov	r5, r2
  407c10:	f8db 3008 	ldr.w	r3, [fp, #8]
  407c14:	f8db 1004 	ldr.w	r1, [fp, #4]
  407c18:	eb04 0805 	add.w	r8, r4, r5
  407c1c:	4598      	cmp	r8, r3
  407c1e:	bfc8      	it	gt
  407c20:	3101      	addgt	r1, #1
  407c22:	f7ff ff1d 	bl	407a60 <_Balloc>
  407c26:	f100 0914 	add.w	r9, r0, #20
  407c2a:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  407c2e:	45d1      	cmp	r9, sl
  407c30:	9000      	str	r0, [sp, #0]
  407c32:	d205      	bcs.n	407c40 <__multiply+0x4c>
  407c34:	464b      	mov	r3, r9
  407c36:	2100      	movs	r1, #0
  407c38:	f843 1b04 	str.w	r1, [r3], #4
  407c3c:	459a      	cmp	sl, r3
  407c3e:	d8fb      	bhi.n	407c38 <__multiply+0x44>
  407c40:	f106 0c14 	add.w	ip, r6, #20
  407c44:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  407c48:	f10b 0b14 	add.w	fp, fp, #20
  407c4c:	459c      	cmp	ip, r3
  407c4e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  407c52:	d24c      	bcs.n	407cee <__multiply+0xfa>
  407c54:	f8cd a004 	str.w	sl, [sp, #4]
  407c58:	469a      	mov	sl, r3
  407c5a:	f8dc 5000 	ldr.w	r5, [ip]
  407c5e:	b2af      	uxth	r7, r5
  407c60:	b1ef      	cbz	r7, 407c9e <__multiply+0xaa>
  407c62:	2100      	movs	r1, #0
  407c64:	464d      	mov	r5, r9
  407c66:	465e      	mov	r6, fp
  407c68:	460c      	mov	r4, r1
  407c6a:	f856 2b04 	ldr.w	r2, [r6], #4
  407c6e:	6828      	ldr	r0, [r5, #0]
  407c70:	b293      	uxth	r3, r2
  407c72:	b281      	uxth	r1, r0
  407c74:	fb07 1303 	mla	r3, r7, r3, r1
  407c78:	0c12      	lsrs	r2, r2, #16
  407c7a:	0c01      	lsrs	r1, r0, #16
  407c7c:	4423      	add	r3, r4
  407c7e:	fb07 1102 	mla	r1, r7, r2, r1
  407c82:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  407c86:	b29b      	uxth	r3, r3
  407c88:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407c8c:	45b6      	cmp	lr, r6
  407c8e:	f845 3b04 	str.w	r3, [r5], #4
  407c92:	ea4f 4411 	mov.w	r4, r1, lsr #16
  407c96:	d8e8      	bhi.n	407c6a <__multiply+0x76>
  407c98:	602c      	str	r4, [r5, #0]
  407c9a:	f8dc 5000 	ldr.w	r5, [ip]
  407c9e:	0c2d      	lsrs	r5, r5, #16
  407ca0:	d01d      	beq.n	407cde <__multiply+0xea>
  407ca2:	f8d9 3000 	ldr.w	r3, [r9]
  407ca6:	4648      	mov	r0, r9
  407ca8:	461c      	mov	r4, r3
  407caa:	4659      	mov	r1, fp
  407cac:	2200      	movs	r2, #0
  407cae:	880e      	ldrh	r6, [r1, #0]
  407cb0:	0c24      	lsrs	r4, r4, #16
  407cb2:	fb05 4406 	mla	r4, r5, r6, r4
  407cb6:	4422      	add	r2, r4
  407cb8:	b29b      	uxth	r3, r3
  407cba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407cbe:	f840 3b04 	str.w	r3, [r0], #4
  407cc2:	f851 3b04 	ldr.w	r3, [r1], #4
  407cc6:	6804      	ldr	r4, [r0, #0]
  407cc8:	0c1b      	lsrs	r3, r3, #16
  407cca:	b2a6      	uxth	r6, r4
  407ccc:	fb05 6303 	mla	r3, r5, r3, r6
  407cd0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407cd4:	458e      	cmp	lr, r1
  407cd6:	ea4f 4213 	mov.w	r2, r3, lsr #16
  407cda:	d8e8      	bhi.n	407cae <__multiply+0xba>
  407cdc:	6003      	str	r3, [r0, #0]
  407cde:	f10c 0c04 	add.w	ip, ip, #4
  407ce2:	45e2      	cmp	sl, ip
  407ce4:	f109 0904 	add.w	r9, r9, #4
  407ce8:	d8b7      	bhi.n	407c5a <__multiply+0x66>
  407cea:	f8dd a004 	ldr.w	sl, [sp, #4]
  407cee:	f1b8 0f00 	cmp.w	r8, #0
  407cf2:	dd0b      	ble.n	407d0c <__multiply+0x118>
  407cf4:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  407cf8:	f1aa 0a04 	sub.w	sl, sl, #4
  407cfc:	b11b      	cbz	r3, 407d06 <__multiply+0x112>
  407cfe:	e005      	b.n	407d0c <__multiply+0x118>
  407d00:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  407d04:	b913      	cbnz	r3, 407d0c <__multiply+0x118>
  407d06:	f1b8 0801 	subs.w	r8, r8, #1
  407d0a:	d1f9      	bne.n	407d00 <__multiply+0x10c>
  407d0c:	9800      	ldr	r0, [sp, #0]
  407d0e:	f8c0 8010 	str.w	r8, [r0, #16]
  407d12:	b003      	add	sp, #12
  407d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407d18 <__pow5mult>:
  407d18:	f012 0303 	ands.w	r3, r2, #3
  407d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407d20:	4614      	mov	r4, r2
  407d22:	4607      	mov	r7, r0
  407d24:	d12e      	bne.n	407d84 <__pow5mult+0x6c>
  407d26:	460d      	mov	r5, r1
  407d28:	10a4      	asrs	r4, r4, #2
  407d2a:	d01c      	beq.n	407d66 <__pow5mult+0x4e>
  407d2c:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  407d2e:	b396      	cbz	r6, 407d96 <__pow5mult+0x7e>
  407d30:	07e3      	lsls	r3, r4, #31
  407d32:	f04f 0800 	mov.w	r8, #0
  407d36:	d406      	bmi.n	407d46 <__pow5mult+0x2e>
  407d38:	1064      	asrs	r4, r4, #1
  407d3a:	d014      	beq.n	407d66 <__pow5mult+0x4e>
  407d3c:	6830      	ldr	r0, [r6, #0]
  407d3e:	b1a8      	cbz	r0, 407d6c <__pow5mult+0x54>
  407d40:	4606      	mov	r6, r0
  407d42:	07e3      	lsls	r3, r4, #31
  407d44:	d5f8      	bpl.n	407d38 <__pow5mult+0x20>
  407d46:	4632      	mov	r2, r6
  407d48:	4629      	mov	r1, r5
  407d4a:	4638      	mov	r0, r7
  407d4c:	f7ff ff52 	bl	407bf4 <__multiply>
  407d50:	b1b5      	cbz	r5, 407d80 <__pow5mult+0x68>
  407d52:	686a      	ldr	r2, [r5, #4]
  407d54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407d56:	1064      	asrs	r4, r4, #1
  407d58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407d5c:	6029      	str	r1, [r5, #0]
  407d5e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407d62:	4605      	mov	r5, r0
  407d64:	d1ea      	bne.n	407d3c <__pow5mult+0x24>
  407d66:	4628      	mov	r0, r5
  407d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d6c:	4632      	mov	r2, r6
  407d6e:	4631      	mov	r1, r6
  407d70:	4638      	mov	r0, r7
  407d72:	f7ff ff3f 	bl	407bf4 <__multiply>
  407d76:	6030      	str	r0, [r6, #0]
  407d78:	f8c0 8000 	str.w	r8, [r0]
  407d7c:	4606      	mov	r6, r0
  407d7e:	e7e0      	b.n	407d42 <__pow5mult+0x2a>
  407d80:	4605      	mov	r5, r0
  407d82:	e7d9      	b.n	407d38 <__pow5mult+0x20>
  407d84:	1e5a      	subs	r2, r3, #1
  407d86:	4d0b      	ldr	r5, [pc, #44]	; (407db4 <__pow5mult+0x9c>)
  407d88:	2300      	movs	r3, #0
  407d8a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407d8e:	f7ff fe97 	bl	407ac0 <__multadd>
  407d92:	4605      	mov	r5, r0
  407d94:	e7c8      	b.n	407d28 <__pow5mult+0x10>
  407d96:	2101      	movs	r1, #1
  407d98:	4638      	mov	r0, r7
  407d9a:	f7ff fe61 	bl	407a60 <_Balloc>
  407d9e:	f240 2171 	movw	r1, #625	; 0x271
  407da2:	2201      	movs	r2, #1
  407da4:	2300      	movs	r3, #0
  407da6:	6141      	str	r1, [r0, #20]
  407da8:	6102      	str	r2, [r0, #16]
  407daa:	4606      	mov	r6, r0
  407dac:	64b8      	str	r0, [r7, #72]	; 0x48
  407dae:	6003      	str	r3, [r0, #0]
  407db0:	e7be      	b.n	407d30 <__pow5mult+0x18>
  407db2:	bf00      	nop
  407db4:	004098c0 	.word	0x004098c0

00407db8 <__lshift>:
  407db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407dbc:	4691      	mov	r9, r2
  407dbe:	690a      	ldr	r2, [r1, #16]
  407dc0:	688b      	ldr	r3, [r1, #8]
  407dc2:	ea4f 1469 	mov.w	r4, r9, asr #5
  407dc6:	eb04 0802 	add.w	r8, r4, r2
  407dca:	f108 0501 	add.w	r5, r8, #1
  407dce:	429d      	cmp	r5, r3
  407dd0:	460e      	mov	r6, r1
  407dd2:	4607      	mov	r7, r0
  407dd4:	6849      	ldr	r1, [r1, #4]
  407dd6:	dd04      	ble.n	407de2 <__lshift+0x2a>
  407dd8:	005b      	lsls	r3, r3, #1
  407dda:	429d      	cmp	r5, r3
  407ddc:	f101 0101 	add.w	r1, r1, #1
  407de0:	dcfa      	bgt.n	407dd8 <__lshift+0x20>
  407de2:	4638      	mov	r0, r7
  407de4:	f7ff fe3c 	bl	407a60 <_Balloc>
  407de8:	2c00      	cmp	r4, #0
  407dea:	f100 0314 	add.w	r3, r0, #20
  407dee:	dd06      	ble.n	407dfe <__lshift+0x46>
  407df0:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407df4:	2100      	movs	r1, #0
  407df6:	f843 1b04 	str.w	r1, [r3], #4
  407dfa:	429a      	cmp	r2, r3
  407dfc:	d1fb      	bne.n	407df6 <__lshift+0x3e>
  407dfe:	6934      	ldr	r4, [r6, #16]
  407e00:	f106 0114 	add.w	r1, r6, #20
  407e04:	f019 091f 	ands.w	r9, r9, #31
  407e08:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407e0c:	d01d      	beq.n	407e4a <__lshift+0x92>
  407e0e:	f1c9 0c20 	rsb	ip, r9, #32
  407e12:	2200      	movs	r2, #0
  407e14:	680c      	ldr	r4, [r1, #0]
  407e16:	fa04 f409 	lsl.w	r4, r4, r9
  407e1a:	4314      	orrs	r4, r2
  407e1c:	f843 4b04 	str.w	r4, [r3], #4
  407e20:	f851 2b04 	ldr.w	r2, [r1], #4
  407e24:	458e      	cmp	lr, r1
  407e26:	fa22 f20c 	lsr.w	r2, r2, ip
  407e2a:	d8f3      	bhi.n	407e14 <__lshift+0x5c>
  407e2c:	601a      	str	r2, [r3, #0]
  407e2e:	b10a      	cbz	r2, 407e34 <__lshift+0x7c>
  407e30:	f108 0502 	add.w	r5, r8, #2
  407e34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407e36:	6872      	ldr	r2, [r6, #4]
  407e38:	3d01      	subs	r5, #1
  407e3a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407e3e:	6105      	str	r5, [r0, #16]
  407e40:	6031      	str	r1, [r6, #0]
  407e42:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407e46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407e4a:	3b04      	subs	r3, #4
  407e4c:	f851 2b04 	ldr.w	r2, [r1], #4
  407e50:	f843 2f04 	str.w	r2, [r3, #4]!
  407e54:	458e      	cmp	lr, r1
  407e56:	d8f9      	bhi.n	407e4c <__lshift+0x94>
  407e58:	e7ec      	b.n	407e34 <__lshift+0x7c>
  407e5a:	bf00      	nop

00407e5c <__mcmp>:
  407e5c:	b430      	push	{r4, r5}
  407e5e:	690b      	ldr	r3, [r1, #16]
  407e60:	4605      	mov	r5, r0
  407e62:	6900      	ldr	r0, [r0, #16]
  407e64:	1ac0      	subs	r0, r0, r3
  407e66:	d10f      	bne.n	407e88 <__mcmp+0x2c>
  407e68:	009b      	lsls	r3, r3, #2
  407e6a:	3514      	adds	r5, #20
  407e6c:	3114      	adds	r1, #20
  407e6e:	4419      	add	r1, r3
  407e70:	442b      	add	r3, r5
  407e72:	e001      	b.n	407e78 <__mcmp+0x1c>
  407e74:	429d      	cmp	r5, r3
  407e76:	d207      	bcs.n	407e88 <__mcmp+0x2c>
  407e78:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407e7c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407e80:	4294      	cmp	r4, r2
  407e82:	d0f7      	beq.n	407e74 <__mcmp+0x18>
  407e84:	d302      	bcc.n	407e8c <__mcmp+0x30>
  407e86:	2001      	movs	r0, #1
  407e88:	bc30      	pop	{r4, r5}
  407e8a:	4770      	bx	lr
  407e8c:	f04f 30ff 	mov.w	r0, #4294967295
  407e90:	e7fa      	b.n	407e88 <__mcmp+0x2c>
  407e92:	bf00      	nop

00407e94 <__mdiff>:
  407e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407e98:	690f      	ldr	r7, [r1, #16]
  407e9a:	460e      	mov	r6, r1
  407e9c:	6911      	ldr	r1, [r2, #16]
  407e9e:	1a7f      	subs	r7, r7, r1
  407ea0:	2f00      	cmp	r7, #0
  407ea2:	4690      	mov	r8, r2
  407ea4:	d117      	bne.n	407ed6 <__mdiff+0x42>
  407ea6:	0089      	lsls	r1, r1, #2
  407ea8:	f106 0514 	add.w	r5, r6, #20
  407eac:	f102 0e14 	add.w	lr, r2, #20
  407eb0:	186b      	adds	r3, r5, r1
  407eb2:	4471      	add	r1, lr
  407eb4:	e001      	b.n	407eba <__mdiff+0x26>
  407eb6:	429d      	cmp	r5, r3
  407eb8:	d25c      	bcs.n	407f74 <__mdiff+0xe0>
  407eba:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407ebe:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407ec2:	42a2      	cmp	r2, r4
  407ec4:	d0f7      	beq.n	407eb6 <__mdiff+0x22>
  407ec6:	d25e      	bcs.n	407f86 <__mdiff+0xf2>
  407ec8:	4633      	mov	r3, r6
  407eca:	462c      	mov	r4, r5
  407ecc:	4646      	mov	r6, r8
  407ece:	4675      	mov	r5, lr
  407ed0:	4698      	mov	r8, r3
  407ed2:	2701      	movs	r7, #1
  407ed4:	e005      	b.n	407ee2 <__mdiff+0x4e>
  407ed6:	db58      	blt.n	407f8a <__mdiff+0xf6>
  407ed8:	f106 0514 	add.w	r5, r6, #20
  407edc:	f108 0414 	add.w	r4, r8, #20
  407ee0:	2700      	movs	r7, #0
  407ee2:	6871      	ldr	r1, [r6, #4]
  407ee4:	f7ff fdbc 	bl	407a60 <_Balloc>
  407ee8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407eec:	6936      	ldr	r6, [r6, #16]
  407eee:	60c7      	str	r7, [r0, #12]
  407ef0:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407ef4:	46a6      	mov	lr, r4
  407ef6:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407efa:	f100 0414 	add.w	r4, r0, #20
  407efe:	2300      	movs	r3, #0
  407f00:	f85e 1b04 	ldr.w	r1, [lr], #4
  407f04:	f855 8b04 	ldr.w	r8, [r5], #4
  407f08:	b28a      	uxth	r2, r1
  407f0a:	fa13 f388 	uxtah	r3, r3, r8
  407f0e:	0c09      	lsrs	r1, r1, #16
  407f10:	1a9a      	subs	r2, r3, r2
  407f12:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407f16:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407f1a:	b292      	uxth	r2, r2
  407f1c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407f20:	45f4      	cmp	ip, lr
  407f22:	f844 2b04 	str.w	r2, [r4], #4
  407f26:	ea4f 4323 	mov.w	r3, r3, asr #16
  407f2a:	d8e9      	bhi.n	407f00 <__mdiff+0x6c>
  407f2c:	42af      	cmp	r7, r5
  407f2e:	d917      	bls.n	407f60 <__mdiff+0xcc>
  407f30:	46a4      	mov	ip, r4
  407f32:	46ae      	mov	lr, r5
  407f34:	f85e 2b04 	ldr.w	r2, [lr], #4
  407f38:	fa13 f382 	uxtah	r3, r3, r2
  407f3c:	1419      	asrs	r1, r3, #16
  407f3e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407f42:	b29b      	uxth	r3, r3
  407f44:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407f48:	4577      	cmp	r7, lr
  407f4a:	f84c 2b04 	str.w	r2, [ip], #4
  407f4e:	ea4f 4321 	mov.w	r3, r1, asr #16
  407f52:	d8ef      	bhi.n	407f34 <__mdiff+0xa0>
  407f54:	43ed      	mvns	r5, r5
  407f56:	442f      	add	r7, r5
  407f58:	f027 0703 	bic.w	r7, r7, #3
  407f5c:	3704      	adds	r7, #4
  407f5e:	443c      	add	r4, r7
  407f60:	3c04      	subs	r4, #4
  407f62:	b922      	cbnz	r2, 407f6e <__mdiff+0xda>
  407f64:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407f68:	3e01      	subs	r6, #1
  407f6a:	2b00      	cmp	r3, #0
  407f6c:	d0fa      	beq.n	407f64 <__mdiff+0xd0>
  407f6e:	6106      	str	r6, [r0, #16]
  407f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407f74:	2100      	movs	r1, #0
  407f76:	f7ff fd73 	bl	407a60 <_Balloc>
  407f7a:	2201      	movs	r2, #1
  407f7c:	2300      	movs	r3, #0
  407f7e:	6102      	str	r2, [r0, #16]
  407f80:	6143      	str	r3, [r0, #20]
  407f82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407f86:	4674      	mov	r4, lr
  407f88:	e7ab      	b.n	407ee2 <__mdiff+0x4e>
  407f8a:	4633      	mov	r3, r6
  407f8c:	f106 0414 	add.w	r4, r6, #20
  407f90:	f102 0514 	add.w	r5, r2, #20
  407f94:	4616      	mov	r6, r2
  407f96:	2701      	movs	r7, #1
  407f98:	4698      	mov	r8, r3
  407f9a:	e7a2      	b.n	407ee2 <__mdiff+0x4e>

00407f9c <__d2b>:
  407f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407fa0:	b082      	sub	sp, #8
  407fa2:	2101      	movs	r1, #1
  407fa4:	461c      	mov	r4, r3
  407fa6:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407faa:	4615      	mov	r5, r2
  407fac:	9e08      	ldr	r6, [sp, #32]
  407fae:	f7ff fd57 	bl	407a60 <_Balloc>
  407fb2:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407fb6:	4680      	mov	r8, r0
  407fb8:	b10f      	cbz	r7, 407fbe <__d2b+0x22>
  407fba:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407fbe:	9401      	str	r4, [sp, #4]
  407fc0:	b31d      	cbz	r5, 40800a <__d2b+0x6e>
  407fc2:	a802      	add	r0, sp, #8
  407fc4:	f840 5d08 	str.w	r5, [r0, #-8]!
  407fc8:	f7ff fdda 	bl	407b80 <__lo0bits>
  407fcc:	2800      	cmp	r0, #0
  407fce:	d134      	bne.n	40803a <__d2b+0x9e>
  407fd0:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407fd4:	f8c8 2014 	str.w	r2, [r8, #20]
  407fd8:	2b00      	cmp	r3, #0
  407fda:	bf0c      	ite	eq
  407fdc:	2101      	moveq	r1, #1
  407fde:	2102      	movne	r1, #2
  407fe0:	f8c8 3018 	str.w	r3, [r8, #24]
  407fe4:	f8c8 1010 	str.w	r1, [r8, #16]
  407fe8:	b9df      	cbnz	r7, 408022 <__d2b+0x86>
  407fea:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407fee:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407ff2:	6030      	str	r0, [r6, #0]
  407ff4:	6918      	ldr	r0, [r3, #16]
  407ff6:	f7ff fda3 	bl	407b40 <__hi0bits>
  407ffa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407ffc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  408000:	6018      	str	r0, [r3, #0]
  408002:	4640      	mov	r0, r8
  408004:	b002      	add	sp, #8
  408006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40800a:	a801      	add	r0, sp, #4
  40800c:	f7ff fdb8 	bl	407b80 <__lo0bits>
  408010:	9b01      	ldr	r3, [sp, #4]
  408012:	f8c8 3014 	str.w	r3, [r8, #20]
  408016:	2101      	movs	r1, #1
  408018:	3020      	adds	r0, #32
  40801a:	f8c8 1010 	str.w	r1, [r8, #16]
  40801e:	2f00      	cmp	r7, #0
  408020:	d0e3      	beq.n	407fea <__d2b+0x4e>
  408022:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408024:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  408028:	4407      	add	r7, r0
  40802a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40802e:	6037      	str	r7, [r6, #0]
  408030:	6018      	str	r0, [r3, #0]
  408032:	4640      	mov	r0, r8
  408034:	b002      	add	sp, #8
  408036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40803a:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40803e:	f1c0 0220 	rsb	r2, r0, #32
  408042:	fa03 f202 	lsl.w	r2, r3, r2
  408046:	430a      	orrs	r2, r1
  408048:	40c3      	lsrs	r3, r0
  40804a:	9301      	str	r3, [sp, #4]
  40804c:	f8c8 2014 	str.w	r2, [r8, #20]
  408050:	e7c2      	b.n	407fd8 <__d2b+0x3c>
  408052:	bf00      	nop

00408054 <_realloc_r>:
  408054:	2900      	cmp	r1, #0
  408056:	f000 8095 	beq.w	408184 <_realloc_r+0x130>
  40805a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40805e:	460d      	mov	r5, r1
  408060:	4616      	mov	r6, r2
  408062:	b083      	sub	sp, #12
  408064:	4680      	mov	r8, r0
  408066:	f106 070b 	add.w	r7, r6, #11
  40806a:	f7ff fced 	bl	407a48 <__malloc_lock>
  40806e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  408072:	2f16      	cmp	r7, #22
  408074:	f02e 0403 	bic.w	r4, lr, #3
  408078:	f1a5 0908 	sub.w	r9, r5, #8
  40807c:	d83c      	bhi.n	4080f8 <_realloc_r+0xa4>
  40807e:	2210      	movs	r2, #16
  408080:	4617      	mov	r7, r2
  408082:	42be      	cmp	r6, r7
  408084:	d83d      	bhi.n	408102 <_realloc_r+0xae>
  408086:	4294      	cmp	r4, r2
  408088:	da43      	bge.n	408112 <_realloc_r+0xbe>
  40808a:	4bc4      	ldr	r3, [pc, #784]	; (40839c <_realloc_r+0x348>)
  40808c:	6899      	ldr	r1, [r3, #8]
  40808e:	eb09 0004 	add.w	r0, r9, r4
  408092:	4288      	cmp	r0, r1
  408094:	f000 80b4 	beq.w	408200 <_realloc_r+0x1ac>
  408098:	6843      	ldr	r3, [r0, #4]
  40809a:	f023 0101 	bic.w	r1, r3, #1
  40809e:	4401      	add	r1, r0
  4080a0:	6849      	ldr	r1, [r1, #4]
  4080a2:	07c9      	lsls	r1, r1, #31
  4080a4:	d54c      	bpl.n	408140 <_realloc_r+0xec>
  4080a6:	f01e 0f01 	tst.w	lr, #1
  4080aa:	f000 809b 	beq.w	4081e4 <_realloc_r+0x190>
  4080ae:	4631      	mov	r1, r6
  4080b0:	4640      	mov	r0, r8
  4080b2:	f7ff f949 	bl	407348 <_malloc_r>
  4080b6:	4606      	mov	r6, r0
  4080b8:	2800      	cmp	r0, #0
  4080ba:	d03a      	beq.n	408132 <_realloc_r+0xde>
  4080bc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4080c0:	f023 0301 	bic.w	r3, r3, #1
  4080c4:	444b      	add	r3, r9
  4080c6:	f1a0 0208 	sub.w	r2, r0, #8
  4080ca:	429a      	cmp	r2, r3
  4080cc:	f000 8121 	beq.w	408312 <_realloc_r+0x2be>
  4080d0:	1f22      	subs	r2, r4, #4
  4080d2:	2a24      	cmp	r2, #36	; 0x24
  4080d4:	f200 8107 	bhi.w	4082e6 <_realloc_r+0x292>
  4080d8:	2a13      	cmp	r2, #19
  4080da:	f200 80db 	bhi.w	408294 <_realloc_r+0x240>
  4080de:	4603      	mov	r3, r0
  4080e0:	462a      	mov	r2, r5
  4080e2:	6811      	ldr	r1, [r2, #0]
  4080e4:	6019      	str	r1, [r3, #0]
  4080e6:	6851      	ldr	r1, [r2, #4]
  4080e8:	6059      	str	r1, [r3, #4]
  4080ea:	6892      	ldr	r2, [r2, #8]
  4080ec:	609a      	str	r2, [r3, #8]
  4080ee:	4629      	mov	r1, r5
  4080f0:	4640      	mov	r0, r8
  4080f2:	f7fe fdfd 	bl	406cf0 <_free_r>
  4080f6:	e01c      	b.n	408132 <_realloc_r+0xde>
  4080f8:	f027 0707 	bic.w	r7, r7, #7
  4080fc:	2f00      	cmp	r7, #0
  4080fe:	463a      	mov	r2, r7
  408100:	dabf      	bge.n	408082 <_realloc_r+0x2e>
  408102:	2600      	movs	r6, #0
  408104:	230c      	movs	r3, #12
  408106:	4630      	mov	r0, r6
  408108:	f8c8 3000 	str.w	r3, [r8]
  40810c:	b003      	add	sp, #12
  40810e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408112:	462e      	mov	r6, r5
  408114:	1be3      	subs	r3, r4, r7
  408116:	2b0f      	cmp	r3, #15
  408118:	d81e      	bhi.n	408158 <_realloc_r+0x104>
  40811a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40811e:	f003 0301 	and.w	r3, r3, #1
  408122:	4323      	orrs	r3, r4
  408124:	444c      	add	r4, r9
  408126:	f8c9 3004 	str.w	r3, [r9, #4]
  40812a:	6863      	ldr	r3, [r4, #4]
  40812c:	f043 0301 	orr.w	r3, r3, #1
  408130:	6063      	str	r3, [r4, #4]
  408132:	4640      	mov	r0, r8
  408134:	f7ff fc8e 	bl	407a54 <__malloc_unlock>
  408138:	4630      	mov	r0, r6
  40813a:	b003      	add	sp, #12
  40813c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408140:	f023 0303 	bic.w	r3, r3, #3
  408144:	18e1      	adds	r1, r4, r3
  408146:	4291      	cmp	r1, r2
  408148:	db1f      	blt.n	40818a <_realloc_r+0x136>
  40814a:	68c3      	ldr	r3, [r0, #12]
  40814c:	6882      	ldr	r2, [r0, #8]
  40814e:	462e      	mov	r6, r5
  408150:	60d3      	str	r3, [r2, #12]
  408152:	460c      	mov	r4, r1
  408154:	609a      	str	r2, [r3, #8]
  408156:	e7dd      	b.n	408114 <_realloc_r+0xc0>
  408158:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40815c:	eb09 0107 	add.w	r1, r9, r7
  408160:	f002 0201 	and.w	r2, r2, #1
  408164:	444c      	add	r4, r9
  408166:	f043 0301 	orr.w	r3, r3, #1
  40816a:	4317      	orrs	r7, r2
  40816c:	f8c9 7004 	str.w	r7, [r9, #4]
  408170:	604b      	str	r3, [r1, #4]
  408172:	6863      	ldr	r3, [r4, #4]
  408174:	f043 0301 	orr.w	r3, r3, #1
  408178:	3108      	adds	r1, #8
  40817a:	6063      	str	r3, [r4, #4]
  40817c:	4640      	mov	r0, r8
  40817e:	f7fe fdb7 	bl	406cf0 <_free_r>
  408182:	e7d6      	b.n	408132 <_realloc_r+0xde>
  408184:	4611      	mov	r1, r2
  408186:	f7ff b8df 	b.w	407348 <_malloc_r>
  40818a:	f01e 0f01 	tst.w	lr, #1
  40818e:	d18e      	bne.n	4080ae <_realloc_r+0x5a>
  408190:	f855 1c08 	ldr.w	r1, [r5, #-8]
  408194:	eba9 0a01 	sub.w	sl, r9, r1
  408198:	f8da 1004 	ldr.w	r1, [sl, #4]
  40819c:	f021 0103 	bic.w	r1, r1, #3
  4081a0:	440b      	add	r3, r1
  4081a2:	4423      	add	r3, r4
  4081a4:	4293      	cmp	r3, r2
  4081a6:	db25      	blt.n	4081f4 <_realloc_r+0x1a0>
  4081a8:	68c2      	ldr	r2, [r0, #12]
  4081aa:	6881      	ldr	r1, [r0, #8]
  4081ac:	4656      	mov	r6, sl
  4081ae:	60ca      	str	r2, [r1, #12]
  4081b0:	6091      	str	r1, [r2, #8]
  4081b2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4081b6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4081ba:	1f22      	subs	r2, r4, #4
  4081bc:	2a24      	cmp	r2, #36	; 0x24
  4081be:	60c1      	str	r1, [r0, #12]
  4081c0:	6088      	str	r0, [r1, #8]
  4081c2:	f200 8094 	bhi.w	4082ee <_realloc_r+0x29a>
  4081c6:	2a13      	cmp	r2, #19
  4081c8:	d96f      	bls.n	4082aa <_realloc_r+0x256>
  4081ca:	6829      	ldr	r1, [r5, #0]
  4081cc:	f8ca 1008 	str.w	r1, [sl, #8]
  4081d0:	6869      	ldr	r1, [r5, #4]
  4081d2:	f8ca 100c 	str.w	r1, [sl, #12]
  4081d6:	2a1b      	cmp	r2, #27
  4081d8:	f200 80a2 	bhi.w	408320 <_realloc_r+0x2cc>
  4081dc:	3508      	adds	r5, #8
  4081de:	f10a 0210 	add.w	r2, sl, #16
  4081e2:	e063      	b.n	4082ac <_realloc_r+0x258>
  4081e4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4081e8:	eba9 0a03 	sub.w	sl, r9, r3
  4081ec:	f8da 1004 	ldr.w	r1, [sl, #4]
  4081f0:	f021 0103 	bic.w	r1, r1, #3
  4081f4:	1863      	adds	r3, r4, r1
  4081f6:	4293      	cmp	r3, r2
  4081f8:	f6ff af59 	blt.w	4080ae <_realloc_r+0x5a>
  4081fc:	4656      	mov	r6, sl
  4081fe:	e7d8      	b.n	4081b2 <_realloc_r+0x15e>
  408200:	6841      	ldr	r1, [r0, #4]
  408202:	f021 0b03 	bic.w	fp, r1, #3
  408206:	44a3      	add	fp, r4
  408208:	f107 0010 	add.w	r0, r7, #16
  40820c:	4583      	cmp	fp, r0
  40820e:	da56      	bge.n	4082be <_realloc_r+0x26a>
  408210:	f01e 0f01 	tst.w	lr, #1
  408214:	f47f af4b 	bne.w	4080ae <_realloc_r+0x5a>
  408218:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40821c:	eba9 0a01 	sub.w	sl, r9, r1
  408220:	f8da 1004 	ldr.w	r1, [sl, #4]
  408224:	f021 0103 	bic.w	r1, r1, #3
  408228:	448b      	add	fp, r1
  40822a:	4558      	cmp	r0, fp
  40822c:	dce2      	bgt.n	4081f4 <_realloc_r+0x1a0>
  40822e:	4656      	mov	r6, sl
  408230:	f8da 100c 	ldr.w	r1, [sl, #12]
  408234:	f856 0f08 	ldr.w	r0, [r6, #8]!
  408238:	1f22      	subs	r2, r4, #4
  40823a:	2a24      	cmp	r2, #36	; 0x24
  40823c:	60c1      	str	r1, [r0, #12]
  40823e:	6088      	str	r0, [r1, #8]
  408240:	f200 808f 	bhi.w	408362 <_realloc_r+0x30e>
  408244:	2a13      	cmp	r2, #19
  408246:	f240 808a 	bls.w	40835e <_realloc_r+0x30a>
  40824a:	6829      	ldr	r1, [r5, #0]
  40824c:	f8ca 1008 	str.w	r1, [sl, #8]
  408250:	6869      	ldr	r1, [r5, #4]
  408252:	f8ca 100c 	str.w	r1, [sl, #12]
  408256:	2a1b      	cmp	r2, #27
  408258:	f200 808a 	bhi.w	408370 <_realloc_r+0x31c>
  40825c:	3508      	adds	r5, #8
  40825e:	f10a 0210 	add.w	r2, sl, #16
  408262:	6829      	ldr	r1, [r5, #0]
  408264:	6011      	str	r1, [r2, #0]
  408266:	6869      	ldr	r1, [r5, #4]
  408268:	6051      	str	r1, [r2, #4]
  40826a:	68a9      	ldr	r1, [r5, #8]
  40826c:	6091      	str	r1, [r2, #8]
  40826e:	eb0a 0107 	add.w	r1, sl, r7
  408272:	ebab 0207 	sub.w	r2, fp, r7
  408276:	f042 0201 	orr.w	r2, r2, #1
  40827a:	6099      	str	r1, [r3, #8]
  40827c:	604a      	str	r2, [r1, #4]
  40827e:	f8da 3004 	ldr.w	r3, [sl, #4]
  408282:	f003 0301 	and.w	r3, r3, #1
  408286:	431f      	orrs	r7, r3
  408288:	4640      	mov	r0, r8
  40828a:	f8ca 7004 	str.w	r7, [sl, #4]
  40828e:	f7ff fbe1 	bl	407a54 <__malloc_unlock>
  408292:	e751      	b.n	408138 <_realloc_r+0xe4>
  408294:	682b      	ldr	r3, [r5, #0]
  408296:	6003      	str	r3, [r0, #0]
  408298:	686b      	ldr	r3, [r5, #4]
  40829a:	6043      	str	r3, [r0, #4]
  40829c:	2a1b      	cmp	r2, #27
  40829e:	d82d      	bhi.n	4082fc <_realloc_r+0x2a8>
  4082a0:	f100 0308 	add.w	r3, r0, #8
  4082a4:	f105 0208 	add.w	r2, r5, #8
  4082a8:	e71b      	b.n	4080e2 <_realloc_r+0x8e>
  4082aa:	4632      	mov	r2, r6
  4082ac:	6829      	ldr	r1, [r5, #0]
  4082ae:	6011      	str	r1, [r2, #0]
  4082b0:	6869      	ldr	r1, [r5, #4]
  4082b2:	6051      	str	r1, [r2, #4]
  4082b4:	68a9      	ldr	r1, [r5, #8]
  4082b6:	6091      	str	r1, [r2, #8]
  4082b8:	461c      	mov	r4, r3
  4082ba:	46d1      	mov	r9, sl
  4082bc:	e72a      	b.n	408114 <_realloc_r+0xc0>
  4082be:	eb09 0107 	add.w	r1, r9, r7
  4082c2:	ebab 0b07 	sub.w	fp, fp, r7
  4082c6:	f04b 0201 	orr.w	r2, fp, #1
  4082ca:	6099      	str	r1, [r3, #8]
  4082cc:	604a      	str	r2, [r1, #4]
  4082ce:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4082d2:	f003 0301 	and.w	r3, r3, #1
  4082d6:	431f      	orrs	r7, r3
  4082d8:	4640      	mov	r0, r8
  4082da:	f845 7c04 	str.w	r7, [r5, #-4]
  4082de:	f7ff fbb9 	bl	407a54 <__malloc_unlock>
  4082e2:	462e      	mov	r6, r5
  4082e4:	e728      	b.n	408138 <_realloc_r+0xe4>
  4082e6:	4629      	mov	r1, r5
  4082e8:	f7ff fb4a 	bl	407980 <memmove>
  4082ec:	e6ff      	b.n	4080ee <_realloc_r+0x9a>
  4082ee:	4629      	mov	r1, r5
  4082f0:	4630      	mov	r0, r6
  4082f2:	461c      	mov	r4, r3
  4082f4:	46d1      	mov	r9, sl
  4082f6:	f7ff fb43 	bl	407980 <memmove>
  4082fa:	e70b      	b.n	408114 <_realloc_r+0xc0>
  4082fc:	68ab      	ldr	r3, [r5, #8]
  4082fe:	6083      	str	r3, [r0, #8]
  408300:	68eb      	ldr	r3, [r5, #12]
  408302:	60c3      	str	r3, [r0, #12]
  408304:	2a24      	cmp	r2, #36	; 0x24
  408306:	d017      	beq.n	408338 <_realloc_r+0x2e4>
  408308:	f100 0310 	add.w	r3, r0, #16
  40830c:	f105 0210 	add.w	r2, r5, #16
  408310:	e6e7      	b.n	4080e2 <_realloc_r+0x8e>
  408312:	f850 3c04 	ldr.w	r3, [r0, #-4]
  408316:	f023 0303 	bic.w	r3, r3, #3
  40831a:	441c      	add	r4, r3
  40831c:	462e      	mov	r6, r5
  40831e:	e6f9      	b.n	408114 <_realloc_r+0xc0>
  408320:	68a9      	ldr	r1, [r5, #8]
  408322:	f8ca 1010 	str.w	r1, [sl, #16]
  408326:	68e9      	ldr	r1, [r5, #12]
  408328:	f8ca 1014 	str.w	r1, [sl, #20]
  40832c:	2a24      	cmp	r2, #36	; 0x24
  40832e:	d00c      	beq.n	40834a <_realloc_r+0x2f6>
  408330:	3510      	adds	r5, #16
  408332:	f10a 0218 	add.w	r2, sl, #24
  408336:	e7b9      	b.n	4082ac <_realloc_r+0x258>
  408338:	692b      	ldr	r3, [r5, #16]
  40833a:	6103      	str	r3, [r0, #16]
  40833c:	696b      	ldr	r3, [r5, #20]
  40833e:	6143      	str	r3, [r0, #20]
  408340:	f105 0218 	add.w	r2, r5, #24
  408344:	f100 0318 	add.w	r3, r0, #24
  408348:	e6cb      	b.n	4080e2 <_realloc_r+0x8e>
  40834a:	692a      	ldr	r2, [r5, #16]
  40834c:	f8ca 2018 	str.w	r2, [sl, #24]
  408350:	696a      	ldr	r2, [r5, #20]
  408352:	f8ca 201c 	str.w	r2, [sl, #28]
  408356:	3518      	adds	r5, #24
  408358:	f10a 0220 	add.w	r2, sl, #32
  40835c:	e7a6      	b.n	4082ac <_realloc_r+0x258>
  40835e:	4632      	mov	r2, r6
  408360:	e77f      	b.n	408262 <_realloc_r+0x20e>
  408362:	4629      	mov	r1, r5
  408364:	4630      	mov	r0, r6
  408366:	9301      	str	r3, [sp, #4]
  408368:	f7ff fb0a 	bl	407980 <memmove>
  40836c:	9b01      	ldr	r3, [sp, #4]
  40836e:	e77e      	b.n	40826e <_realloc_r+0x21a>
  408370:	68a9      	ldr	r1, [r5, #8]
  408372:	f8ca 1010 	str.w	r1, [sl, #16]
  408376:	68e9      	ldr	r1, [r5, #12]
  408378:	f8ca 1014 	str.w	r1, [sl, #20]
  40837c:	2a24      	cmp	r2, #36	; 0x24
  40837e:	d003      	beq.n	408388 <_realloc_r+0x334>
  408380:	3510      	adds	r5, #16
  408382:	f10a 0218 	add.w	r2, sl, #24
  408386:	e76c      	b.n	408262 <_realloc_r+0x20e>
  408388:	692a      	ldr	r2, [r5, #16]
  40838a:	f8ca 2018 	str.w	r2, [sl, #24]
  40838e:	696a      	ldr	r2, [r5, #20]
  408390:	f8ca 201c 	str.w	r2, [sl, #28]
  408394:	3518      	adds	r5, #24
  408396:	f10a 0220 	add.w	r2, sl, #32
  40839a:	e762      	b.n	408262 <_realloc_r+0x20e>
  40839c:	204005d8 	.word	0x204005d8

004083a0 <_sbrk_r>:
  4083a0:	b538      	push	{r3, r4, r5, lr}
  4083a2:	4c07      	ldr	r4, [pc, #28]	; (4083c0 <_sbrk_r+0x20>)
  4083a4:	2300      	movs	r3, #0
  4083a6:	4605      	mov	r5, r0
  4083a8:	4608      	mov	r0, r1
  4083aa:	6023      	str	r3, [r4, #0]
  4083ac:	f7f9 fffa 	bl	4023a4 <_sbrk>
  4083b0:	1c43      	adds	r3, r0, #1
  4083b2:	d000      	beq.n	4083b6 <_sbrk_r+0x16>
  4083b4:	bd38      	pop	{r3, r4, r5, pc}
  4083b6:	6823      	ldr	r3, [r4, #0]
  4083b8:	2b00      	cmp	r3, #0
  4083ba:	d0fb      	beq.n	4083b4 <_sbrk_r+0x14>
  4083bc:	602b      	str	r3, [r5, #0]
  4083be:	bd38      	pop	{r3, r4, r5, pc}
  4083c0:	20408510 	.word	0x20408510

004083c4 <__sread>:
  4083c4:	b510      	push	{r4, lr}
  4083c6:	460c      	mov	r4, r1
  4083c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4083cc:	f000 faa4 	bl	408918 <_read_r>
  4083d0:	2800      	cmp	r0, #0
  4083d2:	db03      	blt.n	4083dc <__sread+0x18>
  4083d4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4083d6:	4403      	add	r3, r0
  4083d8:	6523      	str	r3, [r4, #80]	; 0x50
  4083da:	bd10      	pop	{r4, pc}
  4083dc:	89a3      	ldrh	r3, [r4, #12]
  4083de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4083e2:	81a3      	strh	r3, [r4, #12]
  4083e4:	bd10      	pop	{r4, pc}
  4083e6:	bf00      	nop

004083e8 <__swrite>:
  4083e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4083ec:	4616      	mov	r6, r2
  4083ee:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4083f2:	461f      	mov	r7, r3
  4083f4:	05d3      	lsls	r3, r2, #23
  4083f6:	460c      	mov	r4, r1
  4083f8:	4605      	mov	r5, r0
  4083fa:	d507      	bpl.n	40840c <__swrite+0x24>
  4083fc:	2200      	movs	r2, #0
  4083fe:	2302      	movs	r3, #2
  408400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408404:	f000 fa72 	bl	4088ec <_lseek_r>
  408408:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40840c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408410:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  408414:	81a2      	strh	r2, [r4, #12]
  408416:	463b      	mov	r3, r7
  408418:	4632      	mov	r2, r6
  40841a:	4628      	mov	r0, r5
  40841c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408420:	f000 b922 	b.w	408668 <_write_r>

00408424 <__sseek>:
  408424:	b510      	push	{r4, lr}
  408426:	460c      	mov	r4, r1
  408428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40842c:	f000 fa5e 	bl	4088ec <_lseek_r>
  408430:	89a3      	ldrh	r3, [r4, #12]
  408432:	1c42      	adds	r2, r0, #1
  408434:	bf0e      	itee	eq
  408436:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40843a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40843e:	6520      	strne	r0, [r4, #80]	; 0x50
  408440:	81a3      	strh	r3, [r4, #12]
  408442:	bd10      	pop	{r4, pc}

00408444 <__sclose>:
  408444:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408448:	f000 b9b6 	b.w	4087b8 <_close_r>

0040844c <__ssprint_r>:
  40844c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408450:	6893      	ldr	r3, [r2, #8]
  408452:	b083      	sub	sp, #12
  408454:	4690      	mov	r8, r2
  408456:	2b00      	cmp	r3, #0
  408458:	d070      	beq.n	40853c <__ssprint_r+0xf0>
  40845a:	4682      	mov	sl, r0
  40845c:	460c      	mov	r4, r1
  40845e:	6817      	ldr	r7, [r2, #0]
  408460:	688d      	ldr	r5, [r1, #8]
  408462:	6808      	ldr	r0, [r1, #0]
  408464:	e042      	b.n	4084ec <__ssprint_r+0xa0>
  408466:	89a3      	ldrh	r3, [r4, #12]
  408468:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40846c:	d02e      	beq.n	4084cc <__ssprint_r+0x80>
  40846e:	6965      	ldr	r5, [r4, #20]
  408470:	6921      	ldr	r1, [r4, #16]
  408472:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  408476:	eba0 0b01 	sub.w	fp, r0, r1
  40847a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40847e:	f10b 0001 	add.w	r0, fp, #1
  408482:	106d      	asrs	r5, r5, #1
  408484:	4430      	add	r0, r6
  408486:	42a8      	cmp	r0, r5
  408488:	462a      	mov	r2, r5
  40848a:	bf84      	itt	hi
  40848c:	4605      	movhi	r5, r0
  40848e:	462a      	movhi	r2, r5
  408490:	055b      	lsls	r3, r3, #21
  408492:	d538      	bpl.n	408506 <__ssprint_r+0xba>
  408494:	4611      	mov	r1, r2
  408496:	4650      	mov	r0, sl
  408498:	f7fe ff56 	bl	407348 <_malloc_r>
  40849c:	2800      	cmp	r0, #0
  40849e:	d03c      	beq.n	40851a <__ssprint_r+0xce>
  4084a0:	465a      	mov	r2, fp
  4084a2:	6921      	ldr	r1, [r4, #16]
  4084a4:	9001      	str	r0, [sp, #4]
  4084a6:	f7fa fe25 	bl	4030f4 <memcpy>
  4084aa:	89a2      	ldrh	r2, [r4, #12]
  4084ac:	9b01      	ldr	r3, [sp, #4]
  4084ae:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4084b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4084b6:	81a2      	strh	r2, [r4, #12]
  4084b8:	eba5 020b 	sub.w	r2, r5, fp
  4084bc:	eb03 000b 	add.w	r0, r3, fp
  4084c0:	6165      	str	r5, [r4, #20]
  4084c2:	6123      	str	r3, [r4, #16]
  4084c4:	6020      	str	r0, [r4, #0]
  4084c6:	60a2      	str	r2, [r4, #8]
  4084c8:	4635      	mov	r5, r6
  4084ca:	46b3      	mov	fp, r6
  4084cc:	465a      	mov	r2, fp
  4084ce:	4649      	mov	r1, r9
  4084d0:	f7ff fa56 	bl	407980 <memmove>
  4084d4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4084d8:	68a2      	ldr	r2, [r4, #8]
  4084da:	6820      	ldr	r0, [r4, #0]
  4084dc:	1b55      	subs	r5, r2, r5
  4084de:	4458      	add	r0, fp
  4084e0:	1b9e      	subs	r6, r3, r6
  4084e2:	60a5      	str	r5, [r4, #8]
  4084e4:	6020      	str	r0, [r4, #0]
  4084e6:	f8c8 6008 	str.w	r6, [r8, #8]
  4084ea:	b33e      	cbz	r6, 40853c <__ssprint_r+0xf0>
  4084ec:	687e      	ldr	r6, [r7, #4]
  4084ee:	463b      	mov	r3, r7
  4084f0:	3708      	adds	r7, #8
  4084f2:	2e00      	cmp	r6, #0
  4084f4:	d0fa      	beq.n	4084ec <__ssprint_r+0xa0>
  4084f6:	42ae      	cmp	r6, r5
  4084f8:	f8d3 9000 	ldr.w	r9, [r3]
  4084fc:	46ab      	mov	fp, r5
  4084fe:	d2b2      	bcs.n	408466 <__ssprint_r+0x1a>
  408500:	4635      	mov	r5, r6
  408502:	46b3      	mov	fp, r6
  408504:	e7e2      	b.n	4084cc <__ssprint_r+0x80>
  408506:	4650      	mov	r0, sl
  408508:	f7ff fda4 	bl	408054 <_realloc_r>
  40850c:	4603      	mov	r3, r0
  40850e:	2800      	cmp	r0, #0
  408510:	d1d2      	bne.n	4084b8 <__ssprint_r+0x6c>
  408512:	6921      	ldr	r1, [r4, #16]
  408514:	4650      	mov	r0, sl
  408516:	f7fe fbeb 	bl	406cf0 <_free_r>
  40851a:	230c      	movs	r3, #12
  40851c:	f8ca 3000 	str.w	r3, [sl]
  408520:	89a3      	ldrh	r3, [r4, #12]
  408522:	2200      	movs	r2, #0
  408524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408528:	f04f 30ff 	mov.w	r0, #4294967295
  40852c:	81a3      	strh	r3, [r4, #12]
  40852e:	f8c8 2008 	str.w	r2, [r8, #8]
  408532:	f8c8 2004 	str.w	r2, [r8, #4]
  408536:	b003      	add	sp, #12
  408538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40853c:	2000      	movs	r0, #0
  40853e:	f8c8 0004 	str.w	r0, [r8, #4]
  408542:	b003      	add	sp, #12
  408544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408548 <__swbuf_r>:
  408548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40854a:	460d      	mov	r5, r1
  40854c:	4614      	mov	r4, r2
  40854e:	4606      	mov	r6, r0
  408550:	b110      	cbz	r0, 408558 <__swbuf_r+0x10>
  408552:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408554:	2b00      	cmp	r3, #0
  408556:	d04b      	beq.n	4085f0 <__swbuf_r+0xa8>
  408558:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40855c:	69a3      	ldr	r3, [r4, #24]
  40855e:	60a3      	str	r3, [r4, #8]
  408560:	b291      	uxth	r1, r2
  408562:	0708      	lsls	r0, r1, #28
  408564:	d539      	bpl.n	4085da <__swbuf_r+0x92>
  408566:	6923      	ldr	r3, [r4, #16]
  408568:	2b00      	cmp	r3, #0
  40856a:	d036      	beq.n	4085da <__swbuf_r+0x92>
  40856c:	b2ed      	uxtb	r5, r5
  40856e:	0489      	lsls	r1, r1, #18
  408570:	462f      	mov	r7, r5
  408572:	d515      	bpl.n	4085a0 <__swbuf_r+0x58>
  408574:	6822      	ldr	r2, [r4, #0]
  408576:	6961      	ldr	r1, [r4, #20]
  408578:	1ad3      	subs	r3, r2, r3
  40857a:	428b      	cmp	r3, r1
  40857c:	da1c      	bge.n	4085b8 <__swbuf_r+0x70>
  40857e:	3301      	adds	r3, #1
  408580:	68a1      	ldr	r1, [r4, #8]
  408582:	1c50      	adds	r0, r2, #1
  408584:	3901      	subs	r1, #1
  408586:	60a1      	str	r1, [r4, #8]
  408588:	6020      	str	r0, [r4, #0]
  40858a:	7015      	strb	r5, [r2, #0]
  40858c:	6962      	ldr	r2, [r4, #20]
  40858e:	429a      	cmp	r2, r3
  408590:	d01a      	beq.n	4085c8 <__swbuf_r+0x80>
  408592:	89a3      	ldrh	r3, [r4, #12]
  408594:	07db      	lsls	r3, r3, #31
  408596:	d501      	bpl.n	40859c <__swbuf_r+0x54>
  408598:	2d0a      	cmp	r5, #10
  40859a:	d015      	beq.n	4085c8 <__swbuf_r+0x80>
  40859c:	4638      	mov	r0, r7
  40859e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4085a0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4085a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4085a6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4085aa:	81a2      	strh	r2, [r4, #12]
  4085ac:	6822      	ldr	r2, [r4, #0]
  4085ae:	6661      	str	r1, [r4, #100]	; 0x64
  4085b0:	6961      	ldr	r1, [r4, #20]
  4085b2:	1ad3      	subs	r3, r2, r3
  4085b4:	428b      	cmp	r3, r1
  4085b6:	dbe2      	blt.n	40857e <__swbuf_r+0x36>
  4085b8:	4621      	mov	r1, r4
  4085ba:	4630      	mov	r0, r6
  4085bc:	f7fe fa1a 	bl	4069f4 <_fflush_r>
  4085c0:	b940      	cbnz	r0, 4085d4 <__swbuf_r+0x8c>
  4085c2:	6822      	ldr	r2, [r4, #0]
  4085c4:	2301      	movs	r3, #1
  4085c6:	e7db      	b.n	408580 <__swbuf_r+0x38>
  4085c8:	4621      	mov	r1, r4
  4085ca:	4630      	mov	r0, r6
  4085cc:	f7fe fa12 	bl	4069f4 <_fflush_r>
  4085d0:	2800      	cmp	r0, #0
  4085d2:	d0e3      	beq.n	40859c <__swbuf_r+0x54>
  4085d4:	f04f 37ff 	mov.w	r7, #4294967295
  4085d8:	e7e0      	b.n	40859c <__swbuf_r+0x54>
  4085da:	4621      	mov	r1, r4
  4085dc:	4630      	mov	r0, r6
  4085de:	f7fd f935 	bl	40584c <__swsetup_r>
  4085e2:	2800      	cmp	r0, #0
  4085e4:	d1f6      	bne.n	4085d4 <__swbuf_r+0x8c>
  4085e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4085ea:	6923      	ldr	r3, [r4, #16]
  4085ec:	b291      	uxth	r1, r2
  4085ee:	e7bd      	b.n	40856c <__swbuf_r+0x24>
  4085f0:	f7fe fa58 	bl	406aa4 <__sinit>
  4085f4:	e7b0      	b.n	408558 <__swbuf_r+0x10>
  4085f6:	bf00      	nop

004085f8 <_wcrtomb_r>:
  4085f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4085fa:	4606      	mov	r6, r0
  4085fc:	b085      	sub	sp, #20
  4085fe:	461f      	mov	r7, r3
  408600:	b189      	cbz	r1, 408626 <_wcrtomb_r+0x2e>
  408602:	4c10      	ldr	r4, [pc, #64]	; (408644 <_wcrtomb_r+0x4c>)
  408604:	4d10      	ldr	r5, [pc, #64]	; (408648 <_wcrtomb_r+0x50>)
  408606:	6824      	ldr	r4, [r4, #0]
  408608:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40860a:	2c00      	cmp	r4, #0
  40860c:	bf08      	it	eq
  40860e:	462c      	moveq	r4, r5
  408610:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  408614:	47a0      	blx	r4
  408616:	1c43      	adds	r3, r0, #1
  408618:	d103      	bne.n	408622 <_wcrtomb_r+0x2a>
  40861a:	2200      	movs	r2, #0
  40861c:	238a      	movs	r3, #138	; 0x8a
  40861e:	603a      	str	r2, [r7, #0]
  408620:	6033      	str	r3, [r6, #0]
  408622:	b005      	add	sp, #20
  408624:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408626:	460c      	mov	r4, r1
  408628:	4906      	ldr	r1, [pc, #24]	; (408644 <_wcrtomb_r+0x4c>)
  40862a:	4a07      	ldr	r2, [pc, #28]	; (408648 <_wcrtomb_r+0x50>)
  40862c:	6809      	ldr	r1, [r1, #0]
  40862e:	6b49      	ldr	r1, [r1, #52]	; 0x34
  408630:	2900      	cmp	r1, #0
  408632:	bf08      	it	eq
  408634:	4611      	moveq	r1, r2
  408636:	4622      	mov	r2, r4
  408638:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40863c:	a901      	add	r1, sp, #4
  40863e:	47a0      	blx	r4
  408640:	e7e9      	b.n	408616 <_wcrtomb_r+0x1e>
  408642:	bf00      	nop
  408644:	2040003c 	.word	0x2040003c
  408648:	2040046c 	.word	0x2040046c

0040864c <__ascii_wctomb>:
  40864c:	b121      	cbz	r1, 408658 <__ascii_wctomb+0xc>
  40864e:	2aff      	cmp	r2, #255	; 0xff
  408650:	d804      	bhi.n	40865c <__ascii_wctomb+0x10>
  408652:	700a      	strb	r2, [r1, #0]
  408654:	2001      	movs	r0, #1
  408656:	4770      	bx	lr
  408658:	4608      	mov	r0, r1
  40865a:	4770      	bx	lr
  40865c:	238a      	movs	r3, #138	; 0x8a
  40865e:	6003      	str	r3, [r0, #0]
  408660:	f04f 30ff 	mov.w	r0, #4294967295
  408664:	4770      	bx	lr
  408666:	bf00      	nop

00408668 <_write_r>:
  408668:	b570      	push	{r4, r5, r6, lr}
  40866a:	460d      	mov	r5, r1
  40866c:	4c08      	ldr	r4, [pc, #32]	; (408690 <_write_r+0x28>)
  40866e:	4611      	mov	r1, r2
  408670:	4606      	mov	r6, r0
  408672:	461a      	mov	r2, r3
  408674:	4628      	mov	r0, r5
  408676:	2300      	movs	r3, #0
  408678:	6023      	str	r3, [r4, #0]
  40867a:	f7f9 f807 	bl	40168c <_write>
  40867e:	1c43      	adds	r3, r0, #1
  408680:	d000      	beq.n	408684 <_write_r+0x1c>
  408682:	bd70      	pop	{r4, r5, r6, pc}
  408684:	6823      	ldr	r3, [r4, #0]
  408686:	2b00      	cmp	r3, #0
  408688:	d0fb      	beq.n	408682 <_write_r+0x1a>
  40868a:	6033      	str	r3, [r6, #0]
  40868c:	bd70      	pop	{r4, r5, r6, pc}
  40868e:	bf00      	nop
  408690:	20408510 	.word	0x20408510

00408694 <__register_exitproc>:
  408694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408698:	4d2c      	ldr	r5, [pc, #176]	; (40874c <__register_exitproc+0xb8>)
  40869a:	4606      	mov	r6, r0
  40869c:	6828      	ldr	r0, [r5, #0]
  40869e:	4698      	mov	r8, r3
  4086a0:	460f      	mov	r7, r1
  4086a2:	4691      	mov	r9, r2
  4086a4:	f7fe fdcc 	bl	407240 <__retarget_lock_acquire_recursive>
  4086a8:	4b29      	ldr	r3, [pc, #164]	; (408750 <__register_exitproc+0xbc>)
  4086aa:	681c      	ldr	r4, [r3, #0]
  4086ac:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4086b0:	2b00      	cmp	r3, #0
  4086b2:	d03e      	beq.n	408732 <__register_exitproc+0x9e>
  4086b4:	685a      	ldr	r2, [r3, #4]
  4086b6:	2a1f      	cmp	r2, #31
  4086b8:	dc1c      	bgt.n	4086f4 <__register_exitproc+0x60>
  4086ba:	f102 0e01 	add.w	lr, r2, #1
  4086be:	b176      	cbz	r6, 4086de <__register_exitproc+0x4a>
  4086c0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4086c4:	2401      	movs	r4, #1
  4086c6:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4086ca:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4086ce:	4094      	lsls	r4, r2
  4086d0:	4320      	orrs	r0, r4
  4086d2:	2e02      	cmp	r6, #2
  4086d4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4086d8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4086dc:	d023      	beq.n	408726 <__register_exitproc+0x92>
  4086de:	3202      	adds	r2, #2
  4086e0:	f8c3 e004 	str.w	lr, [r3, #4]
  4086e4:	6828      	ldr	r0, [r5, #0]
  4086e6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4086ea:	f7fe fdab 	bl	407244 <__retarget_lock_release_recursive>
  4086ee:	2000      	movs	r0, #0
  4086f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4086f4:	4b17      	ldr	r3, [pc, #92]	; (408754 <__register_exitproc+0xc0>)
  4086f6:	b30b      	cbz	r3, 40873c <__register_exitproc+0xa8>
  4086f8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4086fc:	f7fe fe1c 	bl	407338 <malloc>
  408700:	4603      	mov	r3, r0
  408702:	b1d8      	cbz	r0, 40873c <__register_exitproc+0xa8>
  408704:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  408708:	6002      	str	r2, [r0, #0]
  40870a:	2100      	movs	r1, #0
  40870c:	6041      	str	r1, [r0, #4]
  40870e:	460a      	mov	r2, r1
  408710:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  408714:	f04f 0e01 	mov.w	lr, #1
  408718:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40871c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  408720:	2e00      	cmp	r6, #0
  408722:	d0dc      	beq.n	4086de <__register_exitproc+0x4a>
  408724:	e7cc      	b.n	4086c0 <__register_exitproc+0x2c>
  408726:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40872a:	430c      	orrs	r4, r1
  40872c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  408730:	e7d5      	b.n	4086de <__register_exitproc+0x4a>
  408732:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  408736:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40873a:	e7bb      	b.n	4086b4 <__register_exitproc+0x20>
  40873c:	6828      	ldr	r0, [r5, #0]
  40873e:	f7fe fd81 	bl	407244 <__retarget_lock_release_recursive>
  408742:	f04f 30ff 	mov.w	r0, #4294967295
  408746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40874a:	bf00      	nop
  40874c:	20400468 	.word	0x20400468
  408750:	00409724 	.word	0x00409724
  408754:	00407339 	.word	0x00407339

00408758 <_calloc_r>:
  408758:	b510      	push	{r4, lr}
  40875a:	fb02 f101 	mul.w	r1, r2, r1
  40875e:	f7fe fdf3 	bl	407348 <_malloc_r>
  408762:	4604      	mov	r4, r0
  408764:	b1d8      	cbz	r0, 40879e <_calloc_r+0x46>
  408766:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40876a:	f022 0203 	bic.w	r2, r2, #3
  40876e:	3a04      	subs	r2, #4
  408770:	2a24      	cmp	r2, #36	; 0x24
  408772:	d818      	bhi.n	4087a6 <_calloc_r+0x4e>
  408774:	2a13      	cmp	r2, #19
  408776:	d914      	bls.n	4087a2 <_calloc_r+0x4a>
  408778:	2300      	movs	r3, #0
  40877a:	2a1b      	cmp	r2, #27
  40877c:	6003      	str	r3, [r0, #0]
  40877e:	6043      	str	r3, [r0, #4]
  408780:	d916      	bls.n	4087b0 <_calloc_r+0x58>
  408782:	2a24      	cmp	r2, #36	; 0x24
  408784:	6083      	str	r3, [r0, #8]
  408786:	60c3      	str	r3, [r0, #12]
  408788:	bf11      	iteee	ne
  40878a:	f100 0210 	addne.w	r2, r0, #16
  40878e:	6103      	streq	r3, [r0, #16]
  408790:	6143      	streq	r3, [r0, #20]
  408792:	f100 0218 	addeq.w	r2, r0, #24
  408796:	2300      	movs	r3, #0
  408798:	6013      	str	r3, [r2, #0]
  40879a:	6053      	str	r3, [r2, #4]
  40879c:	6093      	str	r3, [r2, #8]
  40879e:	4620      	mov	r0, r4
  4087a0:	bd10      	pop	{r4, pc}
  4087a2:	4602      	mov	r2, r0
  4087a4:	e7f7      	b.n	408796 <_calloc_r+0x3e>
  4087a6:	2100      	movs	r1, #0
  4087a8:	f7fa fd3e 	bl	403228 <memset>
  4087ac:	4620      	mov	r0, r4
  4087ae:	bd10      	pop	{r4, pc}
  4087b0:	f100 0208 	add.w	r2, r0, #8
  4087b4:	e7ef      	b.n	408796 <_calloc_r+0x3e>
  4087b6:	bf00      	nop

004087b8 <_close_r>:
  4087b8:	b538      	push	{r3, r4, r5, lr}
  4087ba:	4c07      	ldr	r4, [pc, #28]	; (4087d8 <_close_r+0x20>)
  4087bc:	2300      	movs	r3, #0
  4087be:	4605      	mov	r5, r0
  4087c0:	4608      	mov	r0, r1
  4087c2:	6023      	str	r3, [r4, #0]
  4087c4:	f7f9 fe0a 	bl	4023dc <_close>
  4087c8:	1c43      	adds	r3, r0, #1
  4087ca:	d000      	beq.n	4087ce <_close_r+0x16>
  4087cc:	bd38      	pop	{r3, r4, r5, pc}
  4087ce:	6823      	ldr	r3, [r4, #0]
  4087d0:	2b00      	cmp	r3, #0
  4087d2:	d0fb      	beq.n	4087cc <_close_r+0x14>
  4087d4:	602b      	str	r3, [r5, #0]
  4087d6:	bd38      	pop	{r3, r4, r5, pc}
  4087d8:	20408510 	.word	0x20408510

004087dc <_fclose_r>:
  4087dc:	b570      	push	{r4, r5, r6, lr}
  4087de:	b159      	cbz	r1, 4087f8 <_fclose_r+0x1c>
  4087e0:	4605      	mov	r5, r0
  4087e2:	460c      	mov	r4, r1
  4087e4:	b110      	cbz	r0, 4087ec <_fclose_r+0x10>
  4087e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4087e8:	2b00      	cmp	r3, #0
  4087ea:	d03c      	beq.n	408866 <_fclose_r+0x8a>
  4087ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4087ee:	07d8      	lsls	r0, r3, #31
  4087f0:	d505      	bpl.n	4087fe <_fclose_r+0x22>
  4087f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4087f6:	b92b      	cbnz	r3, 408804 <_fclose_r+0x28>
  4087f8:	2600      	movs	r6, #0
  4087fa:	4630      	mov	r0, r6
  4087fc:	bd70      	pop	{r4, r5, r6, pc}
  4087fe:	89a3      	ldrh	r3, [r4, #12]
  408800:	0599      	lsls	r1, r3, #22
  408802:	d53c      	bpl.n	40887e <_fclose_r+0xa2>
  408804:	4621      	mov	r1, r4
  408806:	4628      	mov	r0, r5
  408808:	f7fe f854 	bl	4068b4 <__sflush_r>
  40880c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40880e:	4606      	mov	r6, r0
  408810:	b133      	cbz	r3, 408820 <_fclose_r+0x44>
  408812:	69e1      	ldr	r1, [r4, #28]
  408814:	4628      	mov	r0, r5
  408816:	4798      	blx	r3
  408818:	2800      	cmp	r0, #0
  40881a:	bfb8      	it	lt
  40881c:	f04f 36ff 	movlt.w	r6, #4294967295
  408820:	89a3      	ldrh	r3, [r4, #12]
  408822:	061a      	lsls	r2, r3, #24
  408824:	d422      	bmi.n	40886c <_fclose_r+0x90>
  408826:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408828:	b141      	cbz	r1, 40883c <_fclose_r+0x60>
  40882a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40882e:	4299      	cmp	r1, r3
  408830:	d002      	beq.n	408838 <_fclose_r+0x5c>
  408832:	4628      	mov	r0, r5
  408834:	f7fe fa5c 	bl	406cf0 <_free_r>
  408838:	2300      	movs	r3, #0
  40883a:	6323      	str	r3, [r4, #48]	; 0x30
  40883c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40883e:	b121      	cbz	r1, 40884a <_fclose_r+0x6e>
  408840:	4628      	mov	r0, r5
  408842:	f7fe fa55 	bl	406cf0 <_free_r>
  408846:	2300      	movs	r3, #0
  408848:	6463      	str	r3, [r4, #68]	; 0x44
  40884a:	f7fe f957 	bl	406afc <__sfp_lock_acquire>
  40884e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408850:	2200      	movs	r2, #0
  408852:	07db      	lsls	r3, r3, #31
  408854:	81a2      	strh	r2, [r4, #12]
  408856:	d50e      	bpl.n	408876 <_fclose_r+0x9a>
  408858:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40885a:	f7fe fcef 	bl	40723c <__retarget_lock_close_recursive>
  40885e:	f7fe f953 	bl	406b08 <__sfp_lock_release>
  408862:	4630      	mov	r0, r6
  408864:	bd70      	pop	{r4, r5, r6, pc}
  408866:	f7fe f91d 	bl	406aa4 <__sinit>
  40886a:	e7bf      	b.n	4087ec <_fclose_r+0x10>
  40886c:	6921      	ldr	r1, [r4, #16]
  40886e:	4628      	mov	r0, r5
  408870:	f7fe fa3e 	bl	406cf0 <_free_r>
  408874:	e7d7      	b.n	408826 <_fclose_r+0x4a>
  408876:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408878:	f7fe fce4 	bl	407244 <__retarget_lock_release_recursive>
  40887c:	e7ec      	b.n	408858 <_fclose_r+0x7c>
  40887e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408880:	f7fe fcde 	bl	407240 <__retarget_lock_acquire_recursive>
  408884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408888:	2b00      	cmp	r3, #0
  40888a:	d1bb      	bne.n	408804 <_fclose_r+0x28>
  40888c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40888e:	f016 0601 	ands.w	r6, r6, #1
  408892:	d1b1      	bne.n	4087f8 <_fclose_r+0x1c>
  408894:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408896:	f7fe fcd5 	bl	407244 <__retarget_lock_release_recursive>
  40889a:	4630      	mov	r0, r6
  40889c:	bd70      	pop	{r4, r5, r6, pc}
  40889e:	bf00      	nop

004088a0 <_fstat_r>:
  4088a0:	b538      	push	{r3, r4, r5, lr}
  4088a2:	460b      	mov	r3, r1
  4088a4:	4c07      	ldr	r4, [pc, #28]	; (4088c4 <_fstat_r+0x24>)
  4088a6:	4605      	mov	r5, r0
  4088a8:	4611      	mov	r1, r2
  4088aa:	4618      	mov	r0, r3
  4088ac:	2300      	movs	r3, #0
  4088ae:	6023      	str	r3, [r4, #0]
  4088b0:	f7f9 fd97 	bl	4023e2 <_fstat>
  4088b4:	1c43      	adds	r3, r0, #1
  4088b6:	d000      	beq.n	4088ba <_fstat_r+0x1a>
  4088b8:	bd38      	pop	{r3, r4, r5, pc}
  4088ba:	6823      	ldr	r3, [r4, #0]
  4088bc:	2b00      	cmp	r3, #0
  4088be:	d0fb      	beq.n	4088b8 <_fstat_r+0x18>
  4088c0:	602b      	str	r3, [r5, #0]
  4088c2:	bd38      	pop	{r3, r4, r5, pc}
  4088c4:	20408510 	.word	0x20408510

004088c8 <_isatty_r>:
  4088c8:	b538      	push	{r3, r4, r5, lr}
  4088ca:	4c07      	ldr	r4, [pc, #28]	; (4088e8 <_isatty_r+0x20>)
  4088cc:	2300      	movs	r3, #0
  4088ce:	4605      	mov	r5, r0
  4088d0:	4608      	mov	r0, r1
  4088d2:	6023      	str	r3, [r4, #0]
  4088d4:	f7f9 fd8a 	bl	4023ec <_isatty>
  4088d8:	1c43      	adds	r3, r0, #1
  4088da:	d000      	beq.n	4088de <_isatty_r+0x16>
  4088dc:	bd38      	pop	{r3, r4, r5, pc}
  4088de:	6823      	ldr	r3, [r4, #0]
  4088e0:	2b00      	cmp	r3, #0
  4088e2:	d0fb      	beq.n	4088dc <_isatty_r+0x14>
  4088e4:	602b      	str	r3, [r5, #0]
  4088e6:	bd38      	pop	{r3, r4, r5, pc}
  4088e8:	20408510 	.word	0x20408510

004088ec <_lseek_r>:
  4088ec:	b570      	push	{r4, r5, r6, lr}
  4088ee:	460d      	mov	r5, r1
  4088f0:	4c08      	ldr	r4, [pc, #32]	; (408914 <_lseek_r+0x28>)
  4088f2:	4611      	mov	r1, r2
  4088f4:	4606      	mov	r6, r0
  4088f6:	461a      	mov	r2, r3
  4088f8:	4628      	mov	r0, r5
  4088fa:	2300      	movs	r3, #0
  4088fc:	6023      	str	r3, [r4, #0]
  4088fe:	f7f9 fd77 	bl	4023f0 <_lseek>
  408902:	1c43      	adds	r3, r0, #1
  408904:	d000      	beq.n	408908 <_lseek_r+0x1c>
  408906:	bd70      	pop	{r4, r5, r6, pc}
  408908:	6823      	ldr	r3, [r4, #0]
  40890a:	2b00      	cmp	r3, #0
  40890c:	d0fb      	beq.n	408906 <_lseek_r+0x1a>
  40890e:	6033      	str	r3, [r6, #0]
  408910:	bd70      	pop	{r4, r5, r6, pc}
  408912:	bf00      	nop
  408914:	20408510 	.word	0x20408510

00408918 <_read_r>:
  408918:	b570      	push	{r4, r5, r6, lr}
  40891a:	460d      	mov	r5, r1
  40891c:	4c08      	ldr	r4, [pc, #32]	; (408940 <_read_r+0x28>)
  40891e:	4611      	mov	r1, r2
  408920:	4606      	mov	r6, r0
  408922:	461a      	mov	r2, r3
  408924:	4628      	mov	r0, r5
  408926:	2300      	movs	r3, #0
  408928:	6023      	str	r3, [r4, #0]
  40892a:	f7f7 fc53 	bl	4001d4 <_read>
  40892e:	1c43      	adds	r3, r0, #1
  408930:	d000      	beq.n	408934 <_read_r+0x1c>
  408932:	bd70      	pop	{r4, r5, r6, pc}
  408934:	6823      	ldr	r3, [r4, #0]
  408936:	2b00      	cmp	r3, #0
  408938:	d0fb      	beq.n	408932 <_read_r+0x1a>
  40893a:	6033      	str	r3, [r6, #0]
  40893c:	bd70      	pop	{r4, r5, r6, pc}
  40893e:	bf00      	nop
  408940:	20408510 	.word	0x20408510

00408944 <__aeabi_drsub>:
  408944:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  408948:	e002      	b.n	408950 <__adddf3>
  40894a:	bf00      	nop

0040894c <__aeabi_dsub>:
  40894c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00408950 <__adddf3>:
  408950:	b530      	push	{r4, r5, lr}
  408952:	ea4f 0441 	mov.w	r4, r1, lsl #1
  408956:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40895a:	ea94 0f05 	teq	r4, r5
  40895e:	bf08      	it	eq
  408960:	ea90 0f02 	teqeq	r0, r2
  408964:	bf1f      	itttt	ne
  408966:	ea54 0c00 	orrsne.w	ip, r4, r0
  40896a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40896e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  408972:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408976:	f000 80e2 	beq.w	408b3e <__adddf3+0x1ee>
  40897a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40897e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  408982:	bfb8      	it	lt
  408984:	426d      	neglt	r5, r5
  408986:	dd0c      	ble.n	4089a2 <__adddf3+0x52>
  408988:	442c      	add	r4, r5
  40898a:	ea80 0202 	eor.w	r2, r0, r2
  40898e:	ea81 0303 	eor.w	r3, r1, r3
  408992:	ea82 0000 	eor.w	r0, r2, r0
  408996:	ea83 0101 	eor.w	r1, r3, r1
  40899a:	ea80 0202 	eor.w	r2, r0, r2
  40899e:	ea81 0303 	eor.w	r3, r1, r3
  4089a2:	2d36      	cmp	r5, #54	; 0x36
  4089a4:	bf88      	it	hi
  4089a6:	bd30      	pophi	{r4, r5, pc}
  4089a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4089ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4089b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4089b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4089b8:	d002      	beq.n	4089c0 <__adddf3+0x70>
  4089ba:	4240      	negs	r0, r0
  4089bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4089c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4089c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4089c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4089cc:	d002      	beq.n	4089d4 <__adddf3+0x84>
  4089ce:	4252      	negs	r2, r2
  4089d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4089d4:	ea94 0f05 	teq	r4, r5
  4089d8:	f000 80a7 	beq.w	408b2a <__adddf3+0x1da>
  4089dc:	f1a4 0401 	sub.w	r4, r4, #1
  4089e0:	f1d5 0e20 	rsbs	lr, r5, #32
  4089e4:	db0d      	blt.n	408a02 <__adddf3+0xb2>
  4089e6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4089ea:	fa22 f205 	lsr.w	r2, r2, r5
  4089ee:	1880      	adds	r0, r0, r2
  4089f0:	f141 0100 	adc.w	r1, r1, #0
  4089f4:	fa03 f20e 	lsl.w	r2, r3, lr
  4089f8:	1880      	adds	r0, r0, r2
  4089fa:	fa43 f305 	asr.w	r3, r3, r5
  4089fe:	4159      	adcs	r1, r3
  408a00:	e00e      	b.n	408a20 <__adddf3+0xd0>
  408a02:	f1a5 0520 	sub.w	r5, r5, #32
  408a06:	f10e 0e20 	add.w	lr, lr, #32
  408a0a:	2a01      	cmp	r2, #1
  408a0c:	fa03 fc0e 	lsl.w	ip, r3, lr
  408a10:	bf28      	it	cs
  408a12:	f04c 0c02 	orrcs.w	ip, ip, #2
  408a16:	fa43 f305 	asr.w	r3, r3, r5
  408a1a:	18c0      	adds	r0, r0, r3
  408a1c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  408a20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408a24:	d507      	bpl.n	408a36 <__adddf3+0xe6>
  408a26:	f04f 0e00 	mov.w	lr, #0
  408a2a:	f1dc 0c00 	rsbs	ip, ip, #0
  408a2e:	eb7e 0000 	sbcs.w	r0, lr, r0
  408a32:	eb6e 0101 	sbc.w	r1, lr, r1
  408a36:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  408a3a:	d31b      	bcc.n	408a74 <__adddf3+0x124>
  408a3c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  408a40:	d30c      	bcc.n	408a5c <__adddf3+0x10c>
  408a42:	0849      	lsrs	r1, r1, #1
  408a44:	ea5f 0030 	movs.w	r0, r0, rrx
  408a48:	ea4f 0c3c 	mov.w	ip, ip, rrx
  408a4c:	f104 0401 	add.w	r4, r4, #1
  408a50:	ea4f 5244 	mov.w	r2, r4, lsl #21
  408a54:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  408a58:	f080 809a 	bcs.w	408b90 <__adddf3+0x240>
  408a5c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  408a60:	bf08      	it	eq
  408a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408a66:	f150 0000 	adcs.w	r0, r0, #0
  408a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408a6e:	ea41 0105 	orr.w	r1, r1, r5
  408a72:	bd30      	pop	{r4, r5, pc}
  408a74:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  408a78:	4140      	adcs	r0, r0
  408a7a:	eb41 0101 	adc.w	r1, r1, r1
  408a7e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408a82:	f1a4 0401 	sub.w	r4, r4, #1
  408a86:	d1e9      	bne.n	408a5c <__adddf3+0x10c>
  408a88:	f091 0f00 	teq	r1, #0
  408a8c:	bf04      	itt	eq
  408a8e:	4601      	moveq	r1, r0
  408a90:	2000      	moveq	r0, #0
  408a92:	fab1 f381 	clz	r3, r1
  408a96:	bf08      	it	eq
  408a98:	3320      	addeq	r3, #32
  408a9a:	f1a3 030b 	sub.w	r3, r3, #11
  408a9e:	f1b3 0220 	subs.w	r2, r3, #32
  408aa2:	da0c      	bge.n	408abe <__adddf3+0x16e>
  408aa4:	320c      	adds	r2, #12
  408aa6:	dd08      	ble.n	408aba <__adddf3+0x16a>
  408aa8:	f102 0c14 	add.w	ip, r2, #20
  408aac:	f1c2 020c 	rsb	r2, r2, #12
  408ab0:	fa01 f00c 	lsl.w	r0, r1, ip
  408ab4:	fa21 f102 	lsr.w	r1, r1, r2
  408ab8:	e00c      	b.n	408ad4 <__adddf3+0x184>
  408aba:	f102 0214 	add.w	r2, r2, #20
  408abe:	bfd8      	it	le
  408ac0:	f1c2 0c20 	rsble	ip, r2, #32
  408ac4:	fa01 f102 	lsl.w	r1, r1, r2
  408ac8:	fa20 fc0c 	lsr.w	ip, r0, ip
  408acc:	bfdc      	itt	le
  408ace:	ea41 010c 	orrle.w	r1, r1, ip
  408ad2:	4090      	lslle	r0, r2
  408ad4:	1ae4      	subs	r4, r4, r3
  408ad6:	bfa2      	ittt	ge
  408ad8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  408adc:	4329      	orrge	r1, r5
  408ade:	bd30      	popge	{r4, r5, pc}
  408ae0:	ea6f 0404 	mvn.w	r4, r4
  408ae4:	3c1f      	subs	r4, #31
  408ae6:	da1c      	bge.n	408b22 <__adddf3+0x1d2>
  408ae8:	340c      	adds	r4, #12
  408aea:	dc0e      	bgt.n	408b0a <__adddf3+0x1ba>
  408aec:	f104 0414 	add.w	r4, r4, #20
  408af0:	f1c4 0220 	rsb	r2, r4, #32
  408af4:	fa20 f004 	lsr.w	r0, r0, r4
  408af8:	fa01 f302 	lsl.w	r3, r1, r2
  408afc:	ea40 0003 	orr.w	r0, r0, r3
  408b00:	fa21 f304 	lsr.w	r3, r1, r4
  408b04:	ea45 0103 	orr.w	r1, r5, r3
  408b08:	bd30      	pop	{r4, r5, pc}
  408b0a:	f1c4 040c 	rsb	r4, r4, #12
  408b0e:	f1c4 0220 	rsb	r2, r4, #32
  408b12:	fa20 f002 	lsr.w	r0, r0, r2
  408b16:	fa01 f304 	lsl.w	r3, r1, r4
  408b1a:	ea40 0003 	orr.w	r0, r0, r3
  408b1e:	4629      	mov	r1, r5
  408b20:	bd30      	pop	{r4, r5, pc}
  408b22:	fa21 f004 	lsr.w	r0, r1, r4
  408b26:	4629      	mov	r1, r5
  408b28:	bd30      	pop	{r4, r5, pc}
  408b2a:	f094 0f00 	teq	r4, #0
  408b2e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  408b32:	bf06      	itte	eq
  408b34:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  408b38:	3401      	addeq	r4, #1
  408b3a:	3d01      	subne	r5, #1
  408b3c:	e74e      	b.n	4089dc <__adddf3+0x8c>
  408b3e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408b42:	bf18      	it	ne
  408b44:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408b48:	d029      	beq.n	408b9e <__adddf3+0x24e>
  408b4a:	ea94 0f05 	teq	r4, r5
  408b4e:	bf08      	it	eq
  408b50:	ea90 0f02 	teqeq	r0, r2
  408b54:	d005      	beq.n	408b62 <__adddf3+0x212>
  408b56:	ea54 0c00 	orrs.w	ip, r4, r0
  408b5a:	bf04      	itt	eq
  408b5c:	4619      	moveq	r1, r3
  408b5e:	4610      	moveq	r0, r2
  408b60:	bd30      	pop	{r4, r5, pc}
  408b62:	ea91 0f03 	teq	r1, r3
  408b66:	bf1e      	ittt	ne
  408b68:	2100      	movne	r1, #0
  408b6a:	2000      	movne	r0, #0
  408b6c:	bd30      	popne	{r4, r5, pc}
  408b6e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  408b72:	d105      	bne.n	408b80 <__adddf3+0x230>
  408b74:	0040      	lsls	r0, r0, #1
  408b76:	4149      	adcs	r1, r1
  408b78:	bf28      	it	cs
  408b7a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  408b7e:	bd30      	pop	{r4, r5, pc}
  408b80:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  408b84:	bf3c      	itt	cc
  408b86:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  408b8a:	bd30      	popcc	{r4, r5, pc}
  408b8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408b90:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  408b94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408b98:	f04f 0000 	mov.w	r0, #0
  408b9c:	bd30      	pop	{r4, r5, pc}
  408b9e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408ba2:	bf1a      	itte	ne
  408ba4:	4619      	movne	r1, r3
  408ba6:	4610      	movne	r0, r2
  408ba8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  408bac:	bf1c      	itt	ne
  408bae:	460b      	movne	r3, r1
  408bb0:	4602      	movne	r2, r0
  408bb2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408bb6:	bf06      	itte	eq
  408bb8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  408bbc:	ea91 0f03 	teqeq	r1, r3
  408bc0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  408bc4:	bd30      	pop	{r4, r5, pc}
  408bc6:	bf00      	nop

00408bc8 <__aeabi_ui2d>:
  408bc8:	f090 0f00 	teq	r0, #0
  408bcc:	bf04      	itt	eq
  408bce:	2100      	moveq	r1, #0
  408bd0:	4770      	bxeq	lr
  408bd2:	b530      	push	{r4, r5, lr}
  408bd4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408bd8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408bdc:	f04f 0500 	mov.w	r5, #0
  408be0:	f04f 0100 	mov.w	r1, #0
  408be4:	e750      	b.n	408a88 <__adddf3+0x138>
  408be6:	bf00      	nop

00408be8 <__aeabi_i2d>:
  408be8:	f090 0f00 	teq	r0, #0
  408bec:	bf04      	itt	eq
  408bee:	2100      	moveq	r1, #0
  408bf0:	4770      	bxeq	lr
  408bf2:	b530      	push	{r4, r5, lr}
  408bf4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408bf8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408bfc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408c00:	bf48      	it	mi
  408c02:	4240      	negmi	r0, r0
  408c04:	f04f 0100 	mov.w	r1, #0
  408c08:	e73e      	b.n	408a88 <__adddf3+0x138>
  408c0a:	bf00      	nop

00408c0c <__aeabi_f2d>:
  408c0c:	0042      	lsls	r2, r0, #1
  408c0e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  408c12:	ea4f 0131 	mov.w	r1, r1, rrx
  408c16:	ea4f 7002 	mov.w	r0, r2, lsl #28
  408c1a:	bf1f      	itttt	ne
  408c1c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408c20:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408c24:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  408c28:	4770      	bxne	lr
  408c2a:	f092 0f00 	teq	r2, #0
  408c2e:	bf14      	ite	ne
  408c30:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408c34:	4770      	bxeq	lr
  408c36:	b530      	push	{r4, r5, lr}
  408c38:	f44f 7460 	mov.w	r4, #896	; 0x380
  408c3c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408c40:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408c44:	e720      	b.n	408a88 <__adddf3+0x138>
  408c46:	bf00      	nop

00408c48 <__aeabi_ul2d>:
  408c48:	ea50 0201 	orrs.w	r2, r0, r1
  408c4c:	bf08      	it	eq
  408c4e:	4770      	bxeq	lr
  408c50:	b530      	push	{r4, r5, lr}
  408c52:	f04f 0500 	mov.w	r5, #0
  408c56:	e00a      	b.n	408c6e <__aeabi_l2d+0x16>

00408c58 <__aeabi_l2d>:
  408c58:	ea50 0201 	orrs.w	r2, r0, r1
  408c5c:	bf08      	it	eq
  408c5e:	4770      	bxeq	lr
  408c60:	b530      	push	{r4, r5, lr}
  408c62:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  408c66:	d502      	bpl.n	408c6e <__aeabi_l2d+0x16>
  408c68:	4240      	negs	r0, r0
  408c6a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408c6e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408c72:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408c76:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  408c7a:	f43f aedc 	beq.w	408a36 <__adddf3+0xe6>
  408c7e:	f04f 0203 	mov.w	r2, #3
  408c82:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408c86:	bf18      	it	ne
  408c88:	3203      	addne	r2, #3
  408c8a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408c8e:	bf18      	it	ne
  408c90:	3203      	addne	r2, #3
  408c92:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  408c96:	f1c2 0320 	rsb	r3, r2, #32
  408c9a:	fa00 fc03 	lsl.w	ip, r0, r3
  408c9e:	fa20 f002 	lsr.w	r0, r0, r2
  408ca2:	fa01 fe03 	lsl.w	lr, r1, r3
  408ca6:	ea40 000e 	orr.w	r0, r0, lr
  408caa:	fa21 f102 	lsr.w	r1, r1, r2
  408cae:	4414      	add	r4, r2
  408cb0:	e6c1      	b.n	408a36 <__adddf3+0xe6>
  408cb2:	bf00      	nop

00408cb4 <__aeabi_dmul>:
  408cb4:	b570      	push	{r4, r5, r6, lr}
  408cb6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408cba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408cbe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408cc2:	bf1d      	ittte	ne
  408cc4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408cc8:	ea94 0f0c 	teqne	r4, ip
  408ccc:	ea95 0f0c 	teqne	r5, ip
  408cd0:	f000 f8de 	bleq	408e90 <__aeabi_dmul+0x1dc>
  408cd4:	442c      	add	r4, r5
  408cd6:	ea81 0603 	eor.w	r6, r1, r3
  408cda:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  408cde:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  408ce2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  408ce6:	bf18      	it	ne
  408ce8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408cec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408cf0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408cf4:	d038      	beq.n	408d68 <__aeabi_dmul+0xb4>
  408cf6:	fba0 ce02 	umull	ip, lr, r0, r2
  408cfa:	f04f 0500 	mov.w	r5, #0
  408cfe:	fbe1 e502 	umlal	lr, r5, r1, r2
  408d02:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  408d06:	fbe0 e503 	umlal	lr, r5, r0, r3
  408d0a:	f04f 0600 	mov.w	r6, #0
  408d0e:	fbe1 5603 	umlal	r5, r6, r1, r3
  408d12:	f09c 0f00 	teq	ip, #0
  408d16:	bf18      	it	ne
  408d18:	f04e 0e01 	orrne.w	lr, lr, #1
  408d1c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408d20:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408d24:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408d28:	d204      	bcs.n	408d34 <__aeabi_dmul+0x80>
  408d2a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408d2e:	416d      	adcs	r5, r5
  408d30:	eb46 0606 	adc.w	r6, r6, r6
  408d34:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408d38:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408d3c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408d40:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408d44:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408d48:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408d4c:	bf88      	it	hi
  408d4e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408d52:	d81e      	bhi.n	408d92 <__aeabi_dmul+0xde>
  408d54:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408d58:	bf08      	it	eq
  408d5a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  408d5e:	f150 0000 	adcs.w	r0, r0, #0
  408d62:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408d66:	bd70      	pop	{r4, r5, r6, pc}
  408d68:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  408d6c:	ea46 0101 	orr.w	r1, r6, r1
  408d70:	ea40 0002 	orr.w	r0, r0, r2
  408d74:	ea81 0103 	eor.w	r1, r1, r3
  408d78:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408d7c:	bfc2      	ittt	gt
  408d7e:	ebd4 050c 	rsbsgt	r5, r4, ip
  408d82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408d86:	bd70      	popgt	{r4, r5, r6, pc}
  408d88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408d8c:	f04f 0e00 	mov.w	lr, #0
  408d90:	3c01      	subs	r4, #1
  408d92:	f300 80ab 	bgt.w	408eec <__aeabi_dmul+0x238>
  408d96:	f114 0f36 	cmn.w	r4, #54	; 0x36
  408d9a:	bfde      	ittt	le
  408d9c:	2000      	movle	r0, #0
  408d9e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408da2:	bd70      	pople	{r4, r5, r6, pc}
  408da4:	f1c4 0400 	rsb	r4, r4, #0
  408da8:	3c20      	subs	r4, #32
  408daa:	da35      	bge.n	408e18 <__aeabi_dmul+0x164>
  408dac:	340c      	adds	r4, #12
  408dae:	dc1b      	bgt.n	408de8 <__aeabi_dmul+0x134>
  408db0:	f104 0414 	add.w	r4, r4, #20
  408db4:	f1c4 0520 	rsb	r5, r4, #32
  408db8:	fa00 f305 	lsl.w	r3, r0, r5
  408dbc:	fa20 f004 	lsr.w	r0, r0, r4
  408dc0:	fa01 f205 	lsl.w	r2, r1, r5
  408dc4:	ea40 0002 	orr.w	r0, r0, r2
  408dc8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408dcc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408dd0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408dd4:	fa21 f604 	lsr.w	r6, r1, r4
  408dd8:	eb42 0106 	adc.w	r1, r2, r6
  408ddc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408de0:	bf08      	it	eq
  408de2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408de6:	bd70      	pop	{r4, r5, r6, pc}
  408de8:	f1c4 040c 	rsb	r4, r4, #12
  408dec:	f1c4 0520 	rsb	r5, r4, #32
  408df0:	fa00 f304 	lsl.w	r3, r0, r4
  408df4:	fa20 f005 	lsr.w	r0, r0, r5
  408df8:	fa01 f204 	lsl.w	r2, r1, r4
  408dfc:	ea40 0002 	orr.w	r0, r0, r2
  408e00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408e04:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408e08:	f141 0100 	adc.w	r1, r1, #0
  408e0c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408e10:	bf08      	it	eq
  408e12:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408e16:	bd70      	pop	{r4, r5, r6, pc}
  408e18:	f1c4 0520 	rsb	r5, r4, #32
  408e1c:	fa00 f205 	lsl.w	r2, r0, r5
  408e20:	ea4e 0e02 	orr.w	lr, lr, r2
  408e24:	fa20 f304 	lsr.w	r3, r0, r4
  408e28:	fa01 f205 	lsl.w	r2, r1, r5
  408e2c:	ea43 0302 	orr.w	r3, r3, r2
  408e30:	fa21 f004 	lsr.w	r0, r1, r4
  408e34:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408e38:	fa21 f204 	lsr.w	r2, r1, r4
  408e3c:	ea20 0002 	bic.w	r0, r0, r2
  408e40:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408e44:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408e48:	bf08      	it	eq
  408e4a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408e4e:	bd70      	pop	{r4, r5, r6, pc}
  408e50:	f094 0f00 	teq	r4, #0
  408e54:	d10f      	bne.n	408e76 <__aeabi_dmul+0x1c2>
  408e56:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  408e5a:	0040      	lsls	r0, r0, #1
  408e5c:	eb41 0101 	adc.w	r1, r1, r1
  408e60:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408e64:	bf08      	it	eq
  408e66:	3c01      	subeq	r4, #1
  408e68:	d0f7      	beq.n	408e5a <__aeabi_dmul+0x1a6>
  408e6a:	ea41 0106 	orr.w	r1, r1, r6
  408e6e:	f095 0f00 	teq	r5, #0
  408e72:	bf18      	it	ne
  408e74:	4770      	bxne	lr
  408e76:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  408e7a:	0052      	lsls	r2, r2, #1
  408e7c:	eb43 0303 	adc.w	r3, r3, r3
  408e80:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408e84:	bf08      	it	eq
  408e86:	3d01      	subeq	r5, #1
  408e88:	d0f7      	beq.n	408e7a <__aeabi_dmul+0x1c6>
  408e8a:	ea43 0306 	orr.w	r3, r3, r6
  408e8e:	4770      	bx	lr
  408e90:	ea94 0f0c 	teq	r4, ip
  408e94:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408e98:	bf18      	it	ne
  408e9a:	ea95 0f0c 	teqne	r5, ip
  408e9e:	d00c      	beq.n	408eba <__aeabi_dmul+0x206>
  408ea0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408ea4:	bf18      	it	ne
  408ea6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408eaa:	d1d1      	bne.n	408e50 <__aeabi_dmul+0x19c>
  408eac:	ea81 0103 	eor.w	r1, r1, r3
  408eb0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408eb4:	f04f 0000 	mov.w	r0, #0
  408eb8:	bd70      	pop	{r4, r5, r6, pc}
  408eba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408ebe:	bf06      	itte	eq
  408ec0:	4610      	moveq	r0, r2
  408ec2:	4619      	moveq	r1, r3
  408ec4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408ec8:	d019      	beq.n	408efe <__aeabi_dmul+0x24a>
  408eca:	ea94 0f0c 	teq	r4, ip
  408ece:	d102      	bne.n	408ed6 <__aeabi_dmul+0x222>
  408ed0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408ed4:	d113      	bne.n	408efe <__aeabi_dmul+0x24a>
  408ed6:	ea95 0f0c 	teq	r5, ip
  408eda:	d105      	bne.n	408ee8 <__aeabi_dmul+0x234>
  408edc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408ee0:	bf1c      	itt	ne
  408ee2:	4610      	movne	r0, r2
  408ee4:	4619      	movne	r1, r3
  408ee6:	d10a      	bne.n	408efe <__aeabi_dmul+0x24a>
  408ee8:	ea81 0103 	eor.w	r1, r1, r3
  408eec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408ef0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408ef4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408ef8:	f04f 0000 	mov.w	r0, #0
  408efc:	bd70      	pop	{r4, r5, r6, pc}
  408efe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408f02:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408f06:	bd70      	pop	{r4, r5, r6, pc}

00408f08 <__aeabi_ddiv>:
  408f08:	b570      	push	{r4, r5, r6, lr}
  408f0a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408f0e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408f12:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408f16:	bf1d      	ittte	ne
  408f18:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408f1c:	ea94 0f0c 	teqne	r4, ip
  408f20:	ea95 0f0c 	teqne	r5, ip
  408f24:	f000 f8a7 	bleq	409076 <__aeabi_ddiv+0x16e>
  408f28:	eba4 0405 	sub.w	r4, r4, r5
  408f2c:	ea81 0e03 	eor.w	lr, r1, r3
  408f30:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408f34:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408f38:	f000 8088 	beq.w	40904c <__aeabi_ddiv+0x144>
  408f3c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408f40:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408f44:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408f48:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408f4c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408f50:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408f54:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408f58:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408f5c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408f60:	429d      	cmp	r5, r3
  408f62:	bf08      	it	eq
  408f64:	4296      	cmpeq	r6, r2
  408f66:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  408f6a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408f6e:	d202      	bcs.n	408f76 <__aeabi_ddiv+0x6e>
  408f70:	085b      	lsrs	r3, r3, #1
  408f72:	ea4f 0232 	mov.w	r2, r2, rrx
  408f76:	1ab6      	subs	r6, r6, r2
  408f78:	eb65 0503 	sbc.w	r5, r5, r3
  408f7c:	085b      	lsrs	r3, r3, #1
  408f7e:	ea4f 0232 	mov.w	r2, r2, rrx
  408f82:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408f86:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  408f8a:	ebb6 0e02 	subs.w	lr, r6, r2
  408f8e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408f92:	bf22      	ittt	cs
  408f94:	1ab6      	subcs	r6, r6, r2
  408f96:	4675      	movcs	r5, lr
  408f98:	ea40 000c 	orrcs.w	r0, r0, ip
  408f9c:	085b      	lsrs	r3, r3, #1
  408f9e:	ea4f 0232 	mov.w	r2, r2, rrx
  408fa2:	ebb6 0e02 	subs.w	lr, r6, r2
  408fa6:	eb75 0e03 	sbcs.w	lr, r5, r3
  408faa:	bf22      	ittt	cs
  408fac:	1ab6      	subcs	r6, r6, r2
  408fae:	4675      	movcs	r5, lr
  408fb0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408fb4:	085b      	lsrs	r3, r3, #1
  408fb6:	ea4f 0232 	mov.w	r2, r2, rrx
  408fba:	ebb6 0e02 	subs.w	lr, r6, r2
  408fbe:	eb75 0e03 	sbcs.w	lr, r5, r3
  408fc2:	bf22      	ittt	cs
  408fc4:	1ab6      	subcs	r6, r6, r2
  408fc6:	4675      	movcs	r5, lr
  408fc8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408fcc:	085b      	lsrs	r3, r3, #1
  408fce:	ea4f 0232 	mov.w	r2, r2, rrx
  408fd2:	ebb6 0e02 	subs.w	lr, r6, r2
  408fd6:	eb75 0e03 	sbcs.w	lr, r5, r3
  408fda:	bf22      	ittt	cs
  408fdc:	1ab6      	subcs	r6, r6, r2
  408fde:	4675      	movcs	r5, lr
  408fe0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408fe4:	ea55 0e06 	orrs.w	lr, r5, r6
  408fe8:	d018      	beq.n	40901c <__aeabi_ddiv+0x114>
  408fea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408fee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408ff2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408ff6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408ffa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408ffe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  409002:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  409006:	d1c0      	bne.n	408f8a <__aeabi_ddiv+0x82>
  409008:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40900c:	d10b      	bne.n	409026 <__aeabi_ddiv+0x11e>
  40900e:	ea41 0100 	orr.w	r1, r1, r0
  409012:	f04f 0000 	mov.w	r0, #0
  409016:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40901a:	e7b6      	b.n	408f8a <__aeabi_ddiv+0x82>
  40901c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409020:	bf04      	itt	eq
  409022:	4301      	orreq	r1, r0
  409024:	2000      	moveq	r0, #0
  409026:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40902a:	bf88      	it	hi
  40902c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409030:	f63f aeaf 	bhi.w	408d92 <__aeabi_dmul+0xde>
  409034:	ebb5 0c03 	subs.w	ip, r5, r3
  409038:	bf04      	itt	eq
  40903a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40903e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  409042:	f150 0000 	adcs.w	r0, r0, #0
  409046:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40904a:	bd70      	pop	{r4, r5, r6, pc}
  40904c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  409050:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  409054:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  409058:	bfc2      	ittt	gt
  40905a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40905e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  409062:	bd70      	popgt	{r4, r5, r6, pc}
  409064:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409068:	f04f 0e00 	mov.w	lr, #0
  40906c:	3c01      	subs	r4, #1
  40906e:	e690      	b.n	408d92 <__aeabi_dmul+0xde>
  409070:	ea45 0e06 	orr.w	lr, r5, r6
  409074:	e68d      	b.n	408d92 <__aeabi_dmul+0xde>
  409076:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40907a:	ea94 0f0c 	teq	r4, ip
  40907e:	bf08      	it	eq
  409080:	ea95 0f0c 	teqeq	r5, ip
  409084:	f43f af3b 	beq.w	408efe <__aeabi_dmul+0x24a>
  409088:	ea94 0f0c 	teq	r4, ip
  40908c:	d10a      	bne.n	4090a4 <__aeabi_ddiv+0x19c>
  40908e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  409092:	f47f af34 	bne.w	408efe <__aeabi_dmul+0x24a>
  409096:	ea95 0f0c 	teq	r5, ip
  40909a:	f47f af25 	bne.w	408ee8 <__aeabi_dmul+0x234>
  40909e:	4610      	mov	r0, r2
  4090a0:	4619      	mov	r1, r3
  4090a2:	e72c      	b.n	408efe <__aeabi_dmul+0x24a>
  4090a4:	ea95 0f0c 	teq	r5, ip
  4090a8:	d106      	bne.n	4090b8 <__aeabi_ddiv+0x1b0>
  4090aa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4090ae:	f43f aefd 	beq.w	408eac <__aeabi_dmul+0x1f8>
  4090b2:	4610      	mov	r0, r2
  4090b4:	4619      	mov	r1, r3
  4090b6:	e722      	b.n	408efe <__aeabi_dmul+0x24a>
  4090b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4090bc:	bf18      	it	ne
  4090be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4090c2:	f47f aec5 	bne.w	408e50 <__aeabi_dmul+0x19c>
  4090c6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4090ca:	f47f af0d 	bne.w	408ee8 <__aeabi_dmul+0x234>
  4090ce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4090d2:	f47f aeeb 	bne.w	408eac <__aeabi_dmul+0x1f8>
  4090d6:	e712      	b.n	408efe <__aeabi_dmul+0x24a>

004090d8 <__gedf2>:
  4090d8:	f04f 3cff 	mov.w	ip, #4294967295
  4090dc:	e006      	b.n	4090ec <__cmpdf2+0x4>
  4090de:	bf00      	nop

004090e0 <__ledf2>:
  4090e0:	f04f 0c01 	mov.w	ip, #1
  4090e4:	e002      	b.n	4090ec <__cmpdf2+0x4>
  4090e6:	bf00      	nop

004090e8 <__cmpdf2>:
  4090e8:	f04f 0c01 	mov.w	ip, #1
  4090ec:	f84d cd04 	str.w	ip, [sp, #-4]!
  4090f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4090f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4090f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4090fc:	bf18      	it	ne
  4090fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  409102:	d01b      	beq.n	40913c <__cmpdf2+0x54>
  409104:	b001      	add	sp, #4
  409106:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40910a:	bf0c      	ite	eq
  40910c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  409110:	ea91 0f03 	teqne	r1, r3
  409114:	bf02      	ittt	eq
  409116:	ea90 0f02 	teqeq	r0, r2
  40911a:	2000      	moveq	r0, #0
  40911c:	4770      	bxeq	lr
  40911e:	f110 0f00 	cmn.w	r0, #0
  409122:	ea91 0f03 	teq	r1, r3
  409126:	bf58      	it	pl
  409128:	4299      	cmppl	r1, r3
  40912a:	bf08      	it	eq
  40912c:	4290      	cmpeq	r0, r2
  40912e:	bf2c      	ite	cs
  409130:	17d8      	asrcs	r0, r3, #31
  409132:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  409136:	f040 0001 	orr.w	r0, r0, #1
  40913a:	4770      	bx	lr
  40913c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  409140:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409144:	d102      	bne.n	40914c <__cmpdf2+0x64>
  409146:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40914a:	d107      	bne.n	40915c <__cmpdf2+0x74>
  40914c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  409150:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409154:	d1d6      	bne.n	409104 <__cmpdf2+0x1c>
  409156:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40915a:	d0d3      	beq.n	409104 <__cmpdf2+0x1c>
  40915c:	f85d 0b04 	ldr.w	r0, [sp], #4
  409160:	4770      	bx	lr
  409162:	bf00      	nop

00409164 <__aeabi_cdrcmple>:
  409164:	4684      	mov	ip, r0
  409166:	4610      	mov	r0, r2
  409168:	4662      	mov	r2, ip
  40916a:	468c      	mov	ip, r1
  40916c:	4619      	mov	r1, r3
  40916e:	4663      	mov	r3, ip
  409170:	e000      	b.n	409174 <__aeabi_cdcmpeq>
  409172:	bf00      	nop

00409174 <__aeabi_cdcmpeq>:
  409174:	b501      	push	{r0, lr}
  409176:	f7ff ffb7 	bl	4090e8 <__cmpdf2>
  40917a:	2800      	cmp	r0, #0
  40917c:	bf48      	it	mi
  40917e:	f110 0f00 	cmnmi.w	r0, #0
  409182:	bd01      	pop	{r0, pc}

00409184 <__aeabi_dcmpeq>:
  409184:	f84d ed08 	str.w	lr, [sp, #-8]!
  409188:	f7ff fff4 	bl	409174 <__aeabi_cdcmpeq>
  40918c:	bf0c      	ite	eq
  40918e:	2001      	moveq	r0, #1
  409190:	2000      	movne	r0, #0
  409192:	f85d fb08 	ldr.w	pc, [sp], #8
  409196:	bf00      	nop

00409198 <__aeabi_dcmplt>:
  409198:	f84d ed08 	str.w	lr, [sp, #-8]!
  40919c:	f7ff ffea 	bl	409174 <__aeabi_cdcmpeq>
  4091a0:	bf34      	ite	cc
  4091a2:	2001      	movcc	r0, #1
  4091a4:	2000      	movcs	r0, #0
  4091a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4091aa:	bf00      	nop

004091ac <__aeabi_dcmple>:
  4091ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4091b0:	f7ff ffe0 	bl	409174 <__aeabi_cdcmpeq>
  4091b4:	bf94      	ite	ls
  4091b6:	2001      	movls	r0, #1
  4091b8:	2000      	movhi	r0, #0
  4091ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4091be:	bf00      	nop

004091c0 <__aeabi_dcmpge>:
  4091c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4091c4:	f7ff ffce 	bl	409164 <__aeabi_cdrcmple>
  4091c8:	bf94      	ite	ls
  4091ca:	2001      	movls	r0, #1
  4091cc:	2000      	movhi	r0, #0
  4091ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4091d2:	bf00      	nop

004091d4 <__aeabi_dcmpgt>:
  4091d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4091d8:	f7ff ffc4 	bl	409164 <__aeabi_cdrcmple>
  4091dc:	bf34      	ite	cc
  4091de:	2001      	movcc	r0, #1
  4091e0:	2000      	movcs	r0, #0
  4091e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4091e6:	bf00      	nop

004091e8 <__aeabi_dcmpun>:
  4091e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4091ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4091f0:	d102      	bne.n	4091f8 <__aeabi_dcmpun+0x10>
  4091f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4091f6:	d10a      	bne.n	40920e <__aeabi_dcmpun+0x26>
  4091f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4091fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409200:	d102      	bne.n	409208 <__aeabi_dcmpun+0x20>
  409202:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  409206:	d102      	bne.n	40920e <__aeabi_dcmpun+0x26>
  409208:	f04f 0000 	mov.w	r0, #0
  40920c:	4770      	bx	lr
  40920e:	f04f 0001 	mov.w	r0, #1
  409212:	4770      	bx	lr

00409214 <__aeabi_d2iz>:
  409214:	ea4f 0241 	mov.w	r2, r1, lsl #1
  409218:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40921c:	d215      	bcs.n	40924a <__aeabi_d2iz+0x36>
  40921e:	d511      	bpl.n	409244 <__aeabi_d2iz+0x30>
  409220:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  409224:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  409228:	d912      	bls.n	409250 <__aeabi_d2iz+0x3c>
  40922a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40922e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  409232:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  409236:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40923a:	fa23 f002 	lsr.w	r0, r3, r2
  40923e:	bf18      	it	ne
  409240:	4240      	negne	r0, r0
  409242:	4770      	bx	lr
  409244:	f04f 0000 	mov.w	r0, #0
  409248:	4770      	bx	lr
  40924a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40924e:	d105      	bne.n	40925c <__aeabi_d2iz+0x48>
  409250:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  409254:	bf08      	it	eq
  409256:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40925a:	4770      	bx	lr
  40925c:	f04f 0000 	mov.w	r0, #0
  409260:	4770      	bx	lr
  409262:	bf00      	nop
  409264:	49203a45 	.word	0x49203a45
  409268:	20504d43 	.word	0x20504d43
  40926c:	646e6553 	.word	0x646e6553
  409270:	30202d20 	.word	0x30202d20
  409274:	0a782578 	.word	0x0a782578
  409278:	0000000d 	.word	0x0000000d
  40927c:	4d202d2d 	.word	0x4d202d2d
  409280:	25204341 	.word	0x25204341
  409284:	78253a78 	.word	0x78253a78
  409288:	3a78253a 	.word	0x3a78253a
  40928c:	253a7825 	.word	0x253a7825
  409290:	78253a78 	.word	0x78253a78
  409294:	00000d0a 	.word	0x00000d0a
  409298:	41203a45 	.word	0x41203a45
  40929c:	53205052 	.word	0x53205052
  4092a0:	20646e65 	.word	0x20646e65
  4092a4:	7830202d 	.word	0x7830202d
  4092a8:	0d0a7825 	.word	0x0d0a7825
  4092ac:	00000000 	.word	0x00000000
  4092b0:	20594850 	.word	0x20594850
  4092b4:	74696e49 	.word	0x74696e49
  4092b8:	696c6169 	.word	0x696c6169
  4092bc:	4520657a 	.word	0x4520657a
  4092c0:	524f5252 	.word	0x524f5252
  4092c4:	00000d21 	.word	0x00000d21
  4092c8:	6f747541 	.word	0x6f747541
  4092cc:	67654e20 	.word	0x67654e20
  4092d0:	6169746f 	.word	0x6169746f
  4092d4:	45206574 	.word	0x45206574
  4092d8:	524f5252 	.word	0x524f5252
  4092dc:	00000d21 	.word	0x00000d21
  4092e0:	20746553 	.word	0x20746553
  4092e4:	6b6e696c 	.word	0x6b6e696c
  4092e8:	52524520 	.word	0x52524520
  4092ec:	0d21524f 	.word	0x0d21524f
  4092f0:	00000000 	.word	0x00000000
  4092f4:	00007350 	.word	0x00007350
  4092f8:	20495053 	.word	0x20495053
  4092fc:	65657053 	.word	0x65657053
  409300:	3d200964 	.word	0x3d200964
  409304:	646c2520 	.word	0x646c2520
  409308:	7a484d20 	.word	0x7a484d20
  40930c:	00000a0d 	.word	0x00000a0d
  409310:	54415453 	.word	0x54415453
  409314:	09095355 	.word	0x09095355
  409318:	30203d20 	.word	0x30203d20
  40931c:	32302578 	.word	0x32302578
  409320:	58522078 	.word	0x58522078
  409324:	3d52445f 	.word	0x3d52445f
  409328:	54207825 	.word	0x54207825
  40932c:	53445f58 	.word	0x53445f58
  409330:	2078253d 	.word	0x2078253d
  409334:	5f58414d 	.word	0x5f58414d
  409338:	253d5452 	.word	0x253d5452
  40933c:	58522078 	.word	0x58522078
  409340:	4e5f505f 	.word	0x4e5f505f
  409344:	78253d4f 	.word	0x78253d4f
  409348:	5f585420 	.word	0x5f585420
  40934c:	4c4c5546 	.word	0x4c4c5546
  409350:	0d78253d 	.word	0x0d78253d
  409354:	0000000a 	.word	0x0000000a
  409358:	415f5852 	.word	0x415f5852
  40935c:	5f524444 	.word	0x5f524444
  409360:	312d3050 	.word	0x312d3050
  409364:	00000000 	.word	0x00000000
  409368:	415f5852 	.word	0x415f5852
  40936c:	5f524444 	.word	0x5f524444
  409370:	352d3250 	.word	0x352d3250
  409374:	00000000 	.word	0x00000000
  409378:	415f5854 	.word	0x415f5854
  40937c:	09524444 	.word	0x09524444
  409380:	00000000 	.word	0x00000000
  409384:	505f5852 	.word	0x505f5852
  409388:	30505f57 	.word	0x30505f57
  40938c:	0000352d 	.word	0x0000352d
  409390:	55544553 	.word	0x55544553
  409394:	57415f50 	.word	0x57415f50
  409398:	00000000 	.word	0x00000000
  40939c:	415f4e45 	.word	0x415f4e45
  4093a0:	00000941 	.word	0x00000941
  4093a4:	525f4e45 	.word	0x525f4e45
  4093a8:	44444158 	.word	0x44444158
  4093ac:	00000052 	.word	0x00000052
  4093b0:	435f4652 	.word	0x435f4652
  4093b4:	00000948 	.word	0x00000948
  4093b8:	535f4652 	.word	0x535f4652
  4093bc:	50555445 	.word	0x50555445
  4093c0:	00000000 	.word	0x00000000
  4093c4:	464e4f43 	.word	0x464e4f43
  4093c8:	00094749 	.word	0x00094749
  4093cc:	504e5944 	.word	0x504e5944
  4093d0:	45462f44 	.word	0x45462f44
  4093d4:	52555441 	.word	0x52555441
  4093d8:	00000045 	.word	0x00000045
  4093dc:	61746144 	.word	0x61746144
  4093e0:	74615220 	.word	0x74615220
  4093e4:	3d200965 	.word	0x3d200965
  4093e8:	0d732520 	.word	0x0d732520
  4093ec:	0000000a 	.word	0x0000000a
  4093f0:	65646f4d 	.word	0x65646f4d
  4093f4:	2009096c 	.word	0x2009096c
  4093f8:	7325203d 	.word	0x7325203d
  4093fc:	00000a0d 	.word	0x00000a0d
  409400:	20435243 	.word	0x20435243
  409404:	676e654c 	.word	0x676e654c
  409408:	20096874 	.word	0x20096874
  40940c:	7325203d 	.word	0x7325203d
  409410:	00000a0d 	.word	0x00000a0d
  409414:	50204150 	.word	0x50204150
  409418:	7265776f 	.word	0x7265776f
  40941c:	203d2009 	.word	0x203d2009
  409420:	0a0d7325 	.word	0x0a0d7325
  409424:	00000000 	.word	0x00000000
  409428:	00097325 	.word	0x00097325
  40942c:	00783020 	.word	0x00783020
  409430:	78323025 	.word	0x78323025
  409434:	00000000 	.word	0x00000000
  409438:	25783020 	.word	0x25783020
  40943c:	00783230 	.word	0x00783230

00409440 <rf24_crclength_e_str_0>:
  409440:	61736944 64656c62 00000000              Disabled....

0040944c <rf24_crclength_e_str_1>:
  40944c:	69622038 00007374                       8 bits..

00409454 <rf24_crclength_e_str_2>:
  409454:	62203631 00737469                       16 bits.

0040945c <rf24_crclength_e_str_P>:
  40945c:	00409440 0040944c 00409454              @.@.L.@.T.@.

00409468 <rf24_datarate_e_str_0>:
  409468:	50424d31 00000053                       1MBPS...

00409470 <rf24_datarate_e_str_1>:
  409470:	50424d32 00000053                       2MBPS...

00409478 <rf24_datarate_e_str_2>:
  409478:	4b303532 00535042                       250KBPS.

00409480 <rf24_datarate_e_str_P>:
  409480:	00409468 00409470 00409478              h.@.p.@.x.@.

0040948c <rf24_model_e_str_1>:
  40948c:	3246526e 31304c34 0000002b              nRF24L01+...

00409498 <rf24_pa_dbm_e_str_0>:
  409498:	4d5f4150 00004e49                       PA_MIN..

004094a0 <rf24_pa_dbm_e_str_1>:
  4094a0:	4c5f4150 0000574f                       PA_LOW..

004094a8 <rf24_pa_dbm_e_str_2>:
  4094a8:	485f4150 00484749                       PA_HIGH.

004094b0 <rf24_pa_dbm_e_str_3>:
  4094b0:	4d5f4150 00005841                       PA_MAX..

004094b8 <rf24_pa_dbm_e_str_P>:
  4094b8:	00409498 004094a0 004094a8 004094b0     ..@...@...@...@.
  4094c8:	74746553 20676e69 20495053 636f6c63     Setting SPI cloc
  4094d8:	6c25206b 7a482075 00000d0a 202d492d     k %lu Hz....-I- 
  4094e8:	74696e49 696c6169 5320657a 61204950     Initialize SPI a
  4094f8:	616d2073 72657473 0000000d 2d747241     s master....Art-
  409508:	0074654e 00000000 746e6f43 206c6f72     Net.....Control 
  409518:	65646f6e 00000000 65746e49 74636172     node....Interact
  409528:	20657669 74737953 4d206d65 65747361     ive System Maste
  409538:	6f432072 6f72746e 6f4e206c 28206564     r Control Node (
  409548:	52202963 6962626f 6d532065 73746465     c) Robbie Smedts
  409558:	00000000 6e206925 6f204652 75707475     ....%i nRF outpu
  409568:	6e752074 72657669 61206573 76697463     t universe activ
  409578:	00002e65 44203a4d 0a0d584d 00000000     e...M: DMX......
  409588:	41203a4d 6f507472 0a0d6c6c 00000000     M: ArtPoll......
  409598:	203d3d3d 61666544 20746c75 6b705f77     === Default w_pk
  4095a8:	6f665f74 74616d72 7830203d 3d3d5825     t_format= 0x%X==
  4095b8:	000d0a3d 41203a4d 65726464 75207373     =...M: Address u
  4095c8:	6163696e 0a0d7473 00000000              nicast......

004095d4 <listeningPipes>:
  4095d4:	3a3a3aa1 3a3a3ab1 3a3a3ac1 3a3a3ad1     .:::.:::.:::.:::
  4095e4:	3a3a3ae1 3a3a3a0a 4d202d2d 65747361     .:::.:::-- Maste
  4095f4:	646f4e72 65525f65 312d3076 0d2d2d20     rNode_Rev0-1 --.
  409604:	202d2d0a 454d4153 582d3037 20444c50     .-- SAME70-XPLD 
  409614:	0a0d2d2d 43202d2d 69706d6f 3a64656c     --..-- Compiled:
  409624:	72704120 20323220 31323032 3a393120      Apr 22 2021 19:
  409634:	333a3234 2d2d2035 0000000d 49202d2d     42:35 --....-- I
  409644:	25202050 64252e64 2e64252e 0d0a6425     P  %d.%d.%d.%d..
  409654:	00000000 6b6e696c 74656420 65746365     ....link detecte
  409664:	00000d64 65646f4e 20642520 5348207c     d...Node %d | HS
  409674:	64252056 6425202c 6425202c 00000a0d     V %d, %d, %d....
  409684:	6e617274 73696d73 6e6f6973 69616620     transmission fai
  409694:	0a64656c 0000000d 61736964 20656c62     led.....disable 
  4096a4:	736e6573 6e20726f 2065646f 0a0d6425     sensor node %d..
  4096b4:	00000000 736e6553 6120726f 76697463     ....Sensor activ
  4096c4:	75685f65 6f6e2065 25206564 000a0d64     e_hue node %d...
  4096d4:	736e6553 6120726f 76697463 61735f65     Sensor active_sa
  4096e4:	6f6e2074 25206564 000a0d64 41203a45     t node %d...E: A
  4096f4:	6f507472 65526c6c 20796c70 20746f6e     rtPollReply not 
  409704:	646e6573 00000000 41203a4d 6f507472     send....M: ArtPo
  409714:	65526c6c 20796c70 646e6573 00000a0d     llReply send....

00409724 <_global_impure_ptr>:
  409724:	20400040 00464e49 00666e69 004e414e     @.@ INF.inf.NAN.
  409734:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  409744:	46454443 00000000 33323130 37363534     CDEF....01234567
  409754:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  409764:	0000296c 00000030                       l)..0...

0040976c <blanks.7223>:
  40976c:	20202020 20202020 20202020 20202020                     

0040977c <zeroes.7224>:
  40977c:	30303030 30303030 30303030 30303030     0000000000000000

0040978c <blanks.7217>:
  40978c:	20202020 20202020 20202020 20202020                     

0040979c <zeroes.7218>:
  40979c:	30303030 30303030 30303030 30303030     0000000000000000
  4097ac:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4097bc:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  4097cc:	00000000                                ....

004097d0 <__mprec_bigtens>:
  4097d0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4097e0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4097f0:	7f73bf3c 75154fdd                       <.s..O.u

004097f8 <__mprec_tens>:
  4097f8:	00000000 3ff00000 00000000 40240000     .......?......$@
  409808:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  409818:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  409828:	00000000 412e8480 00000000 416312d0     .......A......cA
  409838:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  409848:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  409858:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  409868:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  409878:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  409888:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  409898:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4098a8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4098b8:	79d99db4 44ea7843                       ...yCx.D

004098c0 <p05.6055>:
  4098c0:	00000005 00000019 0000007d              ........}...

004098cc <_ctype_>:
  4098cc:	20202000 20202020 28282020 20282828     .         ((((( 
  4098dc:	20202020 20202020 20202020 20202020                     
  4098ec:	10108820 10101010 10101010 10101010      ...............
  4098fc:	04040410 04040404 10040404 10101010     ................
  40990c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40991c:	01010101 01010101 01010101 10101010     ................
  40992c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40993c:	02020202 02020202 02020202 10101010     ................
  40994c:	00000020 00000000 00000000 00000000      ...............
	...

004099d0 <_init>:
  4099d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4099d2:	bf00      	nop
  4099d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4099d6:	bc08      	pop	{r3}
  4099d8:	469e      	mov	lr, r3
  4099da:	4770      	bx	lr

004099dc <__init_array_start>:
  4099dc:	00405915 	.word	0x00405915

004099e0 <__frame_dummy_init_array_entry>:
  4099e0:	0040018d                                ..@.

004099e4 <_fini>:
  4099e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4099e6:	bf00      	nop
  4099e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4099ea:	bc08      	pop	{r3}
  4099ec:	469e      	mov	lr, r3
  4099ee:	4770      	bx	lr

004099f0 <__fini_array_start>:
  4099f0:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <gs_uc_ip_address>:
2040000c:	0202 0b02                                   ....

20400010 <gs_uc_mac_address>:
20400010:	0400 1c25 02a0                              ..%...

20400016 <payload_size>:
20400016:	0020                                         .

20400018 <gs_ul_spi_clock>:
20400018:	4b40 004c                                   @KL.

2040001c <g_interrupt_enabled>:
2040001c:	0001 0000                                   ....

20400020 <SystemCoreClock>:
20400020:	0900 003d                                   ..=.

20400024 <factory_broadcastIp>:
20400024:	ff02 ffff                                   ....

20400028 <factory_gateway>:
20400028:	0202 fe02                                   ....

2040002c <factory_localIp>:
2040002c:	0202 0b02                                   ....

20400030 <factory_mac>:
20400030:	0400 1c25 02a0 0000                         ..%.....

20400038 <factory_subnetMask>:
20400038:	00ff 0000                                   ....

2040003c <_impure_ptr>:
2040003c:	0040 2040                                   @.@ 

20400040 <impure_data>:
20400040:	0000 0000 032c 2040 0394 2040 03fc 2040     ....,.@ ..@ ..@ 
	...
204000e8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000f8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400468 <__atexit_recursive_mutex>:
20400468:	84ec 2040                                   ..@ 

2040046c <__global_locale>:
2040046c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040048c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040050c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040052c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040054c:	864d 0040 78a9 0040 0000 0000 98cc 0040     M.@..x@.......@.
2040055c:	97c8 0040 9380 0040 9380 0040 9380 0040     ..@...@...@...@.
2040056c:	9380 0040 9380 0040 9380 0040 9380 0040     ..@...@...@...@.
2040057c:	9380 0040 9380 0040 ffff ffff ffff ffff     ..@...@.........
2040058c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204005b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005d8 <__malloc_av_>:
	...
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 
20400860:	0858 2040 0858 2040 0860 2040 0860 2040     X.@ X.@ `.@ `.@ 
20400870:	0868 2040 0868 2040 0870 2040 0870 2040     h.@ h.@ p.@ p.@ 
20400880:	0878 2040 0878 2040 0880 2040 0880 2040     x.@ x.@ ..@ ..@ 
20400890:	0888 2040 0888 2040 0890 2040 0890 2040     ..@ ..@ ..@ ..@ 
204008a0:	0898 2040 0898 2040 08a0 2040 08a0 2040     ..@ ..@ ..@ ..@ 
204008b0:	08a8 2040 08a8 2040 08b0 2040 08b0 2040     ..@ ..@ ..@ ..@ 
204008c0:	08b8 2040 08b8 2040 08c0 2040 08c0 2040     ..@ ..@ ..@ ..@ 
204008d0:	08c8 2040 08c8 2040 08d0 2040 08d0 2040     ..@ ..@ ..@ ..@ 
204008e0:	08d8 2040 08d8 2040 08e0 2040 08e0 2040     ..@ ..@ ..@ ..@ 
204008f0:	08e8 2040 08e8 2040 08f0 2040 08f0 2040     ..@ ..@ ..@ ..@ 
20400900:	08f8 2040 08f8 2040 0900 2040 0900 2040     ..@ ..@ ..@ ..@ 
20400910:	0908 2040 0908 2040 0910 2040 0910 2040     ..@ ..@ ..@ ..@ 
20400920:	0918 2040 0918 2040 0920 2040 0920 2040     ..@ ..@  .@  .@ 
20400930:	0928 2040 0928 2040 0930 2040 0930 2040     (.@ (.@ 0.@ 0.@ 
20400940:	0938 2040 0938 2040 0940 2040 0940 2040     8.@ 8.@ @.@ @.@ 
20400950:	0948 2040 0948 2040 0950 2040 0950 2040     H.@ H.@ P.@ P.@ 
20400960:	0958 2040 0958 2040 0960 2040 0960 2040     X.@ X.@ `.@ `.@ 
20400970:	0968 2040 0968 2040 0970 2040 0970 2040     h.@ h.@ p.@ p.@ 
20400980:	0978 2040 0978 2040 0980 2040 0980 2040     x.@ x.@ ..@ ..@ 
20400990:	0988 2040 0988 2040 0990 2040 0990 2040     ..@ ..@ ..@ ..@ 
204009a0:	0998 2040 0998 2040 09a0 2040 09a0 2040     ..@ ..@ ..@ ..@ 
204009b0:	09a8 2040 09a8 2040 09b0 2040 09b0 2040     ..@ ..@ ..@ ..@ 
204009c0:	09b8 2040 09b8 2040 09c0 2040 09c0 2040     ..@ ..@ ..@ ..@ 
204009d0:	09c8 2040 09c8 2040 09d0 2040 09d0 2040     ..@ ..@ ..@ ..@ 

204009e0 <__malloc_sbrk_base>:
204009e0:	ffff ffff                                   ....

204009e4 <__malloc_trim_threshold>:
204009e4:	0000 0002                                   ....
