INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sumit/Desktop/risc_v/cordic_processor_final/cordic_processor_final.srcs/sources_1/new/cordic_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sumit/Desktop/risc_v/cordic_processor_final/cordic_processor_final.srcs/sim_1/new/cordic_final_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_final_tb
