\BOOKMARK [0][-]{chapter.1}{Pentium IV adder}{}% 1
\BOOKMARK [1][-]{section.1.1}{Introduction}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Library logic gates}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Important assumptions in the design}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{Pentium IV adder design}{chapter.1}% 5
\BOOKMARK [2][-]{subsection.1.4.1}{Carry-select sum generator design}{section.1.4}% 6
\BOOKMARK [2][-]{subsection.1.4.2}{Carry-merge sparse tree}{section.1.4}% 7
\BOOKMARK [2][-]{subsection.1.4.3}{Pentium IV adder}{section.1.4}% 8
\BOOKMARK [1][-]{section.1.5}{Matlab implementation}{chapter.1}% 9
\BOOKMARK [1][-]{section.1.6}{Results}{chapter.1}% 10
\BOOKMARK [0][-]{chapter.2}{Pipelined Wallace tree}{}% 11
\BOOKMARK [1][-]{section.2.1}{Introduction}{chapter.2}% 12
\BOOKMARK [1][-]{section.2.2}{Theoretical analysis}{chapter.2}% 13
\BOOKMARK [2][-]{subsection.2.2.1}{Wallace tree design}{section.2.2}% 14
\BOOKMARK [2][-]{subsection.2.2.2}{Occupied Area}{section.2.2}% 15
\BOOKMARK [2][-]{subsection.2.2.3}{Power consumption}{section.2.2}% 16
\BOOKMARK [2][-]{subsection.2.2.4}{Timing analysis}{section.2.2}% 17
\BOOKMARK [1][-]{section.2.3}{MATLAB implementation}{chapter.2}% 18
\BOOKMARK [2][-]{subsection.2.3.1}{Function}{section.2.3}% 19
\BOOKMARK [2][-]{subsection.2.3.2}{Script}{section.2.3}% 20
\BOOKMARK [2][-]{subsection.2.3.3}{Automatic Generation of FidoCadJ drawing}{section.2.3}% 21
\BOOKMARK [2][-]{subsection.2.3.4}{Automatic Generation of VHDL code}{section.2.3}% 22
\BOOKMARK [1][-]{section.2.4}{Results}{chapter.2}% 23
\BOOKMARK [2][-]{subsection.2.4.1}{Area}{section.2.4}% 24
\BOOKMARK [2][-]{subsection.2.4.2}{Delay}{section.2.4}% 25
\BOOKMARK [2][-]{subsection.2.4.3}{Static power}{section.2.4}% 26
\BOOKMARK [2][-]{subsection.2.4.4}{Dynamic power}{section.2.4}% 27
\BOOKMARK [2][-]{subsection.2.4.5}{Different pipeline percentages comparison}{section.2.4}% 28
\BOOKMARK [2][-]{subsection.2.4.6}{VHDL}{section.2.4}% 29
\BOOKMARK [1][-]{section.2.5}{Conclusions}{chapter.2}% 30
\BOOKMARK [0][-]{chapter.3}{A Dynamic CMOS Survey}{}% 31
\BOOKMARK [1][-]{section.3.1}{General aspects}{chapter.3}% 32
\BOOKMARK [1][-]{section.3.2}{Domino design techniques}{chapter.3}% 33
\BOOKMARK [1][-]{section.3.3}{Dual Rail Domino Logic}{chapter.3}% 34
\BOOKMARK [1][-]{section.3.4}{Technology scaling comparison}{chapter.3}% 35
\BOOKMARK [1][-]{section.3.5}{Final Considerations}{chapter.3}% 36
