Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/02_SDK2/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 06c0f64d1d5d4b399d3b006799fd5210 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'sda' [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_tb.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/key_proc.v" Line 1. Module key_proc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/key_ctrl.v" Line 1. Module key_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/smg_proc.v" Line 1. Module smg_proc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/smg_ctrl.v" Line 1. Module smg_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/e2prom.v" Line 1. Module e2prom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/i2c.v" Line 1. Module i2c_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tim_proc
Compiling module xil_defaultlib.key_ctrl
Compiling module xil_defaultlib.key_proc
Compiling module xil_defaultlib.smg_ctrl
Compiling module xil_defaultlib.smg_proc
Compiling module xil_defaultlib.i2c_default
Compiling module xil_defaultlib.e2prom
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
