// Seed: 2513945367
module module_0 (
    output wand id_0,
    input  tri0 id_1,
    input  wor  id_2,
    input  tri0 id_3
);
  uwire id_5;
  assign id_5 = -1;
  wire id_6, id_7;
  logic id_8 = -1'd0;
endmodule
module module_1 #(
    parameter id_1 = 32'd5
) (
    input  tri1 id_0,
    input  tri0 _id_1,
    output tri1 id_2,
    input  wand id_3
);
  wire [1 'b0 : id_1] id_5;
  parameter id_6 = ~1 - -1;
  wire id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_0
  );
endmodule
module module_2 (
    output uwire id_0,
    input  tri0  id_1,
    output tri   id_2,
    input  tri0  id_3,
    output tri   id_4
);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
