#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jun  3 09:07:33 2025
# Process ID: 24032
# Current directory: D:/FPGA/PE_array/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22720 D:\FPGA\PE_array\project_1\project_1.xpr
# Log file: D:/FPGA/PE_array/project_1/vivado.log
# Journal file: D:/FPGA/PE_array/project_1\vivado.jou
# Running On: DESKTOP-HEQPM12, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34128 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/PE_array/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1589.527 ; gain = 220.188
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CONFIG_SIZE' [D:/FPGA/PE_array/PE.v:5]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DATA_BITS' [D:/FPGA/PE_array/PE.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CONFIG_SIZE' [D:/FPGA/PE_array/PE.v:5]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DATA_BITS' [D:/FPGA/PE_array/PE.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CONFIG_SIZE' [D:/FPGA/PE_array/PE.v:5]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DATA_BITS' [D:/FPGA/PE_array/PE.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CONFIG_SIZE' [D:/FPGA/PE_array/PE.v:5]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DATA_BITS' [D:/FPGA/PE_array/PE.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CONFIG_SIZE' [D:/FPGA/PE_array/PE.v:5]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DATA_BITS' [D:/FPGA/PE_array/PE.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CONFIG_SIZE' [D:/FPGA/PE_array/PE.v:5]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DATA_BITS' [D:/FPGA/PE_array/PE.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CONFIG_SIZE' [D:/FPGA/PE_array/PE.v:5]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DATA_BITS' [D:/FPGA/PE_array/PE.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CONFIG_SIZE' [D:/FPGA/PE_array/PE.v:5]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DATA_BITS' [D:/FPGA/PE_array/PE.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CONFIG_SIZE' [D:/FPGA/PE_array/PE.v:5]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DATA_BITS' [D:/FPGA/PE_array/PE.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CONFIG_SIZE' [D:/FPGA/PE_array/PE.v:5]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'DATA_BITS' [D:/FPGA/PE_array/PE.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:182]
update_module_reference design_1_PE_array_0_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [d:/FPGA/PE_array/PE_array.v:182]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'd:/FPGA/PE_array/PE_array.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'd:/FPGA/PE_array/PE_array.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'PE_array'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference design_1_PE_array_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:PE_array:1.0 - PE_array_0
Adding component instance block -- xilinx.com:module_ref:Controller:1.0 - Controller_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_5
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_6
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_7
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_8
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_9
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_10
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_11
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_12
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_13
Successfully read diagram <design_1> from block design file <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1764.684 ; gain = 122.445
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1764.684 ; gain = 122.445
set_property is_enabled false [get_files  D:/FPGA/PE_array/PE_array.v]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/FPGA/PE_array/PE_array.v]
update_compile_order -fileset sources_1
update_module_reference design_1_PE_array_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_PE_array_0_1 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2038.965 ; gain = 274.281
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
[Tue Jun  3 09:14:09 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f7b1faeeef955889 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/7/f7b1faeeef955889/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/7/f7b1faeeef955889/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/7/f7b1faeeef955889/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/7/f7b1faeeef955889/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/7/f7b1faeeef955889/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = f7b1faeeef955889; cache size = 65.146 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 65.146 MB.
[Tue Jun  3 09:15:06 2025] Launched design_1_PE_array_0_1_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_PE_array_0_1_synth_1/runme.log
[Tue Jun  3 09:15:06 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.500 ; gain = 0.000
regenerate_bd_layout
launch_runs impl_1 -jobs 16
[Tue Jun  3 09:18:16 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 09:21:29 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_Controller_1_0 design_1_PE_array_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2086.273 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c32a5a19bc4bcb5c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_1, cache-ID = c32a5a19bc4bcb5c; cache size = 83.575 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 83.575 MB.
[Tue Jun  3 09:27:07 2025] Launched design_1_Controller_1_0_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_1_0_synth_1/runme.log
[Tue Jun  3 09:27:08 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.211 ; gain = 42.938
launch_runs impl_1 -jobs 16
[Tue Jun  3 09:29:06 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 09:32:28 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Vivado/2023.2/data/embeddedsw) loading 2 seconds
write_hw_platform: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2267.836 ; gain = 138.625
update_module_reference design_1_PE_array_0_1 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/PE_array.v] -no_script -reset -force -quiet
remove_files  D:/FPGA/PE_array/PE_array.v
update_compile_order -fileset sources_1
add_files -norecurse D:/FPGA/PE_array/PE_array.v
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference design_1_PE_array_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_PE_array_0_1 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2267.836 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 27ca5c9fcbdb7792 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 27ca5c9fcbdb7792; cache size = 83.727 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c32a5a19bc4bcb5c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_1, cache-ID = c32a5a19bc4bcb5c; cache size = 83.727 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 83.727 MB.
[Tue Jun  3 09:45:37 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Jun  3 09:46:43 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 09:49:46 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
update_module_reference design_1_PE_array_0_1 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
set_property source_mgmt_mode DisplayOnly [current_project]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
update_module_reference design_1_PE_array_0_1
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name PE_array Try changing the compile order from manual to automatic. 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
set_property top PE_array [current_fileset]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
ERROR: [BD 5-373] This block /PE_array_0 is associated with a 'Unknown' type reference module. Cannot invoke 'Refresh Module' on it. Only RTL type reference-modules are supported in this release.
ERROR: [BD 5-373] This block /Controller_1 is associated with a 'Unknown' type reference module. Cannot invoke 'Refresh Module' on it. Only RTL type reference-modules are supported in this release.
ERROR: [BD 5-373] This block /PE_array_0 is associated with a 'Unknown' type reference module. Cannot invoke 'Refresh Module' on it. Only RTL type reference-modules are supported in this release.
ERROR: [BD 5-373] This block /Controller_1 is associated with a 'Unknown' type reference module. Cannot invoke 'Refresh Module' on it. Only RTL type reference-modules are supported in this release.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
ERROR: [BD 5-373] This block /PE_array_0 is associated with a 'Unknown' type reference module. Cannot invoke 'Refresh Module' on it. Only RTL type reference-modules are supported in this release.
ERROR: [BD 5-373] This block /PE_array_0 is associated with a 'Unknown' type reference module. Cannot invoke 'Refresh Module' on it. Only RTL type reference-modules are supported in this release.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/PE_array.v] -no_script -reset -force -quiet
remove_files  D:/FPGA/PE_array/PE_array.v
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
add_files -norecurse D:/FPGA/PE_array/PE_array.v
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
ERROR: [BD 5-373] This block /PE_array_0 is associated with a 'Unknown' type reference module. Cannot invoke 'Refresh Module' on it. Only RTL type reference-modules are supported in this release.
ERROR: [BD 5-373] This block /PE_array_0 is associated with a 'Unknown' type reference module. Cannot invoke 'Refresh Module' on it. Only RTL type reference-modules are supported in this release.
ERROR: [BD 5-373] This block /Controller_1 is associated with a 'Unknown' type reference module. Cannot invoke 'Refresh Module' on it. Only RTL type reference-modules are supported in this release.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_module_reference design_1_PE_array_0_1 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2341.012 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 27ca5c9fcbdb7792 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 27ca5c9fcbdb7792; cache size = 83.727 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c32a5a19bc4bcb5c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_1, cache-ID = c32a5a19bc4bcb5c; cache size = 83.727 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 83.727 MB.
[Tue Jun  3 10:03:57 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Jun  3 10:04:58 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 10:08:00 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'genvar' [D:/FPGA/PE_array/GON/GON_Bus.v:35]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'genvar' [D:/FPGA/PE_array/GON/GON_Bus.v:35]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'genvar' [D:/FPGA/PE_array/GON/GON_Bus.v:35]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'genvar' [D:/FPGA/PE_array/GON/GON_Bus.v:35]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'genvar' [D:/FPGA/PE_array/GON/GON_Bus.v:35]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/GON/GON_Bus.v:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/GON/GON_Bus.v:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'genvar' [D:/FPGA/PE_array/GON/GON_Bus.v:36]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/GON/GON_Bus.v:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/GON/GON_Bus.v:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/GON/GON_Bus.v:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/GON/GON_Bus.v:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/GON/GON_Bus.v:33]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'genvar' [D:/FPGA/PE_array/GON/GON_Bus.v:36]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/GON/GON.v:70]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/GON/GON.v:70]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/GON/GON.v:70]
update_module_reference design_1_Controller_1_0 design_1_PE_array_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_Controller_1_0 design_1_PE_array_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2385.934 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
ERROR: [Common 17-180] Spawn failed: No error
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 27ca5c9fcbdb7792 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 27ca5c9fcbdb7792; cache size = 83.727 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c32a5a19bc4bcb5c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_1, cache-ID = c32a5a19bc4bcb5c; cache size = 83.727 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 83.727 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 16
[Tue Jun  3 11:26:15 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Jun  3 11:28:16 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 11:31:34 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
delete_bd_objs [get_bd_nets Controller_1_set_XID] [get_bd_nets Controller_1_ipsum_XID_scan_in] [get_bd_nets Controller_1_filter_YID_scan_in] [get_bd_nets Controller_1_filter_tag_X] [get_bd_nets Controller_1_ipsum_tag_Y] [get_bd_nets Controller_1_opsum_tag_Y] [get_bd_nets PE_array_0_GLB_ifmap_ready] [get_bd_nets PE_array_0_debug2] [get_bd_nets PE_array_0_debug5] [get_bd_nets Controller_1_ipsum_tag_X] [get_bd_nets Controller_1_filter_XID_scan_in] [get_bd_nets Controller_1_set_LN] [get_bd_nets PE_array_0_debug3] [get_bd_nets Controller_1_filter_tag_Y] [get_bd_nets Controller_1_GLB_ifmap_valid] [get_bd_nets PE_array_0_GLB_data_out] [get_bd_nets Controller_1_GLB_ipsum_valid] [get_bd_nets PE_array_0_GLB_ipsum_ready] [get_bd_nets PE_array_0_debug0] [get_bd_nets Controller_1_ifmap_XID_scan_in] [get_bd_nets Controller_1_set_YID] [get_bd_nets Controller_1_ifmap_YID_scan_in] [get_bd_nets Controller_1_LN_config_in] [get_bd_nets Controller_1_PE_config] [get_bd_nets PE_array_0_debug1] [get_bd_nets PE_array_0_debug4] [get_bd_nets PE_array_0_debug6] [get_bd_nets Controller_1_opsum_XID_scan_in] [get_bd_nets Controller_1_ipsum_YID_scan_in] [get_bd_nets Controller_1_opsum_YID_scan_in] [get_bd_nets Controller_1_PE_en] [get_bd_nets Controller_1_ifmap_tag_X] [get_bd_nets Controller_1_GLB_opsum_ready] [get_bd_nets Controller_1_ifmap_tag_Y] [get_bd_nets Controller_1_GLB_data_in] [get_bd_nets Controller_1_opsum_tag_X] [get_bd_nets PE_array_0_GLB_opsum_valid] [get_bd_nets Controller_1_GLB_filter_valid] [get_bd_nets PE_array_0_GLB_filter_ready] [get_bd_nets PE_array_0_debug7] [get_bd_cells PE_array_0]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_bd_cell -type module -reference PE_array PE_array_0
set_property location {5 2247 1034} [get_bd_cells PE_array_0]
set_property location {5 2220 992} [get_bd_cells PE_array_0]
set_property location {5 2220 996} [get_bd_cells PE_array_0]
set_property location {5 2218 1004} [get_bd_cells PE_array_0]
set_property location {5 2221 1019} [get_bd_cells PE_array_0]
set_property location {5 2215 998} [get_bd_cells PE_array_0]
set_property location {5 2219 998} [get_bd_cells PE_array_0]
set_property location {5 2216 996} [get_bd_cells PE_array_0]
set_property location {5 2216 1003} [get_bd_cells PE_array_0]
set_property location {4 1820 1050} [get_bd_cells Controller_1]
connect_bd_net [get_bd_pins Controller_1/set_XID] [get_bd_pins PE_array_0/set_XID]
connect_bd_net [get_bd_pins Controller_1/ifmap_XID_scan_in] [get_bd_pins PE_array_0/ifmap_XID_scan_in]
connect_bd_net [get_bd_pins Controller_1/filter_XID_scan_in] [get_bd_pins PE_array_0/filter_XID_scan_in]
connect_bd_net [get_bd_pins Controller_1/ipsum_XID_scan_in] [get_bd_pins PE_array_0/ipsum_XID_scan_in]
connect_bd_net [get_bd_pins Controller_1/opsum_XID_scan_in] [get_bd_pins PE_array_0/opsum_XID_scan_in]
connect_bd_net [get_bd_pins Controller_1/set_YID] [get_bd_pins PE_array_0/set_YID]
connect_bd_net [get_bd_pins Controller_1/ifmap_YID_scan_in] [get_bd_pins PE_array_0/ifmap_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/filter_YID_scan_in] [get_bd_pins PE_array_0/filter_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/ipsum_YID_scan_in] [get_bd_pins PE_array_0/ipsum_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/opsum_YID_scan_in] [get_bd_pins PE_array_0/opsum_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/set_LN] [get_bd_pins PE_array_0/set_LN]
connect_bd_net [get_bd_pins Controller_1/LN_config_in] [get_bd_pins PE_array_0/LN_config_in]
connect_bd_net [get_bd_pins Controller_1/PE_en] [get_bd_pins PE_array_0/PE_en]
connect_bd_net [get_bd_pins Controller_1/PE_config] [get_bd_pins PE_array_0/PE_config]
connect_bd_net [get_bd_pins Controller_1/ifmap_tag_X] [get_bd_pins PE_array_0/ifmap_tag_X]
connect_bd_net [get_bd_pins Controller_1/ifmap_tag_Y] [get_bd_pins PE_array_0/ifmap_tag_Y]
connect_bd_net [get_bd_pins Controller_1/filter_tag_X] [get_bd_pins PE_array_0/filter_tag_X]
connect_bd_net [get_bd_pins Controller_1/filter_tag_Y] [get_bd_pins PE_array_0/filter_tag_Y]
connect_bd_net [get_bd_pins Controller_1/ipsum_tag_X] [get_bd_pins PE_array_0/ipsum_tag_X]
connect_bd_net [get_bd_pins Controller_1/ipsum_tag_Y] [get_bd_pins PE_array_0/ipsum_tag_Y]
connect_bd_net [get_bd_pins Controller_1/opsum_tag_X] [get_bd_pins PE_array_0/opsum_tag_X]
connect_bd_net [get_bd_pins Controller_1/opsum_tag_Y] [get_bd_pins PE_array_0/opsum_tag_Y]
connect_bd_net [get_bd_pins Controller_1/GLB_ifmap_valid] [get_bd_pins PE_array_0/GLB_ifmap_valid]
connect_bd_net [get_bd_pins Controller_1/GLB_filter_valid] [get_bd_pins PE_array_0/GLB_filter_valid]
connect_bd_net [get_bd_pins Controller_1/GLB_ipsum_valid] [get_bd_pins PE_array_0/GLB_ipsum_valid]
connect_bd_net [get_bd_pins Controller_1/GLB_data_in] [get_bd_pins PE_array_0/GLB_data_in]
connect_bd_net [get_bd_pins Controller_1/GLB_opsum_ready] [get_bd_pins PE_array_0/GLB_opsum_ready]
connect_bd_net [get_bd_pins PE_array_0/GLB_ifmap_ready] [get_bd_pins Controller_1/GLB_ifmap_ready]
connect_bd_net [get_bd_pins PE_array_0/GLB_filter_ready] [get_bd_pins Controller_1/GLB_filter_ready]
connect_bd_net [get_bd_pins PE_array_0/GLB_opsum_valid] [get_bd_pins Controller_1/GLB_opsum_valid]
connect_bd_net [get_bd_pins PE_array_0/GLB_ipsum_ready] [get_bd_pins Controller_1/GLB_ipsum_ready]
connect_bd_net [get_bd_pins PE_array_0/GLB_data_out] [get_bd_pins Controller_1/GLB_data_out]
connect_bd_net [get_bd_pins PE_array_0/debug0] [get_bd_pins axi_gpio_6/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_6/gpio_io_i> is being overridden by the user with net <PE_array_0_debug0>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug1] [get_bd_pins axi_gpio_7/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_7/gpio_io_i> is being overridden by the user with net <PE_array_0_debug1>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug2] [get_bd_pins axi_gpio_8/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_8/gpio_io_i> is being overridden by the user with net <PE_array_0_debug2>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug3] [get_bd_pins axi_gpio_9/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_9/gpio_io_i> is being overridden by the user with net <PE_array_0_debug3>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug4] [get_bd_pins axi_gpio_10/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_10/gpio_io_i> is being overridden by the user with net <PE_array_0_debug4>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug5] [get_bd_pins axi_gpio_11/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_11/gpio_io_i> is being overridden by the user with net <PE_array_0_debug5>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug6] [get_bd_pins axi_gpio_12/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_12/gpio_io_i> is being overridden by the user with net <PE_array_0_debug6>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug7] [get_bd_pins axi_gpio_13/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_13/gpio_io_i> is being overridden by the user with net <PE_array_0_debug7>. This pin will not be connected as a part of interface connection <GPIO>.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PE_array_0/clk]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c32a5a19bc4bcb5c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = c32a5a19bc4bcb5c; cache size = 83.727 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 83.727 MB.
[Tue Jun  3 11:41:09 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
[Tue Jun  3 11:42:58 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 16
[Tue Jun  3 11:44:13 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 11:47:09 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GIN/GIN_Bus.v:25]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2535.945 ; gain = 0.082
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 27ca5c9fcbdb7792 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 27ca5c9fcbdb7792; cache size = 83.727 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c32a5a19bc4bcb5c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/c/3/c32a5a19bc4bcb5c/design_1_PE_array_0_1_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = c32a5a19bc4bcb5c; cache size = 83.727 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 83.727 MB.
[Tue Jun  3 12:03:44 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Jun  3 12:04:31 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 12:07:52 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:92]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:92]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:92]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:92]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:164]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:164]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:188]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:164]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:140]
update_module_reference design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2588.207 ; gain = 0.230
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 27ca5c9fcbdb7792 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 27ca5c9fcbdb7792; cache size = 83.727 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 83.727 MB.
[Tue Jun  3 12:16:54 2025] Launched design_1_PE_array_0_2_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_PE_array_0_2_synth_1/runme.log
[Tue Jun  3 12:16:54 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/PE_array/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 16
[Tue Jun  3 12:19:35 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Jun  3 12:20:54 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 12:24:07 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
ERROR: [Common 17-69] Command failed: Unable to get BIT file from implementation run. Please ensure implementation has been run all the way through Bitstream generation. Aborting write_hw_platform..
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:116]
update_module_reference design_1_PE_array_0_2
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [d:/FPGA/PE_array/PE_array.v:116]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'd:/FPGA/PE_array/PE_array.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'd:/FPGA/PE_array/PE_array.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'PE_array'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/PE_array.v] -no_script -reset -force -quiet
remove_files  D:/FPGA/PE_array/PE_array.v
add_files -norecurse D:/FPGA/PE_array/PE_array.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:116]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_module_reference design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 27ca5c9fcbdb7792 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 27ca5c9fcbdb7792; cache size = 102.154 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 102.154 MB.
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
[Tue Jun  3 12:35:46 2025] Launched design_1_PE_array_0_2_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_PE_array_0_2_synth_1/runme.log
[Tue Jun  3 12:35:46 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs impl_1 -jobs 16
[Tue Jun  3 12:38:58 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 12:42:15 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:161]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [D:/FPGA/PE_array/PE_array.v:161]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:97]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:99]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:99]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/PE_array.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:99]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/PE_array.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:99]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/PE_array.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:99]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/PE_array.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:99]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/PE_array.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:99]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/PE_array.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:99]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:102]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:102]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:116]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:112]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:112]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:112]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'wire' [D:/FPGA/PE_array/PE_array.v:114]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_module_reference design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_module_reference design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:104]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:104]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:104]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:105]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '}' [D:/FPGA/PE_array/PE_array.v:105]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_module_reference design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/PE_array.v:102]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/PE_array.v:102]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/PE_array.v:102]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/FPGA/PE_array/PE_array.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/PE_array.v:102]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/FPGA/PE_array/PE_array.v:105]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/PE_array.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/PE_array.v:114]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/PE_array.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/PE_array.v:114]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'debug3' [D:/FPGA/PE_array/PE_array.v:111]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/PE_array.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'debug3' [D:/FPGA/PE_array/PE_array.v:111]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/PE_array.v:114]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'debug4' [D:/FPGA/PE_array/PE_array.v:112]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/PE_array.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'debug4' [D:/FPGA/PE_array/PE_array.v:112]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/PE_array.v:114]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/PE_array.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/PE_array.v:114]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/PE_array.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/PE_array.v:114]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/FPGA/PE_array/PE_array.v:126]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/FPGA/PE_array/PE_array.v:126]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/FPGA/PE_array/PE_array.v:126]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [D:/FPGA/PE_array/PE_array.v:126]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_module_reference design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2782.184 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 27ca5c9fcbdb7792 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/2/7/27ca5c9fcbdb7792/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 27ca5c9fcbdb7792; cache size = 120.585 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 120.585 MB.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
[Tue Jun  3 14:53:44 2025] Launched design_1_PE_array_0_2_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_PE_array_0_2_synth_1/runme.log
[Tue Jun  3 14:53:44 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 16
[Tue Jun  3 14:57:05 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 15:01:02 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:140]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
set_property location {4 1815 1063} [get_bd_cells Controller_1]
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_Controller_1_0 design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2916.383 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5c4570f2da66b061 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = 5c4570f2da66b061; cache size = 139.107 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 139.107 MB.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
[Tue Jun  3 16:19:49 2025] Launched design_1_Controller_1_0_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_1_0_synth_1/runme.log
[Tue Jun  3 16:19:49 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2916.383 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 16
[Tue Jun  3 16:21:22 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 16:24:30 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 2990.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1802 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 3060.859 ; gain = 7.973
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3687.414 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3687.414 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.845 . Memory (MB): peak = 3692.246 ; gain = 4.832
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.246 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.395 . Memory (MB): peak = 3699.121 ; gain = 6.875
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3699.121 ; gain = 11.707
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3699.121 ; gain = 11.707
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3699.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 672 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 480 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 192 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3878.070 ; gain = 888.098
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3992.453 ; gain = 1.734
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5c4570f2da66b061 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = 5c4570f2da66b061; cache size = 139.264 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 139.264 MB.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
[Tue Jun  3 17:13:28 2025] Launched design_1_Controller_1_0_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_1_0_synth_1/runme.log
[Tue Jun  3 17:13:28 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3995.316 ; gain = 2.863
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs impl_1 -jobs 16
[Tue Jun  3 17:15:02 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 17:22:31 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.371 . Memory (MB): peak = 4020.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1802 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 4020.883 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4020.883 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4020.883 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.838 . Memory (MB): peak = 4020.883 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4020.883 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.467 . Memory (MB): peak = 4020.883 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4020.883 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4020.883 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4020.883 ; gain = 25.566
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4062.047 ; gain = 41.164
ERROR: [Common 17-39] 'open_report' failed due to earlier errors.
check_timing -verbose -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_Controller_1_0 design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4455.145 ; gain = 0.258
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5c4570f2da66b061 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = 5c4570f2da66b061; cache size = 139.421 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 139.421 MB.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
[Tue Jun  3 20:30:58 2025] Launched design_1_Controller_1_0_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_1_0_synth_1/runme.log
[Tue Jun  3 20:30:58 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4471.684 ; gain = 16.539
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs impl_1 -jobs 16
[Tue Jun  3 20:32:55 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 20:36:03 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'clk' [D:/FPGA/PE_array/Controller.v:65]
CRITICAL WARNING: [HDL 9-3116] 'clk' is not a type [D:/FPGA/PE_array/Controller.v:65]
CRITICAL WARNING: [HDL 9-3116] 'cs' is not a type [D:/FPGA/PE_array/Controller.v:70]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'clk' [D:/FPGA/PE_array/Controller.v:65]
CRITICAL WARNING: [HDL 9-3116] 'clk' is not a type [D:/FPGA/PE_array/Controller.v:65]
CRITICAL WARNING: [HDL 9-3116] 'cs' is not a type [D:/FPGA/PE_array/Controller.v:70]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'clk' [D:/FPGA/PE_array/Controller.v:65]
CRITICAL WARNING: [HDL 9-3116] 'clk' is not a type [D:/FPGA/PE_array/Controller.v:65]
CRITICAL WARNING: [HDL 9-3116] 'cs' is not a type [D:/FPGA/PE_array/Controller.v:70]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'clk' [D:/FPGA/PE_array/Controller.v:65]
CRITICAL WARNING: [HDL 9-3116] 'clk' is not a type [D:/FPGA/PE_array/Controller.v:65]
CRITICAL WARNING: [HDL 9-3116] 'cs' is not a type [D:/FPGA/PE_array/Controller.v:70]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 4516.504 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5c4570f2da66b061 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = 5c4570f2da66b061; cache size = 139.579 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 139.579 MB.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
[Tue Jun  3 20:58:29 2025] Launched design_1_Controller_1_0_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_1_0_synth_1/runme.log
[Tue Jun  3 20:58:29 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs impl_1 -jobs 16
[Tue Jun  3 20:59:59 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jun  3 21:03:15 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_module_reference design_1_Controller_1_0 design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5c4570f2da66b061 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/5/c/5c4570f2da66b061/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = 5c4570f2da66b061; cache size = 139.735 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 139.735 MB.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
[Wed Jun  4 09:58:47 2025] Launched design_1_Controller_1_0_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_1_0_synth_1/runme.log
[Wed Jun  4 09:58:47 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4548.395 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs impl_1 -jobs 16
[Wed Jun  4 10:03:19 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun  4 10:06:36 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'map_valid' [D:/FPGA/PE_array/PE_array.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/FPGA/PE_array/PE_array.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '!' [D:/FPGA/PE_array/PE_array.v:106]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/FPGA/PE_array/PE_array.v:109]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [D:/FPGA/PE_array/PE_array.v:221]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/FPGA/PE_array/PE_array.v:225]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'map_valid' [D:/FPGA/PE_array/PE_array.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/FPGA/PE_array/PE_array.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '!' [D:/FPGA/PE_array/PE_array.v:106]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/FPGA/PE_array/PE_array.v:109]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '=' [D:/FPGA/PE_array/PE_array.v:221]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [D:/FPGA/PE_array/PE_array.v:225]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_Controller_1_0 design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 4582.664 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [Common 17-180] Spawn failed: No error
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 139.892 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs synth_1 -jobs 16
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
[Wed Jun  4 10:24:55 2025] Launched design_1_PE_array_0_2_synth_1, design_1_Controller_1_0_synth_1...
Run output will be captured here:
design_1_PE_array_0_2_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_PE_array_0_2_synth_1/runme.log
design_1_Controller_1_0_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_1_0_synth_1/runme.log
[Wed Jun  4 10:24:55 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 16
[Wed Jun  4 10:28:50 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun  4 10:33:28 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_Controller_1_0 design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
regenerate_bd_layout
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 4627.375 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 67237e52c173bd6c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 67237e52c173bd6c; cache size = 158.572 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e2f0f9d3a7cf5c32 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/e/2/e2f0f9d3a7cf5c32/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/e/2/e2f0f9d3a7cf5c32/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/e/2/e2f0f9d3a7cf5c32/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/e/2/e2f0f9d3a7cf5c32/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/e/2/e2f0f9d3a7cf5c32/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = e2f0f9d3a7cf5c32; cache size = 158.572 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 158.572 MB.
[Wed Jun  4 10:43:40 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 16
[Wed Jun  4 10:45:13 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun  4 10:48:18 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_module_reference design_1_PE_array_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4650.457 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 67237e52c173bd6c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 67237e52c173bd6c; cache size = 158.572 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 158.572 MB.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
[Wed Jun  4 11:00:08 2025] Launched design_1_PE_array_0_2_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_PE_array_0_2_synth_1/runme.log
[Wed Jun  4 11:00:08 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs impl_1 -jobs 16
[Wed Jun  4 11:03:22 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun  4 11:06:18 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 4705.387 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 67237e52c173bd6c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 67237e52c173bd6c; cache size = 177.098 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5ccb2f3a58a337d to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/5/f5ccb2f3a58a337d/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/5/f5ccb2f3a58a337d/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/5/f5ccb2f3a58a337d/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/5/f5ccb2f3a58a337d/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/5/f5ccb2f3a58a337d/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = f5ccb2f3a58a337d; cache size = 177.098 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 177.098 MB.
[Wed Jun  4 11:47:22 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
launch_runs impl_1 -jobs 16
[Wed Jun  4 12:41:43 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.352 . Memory (MB): peak = 4716.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1802 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 4716.254 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4716.254 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4716.254 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.804 . Memory (MB): peak = 4716.254 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4716.254 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.443 . Memory (MB): peak = 4716.254 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4716.254 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4716.254 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5151.430 ; gain = 444.566
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'open_report' failed due to earlier errors.
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun  4 14:28:26 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5171.871 ; gain = 9.453
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_2 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 5182.371 ; gain = 0.043
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 67237e52c173bd6c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/6/7/67237e52c173bd6c/design_1_Controller_1_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Controller_1_0/design_1_Controller_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Controller_1_0, cache-ID = 67237e52c173bd6c; cache size = 177.098 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5ccb2f3a58a337d to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/5/f5ccb2f3a58a337d/design_1_PE_array_0_2.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/5/f5ccb2f3a58a337d/design_1_PE_array_0_2_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/5/f5ccb2f3a58a337d/design_1_PE_array_0_2_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/5/f5ccb2f3a58a337d/design_1_PE_array_0_2_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/f/5/f5ccb2f3a58a337d/design_1_PE_array_0_2_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_2/design_1_PE_array_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_2, cache-ID = f5ccb2f3a58a337d; cache size = 177.098 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 177.098 MB.
[Wed Jun  4 14:37:25 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 16
[Wed Jun  4 14:38:35 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun  4 14:42:42 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 5280.137 ; gain = 81.340
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.418 . Memory (MB): peak = 5327.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1802 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 5327.664 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 5327.664 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 5327.664 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.907 . Memory (MB): peak = 5327.664 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5327.664 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 5327.664 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5327.664 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5327.664 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 6323.504 ; gain = 1041.344
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6332.289 ; gain = 7.691
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GIN\GIN_Bus.v:]
