E:/coursera-Verilog/Verilog/adder/AAC2M3H1.v {1 {vlog -work work -stats=none E:/coursera-Verilog/Verilog/adder/AAC2M3H1.v
Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
-- Compiling module FullAdd4

Top level modules:
	FullAdd4

} {} {}} E:/coursera-Verilog/Verilog/adder/AAC2M3H1_tb.vp {1 {vlog -work work -stats=none E:/coursera-Verilog/Verilog/adder/AAC2M3H1_tb.vp
Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
-- Compiling module AAC2M3H1_tb

Top level modules:
	AAC2M3H1_tb

} {} {}} E:/coursera-Verilog/Verilog/adder/vector.out {0 {vlog -work work -stats=none E:/coursera-Verilog/Verilog/adder/vector.out
Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
** Error: (vlog-13069) E:/coursera-Verilog/Verilog/adder/vector.out(4): near "24": syntax error, unexpected INTEGER NUMBER, expecting class.


} {3.0 4.0} {}}
