{
  "module_name": "cal_regs.h",
  "hash_id": "e85d97f451de7c16a6e426e669ffff9d54876c5ed3ab713feb470a72407aac45",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/ti/cal/cal_regs.h",
  "human_readable_source": " \n \n\n#ifndef __TI_CAL_REGS_H\n#define __TI_CAL_REGS_H\n\n \n#define DRA72_CAL_PRE_ES2_LDO_DISABLE BIT(0)\n\n \n\n#define CAL_HL_REVISION\t\t\t0x0000\n#define CAL_HL_HWINFO\t\t\t0x0004\n#define CAL_HL_SYSCONFIG\t\t0x0010\n#define CAL_HL_IRQ_EOI\t\t\t0x001c\n#define CAL_HL_IRQSTATUS_RAW(m)\t\t(0x20U + (m) * 0x10U)\n#define CAL_HL_IRQSTATUS(m)\t\t(0x24U + (m) * 0x10U)\n#define CAL_HL_IRQENABLE_SET(m)\t\t(0x28U + (m) * 0x10U)\n#define CAL_HL_IRQENABLE_CLR(m)\t\t(0x2cU + (m) * 0x10U)\n#define CAL_PIX_PROC(m)\t\t\t(0xc0U + (m) * 0x4U)\n#define CAL_CTRL\t\t\t0x100\n#define CAL_CTRL1\t\t\t0x104\n#define CAL_LINE_NUMBER_EVT\t\t0x108\n#define CAL_VPORT_CTRL1\t\t\t0x120\n#define CAL_VPORT_CTRL2\t\t\t0x124\n#define CAL_BYS_CTRL1\t\t\t0x130\n#define CAL_BYS_CTRL2\t\t\t0x134\n#define CAL_RD_DMA_CTRL\t\t\t0x140\n#define CAL_RD_DMA_PIX_ADDR\t\t0x144\n#define CAL_RD_DMA_PIX_OFST\t\t0x148\n#define CAL_RD_DMA_XSIZE\t\t0x14c\n#define CAL_RD_DMA_YSIZE\t\t0x150\n#define CAL_RD_DMA_INIT_ADDR\t\t0x154\n#define CAL_RD_DMA_INIT_OFST\t\t0x168\n#define CAL_RD_DMA_CTRL2\t\t0x16c\n#define CAL_WR_DMA_CTRL(m)\t\t(0x200U + (m) * 0x10U)\n#define CAL_WR_DMA_ADDR(m)\t\t(0x204U + (m) * 0x10U)\n#define CAL_WR_DMA_OFST(m)\t\t(0x208U + (m) * 0x10U)\n#define CAL_WR_DMA_XSIZE(m)\t\t(0x20cU + (m) * 0x10U)\n#define CAL_CSI2_PPI_CTRL(m)\t\t(0x300U + (m) * 0x80U)\n#define CAL_CSI2_COMPLEXIO_CFG(m)\t(0x304U + (m) * 0x80U)\n#define CAL_CSI2_COMPLEXIO_IRQSTATUS(m)\t(0x308U + (m) * 0x80U)\n#define CAL_CSI2_SHORT_PACKET(m)\t(0x30cU + (m) * 0x80U)\n#define CAL_CSI2_COMPLEXIO_IRQENABLE(m)\t(0x310U + (m) * 0x80U)\n#define CAL_CSI2_TIMING(m)\t\t(0x314U + (m) * 0x80U)\n#define CAL_CSI2_VC_IRQENABLE(m)\t(0x318U + (m) * 0x80U)\n#define CAL_CSI2_VC_IRQSTATUS(m)\t(0x328U + (m) * 0x80U)\n#define CAL_CSI2_CTX(phy, csi2_ctx)\t(0x330U + (phy) * 0x80U + (csi2_ctx) * 4)\n#define CAL_CSI2_STATUS(phy, csi2_ctx)\t(0x350U + (phy) * 0x80U + (csi2_ctx) * 4)\n\n \n#define CAL_CSI2_PHY_REG0\t\t0x000\n#define CAL_CSI2_PHY_REG1\t\t0x004\n#define CAL_CSI2_PHY_REG2\t\t0x008\n#define CAL_CSI2_PHY_REG10\t\t0x028\n\n \n#define CM_CTRL_CORE_CAMERRX_CONTROL\t0x000\n\n \n\n#define CAL_HL_REVISION_MINOR_MASK\t\tGENMASK(5, 0)\n#define CAL_HL_REVISION_CUSTOM_MASK\t\tGENMASK(7, 6)\n#define CAL_HL_REVISION_MAJOR_MASK\t\tGENMASK(10, 8)\n#define CAL_HL_REVISION_RTL_MASK\t\tGENMASK(15, 11)\n#define CAL_HL_REVISION_FUNC_MASK\t\tGENMASK(27, 16)\n#define CAL_HL_REVISION_SCHEME_MASK\t\tGENMASK(31, 30)\n#define CAL_HL_REVISION_SCHEME_H08\t\t\t1\n#define CAL_HL_REVISION_SCHEME_LEGACY\t\t\t0\n\n#define CAL_HL_HWINFO_WFIFO_MASK\t\tGENMASK(3, 0)\n#define CAL_HL_HWINFO_RFIFO_MASK\t\tGENMASK(7, 4)\n#define CAL_HL_HWINFO_PCTX_MASK\t\t\tGENMASK(12, 8)\n#define CAL_HL_HWINFO_WCTX_MASK\t\t\tGENMASK(18, 13)\n#define CAL_HL_HWINFO_VFIFO_MASK\t\tGENMASK(22, 19)\n#define CAL_HL_HWINFO_NCPORT_MASK\t\tGENMASK(27, 23)\n#define CAL_HL_HWINFO_NPPI_CTXS0_MASK\t\tGENMASK(29, 28)\n#define CAL_HL_HWINFO_NPPI_CTXS1_MASK\t\tGENMASK(31, 30)\n#define CAL_HL_HWINFO_NPPI_CONTEXTS_ZERO\t\t0\n#define CAL_HL_HWINFO_NPPI_CONTEXTS_FOUR\t\t1\n#define CAL_HL_HWINFO_NPPI_CONTEXTS_EIGHT\t\t2\n#define CAL_HL_HWINFO_NPPI_CONTEXTS_RESERVED\t\t3\n\n#define CAL_HL_SYSCONFIG_SOFTRESET_MASK\t\tBIT(0)\n#define CAL_HL_SYSCONFIG_SOFTRESET_DONE\t\t\t0x0\n#define CAL_HL_SYSCONFIG_SOFTRESET_PENDING\t\t0x1\n#define CAL_HL_SYSCONFIG_SOFTRESET_NOACTION\t\t0x0\n#define CAL_HL_SYSCONFIG_SOFTRESET_RESET\t\t0x1\n#define CAL_HL_SYSCONFIG_IDLE_MASK\t\tGENMASK(3, 2)\n#define CAL_HL_SYSCONFIG_IDLEMODE_FORCE\t\t\t0\n#define CAL_HL_SYSCONFIG_IDLEMODE_NO\t\t\t1\n#define CAL_HL_SYSCONFIG_IDLEMODE_SMART1\t\t2\n#define CAL_HL_SYSCONFIG_IDLEMODE_SMART2\t\t3\n\n#define CAL_HL_IRQ_EOI_LINE_NUMBER_MASK\t\tBIT(0)\n#define CAL_HL_IRQ_EOI_LINE_NUMBER_READ0\t\t0\n#define CAL_HL_IRQ_EOI_LINE_NUMBER_EOI0\t\t\t0\n\n#define CAL_HL_IRQ_WDMA_END_MASK(m)\t\tBIT(m)\n#define CAL_HL_IRQ_WDMA_START_MASK(m)\t\tBIT(m)\n\n#define CAL_HL_IRQ_OCPO_ERR_MASK\t\tBIT(6)\n\n#define CAL_HL_IRQ_CIO_MASK(i)\t\t\tBIT(16 + (i) * 8)\n#define CAL_HL_IRQ_VC_MASK(i)\t\t\tBIT(17 + (i) * 8)\n\n#define CAL_PIX_PROC_EN_MASK\t\t\tBIT(0)\n#define CAL_PIX_PROC_EXTRACT_MASK\t\tGENMASK(4, 1)\n#define CAL_PIX_PROC_EXTRACT_B6\t\t\t\t0x0\n#define CAL_PIX_PROC_EXTRACT_B7\t\t\t\t0x1\n#define CAL_PIX_PROC_EXTRACT_B8\t\t\t\t0x2\n#define CAL_PIX_PROC_EXTRACT_B10\t\t\t0x3\n#define CAL_PIX_PROC_EXTRACT_B10_MIPI\t\t\t0x4\n#define CAL_PIX_PROC_EXTRACT_B12\t\t\t0x5\n#define CAL_PIX_PROC_EXTRACT_B12_MIPI\t\t\t0x6\n#define CAL_PIX_PROC_EXTRACT_B14\t\t\t0x7\n#define CAL_PIX_PROC_EXTRACT_B14_MIPI\t\t\t0x8\n#define CAL_PIX_PROC_EXTRACT_B16_BE\t\t\t0x9\n#define CAL_PIX_PROC_EXTRACT_B16_LE\t\t\t0xa\n#define CAL_PIX_PROC_DPCMD_MASK\t\t\tGENMASK(9, 5)\n#define CAL_PIX_PROC_DPCMD_BYPASS\t\t\t0x0\n#define CAL_PIX_PROC_DPCMD_DPCM_10_8_1\t\t\t0x2\n#define CAL_PIX_PROC_DPCMD_DPCM_12_8_1\t\t\t0x8\n#define CAL_PIX_PROC_DPCMD_DPCM_10_7_1\t\t\t0x4\n#define CAL_PIX_PROC_DPCMD_DPCM_10_7_2\t\t\t0x5\n#define CAL_PIX_PROC_DPCMD_DPCM_10_6_1\t\t\t0x6\n#define CAL_PIX_PROC_DPCMD_DPCM_10_6_2\t\t\t0x7\n#define CAL_PIX_PROC_DPCMD_DPCM_12_7_1\t\t\t0xa\n#define CAL_PIX_PROC_DPCMD_DPCM_12_6_1\t\t\t0xc\n#define CAL_PIX_PROC_DPCMD_DPCM_14_10\t\t\t0xe\n#define CAL_PIX_PROC_DPCMD_DPCM_14_8_1\t\t\t0x10\n#define CAL_PIX_PROC_DPCMD_DPCM_16_12_1\t\t\t0x12\n#define CAL_PIX_PROC_DPCMD_DPCM_16_10_1\t\t\t0x14\n#define CAL_PIX_PROC_DPCMD_DPCM_16_8_1\t\t\t0x16\n#define CAL_PIX_PROC_DPCME_MASK\t\t\tGENMASK(15, 11)\n#define CAL_PIX_PROC_DPCME_BYPASS\t\t\t0x0\n#define CAL_PIX_PROC_DPCME_DPCM_10_8_1\t\t\t0x2\n#define CAL_PIX_PROC_DPCME_DPCM_12_8_1\t\t\t0x8\n#define CAL_PIX_PROC_DPCME_DPCM_14_10\t\t\t0xe\n#define CAL_PIX_PROC_DPCME_DPCM_14_8_1\t\t\t0x10\n#define CAL_PIX_PROC_DPCME_DPCM_16_12_1\t\t\t0x12\n#define CAL_PIX_PROC_DPCME_DPCM_16_10_1\t\t\t0x14\n#define CAL_PIX_PROC_DPCME_DPCM_16_8_1\t\t\t0x16\n#define CAL_PIX_PROC_PACK_MASK\t\t\tGENMASK(18, 16)\n#define CAL_PIX_PROC_PACK_B8\t\t\t\t0x0\n#define CAL_PIX_PROC_PACK_B10_MIPI\t\t\t0x2\n#define CAL_PIX_PROC_PACK_B12\t\t\t\t0x3\n#define CAL_PIX_PROC_PACK_B12_MIPI\t\t\t0x4\n#define CAL_PIX_PROC_PACK_B16\t\t\t\t0x5\n#define CAL_PIX_PROC_PACK_ARGB\t\t\t\t0x6\n#define CAL_PIX_PROC_CPORT_MASK\t\t\tGENMASK(23, 19)\n\n#define CAL_CTRL_POSTED_WRITES_MASK\t\tBIT(0)\n#define CAL_CTRL_POSTED_WRITES_NONPOSTED\t\t0\n#define CAL_CTRL_POSTED_WRITES\t\t\t\t1\n#define CAL_CTRL_TAGCNT_MASK\t\t\tGENMASK(4, 1)\n#define CAL_CTRL_BURSTSIZE_MASK\t\t\tGENMASK(6, 5)\n#define CAL_CTRL_BURSTSIZE_BURST16\t\t\t0x0\n#define CAL_CTRL_BURSTSIZE_BURST32\t\t\t0x1\n#define CAL_CTRL_BURSTSIZE_BURST64\t\t\t0x2\n#define CAL_CTRL_BURSTSIZE_BURST128\t\t\t0x3\n#define CAL_CTRL_LL_FORCE_STATE_MASK\t\tGENMASK(12, 7)\n#define CAL_CTRL_MFLAGL_MASK\t\t\tGENMASK(20, 13)\n#define CAL_CTRL_PWRSCPCLK_MASK\t\t\tBIT(21)\n#define CAL_CTRL_PWRSCPCLK_AUTO\t\t\t\t0\n#define CAL_CTRL_PWRSCPCLK_FORCE\t\t\t1\n#define CAL_CTRL_RD_DMA_STALL_MASK\t\tBIT(22)\n#define CAL_CTRL_MFLAGH_MASK\t\t\tGENMASK(31, 24)\n\n#define CAL_CTRL1_PPI_GROUPING_MASK\t\tGENMASK(1, 0)\n#define CAL_CTRL1_PPI_GROUPING_DISABLED\t\t\t0\n#define CAL_CTRL1_PPI_GROUPING_RESERVED\t\t\t1\n#define CAL_CTRL1_PPI_GROUPING_0\t\t\t2\n#define CAL_CTRL1_PPI_GROUPING_1\t\t\t3\n#define CAL_CTRL1_INTERLEAVE01_MASK\t\tGENMASK(3, 2)\n#define CAL_CTRL1_INTERLEAVE01_DISABLED\t\t\t0\n#define CAL_CTRL1_INTERLEAVE01_PIX1\t\t\t1\n#define CAL_CTRL1_INTERLEAVE01_PIX4\t\t\t2\n#define CAL_CTRL1_INTERLEAVE01_RESERVED\t\t\t3\n#define CAL_CTRL1_INTERLEAVE23_MASK\t\tGENMASK(5, 4)\n#define CAL_CTRL1_INTERLEAVE23_DISABLED\t\t\t0\n#define CAL_CTRL1_INTERLEAVE23_PIX1\t\t\t1\n#define CAL_CTRL1_INTERLEAVE23_PIX4\t\t\t2\n#define CAL_CTRL1_INTERLEAVE23_RESERVED\t\t\t3\n\n#define CAL_LINE_NUMBER_EVT_CPORT_MASK\t\tGENMASK(4, 0)\n#define CAL_LINE_NUMBER_EVT_MASK\t\tGENMASK(29, 16)\n\n#define CAL_VPORT_CTRL1_PCLK_MASK\t\tGENMASK(16, 0)\n#define CAL_VPORT_CTRL1_XBLK_MASK\t\tGENMASK(24, 17)\n#define CAL_VPORT_CTRL1_YBLK_MASK\t\tGENMASK(30, 25)\n#define CAL_VPORT_CTRL1_WIDTH_MASK\t\tBIT(31)\n#define CAL_VPORT_CTRL1_WIDTH_ONE\t\t\t0\n#define CAL_VPORT_CTRL1_WIDTH_TWO\t\t\t1\n\n#define CAL_VPORT_CTRL2_CPORT_MASK\t\tGENMASK(4, 0)\n#define CAL_VPORT_CTRL2_FREERUNNING_MASK\tBIT(15)\n#define CAL_VPORT_CTRL2_FREERUNNING_GATED\t\t0\n#define CAL_VPORT_CTRL2_FREERUNNING_FREE\t\t1\n#define CAL_VPORT_CTRL2_FS_RESETS_MASK\t\tBIT(16)\n#define CAL_VPORT_CTRL2_FS_RESETS_NO\t\t\t0\n#define CAL_VPORT_CTRL2_FS_RESETS_YES\t\t\t1\n#define CAL_VPORT_CTRL2_FSM_RESET_MASK\t\tBIT(17)\n#define CAL_VPORT_CTRL2_FSM_RESET_NOEFFECT\t\t0\n#define CAL_VPORT_CTRL2_FSM_RESET\t\t\t1\n#define CAL_VPORT_CTRL2_RDY_THR_MASK\t\tGENMASK(31, 18)\n\n#define CAL_BYS_CTRL1_PCLK_MASK\t\t\tGENMASK(16, 0)\n#define CAL_BYS_CTRL1_XBLK_MASK\t\t\tGENMASK(24, 17)\n#define CAL_BYS_CTRL1_YBLK_MASK\t\t\tGENMASK(30, 25)\n#define CAL_BYS_CTRL1_BYSINEN_MASK\t\tBIT(31)\n\n#define CAL_BYS_CTRL2_CPORTIN_MASK\t\tGENMASK(4, 0)\n#define CAL_BYS_CTRL2_CPORTOUT_MASK\t\tGENMASK(9, 5)\n#define CAL_BYS_CTRL2_DUPLICATEDDATA_MASK\tBIT(10)\n#define CAL_BYS_CTRL2_DUPLICATEDDATA_NO\t\t\t0\n#define CAL_BYS_CTRL2_DUPLICATEDDATA_YES\t\t1\n#define CAL_BYS_CTRL2_FREERUNNING_MASK\t\tBIT(11)\n#define CAL_BYS_CTRL2_FREERUNNING_NO\t\t\t0\n#define CAL_BYS_CTRL2_FREERUNNING_YES\t\t\t1\n\n#define CAL_RD_DMA_CTRL_GO_MASK\t\t\tBIT(0)\n#define CAL_RD_DMA_CTRL_GO_DIS\t\t\t\t0\n#define CAL_RD_DMA_CTRL_GO_EN\t\t\t\t1\n#define CAL_RD_DMA_CTRL_GO_IDLE\t\t\t\t0\n#define CAL_RD_DMA_CTRL_GO_BUSY\t\t\t\t1\n#define CAL_RD_DMA_CTRL_INIT_MASK\t\tBIT(1)\n#define CAL_RD_DMA_CTRL_BW_LIMITER_MASK\t\tGENMASK(10, 2)\n#define CAL_RD_DMA_CTRL_OCP_TAG_CNT_MASK\tGENMASK(14, 11)\n#define CAL_RD_DMA_CTRL_PCLK_MASK\t\tGENMASK(31, 15)\n\n#define CAL_RD_DMA_PIX_ADDR_MASK\t\tGENMASK(31, 3)\n\n#define CAL_RD_DMA_PIX_OFST_MASK\t\tGENMASK(31, 4)\n\n#define CAL_RD_DMA_XSIZE_MASK\t\t\tGENMASK(31, 19)\n\n#define CAL_RD_DMA_YSIZE_MASK\t\t\tGENMASK(29, 16)\n\n#define CAL_RD_DMA_INIT_ADDR_MASK\t\tGENMASK(31, 3)\n\n#define CAL_RD_DMA_INIT_OFST_MASK\t\tGENMASK(31, 3)\n\n#define CAL_RD_DMA_CTRL2_CIRC_MODE_MASK\t\tGENMASK(2, 0)\n#define CAL_RD_DMA_CTRL2_CIRC_MODE_DIS\t\t\t0\n#define CAL_RD_DMA_CTRL2_CIRC_MODE_ONE\t\t\t1\n#define CAL_RD_DMA_CTRL2_CIRC_MODE_FOUR\t\t\t2\n#define CAL_RD_DMA_CTRL2_CIRC_MODE_SIXTEEN\t\t3\n#define CAL_RD_DMA_CTRL2_CIRC_MODE_SIXTYFOUR\t\t4\n#define CAL_RD_DMA_CTRL2_CIRC_MODE_RESERVED\t\t5\n#define CAL_RD_DMA_CTRL2_ICM_CSTART_MASK\tBIT(3)\n#define CAL_RD_DMA_CTRL2_PATTERN_MASK\t\tGENMASK(5, 4)\n#define CAL_RD_DMA_CTRL2_PATTERN_LINEAR\t\t\t0\n#define CAL_RD_DMA_CTRL2_PATTERN_YUV420\t\t\t1\n#define CAL_RD_DMA_CTRL2_PATTERN_RD2SKIP2\t\t2\n#define CAL_RD_DMA_CTRL2_PATTERN_RD2SKIP4\t\t3\n#define CAL_RD_DMA_CTRL2_BYSOUT_LE_WAIT_MASK\tBIT(6)\n#define CAL_RD_DMA_CTRL2_BYSOUT_LE_WAIT_FREERUNNING\t0\n#define CAL_RD_DMA_CTRL2_BYSOUT_LE_WAIT_WAITFORBYSOUT\t1\n#define CAL_RD_DMA_CTRL2_CIRC_SIZE_MASK\t\tGENMASK(29, 16)\n\n#define CAL_WR_DMA_CTRL_MODE_MASK\t\tGENMASK(2, 0)\n#define CAL_WR_DMA_CTRL_MODE_DIS\t\t\t0\n#define CAL_WR_DMA_CTRL_MODE_SHD\t\t\t1\n#define CAL_WR_DMA_CTRL_MODE_CNT\t\t\t2\n#define CAL_WR_DMA_CTRL_MODE_CNT_INIT\t\t\t3\n#define CAL_WR_DMA_CTRL_MODE_CONST\t\t\t4\n#define CAL_WR_DMA_CTRL_MODE_RESERVED\t\t\t5\n#define CAL_WR_DMA_CTRL_PATTERN_MASK\t\tGENMASK(4, 3)\n#define CAL_WR_DMA_CTRL_PATTERN_LINEAR\t\t\t0\n#define CAL_WR_DMA_CTRL_PATTERN_WR2SKIP2\t\t2\n#define CAL_WR_DMA_CTRL_PATTERN_WR2SKIP4\t\t3\n#define CAL_WR_DMA_CTRL_PATTERN_RESERVED\t\t1\n#define CAL_WR_DMA_CTRL_ICM_PSTART_MASK\t\tBIT(5)\n#define CAL_WR_DMA_CTRL_DTAG_MASK\t\tGENMASK(8, 6)\n#define CAL_WR_DMA_CTRL_DTAG_ATT_HDR\t\t\t0\n#define CAL_WR_DMA_CTRL_DTAG_ATT_DAT\t\t\t1\n#define CAL_WR_DMA_CTRL_DTAG\t\t\t\t2\n#define CAL_WR_DMA_CTRL_DTAG_PIX_HDR\t\t\t3\n#define CAL_WR_DMA_CTRL_DTAG_PIX_DAT\t\t\t4\n#define CAL_WR_DMA_CTRL_DTAG_D5\t\t\t\t5\n#define CAL_WR_DMA_CTRL_DTAG_D6\t\t\t\t6\n#define CAL_WR_DMA_CTRL_DTAG_D7\t\t\t\t7\n#define CAL_WR_DMA_CTRL_CPORT_MASK\t\tGENMASK(13, 9)\n#define CAL_WR_DMA_CTRL_STALL_RD_MASK\t\tBIT(14)\n#define CAL_WR_DMA_CTRL_YSIZE_MASK\t\tGENMASK(31, 18)\n\n#define CAL_WR_DMA_ADDR_MASK\t\t\tGENMASK(31, 4)\n\n#define CAL_WR_DMA_OFST_MASK\t\t\tGENMASK(18, 4)\n#define CAL_WR_DMA_OFST_CIRC_MODE_MASK\t\tGENMASK(23, 22)\n#define CAL_WR_DMA_OFST_CIRC_MODE_ONE\t\t\t1\n#define CAL_WR_DMA_OFST_CIRC_MODE_FOUR\t\t\t2\n#define CAL_WR_DMA_OFST_CIRC_MODE_SIXTYFOUR\t\t3\n#define CAL_WR_DMA_OFST_CIRC_MODE_DISABLED\t\t0\n#define CAL_WR_DMA_OFST_CIRC_SIZE_MASK\t\tGENMASK(31, 24)\n\n#define CAL_WR_DMA_XSIZE_XSKIP_MASK\t\tGENMASK(15, 3)\n#define CAL_WR_DMA_XSIZE_MASK\t\t\tGENMASK(31, 19)\n\n#define CAL_CSI2_PPI_CTRL_IF_EN_MASK\t\tBIT(0)\n#define CAL_CSI2_PPI_CTRL_ECC_EN_MASK\t\tBIT(2)\n#define CAL_CSI2_PPI_CTRL_FRAME_MASK\t\tBIT(3)\n#define CAL_CSI2_PPI_CTRL_FRAME_IMMEDIATE\t\t0\n#define CAL_CSI2_PPI_CTRL_FRAME\t\t\t\t1\n\n#define CAL_CSI2_COMPLEXIO_CFG_CLOCK_POSITION_MASK\tGENMASK(2, 0)\n#define CAL_CSI2_COMPLEXIO_CFG_POSITION_5\t\t\t5\n#define CAL_CSI2_COMPLEXIO_CFG_POSITION_4\t\t\t4\n#define CAL_CSI2_COMPLEXIO_CFG_POSITION_3\t\t\t3\n#define CAL_CSI2_COMPLEXIO_CFG_POSITION_2\t\t\t2\n#define CAL_CSI2_COMPLEXIO_CFG_POSITION_1\t\t\t1\n#define CAL_CSI2_COMPLEXIO_CFG_POSITION_NOT_USED\t\t0\n#define CAL_CSI2_COMPLEXIO_CFG_CLOCK_POL_MASK\t\tBIT(3)\n#define CAL_CSI2_COMPLEXIO_CFG_POL_PLUSMINUS\t\t\t0\n#define CAL_CSI2_COMPLEXIO_CFG_POL_MINUSPLUS\t\t\t1\n#define CAL_CSI2_COMPLEXIO_CFG_DATA1_POSITION_MASK\tGENMASK(6, 4)\n#define CAL_CSI2_COMPLEXIO_CFG_DATA1_POL_MASK\t\tBIT(7)\n#define CAL_CSI2_COMPLEXIO_CFG_DATA2_POSITION_MASK\tGENMASK(10, 8)\n#define CAL_CSI2_COMPLEXIO_CFG_DATA2_POL_MASK\t\tBIT(11)\n#define CAL_CSI2_COMPLEXIO_CFG_DATA3_POSITION_MASK\tGENMASK(14, 12)\n#define CAL_CSI2_COMPLEXIO_CFG_DATA3_POL_MASK\t\tBIT(15)\n#define CAL_CSI2_COMPLEXIO_CFG_DATA4_POSITION_MASK\tGENMASK(18, 16)\n#define CAL_CSI2_COMPLEXIO_CFG_DATA4_POL_MASK\t\tBIT(19)\n#define CAL_CSI2_COMPLEXIO_CFG_PWR_AUTO_MASK\t\tBIT(24)\n#define CAL_CSI2_COMPLEXIO_CFG_PWR_STATUS_MASK\t\tGENMASK(26, 25)\n#define CAL_CSI2_COMPLEXIO_CFG_PWR_STATUS_STATE_OFF\t\t0\n#define CAL_CSI2_COMPLEXIO_CFG_PWR_STATUS_STATE_ON\t\t1\n#define CAL_CSI2_COMPLEXIO_CFG_PWR_STATUS_STATE_ULP\t\t2\n#define CAL_CSI2_COMPLEXIO_CFG_PWR_CMD_MASK\t\tGENMASK(28, 27)\n#define CAL_CSI2_COMPLEXIO_CFG_PWR_CMD_STATE_OFF\t\t0\n#define CAL_CSI2_COMPLEXIO_CFG_PWR_CMD_STATE_ON\t\t\t1\n#define CAL_CSI2_COMPLEXIO_CFG_PWR_CMD_STATE_ULP\t\t2\n#define CAL_CSI2_COMPLEXIO_CFG_RESET_DONE_MASK\t\tBIT(29)\n#define CAL_CSI2_COMPLEXIO_CFG_RESET_DONE_RESETCOMPLETED\t1\n#define CAL_CSI2_COMPLEXIO_CFG_RESET_DONE_RESETONGOING\t\t0\n#define CAL_CSI2_COMPLEXIO_CFG_RESET_CTRL_MASK\t\tBIT(30)\n#define CAL_CSI2_COMPLEXIO_CFG_RESET_CTRL\t\t\t0\n#define CAL_CSI2_COMPLEXIO_CFG_RESET_CTRL_OPERATIONAL\t\t1\n\n#define CAL_CSI2_SHORT_PACKET_MASK\tGENMASK(23, 0)\n\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRSOTHS1_MASK\t\tBIT(0)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRSOTHS2_MASK\t\tBIT(1)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRSOTHS3_MASK\t\tBIT(2)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRSOTHS4_MASK\t\tBIT(3)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRSOTHS5_MASK\t\tBIT(4)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRSOTSYNCHS1_MASK\tBIT(5)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRSOTSYNCHS2_MASK\tBIT(6)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRSOTSYNCHS3_MASK\tBIT(7)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRSOTSYNCHS4_MASK\tBIT(8)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRSOTSYNCHS5_MASK\tBIT(9)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRESC1_MASK\t\tBIT(10)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRESC2_MASK\t\tBIT(11)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRESC3_MASK\t\tBIT(12)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRESC4_MASK\t\tBIT(13)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRESC5_MASK\t\tBIT(14)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRCONTROL1_MASK\t\tBIT(15)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRCONTROL2_MASK\t\tBIT(16)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRCONTROL3_MASK\t\tBIT(17)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRCONTROL4_MASK\t\tBIT(18)\n#define CAL_CSI2_COMPLEXIO_IRQ_ERRCONTROL5_MASK\t\tBIT(19)\n#define CAL_CSI2_COMPLEXIO_IRQ_LANE_ERRORS_MASK\t\tGENMASK(19, 0)\n#define CAL_CSI2_COMPLEXIO_IRQ_STATEULPM1_MASK\t\tBIT(20)\n#define CAL_CSI2_COMPLEXIO_IRQ_STATEULPM2_MASK\t\tBIT(21)\n#define CAL_CSI2_COMPLEXIO_IRQ_STATEULPM3_MASK\t\tBIT(22)\n#define CAL_CSI2_COMPLEXIO_IRQ_STATEULPM4_MASK\t\tBIT(23)\n#define CAL_CSI2_COMPLEXIO_IRQ_STATEULPM5_MASK\t\tBIT(24)\n#define CAL_CSI2_COMPLEXIO_IRQ_STATEALLULPMENTER_MASK\tBIT(25)\n#define CAL_CSI2_COMPLEXIO_IRQ_STATEALLULPMEXIT_MASK\tBIT(26)\n#define CAL_CSI2_COMPLEXIO_IRQ_FIFO_OVR_MASK\t\tBIT(27)\n#define CAL_CSI2_COMPLEXIO_IRQ_SHORT_PACKET_MASK\tBIT(28)\n#define CAL_CSI2_COMPLEXIO_IRQ_ECC_NO_CORRECTION_MASK\tBIT(30)\n\n#define CAL_CSI2_TIMING_STOP_STATE_COUNTER_IO1_MASK\tGENMASK(12, 0)\n#define CAL_CSI2_TIMING_STOP_STATE_X4_IO1_MASK\t\tBIT(13)\n#define CAL_CSI2_TIMING_STOP_STATE_X16_IO1_MASK\t\tBIT(14)\n#define CAL_CSI2_TIMING_FORCE_RX_MODE_IO1_MASK\t\tBIT(15)\n\n#define CAL_CSI2_VC_IRQ_FS_IRQ_MASK(n)\t\t\tBIT(0 + ((n) * 8))\n#define CAL_CSI2_VC_IRQ_FE_IRQ_MASK(n)\t\t\tBIT(1 + ((n) * 8))\n#define CAL_CSI2_VC_IRQ_LS_IRQ_MASK(n)\t\t\tBIT(2 + ((n) * 8))\n#define CAL_CSI2_VC_IRQ_LE_IRQ_MASK(n)\t\t\tBIT(3 + ((n) * 8))\n#define CAL_CSI2_VC_IRQ_CS_IRQ_MASK(n)\t\t\tBIT(4 + ((n) * 8))\n#define CAL_CSI2_VC_IRQ_ECC_CORRECTION_IRQ_MASK(n)\tBIT(5 + ((n) * 8))\n\n#define CAL_CSI2_CTX_DT_MASK\t\tGENMASK(5, 0)\n#define CAL_CSI2_CTX_DT_DISABLED\t0\n#define CAL_CSI2_CTX_DT_ANY\t\t1\n#define CAL_CSI2_CTX_VC_MASK\t\tGENMASK(7, 6)\n#define CAL_CSI2_CTX_CPORT_MASK\t\tGENMASK(12, 8)\n#define CAL_CSI2_CTX_ATT_MASK\t\tBIT(13)\n#define CAL_CSI2_CTX_ATT_PIX\t\t\t0\n#define CAL_CSI2_CTX_ATT\t\t\t1\n#define CAL_CSI2_CTX_PACK_MODE_MASK\tBIT(14)\n#define CAL_CSI2_CTX_PACK_MODE_LINE\t\t0\n#define CAL_CSI2_CTX_PACK_MODE_FRAME\t\t1\n#define CAL_CSI2_CTX_LINES_MASK\t\tGENMASK(29, 16)\n\n#define CAL_CSI2_STATUS_FRAME_MASK\tGENMASK(15, 0)\n\n#define CAL_CSI2_PHY_REG0_THS_SETTLE_MASK\tGENMASK(7, 0)\n#define CAL_CSI2_PHY_REG0_THS_TERM_MASK\t\tGENMASK(15, 8)\n#define CAL_CSI2_PHY_REG0_HSCLOCKCONFIG_MASK\tBIT(24)\n#define CAL_CSI2_PHY_REG0_HSCLOCKCONFIG_DISABLE\t\t1\n#define CAL_CSI2_PHY_REG0_HSCLOCKCONFIG_ENABLE\t\t0\n\n#define CAL_CSI2_PHY_REG1_TCLK_SETTLE_MASK\t\t\tGENMASK(7, 0)\n#define CAL_CSI2_PHY_REG1_CTRLCLK_DIV_FACTOR_MASK\t\tGENMASK(9, 8)\n#define CAL_CSI2_PHY_REG1_DPHY_HS_SYNC_PATTERN_MASK\t\tGENMASK(17, 10)\n#define CAL_CSI2_PHY_REG1_TCLK_TERM_MASK\t\t\tGENMASK(24, 18)\n#define CAL_CSI2_PHY_REG1_CLOCK_MISS_DETECTOR_STATUS_MASK\tBIT(25)\n#define CAL_CSI2_PHY_REG1_CLOCK_MISS_DETECTOR_STATUS_ERROR\t\t1\n#define CAL_CSI2_PHY_REG1_CLOCK_MISS_DETECTOR_STATUS_SUCCESS\t\t0\n#define CAL_CSI2_PHY_REG1_RESET_DONE_STATUS_MASK\t\tGENMASK(29, 28)\n\n#define CAL_CSI2_PHY_REG10_I933_LDO_DISABLE_MASK\t\tBIT(6)\n\n#define CAL_CSI2_PHY_REG2_CCP2_SYNC_PATTERN_MASK\t\tGENMASK(23, 0)\n#define CAL_CSI2_PHY_REG2_TRIGGER_CMD_RXTRIGESC3_MASK\t\tGENMASK(25, 24)\n#define CAL_CSI2_PHY_REG2_TRIGGER_CMD_RXTRIGESC2_MASK\t\tGENMASK(27, 26)\n#define CAL_CSI2_PHY_REG2_TRIGGER_CMD_RXTRIGESC1_MASK\t\tGENMASK(29, 28)\n#define CAL_CSI2_PHY_REG2_TRIGGER_CMD_RXTRIGESC0_MASK\t\tGENMASK(31, 30)\n\n#define CM_CAMERRX_CTRL_CSI1_CTRLCLKEN_MASK\t\t\tBIT(0)\n#define CM_CAMERRX_CTRL_CSI1_CAMMODE_MASK\t\t\tGENMASK(2, 1)\n#define CM_CAMERRX_CTRL_CSI1_LANEENABLE_MASK\t\t\tGENMASK(4, 3)\n#define CM_CAMERRX_CTRL_CSI1_MODE_MASK\t\t\t\tBIT(5)\n#define CM_CAMERRX_CTRL_CSI0_CTRLCLKEN_MASK\t\t\tBIT(10)\n#define CM_CAMERRX_CTRL_CSI0_CAMMODE_MASK\t\t\tGENMASK(12, 11)\n#define CM_CAMERRX_CTRL_CSI0_LANEENABLE_MASK\t\t\tGENMASK(16, 13)\n#define CM_CAMERRX_CTRL_CSI0_MODE_MASK\t\t\t\tBIT(17)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}