# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../lab6_files_part1/lab6dpath.sv" \
"../../../../../lab6_files_part1/tb_lab6dpath.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
