#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec  2 18:47:37 2020
# Process ID: 22248
# Current directory: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13776 F:\learning_data\computer_organization\lab30_Risc5CPU\vivado201704\Risc5CPU.xpr
# Log file: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/vivado.log
# Journal file: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 18:49:56 2020...
compile_order -fileset sources_1
add_files -norecurse {F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/EX_MEM.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ID.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ID_EX.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/IF_ID.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/adder_4bits.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/IF.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ALU.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Bdeal.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/MEM_WB.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Forwarding.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Decode.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/RAW_Registers.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ImmGen.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/adder_32bits.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ALU_tb.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/BranchTest.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/RBW_Registers.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Decode_tb.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU_tb.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/PC.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/EX.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/InstructionROM.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/add_sel.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/MUX.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ALU_tb.v] -no_script -reset -force -quiet
remove_files  F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ALU_tb.v
export_ip_user_files -of_objects  [get_files F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ImmGen.v] -no_script -reset -force -quiet
remove_files  F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ImmGen.v
export_ip_user_files -of_objects  [get_files F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU_tb.v] -no_script -reset -force -quiet
remove_files  F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU_tb.v
export_ip_user_files -of_objects  [get_files F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Decode_tb.v] -no_script -reset -force -quiet
remove_files  F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Decode_tb.v
add_files -norecurse {F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/EX_MEM.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ID.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ID_EX.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/IF_ID.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/adder_4bits.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/IF.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ALU.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Bdeal.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/MEM_WB.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Forwarding.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Decode.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/PC.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/RAW_Registers.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/adder_32bits.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/BranchTest.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/EX.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/InstructionROM.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/RBW_Registers.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU_tb.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/add_sel.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/MUX.v}
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/EX_MEM.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ID.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ID_EX.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/IF_ID.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/adder_4bits.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/IF.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ALU.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Bdeal.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/MEM_WB.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Forwarding.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Decode.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/PC.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/RAW_Registers.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/adder_32bits.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/BranchTest.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/EX.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/InstructionROM.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/RBW_Registers.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/add_sel.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/MUX.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
reset_run DisplayROM_synth_1
launch_runs synth_1 -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DisplayROM'...
[Wed Dec  2 18:53:54 2020] Launched DisplayROM_synth_1...
Run output will be captured here: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.runs/DisplayROM_synth_1/runme.log
[Wed Dec  2 18:53:54 2020] Launched synth_1...
Run output will be captured here: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Project 1-454] Reading design checkpoint 'f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.dcp' for cell 'DCM_INST'
INFO: [Project 1-454] Reading design checkpoint 'f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.dcp' for cell 'CPUInst/DataRAM_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DisplayROM/DisplayROM.dcp' for cell 'VgaData/char_tab'
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Finished Parsing XDC File [f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.438 ; gain = 604.969
Finished Parsing XDC File [f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/constrs_1/imports/PipelineCPU.srcs/VgaCPU.xdc]
Finished Parsing XDC File [F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/constrs_1/imports/PipelineCPU.srcs/VgaCPU.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  OBUFDS => OBUFDS: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1862.813 ; gain = 1024.633
launch_runs impl_1 -jobs 6
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1869.020 ; gain = 0.000
[Wed Dec  2 18:56:33 2020] Launched impl_1...
Run output will be captured here: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec  2 18:59:21 2020] Launched impl_1...
Run output will be captured here: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.runs/impl_1/runme.log
open_hw
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 19:05:06 2020...
