#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55dbe11ed2d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55dbe11e7340 .scope module, "FFT_unit_sim" "FFT_unit_sim" 3 1;
 .timescale 0 0;
L_0x55dbe11cd9a0 .functor BUFZ 32, L_0x55dbe124c900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbe12229b0_0 .net *"_ivl_0", 31 0, L_0x55dbe124c900;  1 drivers
v0x55dbe1222ab0_0 .net *"_ivl_10", 4 0, L_0x55dbe124d130;  1 drivers
v0x55dbe1222b90_0 .net *"_ivl_12", 6 0, L_0x55dbe124d230;  1 drivers
L_0x7f9f6f4340a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe1222c50_0 .net *"_ivl_15", 1 0, L_0x7f9f6f4340a8;  1 drivers
v0x55dbe1222d30_0 .net *"_ivl_16", 6 0, L_0x55dbe124d3a0;  1 drivers
L_0x7f9f6f4340f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe1222e60_0 .net *"_ivl_19", 1 0, L_0x7f9f6f4340f0;  1 drivers
v0x55dbe1222f40_0 .net *"_ivl_2", 7 0, L_0x55dbe124c9c0;  1 drivers
L_0x7f9f6f434018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe1223020_0 .net *"_ivl_5", 1 0, L_0x7f9f6f434018;  1 drivers
v0x55dbe1223100_0 .var "addr", 5 0;
v0x55dbe1223270 .array "bit_rev", 31 0, 4 0;
v0x55dbe1223330_0 .var "clk", 0 0;
v0x55dbe12233d0_0 .var "cnt", 5 0;
v0x55dbe12234b0_0 .var "cnt_r", 4 0;
v0x55dbe1223590 .array "data", 63 0, 31 0;
v0x55dbe1223650_0 .net "data_in", 31 0, L_0x55dbe11cd9a0;  1 drivers
v0x55dbe1223710_0 .net "data_out", 31 0, L_0x55dbe11b3fa0;  1 drivers
v0x55dbe1223820_0 .net "is_out", 0 0, v0x55dbe12225f0_0;  1 drivers
v0x55dbe12238c0_0 .var "nrst", 0 0;
v0x55dbe1223960_0 .var "state", 0 0;
v0x55dbe1223a00 .array "w", 31 0, 31 0;
L_0x55dbe124c900 .array/port v0x55dbe1223590, L_0x55dbe124c9c0;
L_0x55dbe124c9c0 .concat [ 6 2 0 0], v0x55dbe1223100_0, L_0x7f9f6f434018;
L_0x55dbe124d090 .array/port v0x55dbe1223a00, L_0x55dbe124d3a0;
L_0x55dbe124d130 .array/port v0x55dbe1223270, L_0x55dbe124d230;
L_0x55dbe124d230 .concat [ 5 2 0 0], v0x55dbe12234b0_0, L_0x7f9f6f4340a8;
L_0x55dbe124d3a0 .concat [ 5 2 0 0], L_0x55dbe124d130, L_0x7f9f6f4340f0;
S_0x55dbe11de060 .scope module, "FFT_unit_inst" "FFT_unit" 3 20, 4 1 0, S_0x55dbe11e7340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x55dbe1221e20_0 .net "clk", 0 0, v0x55dbe1223330_0;  1 drivers
v0x55dbe1221f30_0 .var "cnt", 5 0;
v0x55dbe1222010_0 .net "data_in", 31 0, L_0x55dbe11cd9a0;  alias, 1 drivers
v0x55dbe12220b0_0 .net "data_out", 31 0, L_0x55dbe11b3fa0;  alias, 1 drivers
v0x55dbe12212c0_0 .array/port v0x55dbe12212c0, 0;
v0x55dbe1222180_0 .net "data_out1", 31 0, v0x55dbe12212c0_0;  1 drivers
v0x55dbe12212c0_32 .array/port v0x55dbe12212c0, 32;
v0x55dbe12222c0_0 .net "data_out2", 31 0, v0x55dbe12212c0_32;  1 drivers
v0x55dbe12223d0_0 .net "data_out3", 31 0, L_0x55dbe124cc00;  1 drivers
v0x55dbe12224e0_0 .net "data_out4", 31 0, L_0x55dbe124cd50;  1 drivers
v0x55dbe12225f0_0 .var "is_out", 0 0;
v0x55dbe12226b0_0 .net "nrst", 0 0, v0x55dbe12238c0_0;  1 drivers
v0x55dbe1222750_0 .var "rden", 0 0;
v0x55dbe12227f0_0 .net "w", 31 0, L_0x55dbe124d090;  1 drivers
v0x55dbe1222890_0 .var "wren", 0 0;
S_0x55dbe11de780 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x55dbe11de060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x55dbe121ef40_0 .net "W", 31 0, L_0x55dbe124d090;  alias, 1 drivers
v0x55dbe121f040_0 .net "x0", 31 0, v0x55dbe12212c0_0;  alias, 1 drivers
v0x55dbe121f120_0 .net "x1", 31 0, v0x55dbe12212c0_32;  alias, 1 drivers
v0x55dbe121f1e0_0 .net "x11", 31 0, L_0x55dbe124caa0;  1 drivers
v0x55dbe121f2c0_0 .net "y0", 31 0, L_0x55dbe124cc00;  alias, 1 drivers
v0x55dbe121f3f0_0 .net "y1", 31 0, L_0x55dbe124cd50;  alias, 1 drivers
L_0x55dbe124caa0 .ufunc/vec4 TD_FFT_unit_sim.FFT_unit_inst.but.mulc, 32, v0x55dbe12212c0_32, L_0x55dbe124d090 (v0x55dbe1191d10_0, v0x55dbe121de20_0) S_0x55dbe11f7150;
L_0x55dbe124cc00 .ufunc/vec4 TD_FFT_unit_sim.FFT_unit_inst.but.addc, 32, v0x55dbe12212c0_0, L_0x55dbe124caa0 (v0x55dbe11c2c10_0, v0x55dbe11b40c0_0) S_0x55dbe11f5e90;
L_0x55dbe124cd50 .ufunc/vec4 TD_FFT_unit_sim.FFT_unit_inst.but.subc, 32, v0x55dbe12212c0_0, L_0x55dbe124caa0 (v0x55dbe121eab0_0, v0x55dbe121eb90_0) S_0x55dbe11ecbb0;
S_0x55dbe11f5e90 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x55dbe11de780;
 .timescale 0 0;
v0x55dbe11c2c10_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x55dbe11f5e90
v0x55dbe11b40c0_0 .var "b", 31 0;
v0x55dbe11b0bf0_0 .var "yi", 15 0;
v0x55dbe11960f0_0 .var "yr", 15 0;
TD_FFT_unit_sim.FFT_unit_inst.but.addc ;
    %load/vec4 v0x55dbe11c2c10_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe11b40c0_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x55dbe11960f0_0, 0, 16;
    %load/vec4 v0x55dbe11c2c10_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe11b40c0_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x55dbe11b0bf0_0, 0, 16;
    %load/vec4 v0x55dbe11960f0_0;
    %load/vec4 v0x55dbe11b0bf0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x55dbe11f7150 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x55dbe11de780;
 .timescale 0 0;
v0x55dbe1191d10_0 .var "a", 31 0;
v0x55dbe121dc80_0 .var "ai", 15 0;
v0x55dbe121dd60_0 .var "ar", 15 0;
v0x55dbe121de20_0 .var "b", 31 0;
v0x55dbe121df00_0 .var "bi", 15 0;
v0x55dbe121e030_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x55dbe11f7150
v0x55dbe121e1f0_0 .var "yi", 15 0;
v0x55dbe121e2d0_0 .var "yi1", 31 0;
v0x55dbe121e3b0_0 .var "yi2", 31 0;
v0x55dbe121e490_0 .var "yr", 15 0;
v0x55dbe121e570_0 .var "yr1", 31 0;
v0x55dbe121e650_0 .var "yr2", 31 0;
v0x55dbe121e730_0 .var "yyi1", 15 0;
v0x55dbe121e810_0 .var "yyi2", 15 0;
v0x55dbe121e8f0_0 .var "yyr1", 15 0;
v0x55dbe121e9d0_0 .var "yyr2", 15 0;
TD_FFT_unit_sim.FFT_unit_inst.but.mulc ;
    %load/vec4 v0x55dbe1191d10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55dbe1191d10_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe121dd60_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55dbe1191d10_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe121dd60_0, 0, 16;
T_1.1 ;
    %load/vec4 v0x55dbe1191d10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55dbe1191d10_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe121dc80_0, 0, 16;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55dbe1191d10_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe121dc80_0, 0, 16;
T_1.3 ;
    %load/vec4 v0x55dbe121de20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x55dbe121de20_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe121e030_0, 0, 16;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55dbe121de20_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe121e030_0, 0, 16;
T_1.5 ;
    %load/vec4 v0x55dbe121de20_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x55dbe121de20_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe121df00_0, 0, 16;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x55dbe121de20_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe121df00_0, 0, 16;
T_1.7 ;
    %load/vec4 v0x55dbe121dd60_0;
    %pad/u 32;
    %load/vec4 v0x55dbe121e030_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe121e570_0, 0, 32;
    %load/vec4 v0x55dbe121dc80_0;
    %pad/u 32;
    %load/vec4 v0x55dbe121df00_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe121e650_0, 0, 32;
    %load/vec4 v0x55dbe121dd60_0;
    %pad/u 32;
    %load/vec4 v0x55dbe121df00_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe121e2d0_0, 0, 32;
    %load/vec4 v0x55dbe121dc80_0;
    %pad/u 32;
    %load/vec4 v0x55dbe121e030_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe121e3b0_0, 0, 32;
    %load/vec4 v0x55dbe1191d10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe121de20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x55dbe121e570_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe121e8f0_0, 0, 16;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x55dbe121e570_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe121e8f0_0, 0, 16;
T_1.9 ;
    %load/vec4 v0x55dbe1191d10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe121de20_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x55dbe121e650_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe121e9d0_0, 0, 16;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x55dbe121e650_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe121e9d0_0, 0, 16;
T_1.11 ;
    %load/vec4 v0x55dbe121e8f0_0;
    %load/vec4 v0x55dbe121e9d0_0;
    %sub;
    %store/vec4 v0x55dbe121e490_0, 0, 16;
    %load/vec4 v0x55dbe1191d10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe121de20_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x55dbe121e2d0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe121e730_0, 0, 16;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x55dbe121e2d0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe121e730_0, 0, 16;
T_1.13 ;
    %load/vec4 v0x55dbe1191d10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe121de20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x55dbe121e3b0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe121e810_0, 0, 16;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x55dbe121e3b0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe121e810_0, 0, 16;
T_1.15 ;
    %load/vec4 v0x55dbe121e730_0;
    %load/vec4 v0x55dbe121e810_0;
    %add;
    %store/vec4 v0x55dbe121e1f0_0, 0, 16;
    %load/vec4 v0x55dbe121e490_0;
    %load/vec4 v0x55dbe121e1f0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x55dbe11ecbb0 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x55dbe11de780;
 .timescale 0 0;
v0x55dbe121eab0_0 .var "a", 31 0;
v0x55dbe121eb90_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x55dbe11ecbb0
v0x55dbe121ed30_0 .var "yi", 15 0;
v0x55dbe121ee10_0 .var "yr", 15 0;
TD_FFT_unit_sim.FFT_unit_inst.but.subc ;
    %load/vec4 v0x55dbe121eab0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe121eb90_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x55dbe121ee10_0, 0, 16;
    %load/vec4 v0x55dbe121eab0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe121eb90_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x55dbe121ed30_0, 0, 16;
    %load/vec4 v0x55dbe121ee10_0;
    %load/vec4 v0x55dbe121ed30_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x55dbe121f570 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x55dbe11de060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x55dbe11b3fa0 .functor BUFZ 32, L_0x55dbe124ce10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbe121f840_0 .net *"_ivl_0", 31 0, L_0x55dbe124ce10;  1 drivers
v0x55dbe121f940_0 .net *"_ivl_2", 7 0, L_0x55dbe124ced0;  1 drivers
L_0x7f9f6f434060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe121fa20_0 .net *"_ivl_5", 1 0, L_0x7f9f6f434060;  1 drivers
v0x55dbe121fae0_0 .net "clk", 0 0, v0x55dbe1223330_0;  alias, 1 drivers
v0x55dbe121fba0_0 .net "data_in1", 31 0, L_0x55dbe124cc00;  alias, 1 drivers
v0x55dbe121fcb0_0 .net "data_in2", 31 0, L_0x55dbe124cd50;  alias, 1 drivers
v0x55dbe121fd50_0 .net "data_out", 31 0, L_0x55dbe11b3fa0;  alias, 1 drivers
v0x55dbe121fe10 .array "mem", 63 0, 31 0;
v0x55dbe121fed0_0 .net "nrst", 0 0, v0x55dbe12238c0_0;  alias, 1 drivers
v0x55dbe121ff90_0 .net "rden", 0 0, v0x55dbe1222750_0;  1 drivers
v0x55dbe1220050_0 .var "read_addr", 5 0;
v0x55dbe1220130_0 .net "wren", 0 0, v0x55dbe1222890_0;  1 drivers
v0x55dbe12201f0_0 .var "write_addr", 5 0;
v0x55dbe12202d0_0 .var "write_fin", 0 0;
E_0x55dbe10dbf70/0 .event negedge, v0x55dbe121fed0_0;
E_0x55dbe10dbf70/1 .event posedge, v0x55dbe121fae0_0;
E_0x55dbe10dbf70 .event/or E_0x55dbe10dbf70/0, E_0x55dbe10dbf70/1;
L_0x55dbe124ce10 .array/port v0x55dbe121fe10, L_0x55dbe124ced0;
L_0x55dbe124ced0 .concat [ 6 2 0 0], v0x55dbe1220050_0, L_0x7f9f6f434060;
S_0x55dbe1220470 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x55dbe11de060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x55dbe1220600 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x55dbe1220640 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x55dbe1220e50_0 .net "clk", 0 0, v0x55dbe1223330_0;  alias, 1 drivers
v0x55dbe1220f40_0 .net "data_in", 31 0, L_0x55dbe11cd9a0;  alias, 1 drivers
v0x55dbe1221000_0 .net "data_out1", 31 0, v0x55dbe12212c0_0;  alias, 1 drivers
v0x55dbe1221100_0 .net "data_out2", 31 0, v0x55dbe12212c0_32;  alias, 1 drivers
v0x55dbe12211d0_0 .net "nrst", 0 0, v0x55dbe12238c0_0;  alias, 1 drivers
v0x55dbe12212c0 .array "shreg", 63 0, 31 0;
E_0x55dbe110ba80 .event posedge, v0x55dbe121fae0_0;
S_0x55dbe1220870 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x55dbe1220470;
 .timescale 0 0;
v0x55dbe1220a70_0 .var/2s "i", 31 0;
S_0x55dbe1220b70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x55dbe1220470;
 .timescale 0 0;
v0x55dbe1220d70_0 .var/2s "i", 31 0;
S_0x55dbe11e8600 .scope module, "top_sim" "top_sim" 8 1;
 .timescale 0 0;
v0x55dbe124be80_0 .net *"_ivl_0", 15 0, L_0x55dbe124d570;  1 drivers
v0x55dbe124bf80_0 .net *"_ivl_2", 7 0, L_0x55dbe124d610;  1 drivers
L_0x7f9f6f434138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe124c060_0 .net *"_ivl_5", 1 0, L_0x7f9f6f434138;  1 drivers
L_0x7f9f6f434180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dbe124c120_0 .net/2u *"_ivl_6", 15 0, L_0x7f9f6f434180;  1 drivers
v0x55dbe124c200_0 .var "addr", 5 0;
v0x55dbe124c2e0_0 .var "clk", 0 0;
v0x55dbe124c380_0 .var "cnt", 5 0;
v0x55dbe124c460 .array "data", 63 0, 15 0;
v0x55dbe124c520_0 .net "data_in", 31 0, L_0x55dbe125d7b0;  1 drivers
v0x55dbe124c670_0 .net "data_out", 31 0, L_0x55dbe1262720;  1 drivers
v0x55dbe124c730_0 .net "is_out", 0 0, v0x55dbe1249380_0;  1 drivers
v0x55dbe124c7d0_0 .var "nrst", 0 0;
L_0x55dbe124d570 .array/port v0x55dbe124c460, L_0x55dbe124d610;
L_0x55dbe124d610 .concat [ 6 2 0 0], v0x55dbe124c200_0, L_0x7f9f6f434138;
L_0x55dbe125d7b0 .concat [ 16 16 0 0], L_0x7f9f6f434180, L_0x55dbe124d570;
S_0x55dbe1223ac0 .scope module, "top_inst" "top" 8 12, 9 1 0, S_0x55dbe11e8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /OUTPUT 1 "is_out";
L_0x7f9f6f434b58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55dbe12497e0_0 .net *"_ivl_102", 5 0, L_0x7f9f6f434b58;  1 drivers
v0x55dbe12498e0_0 .net *"_ivl_105", 6 0, L_0x55dbe125f7f0;  1 drivers
L_0x7f9f6f434be8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55dbe12499c0_0 .net *"_ivl_108", 4 0, L_0x7f9f6f434be8;  1 drivers
v0x55dbe1249a80_0 .net *"_ivl_111", 6 0, L_0x55dbe1260110;  1 drivers
L_0x7f9f6f434c78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55dbe1249b60_0 .net *"_ivl_114", 3 0, L_0x7f9f6f434c78;  1 drivers
v0x55dbe1249c90_0 .net *"_ivl_117", 6 0, L_0x55dbe1260a10;  1 drivers
L_0x7f9f6f434d08 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55dbe1249d70_0 .net *"_ivl_120", 2 0, L_0x7f9f6f434d08;  1 drivers
v0x55dbe1249e50_0 .net *"_ivl_123", 6 0, L_0x55dbe1261390;  1 drivers
L_0x7f9f6f434d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe1249f30_0 .net *"_ivl_126", 1 0, L_0x7f9f6f434d98;  1 drivers
v0x55dbe124a0a0_0 .net *"_ivl_99", 6 0, L_0x55dbe125ef00;  1 drivers
v0x55dbe124a180_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  1 drivers
v0x55dbe124a220_0 .var "cnt2", 0 0;
v0x55dbe124a2e0_0 .var "cnt3", 1 0;
v0x55dbe124a3c0_0 .var "cnt4", 2 0;
v0x55dbe124a4a0_0 .var "cnt5", 3 0;
v0x55dbe124a580_0 .var "cnt6", 4 0;
v0x55dbe124a660_0 .net "data_in", 31 0, L_0x55dbe125d7b0;  alias, 1 drivers
v0x55dbe124a720_0 .net "data_out", 31 0, L_0x55dbe1262720;  alias, 1 drivers
v0x55dbe124a7e0_0 .net "data_stage1", 31 0, L_0x55dbe1191b70;  1 drivers
v0x55dbe124a880_0 .net "data_stage2", 31 0, L_0x55dbe125eda0;  1 drivers
v0x55dbe124a9d0_0 .net "data_stage3", 31 0, L_0x55dbe125f690;  1 drivers
v0x55dbe124ab20_0 .net "data_stage4", 31 0, L_0x55dbe125ffb0;  1 drivers
v0x55dbe124ac70_0 .net "data_stage5", 31 0, L_0x55dbe12608b0;  1 drivers
v0x55dbe124adc0_0 .net "data_stage6", 31 0, L_0x55dbe12611f0;  1 drivers
v0x55dbe124ae80_0 .net "is_out", 0 0, v0x55dbe1249380_0;  alias, 1 drivers
v0x55dbe124af20_0 .net "is_out1", 0 0, v0x55dbe12297e0_0;  1 drivers
v0x55dbe124afc0_0 .net "is_out2", 0 0, v0x55dbe122f6c0_0;  1 drivers
v0x55dbe124b060_0 .net "is_out3", 0 0, v0x55dbe12357e0_0;  1 drivers
v0x55dbe124b130_0 .net "is_out4", 0 0, v0x55dbe123b740_0;  1 drivers
v0x55dbe124b200_0 .net "is_out5", 0 0, v0x55dbe1241750_0;  1 drivers
v0x55dbe124b2d0_0 .net "is_out6", 0 0, v0x55dbe1247950_0;  1 drivers
v0x55dbe124b3a0_0 .net "nrst", 0 0, v0x55dbe124c7d0_0;  1 drivers
v0x55dbe124b440_0 .var "nrst_ro", 0 0;
v0x55dbe124b720_0 .var "nrst_stage2", 0 0;
v0x55dbe124b7c0_0 .var "nrst_stage3", 0 0;
v0x55dbe124b860_0 .var "nrst_stage4", 0 0;
v0x55dbe124b900_0 .var "nrst_stage5", 0 0;
v0x55dbe124b9a0_0 .var "nrst_stage6", 0 0;
L_0x7f9f6f4341c8 .functor BUFT 1, C4<00001000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40 .array "w", 31 0;
v0x55dbe124ba40_0 .net v0x55dbe124ba40 0, 31 0, L_0x7f9f6f4341c8; 1 drivers
L_0x7f9f6f434210 .functor BUFT 1, C4<00000000000000000000100000000000>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_1 .net v0x55dbe124ba40 1, 31 0, L_0x7f9f6f434210; 1 drivers
L_0x7f9f6f434258 .functor BUFT 1, C4<00000101101010000000010110101000>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_2 .net v0x55dbe124ba40 2, 31 0, L_0x7f9f6f434258; 1 drivers
L_0x7f9f6f4342a0 .functor BUFT 1, C4<11111010010110000000010110101000>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_3 .net v0x55dbe124ba40 3, 31 0, L_0x7f9f6f4342a0; 1 drivers
L_0x7f9f6f4342e8 .functor BUFT 1, C4<00000111011001000000001100010000>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_4 .net v0x55dbe124ba40 4, 31 0, L_0x7f9f6f4342e8; 1 drivers
L_0x7f9f6f434330 .functor BUFT 1, C4<11111100111100000000011101100100>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_5 .net v0x55dbe124ba40 5, 31 0, L_0x7f9f6f434330; 1 drivers
L_0x7f9f6f434378 .functor BUFT 1, C4<00000011000100000000011101100100>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_6 .net v0x55dbe124ba40 6, 31 0, L_0x7f9f6f434378; 1 drivers
L_0x7f9f6f4343c0 .functor BUFT 1, C4<11111000100111000000001100010000>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_7 .net v0x55dbe124ba40 7, 31 0, L_0x7f9f6f4343c0; 1 drivers
L_0x7f9f6f434408 .functor BUFT 1, C4<00000111110110010000000110010000>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_8 .net v0x55dbe124ba40 8, 31 0, L_0x7f9f6f434408; 1 drivers
L_0x7f9f6f434450 .functor BUFT 1, C4<11111110011100000000011111011001>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_9 .net v0x55dbe124ba40 9, 31 0, L_0x7f9f6f434450; 1 drivers
L_0x7f9f6f434498 .functor BUFT 1, C4<00000100011100100000011010100111>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_10 .net v0x55dbe124ba40 10, 31 0, L_0x7f9f6f434498; 1 drivers
L_0x7f9f6f4344e0 .functor BUFT 1, C4<11111001010110010000010001110010>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_11 .net v0x55dbe124ba40 11, 31 0, L_0x7f9f6f4344e0; 1 drivers
L_0x7f9f6f434528 .functor BUFT 1, C4<00000110101001110000010001110010>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_12 .net v0x55dbe124ba40 12, 31 0, L_0x7f9f6f434528; 1 drivers
L_0x7f9f6f434570 .functor BUFT 1, C4<11111011100011100000011010100111>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_13 .net v0x55dbe124ba40 13, 31 0, L_0x7f9f6f434570; 1 drivers
L_0x7f9f6f4345b8 .functor BUFT 1, C4<00000001100100000000011111011001>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_14 .net v0x55dbe124ba40 14, 31 0, L_0x7f9f6f4345b8; 1 drivers
L_0x7f9f6f434600 .functor BUFT 1, C4<11111000001001110000000110010000>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_15 .net v0x55dbe124ba40 15, 31 0, L_0x7f9f6f434600; 1 drivers
L_0x7f9f6f434648 .functor BUFT 1, C4<00000111111101100000000011001001>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_16 .net v0x55dbe124ba40 16, 31 0, L_0x7f9f6f434648; 1 drivers
L_0x7f9f6f434690 .functor BUFT 1, C4<11111111001101110000011111110110>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_17 .net v0x55dbe124ba40 17, 31 0, L_0x7f9f6f434690; 1 drivers
L_0x7f9f6f4346d8 .functor BUFT 1, C4<00000101000100110000011000101111>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_18 .net v0x55dbe124ba40 18, 31 0, L_0x7f9f6f4346d8; 1 drivers
L_0x7f9f6f434720 .functor BUFT 1, C4<11111001110100010000010100010011>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_19 .net v0x55dbe124ba40 19, 31 0, L_0x7f9f6f434720; 1 drivers
L_0x7f9f6f434768 .functor BUFT 1, C4<00000111000011100000001111000101>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_20 .net v0x55dbe124ba40 20, 31 0, L_0x7f9f6f434768; 1 drivers
L_0x7f9f6f4347b0 .functor BUFT 1, C4<11111100001110110000011100001110>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_21 .net v0x55dbe124ba40 21, 31 0, L_0x7f9f6f4347b0; 1 drivers
L_0x7f9f6f4347f8 .functor BUFT 1, C4<00000010010100110000011110101000>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_22 .net v0x55dbe124ba40 22, 31 0, L_0x7f9f6f4347f8; 1 drivers
L_0x7f9f6f434840 .functor BUFT 1, C4<11111000010110000000001001010011>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_23 .net v0x55dbe124ba40 23, 31 0, L_0x7f9f6f434840; 1 drivers
L_0x7f9f6f434888 .functor BUFT 1, C4<00000111101010000000001001010011>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_24 .net v0x55dbe124ba40 24, 31 0, L_0x7f9f6f434888; 1 drivers
L_0x7f9f6f4348d0 .functor BUFT 1, C4<11111101101011010000011110101000>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_25 .net v0x55dbe124ba40 25, 31 0, L_0x7f9f6f4348d0; 1 drivers
L_0x7f9f6f434918 .functor BUFT 1, C4<00000011110001010000011100001110>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_26 .net v0x55dbe124ba40 26, 31 0, L_0x7f9f6f434918; 1 drivers
L_0x7f9f6f434960 .functor BUFT 1, C4<11111000111100100000001111000101>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_27 .net v0x55dbe124ba40 27, 31 0, L_0x7f9f6f434960; 1 drivers
L_0x7f9f6f4349a8 .functor BUFT 1, C4<00000110001011110000010100010011>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_28 .net v0x55dbe124ba40 28, 31 0, L_0x7f9f6f4349a8; 1 drivers
L_0x7f9f6f4349f0 .functor BUFT 1, C4<11111010111011010000011000101111>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_29 .net v0x55dbe124ba40 29, 31 0, L_0x7f9f6f4349f0; 1 drivers
L_0x7f9f6f434a38 .functor BUFT 1, C4<00000000110010010000011111110110>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_30 .net v0x55dbe124ba40 30, 31 0, L_0x7f9f6f434a38; 1 drivers
L_0x7f9f6f434a80 .functor BUFT 1, C4<11111000000010100000000011001001>, C4<0>, C4<0>, C4<0>;
v0x55dbe124ba40_31 .net v0x55dbe124ba40 31, 31 0, L_0x7f9f6f434a80; 1 drivers
L_0x55dbe125ee60 .array/port v0x55dbe124ba40, L_0x55dbe125ef00;
L_0x55dbe125ef00 .concat [ 1 6 0 0], v0x55dbe124a220_0, L_0x7f9f6f434b58;
L_0x55dbe125f750 .array/port v0x55dbe124ba40, L_0x55dbe125f7f0;
L_0x55dbe125f7f0 .concat [ 2 5 0 0], v0x55dbe124a2e0_0, L_0x7f9f6f434be8;
L_0x55dbe1260070 .array/port v0x55dbe124ba40, L_0x55dbe1260110;
L_0x55dbe1260110 .concat [ 3 4 0 0], v0x55dbe124a3c0_0, L_0x7f9f6f434c78;
L_0x55dbe1260970 .array/port v0x55dbe124ba40, L_0x55dbe1260a10;
L_0x55dbe1260a10 .concat [ 4 3 0 0], v0x55dbe124a4a0_0, L_0x7f9f6f434d08;
L_0x55dbe12612f0 .array/port v0x55dbe124ba40, L_0x55dbe1261390;
L_0x55dbe1261390 .concat [ 5 2 0 0], v0x55dbe124a580_0, L_0x7f9f6f434d98;
S_0x55dbe1223cc0 .scope module, "fft_unit1" "FFT_unit" 9 50, 4 1 0, S_0x55dbe1223ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x55dbe1229010_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe1229120_0 .var "cnt", 5 0;
v0x55dbe1229200_0 .net "data_in", 31 0, L_0x55dbe125d7b0;  alias, 1 drivers
v0x55dbe12292a0_0 .net "data_out", 31 0, L_0x55dbe1191b70;  alias, 1 drivers
v0x55dbe12284b0_0 .array/port v0x55dbe12284b0, 0;
v0x55dbe1229370_0 .net "data_out1", 31 0, v0x55dbe12284b0_0;  1 drivers
v0x55dbe12284b0_32 .array/port v0x55dbe12284b0, 32;
v0x55dbe12294b0_0 .net "data_out2", 31 0, v0x55dbe12284b0_32;  1 drivers
v0x55dbe12295c0_0 .net "data_out3", 31 0, L_0x55dbe125e410;  1 drivers
v0x55dbe12296d0_0 .net "data_out4", 31 0, L_0x55dbe125e540;  1 drivers
v0x55dbe12297e0_0 .var "is_out", 0 0;
v0x55dbe12298a0_0 .net "nrst", 0 0, v0x55dbe124c7d0_0;  alias, 1 drivers
v0x55dbe1229940_0 .var "rden", 0 0;
v0x55dbe12299e0_0 .net "w", 31 0, L_0x7f9f6f4341c8;  alias, 1 drivers
v0x55dbe1229a80_0 .var "wren", 0 0;
S_0x55dbe1223f60 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x55dbe1223cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x55dbe1226050_0 .net "W", 31 0, L_0x7f9f6f4341c8;  alias, 1 drivers
v0x55dbe1226150_0 .net "x0", 31 0, v0x55dbe12284b0_0;  alias, 1 drivers
v0x55dbe1226230_0 .net "x1", 31 0, v0x55dbe12284b0_32;  alias, 1 drivers
v0x55dbe12262f0_0 .net "x11", 31 0, L_0x55dbe125e2b0;  1 drivers
v0x55dbe12263d0_0 .net "y0", 31 0, L_0x55dbe125e410;  alias, 1 drivers
v0x55dbe1226500_0 .net "y1", 31 0, L_0x55dbe125e540;  alias, 1 drivers
L_0x55dbe125e2b0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit1.but.mulc, 32, v0x55dbe12284b0_32, L_0x7f9f6f4341c8 (v0x55dbe1224a10_0, v0x55dbe1224c90_0) S_0x55dbe1224810;
L_0x55dbe125e410 .ufunc/vec4 TD_top_sim.top_inst.fft_unit1.but.addc, 32, v0x55dbe12284b0_0, L_0x55dbe125e2b0 (v0x55dbe1224360_0, v0x55dbe1224540_0) S_0x55dbe1224160;
L_0x55dbe125e540 .ufunc/vec4 TD_top_sim.top_inst.fft_unit1.but.subc, 32, v0x55dbe12284b0_0, L_0x55dbe125e2b0 (v0x55dbe1225bc0_0, v0x55dbe1225ca0_0) S_0x55dbe1225a30;
S_0x55dbe1224160 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x55dbe1223f60;
 .timescale 0 0;
v0x55dbe1224360_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x55dbe1224160
v0x55dbe1224540_0 .var "b", 31 0;
v0x55dbe1224600_0 .var "yi", 15 0;
v0x55dbe12246e0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit1.but.addc ;
    %load/vec4 v0x55dbe1224360_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe1224540_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x55dbe12246e0_0, 0, 16;
    %load/vec4 v0x55dbe1224360_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe1224540_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x55dbe1224600_0, 0, 16;
    %load/vec4 v0x55dbe12246e0_0;
    %load/vec4 v0x55dbe1224600_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x55dbe1224810 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x55dbe1223f60;
 .timescale 0 0;
v0x55dbe1224a10_0 .var "a", 31 0;
v0x55dbe1224af0_0 .var "ai", 15 0;
v0x55dbe1224bd0_0 .var "ar", 15 0;
v0x55dbe1224c90_0 .var "b", 31 0;
v0x55dbe1224d70_0 .var "bi", 15 0;
v0x55dbe1224ea0_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x55dbe1224810
v0x55dbe1225060_0 .var "yi", 15 0;
v0x55dbe1225140_0 .var "yi1", 31 0;
v0x55dbe1225220_0 .var "yi2", 31 0;
v0x55dbe1225300_0 .var "yr", 15 0;
v0x55dbe12253e0_0 .var "yr1", 31 0;
v0x55dbe12254c0_0 .var "yr2", 31 0;
v0x55dbe12255a0_0 .var "yyi1", 15 0;
v0x55dbe1225680_0 .var "yyi2", 15 0;
v0x55dbe1225760_0 .var "yyr1", 15 0;
v0x55dbe1225840_0 .var "yyr2", 15 0;
TD_top_sim.top_inst.fft_unit1.but.mulc ;
    %load/vec4 v0x55dbe1224a10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %load/vec4 v0x55dbe1224a10_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe1224bd0_0, 0, 16;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x55dbe1224a10_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1224bd0_0, 0, 16;
T_4.17 ;
    %load/vec4 v0x55dbe1224a10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %load/vec4 v0x55dbe1224a10_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe1224af0_0, 0, 16;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0x55dbe1224a10_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1224af0_0, 0, 16;
T_4.19 ;
    %load/vec4 v0x55dbe1224c90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %load/vec4 v0x55dbe1224c90_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe1224ea0_0, 0, 16;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x55dbe1224c90_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1224ea0_0, 0, 16;
T_4.21 ;
    %load/vec4 v0x55dbe1224c90_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.22, 4;
    %load/vec4 v0x55dbe1224c90_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe1224d70_0, 0, 16;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v0x55dbe1224c90_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1224d70_0, 0, 16;
T_4.23 ;
    %load/vec4 v0x55dbe1224bd0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1224ea0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe12253e0_0, 0, 32;
    %load/vec4 v0x55dbe1224af0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1224d70_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe12254c0_0, 0, 32;
    %load/vec4 v0x55dbe1224bd0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1224d70_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1225140_0, 0, 32;
    %load/vec4 v0x55dbe1224af0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1224ea0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1225220_0, 0, 32;
    %load/vec4 v0x55dbe1224a10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe1224c90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v0x55dbe12253e0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe1225760_0, 0, 16;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v0x55dbe12253e0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe1225760_0, 0, 16;
T_4.25 ;
    %load/vec4 v0x55dbe1224a10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe1224c90_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.26, 4;
    %load/vec4 v0x55dbe12254c0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe1225840_0, 0, 16;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x55dbe12254c0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe1225840_0, 0, 16;
T_4.27 ;
    %load/vec4 v0x55dbe1225760_0;
    %load/vec4 v0x55dbe1225840_0;
    %sub;
    %store/vec4 v0x55dbe1225300_0, 0, 16;
    %load/vec4 v0x55dbe1224a10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe1224c90_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.28, 4;
    %load/vec4 v0x55dbe1225140_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe12255a0_0, 0, 16;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x55dbe1225140_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe12255a0_0, 0, 16;
T_4.29 ;
    %load/vec4 v0x55dbe1224a10_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe1224c90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.30, 4;
    %load/vec4 v0x55dbe1225220_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe1225680_0, 0, 16;
    %jmp T_4.31;
T_4.30 ;
    %load/vec4 v0x55dbe1225220_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe1225680_0, 0, 16;
T_4.31 ;
    %load/vec4 v0x55dbe12255a0_0;
    %load/vec4 v0x55dbe1225680_0;
    %add;
    %store/vec4 v0x55dbe1225060_0, 0, 16;
    %load/vec4 v0x55dbe1225300_0;
    %load/vec4 v0x55dbe1225060_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x55dbe1225a30 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x55dbe1223f60;
 .timescale 0 0;
v0x55dbe1225bc0_0 .var "a", 31 0;
v0x55dbe1225ca0_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x55dbe1225a30
v0x55dbe1225e40_0 .var "yi", 15 0;
v0x55dbe1225f20_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit1.but.subc ;
    %load/vec4 v0x55dbe1225bc0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe1225ca0_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x55dbe1225f20_0, 0, 16;
    %load/vec4 v0x55dbe1225bc0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe1225ca0_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x55dbe1225e40_0, 0, 16;
    %load/vec4 v0x55dbe1225f20_0;
    %load/vec4 v0x55dbe1225e40_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x55dbe1226680 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x55dbe1223cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x55dbe1191b70 .functor BUFZ 32, L_0x55dbe125e5e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbe1226990_0 .net *"_ivl_0", 31 0, L_0x55dbe125e5e0;  1 drivers
v0x55dbe1226a90_0 .net *"_ivl_2", 7 0, L_0x55dbe125e6b0;  1 drivers
L_0x7f9f6f434ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe1226b70_0 .net *"_ivl_5", 1 0, L_0x7f9f6f434ac8;  1 drivers
v0x55dbe1226c30_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe1226cf0_0 .net "data_in1", 31 0, L_0x55dbe125e410;  alias, 1 drivers
v0x55dbe1226e00_0 .net "data_in2", 31 0, L_0x55dbe125e540;  alias, 1 drivers
v0x55dbe1226ed0_0 .net "data_out", 31 0, L_0x55dbe1191b70;  alias, 1 drivers
v0x55dbe1226f90 .array "mem", 63 0, 31 0;
v0x55dbe1227050_0 .net "nrst", 0 0, v0x55dbe124c7d0_0;  alias, 1 drivers
v0x55dbe1227110_0 .net "rden", 0 0, v0x55dbe1229940_0;  1 drivers
v0x55dbe12271d0_0 .var "read_addr", 5 0;
v0x55dbe12272b0_0 .net "wren", 0 0, v0x55dbe1229a80_0;  1 drivers
v0x55dbe1227370_0 .var "write_addr", 5 0;
v0x55dbe1227450_0 .var "write_fin", 0 0;
E_0x55dbe1226930/0 .event negedge, v0x55dbe1227050_0;
E_0x55dbe1226930/1 .event posedge, v0x55dbe1226c30_0;
E_0x55dbe1226930 .event/or E_0x55dbe1226930/0, E_0x55dbe1226930/1;
L_0x55dbe125e5e0 .array/port v0x55dbe1226f90, L_0x55dbe125e6b0;
L_0x55dbe125e6b0 .concat [ 6 2 0 0], v0x55dbe12271d0_0, L_0x7f9f6f434ac8;
S_0x55dbe1227630 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x55dbe1223cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x55dbe12277f0 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x55dbe1227830 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x55dbe1228040_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe1228130_0 .net "data_in", 31 0, L_0x55dbe125d7b0;  alias, 1 drivers
v0x55dbe12281f0_0 .net "data_out1", 31 0, v0x55dbe12284b0_0;  alias, 1 drivers
v0x55dbe12282f0_0 .net "data_out2", 31 0, v0x55dbe12284b0_32;  alias, 1 drivers
v0x55dbe12283c0_0 .net "nrst", 0 0, v0x55dbe124c7d0_0;  alias, 1 drivers
v0x55dbe12284b0 .array "shreg", 63 0, 31 0;
E_0x55dbe1215440 .event posedge, v0x55dbe1226c30_0;
S_0x55dbe1227a60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x55dbe1227630;
 .timescale 0 0;
v0x55dbe1227c60_0 .var/2s "i", 31 0;
S_0x55dbe1227d60 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x55dbe1227630;
 .timescale 0 0;
v0x55dbe1227f60_0 .var/2s "i", 31 0;
S_0x55dbe1229be0 .scope module, "fft_unit2" "FFT_unit" 9 58, 4 1 0, S_0x55dbe1223ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x55dbe122ef20_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe122efe0_0 .var "cnt", 5 0;
v0x55dbe122f0c0_0 .net "data_in", 31 0, L_0x55dbe1191b70;  alias, 1 drivers
v0x55dbe122f160_0 .net "data_out", 31 0, L_0x55dbe125eda0;  alias, 1 drivers
v0x55dbe122e3c0_0 .array/port v0x55dbe122e3c0, 0;
v0x55dbe122f250_0 .net "data_out1", 31 0, v0x55dbe122e3c0_0;  1 drivers
v0x55dbe122e3c0_32 .array/port v0x55dbe122e3c0, 32;
v0x55dbe122f390_0 .net "data_out2", 31 0, v0x55dbe122e3c0_32;  1 drivers
v0x55dbe122f4a0_0 .net "data_out3", 31 0, L_0x55dbe125e9c0;  1 drivers
v0x55dbe122f5b0_0 .net "data_out4", 31 0, L_0x55dbe125eaf0;  1 drivers
v0x55dbe122f6c0_0 .var "is_out", 0 0;
v0x55dbe122f810_0 .net "nrst", 0 0, v0x55dbe124b720_0;  1 drivers
v0x55dbe122f8b0_0 .var "rden", 0 0;
v0x55dbe122f950_0 .net "w", 31 0, L_0x55dbe125ee60;  1 drivers
v0x55dbe122f9f0_0 .var "wren", 0 0;
S_0x55dbe1229e80 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x55dbe1229be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x55dbe122bfe0_0 .net "W", 31 0, L_0x55dbe125ee60;  alias, 1 drivers
v0x55dbe122c0e0_0 .net "x0", 31 0, v0x55dbe122e3c0_0;  alias, 1 drivers
v0x55dbe122c1c0_0 .net "x1", 31 0, v0x55dbe122e3c0_32;  alias, 1 drivers
v0x55dbe122c280_0 .net "x11", 31 0, L_0x55dbe125e860;  1 drivers
v0x55dbe122c360_0 .net "y0", 31 0, L_0x55dbe125e9c0;  alias, 1 drivers
v0x55dbe122c490_0 .net "y1", 31 0, L_0x55dbe125eaf0;  alias, 1 drivers
L_0x55dbe125e860 .ufunc/vec4 TD_top_sim.top_inst.fft_unit2.but.mulc, 32, v0x55dbe122e3c0_32, L_0x55dbe125ee60 (v0x55dbe122a910_0, v0x55dbe122ab90_0) S_0x55dbe122a710;
L_0x55dbe125e9c0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit2.but.addc, 32, v0x55dbe122e3c0_0, L_0x55dbe125e860 (v0x55dbe122a260_0, v0x55dbe122a440_0) S_0x55dbe122a060;
L_0x55dbe125eaf0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit2.but.subc, 32, v0x55dbe122e3c0_0, L_0x55dbe125e860 (v0x55dbe122bb50_0, v0x55dbe122bc30_0) S_0x55dbe122b9c0;
S_0x55dbe122a060 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x55dbe1229e80;
 .timescale 0 0;
v0x55dbe122a260_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x55dbe122a060
v0x55dbe122a440_0 .var "b", 31 0;
v0x55dbe122a500_0 .var "yi", 15 0;
v0x55dbe122a5e0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit2.but.addc ;
    %load/vec4 v0x55dbe122a260_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe122a440_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x55dbe122a5e0_0, 0, 16;
    %load/vec4 v0x55dbe122a260_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe122a440_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x55dbe122a500_0, 0, 16;
    %load/vec4 v0x55dbe122a5e0_0;
    %load/vec4 v0x55dbe122a500_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x55dbe122a710 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x55dbe1229e80;
 .timescale 0 0;
v0x55dbe122a910_0 .var "a", 31 0;
v0x55dbe122a9f0_0 .var "ai", 15 0;
v0x55dbe122aad0_0 .var "ar", 15 0;
v0x55dbe122ab90_0 .var "b", 31 0;
v0x55dbe122ac70_0 .var "bi", 15 0;
v0x55dbe122ada0_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x55dbe122a710
v0x55dbe122af60_0 .var "yi", 15 0;
v0x55dbe122b040_0 .var "yi1", 31 0;
v0x55dbe122b1b0_0 .var "yi2", 31 0;
v0x55dbe122b290_0 .var "yr", 15 0;
v0x55dbe122b370_0 .var "yr1", 31 0;
v0x55dbe122b450_0 .var "yr2", 31 0;
v0x55dbe122b530_0 .var "yyi1", 15 0;
v0x55dbe122b610_0 .var "yyi2", 15 0;
v0x55dbe122b6f0_0 .var "yyr1", 15 0;
v0x55dbe122b7d0_0 .var "yyr2", 15 0;
TD_top_sim.top_inst.fft_unit2.but.mulc ;
    %load/vec4 v0x55dbe122a910_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.32, 4;
    %load/vec4 v0x55dbe122a910_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe122aad0_0, 0, 16;
    %jmp T_7.33;
T_7.32 ;
    %load/vec4 v0x55dbe122a910_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe122aad0_0, 0, 16;
T_7.33 ;
    %load/vec4 v0x55dbe122a910_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.34, 4;
    %load/vec4 v0x55dbe122a910_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe122a9f0_0, 0, 16;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x55dbe122a910_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe122a9f0_0, 0, 16;
T_7.35 ;
    %load/vec4 v0x55dbe122ab90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.36, 4;
    %load/vec4 v0x55dbe122ab90_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe122ada0_0, 0, 16;
    %jmp T_7.37;
T_7.36 ;
    %load/vec4 v0x55dbe122ab90_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe122ada0_0, 0, 16;
T_7.37 ;
    %load/vec4 v0x55dbe122ab90_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.38, 4;
    %load/vec4 v0x55dbe122ab90_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe122ac70_0, 0, 16;
    %jmp T_7.39;
T_7.38 ;
    %load/vec4 v0x55dbe122ab90_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe122ac70_0, 0, 16;
T_7.39 ;
    %load/vec4 v0x55dbe122aad0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe122ada0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe122b370_0, 0, 32;
    %load/vec4 v0x55dbe122a9f0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe122ac70_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe122b450_0, 0, 32;
    %load/vec4 v0x55dbe122aad0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe122ac70_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe122b040_0, 0, 32;
    %load/vec4 v0x55dbe122a9f0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe122ada0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe122b1b0_0, 0, 32;
    %load/vec4 v0x55dbe122a910_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe122ab90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.40, 4;
    %load/vec4 v0x55dbe122b370_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe122b6f0_0, 0, 16;
    %jmp T_7.41;
T_7.40 ;
    %load/vec4 v0x55dbe122b370_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe122b6f0_0, 0, 16;
T_7.41 ;
    %load/vec4 v0x55dbe122a910_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe122ab90_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.42, 4;
    %load/vec4 v0x55dbe122b450_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe122b7d0_0, 0, 16;
    %jmp T_7.43;
T_7.42 ;
    %load/vec4 v0x55dbe122b450_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe122b7d0_0, 0, 16;
T_7.43 ;
    %load/vec4 v0x55dbe122b6f0_0;
    %load/vec4 v0x55dbe122b7d0_0;
    %sub;
    %store/vec4 v0x55dbe122b290_0, 0, 16;
    %load/vec4 v0x55dbe122a910_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe122ab90_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.44, 4;
    %load/vec4 v0x55dbe122b040_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe122b530_0, 0, 16;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v0x55dbe122b040_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe122b530_0, 0, 16;
T_7.45 ;
    %load/vec4 v0x55dbe122a910_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe122ab90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.46, 4;
    %load/vec4 v0x55dbe122b1b0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe122b610_0, 0, 16;
    %jmp T_7.47;
T_7.46 ;
    %load/vec4 v0x55dbe122b1b0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe122b610_0, 0, 16;
T_7.47 ;
    %load/vec4 v0x55dbe122b530_0;
    %load/vec4 v0x55dbe122b610_0;
    %add;
    %store/vec4 v0x55dbe122af60_0, 0, 16;
    %load/vec4 v0x55dbe122b290_0;
    %load/vec4 v0x55dbe122af60_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x55dbe122b9c0 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x55dbe1229e80;
 .timescale 0 0;
v0x55dbe122bb50_0 .var "a", 31 0;
v0x55dbe122bc30_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x55dbe122b9c0
v0x55dbe122bdd0_0 .var "yi", 15 0;
v0x55dbe122beb0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit2.but.subc ;
    %load/vec4 v0x55dbe122bb50_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe122bc30_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x55dbe122beb0_0, 0, 16;
    %load/vec4 v0x55dbe122bb50_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe122bc30_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x55dbe122bdd0_0, 0, 16;
    %load/vec4 v0x55dbe122beb0_0;
    %load/vec4 v0x55dbe122bdd0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x55dbe122c610 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x55dbe1229be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x55dbe125eda0 .functor BUFZ 32, L_0x55dbe125eb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbe122c960_0 .net *"_ivl_0", 31 0, L_0x55dbe125eb90;  1 drivers
v0x55dbe122ca60_0 .net *"_ivl_2", 7 0, L_0x55dbe125ec30;  1 drivers
L_0x7f9f6f434b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe122cb40_0 .net *"_ivl_5", 1 0, L_0x7f9f6f434b10;  1 drivers
v0x55dbe122cc00_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe122cca0_0 .net "data_in1", 31 0, L_0x55dbe125e9c0;  alias, 1 drivers
v0x55dbe122cdb0_0 .net "data_in2", 31 0, L_0x55dbe125eaf0;  alias, 1 drivers
v0x55dbe122ce80_0 .net "data_out", 31 0, L_0x55dbe125eda0;  alias, 1 drivers
v0x55dbe122cf40 .array "mem", 63 0, 31 0;
v0x55dbe122d000_0 .net "nrst", 0 0, v0x55dbe124b720_0;  alias, 1 drivers
v0x55dbe122d0c0_0 .net "rden", 0 0, v0x55dbe122f8b0_0;  1 drivers
v0x55dbe122d180_0 .var "read_addr", 5 0;
v0x55dbe122d260_0 .net "wren", 0 0, v0x55dbe122f9f0_0;  1 drivers
v0x55dbe122d320_0 .var "write_addr", 5 0;
v0x55dbe122d400_0 .var "write_fin", 0 0;
E_0x55dbe122c900/0 .event negedge, v0x55dbe122d000_0;
E_0x55dbe122c900/1 .event posedge, v0x55dbe1226c30_0;
E_0x55dbe122c900 .event/or E_0x55dbe122c900/0, E_0x55dbe122c900/1;
L_0x55dbe125eb90 .array/port v0x55dbe122cf40, L_0x55dbe125ec30;
L_0x55dbe125ec30 .concat [ 6 2 0 0], v0x55dbe122d180_0, L_0x7f9f6f434b10;
S_0x55dbe122d5e0 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x55dbe1229be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x55dbe122d7a0 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x55dbe122d7e0 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x55dbe122dfb0_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe122e070_0 .net "data_in", 31 0, L_0x55dbe1191b70;  alias, 1 drivers
v0x55dbe122e130_0 .net "data_out1", 31 0, v0x55dbe122e3c0_0;  alias, 1 drivers
v0x55dbe122e200_0 .net "data_out2", 31 0, v0x55dbe122e3c0_32;  alias, 1 drivers
v0x55dbe122e2d0_0 .net "nrst", 0 0, v0x55dbe124b720_0;  alias, 1 drivers
v0x55dbe122e3c0 .array "shreg", 63 0, 31 0;
S_0x55dbe122d9f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x55dbe122d5e0;
 .timescale 0 0;
v0x55dbe122dbd0_0 .var/2s "i", 31 0;
S_0x55dbe122dcd0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x55dbe122d5e0;
 .timescale 0 0;
v0x55dbe122ded0_0 .var/2s "i", 31 0;
S_0x55dbe122fb10 .scope module, "fft_unit3" "FFT_unit" 9 66, 4 1 0, S_0x55dbe1223ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x55dbe1234f30_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe1235100_0 .var "cnt", 5 0;
v0x55dbe12351e0_0 .net "data_in", 31 0, L_0x55dbe125eda0;  alias, 1 drivers
v0x55dbe1235280_0 .net "data_out", 31 0, L_0x55dbe125f690;  alias, 1 drivers
v0x55dbe12343d0_0 .array/port v0x55dbe12343d0, 0;
v0x55dbe1235370_0 .net "data_out1", 31 0, v0x55dbe12343d0_0;  1 drivers
v0x55dbe12343d0_32 .array/port v0x55dbe12343d0, 32;
v0x55dbe12354b0_0 .net "data_out2", 31 0, v0x55dbe12343d0_32;  1 drivers
v0x55dbe12355c0_0 .net "data_out3", 31 0, L_0x55dbe125f2b0;  1 drivers
v0x55dbe12356d0_0 .net "data_out4", 31 0, L_0x55dbe125f3e0;  1 drivers
v0x55dbe12357e0_0 .var "is_out", 0 0;
v0x55dbe12358a0_0 .net "nrst", 0 0, v0x55dbe124b7c0_0;  1 drivers
v0x55dbe1235940_0 .var "rden", 0 0;
v0x55dbe12359e0_0 .net "w", 31 0, L_0x55dbe125f750;  1 drivers
v0x55dbe1235a80_0 .var "wren", 0 0;
S_0x55dbe122fd90 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x55dbe122fb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x55dbe1231f20_0 .net "W", 31 0, L_0x55dbe125f750;  alias, 1 drivers
v0x55dbe1232020_0 .net "x0", 31 0, v0x55dbe12343d0_0;  alias, 1 drivers
v0x55dbe1232100_0 .net "x1", 31 0, v0x55dbe12343d0_32;  alias, 1 drivers
v0x55dbe12321c0_0 .net "x11", 31 0, L_0x55dbe125f150;  1 drivers
v0x55dbe12322a0_0 .net "y0", 31 0, L_0x55dbe125f2b0;  alias, 1 drivers
v0x55dbe12323d0_0 .net "y1", 31 0, L_0x55dbe125f3e0;  alias, 1 drivers
L_0x55dbe125f150 .ufunc/vec4 TD_top_sim.top_inst.fft_unit3.but.mulc, 32, v0x55dbe12343d0_32, L_0x55dbe125f750 (v0x55dbe1230820_0, v0x55dbe1230aa0_0) S_0x55dbe1230620;
L_0x55dbe125f2b0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit3.but.addc, 32, v0x55dbe12343d0_0, L_0x55dbe125f150 (v0x55dbe1230170_0, v0x55dbe1230350_0) S_0x55dbe122ff70;
L_0x55dbe125f3e0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit3.but.subc, 32, v0x55dbe12343d0_0, L_0x55dbe125f150 (v0x55dbe1231a60_0, v0x55dbe1231b40_0) S_0x55dbe12318d0;
S_0x55dbe122ff70 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x55dbe122fd90;
 .timescale 0 0;
v0x55dbe1230170_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x55dbe122ff70
v0x55dbe1230350_0 .var "b", 31 0;
v0x55dbe1230410_0 .var "yi", 15 0;
v0x55dbe12304f0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit3.but.addc ;
    %load/vec4 v0x55dbe1230170_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe1230350_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x55dbe12304f0_0, 0, 16;
    %load/vec4 v0x55dbe1230170_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe1230350_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x55dbe1230410_0, 0, 16;
    %load/vec4 v0x55dbe12304f0_0;
    %load/vec4 v0x55dbe1230410_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x55dbe1230620 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x55dbe122fd90;
 .timescale 0 0;
v0x55dbe1230820_0 .var "a", 31 0;
v0x55dbe1230900_0 .var "ai", 15 0;
v0x55dbe12309e0_0 .var "ar", 15 0;
v0x55dbe1230aa0_0 .var "b", 31 0;
v0x55dbe1230b80_0 .var "bi", 15 0;
v0x55dbe1230cb0_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x55dbe1230620
v0x55dbe1230e70_0 .var "yi", 15 0;
v0x55dbe1230f50_0 .var "yi1", 31 0;
v0x55dbe12310c0_0 .var "yi2", 31 0;
v0x55dbe12311a0_0 .var "yr", 15 0;
v0x55dbe1231280_0 .var "yr1", 31 0;
v0x55dbe1231360_0 .var "yr2", 31 0;
v0x55dbe1231440_0 .var "yyi1", 15 0;
v0x55dbe1231520_0 .var "yyi2", 15 0;
v0x55dbe1231600_0 .var "yyr1", 15 0;
v0x55dbe12316e0_0 .var "yyr2", 15 0;
TD_top_sim.top_inst.fft_unit3.but.mulc ;
    %load/vec4 v0x55dbe1230820_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.48, 4;
    %load/vec4 v0x55dbe1230820_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe12309e0_0, 0, 16;
    %jmp T_10.49;
T_10.48 ;
    %load/vec4 v0x55dbe1230820_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe12309e0_0, 0, 16;
T_10.49 ;
    %load/vec4 v0x55dbe1230820_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.50, 4;
    %load/vec4 v0x55dbe1230820_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe1230900_0, 0, 16;
    %jmp T_10.51;
T_10.50 ;
    %load/vec4 v0x55dbe1230820_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1230900_0, 0, 16;
T_10.51 ;
    %load/vec4 v0x55dbe1230aa0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.52, 4;
    %load/vec4 v0x55dbe1230aa0_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe1230cb0_0, 0, 16;
    %jmp T_10.53;
T_10.52 ;
    %load/vec4 v0x55dbe1230aa0_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1230cb0_0, 0, 16;
T_10.53 ;
    %load/vec4 v0x55dbe1230aa0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.54, 4;
    %load/vec4 v0x55dbe1230aa0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe1230b80_0, 0, 16;
    %jmp T_10.55;
T_10.54 ;
    %load/vec4 v0x55dbe1230aa0_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1230b80_0, 0, 16;
T_10.55 ;
    %load/vec4 v0x55dbe12309e0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1230cb0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1231280_0, 0, 32;
    %load/vec4 v0x55dbe1230900_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1230b80_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1231360_0, 0, 32;
    %load/vec4 v0x55dbe12309e0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1230b80_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1230f50_0, 0, 32;
    %load/vec4 v0x55dbe1230900_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1230cb0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe12310c0_0, 0, 32;
    %load/vec4 v0x55dbe1230820_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe1230aa0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.56, 4;
    %load/vec4 v0x55dbe1231280_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe1231600_0, 0, 16;
    %jmp T_10.57;
T_10.56 ;
    %load/vec4 v0x55dbe1231280_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe1231600_0, 0, 16;
T_10.57 ;
    %load/vec4 v0x55dbe1230820_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe1230aa0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.58, 4;
    %load/vec4 v0x55dbe1231360_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe12316e0_0, 0, 16;
    %jmp T_10.59;
T_10.58 ;
    %load/vec4 v0x55dbe1231360_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe12316e0_0, 0, 16;
T_10.59 ;
    %load/vec4 v0x55dbe1231600_0;
    %load/vec4 v0x55dbe12316e0_0;
    %sub;
    %store/vec4 v0x55dbe12311a0_0, 0, 16;
    %load/vec4 v0x55dbe1230820_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe1230aa0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.60, 4;
    %load/vec4 v0x55dbe1230f50_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe1231440_0, 0, 16;
    %jmp T_10.61;
T_10.60 ;
    %load/vec4 v0x55dbe1230f50_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe1231440_0, 0, 16;
T_10.61 ;
    %load/vec4 v0x55dbe1230820_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe1230aa0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.62, 4;
    %load/vec4 v0x55dbe12310c0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe1231520_0, 0, 16;
    %jmp T_10.63;
T_10.62 ;
    %load/vec4 v0x55dbe12310c0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe1231520_0, 0, 16;
T_10.63 ;
    %load/vec4 v0x55dbe1231440_0;
    %load/vec4 v0x55dbe1231520_0;
    %add;
    %store/vec4 v0x55dbe1230e70_0, 0, 16;
    %load/vec4 v0x55dbe12311a0_0;
    %load/vec4 v0x55dbe1230e70_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x55dbe12318d0 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x55dbe122fd90;
 .timescale 0 0;
v0x55dbe1231a60_0 .var "a", 31 0;
v0x55dbe1231b40_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x55dbe12318d0
v0x55dbe1231d10_0 .var "yi", 15 0;
v0x55dbe1231df0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit3.but.subc ;
    %load/vec4 v0x55dbe1231a60_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe1231b40_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x55dbe1231df0_0, 0, 16;
    %load/vec4 v0x55dbe1231a60_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe1231b40_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x55dbe1231d10_0, 0, 16;
    %load/vec4 v0x55dbe1231df0_0;
    %load/vec4 v0x55dbe1231d10_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x55dbe1232550 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x55dbe122fb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x55dbe125f690 .functor BUFZ 32, L_0x55dbe125f480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbe12328a0_0 .net *"_ivl_0", 31 0, L_0x55dbe125f480;  1 drivers
v0x55dbe12329a0_0 .net *"_ivl_2", 7 0, L_0x55dbe125f520;  1 drivers
L_0x7f9f6f434ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe1232a80_0 .net *"_ivl_5", 1 0, L_0x7f9f6f434ba0;  1 drivers
v0x55dbe1232b40_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe1232be0_0 .net "data_in1", 31 0, L_0x55dbe125f2b0;  alias, 1 drivers
v0x55dbe1232cf0_0 .net "data_in2", 31 0, L_0x55dbe125f3e0;  alias, 1 drivers
v0x55dbe1232dc0_0 .net "data_out", 31 0, L_0x55dbe125f690;  alias, 1 drivers
v0x55dbe1232e80 .array "mem", 63 0, 31 0;
v0x55dbe1232f40_0 .net "nrst", 0 0, v0x55dbe124b7c0_0;  alias, 1 drivers
v0x55dbe1233000_0 .net "rden", 0 0, v0x55dbe1235940_0;  1 drivers
v0x55dbe12330c0_0 .var "read_addr", 5 0;
v0x55dbe12331a0_0 .net "wren", 0 0, v0x55dbe1235a80_0;  1 drivers
v0x55dbe1233260_0 .var "write_addr", 5 0;
v0x55dbe1233340_0 .var "write_fin", 0 0;
E_0x55dbe1232840/0 .event negedge, v0x55dbe1232f40_0;
E_0x55dbe1232840/1 .event posedge, v0x55dbe1226c30_0;
E_0x55dbe1232840 .event/or E_0x55dbe1232840/0, E_0x55dbe1232840/1;
L_0x55dbe125f480 .array/port v0x55dbe1232e80, L_0x55dbe125f520;
L_0x55dbe125f520 .concat [ 6 2 0 0], v0x55dbe12330c0_0, L_0x7f9f6f434ba0;
S_0x55dbe1233520 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x55dbe122fb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x55dbe12336e0 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x55dbe1233720 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x55dbe1233f70_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe1234030_0 .net "data_in", 31 0, L_0x55dbe125eda0;  alias, 1 drivers
v0x55dbe1234140_0 .net "data_out1", 31 0, v0x55dbe12343d0_0;  alias, 1 drivers
v0x55dbe1234210_0 .net "data_out2", 31 0, v0x55dbe12343d0_32;  alias, 1 drivers
v0x55dbe12342e0_0 .net "nrst", 0 0, v0x55dbe124b7c0_0;  alias, 1 drivers
v0x55dbe12343d0 .array "shreg", 63 0, 31 0;
S_0x55dbe12339b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x55dbe1233520;
 .timescale 0 0;
v0x55dbe1233b90_0 .var/2s "i", 31 0;
S_0x55dbe1233c90 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x55dbe1233520;
 .timescale 0 0;
v0x55dbe1233e90_0 .var/2s "i", 31 0;
S_0x55dbe1235ba0 .scope module, "fft_unit4" "FFT_unit" 9 74, 4 1 0, S_0x55dbe1223ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x55dbe123afa0_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe123b060_0 .var "cnt", 5 0;
v0x55dbe123b140_0 .net "data_in", 31 0, L_0x55dbe125f690;  alias, 1 drivers
v0x55dbe123b1e0_0 .net "data_out", 31 0, L_0x55dbe125ffb0;  alias, 1 drivers
v0x55dbe123a440_0 .array/port v0x55dbe123a440, 0;
v0x55dbe123b2d0_0 .net "data_out1", 31 0, v0x55dbe123a440_0;  1 drivers
v0x55dbe123a440_32 .array/port v0x55dbe123a440, 32;
v0x55dbe123b410_0 .net "data_out2", 31 0, v0x55dbe123a440_32;  1 drivers
v0x55dbe123b520_0 .net "data_out3", 31 0, L_0x55dbe125fbd0;  1 drivers
v0x55dbe123b630_0 .net "data_out4", 31 0, L_0x55dbe125fd00;  1 drivers
v0x55dbe123b740_0 .var "is_out", 0 0;
v0x55dbe123b800_0 .net "nrst", 0 0, v0x55dbe124b860_0;  1 drivers
v0x55dbe123b8a0_0 .var "rden", 0 0;
v0x55dbe123b940_0 .net "w", 31 0, L_0x55dbe1260070;  1 drivers
v0x55dbe123b9e0_0 .var "wren", 0 0;
S_0x55dbe1235e20 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x55dbe1235ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x55dbe1237f90_0 .net "W", 31 0, L_0x55dbe1260070;  alias, 1 drivers
v0x55dbe1238090_0 .net "x0", 31 0, v0x55dbe123a440_0;  alias, 1 drivers
v0x55dbe1238170_0 .net "x1", 31 0, v0x55dbe123a440_32;  alias, 1 drivers
v0x55dbe1238230_0 .net "x11", 31 0, L_0x55dbe125fa70;  1 drivers
v0x55dbe1238310_0 .net "y0", 31 0, L_0x55dbe125fbd0;  alias, 1 drivers
v0x55dbe1238440_0 .net "y1", 31 0, L_0x55dbe125fd00;  alias, 1 drivers
L_0x55dbe125fa70 .ufunc/vec4 TD_top_sim.top_inst.fft_unit4.but.mulc, 32, v0x55dbe123a440_32, L_0x55dbe1260070 (v0x55dbe1236950_0, v0x55dbe1236bd0_0) S_0x55dbe1236750;
L_0x55dbe125fbd0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit4.but.addc, 32, v0x55dbe123a440_0, L_0x55dbe125fa70 (v0x55dbe12362a0_0, v0x55dbe1236480_0) S_0x55dbe12360a0;
L_0x55dbe125fd00 .ufunc/vec4 TD_top_sim.top_inst.fft_unit4.but.subc, 32, v0x55dbe123a440_0, L_0x55dbe125fa70 (v0x55dbe1237b00_0, v0x55dbe1237be0_0) S_0x55dbe1237970;
S_0x55dbe12360a0 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x55dbe1235e20;
 .timescale 0 0;
v0x55dbe12362a0_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x55dbe12360a0
v0x55dbe1236480_0 .var "b", 31 0;
v0x55dbe1236540_0 .var "yi", 15 0;
v0x55dbe1236620_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit4.but.addc ;
    %load/vec4 v0x55dbe12362a0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe1236480_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x55dbe1236620_0, 0, 16;
    %load/vec4 v0x55dbe12362a0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe1236480_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x55dbe1236540_0, 0, 16;
    %load/vec4 v0x55dbe1236620_0;
    %load/vec4 v0x55dbe1236540_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x55dbe1236750 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x55dbe1235e20;
 .timescale 0 0;
v0x55dbe1236950_0 .var "a", 31 0;
v0x55dbe1236a30_0 .var "ai", 15 0;
v0x55dbe1236b10_0 .var "ar", 15 0;
v0x55dbe1236bd0_0 .var "b", 31 0;
v0x55dbe1236cb0_0 .var "bi", 15 0;
v0x55dbe1236de0_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x55dbe1236750
v0x55dbe1236fa0_0 .var "yi", 15 0;
v0x55dbe1237080_0 .var "yi1", 31 0;
v0x55dbe1237160_0 .var "yi2", 31 0;
v0x55dbe1237240_0 .var "yr", 15 0;
v0x55dbe1237320_0 .var "yr1", 31 0;
v0x55dbe1237400_0 .var "yr2", 31 0;
v0x55dbe12374e0_0 .var "yyi1", 15 0;
v0x55dbe12375c0_0 .var "yyi2", 15 0;
v0x55dbe12376a0_0 .var "yyr1", 15 0;
v0x55dbe1237780_0 .var "yyr2", 15 0;
TD_top_sim.top_inst.fft_unit4.but.mulc ;
    %load/vec4 v0x55dbe1236950_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.64, 4;
    %load/vec4 v0x55dbe1236950_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe1236b10_0, 0, 16;
    %jmp T_13.65;
T_13.64 ;
    %load/vec4 v0x55dbe1236950_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1236b10_0, 0, 16;
T_13.65 ;
    %load/vec4 v0x55dbe1236950_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.66, 4;
    %load/vec4 v0x55dbe1236950_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe1236a30_0, 0, 16;
    %jmp T_13.67;
T_13.66 ;
    %load/vec4 v0x55dbe1236950_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1236a30_0, 0, 16;
T_13.67 ;
    %load/vec4 v0x55dbe1236bd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.68, 4;
    %load/vec4 v0x55dbe1236bd0_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe1236de0_0, 0, 16;
    %jmp T_13.69;
T_13.68 ;
    %load/vec4 v0x55dbe1236bd0_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1236de0_0, 0, 16;
T_13.69 ;
    %load/vec4 v0x55dbe1236bd0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.70, 4;
    %load/vec4 v0x55dbe1236bd0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe1236cb0_0, 0, 16;
    %jmp T_13.71;
T_13.70 ;
    %load/vec4 v0x55dbe1236bd0_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1236cb0_0, 0, 16;
T_13.71 ;
    %load/vec4 v0x55dbe1236b10_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1236de0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1237320_0, 0, 32;
    %load/vec4 v0x55dbe1236a30_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1236cb0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1237400_0, 0, 32;
    %load/vec4 v0x55dbe1236b10_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1236cb0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1237080_0, 0, 32;
    %load/vec4 v0x55dbe1236a30_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1236de0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1237160_0, 0, 32;
    %load/vec4 v0x55dbe1236950_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe1236bd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.72, 4;
    %load/vec4 v0x55dbe1237320_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe12376a0_0, 0, 16;
    %jmp T_13.73;
T_13.72 ;
    %load/vec4 v0x55dbe1237320_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe12376a0_0, 0, 16;
T_13.73 ;
    %load/vec4 v0x55dbe1236950_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe1236bd0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.74, 4;
    %load/vec4 v0x55dbe1237400_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe1237780_0, 0, 16;
    %jmp T_13.75;
T_13.74 ;
    %load/vec4 v0x55dbe1237400_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe1237780_0, 0, 16;
T_13.75 ;
    %load/vec4 v0x55dbe12376a0_0;
    %load/vec4 v0x55dbe1237780_0;
    %sub;
    %store/vec4 v0x55dbe1237240_0, 0, 16;
    %load/vec4 v0x55dbe1236950_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe1236bd0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.76, 4;
    %load/vec4 v0x55dbe1237080_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe12374e0_0, 0, 16;
    %jmp T_13.77;
T_13.76 ;
    %load/vec4 v0x55dbe1237080_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe12374e0_0, 0, 16;
T_13.77 ;
    %load/vec4 v0x55dbe1236950_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe1236bd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.78, 4;
    %load/vec4 v0x55dbe1237160_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe12375c0_0, 0, 16;
    %jmp T_13.79;
T_13.78 ;
    %load/vec4 v0x55dbe1237160_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe12375c0_0, 0, 16;
T_13.79 ;
    %load/vec4 v0x55dbe12374e0_0;
    %load/vec4 v0x55dbe12375c0_0;
    %add;
    %store/vec4 v0x55dbe1236fa0_0, 0, 16;
    %load/vec4 v0x55dbe1237240_0;
    %load/vec4 v0x55dbe1236fa0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x55dbe1237970 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x55dbe1235e20;
 .timescale 0 0;
v0x55dbe1237b00_0 .var "a", 31 0;
v0x55dbe1237be0_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x55dbe1237970
v0x55dbe1237d80_0 .var "yi", 15 0;
v0x55dbe1237e60_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit4.but.subc ;
    %load/vec4 v0x55dbe1237b00_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe1237be0_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x55dbe1237e60_0, 0, 16;
    %load/vec4 v0x55dbe1237b00_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe1237be0_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x55dbe1237d80_0, 0, 16;
    %load/vec4 v0x55dbe1237e60_0;
    %load/vec4 v0x55dbe1237d80_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x55dbe12385c0 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x55dbe1235ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x55dbe125ffb0 .functor BUFZ 32, L_0x55dbe125fda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbe1238910_0 .net *"_ivl_0", 31 0, L_0x55dbe125fda0;  1 drivers
v0x55dbe1238a10_0 .net *"_ivl_2", 7 0, L_0x55dbe125fe40;  1 drivers
L_0x7f9f6f434c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe1238af0_0 .net *"_ivl_5", 1 0, L_0x7f9f6f434c30;  1 drivers
v0x55dbe1238bb0_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe1238c50_0 .net "data_in1", 31 0, L_0x55dbe125fbd0;  alias, 1 drivers
v0x55dbe1238d60_0 .net "data_in2", 31 0, L_0x55dbe125fd00;  alias, 1 drivers
v0x55dbe1238e30_0 .net "data_out", 31 0, L_0x55dbe125ffb0;  alias, 1 drivers
v0x55dbe1238ef0 .array "mem", 63 0, 31 0;
v0x55dbe1238fb0_0 .net "nrst", 0 0, v0x55dbe124b860_0;  alias, 1 drivers
v0x55dbe1239070_0 .net "rden", 0 0, v0x55dbe123b8a0_0;  1 drivers
v0x55dbe1239130_0 .var "read_addr", 5 0;
v0x55dbe1239210_0 .net "wren", 0 0, v0x55dbe123b9e0_0;  1 drivers
v0x55dbe12392d0_0 .var "write_addr", 5 0;
v0x55dbe12393b0_0 .var "write_fin", 0 0;
E_0x55dbe12388b0/0 .event negedge, v0x55dbe1238fb0_0;
E_0x55dbe12388b0/1 .event posedge, v0x55dbe1226c30_0;
E_0x55dbe12388b0 .event/or E_0x55dbe12388b0/0, E_0x55dbe12388b0/1;
L_0x55dbe125fda0 .array/port v0x55dbe1238ef0, L_0x55dbe125fe40;
L_0x55dbe125fe40 .concat [ 6 2 0 0], v0x55dbe1239130_0, L_0x7f9f6f434c30;
S_0x55dbe1239590 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x55dbe1235ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x55dbe1239750 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x55dbe1239790 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x55dbe1239fe0_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe123a0a0_0 .net "data_in", 31 0, L_0x55dbe125f690;  alias, 1 drivers
v0x55dbe123a1b0_0 .net "data_out1", 31 0, v0x55dbe123a440_0;  alias, 1 drivers
v0x55dbe123a280_0 .net "data_out2", 31 0, v0x55dbe123a440_32;  alias, 1 drivers
v0x55dbe123a350_0 .net "nrst", 0 0, v0x55dbe124b860_0;  alias, 1 drivers
v0x55dbe123a440 .array "shreg", 63 0, 31 0;
S_0x55dbe1239a20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x55dbe1239590;
 .timescale 0 0;
v0x55dbe1239c00_0 .var/2s "i", 31 0;
S_0x55dbe1239d00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x55dbe1239590;
 .timescale 0 0;
v0x55dbe1239f00_0 .var/2s "i", 31 0;
S_0x55dbe123bb00 .scope module, "fft_unit5" "FFT_unit" 9 82, 4 1 0, S_0x55dbe1223ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x55dbe1240fb0_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe1241070_0 .var "cnt", 5 0;
v0x55dbe1241150_0 .net "data_in", 31 0, L_0x55dbe125ffb0;  alias, 1 drivers
v0x55dbe12411f0_0 .net "data_out", 31 0, L_0x55dbe12608b0;  alias, 1 drivers
v0x55dbe1240450_0 .array/port v0x55dbe1240450, 0;
v0x55dbe12412e0_0 .net "data_out1", 31 0, v0x55dbe1240450_0;  1 drivers
v0x55dbe1240450_32 .array/port v0x55dbe1240450, 32;
v0x55dbe1241420_0 .net "data_out2", 31 0, v0x55dbe1240450_32;  1 drivers
v0x55dbe1241530_0 .net "data_out3", 31 0, L_0x55dbe12604d0;  1 drivers
v0x55dbe1241640_0 .net "data_out4", 31 0, L_0x55dbe1260600;  1 drivers
v0x55dbe1241750_0 .var "is_out", 0 0;
v0x55dbe1241810_0 .net "nrst", 0 0, v0x55dbe124b900_0;  1 drivers
v0x55dbe12418b0_0 .var "rden", 0 0;
v0x55dbe1241950_0 .net "w", 31 0, L_0x55dbe1260970;  1 drivers
v0x55dbe12419f0_0 .var "wren", 0 0;
S_0x55dbe123bdd0 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x55dbe123bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x55dbe123dfd0_0 .net "W", 31 0, L_0x55dbe1260970;  alias, 1 drivers
v0x55dbe123e0d0_0 .net "x0", 31 0, v0x55dbe1240450_0;  alias, 1 drivers
v0x55dbe123e1b0_0 .net "x1", 31 0, v0x55dbe1240450_32;  alias, 1 drivers
v0x55dbe123e270_0 .net "x11", 31 0, L_0x55dbe1260370;  1 drivers
v0x55dbe123e350_0 .net "y0", 31 0, L_0x55dbe12604d0;  alias, 1 drivers
v0x55dbe123e480_0 .net "y1", 31 0, L_0x55dbe1260600;  alias, 1 drivers
L_0x55dbe1260370 .ufunc/vec4 TD_top_sim.top_inst.fft_unit5.but.mulc, 32, v0x55dbe1240450_32, L_0x55dbe1260970 (v0x55dbe123c900_0, v0x55dbe123cb80_0) S_0x55dbe123c700;
L_0x55dbe12604d0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit5.but.addc, 32, v0x55dbe1240450_0, L_0x55dbe1260370 (v0x55dbe123c250_0, v0x55dbe123c430_0) S_0x55dbe123c050;
L_0x55dbe1260600 .ufunc/vec4 TD_top_sim.top_inst.fft_unit5.but.subc, 32, v0x55dbe1240450_0, L_0x55dbe1260370 (v0x55dbe123db40_0, v0x55dbe123dc20_0) S_0x55dbe123d9b0;
S_0x55dbe123c050 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x55dbe123bdd0;
 .timescale 0 0;
v0x55dbe123c250_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x55dbe123c050
v0x55dbe123c430_0 .var "b", 31 0;
v0x55dbe123c4f0_0 .var "yi", 15 0;
v0x55dbe123c5d0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit5.but.addc ;
    %load/vec4 v0x55dbe123c250_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe123c430_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x55dbe123c5d0_0, 0, 16;
    %load/vec4 v0x55dbe123c250_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe123c430_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x55dbe123c4f0_0, 0, 16;
    %load/vec4 v0x55dbe123c5d0_0;
    %load/vec4 v0x55dbe123c4f0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x55dbe123c700 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x55dbe123bdd0;
 .timescale 0 0;
v0x55dbe123c900_0 .var "a", 31 0;
v0x55dbe123c9e0_0 .var "ai", 15 0;
v0x55dbe123cac0_0 .var "ar", 15 0;
v0x55dbe123cb80_0 .var "b", 31 0;
v0x55dbe123cc60_0 .var "bi", 15 0;
v0x55dbe123cd90_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x55dbe123c700
v0x55dbe123cf50_0 .var "yi", 15 0;
v0x55dbe123d030_0 .var "yi1", 31 0;
v0x55dbe123d1a0_0 .var "yi2", 31 0;
v0x55dbe123d280_0 .var "yr", 15 0;
v0x55dbe123d360_0 .var "yr1", 31 0;
v0x55dbe123d440_0 .var "yr2", 31 0;
v0x55dbe123d520_0 .var "yyi1", 15 0;
v0x55dbe123d600_0 .var "yyi2", 15 0;
v0x55dbe123d6e0_0 .var "yyr1", 15 0;
v0x55dbe123d7c0_0 .var "yyr2", 15 0;
TD_top_sim.top_inst.fft_unit5.but.mulc ;
    %load/vec4 v0x55dbe123c900_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.80, 4;
    %load/vec4 v0x55dbe123c900_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe123cac0_0, 0, 16;
    %jmp T_16.81;
T_16.80 ;
    %load/vec4 v0x55dbe123c900_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe123cac0_0, 0, 16;
T_16.81 ;
    %load/vec4 v0x55dbe123c900_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.82, 4;
    %load/vec4 v0x55dbe123c900_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe123c9e0_0, 0, 16;
    %jmp T_16.83;
T_16.82 ;
    %load/vec4 v0x55dbe123c900_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe123c9e0_0, 0, 16;
T_16.83 ;
    %load/vec4 v0x55dbe123cb80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.84, 4;
    %load/vec4 v0x55dbe123cb80_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe123cd90_0, 0, 16;
    %jmp T_16.85;
T_16.84 ;
    %load/vec4 v0x55dbe123cb80_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe123cd90_0, 0, 16;
T_16.85 ;
    %load/vec4 v0x55dbe123cb80_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.86, 4;
    %load/vec4 v0x55dbe123cb80_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe123cc60_0, 0, 16;
    %jmp T_16.87;
T_16.86 ;
    %load/vec4 v0x55dbe123cb80_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe123cc60_0, 0, 16;
T_16.87 ;
    %load/vec4 v0x55dbe123cac0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe123cd90_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe123d360_0, 0, 32;
    %load/vec4 v0x55dbe123c9e0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe123cc60_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe123d440_0, 0, 32;
    %load/vec4 v0x55dbe123cac0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe123cc60_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe123d030_0, 0, 32;
    %load/vec4 v0x55dbe123c9e0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe123cd90_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe123d1a0_0, 0, 32;
    %load/vec4 v0x55dbe123c900_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe123cb80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.88, 4;
    %load/vec4 v0x55dbe123d360_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe123d6e0_0, 0, 16;
    %jmp T_16.89;
T_16.88 ;
    %load/vec4 v0x55dbe123d360_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe123d6e0_0, 0, 16;
T_16.89 ;
    %load/vec4 v0x55dbe123c900_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe123cb80_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.90, 4;
    %load/vec4 v0x55dbe123d440_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe123d7c0_0, 0, 16;
    %jmp T_16.91;
T_16.90 ;
    %load/vec4 v0x55dbe123d440_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe123d7c0_0, 0, 16;
T_16.91 ;
    %load/vec4 v0x55dbe123d6e0_0;
    %load/vec4 v0x55dbe123d7c0_0;
    %sub;
    %store/vec4 v0x55dbe123d280_0, 0, 16;
    %load/vec4 v0x55dbe123c900_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe123cb80_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.92, 4;
    %load/vec4 v0x55dbe123d030_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe123d520_0, 0, 16;
    %jmp T_16.93;
T_16.92 ;
    %load/vec4 v0x55dbe123d030_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe123d520_0, 0, 16;
T_16.93 ;
    %load/vec4 v0x55dbe123c900_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe123cb80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.94, 4;
    %load/vec4 v0x55dbe123d1a0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe123d600_0, 0, 16;
    %jmp T_16.95;
T_16.94 ;
    %load/vec4 v0x55dbe123d1a0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe123d600_0, 0, 16;
T_16.95 ;
    %load/vec4 v0x55dbe123d520_0;
    %load/vec4 v0x55dbe123d600_0;
    %add;
    %store/vec4 v0x55dbe123cf50_0, 0, 16;
    %load/vec4 v0x55dbe123d280_0;
    %load/vec4 v0x55dbe123cf50_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x55dbe123d9b0 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x55dbe123bdd0;
 .timescale 0 0;
v0x55dbe123db40_0 .var "a", 31 0;
v0x55dbe123dc20_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x55dbe123d9b0
v0x55dbe123ddc0_0 .var "yi", 15 0;
v0x55dbe123dea0_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit5.but.subc ;
    %load/vec4 v0x55dbe123db40_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe123dc20_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x55dbe123dea0_0, 0, 16;
    %load/vec4 v0x55dbe123db40_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe123dc20_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x55dbe123ddc0_0, 0, 16;
    %load/vec4 v0x55dbe123dea0_0;
    %load/vec4 v0x55dbe123ddc0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x55dbe123e600 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x55dbe123bb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x55dbe12608b0 .functor BUFZ 32, L_0x55dbe12606a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbe123e950_0 .net *"_ivl_0", 31 0, L_0x55dbe12606a0;  1 drivers
v0x55dbe123ea50_0 .net *"_ivl_2", 7 0, L_0x55dbe1260740;  1 drivers
L_0x7f9f6f434cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe123eb30_0 .net *"_ivl_5", 1 0, L_0x7f9f6f434cc0;  1 drivers
v0x55dbe123ebf0_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe123ec90_0 .net "data_in1", 31 0, L_0x55dbe12604d0;  alias, 1 drivers
v0x55dbe123eda0_0 .net "data_in2", 31 0, L_0x55dbe1260600;  alias, 1 drivers
v0x55dbe123ee40_0 .net "data_out", 31 0, L_0x55dbe12608b0;  alias, 1 drivers
v0x55dbe123ef00 .array "mem", 63 0, 31 0;
v0x55dbe123efc0_0 .net "nrst", 0 0, v0x55dbe124b900_0;  alias, 1 drivers
v0x55dbe123f080_0 .net "rden", 0 0, v0x55dbe12418b0_0;  1 drivers
v0x55dbe123f140_0 .var "read_addr", 5 0;
v0x55dbe123f220_0 .net "wren", 0 0, v0x55dbe12419f0_0;  1 drivers
v0x55dbe123f2e0_0 .var "write_addr", 5 0;
v0x55dbe123f3c0_0 .var "write_fin", 0 0;
E_0x55dbe123e8f0/0 .event negedge, v0x55dbe123efc0_0;
E_0x55dbe123e8f0/1 .event posedge, v0x55dbe1226c30_0;
E_0x55dbe123e8f0 .event/or E_0x55dbe123e8f0/0, E_0x55dbe123e8f0/1;
L_0x55dbe12606a0 .array/port v0x55dbe123ef00, L_0x55dbe1260740;
L_0x55dbe1260740 .concat [ 6 2 0 0], v0x55dbe123f140_0, L_0x7f9f6f434cc0;
S_0x55dbe123f5a0 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x55dbe123bb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x55dbe123f760 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x55dbe123f7a0 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x55dbe123fff0_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe12400b0_0 .net "data_in", 31 0, L_0x55dbe125ffb0;  alias, 1 drivers
v0x55dbe12401c0_0 .net "data_out1", 31 0, v0x55dbe1240450_0;  alias, 1 drivers
v0x55dbe1240290_0 .net "data_out2", 31 0, v0x55dbe1240450_32;  alias, 1 drivers
v0x55dbe1240360_0 .net "nrst", 0 0, v0x55dbe124b900_0;  alias, 1 drivers
v0x55dbe1240450 .array "shreg", 63 0, 31 0;
S_0x55dbe123fa30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x55dbe123f5a0;
 .timescale 0 0;
v0x55dbe123fc10_0 .var/2s "i", 31 0;
S_0x55dbe123fd10 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x55dbe123f5a0;
 .timescale 0 0;
v0x55dbe123ff10_0 .var/2s "i", 31 0;
S_0x55dbe1241b10 .scope module, "fft_unit6" "FFT_unit" 9 90, 4 1 0, S_0x55dbe1223ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 32 "w";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "is_out";
v0x55dbe12471b0_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe1247270_0 .var "cnt", 5 0;
v0x55dbe1247350_0 .net "data_in", 31 0, L_0x55dbe12608b0;  alias, 1 drivers
v0x55dbe12473f0_0 .net "data_out", 31 0, L_0x55dbe12611f0;  alias, 1 drivers
v0x55dbe1246650_0 .array/port v0x55dbe1246650, 0;
v0x55dbe12474e0_0 .net "data_out1", 31 0, v0x55dbe1246650_0;  1 drivers
v0x55dbe1246650_32 .array/port v0x55dbe1246650, 32;
v0x55dbe1247620_0 .net "data_out2", 31 0, v0x55dbe1246650_32;  1 drivers
v0x55dbe1247730_0 .net "data_out3", 31 0, L_0x55dbe1260e10;  1 drivers
v0x55dbe1247840_0 .net "data_out4", 31 0, L_0x55dbe1260f40;  1 drivers
v0x55dbe1247950_0 .var "is_out", 0 0;
v0x55dbe1247a10_0 .net "nrst", 0 0, v0x55dbe124b9a0_0;  1 drivers
v0x55dbe1247ab0_0 .var "rden", 0 0;
v0x55dbe1247b50_0 .net "w", 31 0, L_0x55dbe12612f0;  1 drivers
v0x55dbe1247bf0_0 .var "wren", 0 0;
S_0x55dbe1241d90 .scope module, "but" "butt2" 4 17, 5 1 0, S_0x55dbe1241b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "y0";
    .port_info 1 /OUTPUT 32 "y1";
    .port_info 2 /INPUT 32 "x0";
    .port_info 3 /INPUT 32 "x1";
    .port_info 4 /INPUT 32 "W";
v0x55dbe1243f90_0 .net "W", 31 0, L_0x55dbe12612f0;  alias, 1 drivers
v0x55dbe1244090_0 .net "x0", 31 0, v0x55dbe1246650_0;  alias, 1 drivers
v0x55dbe1244170_0 .net "x1", 31 0, v0x55dbe1246650_32;  alias, 1 drivers
v0x55dbe1244230_0 .net "x11", 31 0, L_0x55dbe1260cb0;  1 drivers
v0x55dbe1244310_0 .net "y0", 31 0, L_0x55dbe1260e10;  alias, 1 drivers
v0x55dbe1244440_0 .net "y1", 31 0, L_0x55dbe1260f40;  alias, 1 drivers
L_0x55dbe1260cb0 .ufunc/vec4 TD_top_sim.top_inst.fft_unit6.but.mulc, 32, v0x55dbe1246650_32, L_0x55dbe12612f0 (v0x55dbe12428c0_0, v0x55dbe1242b40_0) S_0x55dbe12426c0;
L_0x55dbe1260e10 .ufunc/vec4 TD_top_sim.top_inst.fft_unit6.but.addc, 32, v0x55dbe1246650_0, L_0x55dbe1260cb0 (v0x55dbe1242210_0, v0x55dbe12423f0_0) S_0x55dbe1242010;
L_0x55dbe1260f40 .ufunc/vec4 TD_top_sim.top_inst.fft_unit6.but.subc, 32, v0x55dbe1246650_0, L_0x55dbe1260cb0 (v0x55dbe1243b00_0, v0x55dbe1243be0_0) S_0x55dbe1243970;
S_0x55dbe1242010 .scope function.vec4.s32, "addc" "addc" 5 11, 5 11 0, S_0x55dbe1241d90;
 .timescale 0 0;
v0x55dbe1242210_0 .var "a", 31 0;
; Variable addc is vec4 return value of scope S_0x55dbe1242010
v0x55dbe12423f0_0 .var "b", 31 0;
v0x55dbe12424b0_0 .var "yi", 15 0;
v0x55dbe1242590_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit6.but.addc ;
    %load/vec4 v0x55dbe1242210_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe12423f0_0;
    %parti/s 16, 16, 6;
    %add;
    %store/vec4 v0x55dbe1242590_0, 0, 16;
    %load/vec4 v0x55dbe1242210_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe12423f0_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v0x55dbe12424b0_0, 0, 16;
    %load/vec4 v0x55dbe1242590_0;
    %load/vec4 v0x55dbe12424b0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to addc (store_vec4_to_lval)
    %end;
S_0x55dbe12426c0 .scope function.vec4.s32, "mulc" "mulc" 5 30, 5 30 0, S_0x55dbe1241d90;
 .timescale 0 0;
v0x55dbe12428c0_0 .var "a", 31 0;
v0x55dbe12429a0_0 .var "ai", 15 0;
v0x55dbe1242a80_0 .var "ar", 15 0;
v0x55dbe1242b40_0 .var "b", 31 0;
v0x55dbe1242c20_0 .var "bi", 15 0;
v0x55dbe1242d50_0 .var "br", 15 0;
; Variable mulc is vec4 return value of scope S_0x55dbe12426c0
v0x55dbe1242f10_0 .var "yi", 15 0;
v0x55dbe1242ff0_0 .var "yi1", 31 0;
v0x55dbe1243160_0 .var "yi2", 31 0;
v0x55dbe1243240_0 .var "yr", 15 0;
v0x55dbe1243320_0 .var "yr1", 31 0;
v0x55dbe1243400_0 .var "yr2", 31 0;
v0x55dbe12434e0_0 .var "yyi1", 15 0;
v0x55dbe12435c0_0 .var "yyi2", 15 0;
v0x55dbe12436a0_0 .var "yyr1", 15 0;
v0x55dbe1243780_0 .var "yyr2", 15 0;
TD_top_sim.top_inst.fft_unit6.but.mulc ;
    %load/vec4 v0x55dbe12428c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.96, 4;
    %load/vec4 v0x55dbe12428c0_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe1242a80_0, 0, 16;
    %jmp T_19.97;
T_19.96 ;
    %load/vec4 v0x55dbe12428c0_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1242a80_0, 0, 16;
T_19.97 ;
    %load/vec4 v0x55dbe12428c0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.98, 4;
    %load/vec4 v0x55dbe12428c0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe12429a0_0, 0, 16;
    %jmp T_19.99;
T_19.98 ;
    %load/vec4 v0x55dbe12428c0_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe12429a0_0, 0, 16;
T_19.99 ;
    %load/vec4 v0x55dbe1242b40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.100, 4;
    %load/vec4 v0x55dbe1242b40_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55dbe1242d50_0, 0, 16;
    %jmp T_19.101;
T_19.100 ;
    %load/vec4 v0x55dbe1242b40_0;
    %parti/s 16, 16, 6;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1242d50_0, 0, 16;
T_19.101 ;
    %load/vec4 v0x55dbe1242b40_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.102, 4;
    %load/vec4 v0x55dbe1242b40_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55dbe1242c20_0, 0, 16;
    %jmp T_19.103;
T_19.102 ;
    %load/vec4 v0x55dbe1242b40_0;
    %parti/s 16, 0, 2;
    %subi 1, 0, 16;
    %inv;
    %store/vec4 v0x55dbe1242c20_0, 0, 16;
T_19.103 ;
    %load/vec4 v0x55dbe1242a80_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1242d50_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1243320_0, 0, 32;
    %load/vec4 v0x55dbe12429a0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1242c20_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1243400_0, 0, 32;
    %load/vec4 v0x55dbe1242a80_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1242c20_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1242ff0_0, 0, 32;
    %load/vec4 v0x55dbe12429a0_0;
    %pad/u 32;
    %load/vec4 v0x55dbe1242d50_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x55dbe1243160_0, 0, 32;
    %load/vec4 v0x55dbe12428c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe1242b40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.104, 4;
    %load/vec4 v0x55dbe1243320_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe12436a0_0, 0, 16;
    %jmp T_19.105;
T_19.104 ;
    %load/vec4 v0x55dbe1243320_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe12436a0_0, 0, 16;
T_19.105 ;
    %load/vec4 v0x55dbe12428c0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe1242b40_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.106, 4;
    %load/vec4 v0x55dbe1243400_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe1243780_0, 0, 16;
    %jmp T_19.107;
T_19.106 ;
    %load/vec4 v0x55dbe1243400_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe1243780_0, 0, 16;
T_19.107 ;
    %load/vec4 v0x55dbe12436a0_0;
    %load/vec4 v0x55dbe1243780_0;
    %sub;
    %store/vec4 v0x55dbe1243240_0, 0, 16;
    %load/vec4 v0x55dbe12428c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x55dbe1242b40_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.108, 4;
    %load/vec4 v0x55dbe1242ff0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe12434e0_0, 0, 16;
    %jmp T_19.109;
T_19.108 ;
    %load/vec4 v0x55dbe1242ff0_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe12434e0_0, 0, 16;
T_19.109 ;
    %load/vec4 v0x55dbe12428c0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %load/vec4 v0x55dbe1242b40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %xor;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.110, 4;
    %load/vec4 v0x55dbe1243160_0;
    %parti/s 16, 11, 5;
    %store/vec4 v0x55dbe12435c0_0, 0, 16;
    %jmp T_19.111;
T_19.110 ;
    %load/vec4 v0x55dbe1243160_0;
    %parti/s 16, 11, 5;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x55dbe12435c0_0, 0, 16;
T_19.111 ;
    %load/vec4 v0x55dbe12434e0_0;
    %load/vec4 v0x55dbe12435c0_0;
    %add;
    %store/vec4 v0x55dbe1242f10_0, 0, 16;
    %load/vec4 v0x55dbe1243240_0;
    %load/vec4 v0x55dbe1242f10_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mulc (store_vec4_to_lval)
    %end;
S_0x55dbe1243970 .scope function.vec4.s32, "subc" "subc" 5 20, 5 20 0, S_0x55dbe1241d90;
 .timescale 0 0;
v0x55dbe1243b00_0 .var "a", 31 0;
v0x55dbe1243be0_0 .var "b", 31 0;
; Variable subc is vec4 return value of scope S_0x55dbe1243970
v0x55dbe1243d80_0 .var "yi", 15 0;
v0x55dbe1243e60_0 .var "yr", 15 0;
TD_top_sim.top_inst.fft_unit6.but.subc ;
    %load/vec4 v0x55dbe1243b00_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55dbe1243be0_0;
    %parti/s 16, 16, 6;
    %sub;
    %store/vec4 v0x55dbe1243e60_0, 0, 16;
    %load/vec4 v0x55dbe1243b00_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55dbe1243be0_0;
    %parti/s 16, 0, 2;
    %sub;
    %store/vec4 v0x55dbe1243d80_0, 0, 16;
    %load/vec4 v0x55dbe1243e60_0;
    %load/vec4 v0x55dbe1243d80_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to subc (store_vec4_to_lval)
    %end;
S_0x55dbe12445c0 .scope module, "fifo" "FIFO" 4 24, 6 1 0, S_0x55dbe1241b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "rden";
    .port_info 3 /INPUT 1 "wren";
    .port_info 4 /INPUT 32 "data_in1";
    .port_info 5 /INPUT 32 "data_in2";
    .port_info 6 /OUTPUT 32 "data_out";
L_0x55dbe12611f0 .functor BUFZ 32, L_0x55dbe1260fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbe1244910_0 .net *"_ivl_0", 31 0, L_0x55dbe1260fe0;  1 drivers
v0x55dbe1244a10_0 .net *"_ivl_2", 7 0, L_0x55dbe1261080;  1 drivers
L_0x7f9f6f434d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe1244af0_0 .net *"_ivl_5", 1 0, L_0x7f9f6f434d50;  1 drivers
v0x55dbe1244bb0_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe1244c50_0 .net "data_in1", 31 0, L_0x55dbe1260e10;  alias, 1 drivers
v0x55dbe1244d60_0 .net "data_in2", 31 0, L_0x55dbe1260f40;  alias, 1 drivers
v0x55dbe1244e30_0 .net "data_out", 31 0, L_0x55dbe12611f0;  alias, 1 drivers
v0x55dbe1244ef0 .array "mem", 63 0, 31 0;
v0x55dbe1244fb0_0 .net "nrst", 0 0, v0x55dbe124b9a0_0;  alias, 1 drivers
v0x55dbe1245070_0 .net "rden", 0 0, v0x55dbe1247ab0_0;  1 drivers
v0x55dbe1245130_0 .var "read_addr", 5 0;
v0x55dbe1245210_0 .net "wren", 0 0, v0x55dbe1247bf0_0;  1 drivers
v0x55dbe12452d0_0 .var "write_addr", 5 0;
v0x55dbe12453b0_0 .var "write_fin", 0 0;
E_0x55dbe12448b0/0 .event negedge, v0x55dbe1244fb0_0;
E_0x55dbe12448b0/1 .event posedge, v0x55dbe1226c30_0;
E_0x55dbe12448b0 .event/or E_0x55dbe12448b0/0, E_0x55dbe12448b0/1;
L_0x55dbe1260fe0 .array/port v0x55dbe1244ef0, L_0x55dbe1261080;
L_0x55dbe1261080 .concat [ 6 2 0 0], v0x55dbe1245130_0, L_0x7f9f6f434d50;
S_0x55dbe1245590 .scope module, "sr" "shift_reg" 4 10, 7 1 0, S_0x55dbe1241b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out1";
    .port_info 4 /OUTPUT 32 "data_out2";
P_0x55dbe1245750 .param/l "read_add1" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x55dbe1245790 .param/l "read_add2" 0 7 7, +C4<00000000000000000000000000100000>;
v0x55dbe1245fe0_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe12462b0_0 .net "data_in", 31 0, L_0x55dbe12608b0;  alias, 1 drivers
v0x55dbe12463c0_0 .net "data_out1", 31 0, v0x55dbe1246650_0;  alias, 1 drivers
v0x55dbe1246490_0 .net "data_out2", 31 0, v0x55dbe1246650_32;  alias, 1 drivers
v0x55dbe1246560_0 .net "nrst", 0 0, v0x55dbe124b9a0_0;  alias, 1 drivers
v0x55dbe1246650 .array "shreg", 63 0, 31 0;
S_0x55dbe1245a20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 16, 7 16 0, S_0x55dbe1245590;
 .timescale 0 0;
v0x55dbe1245c00_0 .var/2s "i", 31 0;
S_0x55dbe1245d00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x55dbe1245590;
 .timescale 0 0;
v0x55dbe1245f00_0 .var/2s "i", 31 0;
S_0x55dbe1247d10 .scope module, "ro" "reorder" 9 98, 10 1 0, S_0x55dbe1223ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /OUTPUT 1 "is_out";
L_0x55dbe1262720 .functor BUFZ 32, L_0x55dbe12621f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbe1247f70_0 .net *"_ivl_192", 31 0, L_0x55dbe12621f0;  1 drivers
v0x55dbe1248070_0 .net *"_ivl_194", 5 0, L_0x55dbe12622f0;  1 drivers
v0x55dbe1248150_0 .net *"_ivl_196", 7 0, L_0x55dbe12623f0;  1 drivers
L_0x7f9f6f435fe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248210_0 .net *"_ivl_199", 1 0, L_0x7f9f6f435fe0;  1 drivers
v0x55dbe12482f0_0 .net *"_ivl_200", 7 0, L_0x55dbe1262560;  1 drivers
L_0x7f9f6f436028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248420_0 .net *"_ivl_203", 1 0, L_0x7f9f6f436028;  1 drivers
L_0x7f9f6f434de0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500 .array "bit_rev", 63 0;
v0x55dbe1248500_0 .net v0x55dbe1248500 0, 5 0, L_0x7f9f6f434de0; 1 drivers
L_0x7f9f6f434e28 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_1 .net v0x55dbe1248500 1, 5 0, L_0x7f9f6f434e28; 1 drivers
L_0x7f9f6f434e70 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_2 .net v0x55dbe1248500 2, 5 0, L_0x7f9f6f434e70; 1 drivers
L_0x7f9f6f434eb8 .functor BUFT 1, C4<110000>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_3 .net v0x55dbe1248500 3, 5 0, L_0x7f9f6f434eb8; 1 drivers
L_0x7f9f6f434f00 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_4 .net v0x55dbe1248500 4, 5 0, L_0x7f9f6f434f00; 1 drivers
L_0x7f9f6f434f48 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_5 .net v0x55dbe1248500 5, 5 0, L_0x7f9f6f434f48; 1 drivers
L_0x7f9f6f434f90 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_6 .net v0x55dbe1248500 6, 5 0, L_0x7f9f6f434f90; 1 drivers
L_0x7f9f6f434fd8 .functor BUFT 1, C4<111000>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_7 .net v0x55dbe1248500 7, 5 0, L_0x7f9f6f434fd8; 1 drivers
L_0x7f9f6f435020 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_8 .net v0x55dbe1248500 8, 5 0, L_0x7f9f6f435020; 1 drivers
L_0x7f9f6f435068 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_9 .net v0x55dbe1248500 9, 5 0, L_0x7f9f6f435068; 1 drivers
L_0x7f9f6f4350b0 .functor BUFT 1, C4<010100>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_10 .net v0x55dbe1248500 10, 5 0, L_0x7f9f6f4350b0; 1 drivers
L_0x7f9f6f4350f8 .functor BUFT 1, C4<110100>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_11 .net v0x55dbe1248500 11, 5 0, L_0x7f9f6f4350f8; 1 drivers
L_0x7f9f6f435140 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_12 .net v0x55dbe1248500 12, 5 0, L_0x7f9f6f435140; 1 drivers
L_0x7f9f6f435188 .functor BUFT 1, C4<101100>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_13 .net v0x55dbe1248500 13, 5 0, L_0x7f9f6f435188; 1 drivers
L_0x7f9f6f4351d0 .functor BUFT 1, C4<011100>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_14 .net v0x55dbe1248500 14, 5 0, L_0x7f9f6f4351d0; 1 drivers
L_0x7f9f6f435218 .functor BUFT 1, C4<111100>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_15 .net v0x55dbe1248500 15, 5 0, L_0x7f9f6f435218; 1 drivers
L_0x7f9f6f435260 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_16 .net v0x55dbe1248500 16, 5 0, L_0x7f9f6f435260; 1 drivers
L_0x7f9f6f4352a8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_17 .net v0x55dbe1248500 17, 5 0, L_0x7f9f6f4352a8; 1 drivers
L_0x7f9f6f4352f0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_18 .net v0x55dbe1248500 18, 5 0, L_0x7f9f6f4352f0; 1 drivers
L_0x7f9f6f435338 .functor BUFT 1, C4<110010>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_19 .net v0x55dbe1248500 19, 5 0, L_0x7f9f6f435338; 1 drivers
L_0x7f9f6f435380 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_20 .net v0x55dbe1248500 20, 5 0, L_0x7f9f6f435380; 1 drivers
L_0x7f9f6f4353c8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_21 .net v0x55dbe1248500 21, 5 0, L_0x7f9f6f4353c8; 1 drivers
L_0x7f9f6f435410 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_22 .net v0x55dbe1248500 22, 5 0, L_0x7f9f6f435410; 1 drivers
L_0x7f9f6f435458 .functor BUFT 1, C4<111010>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_23 .net v0x55dbe1248500 23, 5 0, L_0x7f9f6f435458; 1 drivers
L_0x7f9f6f4354a0 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_24 .net v0x55dbe1248500 24, 5 0, L_0x7f9f6f4354a0; 1 drivers
L_0x7f9f6f4354e8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_25 .net v0x55dbe1248500 25, 5 0, L_0x7f9f6f4354e8; 1 drivers
L_0x7f9f6f435530 .functor BUFT 1, C4<010110>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_26 .net v0x55dbe1248500 26, 5 0, L_0x7f9f6f435530; 1 drivers
L_0x7f9f6f435578 .functor BUFT 1, C4<110110>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_27 .net v0x55dbe1248500 27, 5 0, L_0x7f9f6f435578; 1 drivers
L_0x7f9f6f4355c0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_28 .net v0x55dbe1248500 28, 5 0, L_0x7f9f6f4355c0; 1 drivers
L_0x7f9f6f435608 .functor BUFT 1, C4<101110>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_29 .net v0x55dbe1248500 29, 5 0, L_0x7f9f6f435608; 1 drivers
L_0x7f9f6f435650 .functor BUFT 1, C4<011110>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_30 .net v0x55dbe1248500 30, 5 0, L_0x7f9f6f435650; 1 drivers
L_0x7f9f6f435698 .functor BUFT 1, C4<111110>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_31 .net v0x55dbe1248500 31, 5 0, L_0x7f9f6f435698; 1 drivers
L_0x7f9f6f4356e0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_32 .net v0x55dbe1248500 32, 5 0, L_0x7f9f6f4356e0; 1 drivers
L_0x7f9f6f435728 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_33 .net v0x55dbe1248500 33, 5 0, L_0x7f9f6f435728; 1 drivers
L_0x7f9f6f435770 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_34 .net v0x55dbe1248500 34, 5 0, L_0x7f9f6f435770; 1 drivers
L_0x7f9f6f4357b8 .functor BUFT 1, C4<110001>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_35 .net v0x55dbe1248500 35, 5 0, L_0x7f9f6f4357b8; 1 drivers
L_0x7f9f6f435800 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_36 .net v0x55dbe1248500 36, 5 0, L_0x7f9f6f435800; 1 drivers
L_0x7f9f6f435848 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_37 .net v0x55dbe1248500 37, 5 0, L_0x7f9f6f435848; 1 drivers
L_0x7f9f6f435890 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_38 .net v0x55dbe1248500 38, 5 0, L_0x7f9f6f435890; 1 drivers
L_0x7f9f6f4358d8 .functor BUFT 1, C4<111001>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_39 .net v0x55dbe1248500 39, 5 0, L_0x7f9f6f4358d8; 1 drivers
L_0x7f9f6f435920 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_40 .net v0x55dbe1248500 40, 5 0, L_0x7f9f6f435920; 1 drivers
L_0x7f9f6f435968 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_41 .net v0x55dbe1248500 41, 5 0, L_0x7f9f6f435968; 1 drivers
L_0x7f9f6f4359b0 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_42 .net v0x55dbe1248500 42, 5 0, L_0x7f9f6f4359b0; 1 drivers
L_0x7f9f6f4359f8 .functor BUFT 1, C4<110101>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_43 .net v0x55dbe1248500 43, 5 0, L_0x7f9f6f4359f8; 1 drivers
L_0x7f9f6f435a40 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_44 .net v0x55dbe1248500 44, 5 0, L_0x7f9f6f435a40; 1 drivers
L_0x7f9f6f435a88 .functor BUFT 1, C4<101101>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_45 .net v0x55dbe1248500 45, 5 0, L_0x7f9f6f435a88; 1 drivers
L_0x7f9f6f435ad0 .functor BUFT 1, C4<011101>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_46 .net v0x55dbe1248500 46, 5 0, L_0x7f9f6f435ad0; 1 drivers
L_0x7f9f6f435b18 .functor BUFT 1, C4<111101>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_47 .net v0x55dbe1248500 47, 5 0, L_0x7f9f6f435b18; 1 drivers
L_0x7f9f6f435b60 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_48 .net v0x55dbe1248500 48, 5 0, L_0x7f9f6f435b60; 1 drivers
L_0x7f9f6f435ba8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_49 .net v0x55dbe1248500 49, 5 0, L_0x7f9f6f435ba8; 1 drivers
L_0x7f9f6f435bf0 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_50 .net v0x55dbe1248500 50, 5 0, L_0x7f9f6f435bf0; 1 drivers
L_0x7f9f6f435c38 .functor BUFT 1, C4<110011>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_51 .net v0x55dbe1248500 51, 5 0, L_0x7f9f6f435c38; 1 drivers
L_0x7f9f6f435c80 .functor BUFT 1, C4<001011>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_52 .net v0x55dbe1248500 52, 5 0, L_0x7f9f6f435c80; 1 drivers
L_0x7f9f6f435cc8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_53 .net v0x55dbe1248500 53, 5 0, L_0x7f9f6f435cc8; 1 drivers
L_0x7f9f6f435d10 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_54 .net v0x55dbe1248500 54, 5 0, L_0x7f9f6f435d10; 1 drivers
L_0x7f9f6f435d58 .functor BUFT 1, C4<111011>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_55 .net v0x55dbe1248500 55, 5 0, L_0x7f9f6f435d58; 1 drivers
L_0x7f9f6f435da0 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_56 .net v0x55dbe1248500 56, 5 0, L_0x7f9f6f435da0; 1 drivers
L_0x7f9f6f435de8 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_57 .net v0x55dbe1248500 57, 5 0, L_0x7f9f6f435de8; 1 drivers
L_0x7f9f6f435e30 .functor BUFT 1, C4<010111>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_58 .net v0x55dbe1248500 58, 5 0, L_0x7f9f6f435e30; 1 drivers
L_0x7f9f6f435e78 .functor BUFT 1, C4<110111>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_59 .net v0x55dbe1248500 59, 5 0, L_0x7f9f6f435e78; 1 drivers
L_0x7f9f6f435ec0 .functor BUFT 1, C4<001111>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_60 .net v0x55dbe1248500 60, 5 0, L_0x7f9f6f435ec0; 1 drivers
L_0x7f9f6f435f08 .functor BUFT 1, C4<101111>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_61 .net v0x55dbe1248500 61, 5 0, L_0x7f9f6f435f08; 1 drivers
L_0x7f9f6f435f50 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_62 .net v0x55dbe1248500 62, 5 0, L_0x7f9f6f435f50; 1 drivers
L_0x7f9f6f435f98 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x55dbe1248500_63 .net v0x55dbe1248500 63, 5 0, L_0x7f9f6f435f98; 1 drivers
v0x55dbe1248fd0_0 .net "clk", 0 0, v0x55dbe124c2e0_0;  alias, 1 drivers
v0x55dbe1249070_0 .var "cnt", 5 0;
v0x55dbe12491e0_0 .net "data_in", 31 0, L_0x55dbe12611f0;  alias, 1 drivers
v0x55dbe12492a0_0 .net "data_out", 31 0, L_0x55dbe1262720;  alias, 1 drivers
v0x55dbe1249380_0 .var "is_out", 0 0;
v0x55dbe1249440_0 .net "nrst", 0 0, v0x55dbe124b440_0;  1 drivers
v0x55dbe1249500_0 .var "rden", 0 0;
v0x55dbe12495c0 .array "robuf", 63 0, 31 0;
v0x55dbe1249680_0 .var "wren", 0 0;
L_0x55dbe12621f0 .array/port v0x55dbe12495c0, L_0x55dbe1262560;
L_0x55dbe12622f0 .array/port v0x55dbe1248500, L_0x55dbe12623f0;
L_0x55dbe12623f0 .concat [ 6 2 0 0], v0x55dbe1249070_0, L_0x7f9f6f435fe0;
L_0x55dbe1262560 .concat [ 6 2 0 0], L_0x55dbe12622f0, L_0x7f9f6f436028;
    .scope S_0x55dbe1220470;
T_21 ;
    %wait E_0x55dbe110ba80;
    %load/vec4 v0x55dbe12211d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %fork t_1, S_0x55dbe1220870;
    %jmp t_0;
    .scope S_0x55dbe1220870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe1220a70_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x55dbe1220a70_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55dbe1220a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe12212c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55dbe1220a70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55dbe1220a70_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %end;
    .scope S_0x55dbe1220470;
t_0 %join;
    %jmp T_21.1;
T_21.0 ;
    %fork t_3, S_0x55dbe1220b70;
    %jmp t_2;
    .scope S_0x55dbe1220b70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe1220d70_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x55dbe1220d70_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v0x55dbe1220d70_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55dbe12212c0, 4;
    %ix/getv/s 3, v0x55dbe1220d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe12212c0, 0, 4;
    %load/vec4 v0x55dbe1220d70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55dbe1220d70_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
    %end;
    .scope S_0x55dbe1220470;
t_2 %join;
    %load/vec4 v0x55dbe1220f40_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe12212c0, 0, 4;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55dbe121f570;
T_22 ;
    %wait E_0x55dbe10dbf70;
    %load/vec4 v0x55dbe121fed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1220050_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe12201f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe12202d0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55dbe1220130_0;
    %load/vec4 v0x55dbe12202d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x55dbe121fba0_0;
    %load/vec4 v0x55dbe12201f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe121fe10, 0, 4;
    %load/vec4 v0x55dbe121fcb0_0;
    %load/vec4 v0x55dbe12201f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe121fe10, 0, 4;
    %load/vec4 v0x55dbe12201f0_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe12201f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe12202d0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x55dbe12201f0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x55dbe12201f0_0, 0;
T_22.5 ;
T_22.2 ;
    %load/vec4 v0x55dbe121ff90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x55dbe1220050_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe1220050_0, 0;
T_22.6 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55dbe11de060;
T_23 ;
    %wait E_0x55dbe110ba80;
    %load/vec4 v0x55dbe12226b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1222750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1222890_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1221f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe12225f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55dbe1221f30_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1222890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe12225f0_0, 0;
T_23.2 ;
    %load/vec4 v0x55dbe1222890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1222750_0, 0;
T_23.4 ;
    %load/vec4 v0x55dbe1221f30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe1221f30_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55dbe11e7340;
T_24 ;
    %vpi_call/w 3 16 "$readmemb", "roter1.txt", v0x55dbe1223a00 {0 0 0};
    %vpi_call/w 3 17 "$readmemb", "bit_rev.txt", v0x55dbe1223270 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x55dbe11e7340;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe1223330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe12238c0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55dbe12233d0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55dbe1223100_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe1223960_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55dbe12234b0_0, 0, 5;
    %vpi_call/w 3 36 "$readmemb", "stage5.txt", v0x55dbe1223590 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe12238c0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x55dbe11e7340;
T_26 ;
    %delay 5, 0;
    %load/vec4 v0x55dbe1223330_0;
    %inv;
    %store/vec4 v0x55dbe1223330_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55dbe11e7340;
T_27 ;
    %wait E_0x55dbe110ba80;
    %load/vec4 v0x55dbe12238c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1223100_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe12233d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1223960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dbe12234b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55dbe1223820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1223960_0, 0;
T_27.2 ;
    %load/vec4 v0x55dbe1223960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %vpi_call/w 3 53 "$display", "%b", v0x55dbe1223710_0 {0 0 0};
    %load/vec4 v0x55dbe12233d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe12233d0_0, 0;
    %load/vec4 v0x55dbe12233d0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %vpi_call/w 3 56 "$finish" {0 0 0};
T_27.6 ;
T_27.4 ;
    %load/vec4 v0x55dbe1223100_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_27.8, 5;
    %load/vec4 v0x55dbe1223100_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe1223100_0, 0;
T_27.8 ;
    %load/vec4 v0x55dbe12234b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55dbe12234b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55dbe1227630;
T_28 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe12283c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_28.0, 4;
    %fork t_5, S_0x55dbe1227a60;
    %jmp t_4;
    .scope S_0x55dbe1227a60;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe1227c60_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x55dbe1227c60_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55dbe1227c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe12284b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55dbe1227c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55dbe1227c60_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %end;
    .scope S_0x55dbe1227630;
t_4 %join;
    %jmp T_28.1;
T_28.0 ;
    %fork t_7, S_0x55dbe1227d60;
    %jmp t_6;
    .scope S_0x55dbe1227d60;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe1227f60_0, 0, 32;
T_28.4 ;
    %load/vec4 v0x55dbe1227f60_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_28.5, 5;
    %load/vec4 v0x55dbe1227f60_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55dbe12284b0, 4;
    %ix/getv/s 3, v0x55dbe1227f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe12284b0, 0, 4;
    %load/vec4 v0x55dbe1227f60_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55dbe1227f60_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
    %end;
    .scope S_0x55dbe1227630;
t_6 %join;
    %load/vec4 v0x55dbe1228130_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe12284b0, 0, 4;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55dbe1226680;
T_29 ;
    %wait E_0x55dbe1226930;
    %load/vec4 v0x55dbe1227050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe12271d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1227370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1227450_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55dbe12272b0_0;
    %load/vec4 v0x55dbe1227450_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x55dbe1226cf0_0;
    %load/vec4 v0x55dbe1227370_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1226f90, 0, 4;
    %load/vec4 v0x55dbe1226e00_0;
    %load/vec4 v0x55dbe1227370_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1226f90, 0, 4;
    %load/vec4 v0x55dbe1227370_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_29.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1227370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1227450_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x55dbe1227370_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x55dbe1227370_0, 0;
T_29.5 ;
T_29.2 ;
    %load/vec4 v0x55dbe1227110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x55dbe12271d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe12271d0_0, 0;
T_29.6 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55dbe1223cc0;
T_30 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe12298a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1229940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1229a80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1229120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe12297e0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55dbe1229120_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1229a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe12297e0_0, 0;
T_30.2 ;
    %load/vec4 v0x55dbe1229a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1229940_0, 0;
T_30.4 ;
    %load/vec4 v0x55dbe1229120_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe1229120_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55dbe122d5e0;
T_31 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe122e2d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %fork t_9, S_0x55dbe122d9f0;
    %jmp t_8;
    .scope S_0x55dbe122d9f0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe122dbd0_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x55dbe122dbd0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55dbe122dbd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe122e3c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55dbe122dbd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55dbe122dbd0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %end;
    .scope S_0x55dbe122d5e0;
t_8 %join;
    %jmp T_31.1;
T_31.0 ;
    %fork t_11, S_0x55dbe122dcd0;
    %jmp t_10;
    .scope S_0x55dbe122dcd0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe122ded0_0, 0, 32;
T_31.4 ;
    %load/vec4 v0x55dbe122ded0_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_31.5, 5;
    %load/vec4 v0x55dbe122ded0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55dbe122e3c0, 4;
    %ix/getv/s 3, v0x55dbe122ded0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe122e3c0, 0, 4;
    %load/vec4 v0x55dbe122ded0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55dbe122ded0_0, 0, 32;
    %jmp T_31.4;
T_31.5 ;
    %end;
    .scope S_0x55dbe122d5e0;
t_10 %join;
    %load/vec4 v0x55dbe122e070_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe122e3c0, 0, 4;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55dbe122c610;
T_32 ;
    %wait E_0x55dbe122c900;
    %load/vec4 v0x55dbe122d000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe122d180_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe122d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe122d400_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55dbe122d260_0;
    %load/vec4 v0x55dbe122d400_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x55dbe122cca0_0;
    %load/vec4 v0x55dbe122d320_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe122cf40, 0, 4;
    %load/vec4 v0x55dbe122cdb0_0;
    %load/vec4 v0x55dbe122d320_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe122cf40, 0, 4;
    %load/vec4 v0x55dbe122d320_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_32.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe122d320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe122d400_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x55dbe122d320_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x55dbe122d320_0, 0;
T_32.5 ;
T_32.2 ;
    %load/vec4 v0x55dbe122d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x55dbe122d180_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe122d180_0, 0;
T_32.6 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55dbe1229be0;
T_33 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe122f810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe122f8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe122f9f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe122efe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe122f6c0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55dbe122efe0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_33.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe122f9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe122f6c0_0, 0;
T_33.2 ;
    %load/vec4 v0x55dbe122f9f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe122f8b0_0, 0;
T_33.4 ;
    %load/vec4 v0x55dbe122efe0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe122efe0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55dbe1233520;
T_34 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe12342e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_34.0, 4;
    %fork t_13, S_0x55dbe12339b0;
    %jmp t_12;
    .scope S_0x55dbe12339b0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe1233b90_0, 0, 32;
T_34.2 ;
    %load/vec4 v0x55dbe1233b90_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55dbe1233b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe12343d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55dbe1233b90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55dbe1233b90_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %end;
    .scope S_0x55dbe1233520;
t_12 %join;
    %jmp T_34.1;
T_34.0 ;
    %fork t_15, S_0x55dbe1233c90;
    %jmp t_14;
    .scope S_0x55dbe1233c90;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe1233e90_0, 0, 32;
T_34.4 ;
    %load/vec4 v0x55dbe1233e90_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_34.5, 5;
    %load/vec4 v0x55dbe1233e90_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55dbe12343d0, 4;
    %ix/getv/s 3, v0x55dbe1233e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe12343d0, 0, 4;
    %load/vec4 v0x55dbe1233e90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55dbe1233e90_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %end;
    .scope S_0x55dbe1233520;
t_14 %join;
    %load/vec4 v0x55dbe1234030_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe12343d0, 0, 4;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55dbe1232550;
T_35 ;
    %wait E_0x55dbe1232840;
    %load/vec4 v0x55dbe1232f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe12330c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1233260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1233340_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55dbe12331a0_0;
    %load/vec4 v0x55dbe1233340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x55dbe1232be0_0;
    %load/vec4 v0x55dbe1233260_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1232e80, 0, 4;
    %load/vec4 v0x55dbe1232cf0_0;
    %load/vec4 v0x55dbe1233260_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1232e80, 0, 4;
    %load/vec4 v0x55dbe1233260_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_35.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1233260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1233340_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x55dbe1233260_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x55dbe1233260_0, 0;
T_35.5 ;
T_35.2 ;
    %load/vec4 v0x55dbe1233000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x55dbe12330c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe12330c0_0, 0;
T_35.6 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55dbe122fb10;
T_36 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe12358a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1235940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1235a80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1235100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe12357e0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55dbe1235100_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1235a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe12357e0_0, 0;
T_36.2 ;
    %load/vec4 v0x55dbe1235a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1235940_0, 0;
T_36.4 ;
    %load/vec4 v0x55dbe1235100_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe1235100_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55dbe1239590;
T_37 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe123a350_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_37.0, 4;
    %fork t_17, S_0x55dbe1239a20;
    %jmp t_16;
    .scope S_0x55dbe1239a20;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe1239c00_0, 0, 32;
T_37.2 ;
    %load/vec4 v0x55dbe1239c00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_37.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55dbe1239c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe123a440, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55dbe1239c00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55dbe1239c00_0, 0, 32;
    %jmp T_37.2;
T_37.3 ;
    %end;
    .scope S_0x55dbe1239590;
t_16 %join;
    %jmp T_37.1;
T_37.0 ;
    %fork t_19, S_0x55dbe1239d00;
    %jmp t_18;
    .scope S_0x55dbe1239d00;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe1239f00_0, 0, 32;
T_37.4 ;
    %load/vec4 v0x55dbe1239f00_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_37.5, 5;
    %load/vec4 v0x55dbe1239f00_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55dbe123a440, 4;
    %ix/getv/s 3, v0x55dbe1239f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe123a440, 0, 4;
    %load/vec4 v0x55dbe1239f00_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55dbe1239f00_0, 0, 32;
    %jmp T_37.4;
T_37.5 ;
    %end;
    .scope S_0x55dbe1239590;
t_18 %join;
    %load/vec4 v0x55dbe123a0a0_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe123a440, 0, 4;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55dbe12385c0;
T_38 ;
    %wait E_0x55dbe12388b0;
    %load/vec4 v0x55dbe1238fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1239130_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe12392d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe12393b0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55dbe1239210_0;
    %load/vec4 v0x55dbe12393b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x55dbe1238c50_0;
    %load/vec4 v0x55dbe12392d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1238ef0, 0, 4;
    %load/vec4 v0x55dbe1238d60_0;
    %load/vec4 v0x55dbe12392d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1238ef0, 0, 4;
    %load/vec4 v0x55dbe12392d0_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_38.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe12392d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe12393b0_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x55dbe12392d0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x55dbe12392d0_0, 0;
T_38.5 ;
T_38.2 ;
    %load/vec4 v0x55dbe1239070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x55dbe1239130_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe1239130_0, 0;
T_38.6 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55dbe1235ba0;
T_39 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe123b800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe123b8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe123b9e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe123b060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe123b740_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55dbe123b060_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe123b9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe123b740_0, 0;
T_39.2 ;
    %load/vec4 v0x55dbe123b9e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe123b8a0_0, 0;
T_39.4 ;
    %load/vec4 v0x55dbe123b060_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe123b060_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55dbe123f5a0;
T_40 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe1240360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.0, 4;
    %fork t_21, S_0x55dbe123fa30;
    %jmp t_20;
    .scope S_0x55dbe123fa30;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe123fc10_0, 0, 32;
T_40.2 ;
    %load/vec4 v0x55dbe123fc10_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_40.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55dbe123fc10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1240450, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55dbe123fc10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55dbe123fc10_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %end;
    .scope S_0x55dbe123f5a0;
t_20 %join;
    %jmp T_40.1;
T_40.0 ;
    %fork t_23, S_0x55dbe123fd10;
    %jmp t_22;
    .scope S_0x55dbe123fd10;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe123ff10_0, 0, 32;
T_40.4 ;
    %load/vec4 v0x55dbe123ff10_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_40.5, 5;
    %load/vec4 v0x55dbe123ff10_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55dbe1240450, 4;
    %ix/getv/s 3, v0x55dbe123ff10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1240450, 0, 4;
    %load/vec4 v0x55dbe123ff10_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55dbe123ff10_0, 0, 32;
    %jmp T_40.4;
T_40.5 ;
    %end;
    .scope S_0x55dbe123f5a0;
t_22 %join;
    %load/vec4 v0x55dbe12400b0_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1240450, 0, 4;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55dbe123e600;
T_41 ;
    %wait E_0x55dbe123e8f0;
    %load/vec4 v0x55dbe123efc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe123f140_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe123f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe123f3c0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55dbe123f220_0;
    %load/vec4 v0x55dbe123f3c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x55dbe123ec90_0;
    %load/vec4 v0x55dbe123f2e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe123ef00, 0, 4;
    %load/vec4 v0x55dbe123eda0_0;
    %load/vec4 v0x55dbe123f2e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe123ef00, 0, 4;
    %load/vec4 v0x55dbe123f2e0_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe123f2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe123f3c0_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x55dbe123f2e0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x55dbe123f2e0_0, 0;
T_41.5 ;
T_41.2 ;
    %load/vec4 v0x55dbe123f080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x55dbe123f140_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe123f140_0, 0;
T_41.6 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55dbe123bb00;
T_42 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe1241810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe12418b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe12419f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1241070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1241750_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55dbe1241070_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_42.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe12419f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1241750_0, 0;
T_42.2 ;
    %load/vec4 v0x55dbe12419f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe12418b0_0, 0;
T_42.4 ;
    %load/vec4 v0x55dbe1241070_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe1241070_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55dbe1245590;
T_43 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe1246560_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_43.0, 4;
    %fork t_25, S_0x55dbe1245a20;
    %jmp t_24;
    .scope S_0x55dbe1245a20;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe1245c00_0, 0, 32;
T_43.2 ;
    %load/vec4 v0x55dbe1245c00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_43.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55dbe1245c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1246650, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55dbe1245c00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55dbe1245c00_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %end;
    .scope S_0x55dbe1245590;
t_24 %join;
    %jmp T_43.1;
T_43.0 ;
    %fork t_27, S_0x55dbe1245d00;
    %jmp t_26;
    .scope S_0x55dbe1245d00;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbe1245f00_0, 0, 32;
T_43.4 ;
    %load/vec4 v0x55dbe1245f00_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_43.5, 5;
    %load/vec4 v0x55dbe1245f00_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55dbe1246650, 4;
    %ix/getv/s 3, v0x55dbe1245f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1246650, 0, 4;
    %load/vec4 v0x55dbe1245f00_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55dbe1245f00_0, 0, 32;
    %jmp T_43.4;
T_43.5 ;
    %end;
    .scope S_0x55dbe1245590;
t_26 %join;
    %load/vec4 v0x55dbe12462b0_0;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1246650, 0, 4;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55dbe12445c0;
T_44 ;
    %wait E_0x55dbe12448b0;
    %load/vec4 v0x55dbe1244fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1245130_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe12452d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe12453b0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x55dbe1245210_0;
    %load/vec4 v0x55dbe12453b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x55dbe1244c50_0;
    %load/vec4 v0x55dbe12452d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1244ef0, 0, 4;
    %load/vec4 v0x55dbe1244d60_0;
    %load/vec4 v0x55dbe12452d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe1244ef0, 0, 4;
    %load/vec4 v0x55dbe12452d0_0;
    %pad/u 32;
    %cmpi/e 62, 0, 32;
    %jmp/0xz  T_44.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe12452d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe12453b0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x55dbe12452d0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x55dbe12452d0_0, 0;
T_44.5 ;
T_44.2 ;
    %load/vec4 v0x55dbe1245070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %load/vec4 v0x55dbe1245130_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe1245130_0, 0;
T_44.6 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55dbe1241b10;
T_45 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe1247a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1247ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1247bf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1247270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1247950_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x55dbe1247270_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1247bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1247950_0, 0;
T_45.2 ;
    %load/vec4 v0x55dbe1247bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1247ab0_0, 0;
T_45.4 ;
    %load/vec4 v0x55dbe1247270_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe1247270_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55dbe1247d10;
T_46 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe1249440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1249500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1249680_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe1249070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1249380_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x55dbe1249070_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_46.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1249680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1249380_0, 0;
T_46.2 ;
    %load/vec4 v0x55dbe1249680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe1249500_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe1249500_0, 0;
    %load/vec4 v0x55dbe12491e0_0;
    %load/vec4 v0x55dbe1249070_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe12495c0, 0, 4;
T_46.5 ;
    %load/vec4 v0x55dbe1249070_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe1249070_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55dbe1223ac0;
T_47 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe124b3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dbe124a580_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dbe124a4a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dbe124a3c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dbe124a2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe124a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe124b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe124b7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe124b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe124b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe124b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe124b440_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55dbe124af20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe124b720_0, 0;
T_47.2 ;
    %load/vec4 v0x55dbe124afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe124b7c0_0, 0;
T_47.4 ;
    %load/vec4 v0x55dbe124b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe124b860_0, 0;
T_47.6 ;
    %load/vec4 v0x55dbe124b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe124b900_0, 0;
T_47.8 ;
    %load/vec4 v0x55dbe124b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe124b9a0_0, 0;
T_47.10 ;
    %load/vec4 v0x55dbe124b2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbe124b440_0, 0;
T_47.12 ;
    %load/vec4 v0x55dbe124b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.14, 8;
    %load/vec4 v0x55dbe124a220_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55dbe124a220_0, 0;
T_47.14 ;
    %load/vec4 v0x55dbe124b7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.16, 8;
    %load/vec4 v0x55dbe124a2e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55dbe124a2e0_0, 0;
T_47.16 ;
    %load/vec4 v0x55dbe124b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.18, 8;
    %load/vec4 v0x55dbe124a3c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55dbe124a3c0_0, 0;
T_47.18 ;
    %load/vec4 v0x55dbe124b900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.20, 8;
    %load/vec4 v0x55dbe124a4a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55dbe124a4a0_0, 0;
T_47.20 ;
    %load/vec4 v0x55dbe124b9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.22, 8;
    %load/vec4 v0x55dbe124a580_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55dbe124a580_0, 0;
T_47.22 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55dbe11e8600;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe124c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe124c7d0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55dbe124c380_0, 0, 6;
    %vpi_call/w 8 24 "$readmemb", "input.txt", v0x55dbe124c460 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe124c7d0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x55dbe11e8600;
T_49 ;
    %delay 5, 0;
    %load/vec4 v0x55dbe124c2e0_0;
    %inv;
    %store/vec4 v0x55dbe124c2e0_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55dbe11e8600;
T_50 ;
    %wait E_0x55dbe1215440;
    %load/vec4 v0x55dbe124c7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55dbe124c200_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x55dbe124c730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %vpi_call/w 8 36 "$display", "%b", v0x55dbe124c670_0 {0 0 0};
    %load/vec4 v0x55dbe124c380_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe124c380_0, 0;
    %load/vec4 v0x55dbe124c380_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_50.4, 4;
    %vpi_call/w 8 39 "$finish" {0 0 0};
T_50.4 ;
T_50.2 ;
    %load/vec4 v0x55dbe124c200_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_50.6, 5;
    %load/vec4 v0x55dbe124c200_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55dbe124c200_0, 0;
T_50.6 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "/home/meltpoint/verirunner/testcase/FFT/FFT_unit_sim.sv";
    "/home/meltpoint/verirunner/testcase/FFT/FFT_unit.sv";
    "/home/meltpoint/verirunner/testcase/FFT/butt2.sv";
    "/home/meltpoint/verirunner/testcase/FFT/FIFO.sv";
    "/home/meltpoint/verirunner/testcase/FFT/shift_reg.sv";
    "/home/meltpoint/verirunner/testcase/FFT/top_sim.sv";
    "/home/meltpoint/verirunner/testcase/FFT/top.sv";
    "/home/meltpoint/verirunner/testcase/FFT/reoder.sv";
