Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Apr 29 16:31:01 2019
| Host         : 500235e510a4 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mitx_petalinux_wrapper_timing_summary_routed.rpt -rpx mitx_petalinux_wrapper_timing_summary_routed.rpx
| Design       : mitx_petalinux_wrapper
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.077        0.000                      0               102354        0.019        0.000                      0               102354        1.100        0.000                       0                 47946  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                         ------------         ----------      --------------
clk_fpga_0                                                    {0.000 5.000}        10.000          100.000         
pl_clk_p                                                      {0.000 2.500}        5.000           200.000         
  clk_out1_mitx_petalinux_clk_wiz_0_1                         {0.000 40.690}       81.380          12.288          
    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {0.000 162.761}      325.521         3.072           
  clkfbout_mitx_petalinux_clk_wiz_0_1                         {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                          1.077        0.000                      0               101858        0.019        0.000                      0               101858        4.220        0.000                       0                 47777  
pl_clk_p                                                                                                                                                                                                        1.100        0.000                       0                     1  
  clk_out1_mitx_petalinux_clk_wiz_0_1                              80.136        0.000                      0                    2        0.320        0.000                      0                    2       40.290        0.000                       0                     4  
    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072      156.723        0.000                      0                  285        0.086        0.000                      0                  285      162.361        0.000                       0                   161  
  clkfbout_mitx_petalinux_clk_wiz_0_1                                                                                                                                                                          43.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                To Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                --------                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  clk_out1_mitx_petalinux_clk_wiz_0_1                            75.944        0.000                      0                    1        1.690        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                From Clock                                                To Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                ----------                                                --------                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                         clk_fpga_0                                                clk_fpga_0                                                      4.414        0.000                      0                  175        0.185        0.000                      0                  175  
**async_default**                                         mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072      323.186        0.000                      0                   34        0.219        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_scale_factor_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 1.739ns (21.519%)  route 6.342ns (78.481%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 13.088 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.050 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=2, routed)           0.736     5.786    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X36Y305        LUT2 (Prop_lut2_I1_O)        0.056     5.842 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.580     6.422    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X41Y301        LUT6 (Prop_lut6_I4_O)        0.168     6.590 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.856     7.446    mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X43Y315        LUT5 (Prop_lut5_I0_O)        0.053     7.499 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          1.509     9.008    mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X94Y309        LUT5 (Prop_lut5_I4_O)        0.053     9.061 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=3, routed)           0.536     9.597    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WVALID
    SLICE_X97Y306        LUT5 (Prop_lut5_I4_O)        0.053     9.650 f  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3/O
                         net (fo=7, routed)           1.099    10.749    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3_n_2
    SLICE_X119Y282       LUT5 (Prop_lut5_I2_O)        0.053    10.802 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_scale_factor[31]_i_1/O
                         net (fo=32, routed)          1.027    11.828    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/p_0_in[3]
    SLICE_X135Y275       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_scale_factor_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.545    13.088    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X135Y275       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_scale_factor_reg[12]/C
                         clock pessimism              0.215    13.303    
                         clock uncertainty           -0.154    13.149    
    SLICE_X135Y275       FDRE (Setup_fdre_C_CE)      -0.244    12.905    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_scale_factor_reg[12]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_scale_factor_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 1.739ns (21.519%)  route 6.342ns (78.481%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 13.088 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.050 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=2, routed)           0.736     5.786    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X36Y305        LUT2 (Prop_lut2_I1_O)        0.056     5.842 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.580     6.422    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X41Y301        LUT6 (Prop_lut6_I4_O)        0.168     6.590 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.856     7.446    mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X43Y315        LUT5 (Prop_lut5_I0_O)        0.053     7.499 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[1]_INST_0/O
                         net (fo=10, routed)          1.509     9.008    mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X94Y309        LUT5 (Prop_lut5_I4_O)        0.053     9.061 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=3, routed)           0.536     9.597    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WVALID
    SLICE_X97Y306        LUT5 (Prop_lut5_I4_O)        0.053     9.650 f  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3/O
                         net (fo=7, routed)           1.099    10.749    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3_n_2
    SLICE_X119Y282       LUT5 (Prop_lut5_I2_O)        0.053    10.802 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_scale_factor[31]_i_1/O
                         net (fo=32, routed)          1.027    11.828    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/p_0_in[3]
    SLICE_X135Y275       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_scale_factor_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.545    13.088    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X135Y275       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_scale_factor_reg[13]/C
                         clock pessimism              0.215    13.303    
                         clock uncertainty           -0.154    13.149    
    SLICE_X135Y275       FDRE (Setup_fdre_C_CE)      -0.244    12.905    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_CTRL_BUS_s_axi_U/int_scale_factor_reg[13]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 1.739ns (22.214%)  route 6.089ns (77.786%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 12.938 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.050 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=2, routed)           0.736     5.786    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X36Y305        LUT2 (Prop_lut2_I1_O)        0.056     5.842 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.580     6.422    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X41Y301        LUT6 (Prop_lut6_I4_O)        0.168     6.590 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.854     7.444    mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X43Y315        LUT5 (Prop_lut5_I0_O)        0.053     7.497 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.272     8.769    mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     8.822 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.150     8.971    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WVALID
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     9.024 f  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3/O
                         net (fo=7, routed)           1.895    10.919    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3_n_2
    SLICE_X94Y225        LUT5 (Prop_lut5_I0_O)        0.053    10.972 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_1/O
                         net (fo=32, routed)          0.603    11.575    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/p_0_in[0]
    SLICE_X105Y222       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.395    12.938    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X105Y222       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[10]/C
                         clock pessimism              0.165    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X105Y222       FDRE (Setup_fdre_C_CE)      -0.244    12.705    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[10]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 1.739ns (22.214%)  route 6.089ns (77.786%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 12.938 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.050 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=2, routed)           0.736     5.786    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X36Y305        LUT2 (Prop_lut2_I1_O)        0.056     5.842 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.580     6.422    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X41Y301        LUT6 (Prop_lut6_I4_O)        0.168     6.590 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.854     7.444    mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X43Y315        LUT5 (Prop_lut5_I0_O)        0.053     7.497 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.272     8.769    mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     8.822 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.150     8.971    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WVALID
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     9.024 f  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3/O
                         net (fo=7, routed)           1.895    10.919    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3_n_2
    SLICE_X94Y225        LUT5 (Prop_lut5_I0_O)        0.053    10.972 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_1/O
                         net (fo=32, routed)          0.603    11.575    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/p_0_in[0]
    SLICE_X105Y222       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.395    12.938    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X105Y222       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[11]/C
                         clock pessimism              0.165    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X105Y222       FDRE (Setup_fdre_C_CE)      -0.244    12.705    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[11]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 1.739ns (22.275%)  route 6.068ns (77.725%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.050 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=2, routed)           0.736     5.786    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X36Y305        LUT2 (Prop_lut2_I1_O)        0.056     5.842 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.580     6.422    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X41Y301        LUT6 (Prop_lut6_I4_O)        0.168     6.590 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.854     7.444    mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X43Y315        LUT5 (Prop_lut5_I0_O)        0.053     7.497 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.272     8.769    mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     8.822 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.150     8.971    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WVALID
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     9.024 f  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3/O
                         net (fo=7, routed)           1.895    10.919    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3_n_2
    SLICE_X94Y225        LUT5 (Prop_lut5_I0_O)        0.053    10.972 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_1/O
                         net (fo=32, routed)          0.582    11.554    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/p_0_in[0]
    SLICE_X100Y221       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.394    12.937    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X100Y221       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[2]/C
                         clock pessimism              0.165    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X100Y221       FDRE (Setup_fdre_C_CE)      -0.244    12.704    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[2]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 1.739ns (22.275%)  route 6.068ns (77.725%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.050 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=2, routed)           0.736     5.786    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X36Y305        LUT2 (Prop_lut2_I1_O)        0.056     5.842 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.580     6.422    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X41Y301        LUT6 (Prop_lut6_I4_O)        0.168     6.590 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.854     7.444    mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X43Y315        LUT5 (Prop_lut5_I0_O)        0.053     7.497 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.272     8.769    mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     8.822 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.150     8.971    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WVALID
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     9.024 f  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3/O
                         net (fo=7, routed)           1.895    10.919    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3_n_2
    SLICE_X94Y225        LUT5 (Prop_lut5_I0_O)        0.053    10.972 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_1/O
                         net (fo=32, routed)          0.582    11.554    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/p_0_in[0]
    SLICE_X100Y221       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.394    12.937    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X100Y221       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[3]/C
                         clock pessimism              0.165    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X100Y221       FDRE (Setup_fdre_C_CE)      -0.244    12.704    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[3]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 1.739ns (22.275%)  route 6.068ns (77.725%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.050 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=2, routed)           0.736     5.786    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X36Y305        LUT2 (Prop_lut2_I1_O)        0.056     5.842 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.580     6.422    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X41Y301        LUT6 (Prop_lut6_I4_O)        0.168     6.590 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.854     7.444    mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X43Y315        LUT5 (Prop_lut5_I0_O)        0.053     7.497 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.272     8.769    mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     8.822 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.150     8.971    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WVALID
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     9.024 f  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3/O
                         net (fo=7, routed)           1.895    10.919    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3_n_2
    SLICE_X94Y225        LUT5 (Prop_lut5_I0_O)        0.053    10.972 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_1/O
                         net (fo=32, routed)          0.582    11.554    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/p_0_in[0]
    SLICE_X100Y221       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.394    12.937    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X100Y221       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[4]/C
                         clock pessimism              0.165    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X100Y221       FDRE (Setup_fdre_C_CE)      -0.244    12.704    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[4]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 1.739ns (22.275%)  route 6.068ns (77.725%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.050 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=2, routed)           0.736     5.786    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X36Y305        LUT2 (Prop_lut2_I1_O)        0.056     5.842 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.580     6.422    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X41Y301        LUT6 (Prop_lut6_I4_O)        0.168     6.590 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.854     7.444    mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X43Y315        LUT5 (Prop_lut5_I0_O)        0.053     7.497 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.272     8.769    mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     8.822 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.150     8.971    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WVALID
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     9.024 f  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3/O
                         net (fo=7, routed)           1.895    10.919    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3_n_2
    SLICE_X94Y225        LUT5 (Prop_lut5_I0_O)        0.053    10.972 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_1/O
                         net (fo=32, routed)          0.582    11.554    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/p_0_in[0]
    SLICE_X100Y221       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.394    12.937    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X100Y221       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[5]/C
                         clock pessimism              0.165    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X100Y221       FDRE (Setup_fdre_C_CE)      -0.244    12.704    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[5]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 1.739ns (22.275%)  route 6.068ns (77.725%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.050 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=2, routed)           0.736     5.786    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X36Y305        LUT2 (Prop_lut2_I1_O)        0.056     5.842 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.580     6.422    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X41Y301        LUT6 (Prop_lut6_I4_O)        0.168     6.590 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.854     7.444    mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X43Y315        LUT5 (Prop_lut5_I0_O)        0.053     7.497 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.272     8.769    mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     8.822 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.150     8.971    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WVALID
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     9.024 f  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3/O
                         net (fo=7, routed)           1.895    10.919    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3_n_2
    SLICE_X94Y225        LUT5 (Prop_lut5_I0_O)        0.053    10.972 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_1/O
                         net (fo=32, routed)          0.582    11.554    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/p_0_in[0]
    SLICE_X100Y221       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.394    12.937    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X100Y221       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[6]/C
                         clock pessimism              0.165    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X100Y221       FDRE (Setup_fdre_C_CE)      -0.244    12.704    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[6]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 1.739ns (22.275%)  route 6.068ns (77.725%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.050 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=2, routed)           0.736     5.786    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X36Y305        LUT2 (Prop_lut2_I1_O)        0.056     5.842 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.580     6.422    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X41Y301        LUT6 (Prop_lut6_I4_O)        0.168     6.590 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[3]_INST_0/O
                         net (fo=7, routed)           0.854     7.444    mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X43Y315        LUT5 (Prop_lut5_I0_O)        0.053     7.497 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.272     8.769    mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     8.822 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=3, routed)           0.150     8.971    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WVALID
    SLICE_X47Y258        LUT5 (Prop_lut5_I4_O)        0.053     9.024 f  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3/O
                         net (fo=7, routed)           1.895    10.919    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_3_n_2
    SLICE_X94Y225        LUT5 (Prop_lut5_I0_O)        0.053    10.972 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[31]_i_1/O
                         net (fo=32, routed)          0.582    11.554    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/p_0_in[0]
    SLICE_X100Y221       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.394    12.937    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X100Y221       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[7]/C
                         clock pessimism              0.165    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X100Y221       FDRE (Setup_fdre_C_CE)      -0.244    12.704    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[7]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                  1.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.272ns (69.927%)  route 0.117ns (30.073%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.590     1.379    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/ap_clk
    SLICE_X34Y199        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y199        FDRE (Prop_fdre_C_Q)         0.118     1.497 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/Q
                         net (fo=1, routed)           0.116     1.613    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg_n_2_[14]
    SLICE_X35Y199        LUT4 (Prop_lut4_I0_O)        0.028     1.641 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V[15]_i_3/O
                         net (fo=1, routed)           0.000     1.641    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V[15]_i_3_n_2
    SLICE_X35Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.726 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.727    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[15]_i_1_n_2
    SLICE_X35Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.768 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.768    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]_i_1_n_9
    SLICE_X35Y200        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.897     1.735    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/ap_clk
    SLICE_X35Y200        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[16]/C
                         clock pessimism             -0.057     1.678    
    SLICE_X35Y200        FDRE (Hold_fdre_C_D)         0.071     1.749    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.283ns (70.754%)  route 0.117ns (29.246%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.590     1.379    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/ap_clk
    SLICE_X34Y199        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y199        FDRE (Prop_fdre_C_Q)         0.118     1.497 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/Q
                         net (fo=1, routed)           0.116     1.613    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg_n_2_[14]
    SLICE_X35Y199        LUT4 (Prop_lut4_I0_O)        0.028     1.641 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V[15]_i_3/O
                         net (fo=1, routed)           0.000     1.641    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V[15]_i_3_n_2
    SLICE_X35Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.726 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.727    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[15]_i_1_n_2
    SLICE_X35Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.779 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.779    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]_i_1_n_7
    SLICE_X35Y200        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.897     1.735    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/ap_clk
    SLICE_X35Y200        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[18]/C
                         clock pessimism             -0.057     1.678    
    SLICE_X35Y200        FDRE (Hold_fdre_C_D)         0.071     1.749    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.295ns (69.599%)  route 0.129ns (30.401%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.589     1.378    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/ap_clk
    SLICE_X38Y198        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y198        FDRE (Prop_fdre_C_Q)         0.118     1.496 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/din0_buf1_reg[5]/Q
                         net (fo=1, routed)           0.128     1.624    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/s_axis_a_tdata[5]
    SLICE_X36Y199        LUT2 (Prop_lut2_I1_O)        0.028     1.652 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.652    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/xor_a[5]
    SLICE_X36Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.108     1.760 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.761    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.802 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.802    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/D[8]
    SLICE_X36Y200        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.896     1.734    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X36Y200        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.057     1.677    
    SLICE_X36Y200        FDRE (Hold_fdre_C_D)         0.092     1.769    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/CANCELLATION_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/tmp_1_reg_147_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.015%)  route 0.192ns (59.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.607     1.396    mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/CANCELLATION_DELAY/i_pipe/aclk
    SLICE_X104Y245       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/CANCELLATION_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y245       FDRE (Prop_fdre_C_Q)         0.100     1.496 f  mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/CANCELLATION_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=3, routed)           0.192     1.688    mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/out
    SLICE_X102Y247       LUT4 (Prop_lut4_I3_O)        0.028     1.716 r  mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/noisy_fadd_32ns_3bkb_U1/noisy_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.716    mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/grp_fu_64_p2[31]
    SLICE_X102Y247       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/tmp_1_reg_147_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.832     1.670    mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/ap_clk
    SLICE_X102Y247       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/tmp_1_reg_147_reg[31]/C
                         clock pessimism             -0.077     1.593    
    SLICE_X102Y247       FDRE (Hold_fdre_C_D)         0.087     1.680    mitx_petalinux_i/synth_mods/Generators/noisy_0/inst/tmp_1_reg_147_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.291ns (71.328%)  route 0.117ns (28.672%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.590     1.379    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/ap_clk
    SLICE_X34Y199        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y199        FDRE (Prop_fdre_C_Q)         0.118     1.497 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/Q
                         net (fo=1, routed)           0.116     1.613    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg_n_2_[14]
    SLICE_X35Y199        LUT4 (Prop_lut4_I0_O)        0.028     1.641 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V[15]_i_3/O
                         net (fo=1, routed)           0.000     1.641    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V[15]_i_3_n_2
    SLICE_X35Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.726 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.727    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[15]_i_1_n_2
    SLICE_X35Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.787 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.787    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]_i_1_n_8
    SLICE_X35Y200        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.897     1.735    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/ap_clk
    SLICE_X35Y200        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[17]/C
                         clock pessimism             -0.057     1.678    
    SLICE_X35Y200        FDRE (Hold_fdre_C_D)         0.071     1.749    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/tmp_12_reg_593_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/tmp_s_reg_603_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.183ns (44.728%)  route 0.226ns (55.272%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.589     1.378    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/ap_clk
    SLICE_X41Y199        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/tmp_12_reg_593_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y199        FDRE (Prop_fdre_C_Q)         0.100     1.478 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/tmp_12_reg_593_reg[20]/Q
                         net (fo=3, routed)           0.226     1.704    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/tmp_12_reg_593[20]
    SLICE_X37Y201        LUT4 (Prop_lut4_I2_O)        0.028     1.732 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/tmp_s_reg_603[23]_i_8/O
                         net (fo=1, routed)           0.000     1.732    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/tmp_s_reg_603[23]_i_8_n_2
    SLICE_X37Y201        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.787 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/tmp_s_reg_603_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.787    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/tmp_s_fu_344_p2[20]
    SLICE_X37Y201        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/tmp_s_reg_603_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.896     1.734    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/ap_clk
    SLICE_X37Y201        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/tmp_s_reg_603_reg[20]/C
                         clock pessimism             -0.057     1.677    
    SLICE_X37Y201        FDRE (Hold_fdre_C_D)         0.071     1.748    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/tmp_s_reg_603_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.296ns (71.675%)  route 0.117ns (28.325%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.590     1.379    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/ap_clk
    SLICE_X34Y199        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y199        FDRE (Prop_fdre_C_Q)         0.118     1.497 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/Q
                         net (fo=1, routed)           0.116     1.613    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg_n_2_[14]
    SLICE_X35Y199        LUT4 (Prop_lut4_I0_O)        0.028     1.641 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V[15]_i_3/O
                         net (fo=1, routed)           0.000     1.641    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V[15]_i_3_n_2
    SLICE_X35Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.726 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.727    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[15]_i_1_n_2
    SLICE_X35Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     1.792 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]_i_1_n_6
    SLICE_X35Y200        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.897     1.735    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/ap_clk
    SLICE_X35Y200        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]/C
                         clock pessimism             -0.057     1.678    
    SLICE_X35Y200        FDRE (Hold_fdre_C_D)         0.071     1.749    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/fx2/mixer_1/inst/Block_codeRepl1_proc_U0/tmp_18_reg_494_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/fx2/mixer_1/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/din0_buf1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.179%)  route 0.162ns (57.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.754     1.543    mitx_petalinux_i/synth_mods/fx2/mixer_1/inst/Block_codeRepl1_proc_U0/ap_clk
    SLICE_X102Y327       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/mixer_1/inst/Block_codeRepl1_proc_U0/tmp_18_reg_494_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y327       FDRE (Prop_fdre_C_Q)         0.118     1.661 r  mitx_petalinux_i/synth_mods/fx2/mixer_1/inst/Block_codeRepl1_proc_U0/tmp_18_reg_494_reg[9]/Q
                         net (fo=1, routed)           0.162     1.823    mitx_petalinux_i/synth_mods/fx2/mixer_1/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/Q[9]
    SLICE_X105Y327       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/mixer_1/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/din0_buf1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.020     1.858    mitx_petalinux_i/synth_mods/fx2/mixer_1/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/ap_clk
    SLICE_X105Y327       FDRE                                         r  mitx_petalinux_i/synth_mods/fx2/mixer_1/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/din0_buf1_reg[9]/C
                         clock pessimism             -0.117     1.741    
    SLICE_X105Y327       FDRE (Hold_fdre_C_D)         0.038     1.779    mitx_petalinux_i/synth_mods/fx2/mixer_1/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/din0_buf1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.297ns (71.743%)  route 0.117ns (28.257%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.590     1.379    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/ap_clk
    SLICE_X34Y199        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y199        FDRE (Prop_fdre_C_Q)         0.118     1.497 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg[14]/Q
                         net (fo=1, routed)           0.116     1.613    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_new_reg_136_reg_n_2_[14]
    SLICE_X35Y199        LUT4 (Prop_lut4_I0_O)        0.028     1.641 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V[15]_i_3/O
                         net (fo=1, routed)           0.000     1.641    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V[15]_i_3_n_2
    SLICE_X35Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.726 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.727    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[15]_i_1_n_2
    SLICE_X35Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.752 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[19]_i_1_n_2
    SLICE_X35Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.793 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.793    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[23]_i_2_n_9
    SLICE_X35Y201        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.897     1.735    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/ap_clk
    SLICE_X35Y201        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[20]/C
                         clock pessimism             -0.057     1.678    
    SLICE_X35Y201        FDRE (Hold_fdre_C_D)         0.071     1.749    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/val_V_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.307ns (70.436%)  route 0.129ns (29.564%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.589     1.378    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/ap_clk
    SLICE_X38Y198        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y198        FDRE (Prop_fdre_C_Q)         0.118     1.496 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/din0_buf1_reg[5]/Q
                         net (fo=1, routed)           0.128     1.624    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/s_axis_a_tdata[5]
    SLICE_X36Y199        LUT2 (Prop_lut2_I1_O)        0.028     1.652 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.652    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/xor_a[5]
    SLICE_X36Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.108     1.760 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.761    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.814 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.814    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/D[10]
    SLICE_X36Y200        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.896     1.734    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X36Y200        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.057     1.677    
    SLICE_X36Y200        FDRE (Hold_fdre_C_D)         0.092     1.769    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_sitofp_32s_32_6_U4/saw_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X2Y52    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X3Y54    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X3Y52    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X2Y53    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X3Y51    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X2Y51    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X2Y54    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X3Y53    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         10.000      7.817      RAMB18_X5Y138   mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y42    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X88Y344   mitx_petalinux_i/converter_0/inst/ap_enable_reg_pp0_iter4_reg_srl3___inst_ap_enable_reg_pp0_iter4_reg_r_66/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X36Y211   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X36Y211   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X142Y261  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[0].dividend_tmp_reg[1][30]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X44Y240   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_4/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X44Y240   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_4/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X156Y309  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[17].dividend_tmp_reg[18][30]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X156Y309  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[18].dividend_tmp_reg[19][30]_srl20/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X156Y309  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[19].dividend_tmp_reg[20][30]_srl21/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X156Y309  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[20].dividend_tmp_reg[21][30]_srl22/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X88Y344   mitx_petalinux_i/converter_0/inst/ap_enable_reg_pp0_iter4_reg_srl3___inst_ap_enable_reg_pp0_iter4_reg_r_66/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X34Y218   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X34Y218   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X34Y218   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X34Y218   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X34Y218   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][4]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X34Y218   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][5]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X34Y218   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X34Y218   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][7]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X44Y217   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_3/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pl_clk_p
  To Clock:  pl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1
  To Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.136ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@81.380ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.404ns (40.700%)  route 0.589ns (59.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns = ( 79.637 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.246    -2.010 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.589    -1.422    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X100Y251       LUT2 (Prop_lut2_I0_O)        0.158    -1.264 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000    -1.264    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_2
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    H9                                                0.000    81.380 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    81.380    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    82.303 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    83.452    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531    75.921 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065    77.986    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    78.099 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538    79.637    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism             -0.513    79.124    
                         clock uncertainty           -0.287    78.837    
    SLICE_X100Y251       FDCE (Setup_fdce_C_D)        0.035    78.872    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                         78.872    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                 80.136    

Slack (MET) :             80.153ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@81.380ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.415ns (41.350%)  route 0.589ns (58.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns = ( 79.637 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.246    -2.010 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.589    -1.422    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X100Y251       LUT1 (Prop_lut1_I0_O)        0.169    -1.253 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_i_1/O
                         net (fo=1, routed)           0.000    -1.253    mitx_petalinux_i/i2s_block/atg_module_0/inst/p_0_in
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    H9                                                0.000    81.380 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    81.380    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    82.303 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    83.452    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531    75.921 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065    77.986    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    78.099 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538    79.637    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                         clock pessimism             -0.513    79.124    
                         clock uncertainty           -0.287    78.837    
    SLICE_X100Y251       FDCE (Setup_fdce_C_D)        0.063    78.900    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg
  -------------------------------------------------------------------
                         required time                         78.900    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                 80.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.160ns (40.545%)  route 0.235ns (59.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.091    -0.482 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.235    -0.247    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X100Y251       LUT1 (Prop_lut1_I0_O)        0.069    -0.178 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_i_1/O
                         net (fo=1, routed)           0.000    -0.178    mitx_petalinux_i/i2s_block/atg_module_0/inst/p_0_in
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                         clock pessimism              0.013    -0.573    
    SLICE_X100Y251       FDCE (Hold_fdce_C_D)         0.075    -0.498    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.157ns (40.089%)  route 0.235ns (59.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.091    -0.482 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.235    -0.247    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X100Y251       LUT2 (Prop_lut2_I0_O)        0.066    -0.181 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000    -0.181    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_2
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism              0.013    -0.573    
    SLICE_X100Y251       FDCE (Hold_fdce_C_D)         0.060    -0.513    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mitx_petalinux_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         81.380      79.780     BUFGCTRL_X0Y17   mitx_petalinux_i/audio_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         81.380      80.630     SLICE_X100Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         81.380      80.680     SLICE_X100Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         40.690      40.290     SLICE_X100Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         40.690      40.290     SLICE_X100Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X100Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X100Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X100Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X100Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X100Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X100Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072

Setup :            0  Failing Endpoints,  Worst Slack      156.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      162.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             156.723ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/D
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 0.738ns (13.778%)  route 4.619ns (86.222%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.468ns = ( 165.228 - 162.761 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.935     2.365    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X96Y333        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y333        FDRE (Prop_fdre_C_Q)         0.308     2.673 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[1][5]/Q
                         net (fo=18, routed)          1.167     3.840    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[1]
    SLICE_X97Y337        LUT6 (Prop_lut6_I2_O)        0.053     3.893 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_data1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.893    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/db[9].sync_reg_reg[1][9]_1[1]
    SLICE_X97Y337        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.217 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__2/CO[3]
                         net (fo=1, routed)           0.553     4.770    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1__15
    SLICE_X101Y339       LUT6 (Prop_lut6_I0_O)        0.053     4.823 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_2/O
                         net (fo=1, routed)           2.899     7.721    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_2_n_2
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   161.017    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   161.233 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   163.158    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.271 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.957   165.228    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C  (IS_INVERTED)
                         clock pessimism              0.079   165.307    
                         clock uncertainty           -0.287   165.020    
    OLOGIC_X1Y316        FDRE (Setup_fdre_C_D)       -0.576   164.444    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg
  -------------------------------------------------------------------
                         required time                        164.444    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                156.723    

Slack (MET) :             156.792ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.322ns (6.245%)  route 4.834ns (93.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.469ns = ( 165.229 - 162.761 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.943     2.373    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X95Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y303        FDRE (Prop_fdre_C_Q)         0.269     2.642 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.376     4.018    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X102Y330       LUT1 (Prop_lut1_I0_O)        0.053     4.071 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          3.458     7.529    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    OLOGIC_X1Y313        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   161.017    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   161.233 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   163.158    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.271 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.958   165.229    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    OLOGIC_X1Y313        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/C  (IS_INVERTED)
                         clock pessimism              0.079   165.308    
                         clock uncertainty           -0.287   165.021    
    OLOGIC_X1Y313        FDRE (Setup_fdre_C_R)       -0.700   164.321    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg
  -------------------------------------------------------------------
                         required time                        164.321    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                156.792    

Slack (MET) :             157.691ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/CE
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.322ns (7.132%)  route 4.193ns (92.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.468ns = ( 165.228 - 162.761 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.943     2.373    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X95Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y303        FDRE (Prop_fdre_C_Q)         0.269     2.642 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          0.777     3.419    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/db[12].sync_reg_reg[1][12]
    SLICE_X102Y316       LUT3 (Prop_lut3_I2_O)        0.053     3.472 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_1/O
                         net (fo=1, routed)           3.416     6.888    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_1_n_2
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   161.017    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   161.233 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   163.158    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.271 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.957   165.228    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C  (IS_INVERTED)
                         clock pessimism              0.079   165.307    
                         clock uncertainty           -0.287   165.020    
    OLOGIC_X1Y316        FDRE (Setup_fdre_C_CE)      -0.442   164.578    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg
  -------------------------------------------------------------------
                         required time                        164.578    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                157.691    

Slack (MET) :             159.118ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[16]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.322ns (10.892%)  route 2.634ns (89.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 164.941 - 162.761 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.943     2.373    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X95Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y303        FDRE (Prop_fdre_C_Q)         0.269     2.642 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.376     4.018    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X102Y330       LUT1 (Prop_lut1_I0_O)        0.053     4.071 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.258     5.329    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X103Y348       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   161.017    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   161.233 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   163.158    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.271 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.670   164.941    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X103Y348       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.158   165.099    
                         clock uncertainty           -0.287   164.812    
    SLICE_X103Y348       FDRE (Setup_fdre_C_R)       -0.365   164.447    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[16]
  -------------------------------------------------------------------
                         required time                        164.447    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                159.118    

Slack (MET) :             159.118ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.322ns (10.892%)  route 2.634ns (89.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 164.941 - 162.761 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.943     2.373    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X95Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y303        FDRE (Prop_fdre_C_Q)         0.269     2.642 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.376     4.018    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X102Y330       LUT1 (Prop_lut1_I0_O)        0.053     4.071 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.258     5.329    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X103Y348       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   161.017    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   161.233 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   163.158    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.271 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.670   164.941    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X103Y348       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.158   165.099    
                         clock uncertainty           -0.287   164.812    
    SLICE_X103Y348       FDRE (Setup_fdre_C_R)       -0.365   164.447    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[18]
  -------------------------------------------------------------------
                         required time                        164.447    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                159.118    

Slack (MET) :             159.132ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        3.209ns  (logic 0.513ns (15.988%)  route 2.696ns (84.012%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 327.705 - 325.521 ) 
    Source Clock Delay      (SCD):    2.362ns = ( 165.122 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758   160.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269   160.773 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297   163.070    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.190 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.932   165.122    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X100Y332       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y332       FDRE (Prop_fdre_C_Q)         0.249   165.371 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=8, routed)           1.097   166.468    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X104Y347       LUT4 (Prop_lut4_I1_O)        0.158   166.626 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[5]_i_1/O
                         net (fo=13, routed)          0.560   167.186    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/E[0]
    SLICE_X104Y345       LUT6 (Prop_lut6_I5_O)        0.053   167.239 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3/O
                         net (fo=1, routed)           0.337   167.576    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3_n_2
    SLICE_X105Y345       LUT6 (Prop_lut6_I5_O)        0.053   167.629 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.702   168.331    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[4]
    SLICE_X105Y346       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   323.777    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   323.993 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   325.919    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.032 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.673   327.705    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X105Y346       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.079   327.784    
                         clock uncertainty           -0.287   327.497    
    SLICE_X105Y346       FDPE (Setup_fdpe_C_D)       -0.034   327.463    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                        327.463    
                         arrival time                        -168.331    
  -------------------------------------------------------------------
                         slack                                159.132    

Slack (MET) :             159.144ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.322ns (10.892%)  route 2.634ns (89.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 164.941 - 162.761 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.943     2.373    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X95Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y303        FDRE (Prop_fdre_C_Q)         0.269     2.642 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.376     4.018    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X102Y330       LUT1 (Prop_lut1_I0_O)        0.053     4.071 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.258     5.329    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X102Y348       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   161.017    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   161.233 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   163.158    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.271 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.670   164.941    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X102Y348       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.158   165.099    
                         clock uncertainty           -0.287   164.812    
    SLICE_X102Y348       FDRE (Setup_fdre_C_R)       -0.339   164.473    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[19]
  -------------------------------------------------------------------
                         required time                        164.473    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                159.144    

Slack (MET) :             159.144ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[20]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.322ns (10.892%)  route 2.634ns (89.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 164.941 - 162.761 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.943     2.373    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X95Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y303        FDRE (Prop_fdre_C_Q)         0.269     2.642 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.376     4.018    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X102Y330       LUT1 (Prop_lut1_I0_O)        0.053     4.071 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.258     5.329    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X102Y348       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   161.017    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   161.233 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   163.158    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.271 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.670   164.941    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X102Y348       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.158   165.099    
                         clock uncertainty           -0.287   164.812    
    SLICE_X102Y348       FDRE (Setup_fdre_C_R)       -0.339   164.473    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[20]
  -------------------------------------------------------------------
                         required time                        164.473    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                159.144    

Slack (MET) :             159.144ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.322ns (10.892%)  route 2.634ns (89.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 164.941 - 162.761 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.943     2.373    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X95Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y303        FDRE (Prop_fdre_C_Q)         0.269     2.642 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.376     4.018    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X102Y330       LUT1 (Prop_lut1_I0_O)        0.053     4.071 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.258     5.329    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X102Y348       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   161.017    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   161.233 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   163.158    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.271 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.670   164.941    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X102Y348       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.158   165.099    
                         clock uncertainty           -0.287   164.812    
    SLICE_X102Y348       FDRE (Setup_fdre_C_R)       -0.339   164.473    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[21]
  -------------------------------------------------------------------
                         required time                        164.473    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                159.144    

Slack (MET) :             159.144ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.322ns (10.892%)  route 2.634ns (89.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 164.941 - 162.761 ) 
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.943     2.373    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X95Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y303        FDRE (Prop_fdre_C_Q)         0.269     2.642 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.376     4.018    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X102Y330       LUT1 (Prop_lut1_I0_O)        0.053     4.071 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.258     5.329    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X102Y348       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   161.017    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   161.233 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   163.158    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.271 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.670   164.941    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X102Y348       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.158   165.099    
                         clock uncertainty           -0.287   164.812    
    SLICE_X102Y348       FDRE (Setup_fdre_C_R)       -0.339   164.473    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[22]
  -------------------------------------------------------------------
                         required time                        164.473    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                159.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.173ns (47.888%)  route 0.188ns (52.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.767     1.286    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X102Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y343       FDCE (Prop_fdce_C_Q)         0.107     1.393 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.188     1.581    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out[2]
    SLICE_X104Y344       LUT4 (Prop_lut4_I1_O)        0.066     1.647 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.647    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin[2]
    SLICE_X104Y344       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.035     1.761    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X104Y344       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.275     1.486    
    SLICE_X104Y344       FDCE (Hold_fdce_C_D)         0.075     1.561    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.171ns (47.597%)  route 0.188ns (52.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.767     1.286    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X102Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y343       FDCE (Prop_fdce_C_Q)         0.107     1.393 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.188     1.581    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out[2]
    SLICE_X104Y344       LUT5 (Prop_lut5_I2_O)        0.064     1.645 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.645    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin[1]
    SLICE_X104Y344       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.035     1.761    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X104Y344       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.275     1.486    
    SLICE_X104Y344       FDCE (Hold_fdce_C_D)         0.060     1.546    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.100ns (19.182%)  route 0.421ns (80.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.769     1.288    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X105Y345       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y345       FDRE (Prop_fdre_C_Q)         0.100     1.388 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=4, routed)           0.421     1.809    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[5][0]
    RAMB18_X5Y138        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.076     1.801    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X5Y138        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.275     1.526    
    RAMB18_X5Y138        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.709    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.100ns (18.832%)  route 0.431ns (81.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.769     1.288    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X104Y345       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y345       FDRE (Prop_fdre_C_Q)         0.100     1.388 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=5, routed)           0.431     1.819    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[5][2]
    RAMB18_X5Y138        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.076     1.801    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X5Y138        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.275     1.526    
    RAMB18_X5Y138        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.709    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.173ns (44.023%)  route 0.220ns (55.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.767     1.286    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X102Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y343       FDCE (Prop_fdce_C_Q)         0.107     1.393 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.220     1.613    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/p_5_out[1]
    SLICE_X104Y344       LUT6 (Prop_lut6_I2_O)        0.066     1.679 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx//O
                         net (fo=1, routed)           0.000     1.679    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/D[0]
    SLICE_X104Y344       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.035     1.761    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X104Y344       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.275     1.486    
    SLICE_X104Y344       FDCE (Hold_fdce_C_D)         0.061     1.547    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.100ns (17.732%)  route 0.464ns (82.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.769     1.288    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X104Y345       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y345       FDRE (Prop_fdre_C_Q)         0.100     1.388 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.464     1.852    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[5][3]
    RAMB18_X5Y138        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.076     1.801    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X5Y138        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.275     1.526    
    RAMB18_X5Y138        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.709    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.157ns (31.181%)  route 0.347ns (68.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.770     1.289    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X104Y347       FDSE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y347       FDSE (Prop_fdse_C_Q)         0.091     1.380 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/Q
                         net (fo=4, routed)           0.088     1.468    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg
    SLICE_X104Y347       LUT4 (Prop_lut4_I3_O)        0.066     1.534 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.259     1.792    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gpregsm1.curr_fwft_state_reg[0]
    RAMB18_X5Y138        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.076     1.801    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X5Y138        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.275     1.526    
    RAMB18_X5Y138        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.622    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.100ns (16.202%)  route 0.517ns (83.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.769     1.288    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X105Y345       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y345       FDRE (Prop_fdre_C_Q)         0.100     1.388 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.517     1.905    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[5][1]
    RAMB18_X5Y138        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.076     1.801    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X5Y138        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.275     1.526    
    RAMB18_X5Y138        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.709    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.100ns (15.386%)  route 0.550ns (84.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.769     1.288    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X104Y345       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y345       FDRE (Prop_fdre_C_Q)         0.100     1.388 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.550     1.938    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[5][4]
    RAMB18_X5Y138        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.076     1.801    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X5Y138        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.275     1.526    
    RAMB18_X5Y138        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.709    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.146ns (32.251%)  route 0.307ns (67.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.770     1.289    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y347       FDPE (Prop_fdpe_C_Q)         0.118     1.407 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=1, routed)           0.139     1.546    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X106Y347       LUT4 (Prop_lut4_I3_O)        0.028     1.574 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.167     1.741    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X99Y347        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.036     1.762    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X99Y347        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                         clock pessimism             -0.275     1.487    
    SLICE_X99Y347        FDRE (Hold_fdre_C_CE)        0.010     1.497    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
Waveform(ns):       { 0.000 162.761 }
Period(ns):         325.521
Sources:            { mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         325.521     323.338    RAMB18_X5Y138   mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         325.521     323.921    BUFGCTRL_X0Y0   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.249         325.521     324.272    OLOGIC_X1Y316   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C
Min Period        n/a     FDRE/C              n/a            1.249         325.521     324.272    OLOGIC_X1Y313   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         325.521     324.771    SLICE_X100Y256  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         325.521     324.771    SLICE_X100Y256  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X98Y334   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X100Y332  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X100Y346  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X100Y345  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X98Y334   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X102Y347  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         162.761     162.361    SLICE_X102Y343  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         162.761     162.361    SLICE_X102Y343  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         162.761     162.361    SLICE_X102Y343  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         162.761     162.361    SLICE_X107Y348  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X107Y347  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X106Y348  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         162.761     162.361    SLICE_X104Y347  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X107Y347  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X100Y256  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_0_0048_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X100Y256  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X100Y256  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X100Y256  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X100Y256  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X100Y256  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X98Y335   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X98Y335   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X95Y303   mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X95Y303   mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1
  To Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mitx_petalinux_clk_wiz_0_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         45.000      43.400     BUFGCTRL_X0Y18   mitx_petalinux_i/audio_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       45.000      168.360    MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       75.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.944ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                            (clock source 'mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072'  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@244.141ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        4.695ns  (logic 0.173ns (3.684%)  route 4.522ns (96.316%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns = ( 242.397 - 244.141 ) 
    Source Clock Delay      (SCD):    -1.987ns = ( 160.773 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.733ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758   160.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269   160.773 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297   163.070    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.190 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.225   165.416    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X100Y251       LUT2 (Prop_lut2_I1_O)        0.053   165.469 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000   165.469    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_2
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                    244.141   244.141 r  
    H9                                                0.000   244.141 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   244.141    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   245.063 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   246.212    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   238.681 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   240.746    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   240.859 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   242.397    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism             -0.733   241.664    
                         clock uncertainty           -0.287   241.377    
    SLICE_X100Y251       FDCE (Setup_fdce_C_D)        0.035   241.412    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                        241.412    
                         arrival time                        -165.469    
  -------------------------------------------------------------------
                         slack                                 75.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.690ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                            (clock source 'mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072'  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.054ns (2.847%)  route 1.842ns (97.153%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.877     1.396    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X100Y251       LUT2 (Prop_lut2_I1_O)        0.028     1.424 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000     1.424    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_2
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism              0.259    -0.327    
    SLICE_X100Y251       FDCE (Hold_fdce_C_D)         0.060    -0.267    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.690    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 0.322ns (6.173%)  route 4.894ns (93.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 13.340 - 10.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.868     3.516    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y274        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y274        FDRE (Prop_fdre_C_Q)         0.269     3.785 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.291     6.076    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X54Y296        LUT1 (Prop_lut1_I0_O)        0.053     6.129 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.604     8.732    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X29Y315        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.797    13.340    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X29Y315        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[11]/C
                         clock pessimism              0.215    13.555    
                         clock uncertainty           -0.154    13.401    
    SLICE_X29Y315        FDCE (Recov_fdce_C_CLR)     -0.255    13.146    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[11]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 0.322ns (6.173%)  route 4.894ns (93.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 13.340 - 10.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.868     3.516    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y274        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y274        FDRE (Prop_fdre_C_Q)         0.269     3.785 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.291     6.076    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X54Y296        LUT1 (Prop_lut1_I0_O)        0.053     6.129 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.604     8.732    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X29Y315        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.797    13.340    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X29Y315        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[5]/C
                         clock pessimism              0.215    13.555    
                         clock uncertainty           -0.154    13.401    
    SLICE_X29Y315        FDCE (Recov_fdce_C_CLR)     -0.255    13.146    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[5]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 0.322ns (6.173%)  route 4.894ns (93.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 13.340 - 10.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.868     3.516    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y274        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y274        FDRE (Prop_fdre_C_Q)         0.269     3.785 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.291     6.076    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X54Y296        LUT1 (Prop_lut1_I0_O)        0.053     6.129 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.604     8.732    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X29Y315        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.797    13.340    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X29Y315        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[6]/C
                         clock pessimism              0.215    13.555    
                         clock uncertainty           -0.154    13.401    
    SLICE_X29Y315        FDCE (Recov_fdce_C_CLR)     -0.255    13.146    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[6]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 0.322ns (6.173%)  route 4.894ns (93.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 13.340 - 10.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.868     3.516    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y274        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y274        FDRE (Prop_fdre_C_Q)         0.269     3.785 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.291     6.076    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X54Y296        LUT1 (Prop_lut1_I0_O)        0.053     6.129 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.604     8.732    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X29Y315        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.797    13.340    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X29Y315        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[8]/C
                         clock pessimism              0.215    13.555    
                         clock uncertainty           -0.154    13.401    
    SLICE_X29Y315        FDCE (Recov_fdce_C_CLR)     -0.255    13.146    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[8]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.322ns (6.403%)  route 4.707ns (93.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 13.341 - 10.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.868     3.516    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y274        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y274        FDRE (Prop_fdre_C_Q)         0.269     3.785 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.291     6.076    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X54Y296        LUT1 (Prop_lut1_I0_O)        0.053     6.129 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.416     8.545    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X29Y314        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.798    13.341    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X29Y314        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[4]/C
                         clock pessimism              0.215    13.556    
                         clock uncertainty           -0.154    13.402    
    SLICE_X29Y314        FDCE (Recov_fdce_C_CLR)     -0.255    13.147    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[4]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.322ns (6.403%)  route 4.707ns (93.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 13.341 - 10.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.868     3.516    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y274        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y274        FDRE (Prop_fdre_C_Q)         0.269     3.785 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.291     6.076    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X54Y296        LUT1 (Prop_lut1_I0_O)        0.053     6.129 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.416     8.545    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X29Y314        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.798    13.341    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X29Y314        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[7]/C
                         clock pessimism              0.215    13.556    
                         clock uncertainty           -0.154    13.402    
    SLICE_X29Y314        FDCE (Recov_fdce_C_CLR)     -0.255    13.147    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[7]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.322ns (6.590%)  route 4.564ns (93.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 13.341 - 10.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.868     3.516    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y274        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y274        FDRE (Prop_fdre_C_Q)         0.269     3.785 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.291     6.076    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X54Y296        LUT1 (Prop_lut1_I0_O)        0.053     6.129 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.274     8.402    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X31Y314        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.798    13.341    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X31Y314        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[1]/C
                         clock pessimism              0.215    13.556    
                         clock uncertainty           -0.154    13.402    
    SLICE_X31Y314        FDCE (Recov_fdce_C_CLR)     -0.255    13.147    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.322ns (6.590%)  route 4.564ns (93.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 13.341 - 10.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.868     3.516    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y274        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y274        FDRE (Prop_fdre_C_Q)         0.269     3.785 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.291     6.076    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X54Y296        LUT1 (Prop_lut1_I0_O)        0.053     6.129 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.274     8.402    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X31Y314        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.798    13.341    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X31Y314        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[28]/C
                         clock pessimism              0.215    13.556    
                         clock uncertainty           -0.154    13.402    
    SLICE_X31Y314        FDCE (Recov_fdce_C_CLR)     -0.255    13.147    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[28]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.322ns (6.590%)  route 4.564ns (93.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 13.341 - 10.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.868     3.516    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y274        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y274        FDRE (Prop_fdre_C_Q)         0.269     3.785 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.291     6.076    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X54Y296        LUT1 (Prop_lut1_I0_O)        0.053     6.129 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.274     8.402    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X31Y314        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.798    13.341    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X31Y314        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[2]/C
                         clock pessimism              0.215    13.556    
                         clock uncertainty           -0.154    13.402    
    SLICE_X31Y314        FDCE (Recov_fdce_C_CLR)     -0.255    13.147    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.322ns (6.590%)  route 4.564ns (93.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 13.341 - 10.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.868     3.516    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y274        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y274        FDRE (Prop_fdre_C_Q)         0.269     3.785 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.291     6.076    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X54Y296        LUT1 (Prop_lut1_I0_O)        0.053     6.129 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         2.274     8.402    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X31Y314        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.798    13.341    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X31Y314        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[3]/C
                         clock pessimism              0.215    13.556    
                         clock uncertainty           -0.154    13.402    
    SLICE_X31Y314        FDCE (Recov_fdce_C_CLR)     -0.255    13.147    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awaddr_reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  4.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.253%)  route 0.231ns (69.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.766     1.555    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y340       FDRE (Prop_fdre_C_Q)         0.100     1.655 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.231     1.886    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X102Y342       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.030     1.868    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X102Y342       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.117     1.751    
    SLICE_X102Y342       FDCE (Remov_fdce_C_CLR)     -0.050     1.701    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.253%)  route 0.231ns (69.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.766     1.555    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y340       FDRE (Prop_fdre_C_Q)         0.100     1.655 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.231     1.886    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X102Y342       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.030     1.868    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X102Y342       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.117     1.751    
    SLICE_X102Y342       FDCE (Remov_fdce_C_CLR)     -0.050     1.701    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.253%)  route 0.231ns (69.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.766     1.555    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y340       FDRE (Prop_fdre_C_Q)         0.100     1.655 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.231     1.886    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X102Y342       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.030     1.868    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X102Y342       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.117     1.751    
    SLICE_X102Y342       FDCE (Remov_fdce_C_CLR)     -0.050     1.701    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.253%)  route 0.231ns (69.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.766     1.555    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y340       FDRE (Prop_fdre_C_Q)         0.100     1.655 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.231     1.886    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X102Y342       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.030     1.868    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X102Y342       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.117     1.751    
    SLICE_X102Y342       FDCE (Remov_fdce_C_CLR)     -0.050     1.701    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.253%)  route 0.231ns (69.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.766     1.555    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y340       FDRE (Prop_fdre_C_Q)         0.100     1.655 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.231     1.886    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X102Y342       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.030     1.868    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X102Y342       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism             -0.117     1.751    
    SLICE_X102Y342       FDCE (Remov_fdce_C_CLR)     -0.050     1.701    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.253%)  route 0.231ns (69.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.766     1.555    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y340       FDRE (Prop_fdre_C_Q)         0.100     1.655 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.231     1.886    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X103Y342       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.030     1.868    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X103Y342       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/C
                         clock pessimism             -0.117     1.751    
    SLICE_X103Y342       FDCE (Remov_fdce_C_CLR)     -0.069     1.682    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.100ns (22.640%)  route 0.342ns (77.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.766     1.555    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y340       FDRE (Prop_fdre_C_Q)         0.100     1.655 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.342     1.997    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X101Y343       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.033     1.871    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X101Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.117     1.754    
    SLICE_X101Y343       FDCE (Remov_fdce_C_CLR)     -0.069     1.685    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.100ns (22.640%)  route 0.342ns (77.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.766     1.555    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y340       FDRE (Prop_fdre_C_Q)         0.100     1.655 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.342     1.997    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X101Y343       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.033     1.871    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X101Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.117     1.754    
    SLICE_X101Y343       FDCE (Remov_fdce_C_CLR)     -0.069     1.685    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.100ns (22.640%)  route 0.342ns (77.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.766     1.555    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y340       FDRE (Prop_fdre_C_Q)         0.100     1.655 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.342     1.997    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X101Y343       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.033     1.871    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X101Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.117     1.754    
    SLICE_X101Y343       FDCE (Remov_fdce_C_CLR)     -0.069     1.685    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.100ns (22.640%)  route 0.342ns (77.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       0.766     1.555    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y340       FDRE (Prop_fdre_C_Q)         0.100     1.655 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.342     1.997    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X101Y343       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47877, routed)       1.033     1.871    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X101Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.117     1.754    
    SLICE_X101Y343       FDCE (Remov_fdce_C_CLR)     -0.069     1.685    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072

Setup :            0  Failing Endpoints,  Worst Slack      323.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             323.186ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.282ns (17.579%)  route 1.322ns (82.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 327.701 - 325.521 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.941     2.371    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X106Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y340       FDRE (Prop_fdre_C_Q)         0.282     2.653 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.322     3.975    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X102Y343       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   323.777    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   323.993 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   325.919    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.032 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.669   327.701    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X102Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.079   327.780    
                         clock uncertainty           -0.287   327.493    
    SLICE_X102Y343       FDCE (Recov_fdce_C_CLR)     -0.332   327.161    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        327.161    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                323.186    

Slack (MET) :             323.186ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.282ns (17.579%)  route 1.322ns (82.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 327.701 - 325.521 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.941     2.371    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X106Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y340       FDRE (Prop_fdre_C_Q)         0.282     2.653 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.322     3.975    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X102Y343       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   323.777    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   323.993 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   325.919    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.032 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.669   327.701    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X102Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.079   327.780    
                         clock uncertainty           -0.287   327.493    
    SLICE_X102Y343       FDCE (Recov_fdce_C_CLR)     -0.332   327.161    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        327.161    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                323.186    

Slack (MET) :             323.186ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.282ns (17.579%)  route 1.322ns (82.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 327.701 - 325.521 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.941     2.371    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X106Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y340       FDRE (Prop_fdre_C_Q)         0.282     2.653 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.322     3.975    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X102Y343       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   323.777    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   323.993 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   325.919    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.032 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.669   327.701    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X102Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.079   327.780    
                         clock uncertainty           -0.287   327.493    
    SLICE_X102Y343       FDCE (Recov_fdce_C_CLR)     -0.332   327.161    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        327.161    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                323.186    

Slack (MET) :             323.222ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.282ns (17.579%)  route 1.322ns (82.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 327.701 - 325.521 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.941     2.371    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X106Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y340       FDRE (Prop_fdre_C_Q)         0.282     2.653 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.322     3.975    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X102Y343       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   323.777    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   323.993 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   325.919    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.032 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.669   327.701    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X102Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.079   327.780    
                         clock uncertainty           -0.287   327.493    
    SLICE_X102Y343       FDCE (Recov_fdce_C_CLR)     -0.296   327.197    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        327.197    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                323.222    

Slack (MET) :             323.222ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.282ns (17.579%)  route 1.322ns (82.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 327.701 - 325.521 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.941     2.371    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X106Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y340       FDRE (Prop_fdre_C_Q)         0.282     2.653 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.322     3.975    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X102Y343       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   323.777    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   323.993 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   325.919    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.032 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.669   327.701    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X102Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.079   327.780    
                         clock uncertainty           -0.287   327.493    
    SLICE_X102Y343       FDCE (Recov_fdce_C_CLR)     -0.296   327.197    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        327.197    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                323.222    

Slack (MET) :             323.222ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.282ns (17.579%)  route 1.322ns (82.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 327.701 - 325.521 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.941     2.371    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X106Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y340       FDRE (Prop_fdre_C_Q)         0.282     2.653 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.322     3.975    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X102Y343       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   323.777    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   323.993 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   325.919    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.032 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.669   327.701    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X102Y343       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.079   327.780    
                         clock uncertainty           -0.287   327.493    
    SLICE_X102Y343       FDCE (Recov_fdce_C_CLR)     -0.296   327.197    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        327.197    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                323.222    

Slack (MET) :             323.333ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.282ns (18.887%)  route 1.211ns (81.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 327.701 - 325.521 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.941     2.371    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X106Y340       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y340       FDRE (Prop_fdre_C_Q)         0.282     2.653 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.211     3.864    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X102Y345       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   323.777    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   323.993 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   325.919    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.032 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.669   327.701    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X102Y345       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                         clock pessimism              0.079   327.780    
                         clock uncertainty           -0.287   327.493    
    SLICE_X102Y345       FDCE (Recov_fdce_C_CLR)     -0.296   327.197    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                        327.197    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                323.333    

Slack (MET) :             323.372ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.322ns (19.979%)  route 1.290ns (80.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 327.706 - 325.521 ) 
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.944     2.374    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X105Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y347       FDPE (Prop_fdpe_C_Q)         0.269     2.643 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.795     3.438    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X106Y347       LUT3 (Prop_lut3_I2_O)        0.053     3.491 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk//i_/O
                         net (fo=3, routed)           0.495     3.986    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y347       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   323.777    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   323.993 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   325.919    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.032 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.674   327.706    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.167   327.873    
                         clock uncertainty           -0.287   327.586    
    SLICE_X106Y347       FDPE (Recov_fdpe_C_PRE)     -0.228   327.358    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        327.358    
                         arrival time                          -3.986    
  -------------------------------------------------------------------
                         slack                                323.372    

Slack (MET) :             323.372ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.322ns (19.979%)  route 1.290ns (80.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 327.706 - 325.521 ) 
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.944     2.374    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X105Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y347       FDPE (Prop_fdpe_C_Q)         0.269     2.643 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.795     3.438    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X106Y347       LUT3 (Prop_lut3_I2_O)        0.053     3.491 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk//i_/O
                         net (fo=3, routed)           0.495     3.986    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y347       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   323.777    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   323.993 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   325.919    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.032 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.674   327.706    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.167   327.873    
                         clock uncertainty           -0.287   327.586    
    SLICE_X106Y347       FDPE (Recov_fdpe_C_PRE)     -0.228   327.358    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        327.358    
                         arrival time                          -3.986    
  -------------------------------------------------------------------
                         slack                                323.372    

Slack (MET) :             323.372ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.322ns (19.979%)  route 1.290ns (80.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 327.706 - 325.521 ) 
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.758    -2.256    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.269    -1.987 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.297     0.310    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.944     2.374    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X105Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y347       FDPE (Prop_fdpe_C_Q)         0.269     2.643 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.795     3.438    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X106Y347       LUT3 (Prop_lut3_I2_O)        0.053     3.491 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk//i_/O
                         net (fo=3, routed)           0.495     3.986    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y347       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.538   323.777    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.216   323.993 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.925   325.919    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.032 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.674   327.706    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.167   327.873    
                         clock uncertainty           -0.287   327.586    
    SLICE_X106Y347       FDPE (Recov_fdpe_C_PRE)     -0.228   327.358    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        327.358    
                         arrival time                          -3.986    
  -------------------------------------------------------------------
                         slack                                323.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.091ns (29.237%)  route 0.220ns (70.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.766     1.285    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y341       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y341       FDPE (Prop_fdpe_C_Q)         0.091     1.376 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.220     1.596    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X105Y347       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.036     1.762    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X105Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.275     1.487    
    SLICE_X105Y347       FDPE (Remov_fdpe_C_PRE)     -0.110     1.377    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.924%)  route 0.109ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.770     1.289    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y347       FDPE (Prop_fdpe_C_Q)         0.118     1.407 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.109     1.516    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X107Y348       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.036     1.762    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X107Y348       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/C
                         clock pessimism             -0.459     1.303    
    SLICE_X107Y348       FDCE (Remov_fdce_C_CLR)     -0.069     1.234    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.924%)  route 0.109ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.770     1.289    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y347       FDPE (Prop_fdpe_C_Q)         0.118     1.407 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.109     1.516    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X107Y348       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.036     1.762    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X107Y348       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.459     1.303    
    SLICE_X107Y348       FDPE (Remov_fdpe_C_PRE)     -0.072     1.231    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.924%)  route 0.109ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.770     1.289    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y347       FDPE (Prop_fdpe_C_Q)         0.118     1.407 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.109     1.516    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X107Y348       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.036     1.762    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X107Y348       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.459     1.303    
    SLICE_X107Y348       FDPE (Remov_fdpe_C_PRE)     -0.072     1.231    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.924%)  route 0.109ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.770     1.289    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y347       FDPE (Prop_fdpe_C_Q)         0.118     1.407 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.109     1.516    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X107Y348       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.036     1.762    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X107Y348       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.459     1.303    
    SLICE_X107Y348       FDPE (Remov_fdpe_C_PRE)     -0.072     1.231    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (51.924%)  route 0.109ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.770     1.289    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y347       FDPE (Prop_fdpe_C_Q)         0.118     1.407 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.109     1.516    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X107Y348       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.036     1.762    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X107Y348       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.459     1.303    
    SLICE_X107Y348       FDPE (Remov_fdpe_C_PRE)     -0.072     1.231    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (36.939%)  route 0.201ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.770     1.289    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y347       FDPE (Prop_fdpe_C_Q)         0.118     1.407 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.201     1.608    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X105Y346       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.035     1.761    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X105Y346       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.459     1.302    
    SLICE_X105Y346       FDPE (Remov_fdpe_C_PRE)     -0.072     1.230    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.650%)  route 0.252ns (66.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.770     1.289    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X107Y347       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y347       FDRE (Prop_fdre_C_Q)         0.100     1.389 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/Q
                         net (fo=2, routed)           0.066     1.455    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_active
    SLICE_X106Y347       LUT3 (Prop_lut3_I0_O)        0.028     1.483 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk//i_/O
                         net (fo=3, routed)           0.186     1.669    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y347       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.036     1.762    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.462     1.300    
    SLICE_X106Y347       FDPE (Remov_fdpe_C_PRE)     -0.052     1.248    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.650%)  route 0.252ns (66.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.770     1.289    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X107Y347       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y347       FDRE (Prop_fdre_C_Q)         0.100     1.389 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/Q
                         net (fo=2, routed)           0.066     1.455    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_active
    SLICE_X106Y347       LUT3 (Prop_lut3_I0_O)        0.028     1.483 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk//i_/O
                         net (fo=3, routed)           0.186     1.669    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y347       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.036     1.762    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.462     1.300    
    SLICE_X106Y347       FDPE (Remov_fdpe_C_PRE)     -0.052     1.248    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.650%)  route 0.252ns (66.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.688    -0.573    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.473 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.965     0.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.519 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.770     1.289    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X107Y347       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y347       FDRE (Prop_fdre_C_Q)         0.100     1.389 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/Q
                         net (fo=2, routed)           0.066     1.455    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_active
    SLICE_X106Y347       LUT3 (Prop_lut3_I0_O)        0.028     1.483 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk//i_/O
                         net (fo=3, routed)           0.186     1.669    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y347       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.934    -0.585    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X100Y251       FDCE (Prop_fdce_C_Q)         0.124    -0.461 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.157     0.696    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.726 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.036     1.762    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y347       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.462     1.300    
    SLICE_X106Y347       FDPE (Remov_fdpe_C_PRE)     -0.052     1.248    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.421    





