{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1543859710177 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pcihello EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"pcihello\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543859710266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543859710336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543859710336 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543859710953 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543859710961 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543859711305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543859711305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543859711305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543859711305 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543859711305 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 29979 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543859711321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 29981 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543859711321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 29983 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543859711321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 29985 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543859711321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 29987 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543859711321 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543859711321 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543859711327 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543859712283 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_P\[0\] PCIE_TX_P\[0\](n) " "Pin \"PCIE_TX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_P\[0\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "pcihello.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 363 9695 10437 0 0 } { 0 { 0 ""} 0 29989 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543859713589 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_P\[0\] PCIE_RX_P\[0\](n) " "Pin \"PCIE_RX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_P\[0\](n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "pcihello.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 361 9695 10437 0 0 } { 0 { 0 ""} 0 29991 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543859713589 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK_P PCIE_REFCLK_P(n) " "Pin \"PCIE_REFCLK_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_REFCLK_P(n)\"" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_P } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_P" } } } } { "pcihello.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 369 9695 10437 0 0 } { 0 { 0 ""} 0 29992 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543859713589 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1543859713589 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 116 " "No exact pin location assignment(s) for 2 pins of 116 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543859713778 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1543859713850 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1543859713850 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 7094 9695 10437 0 0 }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1543859713850 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1225 9695 10437 0 0 }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1543859713850 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1543859713852 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 15143 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cal_blk0" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 7094 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/altpll_nn81.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1146 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 " "CMU_X0_Y28_N6                pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1225 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\] " "PIN_AC2                      PCIE_RX_P\[0\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "pcihello.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 361 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\]~input " "PIN_AC2                      PCIE_RX_P\[0\]~input" {  } { { "pcihello.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 29749 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 706 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 6297 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 9607 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1223 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 859 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 9802 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\] " "PIN_AB4                      PCIE_TX_P\[0\]" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "pcihello.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 363 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\]~output " "PIN_AB4                      PCIE_TX_P\[0\]~output" {  } { { "pcihello.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 29744 9695 10437 0 0 }  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1543859713861 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1543859713861 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1543859713985 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1543859713985 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 7094 9695 10437 0 0 }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1543859713985 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1225 9695 10437 0 0 }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1543859713986 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1146 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1543859714024 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1147 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1543859714024 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1148 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1543859714024 ""}  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1146 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1543859714024 ""}
{ "Info" "ISTA_SDC_FOUND" "pcihello.sdc " "Reading SDC File: 'pcihello.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1543859714955 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715031 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1543859715031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1543859715033 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/8006421.usuarios/documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc " "Reading SDC File: 'c:/users/8006421.usuarios/documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1543859715033 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net" {  } { { "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1543859715061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715062 ""}  } { { "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1543859715062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1543859715067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715068 ""}  } { { "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1543859715068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1543859715072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715073 ""}  } { { "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1543859715073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1543859715073 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/8006421.usuarios/documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/8006421.usuarios/documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1543859715082 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1543859715133 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1543859715133 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Ignoring clock spec: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1543859715133 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout " "Ignoring clock spec: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1543859715133 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout " "Ignoring clock spec: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1543859715133 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "Ignoring clock spec: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1543859715133 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1543859715134 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1543859715134 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Ignoring clock spec: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1543859715134 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1543859715134 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1543859715134 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1543859715134 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1543859715134 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pcihellocore:u0\|pcihellocore_hexport:hexport\|data_out\[31\] " "Node: pcihellocore:u0\|pcihellocore_hexport:hexport\|data_out\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register outBuf\[15\] pcihellocore:u0\|pcihellocore_hexport:hexport\|data_out\[31\] " "Register outBuf\[15\] is being clocked by pcihellocore:u0\|pcihellocore_hexport:hexport\|data_out\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1543859715136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1543859715136 "|pcihello|pcihellocore:u0|pcihellocore_hexport:hexport|data_out[31]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1543859715185 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715216 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715216 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715216 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715216 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1543859715216 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1543859715217 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715217 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715217 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715217 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715217 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1543859715217 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1543859715217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543859715918 ""}  } { { "pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 15143 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543859715918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcihellocore:u0\|pcihellocore_hexport:hexport\|data_out\[31\]  " "Automatically promoted node pcihellocore:u0\|pcihellocore_hexport:hexport\|data_out\[31\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543859715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inBuf\[31\] " "Destination node inBuf\[31\]" {  } { { "pcihello.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.v" 159 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 15301 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543859715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcihellocore:u0\|pcihellocore_hexport:hexport\|readdata\[31\] " "Destination node pcihellocore:u0\|pcihellocore_hexport:hexport\|readdata\[31\]" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_hexport.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_hexport.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 15297 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543859715918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543859715918 ""}  } { { "pcihellocore/synthesis/submodules/pcihellocore_hexport.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_hexport.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 15235 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543859715918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543859715918 ""}  } { { "pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/altpciexpav_stif_app.v" 454 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 14232 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543859715918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcihellocore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node pcihellocore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543859715918 ""}  } { { "pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 401 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543859715918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Automatically promoted node pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543859715918 ""}  } { { "db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/db/ip/pcihellocore/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 10323 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543859715918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543859715919 ""}  } { { "pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1055 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543859715919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\]  " "Automatically promoted node pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543859715919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 " "Destination node pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1225 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543859715919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543859715919 ""}  } { { "pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1063 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543859715919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr  " "Automatically promoted node pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543859715919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\] " "Destination node pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\]" {  } { { "pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1063 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543859715919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543859715919 ""}  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1142 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543859715919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543859715919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 21009 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543859715919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543859715919 ""}  } { { "pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1143 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543859715919 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543859717451 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543859717462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543859717463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543859717478 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543859717495 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543859717514 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543859717514 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543859717524 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543859717729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543859717740 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543859717740 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543859717818 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543859717818 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543859717818 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 4 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 1 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 81 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 24 42 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 24 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 27 42 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 79 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  79 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 57 24 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 57 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543859717822 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543859717822 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543859717822 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1543859717996 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1543859717996 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 7094 9695 10437 0 0 }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1543859717996 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/submodules/pcihellocore_pcie_hard_ip_0_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 1225 9695 10437 0 0 }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1543859717996 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1543859717996 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543859719167 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543859719190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543859723869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543859725123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543859725288 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543859728374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543859728374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543859729972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X47_Y46 X58_Y56 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56" {  } { { "loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56"} { { 12 { 0 ""} 47 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543859736082 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543859736082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543859736993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543859736996 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1543859736996 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543859736996 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.76 " "Total time spent on timing analysis during the Fitter is 0.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543859737558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543859738797 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543859739802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543859739887 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543859740874 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543859742645 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV GX " "3 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL AJ16 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "pcihello.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 365 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1543859744366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL A15 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "pcihello.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 366 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1543859744366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 2.5 V V11 " "Pin CLOCK3_50 uses I/O standard 2.5 V at V11" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "pcihello.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 367 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1543859744366 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1543859744366 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FAN_CTRL a permanently disabled " "Pin FAN_CTRL has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FAN_CTRL } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "pcihello.v" "" { Text "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/" { { 0 { 0 ""} 0 371 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1543859744367 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1543859744367 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.fit.smsg " "Generated suppressed messages file C:/Users/8006421.USUARIOS/Documents/hellopci/hellopci/source/fpga/pcihello_restored/pcihello.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543859745045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6042 " "Peak virtual memory: 6042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543859747248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 15:55:47 2018 " "Processing ended: Mon Dec 03 15:55:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543859747248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543859747248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543859747248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543859747248 ""}
