Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: flash_sdram_lcd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "flash_sdram_lcd.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "flash_sdram_lcd"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : flash_sdram_lcd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\ipcore_dir\sdram_pll.v" into library work
Parsing module <sdram_pll>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_wr_data.v" into library work
Parsing module <sdram_wr_data>.
Parsing verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\/sdram_para.v" included at line 24.
WARNING:HDLCompiler:1142 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_wr_data.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_ctrl.v" into library work
Parsing module <sdram_ctrl>.
Parsing verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\/sdram_para.v" included at line 47.
WARNING:HDLCompiler:1142 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_ctrl.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_cmd.v" into library work
Parsing module <sdram_cmd>.
Parsing verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\/sdram_para.v" included at line 34.
WARNING:HDLCompiler:1142 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_cmd.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\ipcore_dir\wrfifo.v" into library work
Parsing module <wrfifo>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\ipcore_dir\rdfifo.v" into library work
Parsing module <rdfifo>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_top.v" into library work
Parsing module <sdram_top>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\dcfifo_ctrl.v" into library work
Parsing module <dcfifo_ctrl>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\lcd_ip\lcd_driver.v" into library work
Parsing module <lcd_driver>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_2fifo_top.v" into library work
Parsing module <sdram_2fifo_top>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\lcd_ip\lcd_top.v" into library work
Parsing module <lcd_top>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\lcd_ip\data_combine.v" into library work
Parsing module <data_combine>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\chipscope_ila.v" into library work
Parsing module <chipscope_ila>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\chipscope_icon.v" into library work
Parsing module <chipscope_icon>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\system_ctrl.v" into library work
Parsing module <system_ctrl>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_lcd_top.v" into library work
Parsing module <sdram_lcd_top>.
WARNING:HDLCompiler:751 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_lcd_top.v" Line 50: Redeclaration of ansi port frame_write_done is not allowed
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\flash_read.v" into library work
Parsing module <flash_read>.
Analyzing Verilog file "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\flash_ddr_lcd.v" into library work
Parsing module <flash_sdram_lcd>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <flash_sdram_lcd>.

Elaborating module <system_ctrl>.

Elaborating module <sdram_pll>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=18,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=100,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=9,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=9,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=36,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\ipcore_dir\sdram_pll.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\ipcore_dir\sdram_pll.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\system_ctrl.v" Line 47: Assignment to locked ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <flash_read>.
WARNING:HDLCompiler:413 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\flash_read.v" Line 27: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\flash_read.v" Line 86: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\flash_read.v" Line 98: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <sdram_lcd_top>.

Elaborating module <sdram_2fifo_top>.

Elaborating module <sdram_top>.

Elaborating module <sdram_ctrl>.

Elaborating module <sdram_cmd>.

Elaborating module <sdram_wr_data>.

Elaborating module <dcfifo_ctrl>.

Elaborating module <wrfifo>.
WARNING:HDLCompiler:1499 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\ipcore_dir\wrfifo.v" Line 39: Empty module <wrfifo> remains a black box.

Elaborating module <rdfifo>.
WARNING:HDLCompiler:1499 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\ipcore_dir\rdfifo.v" Line 39: Empty module <rdfifo> remains a black box.
WARNING:HDLCompiler:1127 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_lcd_top.v" Line 93: Assignment to frame_read_done ignored, since the identifier is never used

Elaborating module <data_combine>.

Elaborating module <lcd_top>.

Elaborating module <lcd_driver>.
WARNING:HDLCompiler:413 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\lcd_ip\lcd_driver.v" Line 92: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\lcd_ip\lcd_driver.v" Line 115: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <chipscope_icon>.

Elaborating module <chipscope_ila>.
WARNING:HDLCompiler:634 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_lcd_top.v" Line 153: Net <TRIG0[255]> does not have a driver.
WARNING:HDLCompiler:189 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\flash_ddr_lcd.v" Line 105: Size mismatch in connection of port <sdram_addr>. Formal port size is 12-bit while actual signal size is 13-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <flash_sdram_lcd>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\flash_ddr_lcd.v".
    Summary:
	no macro.
Unit <flash_sdram_lcd> synthesized.

Synthesizing Unit <system_ctrl>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\system_ctrl.v".
INFO:Xst:3210 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\system_ctrl.v" line 43: Output port <LOCKED> of the instance <u_sdram_pll> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <delay_cnt>.
    Found 1-bit register for signal <delay_done>.
    Found 10-bit adder for signal <delay_cnt[9]_GND_2_o_add_1_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <system_ctrl> synthesized.

Synthesizing Unit <sdram_pll>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\ipcore_dir\sdram_pll.v".
    Summary:
	no macro.
Unit <sdram_pll> synthesized.

Synthesizing Unit <flash_read>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\flash_read.v".
        idle = 3'b000
        cmd_send = 3'b001
        address_send = 3'b010
        read_wait = 3'b011
        read_done = 3'b100
        FLASH_ADDR = 24'b000001100000000000000000
        FLASH_READ = 8'b00000011
    Found 3-bit register for signal <mystate>.
    Found 8-bit register for signal <cmd_reg>.
    Found 1-bit register for signal <spi_clk_en>.
    Found 8-bit register for signal <cnta>.
    Found 24-bit register for signal <address_reg>.
    Found 1-bit register for signal <data_come>.
    Found 1-bit register for signal <flash_datain>.
    Found 8-bit register for signal <cntb>.
    Found 1-bit register for signal <myvalid>.
    Found 16-bit register for signal <mydata>.
    Found 16-bit register for signal <mydata_o>.
    Found 1-bit register for signal <myvalid_o_r0>.
    Found 1-bit register for signal <myvalid_o_r1>.
    Found 1-bit register for signal <flash_cs>.
    Found finite state machine <FSM_0> for signal <mystate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clock (falling_edge)                           |
    | Reset              | flash_rstn_INV_7_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <cntb[7]_GND_8_o_add_33_OUT> created at line 140.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_12_OUT<7:0>> created at line 98.
    Found 1-bit 8-to-1 multiplexer for signal <cnta[2]_cmd_reg[7]_Mux_5_o> created at line 85.
    Found 1-bit 24-to-1 multiplexer for signal <cnta[4]_X_8_o_Mux_10_o> created at line 97.
    Found 8-bit comparator greater for signal <cntb[7]_GND_8_o_LessThan_33_o> created at line 137
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <flash_read> synthesized.

Synthesizing Unit <sdram_lcd_top>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_lcd_top.v".
WARNING:Xst - Value "1" of property "keep" is not applicable. List of valid values is "false, no, soft, true, yes" 
WARNING:Xst - Value "1" of property "keep" is not applicable. List of valid values is "false, no, soft, true, yes" 
INFO:Xst:3210 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_lcd_top.v" line 59: Output port <frame_read_done> of the instance <u_sdram_2fifo_top> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <TRIG0<255:159>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <sdram_lcd_top> synthesized.

Synthesizing Unit <sdram_2fifo_top>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_2fifo_top.v".
    Summary:
	no macro.
Unit <sdram_2fifo_top> synthesized.

Synthesizing Unit <sdram_top>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_top.v".
    Summary:
	no macro.
Unit <sdram_top> synthesized.

Synthesizing Unit <sdram_ctrl>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_ctrl.v".
        TRP_CLK = 9'b000000100
        TRFC_CLK = 9'b000000110
        TMRD_CLK = 9'b000000110
        TRCD_CLK = 9'b000000010
        TCL_CLK = 9'b000000011
        TDAL_CLK = 9'b000000011
    Found 4-bit register for signal <init_state_r>.
    Found 4-bit register for signal <work_state_r>.
    Found 11-bit register for signal <cnt_15us>.
    Found 9-bit register for signal <cnt_clk_r>.
    Found 15-bit register for signal <cnt_200us>.
    Found 1-bit register for signal <sdram_ref_req>.
    Found 1-bit register for signal <sys_r_wn>.
    Found finite state machine <FSM_1> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State 0110 is never reached in FSM <work_state_r>.
    Found finite state machine <FSM_2> for signal <work_state_r>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 12                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <cnt_200us[14]_GND_12_o_add_1_OUT> created at line 69.
    Found 11-bit adder for signal <cnt_15us[10]_GND_12_o_add_19_OUT> created at line 105.
    Found 9-bit adder for signal <cnt_clk_r[8]_GND_12_o_add_57_OUT> created at line 211.
    Found 15-bit comparator greater for signal <cnt_200us[14]_PWR_13_o_LessThan_1_o> created at line 69
    Found 11-bit comparator greater for signal <cnt_15us[10]_PWR_13_o_LessThan_19_o> created at line 105
    Found 9-bit comparator greater for signal <cnt_clk_r[8]_sdwr_byte[8]_LessThan_53_o> created at line 195
    Found 9-bit comparator lessequal for signal <n0066> created at line 198
    Found 9-bit comparator greater for signal <cnt_clk_r[8]_sdrd_byte[8]_LessThan_57_o> created at line 198
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <sdram_ctrl> synthesized.

Synthesizing Unit <sdram_cmd>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_cmd.v".
    Found 12-bit register for signal <sdram_addr_r>.
    Found 2-bit register for signal <sdram_ba_r>.
    Found 5-bit register for signal <sdram_cmd_r>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred  44 Multiplexer(s).
Unit <sdram_cmd> synthesized.

Synthesizing Unit <sdram_wr_data>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\sdram_wr_data.v".
WARNING:Xst:647 - Input <cnt_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sdr_dout>.
    Found 16-bit register for signal <sdr_din>.
    Found 1-bit register for signal <sdr_dlink>.
    Found 1-bit tristate buffer for signal <sdram_data<15>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<14>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<13>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<12>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<11>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<10>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<9>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<8>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<7>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<6>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<5>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<4>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<3>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<2>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<1>> created at line 45
    Found 1-bit tristate buffer for signal <sdram_data<0>> created at line 45
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <sdram_wr_data> synthesized.

Synthesizing Unit <dcfifo_ctrl>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\dcfifo_ctrl.v".
INFO:Xst:3210 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\dcfifo_ctrl.v" line 230: Output port <wr_data_count> of the instance <u_wrfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\dcfifo_ctrl.v" line 230: Output port <full> of the instance <u_wrfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\dcfifo_ctrl.v" line 230: Output port <empty> of the instance <u_wrfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\dcfifo_ctrl.v" line 251: Output port <rd_data_count> of the instance <u_rdfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\dcfifo_ctrl.v" line 251: Output port <full> of the instance <u_rdfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\sdram_lcd_ip\sdram_ip\dcfifo_ctrl.v" line 251: Output port <empty> of the instance <u_rdfifo> is unconnected or connected to loadless signal.
    Found 22-bit register for signal <sdram_wraddr>.
    Found 22-bit register for signal <sdram_rdaddr>.
    Found 1-bit register for signal <sdram_wr_ackr1>.
    Found 1-bit register for signal <sdram_wr_ackr2>.
    Found 1-bit register for signal <sdram_rd_ackr1>.
    Found 1-bit register for signal <sdram_rd_ackr2>.
    Found 1-bit register for signal <rd_load_r1>.
    Found 1-bit register for signal <rd_load_r2>.
    Found 1-bit register for signal <frame_write_done>.
    Found 1-bit register for signal <frame_read_done>.
    Found 1-bit register for signal <sdram_wr_req>.
    Found 1-bit register for signal <sdram_rd_req>.
    Found 1-bit register for signal <data_valid_r>.
    Found 22-bit adder for signal <sdram_wraddr[21]_GND_32_o_add_2_OUT> created at line 134.
    Found 22-bit adder for signal <sdram_rdaddr[21]_GND_32_o_add_9_OUT> created at line 173.
    Found 22-bit comparator lessequal for signal <sdram_wraddr[21]_wr_max_addr[21]_LessThan_2_o> created at line 132
    Found 22-bit comparator lessequal for signal <sdram_rdaddr[21]_rd_max_addr[21]_LessThan_9_o> created at line 171
    Found 9-bit comparator lessequal for signal <n0043> created at line 203
    Found 9-bit comparator greater for signal <rdf_use[8]_rd_length[8]_LessThan_19_o> created at line 208
    WARNING:Xst:2404 -  FFs/Latches <wr_load_r1<0:0>> (without init value) have a constant value of 0 in block <dcfifo_ctrl>.
    WARNING:Xst:2404 -  FFs/Latches <wr_load_r2<0:0>> (without init value) have a constant value of 0 in block <dcfifo_ctrl>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <dcfifo_ctrl> synthesized.

Synthesizing Unit <data_combine>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\lcd_ip\data_combine.v".
    Found 4-bit register for signal <read_counter>.
    Found 96-bit register for signal <lcd_data_96>.
    Found 1-bit register for signal <lcd_rden_r1>.
    Found 1-bit register for signal <sys_rd>.
    Found 1-bit register for signal <lcd_rden_r0>.
    Found 3-bit register for signal <state_write>.
    Found 4-bit adder for signal <read_counter[3]_GND_35_o_add_6_OUT> created at line 73.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state_write> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 106 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <data_combine> synthesized.

Synthesizing Unit <lcd_top>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\lcd_ip\lcd_top.v".
    Summary:
	no macro.
Unit <lcd_top> synthesized.

Synthesizing Unit <lcd_driver>.
    Related source file is "E:\Project\AX309\Verilog\18_flash_sdram_lcd\flash_sdram_lcd\rtl\lcd_ip\lcd_driver.v".
        LinePeriod = 525
        H_SyncPulse = 41
        H_BackPorch = 2
        H_ActivePix = 480
        H_FrontPorch = 2
        Hde_start = 43
        Hde_end = 523
        FramePeriod = 286
        V_SyncPulse = 10
        V_BackPorch = 2
        V_ActivePix = 272
        V_FrontPorch = 2
        Vde_start = 12
        Vde_end = 284
    Found 1-bit register for signal <hsync_r>.
    Found 1-bit register for signal <hsync_de>.
    Found 10-bit register for signal <y_cnt>.
    Found 1-bit register for signal <vsync_r>.
    Found 1-bit register for signal <vsync_de>.
    Found 8-bit register for signal <grid_data_1>.
    Found 8-bit register for signal <grid_data_2>.
    Found 24-bit register for signal <bar_data>.
    Found 8-bit register for signal <lcd_r_reg>.
    Found 8-bit register for signal <lcd_g_reg>.
    Found 8-bit register for signal <lcd_b_reg>.
    Found 16-bit register for signal <key1_counter>.
    Found 4-bit register for signal <lcd_dis_mode>.
    Found 1-bit register for signal <lcd_vsync_buf1>.
    Found 1-bit register for signal <lcd_vsync_buf2>.
    Found 1-bit register for signal <sdr_addr_set>.
    Found 96-bit register for signal <lcd_data_reg>.
    Found 8-bit register for signal <lcd_data_r>.
    Found 8-bit register for signal <lcd_data_g>.
    Found 8-bit register for signal <lcd_data_b>.
    Found 3-bit register for signal <num_counter>.
    Found 1-bit register for signal <sdr_rd_req>.
    Found 11-bit register for signal <x_cnt>.
    Found finite state machine <FSM_5> for signal <num_counter>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_lcd (rising_edge)                          |
    | Reset              | lcd_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <x_cnt[10]_GND_37_o_add_5_OUT> created at line 92.
    Found 10-bit adder for signal <y_cnt[9]_GND_37_o_add_16_OUT> created at line 115.
    Found 16-bit adder for signal <key1_counter[15]_GND_37_o_add_63_OUT> created at line 270.
    Found 4-bit adder for signal <lcd_dis_mode[3]_GND_37_o_add_68_OUT> created at line 277.
    Found 8-bit 4-to-1 multiplexer for signal <num_counter[2]_lcd_data[95]_select_80_OUT> created at line 311.
    Found 8-bit 4-to-1 multiplexer for signal <num_counter[2]_lcd_data[87]_select_81_OUT> created at line 311.
    Found 8-bit 4-to-1 multiplexer for signal <num_counter[2]_lcd_data[79]_select_82_OUT> created at line 311.
    Found 16-bit comparator lessequal for signal <n0073> created at line 269
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 233 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  51 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lcd_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 22-bit adder                                          : 2
 4-bit adder                                           : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 67
 1-bit register                                        : 33
 10-bit register                                       : 2
 11-bit register                                       : 2
 12-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 5
 2-bit register                                        : 1
 22-bit register                                       : 2
 24-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 11
 9-bit register                                        : 1
 96-bit register                                       : 2
# Comparators                                          : 11
 11-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 2
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 137
 1-bit 2-to-1 multiplexer                              : 25
 1-bit 24-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 14
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 14
 22-bit 2-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 15
 8-bit 2-to-1 multiplexer                              : 47
 8-bit 4-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 1
 96-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 4
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <chipscope_ila.ngc>.
Reading core <chipscope_icon.ngc>.
Reading core <ipcore_dir/wrfifo.ngc>.
Reading core <ipcore_dir/rdfifo.ngc>.
Loading core <chipscope_ila> for timing and area information for instance <ila_filter_debug>.
Loading core <chipscope_icon> for timing and area information for instance <icon_debug>.
Loading core <wrfifo> for timing and area information for instance <u_wrfifo>.
Loading core <rdfifo> for timing and area information for instance <u_rdfifo>.
INFO:Xst:2261 - The FF/Latch <grid_data_2_0> in Unit <u_lcd_driver> is equivalent to the following 7 FFs/Latches, which will be removed : <grid_data_2_1> <grid_data_2_2> <grid_data_2_3> <grid_data_2_4> <grid_data_2_5> <grid_data_2_6> <grid_data_2_7> 
INFO:Xst:2261 - The FF/Latch <grid_data_1_0> in Unit <u_lcd_driver> is equivalent to the following 7 FFs/Latches, which will be removed : <grid_data_1_1> <grid_data_1_2> <grid_data_1_3> <grid_data_1_4> <grid_data_1_5> <grid_data_1_6> <grid_data_1_7> 
INFO:Xst:2261 - The FF/Latch <cmd_reg_0> in Unit <flash_read_inst> is equivalent to the following 3 FFs/Latches, which will be removed : <cmd_reg_1> <address_reg_17> <address_reg_18> 
INFO:Xst:2261 - The FF/Latch <cmd_reg_2> in Unit <flash_read_inst> is equivalent to the following 27 FFs/Latches, which will be removed : <cmd_reg_3> <cmd_reg_4> <cmd_reg_5> <cmd_reg_6> <cmd_reg_7> <address_reg_0> <address_reg_1> <address_reg_2> <address_reg_3> <address_reg_4> <address_reg_5> <address_reg_6> <address_reg_7> <address_reg_8> <address_reg_9> <address_reg_10> <address_reg_11> <address_reg_12> <address_reg_13> <address_reg_14> <address_reg_15> <address_reg_16> <address_reg_19> <address_reg_20> <address_reg_21> <address_reg_22> <address_reg_23> 
WARNING:Xst:1293 - FF/Latch <cmd_reg_0> has a constant value of 1 in block <flash_read_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmd_reg_2> has a constant value of 0 in block <flash_read_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lcd_data_reg_72> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_73> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_74> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_75> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_76> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_77> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_78> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_79> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_80> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_81> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_82> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_83> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_84> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_85> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_86> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_87> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_88> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_89> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_90> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_91> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_92> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_93> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_94> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_95> of sequential type is unconnected in block <u_lcd_driver>.
WARNING:Xst:2677 - Node <mydata_15> of sequential type is unconnected in block <flash_read_inst>.

Synthesizing (advanced) Unit <data_combine>.
The following registers are absorbed into counter <read_counter>: 1 register on signal <read_counter>.
Unit <data_combine> synthesized (advanced).

Synthesizing (advanced) Unit <dcfifo_ctrl>.
The following registers are absorbed into accumulator <sdram_wraddr>: 1 register on signal <sdram_wraddr>.
Unit <dcfifo_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_driver>.
The following registers are absorbed into counter <x_cnt>: 1 register on signal <x_cnt>.
The following registers are absorbed into counter <y_cnt>: 1 register on signal <y_cnt>.
The following registers are absorbed into counter <key1_counter>: 1 register on signal <key1_counter>.
The following registers are absorbed into counter <lcd_dis_mode>: 1 register on signal <lcd_dis_mode>.
Unit <lcd_driver> synthesized (advanced).

Synthesizing (advanced) Unit <sdram_ctrl>.
The following registers are absorbed into counter <cnt_15us>: 1 register on signal <cnt_15us>.
The following registers are absorbed into counter <cnt_clk_r>: 1 register on signal <cnt_clk_r>.
The following registers are absorbed into counter <cnt_200us>: 1 register on signal <cnt_200us>.
Unit <sdram_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <system_ctrl>.
The following registers are absorbed into counter <delay_cnt>: 1 register on signal <delay_cnt>.
Unit <system_ctrl> synthesized (advanced).
WARNING:Xst:2677 - Node <lcd_data_reg_72> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_73> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_74> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_75> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_76> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_77> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_78> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_79> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_80> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_81> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_82> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_83> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_84> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_85> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_86> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_87> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_88> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_89> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_90> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_91> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_92> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_93> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_94> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <lcd_data_reg_95> of sequential type is unconnected in block <lcd_driver>.
WARNING:Xst:2677 - Node <mydata_15> of sequential type is unconnected in block <flash_read>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 22-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 9
 10-bit up counter                                     : 2
 11-bit up counter                                     : 2
 15-bit up counter                                     : 1
 16-bit up counter                                     : 1
 4-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 22-bit up accumulator                                 : 1
# Registers                                            : 444
 Flip-Flops                                            : 444
# Comparators                                          : 11
 11-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 2
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 132
 1-bit 2-to-1 multiplexer                              : 25
 1-bit 24-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 14
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 14
 22-bit 2-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 15
 8-bit 2-to-1 multiplexer                              : 47
 8-bit 4-to-1 multiplexer                              : 3
 96-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 4
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <address_reg_23> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_22> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_21> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_20> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_19> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_18> has a constant value of 1 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_17> has a constant value of 1 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_16> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_15> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_14> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_13> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_12> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_11> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_10> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_9> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_8> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_7> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_6> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_5> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_4> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_3> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_2> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_1> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <address_reg_0> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_reg_7> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_reg_6> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_reg_5> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_reg_4> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_reg_3> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_reg_2> has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_reg_1> has a constant value of 1 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_reg_0> has a constant value of 1 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <grid_data_2_0> in Unit <lcd_driver> is equivalent to the following 7 FFs/Latches, which will be removed : <grid_data_2_1> <grid_data_2_2> <grid_data_2_3> <grid_data_2_4> <grid_data_2_5> <grid_data_2_6> <grid_data_2_7> 
INFO:Xst:2261 - The FF/Latch <grid_data_1_0> in Unit <lcd_driver> is equivalent to the following 7 FFs/Latches, which will be removed : <grid_data_1_1> <grid_data_1_2> <grid_data_1_3> <grid_data_1_4> <grid_data_1_5> <grid_data_1_6> <grid_data_1_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/FSM_1> on signal <init_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/FSM_2> on signal <work_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1010  | 1010
 0010  | 0010
 0111  | 0111
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | unreached
 1000  | 1000
 1001  | 1001
 1011  | 1011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_sdram_lcd_top/u_lcd_top/u_lcd_driver/FSM_5> on signal <num_counter[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
 011   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <flash_read_inst/FSM_0> on signal <mystate[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1710 - FF/Latch <sdram_rdaddr_0> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_1> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_2> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_3> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_4> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_5> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_6> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rdaddr_7> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_0> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_1> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_2> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_3> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_4> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_5> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_6> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wraddr_7> (without init value) has a constant value of 0 in block <dcfifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_write_2> (without init value) has a constant value of 0 in block <data_combine>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance u_system_ctrl/u_sdram_pll/pll_base_inst in unit u_system_ctrl/u_sdram_pll/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <bar_data_8> in Unit <lcd_driver> is equivalent to the following 7 FFs/Latches, which will be removed : <bar_data_9> <bar_data_10> <bar_data_11> <bar_data_12> <bar_data_13> <bar_data_14> <bar_data_15> 
INFO:Xst:2261 - The FF/Latch <bar_data_0> in Unit <lcd_driver> is equivalent to the following 7 FFs/Latches, which will be removed : <bar_data_1> <bar_data_2> <bar_data_3> <bar_data_4> <bar_data_5> <bar_data_6> <bar_data_7> 
INFO:Xst:2261 - The FF/Latch <bar_data_16> in Unit <lcd_driver> is equivalent to the following 7 FFs/Latches, which will be removed : <bar_data_17> <bar_data_18> <bar_data_19> <bar_data_20> <bar_data_21> <bar_data_22> <bar_data_23> 

Optimizing unit <flash_sdram_lcd> ...

Optimizing unit <dcfifo_ctrl> ...

Optimizing unit <sdram_cmd> ...

Optimizing unit <sdram_ctrl> ...

Optimizing unit <lcd_driver> ...

Optimizing unit <data_combine> ...

Optimizing unit <flash_read> ...
WARNING:Xst:1710 - FF/Latch <cntb_7> (without init value) has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cntb_4> (without init value) has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cntb_5> (without init value) has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cntb_6> (without init value) has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cntb_7> (without init value) has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cntb_4> (without init value) has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cntb_5> (without init value) has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cntb_6> (without init value) has a constant value of 0 in block <flash_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/frame_read_done> of sequential type is unconnected in block <flash_sdram_lcd>.
WARNING:Xst:1710 - FF/Latch <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_wraddr_21> (without init value) has a constant value of 0 in block <flash_sdram_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_wraddr_20> (without init value) has a constant value of 0 in block <flash_sdram_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_wraddr_19> (without init value) has a constant value of 0 in block <flash_sdram_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_wraddr_18> (without init value) has a constant value of 0 in block <flash_sdram_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rdaddr_21> (without init value) has a constant value of 0 in block <flash_sdram_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rdaddr_20> (without init value) has a constant value of 0 in block <flash_sdram_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rdaddr_19> (without init value) has a constant value of 0 in block <flash_sdram_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rdaddr_18> (without init value) has a constant value of 0 in block <flash_sdram_lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_lcd_top/u_data_combine/read_counter_3> (without init value) has a constant value of 0 in block <flash_sdram_lcd>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_addr_r_11> in Unit <flash_sdram_lcd> is equivalent to the following 2 FFs/Latches, which will be removed : <u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_ba_r_1> <u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_ba_r_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block flash_sdram_lcd, actual ratio is 33.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_sdram_lcd_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 469
 Flip-Flops                                            : 469

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : flash_sdram_lcd.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1668
#      GND                         : 7
#      INV                         : 23
#      LUT1                        : 112
#      LUT2                        : 260
#      LUT3                        : 169
#      LUT4                        : 179
#      LUT5                        : 81
#      LUT6                        : 262
#      MUXCY                       : 165
#      MUXCY_L                     : 193
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 14
#      MUXF8                       : 2
#      VCC                         : 5
#      XORCY                       : 193
# FlipFlops/Latches                : 1993
#      FD                          : 538
#      FD_1                        : 27
#      FDC                         : 267
#      FDCE                        : 239
#      FDE                         : 63
#      FDP                         : 558
#      FDPE                        : 4
#      FDR                         : 84
#      FDR_1                       : 7
#      FDRE                        : 183
#      FDRE_1                      : 9
#      FDS                         : 10
#      FDSE                        : 1
#      FDSE_1                      : 1
#      LDC                         : 1
#      ODDR2                       : 1
# RAMS                             : 17
#      RAMB16BWER                  : 14
#      RAMB8BWER                   : 3
# Shift Registers                  : 418
#      SRL16                       : 256
#      SRL16E                      : 1
#      SRLC16E                     : 39
#      SRLC32E                     : 122
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 74
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 54
# Others                           : 2
#      BSCAN_SPARTAN6              : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1991  out of  11440    17%  
 Number of Slice LUTs:                 1504  out of   5720    26%  
    Number used as Logic:              1086  out of   5720    18%  
    Number used as Memory:              418  out of   1440    29%  
       Number used as SRL:              418

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2643
   Number with an unused Flip Flop:     652  out of   2643    24%  
   Number with an unused LUT:          1139  out of   2643    43%  
   Number of fully used LUT-FF pairs:   852  out of   2643    32%  
   Number of unique control sets:       100

IO Utilization: 
 Number of IOs:                          74
 Number of bonded IOBs:                  74  out of    186    39%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of     32    50%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------+
Clock Signal                                                                                                      | Clock buffer(FF name)                                                       | Load  |
------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------+
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT0                                                                   | BUFG                                                                        | 187   |
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT2                                                                   | BUFG                                                                        | 2     |
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1                                                                   | BUFG                                                                        | 1935  |
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT3                                                                   | BUFG                                                                        | 51    |
u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                 | BUFG                                                                        | 267   |
u_sdram_lcd_top/icon_debug/CONTROL0<13>(u_sdram_lcd_top/icon_debug/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(u_sdram_lcd_top/ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
u_sdram_lcd_top/icon_debug/U0/iUPDATE_OUT                                                                         | NONE(u_sdram_lcd_top/icon_debug/U0/U_ICON/U_iDATA_CMD)                      | 1     |
------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.182ns (Maximum Frequency: 89.429MHz)
   Minimum input arrival time before clock: 6.596ns
   Maximum output required time after clock: 6.727ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT0'
  Clock period: 11.182ns (frequency: 89.429MHz)
  Total number of paths / destination ports: 3872 / 330
-------------------------------------------------------------------------
Delay:               5.591ns (Levels of Logic = 4)
  Source:            u_sdram_lcd_top/u_lcd_top/u_lcd_driver/x_cnt_0 (FF)
  Destination:       u_sdram_lcd_top/u_lcd_top/u_lcd_driver/bar_data_16 (FF)
  Source Clock:      u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT0 rising
  Destination Clock: u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT0 falling

  Data Path: u_sdram_lcd_top/u_lcd_top/u_lcd_driver/x_cnt_0 to u_sdram_lcd_top/u_lcd_top/u_lcd_driver/bar_data_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.525   1.340  u_sdram_lcd_top/u_lcd_top/u_lcd_driver/x_cnt_0 (u_sdram_lcd_top/u_lcd_top/u_lcd_driver/x_cnt_0)
     LUT6:I1->O           11   0.254   1.494  u_sdram_lcd_top/u_lcd_top/u_lcd_driver/GND_37_o_GND_37_o_equal_12_o<10>11 (u_sdram_lcd_top/u_lcd_top/u_lcd_driver/GND_37_o_GND_37_o_equal_12_o<10>1)
     LUT6:I0->O            1   0.254   0.000  u_sdram_lcd_top/u_lcd_top/u_lcd_driver/_n0354_inv3_G (N219)
     MUXF7:I1->O           3   0.175   1.221  u_sdram_lcd_top/u_lcd_top/u_lcd_driver/_n0354_inv3 (u_sdram_lcd_top/u_lcd_top/u_lcd_driver/_n0354_inv)
     LUT6:I0->O            1   0.254   0.000  u_sdram_lcd_top/u_lcd_top/u_lcd_driver/bar_data_0_glue_set (u_sdram_lcd_top/u_lcd_top/u_lcd_driver/bar_data_0_glue_set)
     FDR_1:D                   0.074          u_sdram_lcd_top/u_lcd_top/u_lcd_driver/bar_data_0
    ----------------------------------------
    Total                      5.591ns (1.536ns logic, 4.055ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1'
  Clock period: 8.383ns (frequency: 119.293MHz)
  Total number of paths / destination ports: 15410 / 2905
-------------------------------------------------------------------------
Delay:               8.383ns (Levels of Logic = 15)
  Source:            u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_4 (FF)
  Destination:       u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_8 (FF)
  Source Clock:      u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1 rising
  Destination Clock: u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1 rising

  Data Path: u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_4 to u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   1.271  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_4 (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_4)
     LUT5:I0->O            7   0.254   0.910  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31 (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3)
     LUT5:I4->O            3   0.254   0.994  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[8]_GND_12_o_equal_40_o<8>1 (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[8]_GND_12_o_equal_40_o)
     LUT6:I3->O            2   0.235   0.726  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n14 (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n13)
     LUT6:I5->O            1   0.254   0.790  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n19_SW1 (N186)
     LUT6:I4->O           10   0.250   1.008  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n110 (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_rst_n)
     LUT2:I1->O            1   0.254   0.000  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut<0> (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut<0>)
     MUXCY:S->O            1   0.215   0.000  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<0> (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<1> (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<2> (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<3> (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<4> (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<5> (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<6> (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<6>)
     MUXCY:CI->O           0   0.023   0.000  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<7> (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy<7>)
     XORCY:CI->O           1   0.206   0.000  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_xor<8> (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r8)
     FDC:D                     0.074          u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_8
    ----------------------------------------
    Total                      8.383ns (2.684ns logic, 5.699ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT3'
  Clock period: 8.150ns (frequency: 122.699MHz)
  Total number of paths / destination ports: 407 / 91
-------------------------------------------------------------------------
Delay:               4.075ns (Levels of Logic = 1)
  Source:            flash_read_inst/data_come (FF)
  Destination:       flash_read_inst/mydata_o_15 (FF)
  Source Clock:      u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT3 falling
  Destination Clock: u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT3 rising

  Data Path: flash_read_inst/data_come to flash_read_inst/mydata_o_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q           23   0.525   1.813  flash_read_inst/data_come (flash_read_inst/data_come)
     LUT6:I0->O           16   0.254   1.181  flash_read_inst/_n0158_inv11 (flash_read_inst/_n0158_inv)
     FDE:CE                    0.302          flash_read_inst/mydata_o_0
    ----------------------------------------
    Total                      4.075ns (1.081ns logic, 2.994ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 9.265ns (frequency: 107.933MHz)
  Total number of paths / destination ports: 4244 / 556
-------------------------------------------------------------------------
Delay:               9.265ns (Levels of Logic = 8)
  Source:            u_sdram_lcd_top/ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Destination:       u_sdram_lcd_top/icon_debug/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: u_sdram_lcd_top/ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 to u_sdram_lcd_top/icon_debug/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA7    1   2.100   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<169>)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91)
     LUT6:I2->O            1   0.254   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_4)
     MUXF7:I0->O           1   0.163   0.790  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.250   0.790  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'u_sdram_lcd_top/ila_filter_debug:CONTROL<3>'
     begin scope: 'u_sdram_lcd_top/icon_debug:CONTROL0<3>'
     LUT6:I4->O            1   0.250   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                     0.074          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      9.265ns (3.853ns logic, 5.412ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_sdram_lcd_top/icon_debug/U0/iUPDATE_OUT'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            u_sdram_lcd_top/icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       u_sdram_lcd_top/icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      u_sdram_lcd_top/icon_debug/U0/iUPDATE_OUT rising
  Destination Clock: u_sdram_lcd_top/icon_debug/U0/iUPDATE_OUT rising

  Data Path: u_sdram_lcd_top/icon_debug/U0/U_ICON/U_iDATA_CMD to u_sdram_lcd_top/icon_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.074          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              4.550ns (Levels of Logic = 2)
  Source:            key1 (PAD)
  Destination:       u_sdram_lcd_top/u_lcd_top/u_lcd_driver/key1_counter_15 (FF)
  Destination Clock: u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT0 rising

  Data Path: key1 to u_sdram_lcd_top/u_lcd_top/u_lcd_driver/key1_counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.328   1.485  key1_IBUF (key1_IBUF)
     LUT4:I0->O           16   0.254   1.181  u_sdram_lcd_top/u_lcd_top/u_lcd_driver/key1_key1_counter[15]_AND_25_o4 (u_sdram_lcd_top/u_lcd_top/u_lcd_driver/key1_key1_counter[15]_AND_25_o)
     FDRE:CE                   0.302          u_sdram_lcd_top/u_lcd_top/u_lcd_driver/key1_counter_0
    ----------------------------------------
    Total                      4.550ns (1.884ns logic, 2.666ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.382ns (Levels of Logic = 2)
  Source:            flash_dataout (PAD)
  Destination:       flash_read_inst/mydata_0 (FF)
  Destination Clock: u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT3 rising

  Data Path: flash_dataout to flash_read_inst/mydata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.726  flash_dataout_IBUF (flash_dataout_IBUF)
     LUT2:I1->O            1   0.254   0.000  flash_read_inst/Mmux_GND_8_o_mydata[15]_mux_37_OUT16 (flash_read_inst/GND_8_o_mydata[15]_mux_37_OUT<0>)
     FDRE:D                    0.074          flash_read_inst/mydata_0
    ----------------------------------------
    Total                      2.382ns (1.656ns logic, 0.726ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 302 / 291
-------------------------------------------------------------------------
Offset:              6.596ns (Levels of Logic = 5)
  Source:            u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       u_sdram_lcd_top/ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination Clock: u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to u_sdram_lcd_top/ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            3   0.254   0.874  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'u_sdram_lcd_top/icon_debug:CONTROL0<4>'
     begin scope: 'u_sdram_lcd_top/ila_filter_debug:CONTROL<4>'
     LUT2:I0->O            1   0.250   0.681  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.255   1.007  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.459          U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    ----------------------------------------
    Total                      6.596ns (1.472ns logic, 5.124ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 537 / 537
-------------------------------------------------------------------------
Offset:              6.024ns (Levels of Logic = 3)
  Source:            u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       u_sdram_lcd_top/ila_filter_debug/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination Clock: u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1 rising

  Data Path: u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to u_sdram_lcd_top/ila_filter_debug/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O          640   0.254   2.495  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE (CONTROL0<20>)
     end scope: 'u_sdram_lcd_top/icon_debug:CONTROL0<20>'
     begin scope: 'u_sdram_lcd_top/ila_filter_debug:CONTROL<20>'
     FDP:PRE                   0.459          U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    ----------------------------------------
    Total                      6.024ns (0.967ns logic, 5.057ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_sdram_lcd_top/icon_debug/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.120ns (Levels of Logic = 1)
  Source:            u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       u_sdram_lcd_top/icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: u_sdram_lcd_top/icon_debug/U0/iUPDATE_OUT rising

  Data Path: u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to u_sdram_lcd_top/icon_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.725  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.459          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.120ns (0.714ns logic, 1.406ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 51 / 35
-------------------------------------------------------------------------
Offset:              5.554ns (Levels of Logic = 2)
  Source:            u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink (FF)
  Destination:       S_DB<15> (PAD)
  Source Clock:      u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1 rising

  Data Path: u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink to S_DB<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink)
     INV:I->O             16   0.255   1.181  u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink_inv1_INV_0 (u_sdram_lcd_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink_inv)
     IOBUF:T->IO               2.912          S_DB_15_IOBUF (S_DB<15>)
    ----------------------------------------
    Total                      5.554ns (3.692ns logic, 1.862ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 76 / 27
-------------------------------------------------------------------------
Offset:              6.727ns (Levels of Logic = 2)
  Source:            u_sdram_lcd_top/u_lcd_top/u_lcd_driver/hsync_de (FF)
  Destination:       lcd_de (PAD)
  Source Clock:      u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT0 rising

  Data Path: u_sdram_lcd_top/u_lcd_top/u_lcd_driver/hsync_de to lcd_de
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              34   0.525   1.661  u_sdram_lcd_top/u_lcd_top/u_lcd_driver/hsync_de (u_sdram_lcd_top/u_lcd_top/u_lcd_driver/hsync_de)
     LUT2:I0->O           24   0.250   1.379  u_sdram_lcd_top/u_lcd_top/u_lcd_driver/lcd_de1 (lcd_de_OBUF)
     OBUF:I->O                 2.912          lcd_de_OBUF (lcd_de)
    ----------------------------------------
    Total                      6.727ns (3.687ns logic, 3.040ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.158ns (Levels of Logic = 2)
  Source:            flash_read_inst/spi_clk_en (FF)
  Destination:       flash_clk (PAD)
  Source Clock:      u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT3 falling

  Data Path: flash_read_inst/spi_clk_en to flash_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.525   0.790  flash_read_inst/spi_clk_en (flash_read_inst/spi_clk_en)
     LUT2:I0->O            1   0.250   0.681  flash_read_inst/Mmux_n009811 (flash_clk_OBUF)
     OBUF:I->O                 2.912          flash_clk_OBUF (flash_clk)
    ----------------------------------------
    Total                      5.158ns (3.687ns logic, 1.471ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 0)
  Source:            u_sdram_lcd_top/icon_debug/U0/U_ICON/U_TDO_reg (FF)
  Destination:       u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: u_sdram_lcd_top/icon_debug/U0/U_ICON/U_TDO_reg to u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.525   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN6:TDO         0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock u_sdram_lcd_top/icon_debug/CONTROL0<13>
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1|         |         |    2.244|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
u_sdram_lcd_top/icon_debug/CONTROL0<13>                          |         |    4.308|         |         |
u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    9.265|         |         |         |
u_sdram_lcd_top/icon_debug/U0/iUPDATE_OUT                        |    2.958|         |         |         |
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1                  |    4.067|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_sdram_lcd_top/icon_debug/U0/iUPDATE_OUT
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
u_sdram_lcd_top/icon_debug/U0/iUPDATE_OUT|    2.300|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT0
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT0|    6.342|         |    5.591|         |
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1|    2.659|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
u_sdram_lcd_top/icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    7.122|         |         |         |
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT0                  |    4.657|    1.535|         |         |
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1                  |    8.383|         |         |         |
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT3                  |    1.550|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT3
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT0|    4.657|         |    4.657|         |
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT1|         |         |    3.636|         |
u_system_ctrl/u_sdram_pll/pll_base_inst/CLKOUT3|    3.602|    4.075|    4.713|         |
-----------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.29 secs
 
--> 

Total memory usage is 273312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  142 (   0 filtered)
Number of infos    :   37 (   0 filtered)

