
---------- Begin Simulation Statistics ----------
final_tick                                36038392500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90557                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   140479                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1104.28                       # Real time elapsed on the host
host_tick_rate                               32635206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036038                       # Number of seconds simulated
sim_ticks                                 36038392500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  87829753                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85535683                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.720768                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.720768                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7415050                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5709256                       # number of floating regfile writes
system.cpu.idleCycles                          133124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               996849                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 12021913                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.496598                       # Inst execution rate
system.cpu.iew.exec_refs                     46163587                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13749940                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6486403                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38555543                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                900                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2895                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13944231                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           204867186                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32413647                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1924485                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             179946773                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  16381                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2349200                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 878655                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2376557                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1886                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       434767                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         562082                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 235677722                       # num instructions consuming a value
system.cpu.iew.wb_count                     178414725                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572534                       # average fanout of values written-back
system.cpu.iew.wb_producers                 134933459                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.475342                       # insts written-back per cycle
system.cpu.iew.wb_sent                      179131480                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                292689826                       # number of integer regfile reads
system.cpu.int_regfile_writes               145614726                       # number of integer regfile writes
system.cpu.ipc                               1.387409                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.387409                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2162235      1.19%      1.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             128012215     70.39%     71.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   49      0.00%     71.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 47019      0.03%     71.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1680597      0.92%     72.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1427      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9453      0.01%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                87425      0.05%     72.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     72.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23879      0.01%     72.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3359569      1.85%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5549      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           40551      0.02%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          16857      0.01%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32534457     17.89%     92.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12659894      6.96%     99.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           97182      0.05%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1132895      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              181871259                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7292369                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14170516                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6835226                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7236778                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2498777                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013739                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  814499     32.60%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    155      0.01%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     32.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    209      0.01%     32.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412831     16.52%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   73      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1260349     50.44%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9177      0.37%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               514      0.02%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              968      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              174915432                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          424105296                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    171579499                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         247371258                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  204865904                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 181871259                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1282                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        49738980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             90856                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             79                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    106233835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      71943662                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.527968                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.169869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16992228     23.62%     23.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10631437     14.78%     38.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11625980     16.16%     54.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11350181     15.78%     70.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6614603      9.19%     79.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5739425      7.98%     87.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5797833      8.06%     95.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1541016      2.14%     97.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1650959      2.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        71943662                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.523299                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2934476                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1033443                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38555543                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13944231                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                75017010                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         72076786                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        94767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       190556                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            885                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                24161304                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19097703                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            877533                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12388139                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12331654                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.544040                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2293458                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22111                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10570                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11541                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1778                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        49732814                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            876422                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     65394648                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.372184                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.383220                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        14920650     22.82%     22.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15414793     23.57%     46.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12841502     19.64%     66.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7644545     11.69%     77.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1839528      2.81%     80.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4744990      7.26%     87.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1468627      2.25%     90.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          958230      1.47%     91.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         5561783      8.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     65394648                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       5561783                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     35000508                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35000508                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35000508                       # number of overall hits
system.cpu.dcache.overall_hits::total        35000508                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       162582                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         162582                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       162582                       # number of overall misses
system.cpu.dcache.overall_misses::total        162582                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6663398994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6663398994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6663398994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6663398994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35163090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35163090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35163090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35163090                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004624                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004624                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40984.850685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40984.850685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40984.850685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40984.850685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28798                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          140                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               816                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              25                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.291667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        74174                       # number of writebacks
system.cpu.dcache.writebacks::total             74174                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        69330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        69330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        69330                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        69330                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        93252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        93252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93252                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93252                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4100043994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4100043994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4100043994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4100043994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002652                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002652                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002652                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002652                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43967.357204                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43967.357204                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43967.357204                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43967.357204                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92740                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21703830                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21703830                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       121586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        121586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3737927000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3737927000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21825416                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21825416                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30743.070748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30743.070748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        69320                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        69320                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1216023500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1216023500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002395                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23266.052501                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23266.052501                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13296678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13296678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2925471994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2925471994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71359.937409                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71359.937409                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2884020494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2884020494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70365.990680                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70365.990680                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.528809                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35093760                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93252                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            376.332518                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.528809                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          343                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70419432                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70419432                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10613703                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              30131835                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  22441314                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7878155                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 878655                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11163182                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2092                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              219349385                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 10798                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32412091                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13749953                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5123                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16750                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10603692                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      140694115                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24161304                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14635682                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      60451793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1761388                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1014                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6371                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10338781                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 64884                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           71943662                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.217964                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.497091                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 33784615     46.96%     46.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1318407      1.83%     48.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  4424077      6.15%     54.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2863434      3.98%     58.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1555943      2.16%     61.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2849449      3.96%     65.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3968032      5.52%     70.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   961611      1.34%     71.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 20218094     28.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             71943662                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.335216                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.952003                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10335536                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10335536                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10335536                       # number of overall hits
system.cpu.icache.overall_hits::total        10335536                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3244                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3244                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3244                       # number of overall misses
system.cpu.icache.overall_misses::total          3244                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    197221500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    197221500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    197221500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    197221500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10338780                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10338780                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10338780                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10338780                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000314                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000314                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000314                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000314                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60795.776819                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60795.776819                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60795.776819                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60795.776819                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          333                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2027                       # number of writebacks
system.cpu.icache.writebacks::total              2027                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          707                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          707                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          707                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          707                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2537                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2537                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2537                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2537                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158262500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158262500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000245                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000245                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000245                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000245                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62381.750099                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62381.750099                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62381.750099                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62381.750099                       # average overall mshr miss latency
system.cpu.icache.replacements                   2027                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10335536                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10335536                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3244                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3244                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    197221500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    197221500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10338780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10338780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000314                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000314                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60795.776819                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60795.776819                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158262500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158262500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62381.750099                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62381.750099                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.748681                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10338073                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4074.920378                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.748681                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20680097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20680097                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10339827                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1367                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10582919                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 9003556                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses               109302                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1886                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 606566                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   11                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    650                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  36038392500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 878655                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 13977334                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9403217                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13215                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  26420711                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              21250530                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              214031400                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10732                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7540686                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9923128                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3922375                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             412                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           280397947                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   590556269                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                353590599                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7624241                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 68647690                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     758                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 719                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  40564268                       # count of insts added to the skid buffer
system.cpu.rob.reads                        264681277                       # The number of ROB reads
system.cpu.rob.writes                       416275151                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  454                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                45312                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45766                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 454                       # number of overall hits
system.l2.overall_hits::.cpu.data               45312                       # number of overall hits
system.l2.overall_hits::total                   45766                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2081                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47940                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50021                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2081                       # number of overall misses
system.l2.overall_misses::.cpu.data             47940                       # number of overall misses
system.l2.overall_misses::total                 50021                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149472500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3475175000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3624647500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149472500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3475175000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3624647500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            93252                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                95787                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           93252                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               95787                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.820907                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.514091                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.522211                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.820907                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.514091                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.522211                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71827.246516                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72490.091781                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72462.515743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71827.246516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72490.091781                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72462.515743                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31287                       # number of writebacks
system.l2.writebacks::total                     31287                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50021                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50021                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128208750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2985308000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3113516750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128208750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2985308000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3113516750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.820907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.514091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.522211                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.820907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.514091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.522211                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61609.202307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62271.756362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62244.192439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61609.202307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62271.756362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62244.192439                       # average overall mshr miss latency
system.l2.replacements                          42276                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        74174                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            74174                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        74174                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        74174                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2022                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2022                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2022                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2022                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2168                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38819                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2797172500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2797172500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40987                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40987                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.947105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.947105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72056.789201                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72056.789201                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2400331250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2400331250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.947105                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.947105                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61833.927973                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61833.927973                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149472500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149472500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.820907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71827.246516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71827.246516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2081                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2081                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128208750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128208750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.820907                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.820907                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61609.202307                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61609.202307                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         43144                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43144                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678002500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678002500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        52265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         52265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.174514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.174514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74334.228703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74334.228703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9121                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9121                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584976750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584976750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.174514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.174514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64135.155136                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64135.155136                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8109.070099                       # Cycle average of tags in use
system.l2.tags.total_refs                      190530                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50468                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.775264                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      70.029218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       113.772143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7925.268738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989877                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          988                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7090                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1574716                       # Number of tag accesses
system.l2.tags.data_accesses                  1574716                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003261481250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1922                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1922                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              138513                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29390                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50021                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31287                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50021                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31287                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50021                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31287                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.017690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.145273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.590773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1910     99.38%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           11      0.57%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1922                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.264308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.250644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.687409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1672     86.99%     86.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.05%     87.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              240     12.49%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1922                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3201344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2002368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     88.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   36036372500                       # Total gap between requests
system.mem_ctrls.avgGap                     443208.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3695614.336849236395                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 85130545.154032602906                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 55514129.826961621642                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2081                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47940                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31287                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59532250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1403314750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 817464553250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28607.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29272.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26127930.23                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       133184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3201344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       133184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       133184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2002368                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2002368                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2081                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47940                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50021                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31287                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31287                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3695614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     85135873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         88831487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3695614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3695614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     55562079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        55562079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     55562079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3695614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     85135873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       144393566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50018                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31260                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1631                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               525009500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250090000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1462847000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10496.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29246.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40017                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28227                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.30                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        13033                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   399.119773                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   206.778037                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   405.442497                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5728     43.95%     43.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1598     12.26%     56.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          739      5.67%     61.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          484      3.71%     65.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          353      2.71%     68.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          416      3.19%     71.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          297      2.28%     73.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          294      2.26%     76.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3124     23.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        13033                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3201152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               88.826159                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               55.514130                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50486940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26834445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187267920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83593080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2844553920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3860250900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  10588005120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   17640992325                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   489.505527                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  27464487500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1203280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7370625000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42575820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22625790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169860600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79584120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2844553920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3167144010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11171674080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   17498018340                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   485.538259                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  28993673000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1203280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5841439500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31287                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10105                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38819                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38819                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11202                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5203712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5203712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5203712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50021                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50021    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50021                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54140250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62526250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             54802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       105461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2027                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40987                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40987                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2537                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        52265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7099                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       279244                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                286343                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       291968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10715264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11007232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42278                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2002496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           138065                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006591                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080918                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 137155     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    910      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             138065                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36038392500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          171479000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3807496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         139878499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
