EN idea NULL /home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/idea.vhd sub00/vhpl00 1595165728
AR addop behavioral /home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/addop.vhd sub00/vhpl05 1595165721
EN mulop NULL /home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/mulop.vhd sub00/vhpl02 1595165718
EN trafo NULL /home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/trafo.vhd sub00/vhpl10 1595165726
AR round behavioral /home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/round.vhd sub00/vhpl09 1595165725
EN addop NULL /home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/addop.vhd sub00/vhpl04 1595165720
AR trafo behavioral /home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/trafo.vhd sub00/vhpl11 1595165727
EN round NULL /home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/round.vhd sub00/vhpl08 1595165724
EN xorop NULL /home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/xorop.vhd sub00/vhpl06 1595165722
AR mulop behavioral /home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/mulop.vhd sub00/vhpl03 1595165719
AR idea structural /home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/idea.vhd sub00/vhpl01 1595165729
AR xorop behavioral /home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/xorop.vhd sub00/vhpl07 1595165723
