

================================================================
== Vitis HLS Report for 'Loop_loop0_proc_Pipeline_loop0_loop1_loop2'
================================================================
* Date:           Fri Oct  4 14:45:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   103974|   103974|  0.346 ms|  0.346 ms|  103974|  103974|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop0_loop1_loop2  |   103972|   103972|         6|          1|          1|  103968|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      191|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      155|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      155|      335|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_4ns_8ns_11_1_1_U1  |mul_4ns_8ns_11_1_1  |        0|   0|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------------+---------------------------------------+---------------------+
    |                 Instance                 |                 Module                |      Expression     |
    +------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2  |ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1  |  (i0 + i1) * i2 + i3|
    +------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_118_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln25_fu_130_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln26_1_fu_150_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln26_fu_209_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln27_fu_245_p2       |         +|   0|  0|  14|           7|           1|
    |and_ln25_fu_203_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_112_p2      |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln26_fu_136_p2      |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln27_fu_197_p2      |      icmp|   0|  0|  14|           7|           5|
    |or_ln26_fu_215_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln25_1_fu_142_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln25_fu_185_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln26_1_fu_228_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln26_2_fu_156_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln26_fu_220_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_fu_192_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 191|          96|          59|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten12_fu_66   |   9|          2|   17|         34|
    |indvar_flatten_fu_58     |   9|          2|   14|         28|
    |v5_fu_62                 |   9|          2|    4|          8|
    |v6_fu_54                 |   9|          2|    7|         14|
    |v7_fu_50                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   52|        104|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |icmp_ln26_reg_320                 |   1|   0|    1|          0|
    |indvar_flatten12_fu_66            |  17|   0|   17|          0|
    |indvar_flatten_fu_58              |  14|   0|   14|          0|
    |mul_ln30_reg_342                  |  11|   0|   11|          0|
    |select_ln25_1_reg_327             |   4|   0|    4|          0|
    |select_ln26_1_reg_337             |   7|   0|    7|          0|
    |select_ln26_reg_332               |   7|   0|    7|          0|
    |v5_fu_62                          |   4|   0|    4|          0|
    |v6_fu_54                          |   7|   0|    7|          0|
    |v7_fu_50                          |   7|   0|    7|          0|
    |select_ln26_reg_332               |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 155|  32|   98|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop0_loop1_loop2|  return value|
|v4_address0  |  out|   17|   ap_memory|                                          v4|         array|
|v4_ce0       |  out|    1|   ap_memory|                                          v4|         array|
|v4_we0       |  out|    1|   ap_memory|                                          v4|         array|
|v4_d0        |  out|   32|   ap_memory|                                          v4|         array|
+-------------+-----+-----+------------+--------------------------------------------+--------------+

