<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_191/sim/system_design_altera_merlin_master_translator_191_g7h47bq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_191" />
 <file
   path="altera_merlin_slave_translator_191/sim/system_design_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_cqreazq.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_master_agent_191/sim/system_design_altera_merlin_master_agent_191_mpbm6tq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/system_design_altera_merlin_slave_agent_191_ncfkfri.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_avalon_sc_fifo_1930/sim/system_design_altera_avalon_sc_fifo_1930_pqv24kq.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1930" />
 <file
   path="altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_qttnjoi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1920" />
 <file
   path="altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_sr4hbxi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1920" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/system_design_altera_merlin_demultiplexer_1921_ekfzhji.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/system_design_altera_merlin_multiplexer_1921_cworfkq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/system_design_altera_merlin_demultiplexer_1921_xu5xrea.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/system_design_altera_merlin_multiplexer_1921_bp6ue5y.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="hs_clk_xer_1931/sim/system_design_hs_clk_xer_1931_cgvepdq.v"
   type="VERILOG"
   library="hs_clk_xer_1931" />
 <file
   path="hs_clk_xer_1931/sim/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="hs_clk_xer_1931" />
 <file
   path="hs_clk_xer_1931/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="hs_clk_xer_1931" />
 <file
   path="hs_clk_xer_1931/sim/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="hs_clk_xer_1931" />
 <file
   path="hs_clk_xer_1931/sim/altera_avalon_st_handshake_clock_crosser.sdc"
   type="SDC_ENTITY"
   library="hs_clk_xer_1931" />
 <file
   path="altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_n6mddmq.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_qky3gdi.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1921" />
 <file
   path="sim/system_design.v"
   type="VERILOG"
   library="system_design"
   hasInlineConfiguration="true" />
 <topLevel name="system_design.system_design" />
 <deviceFamily name="cyclone10gx" />
 <device name="10CX220YF780E5G" />
 <modelMap controllerPath="system_design.mem_1" modelPath="system_design.mem_1" />
 <modelMap controllerPath="system_design.mem_2" modelPath="system_design.mem_2" />
 <modelMap
   controllerPath="system_design.mem_rcv_1"
   modelPath="system_design.mem_rcv_1" />
 <modelMap
   controllerPath="system_design.mem_rcv_2"
   modelPath="system_design.mem_rcv_2" />
</simPackage>
