// Seed: 655386436
module module_0 (
    input tri id_0
);
  assign module_2.id_20 = 0;
  wire id_2;
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  wire id_3,
    input  wor  id_4
);
  parameter id_6 = 1;
  logic id_7 = -1 & id_7;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wand id_4,
    output wor id_5,
    input supply1 id_6,
    input wand id_7,
    input tri0 id_8,
    input uwire id_9,
    output wire id_10,
    input supply0 id_11,
    input wand id_12,
    output tri1 id_13,
    input tri id_14,
    input wand id_15,
    input wire id_16,
    output wire id_17,
    input supply0 id_18,
    output wand id_19,
    input wand id_20,
    input tri1 id_21
);
  module_0 modCall_1 (id_2);
endmodule
