0  lw   r2,r0,11  (r2 = 7)
1  addi r1,r0,5   (r1 = 5)
2  jalr r1,r2     (r1 = 3 , PC = 7) 
3  add  r1,r0,r0  (nothing because of PC change)
4  addi r1,r1,10  (nothing because of PC change)
5  slt  r3,r2,r1  (nothing because of PC change)
6  sw   r7,r0,14  (nothing because of PC change)
7  beq  r1,r2,1   (not equal, so nothing happens)   
8  slti r4,r2,7   (r4 = 0)
9  addi r1,r1,-1  (r1 = 2)
10 halt
11 .fill 7
12 .fill 2