-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- ***************************************************************************
-- This file contains a Vhdl test bench template that is freely editable to   
-- suit user's needs .Comments are provided in each section to help the user  
-- fill out necessary details.                                                
-- ***************************************************************************
-- Generated on "01/24/2017 21:44:12"
                                                            
-- Vhdl Test Bench template for design  :  g07_lab1
-- 
-- Simulation tool : ModelSim-Altera (VHDL)
-- 

LIBRARY ieee;                                               
USE ieee.std_logic_1164.all;                                
USE ieee.numeric.std.all;

ENTITY g07_adder IS
END g07_adder;
ARCHITECTURE g07_adder_arch OF g07_adder_vhd_tst IS
-- constants                                                 
-- signals                                                   
SIGNAL A : STD_LOGIC_VECTOR(5 DOWNTO 0);
SIGNAL S : STD_LOGIC_VECTOR(6 DOWNTO 0);
SIGNAL B : STD_LOGIC_VECTOR(5 DOWNTO 0);
SIGNAL SUB : STD_LOGIC;
COMPONENT g07_adder
	PORT (
	A : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
	S : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
	B : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
	SUB : IN STD_LOGIC;
	);
END COMPONENT;
BEGIN
	i1 : g07_adder
	PORT MAP (
-- list connections between master ports and signals
	A => A,
	S => S,
	B => B,
	SUB => SUB
	);
always : PROCESS                                              
-- optional sensitivity list                                  
-- (        )                                                 
-- variable declarations                                      
BEGIN                                                         
        -- code executes for every event on sensitivity list  
	SUB <= std_logic(0);
	for i in 0 to 63 loop
		A <= std_logic_vector(to_unsigned(i,6));
		for j in 0 to 63 loop
			B <= std_logic_vector(to_unsigned(j,6));
			WAIT FOR 10 ns;
		END LOOP;
	END LOOP;
WAIT;                                                        
END PROCESS always;                                          
END g07_adder_arch;
