
yorker-dev.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052ec  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  0800549c  0800549c  0001549c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800551c  0800551c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800551c  0800551c  0001551c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005524  08005524  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005524  08005524  00015524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005528  08005528  00015528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800552c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f4  20000074  080055a0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000368  080055a0  00020368  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000112e8  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002bb9  00000000  00000000  0003138c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fb8  00000000  00000000  00033f48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e10  00000000  00000000  00034f00  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000264db  00000000  00000000  00035d10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fcef  00000000  00000000  0005c1eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e3ee0  00000000  00000000  0006beda  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014fdba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041e4  00000000  00000000  0014fe38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005484 	.word	0x08005484

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08005484 	.word	0x08005484

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <screen_actions>:

unsigned char end_char[4] = {0xff,0xff,0xff,'\0'};
char disp_cmd[50];
int disp_cmd_len = 0;

void screen_actions(){
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0

	switch (current_screen_state){
 8000594:	4b67      	ldr	r3, [pc, #412]	; (8000734 <screen_actions+0x1a4>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	2b03      	cmp	r3, #3
 800059a:	f200 80c8 	bhi.w	800072e <screen_actions+0x19e>
 800059e:	a201      	add	r2, pc, #4	; (adr r2, 80005a4 <screen_actions+0x14>)
 80005a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005a4:	080005b5 	.word	0x080005b5
 80005a8:	080005d9 	.word	0x080005d9
 80005ac:	0800064d 	.word	0x0800064d
 80005b0:	080006b9 	.word	0x080006b9

	case GOTO_HOME_SCREEN:
		disp_cmd_len = sprintf(disp_cmd,"page 0%s",end_char);
 80005b4:	4a60      	ldr	r2, [pc, #384]	; (8000738 <screen_actions+0x1a8>)
 80005b6:	4961      	ldr	r1, [pc, #388]	; (800073c <screen_actions+0x1ac>)
 80005b8:	4861      	ldr	r0, [pc, #388]	; (8000740 <screen_actions+0x1b0>)
 80005ba:	f004 fb5d 	bl	8004c78 <siprintf>
 80005be:	4602      	mov	r2, r0
 80005c0:	4b60      	ldr	r3, [pc, #384]	; (8000744 <screen_actions+0x1b4>)
 80005c2:	601a      	str	r2, [r3, #0]
		lcd_send_cmd(disp_cmd,disp_cmd_len);
 80005c4:	4b5f      	ldr	r3, [pc, #380]	; (8000744 <screen_actions+0x1b4>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4619      	mov	r1, r3
 80005ca:	485d      	ldr	r0, [pc, #372]	; (8000740 <screen_actions+0x1b0>)
 80005cc:	f000 fefc 	bl	80013c8 <lcd_send_cmd>
		current_screen_state = UPDATE_HOME_SCREEN;
 80005d0:	4b58      	ldr	r3, [pc, #352]	; (8000734 <screen_actions+0x1a4>)
 80005d2:	2201      	movs	r2, #1
 80005d4:	601a      	str	r2, [r3, #0]
		break;
 80005d6:	e0aa      	b.n	800072e <screen_actions+0x19e>


	case UPDATE_HOME_SCREEN:
		if(key_pressed == NONE_KEY_PRESSED)
 80005d8:	4b5b      	ldr	r3, [pc, #364]	; (8000748 <screen_actions+0x1b8>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d102      	bne.n	80005e6 <screen_actions+0x56>
		{
			homescreen_update();
 80005e0:	f000 f966 	bl	80008b0 <homescreen_update>
			disp_cmd_len = sprintf(disp_cmd,"page 2%s",end_char);
			lcd_send_cmd(disp_cmd,disp_cmd_len);
			key_pressed = NONE_KEY_PRESSED;
			current_screen_state = ALARMS_SCREEN;
		}
		break;
 80005e4:	e09e      	b.n	8000724 <screen_actions+0x194>
		else if(key_pressed == RIGHT_KEY_PRESSED)
 80005e6:	4b58      	ldr	r3, [pc, #352]	; (8000748 <screen_actions+0x1b8>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	2b02      	cmp	r3, #2
 80005ec:	d114      	bne.n	8000618 <screen_actions+0x88>
			disp_cmd_len = sprintf(disp_cmd,"page 1%s",end_char);
 80005ee:	4a52      	ldr	r2, [pc, #328]	; (8000738 <screen_actions+0x1a8>)
 80005f0:	4956      	ldr	r1, [pc, #344]	; (800074c <screen_actions+0x1bc>)
 80005f2:	4853      	ldr	r0, [pc, #332]	; (8000740 <screen_actions+0x1b0>)
 80005f4:	f004 fb40 	bl	8004c78 <siprintf>
 80005f8:	4602      	mov	r2, r0
 80005fa:	4b52      	ldr	r3, [pc, #328]	; (8000744 <screen_actions+0x1b4>)
 80005fc:	601a      	str	r2, [r3, #0]
			lcd_send_cmd(disp_cmd,disp_cmd_len);
 80005fe:	4b51      	ldr	r3, [pc, #324]	; (8000744 <screen_actions+0x1b4>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4619      	mov	r1, r3
 8000604:	484e      	ldr	r0, [pc, #312]	; (8000740 <screen_actions+0x1b0>)
 8000606:	f000 fedf 	bl	80013c8 <lcd_send_cmd>
			key_pressed = NONE_KEY_PRESSED;
 800060a:	4b4f      	ldr	r3, [pc, #316]	; (8000748 <screen_actions+0x1b8>)
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
			current_screen_state = SETTINGS_SCREEN;
 8000610:	4b48      	ldr	r3, [pc, #288]	; (8000734 <screen_actions+0x1a4>)
 8000612:	2202      	movs	r2, #2
 8000614:	601a      	str	r2, [r3, #0]
		break;
 8000616:	e085      	b.n	8000724 <screen_actions+0x194>
		else if(key_pressed == LEFT_KEY_PRESSED)
 8000618:	4b4b      	ldr	r3, [pc, #300]	; (8000748 <screen_actions+0x1b8>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2b01      	cmp	r3, #1
 800061e:	f040 8081 	bne.w	8000724 <screen_actions+0x194>
			disp_cmd_len = sprintf(disp_cmd,"page 2%s",end_char);
 8000622:	4a45      	ldr	r2, [pc, #276]	; (8000738 <screen_actions+0x1a8>)
 8000624:	494a      	ldr	r1, [pc, #296]	; (8000750 <screen_actions+0x1c0>)
 8000626:	4846      	ldr	r0, [pc, #280]	; (8000740 <screen_actions+0x1b0>)
 8000628:	f004 fb26 	bl	8004c78 <siprintf>
 800062c:	4602      	mov	r2, r0
 800062e:	4b45      	ldr	r3, [pc, #276]	; (8000744 <screen_actions+0x1b4>)
 8000630:	601a      	str	r2, [r3, #0]
			lcd_send_cmd(disp_cmd,disp_cmd_len);
 8000632:	4b44      	ldr	r3, [pc, #272]	; (8000744 <screen_actions+0x1b4>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4619      	mov	r1, r3
 8000638:	4841      	ldr	r0, [pc, #260]	; (8000740 <screen_actions+0x1b0>)
 800063a:	f000 fec5 	bl	80013c8 <lcd_send_cmd>
			key_pressed = NONE_KEY_PRESSED;
 800063e:	4b42      	ldr	r3, [pc, #264]	; (8000748 <screen_actions+0x1b8>)
 8000640:	2200      	movs	r2, #0
 8000642:	601a      	str	r2, [r3, #0]
			current_screen_state = ALARMS_SCREEN;
 8000644:	4b3b      	ldr	r3, [pc, #236]	; (8000734 <screen_actions+0x1a4>)
 8000646:	2203      	movs	r2, #3
 8000648:	601a      	str	r2, [r3, #0]
		break;
 800064a:	e06b      	b.n	8000724 <screen_actions+0x194>

	case SETTINGS_SCREEN:
		if(key_pressed == NONE_KEY_PRESSED)
 800064c:	4b3e      	ldr	r3, [pc, #248]	; (8000748 <screen_actions+0x1b8>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d069      	beq.n	8000728 <screen_actions+0x198>
		{

		}
		else if(key_pressed == RIGHT_KEY_PRESSED)
 8000654:	4b3c      	ldr	r3, [pc, #240]	; (8000748 <screen_actions+0x1b8>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2b02      	cmp	r3, #2
 800065a:	d114      	bne.n	8000686 <screen_actions+0xf6>
		{
			disp_cmd_len = sprintf(disp_cmd,"page 2%s",end_char);
 800065c:	4a36      	ldr	r2, [pc, #216]	; (8000738 <screen_actions+0x1a8>)
 800065e:	493c      	ldr	r1, [pc, #240]	; (8000750 <screen_actions+0x1c0>)
 8000660:	4837      	ldr	r0, [pc, #220]	; (8000740 <screen_actions+0x1b0>)
 8000662:	f004 fb09 	bl	8004c78 <siprintf>
 8000666:	4602      	mov	r2, r0
 8000668:	4b36      	ldr	r3, [pc, #216]	; (8000744 <screen_actions+0x1b4>)
 800066a:	601a      	str	r2, [r3, #0]
			lcd_send_cmd(disp_cmd,disp_cmd_len);
 800066c:	4b35      	ldr	r3, [pc, #212]	; (8000744 <screen_actions+0x1b4>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4619      	mov	r1, r3
 8000672:	4833      	ldr	r0, [pc, #204]	; (8000740 <screen_actions+0x1b0>)
 8000674:	f000 fea8 	bl	80013c8 <lcd_send_cmd>
			key_pressed = NONE_KEY_PRESSED;
 8000678:	4b33      	ldr	r3, [pc, #204]	; (8000748 <screen_actions+0x1b8>)
 800067a:	2200      	movs	r2, #0
 800067c:	601a      	str	r2, [r3, #0]
			current_screen_state = ALARMS_SCREEN;
 800067e:	4b2d      	ldr	r3, [pc, #180]	; (8000734 <screen_actions+0x1a4>)
 8000680:	2203      	movs	r2, #3
 8000682:	601a      	str	r2, [r3, #0]
			disp_cmd_len = sprintf(disp_cmd,"page 0%s",end_char);
			lcd_send_cmd(disp_cmd,disp_cmd_len);
			key_pressed = NONE_KEY_PRESSED;
			current_screen_state = UPDATE_HOME_SCREEN;
		}
		break;
 8000684:	e050      	b.n	8000728 <screen_actions+0x198>
		else if(key_pressed == LEFT_KEY_PRESSED)
 8000686:	4b30      	ldr	r3, [pc, #192]	; (8000748 <screen_actions+0x1b8>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	2b01      	cmp	r3, #1
 800068c:	d14c      	bne.n	8000728 <screen_actions+0x198>
			disp_cmd_len = sprintf(disp_cmd,"page 0%s",end_char);
 800068e:	4a2a      	ldr	r2, [pc, #168]	; (8000738 <screen_actions+0x1a8>)
 8000690:	492a      	ldr	r1, [pc, #168]	; (800073c <screen_actions+0x1ac>)
 8000692:	482b      	ldr	r0, [pc, #172]	; (8000740 <screen_actions+0x1b0>)
 8000694:	f004 faf0 	bl	8004c78 <siprintf>
 8000698:	4602      	mov	r2, r0
 800069a:	4b2a      	ldr	r3, [pc, #168]	; (8000744 <screen_actions+0x1b4>)
 800069c:	601a      	str	r2, [r3, #0]
			lcd_send_cmd(disp_cmd,disp_cmd_len);
 800069e:	4b29      	ldr	r3, [pc, #164]	; (8000744 <screen_actions+0x1b4>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4619      	mov	r1, r3
 80006a4:	4826      	ldr	r0, [pc, #152]	; (8000740 <screen_actions+0x1b0>)
 80006a6:	f000 fe8f 	bl	80013c8 <lcd_send_cmd>
			key_pressed = NONE_KEY_PRESSED;
 80006aa:	4b27      	ldr	r3, [pc, #156]	; (8000748 <screen_actions+0x1b8>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
			current_screen_state = UPDATE_HOME_SCREEN;
 80006b0:	4b20      	ldr	r3, [pc, #128]	; (8000734 <screen_actions+0x1a4>)
 80006b2:	2201      	movs	r2, #1
 80006b4:	601a      	str	r2, [r3, #0]
		break;
 80006b6:	e037      	b.n	8000728 <screen_actions+0x198>

	case ALARMS_SCREEN:
		if(key_pressed == NONE_KEY_PRESSED)
 80006b8:	4b23      	ldr	r3, [pc, #140]	; (8000748 <screen_actions+0x1b8>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d035      	beq.n	800072c <screen_actions+0x19c>
		{

		}
		else if(key_pressed == RIGHT_KEY_PRESSED)
 80006c0:	4b21      	ldr	r3, [pc, #132]	; (8000748 <screen_actions+0x1b8>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	2b02      	cmp	r3, #2
 80006c6:	d114      	bne.n	80006f2 <screen_actions+0x162>
		{
			disp_cmd_len = sprintf(disp_cmd,"page 0%s",end_char);
 80006c8:	4a1b      	ldr	r2, [pc, #108]	; (8000738 <screen_actions+0x1a8>)
 80006ca:	491c      	ldr	r1, [pc, #112]	; (800073c <screen_actions+0x1ac>)
 80006cc:	481c      	ldr	r0, [pc, #112]	; (8000740 <screen_actions+0x1b0>)
 80006ce:	f004 fad3 	bl	8004c78 <siprintf>
 80006d2:	4602      	mov	r2, r0
 80006d4:	4b1b      	ldr	r3, [pc, #108]	; (8000744 <screen_actions+0x1b4>)
 80006d6:	601a      	str	r2, [r3, #0]
			lcd_send_cmd(disp_cmd,disp_cmd_len);
 80006d8:	4b1a      	ldr	r3, [pc, #104]	; (8000744 <screen_actions+0x1b4>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4619      	mov	r1, r3
 80006de:	4818      	ldr	r0, [pc, #96]	; (8000740 <screen_actions+0x1b0>)
 80006e0:	f000 fe72 	bl	80013c8 <lcd_send_cmd>
			key_pressed = NONE_KEY_PRESSED;
 80006e4:	4b18      	ldr	r3, [pc, #96]	; (8000748 <screen_actions+0x1b8>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	601a      	str	r2, [r3, #0]
			current_screen_state = UPDATE_HOME_SCREEN;
 80006ea:	4b12      	ldr	r3, [pc, #72]	; (8000734 <screen_actions+0x1a4>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	601a      	str	r2, [r3, #0]
			disp_cmd_len = sprintf(disp_cmd,"page 1%s",end_char);
			lcd_send_cmd(disp_cmd,disp_cmd_len);
			key_pressed = NONE_KEY_PRESSED;
			current_screen_state = SETTINGS_SCREEN;
		}
		break;
 80006f0:	e01c      	b.n	800072c <screen_actions+0x19c>
		else if(key_pressed == LEFT_KEY_PRESSED)
 80006f2:	4b15      	ldr	r3, [pc, #84]	; (8000748 <screen_actions+0x1b8>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	2b01      	cmp	r3, #1
 80006f8:	d118      	bne.n	800072c <screen_actions+0x19c>
			disp_cmd_len = sprintf(disp_cmd,"page 1%s",end_char);
 80006fa:	4a0f      	ldr	r2, [pc, #60]	; (8000738 <screen_actions+0x1a8>)
 80006fc:	4913      	ldr	r1, [pc, #76]	; (800074c <screen_actions+0x1bc>)
 80006fe:	4810      	ldr	r0, [pc, #64]	; (8000740 <screen_actions+0x1b0>)
 8000700:	f004 faba 	bl	8004c78 <siprintf>
 8000704:	4602      	mov	r2, r0
 8000706:	4b0f      	ldr	r3, [pc, #60]	; (8000744 <screen_actions+0x1b4>)
 8000708:	601a      	str	r2, [r3, #0]
			lcd_send_cmd(disp_cmd,disp_cmd_len);
 800070a:	4b0e      	ldr	r3, [pc, #56]	; (8000744 <screen_actions+0x1b4>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4619      	mov	r1, r3
 8000710:	480b      	ldr	r0, [pc, #44]	; (8000740 <screen_actions+0x1b0>)
 8000712:	f000 fe59 	bl	80013c8 <lcd_send_cmd>
			key_pressed = NONE_KEY_PRESSED;
 8000716:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <screen_actions+0x1b8>)
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
			current_screen_state = SETTINGS_SCREEN;
 800071c:	4b05      	ldr	r3, [pc, #20]	; (8000734 <screen_actions+0x1a4>)
 800071e:	2202      	movs	r2, #2
 8000720:	601a      	str	r2, [r3, #0]
		break;
 8000722:	e003      	b.n	800072c <screen_actions+0x19c>
		break;
 8000724:	bf00      	nop
 8000726:	e002      	b.n	800072e <screen_actions+0x19e>
		break;
 8000728:	bf00      	nop
 800072a:	e000      	b.n	800072e <screen_actions+0x19e>
		break;
 800072c:	bf00      	nop

	}

}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	20000090 	.word	0x20000090
 8000738:	20000000 	.word	0x20000000
 800073c:	0800549c 	.word	0x0800549c
 8000740:	200000b0 	.word	0x200000b0
 8000744:	20000094 	.word	0x20000094
 8000748:	20000098 	.word	0x20000098
 800074c:	080054a8 	.word	0x080054a8
 8000750:	080054b4 	.word	0x080054b4

08000754 <__update_makeup_water_added>:
#include "stdio.h"

char homescreen_cmd[1024] = {0};

void __update_makeup_water_added(char *disp_mwa_cmd, int *disp_mwa_cmd_len)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b088      	sub	sp, #32
 8000758:	af02      	add	r7, sp, #8
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	6039      	str	r1, [r7, #0]
	uint8_t n[6];
	int temp = makeup_water_added;
 800075e:	4b24      	ldr	r3, [pc, #144]	; (80007f0 <__update_makeup_water_added+0x9c>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < 6; i++)
 8000764:	2300      	movs	r3, #0
 8000766:	613b      	str	r3, [r7, #16]
 8000768:	e03a      	b.n	80007e0 <__update_makeup_water_added+0x8c>
	{
		n[i] = temp % 10;
 800076a:	697a      	ldr	r2, [r7, #20]
 800076c:	4b21      	ldr	r3, [pc, #132]	; (80007f4 <__update_makeup_water_added+0xa0>)
 800076e:	fb83 1302 	smull	r1, r3, r3, r2
 8000772:	1099      	asrs	r1, r3, #2
 8000774:	17d3      	asrs	r3, r2, #31
 8000776:	1ac9      	subs	r1, r1, r3
 8000778:	460b      	mov	r3, r1
 800077a:	009b      	lsls	r3, r3, #2
 800077c:	440b      	add	r3, r1
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	1ad1      	subs	r1, r2, r3
 8000782:	b2c9      	uxtb	r1, r1
 8000784:	f107 0208 	add.w	r2, r7, #8
 8000788:	693b      	ldr	r3, [r7, #16]
 800078a:	4413      	add	r3, r2
 800078c:	460a      	mov	r2, r1
 800078e:	701a      	strb	r2, [r3, #0]
		temp = temp / 10;
 8000790:	697b      	ldr	r3, [r7, #20]
 8000792:	4a18      	ldr	r2, [pc, #96]	; (80007f4 <__update_makeup_water_added+0xa0>)
 8000794:	fb82 1203 	smull	r1, r2, r2, r3
 8000798:	1092      	asrs	r2, r2, #2
 800079a:	17db      	asrs	r3, r3, #31
 800079c:	1ad3      	subs	r3, r2, r3
 800079e:	617b      	str	r3, [r7, #20]
		*disp_mwa_cmd_len += snprintf (disp_mwa_cmd+(*disp_mwa_cmd_len),1024-(*disp_mwa_cmd_len),"n%d.val=%d%s",i,n[i],end_char);
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	461a      	mov	r2, r3
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	1898      	adds	r0, r3, r2
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80007b2:	4619      	mov	r1, r3
 80007b4:	f107 0208 	add.w	r2, r7, #8
 80007b8:	693b      	ldr	r3, [r7, #16]
 80007ba:	4413      	add	r3, r2
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	461a      	mov	r2, r3
 80007c0:	4b0d      	ldr	r3, [pc, #52]	; (80007f8 <__update_makeup_water_added+0xa4>)
 80007c2:	9301      	str	r3, [sp, #4]
 80007c4:	9200      	str	r2, [sp, #0]
 80007c6:	693b      	ldr	r3, [r7, #16]
 80007c8:	4a0c      	ldr	r2, [pc, #48]	; (80007fc <__update_makeup_water_added+0xa8>)
 80007ca:	f004 fa21 	bl	8004c10 <sniprintf>
 80007ce:	4602      	mov	r2, r0
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	441a      	add	r2, r3
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 6; i++)
 80007da:	693b      	ldr	r3, [r7, #16]
 80007dc:	3301      	adds	r3, #1
 80007de:	613b      	str	r3, [r7, #16]
 80007e0:	693b      	ldr	r3, [r7, #16]
 80007e2:	2b05      	cmp	r3, #5
 80007e4:	ddc1      	ble.n	800076a <__update_makeup_water_added+0x16>
	}
}
 80007e6:	bf00      	nop
 80007e8:	3718      	adds	r7, #24
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	2000009c 	.word	0x2000009c
 80007f4:	66666667 	.word	0x66666667
 80007f8:	20000000 	.word	0x20000000
 80007fc:	080054c0 	.word	0x080054c0

08000800 <__update_blowdown_water>:

void __update_blowdown_water(char *disp_bd_cmd,int *disp_bd_cmd_len)
{
 8000800:	b590      	push	{r4, r7, lr}
 8000802:	b089      	sub	sp, #36	; 0x24
 8000804:	af02      	add	r7, sp, #8
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
	uint8_t n[6];
	int temp = blowdown_water;
 800080a:	4b25      	ldr	r3, [pc, #148]	; (80008a0 <__update_blowdown_water+0xa0>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < 6; i++)
 8000810:	2300      	movs	r3, #0
 8000812:	613b      	str	r3, [r7, #16]
 8000814:	e03d      	b.n	8000892 <__update_blowdown_water+0x92>
	{
		n[i] = temp % 10;
 8000816:	697a      	ldr	r2, [r7, #20]
 8000818:	4b22      	ldr	r3, [pc, #136]	; (80008a4 <__update_blowdown_water+0xa4>)
 800081a:	fb83 1302 	smull	r1, r3, r3, r2
 800081e:	1099      	asrs	r1, r3, #2
 8000820:	17d3      	asrs	r3, r2, #31
 8000822:	1ac9      	subs	r1, r1, r3
 8000824:	460b      	mov	r3, r1
 8000826:	009b      	lsls	r3, r3, #2
 8000828:	440b      	add	r3, r1
 800082a:	005b      	lsls	r3, r3, #1
 800082c:	1ad1      	subs	r1, r2, r3
 800082e:	b2c9      	uxtb	r1, r1
 8000830:	f107 0208 	add.w	r2, r7, #8
 8000834:	693b      	ldr	r3, [r7, #16]
 8000836:	4413      	add	r3, r2
 8000838:	460a      	mov	r2, r1
 800083a:	701a      	strb	r2, [r3, #0]
		temp = temp / 10;
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	4a19      	ldr	r2, [pc, #100]	; (80008a4 <__update_blowdown_water+0xa4>)
 8000840:	fb82 1203 	smull	r1, r2, r2, r3
 8000844:	1092      	asrs	r2, r2, #2
 8000846:	17db      	asrs	r3, r3, #31
 8000848:	1ad3      	subs	r3, r2, r3
 800084a:	617b      	str	r3, [r7, #20]
		*disp_bd_cmd_len += snprintf (disp_bd_cmd+(*disp_bd_cmd_len),1024-(*disp_bd_cmd_len),"n%d.val=%d%s",i+6,n[i],end_char);
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	461a      	mov	r2, r3
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	1898      	adds	r0, r3, r2
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800085e:	461c      	mov	r4, r3
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	1d99      	adds	r1, r3, #6
 8000864:	f107 0208 	add.w	r2, r7, #8
 8000868:	693b      	ldr	r3, [r7, #16]
 800086a:	4413      	add	r3, r2
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	461a      	mov	r2, r3
 8000870:	4b0d      	ldr	r3, [pc, #52]	; (80008a8 <__update_blowdown_water+0xa8>)
 8000872:	9301      	str	r3, [sp, #4]
 8000874:	9200      	str	r2, [sp, #0]
 8000876:	460b      	mov	r3, r1
 8000878:	4a0c      	ldr	r2, [pc, #48]	; (80008ac <__update_blowdown_water+0xac>)
 800087a:	4621      	mov	r1, r4
 800087c:	f004 f9c8 	bl	8004c10 <sniprintf>
 8000880:	4602      	mov	r2, r0
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	441a      	add	r2, r3
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 6; i++)
 800088c:	693b      	ldr	r3, [r7, #16]
 800088e:	3301      	adds	r3, #1
 8000890:	613b      	str	r3, [r7, #16]
 8000892:	693b      	ldr	r3, [r7, #16]
 8000894:	2b05      	cmp	r3, #5
 8000896:	ddbe      	ble.n	8000816 <__update_blowdown_water+0x16>
	}
}
 8000898:	bf00      	nop
 800089a:	371c      	adds	r7, #28
 800089c:	46bd      	mov	sp, r7
 800089e:	bd90      	pop	{r4, r7, pc}
 80008a0:	200000a0 	.word	0x200000a0
 80008a4:	66666667 	.word	0x66666667
 80008a8:	20000000 	.word	0x20000000
 80008ac:	080054c0 	.word	0x080054c0

080008b0 <homescreen_update>:

void homescreen_update()
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	f5ad 6d81 	sub.w	sp, sp, #1032	; 0x408
 80008b6:	af00      	add	r7, sp, #0
	char homescreen_cmd[1024] = {0};
 80008b8:	f107 0308 	add.w	r3, r7, #8
 80008bc:	4618      	mov	r0, r3
 80008be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008c2:	461a      	mov	r2, r3
 80008c4:	2100      	movs	r1, #0
 80008c6:	f004 f99b 	bl	8004c00 <memset>
	int homescreen_cmd_len = 0;
 80008ca:	1d3b      	adds	r3, r7, #4
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
	__update_makeup_water_added(homescreen_cmd,&homescreen_cmd_len);
 80008d0:	1d3a      	adds	r2, r7, #4
 80008d2:	f107 0308 	add.w	r3, r7, #8
 80008d6:	4611      	mov	r1, r2
 80008d8:	4618      	mov	r0, r3
 80008da:	f7ff ff3b 	bl	8000754 <__update_makeup_water_added>
	__update_blowdown_water(homescreen_cmd,&homescreen_cmd_len);
 80008de:	1d3a      	adds	r2, r7, #4
 80008e0:	f107 0308 	add.w	r3, r7, #8
 80008e4:	4611      	mov	r1, r2
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff ff8a 	bl	8000800 <__update_blowdown_water>
	lcd_send_cmd(homescreen_cmd,homescreen_cmd_len);
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	f107 0308 	add.w	r3, r7, #8
 80008f4:	4611      	mov	r1, r2
 80008f6:	4618      	mov	r0, r3
 80008f8:	f000 fd66 	bl	80013c8 <lcd_send_cmd>

}
 80008fc:	bf00      	nop
 80008fe:	f507 6781 	add.w	r7, r7, #1032	; 0x408
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
	...

08000908 <keys_action>:
#include "stm32f4xx_hal.h"

int key_pressed_flag;
int key_pressed = NONE_KEY_PRESSED;

void keys_action(){
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0

	if(HAL_GPIO_ReadPin(LEFT_KEY_GPIO_Port,LEFT_KEY_Pin) == 1 && key_pressed_flag == NONE_KEY_PRESSED )
 800090c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000910:	4845      	ldr	r0, [pc, #276]	; (8000a28 <keys_action+0x120>)
 8000912:	f001 fe69 	bl	80025e8 <HAL_GPIO_ReadPin>
 8000916:	4603      	mov	r3, r0
 8000918:	2b01      	cmp	r3, #1
 800091a:	d107      	bne.n	800092c <keys_action+0x24>
 800091c:	4b43      	ldr	r3, [pc, #268]	; (8000a2c <keys_action+0x124>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d103      	bne.n	800092c <keys_action+0x24>
	{
		key_pressed_flag = LEFT_KEY_PRESSED;
 8000924:	4b41      	ldr	r3, [pc, #260]	; (8000a2c <keys_action+0x124>)
 8000926:	2201      	movs	r2, #1
 8000928:	601a      	str	r2, [r3, #0]
 800092a:	e07b      	b.n	8000a24 <keys_action+0x11c>
	}
	else if(HAL_GPIO_ReadPin(LEFT_KEY_GPIO_Port,LEFT_KEY_Pin) == 0 && key_pressed_flag == LEFT_KEY_PRESSED)
 800092c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000930:	483d      	ldr	r0, [pc, #244]	; (8000a28 <keys_action+0x120>)
 8000932:	f001 fe59 	bl	80025e8 <HAL_GPIO_ReadPin>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d10a      	bne.n	8000952 <keys_action+0x4a>
 800093c:	4b3b      	ldr	r3, [pc, #236]	; (8000a2c <keys_action+0x124>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	2b01      	cmp	r3, #1
 8000942:	d106      	bne.n	8000952 <keys_action+0x4a>
	{

		key_pressed = LEFT_KEY_PRESSED;
 8000944:	4b3a      	ldr	r3, [pc, #232]	; (8000a30 <keys_action+0x128>)
 8000946:	2201      	movs	r2, #1
 8000948:	601a      	str	r2, [r3, #0]
		key_pressed_flag = NONE_KEY_PRESSED;
 800094a:	4b38      	ldr	r3, [pc, #224]	; (8000a2c <keys_action+0x124>)
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	e068      	b.n	8000a24 <keys_action+0x11c>
	}
	else if(HAL_GPIO_ReadPin(RIGHT_KEY_GPIO_Port,RIGHT_KEY_Pin) == 1 && key_pressed_flag == NONE_KEY_PRESSED )
 8000952:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000956:	4834      	ldr	r0, [pc, #208]	; (8000a28 <keys_action+0x120>)
 8000958:	f001 fe46 	bl	80025e8 <HAL_GPIO_ReadPin>
 800095c:	4603      	mov	r3, r0
 800095e:	2b01      	cmp	r3, #1
 8000960:	d107      	bne.n	8000972 <keys_action+0x6a>
 8000962:	4b32      	ldr	r3, [pc, #200]	; (8000a2c <keys_action+0x124>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d103      	bne.n	8000972 <keys_action+0x6a>
	{
		key_pressed_flag = RIGHT_KEY_PRESSED;
 800096a:	4b30      	ldr	r3, [pc, #192]	; (8000a2c <keys_action+0x124>)
 800096c:	2202      	movs	r2, #2
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	e058      	b.n	8000a24 <keys_action+0x11c>
	}
	else if(HAL_GPIO_ReadPin(RIGHT_KEY_GPIO_Port,RIGHT_KEY_Pin) == 0 && key_pressed_flag == RIGHT_KEY_PRESSED)
 8000972:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000976:	482c      	ldr	r0, [pc, #176]	; (8000a28 <keys_action+0x120>)
 8000978:	f001 fe36 	bl	80025e8 <HAL_GPIO_ReadPin>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d10a      	bne.n	8000998 <keys_action+0x90>
 8000982:	4b2a      	ldr	r3, [pc, #168]	; (8000a2c <keys_action+0x124>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	2b02      	cmp	r3, #2
 8000988:	d106      	bne.n	8000998 <keys_action+0x90>
	{
		key_pressed = RIGHT_KEY_PRESSED;
 800098a:	4b29      	ldr	r3, [pc, #164]	; (8000a30 <keys_action+0x128>)
 800098c:	2202      	movs	r2, #2
 800098e:	601a      	str	r2, [r3, #0]
		key_pressed_flag = NONE_KEY_PRESSED;
 8000990:	4b26      	ldr	r3, [pc, #152]	; (8000a2c <keys_action+0x124>)
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
 8000996:	e045      	b.n	8000a24 <keys_action+0x11c>
	}
	else if(HAL_GPIO_ReadPin(ENTER_KEY_GPIO_Port,ENTER_KEY_Pin) == 1 && key_pressed_flag == NONE_KEY_PRESSED )
 8000998:	f44f 7180 	mov.w	r1, #256	; 0x100
 800099c:	4822      	ldr	r0, [pc, #136]	; (8000a28 <keys_action+0x120>)
 800099e:	f001 fe23 	bl	80025e8 <HAL_GPIO_ReadPin>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d107      	bne.n	80009b8 <keys_action+0xb0>
 80009a8:	4b20      	ldr	r3, [pc, #128]	; (8000a2c <keys_action+0x124>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d103      	bne.n	80009b8 <keys_action+0xb0>
	{
		key_pressed_flag = ENTER_KEY_PRESSED;
 80009b0:	4b1e      	ldr	r3, [pc, #120]	; (8000a2c <keys_action+0x124>)
 80009b2:	2203      	movs	r2, #3
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	e035      	b.n	8000a24 <keys_action+0x11c>
	}
	else if(HAL_GPIO_ReadPin(ENTER_KEY_GPIO_Port,ENTER_KEY_Pin) == 0 && key_pressed_flag == ENTER_KEY_PRESSED)
 80009b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009bc:	481a      	ldr	r0, [pc, #104]	; (8000a28 <keys_action+0x120>)
 80009be:	f001 fe13 	bl	80025e8 <HAL_GPIO_ReadPin>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d10a      	bne.n	80009de <keys_action+0xd6>
 80009c8:	4b18      	ldr	r3, [pc, #96]	; (8000a2c <keys_action+0x124>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	2b03      	cmp	r3, #3
 80009ce:	d106      	bne.n	80009de <keys_action+0xd6>
	{
		key_pressed = ENTER_KEY_PRESSED;
 80009d0:	4b17      	ldr	r3, [pc, #92]	; (8000a30 <keys_action+0x128>)
 80009d2:	2203      	movs	r2, #3
 80009d4:	601a      	str	r2, [r3, #0]
		key_pressed_flag = NONE_KEY_PRESSED;
 80009d6:	4b15      	ldr	r3, [pc, #84]	; (8000a2c <keys_action+0x124>)
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	e022      	b.n	8000a24 <keys_action+0x11c>
	}
	else if(HAL_GPIO_ReadPin(ESC_KEY_GPIO_Port,ESC_KEY_Pin) == 1 && key_pressed_flag == NONE_KEY_PRESSED )
 80009de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009e2:	4814      	ldr	r0, [pc, #80]	; (8000a34 <keys_action+0x12c>)
 80009e4:	f001 fe00 	bl	80025e8 <HAL_GPIO_ReadPin>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d107      	bne.n	80009fe <keys_action+0xf6>
 80009ee:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <keys_action+0x124>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d103      	bne.n	80009fe <keys_action+0xf6>
	{
		key_pressed_flag = ESC_KEY_PRESSED;
 80009f6:	4b0d      	ldr	r3, [pc, #52]	; (8000a2c <keys_action+0x124>)
 80009f8:	2204      	movs	r2, #4
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	e012      	b.n	8000a24 <keys_action+0x11c>
	}
	else if(HAL_GPIO_ReadPin(ESC_KEY_GPIO_Port,ESC_KEY_Pin) == 0 && key_pressed_flag == ESC_KEY_PRESSED)
 80009fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a02:	480c      	ldr	r0, [pc, #48]	; (8000a34 <keys_action+0x12c>)
 8000a04:	f001 fdf0 	bl	80025e8 <HAL_GPIO_ReadPin>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d10a      	bne.n	8000a24 <keys_action+0x11c>
 8000a0e:	4b07      	ldr	r3, [pc, #28]	; (8000a2c <keys_action+0x124>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	2b04      	cmp	r3, #4
 8000a14:	d106      	bne.n	8000a24 <keys_action+0x11c>
	{
		key_pressed = ESC_KEY_PRESSED;
 8000a16:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <keys_action+0x128>)
 8000a18:	2204      	movs	r2, #4
 8000a1a:	601a      	str	r2, [r3, #0]
		key_pressed_flag = NONE_KEY_PRESSED;
 8000a1c:	4b03      	ldr	r3, [pc, #12]	; (8000a2c <keys_action+0x124>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
	}

}
 8000a22:	e7ff      	b.n	8000a24 <keys_action+0x11c>
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40020c00 	.word	0x40020c00
 8000a2c:	200000e4 	.word	0x200000e4
 8000a30:	20000098 	.word	0x20000098
 8000a34:	40020400 	.word	0x40020400

08000a38 <platform_start_yorker>:

unsigned long makeup_water_added = 0;
unsigned long blowdown_water = 0;

void platform_start_yorker()
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	 HAL_Init();
 8000a3c:	f000 fff0 	bl	8001a20 <HAL_Init>
	 platform_sysclk_cfg();
 8000a40:	f000 faa4 	bl	8000f8c <platform_sysclk_cfg>
	 platform_gpio_init();
 8000a44:	f000 fa24 	bl	8000e90 <platform_gpio_init>
	 platform_adc_init();
 8000a48:	f000 f91a 	bl	8000c80 <platform_adc_init>
	 platform_uart_init();
 8000a4c:	f000 fcb2 	bl	80013b4 <platform_uart_init>
	 platform_rtc_init();
 8000a50:	f000 fafc 	bl	800104c <platform_rtc_init>
	 platform_timer_init();
 8000a54:	f000 fbea 	bl	800122c <platform_timer_init>

	 platform_timer_start();
 8000a58:	f000 fbf2 	bl	8001240 <platform_timer_start>

	 while (1)
	   {
	     /* USER CODE END WHILE */
		 HAL_Delay(500);
 8000a5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a60:	f001 f850 	bl	8001b04 <HAL_Delay>
		 makeup_water_added++;
 8000a64:	4b05      	ldr	r3, [pc, #20]	; (8000a7c <platform_start_yorker+0x44>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	3301      	adds	r3, #1
 8000a6a:	4a04      	ldr	r2, [pc, #16]	; (8000a7c <platform_start_yorker+0x44>)
 8000a6c:	6013      	str	r3, [r2, #0]
		 blowdown_water++;
 8000a6e:	4b04      	ldr	r3, [pc, #16]	; (8000a80 <platform_start_yorker+0x48>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	3301      	adds	r3, #1
 8000a74:	4a02      	ldr	r2, [pc, #8]	; (8000a80 <platform_start_yorker+0x48>)
 8000a76:	6013      	str	r3, [r2, #0]
		 HAL_Delay(500);
 8000a78:	e7f0      	b.n	8000a5c <platform_start_yorker+0x24>
 8000a7a:	bf00      	nop
 8000a7c:	2000009c 	.word	0x2000009c
 8000a80:	200000a0 	.word	0x200000a0

08000a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
	...

08000a94 <__MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
void __MX_ADC1_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a9a:	463b      	mov	r3, r7
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000aa6:	4b21      	ldr	r3, [pc, #132]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000aa8:	4a21      	ldr	r2, [pc, #132]	; (8000b30 <__MX_ADC1_Init+0x9c>)
 8000aaa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000aac:	4b1f      	ldr	r3, [pc, #124]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ab2:	4b1e      	ldr	r3, [pc, #120]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000ab8:	4b1c      	ldr	r3, [pc, #112]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000abe:	4b1b      	ldr	r3, [pc, #108]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ac4:	4b19      	ldr	r3, [pc, #100]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000acc:	4b17      	ldr	r3, [pc, #92]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ad2:	4b16      	ldr	r3, [pc, #88]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000ad4:	4a17      	ldr	r2, [pc, #92]	; (8000b34 <__MX_ADC1_Init+0xa0>)
 8000ad6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ad8:	4b14      	ldr	r3, [pc, #80]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000ade:	4b13      	ldr	r3, [pc, #76]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ae4:	4b11      	ldr	r3, [pc, #68]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000aec:	4b0f      	ldr	r3, [pc, #60]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000af2:	480e      	ldr	r0, [pc, #56]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000af4:	f001 f828 	bl	8001b48 <HAL_ADC_Init>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <__MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000afe:	f7ff ffc1 	bl	8000a84 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000b02:	230a      	movs	r3, #10
 8000b04:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000b06:	2301      	movs	r3, #1
 8000b08:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b0e:	463b      	mov	r3, r7
 8000b10:	4619      	mov	r1, r3
 8000b12:	4806      	ldr	r0, [pc, #24]	; (8000b2c <__MX_ADC1_Init+0x98>)
 8000b14:	f001 f85c 	bl	8001bd0 <HAL_ADC_ConfigChannel>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <__MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000b1e:	f7ff ffb1 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b22:	bf00      	nop
 8000b24:	3710      	adds	r7, #16
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	20000130 	.word	0x20000130
 8000b30:	40012000 	.word	0x40012000
 8000b34:	0f000001 	.word	0x0f000001

08000b38 <__MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
void __MX_ADC2_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b3e:	463b      	mov	r3, r7
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	605a      	str	r2, [r3, #4]
 8000b46:	609a      	str	r2, [r3, #8]
 8000b48:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8000b4a:	4b21      	ldr	r3, [pc, #132]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b4c:	4a21      	ldr	r2, [pc, #132]	; (8000bd4 <__MX_ADC2_Init+0x9c>)
 8000b4e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000b50:	4b1f      	ldr	r3, [pc, #124]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000b56:	4b1e      	ldr	r3, [pc, #120]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8000b5c:	4b1c      	ldr	r3, [pc, #112]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000b62:	4b1b      	ldr	r3, [pc, #108]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000b68:	4b19      	ldr	r3, [pc, #100]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b70:	4b17      	ldr	r3, [pc, #92]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b76:	4b16      	ldr	r3, [pc, #88]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b78:	4a17      	ldr	r2, [pc, #92]	; (8000bd8 <__MX_ADC2_Init+0xa0>)
 8000b7a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b7c:	4b14      	ldr	r3, [pc, #80]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000b82:	4b13      	ldr	r3, [pc, #76]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000b88:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b90:	4b0f      	ldr	r3, [pc, #60]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000b96:	480e      	ldr	r0, [pc, #56]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000b98:	f000 ffd6 	bl	8001b48 <HAL_ADC_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <__MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8000ba2:	f7ff ff6f 	bl	8000a84 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000ba6:	230b      	movs	r3, #11
 8000ba8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000baa:	2301      	movs	r3, #1
 8000bac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000bb2:	463b      	mov	r3, r7
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4806      	ldr	r0, [pc, #24]	; (8000bd0 <__MX_ADC2_Init+0x98>)
 8000bb8:	f001 f80a 	bl	8001bd0 <HAL_ADC_ConfigChannel>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <__MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8000bc2:	f7ff ff5f 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000bc6:	bf00      	nop
 8000bc8:	3710      	adds	r7, #16
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	200000e8 	.word	0x200000e8
 8000bd4:	40012100 	.word	0x40012100
 8000bd8:	0f000001 	.word	0x0f000001

08000bdc <__MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
void __MX_ADC3_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000be2:	463b      	mov	r3, r7
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000bee:	4b21      	ldr	r3, [pc, #132]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000bf0:	4a21      	ldr	r2, [pc, #132]	; (8000c78 <__MX_ADC3_Init+0x9c>)
 8000bf2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000bf4:	4b1f      	ldr	r3, [pc, #124]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000bfa:	4b1e      	ldr	r3, [pc, #120]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8000c00:	4b1c      	ldr	r3, [pc, #112]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000c06:	4b1b      	ldr	r3, [pc, #108]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000c0c:	4b19      	ldr	r3, [pc, #100]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c14:	4b17      	ldr	r3, [pc, #92]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c1a:	4b16      	ldr	r3, [pc, #88]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000c1c:	4a17      	ldr	r2, [pc, #92]	; (8000c7c <__MX_ADC3_Init+0xa0>)
 8000c1e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c20:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000c26:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000c28:	2201      	movs	r2, #1
 8000c2a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000c2c:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c34:	4b0f      	ldr	r3, [pc, #60]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000c36:	2201      	movs	r2, #1
 8000c38:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000c3a:	480e      	ldr	r0, [pc, #56]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000c3c:	f000 ff84 	bl	8001b48 <HAL_ADC_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <__MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 8000c46:	f7ff ff1d 	bl	8000a84 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000c4a:	230c      	movs	r3, #12
 8000c4c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c52:	2300      	movs	r3, #0
 8000c54:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000c56:	463b      	mov	r3, r7
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4806      	ldr	r0, [pc, #24]	; (8000c74 <__MX_ADC3_Init+0x98>)
 8000c5c:	f000 ffb8 	bl	8001bd0 <HAL_ADC_ConfigChannel>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <__MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 8000c66:	f7ff ff0d 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000c6a:	bf00      	nop
 8000c6c:	3710      	adds	r7, #16
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20000178 	.word	0x20000178
 8000c78:	40012200 	.word	0x40012200
 8000c7c:	0f000001 	.word	0x0f000001

08000c80 <platform_adc_init>:
/*******************************************************************************
 *  PUBLIC
 ******************************************************************************/

void platform_adc_init()
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
	__MX_ADC1_Init();
 8000c84:	f7ff ff06 	bl	8000a94 <__MX_ADC1_Init>
	__MX_ADC2_Init();
 8000c88:	f7ff ff56 	bl	8000b38 <__MX_ADC2_Init>
	__MX_ADC3_Init();
 8000c8c:	f7ff ffa6 	bl	8000bdc <__MX_ADC3_Init>
}
 8000c90:	bf00      	nop
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <__MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void __MX_GPIO_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b08c      	sub	sp, #48	; 0x30
 8000c98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9a:	f107 031c 	add.w	r3, r7, #28
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	601a      	str	r2, [r3, #0]
 8000ca2:	605a      	str	r2, [r3, #4]
 8000ca4:	609a      	str	r2, [r3, #8]
 8000ca6:	60da      	str	r2, [r3, #12]
 8000ca8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	61bb      	str	r3, [r7, #24]
 8000cae:	4b72      	ldr	r3, [pc, #456]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	4a71      	ldr	r2, [pc, #452]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000cb4:	f043 0310 	orr.w	r3, r3, #16
 8000cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cba:	4b6f      	ldr	r3, [pc, #444]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	f003 0310 	and.w	r3, r3, #16
 8000cc2:	61bb      	str	r3, [r7, #24]
 8000cc4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	617b      	str	r3, [r7, #20]
 8000cca:	4b6b      	ldr	r3, [pc, #428]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	4a6a      	ldr	r2, [pc, #424]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000cd0:	f043 0304 	orr.w	r3, r3, #4
 8000cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd6:	4b68      	ldr	r3, [pc, #416]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	f003 0304 	and.w	r3, r3, #4
 8000cde:	617b      	str	r3, [r7, #20]
 8000ce0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	613b      	str	r3, [r7, #16]
 8000ce6:	4b64      	ldr	r3, [pc, #400]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	4a63      	ldr	r2, [pc, #396]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000cec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf2:	4b61      	ldr	r3, [pc, #388]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cfa:	613b      	str	r3, [r7, #16]
 8000cfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	4b5d      	ldr	r3, [pc, #372]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	4a5c      	ldr	r2, [pc, #368]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0e:	4b5a      	ldr	r3, [pc, #360]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	60bb      	str	r3, [r7, #8]
 8000d1e:	4b56      	ldr	r3, [pc, #344]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d22:	4a55      	ldr	r2, [pc, #340]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000d24:	f043 0302 	orr.w	r3, r3, #2
 8000d28:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2a:	4b53      	ldr	r3, [pc, #332]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2e:	f003 0302 	and.w	r3, r3, #2
 8000d32:	60bb      	str	r3, [r7, #8]
 8000d34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d36:	2300      	movs	r3, #0
 8000d38:	607b      	str	r3, [r7, #4]
 8000d3a:	4b4f      	ldr	r3, [pc, #316]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	4a4e      	ldr	r2, [pc, #312]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000d40:	f043 0308 	orr.w	r3, r3, #8
 8000d44:	6313      	str	r3, [r2, #48]	; 0x30
 8000d46:	4b4c      	ldr	r3, [pc, #304]	; (8000e78 <__MX_GPIO_Init+0x1e4>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4a:	f003 0308 	and.w	r3, r3, #8
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BUZZER_PIN_Pin|RELAY_1_Pin|RELAY_2_Pin|RELAY_3_Pin, GPIO_PIN_RESET);
 8000d52:	2200      	movs	r2, #0
 8000d54:	f24e 0140 	movw	r1, #57408	; 0xe040
 8000d58:	4848      	ldr	r0, [pc, #288]	; (8000e7c <__MX_GPIO_Init+0x1e8>)
 8000d5a:	f001 fc5d 	bl	8002618 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RELAY_4_Pin|RELAY_5_Pin, GPIO_PIN_RESET);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000d64:	4846      	ldr	r0, [pc, #280]	; (8000e80 <__MX_GPIO_Init+0x1ec>)
 8000d66:	f001 fc57 	bl	8002618 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HEARTBEAT_LED_GPIO_Port, HEARTBEAT_LED_Pin, GPIO_PIN_RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d70:	4844      	ldr	r0, [pc, #272]	; (8000e84 <__MX_GPIO_Init+0x1f0>)
 8000d72:	f001 fc51 	bl	8002618 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_ENABLE_GPIO_Port, RS485_ENABLE_Pin, GPIO_PIN_RESET);
 8000d76:	2200      	movs	r2, #0
 8000d78:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d7c:	4842      	ldr	r0, [pc, #264]	; (8000e88 <__MX_GPIO_Init+0x1f4>)
 8000d7e:	f001 fc4b 	bl	8002618 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RELAY_6_Pin|RELAY_7_Pin|RELAY_8_Pin, GPIO_PIN_RESET);
 8000d82:	2200      	movs	r2, #0
 8000d84:	2138      	movs	r1, #56	; 0x38
 8000d86:	4841      	ldr	r0, [pc, #260]	; (8000e8c <__MX_GPIO_Init+0x1f8>)
 8000d88:	f001 fc46 	bl	8002618 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUZZER_PIN_Pin RELAY_1_Pin RELAY_2_Pin RELAY_3_Pin */
  GPIO_InitStruct.Pin = BUZZER_PIN_Pin|RELAY_1_Pin|RELAY_2_Pin|RELAY_3_Pin;
 8000d8c:	f24e 0340 	movw	r3, #57408	; 0xe040
 8000d90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d92:	2301      	movs	r3, #1
 8000d94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d96:	2302      	movs	r3, #2
 8000d98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d9e:	f107 031c 	add.w	r3, r7, #28
 8000da2:	4619      	mov	r1, r3
 8000da4:	4835      	ldr	r0, [pc, #212]	; (8000e7c <__MX_GPIO_Init+0x1e8>)
 8000da6:	f001 fa75 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pins : POWER_MAINS_Pin LEVEL_SENS_5_Pin LEVEL_SENS_6_Pin */
  GPIO_InitStruct.Pin = POWER_MAINS_Pin|LEVEL_SENS_5_Pin|LEVEL_SENS_6_Pin;
 8000daa:	f44f 5303 	mov.w	r3, #8384	; 0x20c0
 8000dae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db0:	2300      	movs	r3, #0
 8000db2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000db8:	f107 031c 	add.w	r3, r7, #28
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4832      	ldr	r0, [pc, #200]	; (8000e88 <__MX_GPIO_Init+0x1f4>)
 8000dc0:	f001 fa68 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY_4_Pin RELAY_5_Pin */
  GPIO_InitStruct.Pin = RELAY_4_Pin|RELAY_5_Pin;
 8000dc4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000dc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd6:	f107 031c 	add.w	r3, r7, #28
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4828      	ldr	r0, [pc, #160]	; (8000e80 <__MX_GPIO_Init+0x1ec>)
 8000dde:	f001 fa59 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_5_Pin LEVEL_SENS_4_Pin ESC_KEY_Pin LEVEL_SENS_3_Pin */
  GPIO_InitStruct.Pin = KEY_5_Pin|LEVEL_SENS_4_Pin|ESC_KEY_Pin|LEVEL_SENS_3_Pin;
 8000de2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de8:	2300      	movs	r3, #0
 8000dea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df0:	f107 031c 	add.w	r3, r7, #28
 8000df4:	4619      	mov	r1, r3
 8000df6:	4822      	ldr	r0, [pc, #136]	; (8000e80 <__MX_GPIO_Init+0x1ec>)
 8000df8:	f001 fa4c 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENTER_KEY_Pin LEVEL_SENS_2_Pin RIGHT_KEY_Pin LEVEL_SENS_1_Pin
                           LEFT_KEY_Pin PULSE_SENS_2_Pin PULSE_SENS_1_Pin */
  GPIO_InitStruct.Pin = ENTER_KEY_Pin|LEVEL_SENS_2_Pin|RIGHT_KEY_Pin|LEVEL_SENS_1_Pin
 8000dfc:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 8000e00:	61fb      	str	r3, [r7, #28]
                          |LEFT_KEY_Pin|PULSE_SENS_2_Pin|PULSE_SENS_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e02:	2300      	movs	r3, #0
 8000e04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	2300      	movs	r3, #0
 8000e08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e0a:	f107 031c 	add.w	r3, r7, #28
 8000e0e:	4619      	mov	r1, r3
 8000e10:	481e      	ldr	r0, [pc, #120]	; (8000e8c <__MX_GPIO_Init+0x1f8>)
 8000e12:	f001 fa3f 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pin : HEARTBEAT_LED_Pin */
  GPIO_InitStruct.Pin = HEARTBEAT_LED_Pin;
 8000e16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e20:	2302      	movs	r3, #2
 8000e22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e24:	2300      	movs	r3, #0
 8000e26:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(HEARTBEAT_LED_GPIO_Port, &GPIO_InitStruct);
 8000e28:	f107 031c 	add.w	r3, r7, #28
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4815      	ldr	r0, [pc, #84]	; (8000e84 <__MX_GPIO_Init+0x1f0>)
 8000e30:	f001 fa30 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_ENABLE_Pin */
  GPIO_InitStruct.Pin = RS485_ENABLE_Pin;
 8000e34:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e42:	2300      	movs	r3, #0
 8000e44:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RS485_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000e46:	f107 031c 	add.w	r3, r7, #28
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	480e      	ldr	r0, [pc, #56]	; (8000e88 <__MX_GPIO_Init+0x1f4>)
 8000e4e:	f001 fa21 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY_6_Pin RELAY_7_Pin RELAY_8_Pin */
  GPIO_InitStruct.Pin = RELAY_6_Pin|RELAY_7_Pin|RELAY_8_Pin;
 8000e52:	2338      	movs	r3, #56	; 0x38
 8000e54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e56:	2301      	movs	r3, #1
 8000e58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e62:	f107 031c 	add.w	r3, r7, #28
 8000e66:	4619      	mov	r1, r3
 8000e68:	4808      	ldr	r0, [pc, #32]	; (8000e8c <__MX_GPIO_Init+0x1f8>)
 8000e6a:	f001 fa13 	bl	8002294 <HAL_GPIO_Init>

}
 8000e6e:	bf00      	nop
 8000e70:	3730      	adds	r7, #48	; 0x30
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40023800 	.word	0x40023800
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	40020400 	.word	0x40020400
 8000e84:	40020000 	.word	0x40020000
 8000e88:	40020800 	.word	0x40020800
 8000e8c:	40020c00 	.word	0x40020c00

08000e90 <platform_gpio_init>:
  * @brief Platform GPIO Initialization Function
  * @param None
  * @retval None
  */
void platform_gpio_init()
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
	__MX_GPIO_Init();
 8000e94:	f7ff fefe 	bl	8000c94 <__MX_GPIO_Init>
}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <__SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void __SystemClock_Config(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b0a0      	sub	sp, #128	; 0x80
 8000ea0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ea2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000ea6:	2230      	movs	r2, #48	; 0x30
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f003 fea8 	bl	8004c00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eb0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ec0:	f107 030c 	add.w	r3, r7, #12
 8000ec4:	2230      	movs	r2, #48	; 0x30
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f003 fe99 	bl	8004c00 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60bb      	str	r3, [r7, #8]
 8000ed2:	4b2c      	ldr	r3, [pc, #176]	; (8000f84 <__SystemClock_Config+0xe8>)
 8000ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed6:	4a2b      	ldr	r2, [pc, #172]	; (8000f84 <__SystemClock_Config+0xe8>)
 8000ed8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000edc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ede:	4b29      	ldr	r3, [pc, #164]	; (8000f84 <__SystemClock_Config+0xe8>)
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ee6:	60bb      	str	r3, [r7, #8]
 8000ee8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000eea:	2300      	movs	r3, #0
 8000eec:	607b      	str	r3, [r7, #4]
 8000eee:	4b26      	ldr	r3, [pc, #152]	; (8000f88 <__SystemClock_Config+0xec>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ef6:	4a24      	ldr	r2, [pc, #144]	; (8000f88 <__SystemClock_Config+0xec>)
 8000ef8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000efc:	6013      	str	r3, [r2, #0]
 8000efe:	4b22      	ldr	r3, [pc, #136]	; (8000f88 <__SystemClock_Config+0xec>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000f0a:	230a      	movs	r3, #10
 8000f0c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f12:	2310      	movs	r3, #16
 8000f14:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f16:	2301      	movs	r3, #1
 8000f18:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f1e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000f22:	4618      	mov	r0, r3
 8000f24:	f001 fb92 	bl	800264c <HAL_RCC_OscConfig>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <__SystemClock_Config+0x96>
  {
    Error_Handler();
 8000f2e:	f7ff fda9 	bl	8000a84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f32:	230f      	movs	r3, #15
 8000f34:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f36:	2300      	movs	r3, #0
 8000f38:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f42:	2300      	movs	r3, #0
 8000f44:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f46:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f001 fded 	bl	8002b2c <HAL_RCC_ClockConfig>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <__SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000f58:	f7ff fd94 	bl	8000a84 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000f5c:	2320      	movs	r3, #32
 8000f5e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000f60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f64:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f66:	f107 030c 	add.w	r3, r7, #12
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f001 ffaa 	bl	8002ec4 <HAL_RCCEx_PeriphCLKConfig>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <__SystemClock_Config+0xde>
  {
    Error_Handler();
 8000f76:	f7ff fd85 	bl	8000a84 <Error_Handler>
  }
}
 8000f7a:	bf00      	nop
 8000f7c:	3780      	adds	r7, #128	; 0x80
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40023800 	.word	0x40023800
 8000f88:	40007000 	.word	0x40007000

08000f8c <platform_sysclk_cfg>:
/*******************************************************************************
 *  PUBLIC
 ******************************************************************************/

void platform_sysclk_cfg()
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
	__SystemClock_Config();
 8000f90:	f7ff ff84 	bl	8000e9c <__SystemClock_Config>
}
 8000f94:	bf00      	nop
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <__MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
void __MX_RTC_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000f9e:	1d3b      	adds	r3, r7, #4
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000fac:	2300      	movs	r3, #0
 8000fae:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000fb0:	4b24      	ldr	r3, [pc, #144]	; (8001044 <__MX_RTC_Init+0xac>)
 8000fb2:	4a25      	ldr	r2, [pc, #148]	; (8001048 <__MX_RTC_Init+0xb0>)
 8000fb4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000fb6:	4b23      	ldr	r3, [pc, #140]	; (8001044 <__MX_RTC_Init+0xac>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000fbc:	4b21      	ldr	r3, [pc, #132]	; (8001044 <__MX_RTC_Init+0xac>)
 8000fbe:	227f      	movs	r2, #127	; 0x7f
 8000fc0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000fc2:	4b20      	ldr	r3, [pc, #128]	; (8001044 <__MX_RTC_Init+0xac>)
 8000fc4:	22ff      	movs	r2, #255	; 0xff
 8000fc6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000fc8:	4b1e      	ldr	r3, [pc, #120]	; (8001044 <__MX_RTC_Init+0xac>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000fce:	4b1d      	ldr	r3, [pc, #116]	; (8001044 <__MX_RTC_Init+0xac>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000fd4:	4b1b      	ldr	r3, [pc, #108]	; (8001044 <__MX_RTC_Init+0xac>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000fda:	481a      	ldr	r0, [pc, #104]	; (8001044 <__MX_RTC_Init+0xac>)
 8000fdc:	f002 f930 	bl	8003240 <HAL_RTC_Init>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <__MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000fe6:	f7ff fd4d 	bl	8000a84 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000fea:	2300      	movs	r3, #0
 8000fec:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	2201      	movs	r2, #1
 8001002:	4619      	mov	r1, r3
 8001004:	480f      	ldr	r0, [pc, #60]	; (8001044 <__MX_RTC_Init+0xac>)
 8001006:	f002 f9ac 	bl	8003362 <HAL_RTC_SetTime>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <__MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001010:	f7ff fd38 	bl	8000a84 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001014:	2301      	movs	r3, #1
 8001016:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001018:	2301      	movs	r3, #1
 800101a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800101c:	2301      	movs	r3, #1
 800101e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001020:	2300      	movs	r3, #0
 8001022:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001024:	463b      	mov	r3, r7
 8001026:	2201      	movs	r2, #1
 8001028:	4619      	mov	r1, r3
 800102a:	4806      	ldr	r0, [pc, #24]	; (8001044 <__MX_RTC_Init+0xac>)
 800102c:	f002 fa56 	bl	80034dc <HAL_RTC_SetDate>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <__MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001036:	f7ff fd25 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800103a:	bf00      	nop
 800103c:	3718      	adds	r7, #24
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	200001c0 	.word	0x200001c0
 8001048:	40002800 	.word	0x40002800

0800104c <platform_rtc_init>:

/*******************************************************************************
 *  PUBLIC
 ******************************************************************************/
void platform_rtc_init()
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
	__MX_RTC_Init();
 8001050:	f7ff ffa2 	bl	8000f98 <__MX_RTC_Init>
}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}

08001058 <__MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
void __MX_TIM2_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800105e:	f107 0308 	add.w	r3, r7, #8
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800106c:	463b      	mov	r3, r7
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001074:	4b1e      	ldr	r3, [pc, #120]	; (80010f0 <__MX_TIM2_Init+0x98>)
 8001076:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800107a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1600-1;
 800107c:	4b1c      	ldr	r3, [pc, #112]	; (80010f0 <__MX_TIM2_Init+0x98>)
 800107e:	f240 623f 	movw	r2, #1599	; 0x63f
 8001082:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001084:	4b1a      	ldr	r3, [pc, #104]	; (80010f0 <__MX_TIM2_Init+0x98>)
 8001086:	2200      	movs	r2, #0
 8001088:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 800108a:	4b19      	ldr	r3, [pc, #100]	; (80010f0 <__MX_TIM2_Init+0x98>)
 800108c:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001090:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001092:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <__MX_TIM2_Init+0x98>)
 8001094:	2200      	movs	r2, #0
 8001096:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001098:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <__MX_TIM2_Init+0x98>)
 800109a:	2200      	movs	r2, #0
 800109c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800109e:	4814      	ldr	r0, [pc, #80]	; (80010f0 <__MX_TIM2_Init+0x98>)
 80010a0:	f002 fb35 	bl	800370e <HAL_TIM_Base_Init>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <__MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80010aa:	f7ff fceb 	bl	8000a84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010b4:	f107 0308 	add.w	r3, r7, #8
 80010b8:	4619      	mov	r1, r3
 80010ba:	480d      	ldr	r0, [pc, #52]	; (80010f0 <__MX_TIM2_Init+0x98>)
 80010bc:	f002 fc7e 	bl	80039bc <HAL_TIM_ConfigClockSource>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <__MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80010c6:	f7ff fcdd 	bl	8000a84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010ca:	2300      	movs	r3, #0
 80010cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010ce:	2300      	movs	r3, #0
 80010d0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010d2:	463b      	mov	r3, r7
 80010d4:	4619      	mov	r1, r3
 80010d6:	4806      	ldr	r0, [pc, #24]	; (80010f0 <__MX_TIM2_Init+0x98>)
 80010d8:	f002 fe8a 	bl	8003df0 <HAL_TIMEx_MasterConfigSynchronization>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <__MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80010e2:	f7ff fccf 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	3718      	adds	r7, #24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000260 	.word	0x20000260

080010f4 <__MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
void __MX_TIM4_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010fa:	f107 0308 	add.w	r3, r7, #8
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001108:	463b      	mov	r3, r7
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001110:	4b1d      	ldr	r3, [pc, #116]	; (8001188 <__MX_TIM4_Init+0x94>)
 8001112:	4a1e      	ldr	r2, [pc, #120]	; (800118c <__MX_TIM4_Init+0x98>)
 8001114:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1600-1;
 8001116:	4b1c      	ldr	r3, [pc, #112]	; (8001188 <__MX_TIM4_Init+0x94>)
 8001118:	f240 623f 	movw	r2, #1599	; 0x63f
 800111c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800111e:	4b1a      	ldr	r3, [pc, #104]	; (8001188 <__MX_TIM4_Init+0x94>)
 8001120:	2200      	movs	r2, #0
 8001122:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 5000-1;
 8001124:	4b18      	ldr	r3, [pc, #96]	; (8001188 <__MX_TIM4_Init+0x94>)
 8001126:	f241 3287 	movw	r2, #4999	; 0x1387
 800112a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800112c:	4b16      	ldr	r3, [pc, #88]	; (8001188 <__MX_TIM4_Init+0x94>)
 800112e:	2200      	movs	r2, #0
 8001130:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001132:	4b15      	ldr	r3, [pc, #84]	; (8001188 <__MX_TIM4_Init+0x94>)
 8001134:	2200      	movs	r2, #0
 8001136:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001138:	4813      	ldr	r0, [pc, #76]	; (8001188 <__MX_TIM4_Init+0x94>)
 800113a:	f002 fae8 	bl	800370e <HAL_TIM_Base_Init>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <__MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001144:	f7ff fc9e 	bl	8000a84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001148:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800114c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800114e:	f107 0308 	add.w	r3, r7, #8
 8001152:	4619      	mov	r1, r3
 8001154:	480c      	ldr	r0, [pc, #48]	; (8001188 <__MX_TIM4_Init+0x94>)
 8001156:	f002 fc31 	bl	80039bc <HAL_TIM_ConfigClockSource>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <__MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001160:	f7ff fc90 	bl	8000a84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001164:	2300      	movs	r3, #0
 8001166:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001168:	2300      	movs	r3, #0
 800116a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800116c:	463b      	mov	r3, r7
 800116e:	4619      	mov	r1, r3
 8001170:	4805      	ldr	r0, [pc, #20]	; (8001188 <__MX_TIM4_Init+0x94>)
 8001172:	f002 fe3d 	bl	8003df0 <HAL_TIMEx_MasterConfigSynchronization>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <__MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800117c:	f7ff fc82 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001180:	bf00      	nop
 8001182:	3718      	adds	r7, #24
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	200001e0 	.word	0x200001e0
 800118c:	40000800 	.word	0x40000800

08001190 <__MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
void __MX_TIM5_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001196:	f107 0308 	add.w	r3, r7, #8
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]
 80011a0:	609a      	str	r2, [r3, #8]
 80011a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011a4:	463b      	mov	r3, r7
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80011ac:	4b1d      	ldr	r3, [pc, #116]	; (8001224 <__MX_TIM5_Init+0x94>)
 80011ae:	4a1e      	ldr	r2, [pc, #120]	; (8001228 <__MX_TIM5_Init+0x98>)
 80011b0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1600-1;
 80011b2:	4b1c      	ldr	r3, [pc, #112]	; (8001224 <__MX_TIM5_Init+0x94>)
 80011b4:	f240 623f 	movw	r2, #1599	; 0x63f
 80011b8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ba:	4b1a      	ldr	r3, [pc, #104]	; (8001224 <__MX_TIM5_Init+0x94>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 5000-1;
 80011c0:	4b18      	ldr	r3, [pc, #96]	; (8001224 <__MX_TIM5_Init+0x94>)
 80011c2:	f241 3287 	movw	r2, #4999	; 0x1387
 80011c6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011c8:	4b16      	ldr	r3, [pc, #88]	; (8001224 <__MX_TIM5_Init+0x94>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ce:	4b15      	ldr	r3, [pc, #84]	; (8001224 <__MX_TIM5_Init+0x94>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80011d4:	4813      	ldr	r0, [pc, #76]	; (8001224 <__MX_TIM5_Init+0x94>)
 80011d6:	f002 fa9a 	bl	800370e <HAL_TIM_Base_Init>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <__MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80011e0:	f7ff fc50 	bl	8000a84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80011ea:	f107 0308 	add.w	r3, r7, #8
 80011ee:	4619      	mov	r1, r3
 80011f0:	480c      	ldr	r0, [pc, #48]	; (8001224 <__MX_TIM5_Init+0x94>)
 80011f2:	f002 fbe3 	bl	80039bc <HAL_TIM_ConfigClockSource>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <__MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80011fc:	f7ff fc42 	bl	8000a84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001200:	2300      	movs	r3, #0
 8001202:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001204:	2300      	movs	r3, #0
 8001206:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001208:	463b      	mov	r3, r7
 800120a:	4619      	mov	r1, r3
 800120c:	4805      	ldr	r0, [pc, #20]	; (8001224 <__MX_TIM5_Init+0x94>)
 800120e:	f002 fdef 	bl	8003df0 <HAL_TIMEx_MasterConfigSynchronization>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <__MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001218:	f7ff fc34 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800121c:	bf00      	nop
 800121e:	3718      	adds	r7, #24
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000220 	.word	0x20000220
 8001228:	40000c00 	.word	0x40000c00

0800122c <platform_timer_init>:
/*******************************************************************************
 *  PUBLIC
 ******************************************************************************/

void platform_timer_init()
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
	__MX_TIM2_Init();
 8001230:	f7ff ff12 	bl	8001058 <__MX_TIM2_Init>
	__MX_TIM4_Init();
 8001234:	f7ff ff5e 	bl	80010f4 <__MX_TIM4_Init>
	__MX_TIM5_Init();
 8001238:	f7ff ffaa 	bl	8001190 <__MX_TIM5_Init>
}
 800123c:	bf00      	nop
 800123e:	bd80      	pop	{r7, pc}

08001240 <platform_timer_start>:

void platform_timer_start()
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001244:	4803      	ldr	r0, [pc, #12]	; (8001254 <platform_timer_start+0x14>)
 8001246:	f002 fa8d 	bl	8003764 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 800124a:	4803      	ldr	r0, [pc, #12]	; (8001258 <platform_timer_start+0x18>)
 800124c:	f002 fa8a 	bl	8003764 <HAL_TIM_Base_Start_IT>
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000260 	.word	0x20000260
 8001258:	200001e0 	.word	0x200001e0

0800125c <HAL_TIM_PeriodElapsedCallback>:
	HAL_TIM_Base_Stop_IT(&htim2);
	HAL_TIM_Base_Stop_IT(&htim4);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
    if (htim->Instance == htim2.Instance)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	4b08      	ldr	r3, [pc, #32]	; (800128c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	429a      	cmp	r2, r3
 800126e:	d101      	bne.n	8001274 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
    	keys_action();
 8001270:	f7ff fb4a 	bl	8000908 <keys_action>
    	//pulse_counter();
    }
    if (htim->Instance == htim4.Instance)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	4b05      	ldr	r3, [pc, #20]	; (8001290 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	429a      	cmp	r2, r3
 800127e:	d101      	bne.n	8001284 <HAL_TIM_PeriodElapsedCallback+0x28>
	{
    	//keypad_status = 0;
    	screen_actions();
 8001280:	f7ff f986 	bl	8000590 <screen_actions>
    else if (htim->Instance == htim5.Instance)
	{
    	//keypad_action();
    	//keypad_status = 1;
	}
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20000260 	.word	0x20000260
 8001290:	200001e0 	.word	0x200001e0

08001294 <__MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
void __MX_UART5_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001298:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <__MX_UART5_Init+0x4c>)
 800129a:	4a12      	ldr	r2, [pc, #72]	; (80012e4 <__MX_UART5_Init+0x50>)
 800129c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 800129e:	4b10      	ldr	r3, [pc, #64]	; (80012e0 <__MX_UART5_Init+0x4c>)
 80012a0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80012a4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <__MX_UART5_Init+0x4c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <__MX_UART5_Init+0x4c>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80012b2:	4b0b      	ldr	r3, [pc, #44]	; (80012e0 <__MX_UART5_Init+0x4c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80012b8:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <__MX_UART5_Init+0x4c>)
 80012ba:	220c      	movs	r2, #12
 80012bc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012be:	4b08      	ldr	r3, [pc, #32]	; (80012e0 <__MX_UART5_Init+0x4c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <__MX_UART5_Init+0x4c>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80012ca:	4805      	ldr	r0, [pc, #20]	; (80012e0 <__MX_UART5_Init+0x4c>)
 80012cc:	f002 fe20 	bl	8003f10 <HAL_UART_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <__MX_UART5_Init+0x46>
  {
    Error_Handler();
 80012d6:	f7ff fbd5 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	200002e0 	.word	0x200002e0
 80012e4:	40005000 	.word	0x40005000

080012e8 <__MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
void __MX_UART7_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 80012ec:	4b11      	ldr	r3, [pc, #68]	; (8001334 <__MX_UART7_Init+0x4c>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	; (8001338 <__MX_UART7_Init+0x50>)
 80012f0:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 9600;
 80012f2:	4b10      	ldr	r3, [pc, #64]	; (8001334 <__MX_UART7_Init+0x4c>)
 80012f4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80012f8:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80012fa:	4b0e      	ldr	r3, [pc, #56]	; (8001334 <__MX_UART7_Init+0x4c>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001300:	4b0c      	ldr	r3, [pc, #48]	; (8001334 <__MX_UART7_Init+0x4c>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001306:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <__MX_UART7_Init+0x4c>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 800130c:	4b09      	ldr	r3, [pc, #36]	; (8001334 <__MX_UART7_Init+0x4c>)
 800130e:	220c      	movs	r2, #12
 8001310:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001312:	4b08      	ldr	r3, [pc, #32]	; (8001334 <__MX_UART7_Init+0x4c>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001318:	4b06      	ldr	r3, [pc, #24]	; (8001334 <__MX_UART7_Init+0x4c>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800131e:	4805      	ldr	r0, [pc, #20]	; (8001334 <__MX_UART7_Init+0x4c>)
 8001320:	f002 fdf6 	bl	8003f10 <HAL_UART_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <__MX_UART7_Init+0x46>
  {
    Error_Handler();
 800132a:	f7ff fbab 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	200002a0 	.word	0x200002a0
 8001338:	40007800 	.word	0x40007800

0800133c <__MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void __MX_USART2_UART_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001340:	4b11      	ldr	r3, [pc, #68]	; (8001388 <__MX_USART2_UART_Init+0x4c>)
 8001342:	4a12      	ldr	r2, [pc, #72]	; (800138c <__MX_USART2_UART_Init+0x50>)
 8001344:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001346:	4b10      	ldr	r3, [pc, #64]	; (8001388 <__MX_USART2_UART_Init+0x4c>)
 8001348:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800134c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800134e:	4b0e      	ldr	r3, [pc, #56]	; (8001388 <__MX_USART2_UART_Init+0x4c>)
 8001350:	2200      	movs	r2, #0
 8001352:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001354:	4b0c      	ldr	r3, [pc, #48]	; (8001388 <__MX_USART2_UART_Init+0x4c>)
 8001356:	2200      	movs	r2, #0
 8001358:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800135a:	4b0b      	ldr	r3, [pc, #44]	; (8001388 <__MX_USART2_UART_Init+0x4c>)
 800135c:	2200      	movs	r2, #0
 800135e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001360:	4b09      	ldr	r3, [pc, #36]	; (8001388 <__MX_USART2_UART_Init+0x4c>)
 8001362:	220c      	movs	r2, #12
 8001364:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001366:	4b08      	ldr	r3, [pc, #32]	; (8001388 <__MX_USART2_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800136c:	4b06      	ldr	r3, [pc, #24]	; (8001388 <__MX_USART2_UART_Init+0x4c>)
 800136e:	2200      	movs	r2, #0
 8001370:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001372:	4805      	ldr	r0, [pc, #20]	; (8001388 <__MX_USART2_UART_Init+0x4c>)
 8001374:	f002 fdcc 	bl	8003f10 <HAL_UART_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <__MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800137e:	f7ff fb81 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000320 	.word	0x20000320
 800138c:	40004400 	.word	0x40004400

08001390 <__wifi_uart_init>:

void __wifi_uart_init()
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
	__MX_USART2_UART_Init();
 8001394:	f7ff ffd2 	bl	800133c <__MX_USART2_UART_Init>
}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}

0800139c <__lcd_uart_init>:

void __lcd_uart_init()
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	__MX_UART7_Init();
 80013a0:	f7ff ffa2 	bl	80012e8 <__MX_UART7_Init>
}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <__rs485_uart_init>:

void __rs485_uart_init()
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	__MX_UART5_Init();
 80013ac:	f7ff ff72 	bl	8001294 <__MX_UART5_Init>
}
 80013b0:	bf00      	nop
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <platform_uart_init>:
/*******************************************************************************
 *  PUBLIC
 ******************************************************************************/

void platform_uart_init()
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
	__wifi_uart_init();
 80013b8:	f7ff ffea 	bl	8001390 <__wifi_uart_init>
	__lcd_uart_init();
 80013bc:	f7ff ffee 	bl	800139c <__lcd_uart_init>
	__rs485_uart_init();
 80013c0:	f7ff fff2 	bl	80013a8 <__rs485_uart_init>
}
 80013c4:	bf00      	nop
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <lcd_send_cmd>:

void lcd_send_cmd(char *pData, int Size)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit_IT(&huart7,pData,Size);
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	461a      	mov	r2, r3
 80013d8:	6879      	ldr	r1, [r7, #4]
 80013da:	4803      	ldr	r0, [pc, #12]	; (80013e8 <lcd_send_cmd+0x20>)
 80013dc:	f002 fde5 	bl	8003faa <HAL_UART_Transmit_IT>
}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	200002a0 	.word	0x200002a0

080013ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
	platform_start_yorker();
 80013f0:	f7ff fb22 	bl	8000a38 <platform_start_yorker>
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	4b10      	ldr	r3, [pc, #64]	; (8001448 <HAL_MspInit+0x4c>)
 8001408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140a:	4a0f      	ldr	r2, [pc, #60]	; (8001448 <HAL_MspInit+0x4c>)
 800140c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001410:	6453      	str	r3, [r2, #68]	; 0x44
 8001412:	4b0d      	ldr	r3, [pc, #52]	; (8001448 <HAL_MspInit+0x4c>)
 8001414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001416:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	603b      	str	r3, [r7, #0]
 8001422:	4b09      	ldr	r3, [pc, #36]	; (8001448 <HAL_MspInit+0x4c>)
 8001424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001426:	4a08      	ldr	r2, [pc, #32]	; (8001448 <HAL_MspInit+0x4c>)
 8001428:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800142c:	6413      	str	r3, [r2, #64]	; 0x40
 800142e:	4b06      	ldr	r3, [pc, #24]	; (8001448 <HAL_MspInit+0x4c>)
 8001430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001436:	603b      	str	r3, [r7, #0]
 8001438:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	40023800 	.word	0x40023800

0800144c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08e      	sub	sp, #56	; 0x38
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001454:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]
 8001460:	60da      	str	r2, [r3, #12]
 8001462:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a45      	ldr	r2, [pc, #276]	; (8001580 <HAL_ADC_MspInit+0x134>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d128      	bne.n	80014c0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	623b      	str	r3, [r7, #32]
 8001472:	4b44      	ldr	r3, [pc, #272]	; (8001584 <HAL_ADC_MspInit+0x138>)
 8001474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001476:	4a43      	ldr	r2, [pc, #268]	; (8001584 <HAL_ADC_MspInit+0x138>)
 8001478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800147c:	6453      	str	r3, [r2, #68]	; 0x44
 800147e:	4b41      	ldr	r3, [pc, #260]	; (8001584 <HAL_ADC_MspInit+0x138>)
 8001480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001486:	623b      	str	r3, [r7, #32]
 8001488:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	61fb      	str	r3, [r7, #28]
 800148e:	4b3d      	ldr	r3, [pc, #244]	; (8001584 <HAL_ADC_MspInit+0x138>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	4a3c      	ldr	r2, [pc, #240]	; (8001584 <HAL_ADC_MspInit+0x138>)
 8001494:	f043 0304 	orr.w	r3, r3, #4
 8001498:	6313      	str	r3, [r2, #48]	; 0x30
 800149a:	4b3a      	ldr	r3, [pc, #232]	; (8001584 <HAL_ADC_MspInit+0x138>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	f003 0304 	and.w	r3, r3, #4
 80014a2:	61fb      	str	r3, [r7, #28]
 80014a4:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80014a6:	2309      	movs	r3, #9
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014aa:	2303      	movs	r3, #3
 80014ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b6:	4619      	mov	r1, r3
 80014b8:	4833      	ldr	r0, [pc, #204]	; (8001588 <HAL_ADC_MspInit+0x13c>)
 80014ba:	f000 feeb 	bl	8002294 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80014be:	e05a      	b.n	8001576 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC2)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a31      	ldr	r2, [pc, #196]	; (800158c <HAL_ADC_MspInit+0x140>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d128      	bne.n	800151c <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	61bb      	str	r3, [r7, #24]
 80014ce:	4b2d      	ldr	r3, [pc, #180]	; (8001584 <HAL_ADC_MspInit+0x138>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d2:	4a2c      	ldr	r2, [pc, #176]	; (8001584 <HAL_ADC_MspInit+0x138>)
 80014d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014d8:	6453      	str	r3, [r2, #68]	; 0x44
 80014da:	4b2a      	ldr	r3, [pc, #168]	; (8001584 <HAL_ADC_MspInit+0x138>)
 80014dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014e2:	61bb      	str	r3, [r7, #24]
 80014e4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
 80014ea:	4b26      	ldr	r3, [pc, #152]	; (8001584 <HAL_ADC_MspInit+0x138>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	4a25      	ldr	r2, [pc, #148]	; (8001584 <HAL_ADC_MspInit+0x138>)
 80014f0:	f043 0304 	orr.w	r3, r3, #4
 80014f4:	6313      	str	r3, [r2, #48]	; 0x30
 80014f6:	4b23      	ldr	r3, [pc, #140]	; (8001584 <HAL_ADC_MspInit+0x138>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	f003 0304 	and.w	r3, r3, #4
 80014fe:	617b      	str	r3, [r7, #20]
 8001500:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001502:	2302      	movs	r3, #2
 8001504:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001506:	2303      	movs	r3, #3
 8001508:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800150e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001512:	4619      	mov	r1, r3
 8001514:	481c      	ldr	r0, [pc, #112]	; (8001588 <HAL_ADC_MspInit+0x13c>)
 8001516:	f000 febd 	bl	8002294 <HAL_GPIO_Init>
}
 800151a:	e02c      	b.n	8001576 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC3)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a1b      	ldr	r2, [pc, #108]	; (8001590 <HAL_ADC_MspInit+0x144>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d127      	bne.n	8001576 <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	613b      	str	r3, [r7, #16]
 800152a:	4b16      	ldr	r3, [pc, #88]	; (8001584 <HAL_ADC_MspInit+0x138>)
 800152c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152e:	4a15      	ldr	r2, [pc, #84]	; (8001584 <HAL_ADC_MspInit+0x138>)
 8001530:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001534:	6453      	str	r3, [r2, #68]	; 0x44
 8001536:	4b13      	ldr	r3, [pc, #76]	; (8001584 <HAL_ADC_MspInit+0x138>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800153e:	613b      	str	r3, [r7, #16]
 8001540:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <HAL_ADC_MspInit+0x138>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	4a0e      	ldr	r2, [pc, #56]	; (8001584 <HAL_ADC_MspInit+0x138>)
 800154c:	f043 0304 	orr.w	r3, r3, #4
 8001550:	6313      	str	r3, [r2, #48]	; 0x30
 8001552:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <HAL_ADC_MspInit+0x138>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	f003 0304 	and.w	r3, r3, #4
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800155e:	2304      	movs	r3, #4
 8001560:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001562:	2303      	movs	r3, #3
 8001564:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800156e:	4619      	mov	r1, r3
 8001570:	4805      	ldr	r0, [pc, #20]	; (8001588 <HAL_ADC_MspInit+0x13c>)
 8001572:	f000 fe8f 	bl	8002294 <HAL_GPIO_Init>
}
 8001576:	bf00      	nop
 8001578:	3738      	adds	r7, #56	; 0x38
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40012000 	.word	0x40012000
 8001584:	40023800 	.word	0x40023800
 8001588:	40020800 	.word	0x40020800
 800158c:	40012100 	.word	0x40012100
 8001590:	40012200 	.word	0x40012200

08001594 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a05      	ldr	r2, [pc, #20]	; (80015b8 <HAL_RTC_MspInit+0x24>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d102      	bne.n	80015ac <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80015a6:	4b05      	ldr	r3, [pc, #20]	; (80015bc <HAL_RTC_MspInit+0x28>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80015ac:	bf00      	nop
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	40002800 	.word	0x40002800
 80015bc:	42470e3c 	.word	0x42470e3c

080015c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015d0:	d116      	bne.n	8001600 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
 80015d6:	4b28      	ldr	r3, [pc, #160]	; (8001678 <HAL_TIM_Base_MspInit+0xb8>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015da:	4a27      	ldr	r2, [pc, #156]	; (8001678 <HAL_TIM_Base_MspInit+0xb8>)
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	6413      	str	r3, [r2, #64]	; 0x40
 80015e2:	4b25      	ldr	r3, [pc, #148]	; (8001678 <HAL_TIM_Base_MspInit+0xb8>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	617b      	str	r3, [r7, #20]
 80015ec:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015ee:	2200      	movs	r2, #0
 80015f0:	2100      	movs	r1, #0
 80015f2:	201c      	movs	r0, #28
 80015f4:	f000 fdf5 	bl	80021e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015f8:	201c      	movs	r0, #28
 80015fa:	f000 fe0e 	bl	800221a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80015fe:	e036      	b.n	800166e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a1d      	ldr	r2, [pc, #116]	; (800167c <HAL_TIM_Base_MspInit+0xbc>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d116      	bne.n	8001638 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	613b      	str	r3, [r7, #16]
 800160e:	4b1a      	ldr	r3, [pc, #104]	; (8001678 <HAL_TIM_Base_MspInit+0xb8>)
 8001610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001612:	4a19      	ldr	r2, [pc, #100]	; (8001678 <HAL_TIM_Base_MspInit+0xb8>)
 8001614:	f043 0304 	orr.w	r3, r3, #4
 8001618:	6413      	str	r3, [r2, #64]	; 0x40
 800161a:	4b17      	ldr	r3, [pc, #92]	; (8001678 <HAL_TIM_Base_MspInit+0xb8>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	f003 0304 	and.w	r3, r3, #4
 8001622:	613b      	str	r3, [r7, #16]
 8001624:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001626:	2200      	movs	r2, #0
 8001628:	2100      	movs	r1, #0
 800162a:	201e      	movs	r0, #30
 800162c:	f000 fdd9 	bl	80021e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001630:	201e      	movs	r0, #30
 8001632:	f000 fdf2 	bl	800221a <HAL_NVIC_EnableIRQ>
}
 8001636:	e01a      	b.n	800166e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM5)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a10      	ldr	r2, [pc, #64]	; (8001680 <HAL_TIM_Base_MspInit+0xc0>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d115      	bne.n	800166e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	4b0c      	ldr	r3, [pc, #48]	; (8001678 <HAL_TIM_Base_MspInit+0xb8>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164a:	4a0b      	ldr	r2, [pc, #44]	; (8001678 <HAL_TIM_Base_MspInit+0xb8>)
 800164c:	f043 0308 	orr.w	r3, r3, #8
 8001650:	6413      	str	r3, [r2, #64]	; 0x40
 8001652:	4b09      	ldr	r3, [pc, #36]	; (8001678 <HAL_TIM_Base_MspInit+0xb8>)
 8001654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001656:	f003 0308 	and.w	r3, r3, #8
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800165e:	2200      	movs	r2, #0
 8001660:	2100      	movs	r1, #0
 8001662:	2032      	movs	r0, #50	; 0x32
 8001664:	f000 fdbd 	bl	80021e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001668:	2032      	movs	r0, #50	; 0x32
 800166a:	f000 fdd6 	bl	800221a <HAL_NVIC_EnableIRQ>
}
 800166e:	bf00      	nop
 8001670:	3718      	adds	r7, #24
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40023800 	.word	0x40023800
 800167c:	40000800 	.word	0x40000800
 8001680:	40000c00 	.word	0x40000c00

08001684 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08e      	sub	sp, #56	; 0x38
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a67      	ldr	r2, [pc, #412]	; (8001840 <HAL_UART_MspInit+0x1bc>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d153      	bne.n	800174e <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	623b      	str	r3, [r7, #32]
 80016aa:	4b66      	ldr	r3, [pc, #408]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80016ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ae:	4a65      	ldr	r2, [pc, #404]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80016b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80016b4:	6413      	str	r3, [r2, #64]	; 0x40
 80016b6:	4b63      	ldr	r3, [pc, #396]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80016b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016be:	623b      	str	r3, [r7, #32]
 80016c0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	61fb      	str	r3, [r7, #28]
 80016c6:	4b5f      	ldr	r3, [pc, #380]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a5e      	ldr	r2, [pc, #376]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80016cc:	f043 0304 	orr.w	r3, r3, #4
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b5c      	ldr	r3, [pc, #368]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f003 0304 	and.w	r3, r3, #4
 80016da:	61fb      	str	r3, [r7, #28]
 80016dc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	61bb      	str	r3, [r7, #24]
 80016e2:	4b58      	ldr	r3, [pc, #352]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	4a57      	ldr	r2, [pc, #348]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80016e8:	f043 0308 	orr.w	r3, r3, #8
 80016ec:	6313      	str	r3, [r2, #48]	; 0x30
 80016ee:	4b55      	ldr	r3, [pc, #340]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	f003 0308 	and.w	r3, r3, #8
 80016f6:	61bb      	str	r3, [r7, #24]
 80016f8:	69bb      	ldr	r3, [r7, #24]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin;
 80016fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001700:	2302      	movs	r3, #2
 8001702:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001704:	2301      	movs	r3, #1
 8001706:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001708:	2303      	movs	r3, #3
 800170a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800170c:	2308      	movs	r3, #8
 800170e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 8001710:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001714:	4619      	mov	r1, r3
 8001716:	484c      	ldr	r0, [pc, #304]	; (8001848 <HAL_UART_MspInit+0x1c4>)
 8001718:	f000 fdbc 	bl	8002294 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS485_RX_Pin;
 800171c:	2304      	movs	r3, #4
 800171e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001720:	2302      	movs	r3, #2
 8001722:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001724:	2301      	movs	r3, #1
 8001726:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001728:	2303      	movs	r3, #3
 800172a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800172c:	2308      	movs	r3, #8
 800172e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RS485_RX_GPIO_Port, &GPIO_InitStruct);
 8001730:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001734:	4619      	mov	r1, r3
 8001736:	4845      	ldr	r0, [pc, #276]	; (800184c <HAL_UART_MspInit+0x1c8>)
 8001738:	f000 fdac 	bl	8002294 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800173c:	2200      	movs	r2, #0
 800173e:	2100      	movs	r1, #0
 8001740:	2035      	movs	r0, #53	; 0x35
 8001742:	f000 fd4e 	bl	80021e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001746:	2035      	movs	r0, #53	; 0x35
 8001748:	f000 fd67 	bl	800221a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800174c:	e073      	b.n	8001836 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==UART7)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a3f      	ldr	r2, [pc, #252]	; (8001850 <HAL_UART_MspInit+0x1cc>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d135      	bne.n	80017c4 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART7_CLK_ENABLE();
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	4b39      	ldr	r3, [pc, #228]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 800175e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001760:	4a38      	ldr	r2, [pc, #224]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 8001762:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001766:	6413      	str	r3, [r2, #64]	; 0x40
 8001768:	4b36      	ldr	r3, [pc, #216]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 800176a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001774:	2300      	movs	r3, #0
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	4b32      	ldr	r3, [pc, #200]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 800177a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177c:	4a31      	ldr	r2, [pc, #196]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 800177e:	f043 0310 	orr.w	r3, r3, #16
 8001782:	6313      	str	r3, [r2, #48]	; 0x30
 8001784:	4b2f      	ldr	r3, [pc, #188]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 8001786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001788:	f003 0310 	and.w	r3, r3, #16
 800178c:	613b      	str	r3, [r7, #16]
 800178e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LCD_UART_RX_Pin|LCD_UART_TX_Pin;
 8001790:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001794:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001796:	2302      	movs	r3, #2
 8001798:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800179a:	2301      	movs	r3, #1
 800179c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800179e:	2303      	movs	r3, #3
 80017a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80017a2:	2308      	movs	r3, #8
 80017a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017aa:	4619      	mov	r1, r3
 80017ac:	4829      	ldr	r0, [pc, #164]	; (8001854 <HAL_UART_MspInit+0x1d0>)
 80017ae:	f000 fd71 	bl	8002294 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2100      	movs	r1, #0
 80017b6:	2052      	movs	r0, #82	; 0x52
 80017b8:	f000 fd13 	bl	80021e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 80017bc:	2052      	movs	r0, #82	; 0x52
 80017be:	f000 fd2c 	bl	800221a <HAL_NVIC_EnableIRQ>
}
 80017c2:	e038      	b.n	8001836 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART2)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a23      	ldr	r2, [pc, #140]	; (8001858 <HAL_UART_MspInit+0x1d4>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d133      	bne.n	8001836 <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	60fb      	str	r3, [r7, #12]
 80017d2:	4b1c      	ldr	r3, [pc, #112]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80017d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d6:	4a1b      	ldr	r2, [pc, #108]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80017d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017dc:	6413      	str	r3, [r2, #64]	; 0x40
 80017de:	4b19      	ldr	r3, [pc, #100]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80017e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	4b15      	ldr	r3, [pc, #84]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	4a14      	ldr	r2, [pc, #80]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	6313      	str	r3, [r2, #48]	; 0x30
 80017fa:	4b12      	ldr	r3, [pc, #72]	; (8001844 <HAL_UART_MspInit+0x1c0>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	60bb      	str	r3, [r7, #8]
 8001804:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = WIFI_UART_TX_Pin|WIFI_UART_RX_Pin;
 8001806:	230c      	movs	r3, #12
 8001808:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180a:	2302      	movs	r3, #2
 800180c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001812:	2303      	movs	r3, #3
 8001814:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001816:	2307      	movs	r3, #7
 8001818:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800181e:	4619      	mov	r1, r3
 8001820:	480e      	ldr	r0, [pc, #56]	; (800185c <HAL_UART_MspInit+0x1d8>)
 8001822:	f000 fd37 	bl	8002294 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	2100      	movs	r1, #0
 800182a:	2026      	movs	r0, #38	; 0x26
 800182c:	f000 fcd9 	bl	80021e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001830:	2026      	movs	r0, #38	; 0x26
 8001832:	f000 fcf2 	bl	800221a <HAL_NVIC_EnableIRQ>
}
 8001836:	bf00      	nop
 8001838:	3738      	adds	r7, #56	; 0x38
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40005000 	.word	0x40005000
 8001844:	40023800 	.word	0x40023800
 8001848:	40020800 	.word	0x40020800
 800184c:	40020c00 	.word	0x40020c00
 8001850:	40007800 	.word	0x40007800
 8001854:	40021000 	.word	0x40021000
 8001858:	40004400 	.word	0x40004400
 800185c:	40020000 	.word	0x40020000

08001860 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800186e:	b480      	push	{r7}
 8001870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001872:	e7fe      	b.n	8001872 <HardFault_Handler+0x4>

08001874 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001878:	e7fe      	b.n	8001878 <MemManage_Handler+0x4>

0800187a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800187a:	b480      	push	{r7}
 800187c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800187e:	e7fe      	b.n	800187e <BusFault_Handler+0x4>

08001880 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001884:	e7fe      	b.n	8001884 <UsageFault_Handler+0x4>

08001886 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001886:	b480      	push	{r7}
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr

080018a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018a2:	b480      	push	{r7}
 80018a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr

080018b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018b4:	f000 f906 	bl	8001ac4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018b8:	bf00      	nop
 80018ba:	bd80      	pop	{r7, pc}

080018bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018c0:	4802      	ldr	r0, [pc, #8]	; (80018cc <TIM2_IRQHandler+0x10>)
 80018c2:	f001 ff73 	bl	80037ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000260 	.word	0x20000260

080018d0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80018d4:	4802      	ldr	r0, [pc, #8]	; (80018e0 <TIM4_IRQHandler+0x10>)
 80018d6:	f001 ff69 	bl	80037ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	200001e0 	.word	0x200001e0

080018e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018e8:	4802      	ldr	r0, [pc, #8]	; (80018f4 <USART2_IRQHandler+0x10>)
 80018ea:	f002 fba3 	bl	8004034 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000320 	.word	0x20000320

080018f8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80018fc:	4802      	ldr	r0, [pc, #8]	; (8001908 <TIM5_IRQHandler+0x10>)
 80018fe:	f001 ff55 	bl	80037ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000220 	.word	0x20000220

0800190c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001910:	4802      	ldr	r0, [pc, #8]	; (800191c <UART5_IRQHandler+0x10>)
 8001912:	f002 fb8f 	bl	8004034 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200002e0 	.word	0x200002e0

08001920 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8001924:	4802      	ldr	r0, [pc, #8]	; (8001930 <UART7_IRQHandler+0x10>)
 8001926:	f002 fb85 	bl	8004034 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	200002a0 	.word	0x200002a0

08001934 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800193c:	4a14      	ldr	r2, [pc, #80]	; (8001990 <_sbrk+0x5c>)
 800193e:	4b15      	ldr	r3, [pc, #84]	; (8001994 <_sbrk+0x60>)
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001948:	4b13      	ldr	r3, [pc, #76]	; (8001998 <_sbrk+0x64>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d102      	bne.n	8001956 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001950:	4b11      	ldr	r3, [pc, #68]	; (8001998 <_sbrk+0x64>)
 8001952:	4a12      	ldr	r2, [pc, #72]	; (800199c <_sbrk+0x68>)
 8001954:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001956:	4b10      	ldr	r3, [pc, #64]	; (8001998 <_sbrk+0x64>)
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4413      	add	r3, r2
 800195e:	693a      	ldr	r2, [r7, #16]
 8001960:	429a      	cmp	r2, r3
 8001962:	d207      	bcs.n	8001974 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001964:	f003 f922 	bl	8004bac <__errno>
 8001968:	4602      	mov	r2, r0
 800196a:	230c      	movs	r3, #12
 800196c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800196e:	f04f 33ff 	mov.w	r3, #4294967295
 8001972:	e009      	b.n	8001988 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001974:	4b08      	ldr	r3, [pc, #32]	; (8001998 <_sbrk+0x64>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800197a:	4b07      	ldr	r3, [pc, #28]	; (8001998 <_sbrk+0x64>)
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4413      	add	r3, r2
 8001982:	4a05      	ldr	r2, [pc, #20]	; (8001998 <_sbrk+0x64>)
 8001984:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001986:	68fb      	ldr	r3, [r7, #12]
}
 8001988:	4618      	mov	r0, r3
 800198a:	3718      	adds	r7, #24
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	20030000 	.word	0x20030000
 8001994:	00000400 	.word	0x00000400
 8001998:	200000a4 	.word	0x200000a4
 800199c:	20000368 	.word	0x20000368

080019a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019a4:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <SystemInit+0x28>)
 80019a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019aa:	4a07      	ldr	r2, [pc, #28]	; (80019c8 <SystemInit+0x28>)
 80019ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80019b4:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <SystemInit+0x28>)
 80019b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80019ba:	609a      	str	r2, [r3, #8]
#endif
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80019cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a04 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80019d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80019d2:	e003      	b.n	80019dc <LoopCopyDataInit>

080019d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80019d4:	4b0c      	ldr	r3, [pc, #48]	; (8001a08 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80019d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80019d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80019da:	3104      	adds	r1, #4

080019dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80019dc:	480b      	ldr	r0, [pc, #44]	; (8001a0c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80019de:	4b0c      	ldr	r3, [pc, #48]	; (8001a10 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80019e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80019e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80019e4:	d3f6      	bcc.n	80019d4 <CopyDataInit>
  ldr  r2, =_sbss
 80019e6:	4a0b      	ldr	r2, [pc, #44]	; (8001a14 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80019e8:	e002      	b.n	80019f0 <LoopFillZerobss>

080019ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80019ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80019ec:	f842 3b04 	str.w	r3, [r2], #4

080019f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80019f0:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80019f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80019f4:	d3f9      	bcc.n	80019ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80019f6:	f7ff ffd3 	bl	80019a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019fa:	f003 f8dd 	bl	8004bb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019fe:	f7ff fcf5 	bl	80013ec <main>
  bx  lr    
 8001a02:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001a04:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001a08:	0800552c 	.word	0x0800552c
  ldr  r0, =_sdata
 8001a0c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001a10:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8001a14:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8001a18:	20000368 	.word	0x20000368

08001a1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a1c:	e7fe      	b.n	8001a1c <ADC_IRQHandler>
	...

08001a20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a24:	4b0e      	ldr	r3, [pc, #56]	; (8001a60 <HAL_Init+0x40>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a0d      	ldr	r2, [pc, #52]	; (8001a60 <HAL_Init+0x40>)
 8001a2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a30:	4b0b      	ldr	r3, [pc, #44]	; (8001a60 <HAL_Init+0x40>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a0a      	ldr	r2, [pc, #40]	; (8001a60 <HAL_Init+0x40>)
 8001a36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a3c:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <HAL_Init+0x40>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a07      	ldr	r2, [pc, #28]	; (8001a60 <HAL_Init+0x40>)
 8001a42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a48:	2003      	movs	r0, #3
 8001a4a:	f000 fbbf 	bl	80021cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a4e:	2000      	movs	r0, #0
 8001a50:	f000 f808 	bl	8001a64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a54:	f7ff fcd2 	bl	80013fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40023c00 	.word	0x40023c00

08001a64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a6c:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <HAL_InitTick+0x54>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	4b12      	ldr	r3, [pc, #72]	; (8001abc <HAL_InitTick+0x58>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	4619      	mov	r1, r3
 8001a76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a82:	4618      	mov	r0, r3
 8001a84:	f000 fbd7 	bl	8002236 <HAL_SYSTICK_Config>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e00e      	b.n	8001ab0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2b0f      	cmp	r3, #15
 8001a96:	d80a      	bhi.n	8001aae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a98:	2200      	movs	r2, #0
 8001a9a:	6879      	ldr	r1, [r7, #4]
 8001a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa0:	f000 fb9f 	bl	80021e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001aa4:	4a06      	ldr	r2, [pc, #24]	; (8001ac0 <HAL_InitTick+0x5c>)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	e000      	b.n	8001ab0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000004 	.word	0x20000004
 8001abc:	2000000c 	.word	0x2000000c
 8001ac0:	20000008 	.word	0x20000008

08001ac4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ac8:	4b06      	ldr	r3, [pc, #24]	; (8001ae4 <HAL_IncTick+0x20>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	461a      	mov	r2, r3
 8001ace:	4b06      	ldr	r3, [pc, #24]	; (8001ae8 <HAL_IncTick+0x24>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	4a04      	ldr	r2, [pc, #16]	; (8001ae8 <HAL_IncTick+0x24>)
 8001ad6:	6013      	str	r3, [r2, #0]
}
 8001ad8:	bf00      	nop
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	2000000c 	.word	0x2000000c
 8001ae8:	20000360 	.word	0x20000360

08001aec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  return uwTick;
 8001af0:	4b03      	ldr	r3, [pc, #12]	; (8001b00 <HAL_GetTick+0x14>)
 8001af2:	681b      	ldr	r3, [r3, #0]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	20000360 	.word	0x20000360

08001b04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b0c:	f7ff ffee 	bl	8001aec <HAL_GetTick>
 8001b10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b1c:	d005      	beq.n	8001b2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <HAL_Delay+0x40>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	461a      	mov	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	4413      	add	r3, r2
 8001b28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b2a:	bf00      	nop
 8001b2c:	f7ff ffde 	bl	8001aec <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d8f7      	bhi.n	8001b2c <HAL_Delay+0x28>
  {
  }
}
 8001b3c:	bf00      	nop
 8001b3e:	3710      	adds	r7, #16
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	2000000c 	.word	0x2000000c

08001b48 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b50:	2300      	movs	r3, #0
 8001b52:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e033      	b.n	8001bc6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d109      	bne.n	8001b7a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f7ff fc70 	bl	800144c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2200      	movs	r2, #0
 8001b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	f003 0310 	and.w	r3, r3, #16
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d118      	bne.n	8001bb8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001b8e:	f023 0302 	bic.w	r3, r3, #2
 8001b92:	f043 0202 	orr.w	r2, r3, #2
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f000 f94a 	bl	8001e34 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001baa:	f023 0303 	bic.w	r3, r3, #3
 8001bae:	f043 0201 	orr.w	r2, r3, #1
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	641a      	str	r2, [r3, #64]	; 0x40
 8001bb6:	e001      	b.n	8001bbc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d101      	bne.n	8001bec <HAL_ADC_ConfigChannel+0x1c>
 8001be8:	2302      	movs	r3, #2
 8001bea:	e113      	b.n	8001e14 <HAL_ADC_ConfigChannel+0x244>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2b09      	cmp	r3, #9
 8001bfa:	d925      	bls.n	8001c48 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	68d9      	ldr	r1, [r3, #12]
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	4413      	add	r3, r2
 8001c10:	3b1e      	subs	r3, #30
 8001c12:	2207      	movs	r2, #7
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	43da      	mvns	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	400a      	ands	r2, r1
 8001c20:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	68d9      	ldr	r1, [r3, #12]
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	b29b      	uxth	r3, r3
 8001c32:	4618      	mov	r0, r3
 8001c34:	4603      	mov	r3, r0
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	4403      	add	r3, r0
 8001c3a:	3b1e      	subs	r3, #30
 8001c3c:	409a      	lsls	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	430a      	orrs	r2, r1
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	e022      	b.n	8001c8e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	6919      	ldr	r1, [r3, #16]
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	461a      	mov	r2, r3
 8001c56:	4613      	mov	r3, r2
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	4413      	add	r3, r2
 8001c5c:	2207      	movs	r2, #7
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	43da      	mvns	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	400a      	ands	r2, r1
 8001c6a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	6919      	ldr	r1, [r3, #16]
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	689a      	ldr	r2, [r3, #8]
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	4603      	mov	r3, r0
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	4403      	add	r3, r0
 8001c84:	409a      	lsls	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	2b06      	cmp	r3, #6
 8001c94:	d824      	bhi.n	8001ce0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685a      	ldr	r2, [r3, #4]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4413      	add	r3, r2
 8001ca6:	3b05      	subs	r3, #5
 8001ca8:	221f      	movs	r2, #31
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	43da      	mvns	r2, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	400a      	ands	r2, r1
 8001cb6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685a      	ldr	r2, [r3, #4]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	4413      	add	r3, r2
 8001cd0:	3b05      	subs	r3, #5
 8001cd2:	fa00 f203 	lsl.w	r2, r0, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	635a      	str	r2, [r3, #52]	; 0x34
 8001cde:	e04c      	b.n	8001d7a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	2b0c      	cmp	r3, #12
 8001ce6:	d824      	bhi.n	8001d32 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	685a      	ldr	r2, [r3, #4]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	4413      	add	r3, r2
 8001cf8:	3b23      	subs	r3, #35	; 0x23
 8001cfa:	221f      	movs	r2, #31
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	43da      	mvns	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	400a      	ands	r2, r1
 8001d08:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	4618      	mov	r0, r3
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	3b23      	subs	r3, #35	; 0x23
 8001d24:	fa00 f203 	lsl.w	r2, r0, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	631a      	str	r2, [r3, #48]	; 0x30
 8001d30:	e023      	b.n	8001d7a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685a      	ldr	r2, [r3, #4]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	3b41      	subs	r3, #65	; 0x41
 8001d44:	221f      	movs	r2, #31
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	43da      	mvns	r2, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	400a      	ands	r2, r1
 8001d52:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	4618      	mov	r0, r3
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685a      	ldr	r2, [r3, #4]
 8001d66:	4613      	mov	r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4413      	add	r3, r2
 8001d6c:	3b41      	subs	r3, #65	; 0x41
 8001d6e:	fa00 f203 	lsl.w	r2, r0, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	430a      	orrs	r2, r1
 8001d78:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d7a:	4b29      	ldr	r3, [pc, #164]	; (8001e20 <HAL_ADC_ConfigChannel+0x250>)
 8001d7c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a28      	ldr	r2, [pc, #160]	; (8001e24 <HAL_ADC_ConfigChannel+0x254>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d10f      	bne.n	8001da8 <HAL_ADC_ConfigChannel+0x1d8>
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2b12      	cmp	r3, #18
 8001d8e:	d10b      	bne.n	8001da8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a1d      	ldr	r2, [pc, #116]	; (8001e24 <HAL_ADC_ConfigChannel+0x254>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d12b      	bne.n	8001e0a <HAL_ADC_ConfigChannel+0x23a>
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a1c      	ldr	r2, [pc, #112]	; (8001e28 <HAL_ADC_ConfigChannel+0x258>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d003      	beq.n	8001dc4 <HAL_ADC_ConfigChannel+0x1f4>
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2b11      	cmp	r3, #17
 8001dc2:	d122      	bne.n	8001e0a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a11      	ldr	r2, [pc, #68]	; (8001e28 <HAL_ADC_ConfigChannel+0x258>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d111      	bne.n	8001e0a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001de6:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <HAL_ADC_ConfigChannel+0x25c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a11      	ldr	r2, [pc, #68]	; (8001e30 <HAL_ADC_ConfigChannel+0x260>)
 8001dec:	fba2 2303 	umull	r2, r3, r2, r3
 8001df0:	0c9a      	lsrs	r2, r3, #18
 8001df2:	4613      	mov	r3, r2
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	4413      	add	r3, r2
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001dfc:	e002      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	3b01      	subs	r3, #1
 8001e02:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1f9      	bne.n	8001dfe <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001e12:	2300      	movs	r3, #0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3714      	adds	r7, #20
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	40012300 	.word	0x40012300
 8001e24:	40012000 	.word	0x40012000
 8001e28:	10000012 	.word	0x10000012
 8001e2c:	20000004 	.word	0x20000004
 8001e30:	431bde83 	.word	0x431bde83

08001e34 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e3c:	4b79      	ldr	r3, [pc, #484]	; (8002024 <ADC_Init+0x1f0>)
 8001e3e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	685a      	ldr	r2, [r3, #4]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	431a      	orrs	r2, r3
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	685a      	ldr	r2, [r3, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	6859      	ldr	r1, [r3, #4]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	021a      	lsls	r2, r3, #8
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001e8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6859      	ldr	r1, [r3, #4]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	689a      	ldr	r2, [r3, #8]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001eae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	6899      	ldr	r1, [r3, #8]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	68da      	ldr	r2, [r3, #12]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec6:	4a58      	ldr	r2, [pc, #352]	; (8002028 <ADC_Init+0x1f4>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d022      	beq.n	8001f12 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	689a      	ldr	r2, [r3, #8]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001eda:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6899      	ldr	r1, [r3, #8]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	430a      	orrs	r2, r1
 8001eec:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	689a      	ldr	r2, [r3, #8]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001efc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	6899      	ldr	r1, [r3, #8]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	e00f      	b.n	8001f32 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	689a      	ldr	r2, [r3, #8]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f30:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	689a      	ldr	r2, [r3, #8]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f022 0202 	bic.w	r2, r2, #2
 8001f40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	6899      	ldr	r1, [r3, #8]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	7e1b      	ldrb	r3, [r3, #24]
 8001f4c:	005a      	lsls	r2, r3, #1
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	430a      	orrs	r2, r1
 8001f54:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d01b      	beq.n	8001f98 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	685a      	ldr	r2, [r3, #4]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f6e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	685a      	ldr	r2, [r3, #4]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001f7e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	6859      	ldr	r1, [r3, #4]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	035a      	lsls	r2, r3, #13
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	430a      	orrs	r2, r1
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	e007      	b.n	8001fa8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	685a      	ldr	r2, [r3, #4]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fa6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001fb6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	051a      	lsls	r2, r3, #20
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	689a      	ldr	r2, [r3, #8]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001fdc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	6899      	ldr	r1, [r3, #8]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001fea:	025a      	lsls	r2, r3, #9
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689a      	ldr	r2, [r3, #8]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002002:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	6899      	ldr	r1, [r3, #8]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	029a      	lsls	r2, r3, #10
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	609a      	str	r2, [r3, #8]
}
 8002018:	bf00      	nop
 800201a:	3714      	adds	r7, #20
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	40012300 	.word	0x40012300
 8002028:	0f000001 	.word	0x0f000001

0800202c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800202c:	b480      	push	{r7}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f003 0307 	and.w	r3, r3, #7
 800203a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800203c:	4b0c      	ldr	r3, [pc, #48]	; (8002070 <__NVIC_SetPriorityGrouping+0x44>)
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002042:	68ba      	ldr	r2, [r7, #8]
 8002044:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002048:	4013      	ands	r3, r2
 800204a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002054:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002058:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800205c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800205e:	4a04      	ldr	r2, [pc, #16]	; (8002070 <__NVIC_SetPriorityGrouping+0x44>)
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	60d3      	str	r3, [r2, #12]
}
 8002064:	bf00      	nop
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	e000ed00 	.word	0xe000ed00

08002074 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002078:	4b04      	ldr	r3, [pc, #16]	; (800208c <__NVIC_GetPriorityGrouping+0x18>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	0a1b      	lsrs	r3, r3, #8
 800207e:	f003 0307 	and.w	r3, r3, #7
}
 8002082:	4618      	mov	r0, r3
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800209a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	db0b      	blt.n	80020ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	f003 021f 	and.w	r2, r3, #31
 80020a8:	4907      	ldr	r1, [pc, #28]	; (80020c8 <__NVIC_EnableIRQ+0x38>)
 80020aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ae:	095b      	lsrs	r3, r3, #5
 80020b0:	2001      	movs	r0, #1
 80020b2:	fa00 f202 	lsl.w	r2, r0, r2
 80020b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	e000e100 	.word	0xe000e100

080020cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	6039      	str	r1, [r7, #0]
 80020d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	db0a      	blt.n	80020f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	b2da      	uxtb	r2, r3
 80020e4:	490c      	ldr	r1, [pc, #48]	; (8002118 <__NVIC_SetPriority+0x4c>)
 80020e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ea:	0112      	lsls	r2, r2, #4
 80020ec:	b2d2      	uxtb	r2, r2
 80020ee:	440b      	add	r3, r1
 80020f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020f4:	e00a      	b.n	800210c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	b2da      	uxtb	r2, r3
 80020fa:	4908      	ldr	r1, [pc, #32]	; (800211c <__NVIC_SetPriority+0x50>)
 80020fc:	79fb      	ldrb	r3, [r7, #7]
 80020fe:	f003 030f 	and.w	r3, r3, #15
 8002102:	3b04      	subs	r3, #4
 8002104:	0112      	lsls	r2, r2, #4
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	440b      	add	r3, r1
 800210a:	761a      	strb	r2, [r3, #24]
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr
 8002118:	e000e100 	.word	0xe000e100
 800211c:	e000ed00 	.word	0xe000ed00

08002120 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002120:	b480      	push	{r7}
 8002122:	b089      	sub	sp, #36	; 0x24
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	f1c3 0307 	rsb	r3, r3, #7
 800213a:	2b04      	cmp	r3, #4
 800213c:	bf28      	it	cs
 800213e:	2304      	movcs	r3, #4
 8002140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	3304      	adds	r3, #4
 8002146:	2b06      	cmp	r3, #6
 8002148:	d902      	bls.n	8002150 <NVIC_EncodePriority+0x30>
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	3b03      	subs	r3, #3
 800214e:	e000      	b.n	8002152 <NVIC_EncodePriority+0x32>
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002154:	f04f 32ff 	mov.w	r2, #4294967295
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	43da      	mvns	r2, r3
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	401a      	ands	r2, r3
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002168:	f04f 31ff 	mov.w	r1, #4294967295
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	fa01 f303 	lsl.w	r3, r1, r3
 8002172:	43d9      	mvns	r1, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002178:	4313      	orrs	r3, r2
         );
}
 800217a:	4618      	mov	r0, r3
 800217c:	3724      	adds	r7, #36	; 0x24
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
	...

08002188 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3b01      	subs	r3, #1
 8002194:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002198:	d301      	bcc.n	800219e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800219a:	2301      	movs	r3, #1
 800219c:	e00f      	b.n	80021be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800219e:	4a0a      	ldr	r2, [pc, #40]	; (80021c8 <SysTick_Config+0x40>)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	3b01      	subs	r3, #1
 80021a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021a6:	210f      	movs	r1, #15
 80021a8:	f04f 30ff 	mov.w	r0, #4294967295
 80021ac:	f7ff ff8e 	bl	80020cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021b0:	4b05      	ldr	r3, [pc, #20]	; (80021c8 <SysTick_Config+0x40>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021b6:	4b04      	ldr	r3, [pc, #16]	; (80021c8 <SysTick_Config+0x40>)
 80021b8:	2207      	movs	r2, #7
 80021ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021bc:	2300      	movs	r3, #0
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	e000e010 	.word	0xe000e010

080021cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f7ff ff29 	bl	800202c <__NVIC_SetPriorityGrouping>
}
 80021da:	bf00      	nop
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b086      	sub	sp, #24
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	4603      	mov	r3, r0
 80021ea:	60b9      	str	r1, [r7, #8]
 80021ec:	607a      	str	r2, [r7, #4]
 80021ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021f4:	f7ff ff3e 	bl	8002074 <__NVIC_GetPriorityGrouping>
 80021f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	68b9      	ldr	r1, [r7, #8]
 80021fe:	6978      	ldr	r0, [r7, #20]
 8002200:	f7ff ff8e 	bl	8002120 <NVIC_EncodePriority>
 8002204:	4602      	mov	r2, r0
 8002206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800220a:	4611      	mov	r1, r2
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff ff5d 	bl	80020cc <__NVIC_SetPriority>
}
 8002212:	bf00      	nop
 8002214:	3718      	adds	r7, #24
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b082      	sub	sp, #8
 800221e:	af00      	add	r7, sp, #0
 8002220:	4603      	mov	r3, r0
 8002222:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff ff31 	bl	8002090 <__NVIC_EnableIRQ>
}
 800222e:	bf00      	nop
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}

08002236 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	b082      	sub	sp, #8
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7ff ffa2 	bl	8002188 <SysTick_Config>
 8002244:	4603      	mov	r3, r0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800224e:	b480      	push	{r7}
 8002250:	b083      	sub	sp, #12
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d004      	beq.n	800226c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2280      	movs	r2, #128	; 0x80
 8002266:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e00c      	b.n	8002286 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2205      	movs	r2, #5
 8002270:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f022 0201 	bic.w	r2, r2, #1
 8002282:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
	...

08002294 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002294:	b480      	push	{r7}
 8002296:	b089      	sub	sp, #36	; 0x24
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800229e:	2300      	movs	r3, #0
 80022a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022a2:	2300      	movs	r3, #0
 80022a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022aa:	2300      	movs	r3, #0
 80022ac:	61fb      	str	r3, [r7, #28]
 80022ae:	e177      	b.n	80025a0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022b0:	2201      	movs	r2, #1
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	697a      	ldr	r2, [r7, #20]
 80022c0:	4013      	ands	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	f040 8166 	bne.w	800259a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d00b      	beq.n	80022ee <HAL_GPIO_Init+0x5a>
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d007      	beq.n	80022ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022e2:	2b11      	cmp	r3, #17
 80022e4:	d003      	beq.n	80022ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	2b12      	cmp	r3, #18
 80022ec:	d130      	bne.n	8002350 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	2203      	movs	r2, #3
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4013      	ands	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	68da      	ldr	r2, [r3, #12]
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4313      	orrs	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002324:	2201      	movs	r2, #1
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	091b      	lsrs	r3, r3, #4
 800233a:	f003 0201 	and.w	r2, r3, #1
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	2203      	movs	r2, #3
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	43db      	mvns	r3, r3
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	4013      	ands	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	689a      	ldr	r2, [r3, #8]
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	4313      	orrs	r3, r2
 8002378:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	2b02      	cmp	r3, #2
 8002386:	d003      	beq.n	8002390 <HAL_GPIO_Init+0xfc>
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	2b12      	cmp	r3, #18
 800238e:	d123      	bne.n	80023d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	08da      	lsrs	r2, r3, #3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3208      	adds	r2, #8
 8002398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800239c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	f003 0307 	and.w	r3, r3, #7
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	220f      	movs	r2, #15
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	691a      	ldr	r2, [r3, #16]
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	08da      	lsrs	r2, r3, #3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	3208      	adds	r2, #8
 80023d2:	69b9      	ldr	r1, [r7, #24]
 80023d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	2203      	movs	r2, #3
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	43db      	mvns	r3, r3
 80023ea:	69ba      	ldr	r2, [r7, #24]
 80023ec:	4013      	ands	r3, r2
 80023ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f003 0203 	and.w	r2, r3, #3
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	4313      	orrs	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002414:	2b00      	cmp	r3, #0
 8002416:	f000 80c0 	beq.w	800259a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	4b65      	ldr	r3, [pc, #404]	; (80025b4 <HAL_GPIO_Init+0x320>)
 8002420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002422:	4a64      	ldr	r2, [pc, #400]	; (80025b4 <HAL_GPIO_Init+0x320>)
 8002424:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002428:	6453      	str	r3, [r2, #68]	; 0x44
 800242a:	4b62      	ldr	r3, [pc, #392]	; (80025b4 <HAL_GPIO_Init+0x320>)
 800242c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002436:	4a60      	ldr	r2, [pc, #384]	; (80025b8 <HAL_GPIO_Init+0x324>)
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	089b      	lsrs	r3, r3, #2
 800243c:	3302      	adds	r3, #2
 800243e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002442:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	f003 0303 	and.w	r3, r3, #3
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	220f      	movs	r2, #15
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	43db      	mvns	r3, r3
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	4013      	ands	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a57      	ldr	r2, [pc, #348]	; (80025bc <HAL_GPIO_Init+0x328>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d037      	beq.n	80024d2 <HAL_GPIO_Init+0x23e>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a56      	ldr	r2, [pc, #344]	; (80025c0 <HAL_GPIO_Init+0x32c>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d031      	beq.n	80024ce <HAL_GPIO_Init+0x23a>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a55      	ldr	r2, [pc, #340]	; (80025c4 <HAL_GPIO_Init+0x330>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d02b      	beq.n	80024ca <HAL_GPIO_Init+0x236>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a54      	ldr	r2, [pc, #336]	; (80025c8 <HAL_GPIO_Init+0x334>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d025      	beq.n	80024c6 <HAL_GPIO_Init+0x232>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a53      	ldr	r2, [pc, #332]	; (80025cc <HAL_GPIO_Init+0x338>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d01f      	beq.n	80024c2 <HAL_GPIO_Init+0x22e>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a52      	ldr	r2, [pc, #328]	; (80025d0 <HAL_GPIO_Init+0x33c>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d019      	beq.n	80024be <HAL_GPIO_Init+0x22a>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a51      	ldr	r2, [pc, #324]	; (80025d4 <HAL_GPIO_Init+0x340>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d013      	beq.n	80024ba <HAL_GPIO_Init+0x226>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a50      	ldr	r2, [pc, #320]	; (80025d8 <HAL_GPIO_Init+0x344>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d00d      	beq.n	80024b6 <HAL_GPIO_Init+0x222>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a4f      	ldr	r2, [pc, #316]	; (80025dc <HAL_GPIO_Init+0x348>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d007      	beq.n	80024b2 <HAL_GPIO_Init+0x21e>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a4e      	ldr	r2, [pc, #312]	; (80025e0 <HAL_GPIO_Init+0x34c>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d101      	bne.n	80024ae <HAL_GPIO_Init+0x21a>
 80024aa:	2309      	movs	r3, #9
 80024ac:	e012      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024ae:	230a      	movs	r3, #10
 80024b0:	e010      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024b2:	2308      	movs	r3, #8
 80024b4:	e00e      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024b6:	2307      	movs	r3, #7
 80024b8:	e00c      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024ba:	2306      	movs	r3, #6
 80024bc:	e00a      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024be:	2305      	movs	r3, #5
 80024c0:	e008      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024c2:	2304      	movs	r3, #4
 80024c4:	e006      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024c6:	2303      	movs	r3, #3
 80024c8:	e004      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024ca:	2302      	movs	r3, #2
 80024cc:	e002      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024ce:	2301      	movs	r3, #1
 80024d0:	e000      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024d2:	2300      	movs	r3, #0
 80024d4:	69fa      	ldr	r2, [r7, #28]
 80024d6:	f002 0203 	and.w	r2, r2, #3
 80024da:	0092      	lsls	r2, r2, #2
 80024dc:	4093      	lsls	r3, r2
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024e4:	4934      	ldr	r1, [pc, #208]	; (80025b8 <HAL_GPIO_Init+0x324>)
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	089b      	lsrs	r3, r3, #2
 80024ea:	3302      	adds	r3, #2
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024f2:	4b3c      	ldr	r3, [pc, #240]	; (80025e4 <HAL_GPIO_Init+0x350>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	43db      	mvns	r3, r3
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	4013      	ands	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	4313      	orrs	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002516:	4a33      	ldr	r2, [pc, #204]	; (80025e4 <HAL_GPIO_Init+0x350>)
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800251c:	4b31      	ldr	r3, [pc, #196]	; (80025e4 <HAL_GPIO_Init+0x350>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	43db      	mvns	r3, r3
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	4013      	ands	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d003      	beq.n	8002540 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	4313      	orrs	r3, r2
 800253e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002540:	4a28      	ldr	r2, [pc, #160]	; (80025e4 <HAL_GPIO_Init+0x350>)
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002546:	4b27      	ldr	r3, [pc, #156]	; (80025e4 <HAL_GPIO_Init+0x350>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	43db      	mvns	r3, r3
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	4013      	ands	r3, r2
 8002554:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002562:	69ba      	ldr	r2, [r7, #24]
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	4313      	orrs	r3, r2
 8002568:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800256a:	4a1e      	ldr	r2, [pc, #120]	; (80025e4 <HAL_GPIO_Init+0x350>)
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002570:	4b1c      	ldr	r3, [pc, #112]	; (80025e4 <HAL_GPIO_Init+0x350>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	43db      	mvns	r3, r3
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	4013      	ands	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d003      	beq.n	8002594 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002594:	4a13      	ldr	r2, [pc, #76]	; (80025e4 <HAL_GPIO_Init+0x350>)
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	3301      	adds	r3, #1
 800259e:	61fb      	str	r3, [r7, #28]
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	2b0f      	cmp	r3, #15
 80025a4:	f67f ae84 	bls.w	80022b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025a8:	bf00      	nop
 80025aa:	3724      	adds	r7, #36	; 0x24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	40023800 	.word	0x40023800
 80025b8:	40013800 	.word	0x40013800
 80025bc:	40020000 	.word	0x40020000
 80025c0:	40020400 	.word	0x40020400
 80025c4:	40020800 	.word	0x40020800
 80025c8:	40020c00 	.word	0x40020c00
 80025cc:	40021000 	.word	0x40021000
 80025d0:	40021400 	.word	0x40021400
 80025d4:	40021800 	.word	0x40021800
 80025d8:	40021c00 	.word	0x40021c00
 80025dc:	40022000 	.word	0x40022000
 80025e0:	40022400 	.word	0x40022400
 80025e4:	40013c00 	.word	0x40013c00

080025e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	460b      	mov	r3, r1
 80025f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	691a      	ldr	r2, [r3, #16]
 80025f8:	887b      	ldrh	r3, [r7, #2]
 80025fa:	4013      	ands	r3, r2
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d002      	beq.n	8002606 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002600:	2301      	movs	r3, #1
 8002602:	73fb      	strb	r3, [r7, #15]
 8002604:	e001      	b.n	800260a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002606:	2300      	movs	r3, #0
 8002608:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800260a:	7bfb      	ldrb	r3, [r7, #15]
}
 800260c:	4618      	mov	r0, r3
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	460b      	mov	r3, r1
 8002622:	807b      	strh	r3, [r7, #2]
 8002624:	4613      	mov	r3, r2
 8002626:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002628:	787b      	ldrb	r3, [r7, #1]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800262e:	887a      	ldrh	r2, [r7, #2]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002634:	e003      	b.n	800263e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002636:	887b      	ldrh	r3, [r7, #2]
 8002638:	041a      	lsls	r2, r3, #16
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	619a      	str	r2, [r3, #24]
}
 800263e:	bf00      	nop
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
	...

0800264c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e25b      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	2b00      	cmp	r3, #0
 8002668:	d075      	beq.n	8002756 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800266a:	4ba3      	ldr	r3, [pc, #652]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 030c 	and.w	r3, r3, #12
 8002672:	2b04      	cmp	r3, #4
 8002674:	d00c      	beq.n	8002690 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002676:	4ba0      	ldr	r3, [pc, #640]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800267e:	2b08      	cmp	r3, #8
 8002680:	d112      	bne.n	80026a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002682:	4b9d      	ldr	r3, [pc, #628]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800268a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800268e:	d10b      	bne.n	80026a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002690:	4b99      	ldr	r3, [pc, #612]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d05b      	beq.n	8002754 <HAL_RCC_OscConfig+0x108>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d157      	bne.n	8002754 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e236      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026b0:	d106      	bne.n	80026c0 <HAL_RCC_OscConfig+0x74>
 80026b2:	4b91      	ldr	r3, [pc, #580]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a90      	ldr	r2, [pc, #576]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80026b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026bc:	6013      	str	r3, [r2, #0]
 80026be:	e01d      	b.n	80026fc <HAL_RCC_OscConfig+0xb0>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026c8:	d10c      	bne.n	80026e4 <HAL_RCC_OscConfig+0x98>
 80026ca:	4b8b      	ldr	r3, [pc, #556]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a8a      	ldr	r2, [pc, #552]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80026d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026d4:	6013      	str	r3, [r2, #0]
 80026d6:	4b88      	ldr	r3, [pc, #544]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a87      	ldr	r2, [pc, #540]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80026dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026e0:	6013      	str	r3, [r2, #0]
 80026e2:	e00b      	b.n	80026fc <HAL_RCC_OscConfig+0xb0>
 80026e4:	4b84      	ldr	r3, [pc, #528]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a83      	ldr	r2, [pc, #524]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80026ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026ee:	6013      	str	r3, [r2, #0]
 80026f0:	4b81      	ldr	r3, [pc, #516]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a80      	ldr	r2, [pc, #512]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80026f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d013      	beq.n	800272c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002704:	f7ff f9f2 	bl	8001aec <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800270c:	f7ff f9ee 	bl	8001aec <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b64      	cmp	r3, #100	; 0x64
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e1fb      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800271e:	4b76      	ldr	r3, [pc, #472]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d0f0      	beq.n	800270c <HAL_RCC_OscConfig+0xc0>
 800272a:	e014      	b.n	8002756 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800272c:	f7ff f9de 	bl	8001aec <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002734:	f7ff f9da 	bl	8001aec <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b64      	cmp	r3, #100	; 0x64
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e1e7      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002746:	4b6c      	ldr	r3, [pc, #432]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d1f0      	bne.n	8002734 <HAL_RCC_OscConfig+0xe8>
 8002752:	e000      	b.n	8002756 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002754:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d063      	beq.n	800282a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002762:	4b65      	ldr	r3, [pc, #404]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 030c 	and.w	r3, r3, #12
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00b      	beq.n	8002786 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800276e:	4b62      	ldr	r3, [pc, #392]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002776:	2b08      	cmp	r3, #8
 8002778:	d11c      	bne.n	80027b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800277a:	4b5f      	ldr	r3, [pc, #380]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d116      	bne.n	80027b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002786:	4b5c      	ldr	r3, [pc, #368]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d005      	beq.n	800279e <HAL_RCC_OscConfig+0x152>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d001      	beq.n	800279e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e1bb      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800279e:	4b56      	ldr	r3, [pc, #344]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	4952      	ldr	r1, [pc, #328]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027b2:	e03a      	b.n	800282a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d020      	beq.n	80027fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027bc:	4b4f      	ldr	r3, [pc, #316]	; (80028fc <HAL_RCC_OscConfig+0x2b0>)
 80027be:	2201      	movs	r2, #1
 80027c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c2:	f7ff f993 	bl	8001aec <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027ca:	f7ff f98f 	bl	8001aec <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e19c      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027dc:	4b46      	ldr	r3, [pc, #280]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0302 	and.w	r3, r3, #2
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0f0      	beq.n	80027ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e8:	4b43      	ldr	r3, [pc, #268]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	4940      	ldr	r1, [pc, #256]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80027f8:	4313      	orrs	r3, r2
 80027fa:	600b      	str	r3, [r1, #0]
 80027fc:	e015      	b.n	800282a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027fe:	4b3f      	ldr	r3, [pc, #252]	; (80028fc <HAL_RCC_OscConfig+0x2b0>)
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002804:	f7ff f972 	bl	8001aec <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800280c:	f7ff f96e 	bl	8001aec <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e17b      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800281e:	4b36      	ldr	r3, [pc, #216]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1f0      	bne.n	800280c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	2b00      	cmp	r3, #0
 8002834:	d030      	beq.n	8002898 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d016      	beq.n	800286c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800283e:	4b30      	ldr	r3, [pc, #192]	; (8002900 <HAL_RCC_OscConfig+0x2b4>)
 8002840:	2201      	movs	r2, #1
 8002842:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002844:	f7ff f952 	bl	8001aec <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800284c:	f7ff f94e 	bl	8001aec <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b02      	cmp	r3, #2
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e15b      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800285e:	4b26      	ldr	r3, [pc, #152]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 8002860:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0f0      	beq.n	800284c <HAL_RCC_OscConfig+0x200>
 800286a:	e015      	b.n	8002898 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800286c:	4b24      	ldr	r3, [pc, #144]	; (8002900 <HAL_RCC_OscConfig+0x2b4>)
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002872:	f7ff f93b 	bl	8001aec <HAL_GetTick>
 8002876:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002878:	e008      	b.n	800288c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800287a:	f7ff f937 	bl	8001aec <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d901      	bls.n	800288c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e144      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800288c:	4b1a      	ldr	r3, [pc, #104]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 800288e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1f0      	bne.n	800287a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0304 	and.w	r3, r3, #4
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f000 80a0 	beq.w	80029e6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028a6:	2300      	movs	r3, #0
 80028a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028aa:	4b13      	ldr	r3, [pc, #76]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80028ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d10f      	bne.n	80028d6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	4b0f      	ldr	r3, [pc, #60]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80028bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028be:	4a0e      	ldr	r2, [pc, #56]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80028c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028c4:	6413      	str	r3, [r2, #64]	; 0x40
 80028c6:	4b0c      	ldr	r3, [pc, #48]	; (80028f8 <HAL_RCC_OscConfig+0x2ac>)
 80028c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ce:	60bb      	str	r3, [r7, #8]
 80028d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028d2:	2301      	movs	r3, #1
 80028d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d6:	4b0b      	ldr	r3, [pc, #44]	; (8002904 <HAL_RCC_OscConfig+0x2b8>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d121      	bne.n	8002926 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028e2:	4b08      	ldr	r3, [pc, #32]	; (8002904 <HAL_RCC_OscConfig+0x2b8>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a07      	ldr	r2, [pc, #28]	; (8002904 <HAL_RCC_OscConfig+0x2b8>)
 80028e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028ee:	f7ff f8fd 	bl	8001aec <HAL_GetTick>
 80028f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f4:	e011      	b.n	800291a <HAL_RCC_OscConfig+0x2ce>
 80028f6:	bf00      	nop
 80028f8:	40023800 	.word	0x40023800
 80028fc:	42470000 	.word	0x42470000
 8002900:	42470e80 	.word	0x42470e80
 8002904:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002908:	f7ff f8f0 	bl	8001aec <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b02      	cmp	r3, #2
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e0fd      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800291a:	4b81      	ldr	r3, [pc, #516]	; (8002b20 <HAL_RCC_OscConfig+0x4d4>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002922:	2b00      	cmp	r3, #0
 8002924:	d0f0      	beq.n	8002908 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d106      	bne.n	800293c <HAL_RCC_OscConfig+0x2f0>
 800292e:	4b7d      	ldr	r3, [pc, #500]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002932:	4a7c      	ldr	r2, [pc, #496]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002934:	f043 0301 	orr.w	r3, r3, #1
 8002938:	6713      	str	r3, [r2, #112]	; 0x70
 800293a:	e01c      	b.n	8002976 <HAL_RCC_OscConfig+0x32a>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	2b05      	cmp	r3, #5
 8002942:	d10c      	bne.n	800295e <HAL_RCC_OscConfig+0x312>
 8002944:	4b77      	ldr	r3, [pc, #476]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002948:	4a76      	ldr	r2, [pc, #472]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 800294a:	f043 0304 	orr.w	r3, r3, #4
 800294e:	6713      	str	r3, [r2, #112]	; 0x70
 8002950:	4b74      	ldr	r3, [pc, #464]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002954:	4a73      	ldr	r2, [pc, #460]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002956:	f043 0301 	orr.w	r3, r3, #1
 800295a:	6713      	str	r3, [r2, #112]	; 0x70
 800295c:	e00b      	b.n	8002976 <HAL_RCC_OscConfig+0x32a>
 800295e:	4b71      	ldr	r3, [pc, #452]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002960:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002962:	4a70      	ldr	r2, [pc, #448]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002964:	f023 0301 	bic.w	r3, r3, #1
 8002968:	6713      	str	r3, [r2, #112]	; 0x70
 800296a:	4b6e      	ldr	r3, [pc, #440]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 800296c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800296e:	4a6d      	ldr	r2, [pc, #436]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002970:	f023 0304 	bic.w	r3, r3, #4
 8002974:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d015      	beq.n	80029aa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800297e:	f7ff f8b5 	bl	8001aec <HAL_GetTick>
 8002982:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002984:	e00a      	b.n	800299c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002986:	f7ff f8b1 	bl	8001aec <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	f241 3288 	movw	r2, #5000	; 0x1388
 8002994:	4293      	cmp	r3, r2
 8002996:	d901      	bls.n	800299c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e0bc      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800299c:	4b61      	ldr	r3, [pc, #388]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 800299e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a0:	f003 0302 	and.w	r3, r3, #2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d0ee      	beq.n	8002986 <HAL_RCC_OscConfig+0x33a>
 80029a8:	e014      	b.n	80029d4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029aa:	f7ff f89f 	bl	8001aec <HAL_GetTick>
 80029ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029b0:	e00a      	b.n	80029c8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029b2:	f7ff f89b 	bl	8001aec <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e0a6      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029c8:	4b56      	ldr	r3, [pc, #344]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 80029ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1ee      	bne.n	80029b2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029d4:	7dfb      	ldrb	r3, [r7, #23]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d105      	bne.n	80029e6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029da:	4b52      	ldr	r3, [pc, #328]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	4a51      	ldr	r2, [pc, #324]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 80029e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029e4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f000 8092 	beq.w	8002b14 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029f0:	4b4c      	ldr	r3, [pc, #304]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	f003 030c 	and.w	r3, r3, #12
 80029f8:	2b08      	cmp	r3, #8
 80029fa:	d05c      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d141      	bne.n	8002a88 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a04:	4b48      	ldr	r3, [pc, #288]	; (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0a:	f7ff f86f 	bl	8001aec <HAL_GetTick>
 8002a0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a10:	e008      	b.n	8002a24 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a12:	f7ff f86b 	bl	8001aec <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e078      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a24:	4b3f      	ldr	r3, [pc, #252]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d1f0      	bne.n	8002a12 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	69da      	ldr	r2, [r3, #28]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a1b      	ldr	r3, [r3, #32]
 8002a38:	431a      	orrs	r2, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3e:	019b      	lsls	r3, r3, #6
 8002a40:	431a      	orrs	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a46:	085b      	lsrs	r3, r3, #1
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	041b      	lsls	r3, r3, #16
 8002a4c:	431a      	orrs	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a52:	061b      	lsls	r3, r3, #24
 8002a54:	4933      	ldr	r1, [pc, #204]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a5a:	4b33      	ldr	r3, [pc, #204]	; (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a60:	f7ff f844 	bl	8001aec <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a68:	f7ff f840 	bl	8001aec <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e04d      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a7a:	4b2a      	ldr	r3, [pc, #168]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0f0      	beq.n	8002a68 <HAL_RCC_OscConfig+0x41c>
 8002a86:	e045      	b.n	8002b14 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a88:	4b27      	ldr	r3, [pc, #156]	; (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a8e:	f7ff f82d 	bl	8001aec <HAL_GetTick>
 8002a92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a94:	e008      	b.n	8002aa8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a96:	f7ff f829 	bl	8001aec <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d901      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e036      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aa8:	4b1e      	ldr	r3, [pc, #120]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1f0      	bne.n	8002a96 <HAL_RCC_OscConfig+0x44a>
 8002ab4:	e02e      	b.n	8002b14 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d101      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e029      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ac2:	4b18      	ldr	r3, [pc, #96]	; (8002b24 <HAL_RCC_OscConfig+0x4d8>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	69db      	ldr	r3, [r3, #28]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d11c      	bne.n	8002b10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d115      	bne.n	8002b10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002aea:	4013      	ands	r3, r2
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d10d      	bne.n	8002b10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d106      	bne.n	8002b10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d001      	beq.n	8002b14 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e000      	b.n	8002b16 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3718      	adds	r7, #24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40007000 	.word	0x40007000
 8002b24:	40023800 	.word	0x40023800
 8002b28:	42470060 	.word	0x42470060

08002b2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e0cc      	b.n	8002cda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b40:	4b68      	ldr	r3, [pc, #416]	; (8002ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 030f 	and.w	r3, r3, #15
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d90c      	bls.n	8002b68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b4e:	4b65      	ldr	r3, [pc, #404]	; (8002ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b56:	4b63      	ldr	r3, [pc, #396]	; (8002ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d001      	beq.n	8002b68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e0b8      	b.n	8002cda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d020      	beq.n	8002bb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0304 	and.w	r3, r3, #4
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b80:	4b59      	ldr	r3, [pc, #356]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	4a58      	ldr	r2, [pc, #352]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0308 	and.w	r3, r3, #8
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d005      	beq.n	8002ba4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b98:	4b53      	ldr	r3, [pc, #332]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	4a52      	ldr	r2, [pc, #328]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002ba2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ba4:	4b50      	ldr	r3, [pc, #320]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	494d      	ldr	r1, [pc, #308]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d044      	beq.n	8002c4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d107      	bne.n	8002bda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bca:	4b47      	ldr	r3, [pc, #284]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d119      	bne.n	8002c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e07f      	b.n	8002cda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d003      	beq.n	8002bea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002be6:	2b03      	cmp	r3, #3
 8002be8:	d107      	bne.n	8002bfa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bea:	4b3f      	ldr	r3, [pc, #252]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d109      	bne.n	8002c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e06f      	b.n	8002cda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bfa:	4b3b      	ldr	r3, [pc, #236]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e067      	b.n	8002cda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c0a:	4b37      	ldr	r3, [pc, #220]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f023 0203 	bic.w	r2, r3, #3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	4934      	ldr	r1, [pc, #208]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c1c:	f7fe ff66 	bl	8001aec <HAL_GetTick>
 8002c20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c22:	e00a      	b.n	8002c3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c24:	f7fe ff62 	bl	8001aec <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e04f      	b.n	8002cda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c3a:	4b2b      	ldr	r3, [pc, #172]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 020c 	and.w	r2, r3, #12
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d1eb      	bne.n	8002c24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c4c:	4b25      	ldr	r3, [pc, #148]	; (8002ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 030f 	and.w	r3, r3, #15
 8002c54:	683a      	ldr	r2, [r7, #0]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d20c      	bcs.n	8002c74 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c5a:	4b22      	ldr	r3, [pc, #136]	; (8002ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c5c:	683a      	ldr	r2, [r7, #0]
 8002c5e:	b2d2      	uxtb	r2, r2
 8002c60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c62:	4b20      	ldr	r3, [pc, #128]	; (8002ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 030f 	and.w	r3, r3, #15
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d001      	beq.n	8002c74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e032      	b.n	8002cda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0304 	and.w	r3, r3, #4
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d008      	beq.n	8002c92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c80:	4b19      	ldr	r3, [pc, #100]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	4916      	ldr	r1, [pc, #88]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0308 	and.w	r3, r3, #8
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d009      	beq.n	8002cb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c9e:	4b12      	ldr	r3, [pc, #72]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	00db      	lsls	r3, r3, #3
 8002cac:	490e      	ldr	r1, [pc, #56]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002cb2:	f000 f821 	bl	8002cf8 <HAL_RCC_GetSysClockFreq>
 8002cb6:	4601      	mov	r1, r0
 8002cb8:	4b0b      	ldr	r3, [pc, #44]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	091b      	lsrs	r3, r3, #4
 8002cbe:	f003 030f 	and.w	r3, r3, #15
 8002cc2:	4a0a      	ldr	r2, [pc, #40]	; (8002cec <HAL_RCC_ClockConfig+0x1c0>)
 8002cc4:	5cd3      	ldrb	r3, [r2, r3]
 8002cc6:	fa21 f303 	lsr.w	r3, r1, r3
 8002cca:	4a09      	ldr	r2, [pc, #36]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8002ccc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002cce:	4b09      	ldr	r3, [pc, #36]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7fe fec6 	bl	8001a64 <HAL_InitTick>

  return HAL_OK;
 8002cd8:	2300      	movs	r3, #0
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	40023c00 	.word	0x40023c00
 8002ce8:	40023800 	.word	0x40023800
 8002cec:	080054d0 	.word	0x080054d0
 8002cf0:	20000004 	.word	0x20000004
 8002cf4:	20000008 	.word	0x20000008

08002cf8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	607b      	str	r3, [r7, #4]
 8002d02:	2300      	movs	r3, #0
 8002d04:	60fb      	str	r3, [r7, #12]
 8002d06:	2300      	movs	r3, #0
 8002d08:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d0e:	4b50      	ldr	r3, [pc, #320]	; (8002e50 <HAL_RCC_GetSysClockFreq+0x158>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f003 030c 	and.w	r3, r3, #12
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	d007      	beq.n	8002d2a <HAL_RCC_GetSysClockFreq+0x32>
 8002d1a:	2b08      	cmp	r3, #8
 8002d1c:	d008      	beq.n	8002d30 <HAL_RCC_GetSysClockFreq+0x38>
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	f040 808d 	bne.w	8002e3e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d24:	4b4b      	ldr	r3, [pc, #300]	; (8002e54 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002d26:	60bb      	str	r3, [r7, #8]
       break;
 8002d28:	e08c      	b.n	8002e44 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d2a:	4b4b      	ldr	r3, [pc, #300]	; (8002e58 <HAL_RCC_GetSysClockFreq+0x160>)
 8002d2c:	60bb      	str	r3, [r7, #8]
      break;
 8002d2e:	e089      	b.n	8002e44 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d30:	4b47      	ldr	r3, [pc, #284]	; (8002e50 <HAL_RCC_GetSysClockFreq+0x158>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d38:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d3a:	4b45      	ldr	r3, [pc, #276]	; (8002e50 <HAL_RCC_GetSysClockFreq+0x158>)
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d023      	beq.n	8002d8e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d46:	4b42      	ldr	r3, [pc, #264]	; (8002e50 <HAL_RCC_GetSysClockFreq+0x158>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	099b      	lsrs	r3, r3, #6
 8002d4c:	f04f 0400 	mov.w	r4, #0
 8002d50:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002d54:	f04f 0200 	mov.w	r2, #0
 8002d58:	ea03 0501 	and.w	r5, r3, r1
 8002d5c:	ea04 0602 	and.w	r6, r4, r2
 8002d60:	4a3d      	ldr	r2, [pc, #244]	; (8002e58 <HAL_RCC_GetSysClockFreq+0x160>)
 8002d62:	fb02 f106 	mul.w	r1, r2, r6
 8002d66:	2200      	movs	r2, #0
 8002d68:	fb02 f205 	mul.w	r2, r2, r5
 8002d6c:	440a      	add	r2, r1
 8002d6e:	493a      	ldr	r1, [pc, #232]	; (8002e58 <HAL_RCC_GetSysClockFreq+0x160>)
 8002d70:	fba5 0101 	umull	r0, r1, r5, r1
 8002d74:	1853      	adds	r3, r2, r1
 8002d76:	4619      	mov	r1, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f04f 0400 	mov.w	r4, #0
 8002d7e:	461a      	mov	r2, r3
 8002d80:	4623      	mov	r3, r4
 8002d82:	f7fd fa85 	bl	8000290 <__aeabi_uldivmod>
 8002d86:	4603      	mov	r3, r0
 8002d88:	460c      	mov	r4, r1
 8002d8a:	60fb      	str	r3, [r7, #12]
 8002d8c:	e049      	b.n	8002e22 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d8e:	4b30      	ldr	r3, [pc, #192]	; (8002e50 <HAL_RCC_GetSysClockFreq+0x158>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	099b      	lsrs	r3, r3, #6
 8002d94:	f04f 0400 	mov.w	r4, #0
 8002d98:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002d9c:	f04f 0200 	mov.w	r2, #0
 8002da0:	ea03 0501 	and.w	r5, r3, r1
 8002da4:	ea04 0602 	and.w	r6, r4, r2
 8002da8:	4629      	mov	r1, r5
 8002daa:	4632      	mov	r2, r6
 8002dac:	f04f 0300 	mov.w	r3, #0
 8002db0:	f04f 0400 	mov.w	r4, #0
 8002db4:	0154      	lsls	r4, r2, #5
 8002db6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002dba:	014b      	lsls	r3, r1, #5
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	4622      	mov	r2, r4
 8002dc0:	1b49      	subs	r1, r1, r5
 8002dc2:	eb62 0206 	sbc.w	r2, r2, r6
 8002dc6:	f04f 0300 	mov.w	r3, #0
 8002dca:	f04f 0400 	mov.w	r4, #0
 8002dce:	0194      	lsls	r4, r2, #6
 8002dd0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002dd4:	018b      	lsls	r3, r1, #6
 8002dd6:	1a5b      	subs	r3, r3, r1
 8002dd8:	eb64 0402 	sbc.w	r4, r4, r2
 8002ddc:	f04f 0100 	mov.w	r1, #0
 8002de0:	f04f 0200 	mov.w	r2, #0
 8002de4:	00e2      	lsls	r2, r4, #3
 8002de6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002dea:	00d9      	lsls	r1, r3, #3
 8002dec:	460b      	mov	r3, r1
 8002dee:	4614      	mov	r4, r2
 8002df0:	195b      	adds	r3, r3, r5
 8002df2:	eb44 0406 	adc.w	r4, r4, r6
 8002df6:	f04f 0100 	mov.w	r1, #0
 8002dfa:	f04f 0200 	mov.w	r2, #0
 8002dfe:	02a2      	lsls	r2, r4, #10
 8002e00:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002e04:	0299      	lsls	r1, r3, #10
 8002e06:	460b      	mov	r3, r1
 8002e08:	4614      	mov	r4, r2
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	4621      	mov	r1, r4
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f04f 0400 	mov.w	r4, #0
 8002e14:	461a      	mov	r2, r3
 8002e16:	4623      	mov	r3, r4
 8002e18:	f7fd fa3a 	bl	8000290 <__aeabi_uldivmod>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	460c      	mov	r4, r1
 8002e20:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002e22:	4b0b      	ldr	r3, [pc, #44]	; (8002e50 <HAL_RCC_GetSysClockFreq+0x158>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	0c1b      	lsrs	r3, r3, #16
 8002e28:	f003 0303 	and.w	r3, r3, #3
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002e32:	68fa      	ldr	r2, [r7, #12]
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e3a:	60bb      	str	r3, [r7, #8]
      break;
 8002e3c:	e002      	b.n	8002e44 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e3e:	4b05      	ldr	r3, [pc, #20]	; (8002e54 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002e40:	60bb      	str	r3, [r7, #8]
      break;
 8002e42:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e44:	68bb      	ldr	r3, [r7, #8]
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40023800 	.word	0x40023800
 8002e54:	00f42400 	.word	0x00f42400
 8002e58:	017d7840 	.word	0x017d7840

08002e5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e60:	4b03      	ldr	r3, [pc, #12]	; (8002e70 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e62:	681b      	ldr	r3, [r3, #0]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	20000004 	.word	0x20000004

08002e74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e78:	f7ff fff0 	bl	8002e5c <HAL_RCC_GetHCLKFreq>
 8002e7c:	4601      	mov	r1, r0
 8002e7e:	4b05      	ldr	r3, [pc, #20]	; (8002e94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	0a9b      	lsrs	r3, r3, #10
 8002e84:	f003 0307 	and.w	r3, r3, #7
 8002e88:	4a03      	ldr	r2, [pc, #12]	; (8002e98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e8a:	5cd3      	ldrb	r3, [r2, r3]
 8002e8c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	40023800 	.word	0x40023800
 8002e98:	080054e0 	.word	0x080054e0

08002e9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ea0:	f7ff ffdc 	bl	8002e5c <HAL_RCC_GetHCLKFreq>
 8002ea4:	4601      	mov	r1, r0
 8002ea6:	4b05      	ldr	r3, [pc, #20]	; (8002ebc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	0b5b      	lsrs	r3, r3, #13
 8002eac:	f003 0307 	and.w	r3, r3, #7
 8002eb0:	4a03      	ldr	r2, [pc, #12]	; (8002ec0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002eb2:	5cd3      	ldrb	r3, [r2, r3]
 8002eb4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	40023800 	.word	0x40023800
 8002ec0:	080054e0 	.word	0x080054e0

08002ec4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d10b      	bne.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d105      	bne.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d075      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002ef8:	4bad      	ldr	r3, [pc, #692]	; (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002efe:	f7fe fdf5 	bl	8001aec <HAL_GetTick>
 8002f02:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002f04:	e008      	b.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002f06:	f7fe fdf1 	bl	8001aec <HAL_GetTick>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d901      	bls.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e18b      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002f18:	4ba6      	ldr	r3, [pc, #664]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d1f0      	bne.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d009      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	019a      	lsls	r2, r3, #6
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	071b      	lsls	r3, r3, #28
 8002f3c:	499d      	ldr	r1, [pc, #628]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0302 	and.w	r3, r3, #2
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d01f      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f50:	4b98      	ldr	r3, [pc, #608]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f56:	0f1b      	lsrs	r3, r3, #28
 8002f58:	f003 0307 	and.w	r3, r3, #7
 8002f5c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	019a      	lsls	r2, r3, #6
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	061b      	lsls	r3, r3, #24
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	071b      	lsls	r3, r3, #28
 8002f70:	4990      	ldr	r1, [pc, #576]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002f78:	4b8e      	ldr	r3, [pc, #568]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f7e:	f023 021f 	bic.w	r2, r3, #31
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	69db      	ldr	r3, [r3, #28]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	498a      	ldr	r1, [pc, #552]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d00d      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	019a      	lsls	r2, r3, #6
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	061b      	lsls	r3, r3, #24
 8002fa8:	431a      	orrs	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	071b      	lsls	r3, r3, #28
 8002fb0:	4980      	ldr	r1, [pc, #512]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002fb8:	4b7d      	ldr	r3, [pc, #500]	; (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002fba:	2201      	movs	r2, #1
 8002fbc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002fbe:	f7fe fd95 	bl	8001aec <HAL_GetTick>
 8002fc2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fc4:	e008      	b.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002fc6:	f7fe fd91 	bl	8001aec <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e12b      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fd8:	4b76      	ldr	r3, [pc, #472]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d0f0      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d105      	bne.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d079      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002ffc:	4b6e      	ldr	r3, [pc, #440]	; (80031b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003002:	f7fe fd73 	bl	8001aec <HAL_GetTick>
 8003006:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003008:	e008      	b.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800300a:	f7fe fd6f 	bl	8001aec <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e109      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800301c:	4b65      	ldr	r3, [pc, #404]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003024:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003028:	d0ef      	beq.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0304 	and.w	r3, r3, #4
 8003032:	2b00      	cmp	r3, #0
 8003034:	d020      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003036:	4b5f      	ldr	r3, [pc, #380]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800303c:	0f1b      	lsrs	r3, r3, #28
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	019a      	lsls	r2, r3, #6
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	061b      	lsls	r3, r3, #24
 8003050:	431a      	orrs	r2, r3
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	071b      	lsls	r3, r3, #28
 8003056:	4957      	ldr	r1, [pc, #348]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003058:	4313      	orrs	r3, r2
 800305a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800305e:	4b55      	ldr	r3, [pc, #340]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003060:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003064:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	3b01      	subs	r3, #1
 800306e:	021b      	lsls	r3, r3, #8
 8003070:	4950      	ldr	r1, [pc, #320]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003072:	4313      	orrs	r3, r2
 8003074:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0308 	and.w	r3, r3, #8
 8003080:	2b00      	cmp	r3, #0
 8003082:	d01e      	beq.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003084:	4b4b      	ldr	r3, [pc, #300]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800308a:	0e1b      	lsrs	r3, r3, #24
 800308c:	f003 030f 	and.w	r3, r3, #15
 8003090:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	019a      	lsls	r2, r3, #6
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	061b      	lsls	r3, r3, #24
 800309c:	431a      	orrs	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	071b      	lsls	r3, r3, #28
 80030a4:	4943      	ldr	r1, [pc, #268]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80030ac:	4b41      	ldr	r3, [pc, #260]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80030ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030b2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ba:	493e      	ldr	r1, [pc, #248]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80030c2:	4b3d      	ldr	r3, [pc, #244]	; (80031b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80030c4:	2201      	movs	r2, #1
 80030c6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80030c8:	f7fe fd10 	bl	8001aec <HAL_GetTick>
 80030cc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80030ce:	e008      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80030d0:	f7fe fd0c 	bl	8001aec <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d901      	bls.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e0a6      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80030e2:	4b34      	ldr	r3, [pc, #208]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80030ee:	d1ef      	bne.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0320 	and.w	r3, r3, #32
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	f000 808d 	beq.w	8003218 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80030fe:	2300      	movs	r3, #0
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	4b2c      	ldr	r3, [pc, #176]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	4a2b      	ldr	r2, [pc, #172]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800310c:	6413      	str	r3, [r2, #64]	; 0x40
 800310e:	4b29      	ldr	r3, [pc, #164]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800311a:	4b28      	ldr	r3, [pc, #160]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a27      	ldr	r2, [pc, #156]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003120:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003124:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003126:	f7fe fce1 	bl	8001aec <HAL_GetTick>
 800312a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800312c:	e008      	b.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800312e:	f7fe fcdd 	bl	8001aec <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d901      	bls.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e077      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003140:	4b1e      	ldr	r3, [pc, #120]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003148:	2b00      	cmp	r3, #0
 800314a:	d0f0      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800314c:	4b19      	ldr	r3, [pc, #100]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800314e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003150:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003154:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d039      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003160:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003164:	693a      	ldr	r2, [r7, #16]
 8003166:	429a      	cmp	r2, r3
 8003168:	d032      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800316a:	4b12      	ldr	r3, [pc, #72]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800316c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800316e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003172:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003174:	4b12      	ldr	r3, [pc, #72]	; (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003176:	2201      	movs	r2, #1
 8003178:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800317a:	4b11      	ldr	r3, [pc, #68]	; (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800317c:	2200      	movs	r2, #0
 800317e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003180:	4a0c      	ldr	r2, [pc, #48]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003186:	4b0b      	ldr	r3, [pc, #44]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	2b01      	cmp	r3, #1
 8003190:	d11e      	bne.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003192:	f7fe fcab 	bl	8001aec <HAL_GetTick>
 8003196:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003198:	e014      	b.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800319a:	f7fe fca7 	bl	8001aec <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d90b      	bls.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e03f      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 80031b0:	42470068 	.word	0x42470068
 80031b4:	40023800 	.word	0x40023800
 80031b8:	42470070 	.word	0x42470070
 80031bc:	40007000 	.word	0x40007000
 80031c0:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031c4:	4b1c      	ldr	r3, [pc, #112]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80031c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d0e4      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031dc:	d10d      	bne.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x336>
 80031de:	4b16      	ldr	r3, [pc, #88]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ea:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80031ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031f2:	4911      	ldr	r1, [pc, #68]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	608b      	str	r3, [r1, #8]
 80031f8:	e005      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80031fa:	4b0f      	ldr	r3, [pc, #60]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	4a0e      	ldr	r2, [pc, #56]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003200:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003204:	6093      	str	r3, [r2, #8]
 8003206:	4b0c      	ldr	r3, [pc, #48]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003208:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003212:	4909      	ldr	r1, [pc, #36]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003214:	4313      	orrs	r3, r2
 8003216:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0310 	and.w	r3, r3, #16
 8003220:	2b00      	cmp	r3, #0
 8003222:	d004      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800322a:	4b04      	ldr	r3, [pc, #16]	; (800323c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800322c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800322e:	2300      	movs	r3, #0
}
 8003230:	4618      	mov	r0, r3
 8003232:	3718      	adds	r7, #24
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40023800 	.word	0x40023800
 800323c:	424711e0 	.word	0x424711e0

08003240 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e083      	b.n	800335a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	7f5b      	ldrb	r3, [r3, #29]
 8003256:	b2db      	uxtb	r3, r3
 8003258:	2b00      	cmp	r3, #0
 800325a:	d105      	bne.n	8003268 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f7fe f996 	bl	8001594 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2202      	movs	r2, #2
 800326c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	22ca      	movs	r2, #202	; 0xca
 8003274:	625a      	str	r2, [r3, #36]	; 0x24
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2253      	movs	r2, #83	; 0x53
 800327c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f9fb 	bl	800367a <RTC_EnterInitMode>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d008      	beq.n	800329c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	22ff      	movs	r2, #255	; 0xff
 8003290:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2204      	movs	r2, #4
 8003296:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e05e      	b.n	800335a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	6812      	ldr	r2, [r2, #0]
 80032a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80032aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032ae:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	6899      	ldr	r1, [r3, #8]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685a      	ldr	r2, [r3, #4]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	431a      	orrs	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	431a      	orrs	r2, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	68d2      	ldr	r2, [r2, #12]
 80032d6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	6919      	ldr	r1, [r3, #16]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	041a      	lsls	r2, r3, #16
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	430a      	orrs	r2, r1
 80032ea:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68da      	ldr	r2, [r3, #12]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032fa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 0320 	and.w	r3, r3, #32
 8003306:	2b00      	cmp	r3, #0
 8003308:	d10e      	bne.n	8003328 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 f98d 	bl	800362a <HAL_RTC_WaitForSynchro>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d008      	beq.n	8003328 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	22ff      	movs	r2, #255	; 0xff
 800331c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2204      	movs	r2, #4
 8003322:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e018      	b.n	800335a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003336:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	699a      	ldr	r2, [r3, #24]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	430a      	orrs	r2, r1
 8003348:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	22ff      	movs	r2, #255	; 0xff
 8003350:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2201      	movs	r2, #1
 8003356:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8003358:	2300      	movs	r3, #0
  }
}
 800335a:	4618      	mov	r0, r3
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003362:	b590      	push	{r4, r7, lr}
 8003364:	b087      	sub	sp, #28
 8003366:	af00      	add	r7, sp, #0
 8003368:	60f8      	str	r0, [r7, #12]
 800336a:	60b9      	str	r1, [r7, #8]
 800336c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800336e:	2300      	movs	r3, #0
 8003370:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	7f1b      	ldrb	r3, [r3, #28]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d101      	bne.n	800337e <HAL_RTC_SetTime+0x1c>
 800337a:	2302      	movs	r3, #2
 800337c:	e0aa      	b.n	80034d4 <HAL_RTC_SetTime+0x172>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2201      	movs	r2, #1
 8003382:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2202      	movs	r2, #2
 8003388:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d126      	bne.n	80033de <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800339a:	2b00      	cmp	r3, #0
 800339c:	d102      	bne.n	80033a4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	2200      	movs	r2, #0
 80033a2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	4618      	mov	r0, r3
 80033aa:	f000 f992 	bl	80036d2 <RTC_ByteToBcd2>
 80033ae:	4603      	mov	r3, r0
 80033b0:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	785b      	ldrb	r3, [r3, #1]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f000 f98b 	bl	80036d2 <RTC_ByteToBcd2>
 80033bc:	4603      	mov	r3, r0
 80033be:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80033c0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	789b      	ldrb	r3, [r3, #2]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f000 f983 	bl	80036d2 <RTC_ByteToBcd2>
 80033cc:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80033ce:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	78db      	ldrb	r3, [r3, #3]
 80033d6:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80033d8:	4313      	orrs	r3, r2
 80033da:	617b      	str	r3, [r7, #20]
 80033dc:	e018      	b.n	8003410 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d102      	bne.n	80033f2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	2200      	movs	r2, #0
 80033f0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	785b      	ldrb	r3, [r3, #1]
 80033fc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80033fe:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8003400:	68ba      	ldr	r2, [r7, #8]
 8003402:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003404:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	78db      	ldrb	r3, [r3, #3]
 800340a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800340c:	4313      	orrs	r3, r2
 800340e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	22ca      	movs	r2, #202	; 0xca
 8003416:	625a      	str	r2, [r3, #36]	; 0x24
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2253      	movs	r2, #83	; 0x53
 800341e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003420:	68f8      	ldr	r0, [r7, #12]
 8003422:	f000 f92a 	bl	800367a <RTC_EnterInitMode>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00b      	beq.n	8003444 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	22ff      	movs	r2, #255	; 0xff
 8003432:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2204      	movs	r2, #4
 8003438:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2200      	movs	r2, #0
 800343e:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e047      	b.n	80034d4 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800344e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003452:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003462:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	6899      	ldr	r1, [r3, #8]
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	68da      	ldr	r2, [r3, #12]
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	431a      	orrs	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	430a      	orrs	r2, r1
 800347a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	68da      	ldr	r2, [r3, #12]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800348a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f003 0320 	and.w	r3, r3, #32
 8003496:	2b00      	cmp	r3, #0
 8003498:	d111      	bne.n	80034be <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800349a:	68f8      	ldr	r0, [r7, #12]
 800349c:	f000 f8c5 	bl	800362a <HAL_RTC_WaitForSynchro>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00b      	beq.n	80034be <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	22ff      	movs	r2, #255	; 0xff
 80034ac:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2204      	movs	r2, #4
 80034b2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2200      	movs	r2, #0
 80034b8:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e00a      	b.n	80034d4 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	22ff      	movs	r2, #255	; 0xff
 80034c4:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2201      	movs	r2, #1
 80034ca:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80034d2:	2300      	movs	r3, #0
  }
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	371c      	adds	r7, #28
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd90      	pop	{r4, r7, pc}

080034dc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80034dc:	b590      	push	{r4, r7, lr}
 80034de:	b087      	sub	sp, #28
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80034e8:	2300      	movs	r3, #0
 80034ea:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	7f1b      	ldrb	r3, [r3, #28]
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d101      	bne.n	80034f8 <HAL_RTC_SetDate+0x1c>
 80034f4:	2302      	movs	r3, #2
 80034f6:	e094      	b.n	8003622 <HAL_RTC_SetDate+0x146>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2201      	movs	r2, #1
 80034fc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2202      	movs	r2, #2
 8003502:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10e      	bne.n	8003528 <HAL_RTC_SetDate+0x4c>
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	785b      	ldrb	r3, [r3, #1]
 800350e:	f003 0310 	and.w	r3, r3, #16
 8003512:	2b00      	cmp	r3, #0
 8003514:	d008      	beq.n	8003528 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	785b      	ldrb	r3, [r3, #1]
 800351a:	f023 0310 	bic.w	r3, r3, #16
 800351e:	b2db      	uxtb	r3, r3
 8003520:	330a      	adds	r3, #10
 8003522:	b2da      	uxtb	r2, r3
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d11c      	bne.n	8003568 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	78db      	ldrb	r3, [r3, #3]
 8003532:	4618      	mov	r0, r3
 8003534:	f000 f8cd 	bl	80036d2 <RTC_ByteToBcd2>
 8003538:	4603      	mov	r3, r0
 800353a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	785b      	ldrb	r3, [r3, #1]
 8003540:	4618      	mov	r0, r3
 8003542:	f000 f8c6 	bl	80036d2 <RTC_ByteToBcd2>
 8003546:	4603      	mov	r3, r0
 8003548:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800354a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	789b      	ldrb	r3, [r3, #2]
 8003550:	4618      	mov	r0, r3
 8003552:	f000 f8be 	bl	80036d2 <RTC_ByteToBcd2>
 8003556:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003558:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003562:	4313      	orrs	r3, r2
 8003564:	617b      	str	r3, [r7, #20]
 8003566:	e00e      	b.n	8003586 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	78db      	ldrb	r3, [r3, #3]
 800356c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	785b      	ldrb	r3, [r3, #1]
 8003572:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003574:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800357a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003582:	4313      	orrs	r3, r2
 8003584:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	22ca      	movs	r2, #202	; 0xca
 800358c:	625a      	str	r2, [r3, #36]	; 0x24
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2253      	movs	r2, #83	; 0x53
 8003594:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 f86f 	bl	800367a <RTC_EnterInitMode>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00b      	beq.n	80035ba <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	22ff      	movs	r2, #255	; 0xff
 80035a8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2204      	movs	r2, #4
 80035ae:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e033      	b.n	8003622 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80035c4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80035c8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68da      	ldr	r2, [r3, #12]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035d8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f003 0320 	and.w	r3, r3, #32
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d111      	bne.n	800360c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f000 f81e 	bl	800362a <HAL_RTC_WaitForSynchro>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00b      	beq.n	800360c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	22ff      	movs	r2, #255	; 0xff
 80035fa:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2204      	movs	r2, #4
 8003600:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e00a      	b.n	8003622 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	22ff      	movs	r2, #255	; 0xff
 8003612:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2201      	movs	r2, #1
 8003618:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8003620:	2300      	movs	r3, #0
  }
}
 8003622:	4618      	mov	r0, r3
 8003624:	371c      	adds	r7, #28
 8003626:	46bd      	mov	sp, r7
 8003628:	bd90      	pop	{r4, r7, pc}

0800362a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b084      	sub	sp, #16
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003632:	2300      	movs	r3, #0
 8003634:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68da      	ldr	r2, [r3, #12]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003644:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003646:	f7fe fa51 	bl	8001aec <HAL_GetTick>
 800364a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800364c:	e009      	b.n	8003662 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800364e:	f7fe fa4d 	bl	8001aec <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800365c:	d901      	bls.n	8003662 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e007      	b.n	8003672 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	f003 0320 	and.w	r3, r3, #32
 800366c:	2b00      	cmp	r3, #0
 800366e:	d0ee      	beq.n	800364e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}

0800367a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	b084      	sub	sp, #16
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003682:	2300      	movs	r3, #0
 8003684:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003690:	2b00      	cmp	r3, #0
 8003692:	d119      	bne.n	80036c8 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f04f 32ff 	mov.w	r2, #4294967295
 800369c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800369e:	f7fe fa25 	bl	8001aec <HAL_GetTick>
 80036a2:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80036a4:	e009      	b.n	80036ba <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80036a6:	f7fe fa21 	bl	8001aec <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036b4:	d901      	bls.n	80036ba <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e007      	b.n	80036ca <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d0ee      	beq.n	80036a6 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3710      	adds	r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80036d2:	b480      	push	{r7}
 80036d4:	b085      	sub	sp, #20
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	4603      	mov	r3, r0
 80036da:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80036dc:	2300      	movs	r3, #0
 80036de:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80036e0:	e005      	b.n	80036ee <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	3301      	adds	r3, #1
 80036e6:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80036e8:	79fb      	ldrb	r3, [r7, #7]
 80036ea:	3b0a      	subs	r3, #10
 80036ec:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80036ee:	79fb      	ldrb	r3, [r7, #7]
 80036f0:	2b09      	cmp	r3, #9
 80036f2:	d8f6      	bhi.n	80036e2 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	011b      	lsls	r3, r3, #4
 80036fa:	b2da      	uxtb	r2, r3
 80036fc:	79fb      	ldrb	r3, [r7, #7]
 80036fe:	4313      	orrs	r3, r2
 8003700:	b2db      	uxtb	r3, r3
}
 8003702:	4618      	mov	r0, r3
 8003704:	3714      	adds	r7, #20
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr

0800370e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800370e:	b580      	push	{r7, lr}
 8003710:	b082      	sub	sp, #8
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d101      	bne.n	8003720 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e01d      	b.n	800375c <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003726:	b2db      	uxtb	r3, r3
 8003728:	2b00      	cmp	r3, #0
 800372a:	d106      	bne.n	800373a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	f7fd ff43 	bl	80015c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2202      	movs	r2, #2
 800373e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	3304      	adds	r3, #4
 800374a:	4619      	mov	r1, r3
 800374c:	4610      	mov	r0, r2
 800374e:	f000 fa15 	bl	8003b7c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2201      	movs	r2, #1
 8003756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	3708      	adds	r7, #8
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003764:	b480      	push	{r7}
 8003766:	b085      	sub	sp, #20
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68da      	ldr	r2, [r3, #12]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f042 0201 	orr.w	r2, r2, #1
 800377a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2b06      	cmp	r3, #6
 800378c:	d007      	beq.n	800379e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f042 0201 	orr.w	r2, r2, #1
 800379c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3714      	adds	r7, #20
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	691b      	ldr	r3, [r3, #16]
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d122      	bne.n	8003808 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	f003 0302 	and.w	r3, r3, #2
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d11b      	bne.n	8003808 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f06f 0202 	mvn.w	r2, #2
 80037d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2201      	movs	r2, #1
 80037de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	699b      	ldr	r3, [r3, #24]
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d003      	beq.n	80037f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f000 f9a5 	bl	8003b3e <HAL_TIM_IC_CaptureCallback>
 80037f4:	e005      	b.n	8003802 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 f997 	bl	8003b2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f000 f9a8 	bl	8003b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	f003 0304 	and.w	r3, r3, #4
 8003812:	2b04      	cmp	r3, #4
 8003814:	d122      	bne.n	800385c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	f003 0304 	and.w	r3, r3, #4
 8003820:	2b04      	cmp	r3, #4
 8003822:	d11b      	bne.n	800385c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f06f 0204 	mvn.w	r2, #4
 800382c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2202      	movs	r2, #2
 8003832:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f000 f97b 	bl	8003b3e <HAL_TIM_IC_CaptureCallback>
 8003848:	e005      	b.n	8003856 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f96d 	bl	8003b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f000 f97e 	bl	8003b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b08      	cmp	r3, #8
 8003868:	d122      	bne.n	80038b0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	f003 0308 	and.w	r3, r3, #8
 8003874:	2b08      	cmp	r3, #8
 8003876:	d11b      	bne.n	80038b0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f06f 0208 	mvn.w	r2, #8
 8003880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2204      	movs	r2, #4
 8003886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	69db      	ldr	r3, [r3, #28]
 800388e:	f003 0303 	and.w	r3, r3, #3
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 f951 	bl	8003b3e <HAL_TIM_IC_CaptureCallback>
 800389c:	e005      	b.n	80038aa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 f943 	bl	8003b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 f954 	bl	8003b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	f003 0310 	and.w	r3, r3, #16
 80038ba:	2b10      	cmp	r3, #16
 80038bc:	d122      	bne.n	8003904 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f003 0310 	and.w	r3, r3, #16
 80038c8:	2b10      	cmp	r3, #16
 80038ca:	d11b      	bne.n	8003904 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f06f 0210 	mvn.w	r2, #16
 80038d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2208      	movs	r2, #8
 80038da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	69db      	ldr	r3, [r3, #28]
 80038e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 f927 	bl	8003b3e <HAL_TIM_IC_CaptureCallback>
 80038f0:	e005      	b.n	80038fe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 f919 	bl	8003b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f000 f92a 	bl	8003b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	2b01      	cmp	r3, #1
 8003910:	d10e      	bne.n	8003930 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	2b01      	cmp	r3, #1
 800391e:	d107      	bne.n	8003930 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f06f 0201 	mvn.w	r2, #1
 8003928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f7fd fc96 	bl	800125c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800393a:	2b80      	cmp	r3, #128	; 0x80
 800393c:	d10e      	bne.n	800395c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003948:	2b80      	cmp	r3, #128	; 0x80
 800394a:	d107      	bne.n	800395c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 fad0 	bl	8003efc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003966:	2b40      	cmp	r3, #64	; 0x40
 8003968:	d10e      	bne.n	8003988 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003974:	2b40      	cmp	r3, #64	; 0x40
 8003976:	d107      	bne.n	8003988 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f8ef 	bl	8003b66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	f003 0320 	and.w	r3, r3, #32
 8003992:	2b20      	cmp	r3, #32
 8003994:	d10e      	bne.n	80039b4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	f003 0320 	and.w	r3, r3, #32
 80039a0:	2b20      	cmp	r3, #32
 80039a2:	d107      	bne.n	80039b4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f06f 0220 	mvn.w	r2, #32
 80039ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 fa9a 	bl	8003ee8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039b4:	bf00      	nop
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d101      	bne.n	80039d4 <HAL_TIM_ConfigClockSource+0x18>
 80039d0:	2302      	movs	r3, #2
 80039d2:	e0a6      	b.n	8003b22 <HAL_TIM_ConfigClockSource+0x166>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2202      	movs	r2, #2
 80039e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80039f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80039fa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68fa      	ldr	r2, [r7, #12]
 8003a02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2b40      	cmp	r3, #64	; 0x40
 8003a0a:	d067      	beq.n	8003adc <HAL_TIM_ConfigClockSource+0x120>
 8003a0c:	2b40      	cmp	r3, #64	; 0x40
 8003a0e:	d80b      	bhi.n	8003a28 <HAL_TIM_ConfigClockSource+0x6c>
 8003a10:	2b10      	cmp	r3, #16
 8003a12:	d073      	beq.n	8003afc <HAL_TIM_ConfigClockSource+0x140>
 8003a14:	2b10      	cmp	r3, #16
 8003a16:	d802      	bhi.n	8003a1e <HAL_TIM_ConfigClockSource+0x62>
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d06f      	beq.n	8003afc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003a1c:	e078      	b.n	8003b10 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003a1e:	2b20      	cmp	r3, #32
 8003a20:	d06c      	beq.n	8003afc <HAL_TIM_ConfigClockSource+0x140>
 8003a22:	2b30      	cmp	r3, #48	; 0x30
 8003a24:	d06a      	beq.n	8003afc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003a26:	e073      	b.n	8003b10 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003a28:	2b70      	cmp	r3, #112	; 0x70
 8003a2a:	d00d      	beq.n	8003a48 <HAL_TIM_ConfigClockSource+0x8c>
 8003a2c:	2b70      	cmp	r3, #112	; 0x70
 8003a2e:	d804      	bhi.n	8003a3a <HAL_TIM_ConfigClockSource+0x7e>
 8003a30:	2b50      	cmp	r3, #80	; 0x50
 8003a32:	d033      	beq.n	8003a9c <HAL_TIM_ConfigClockSource+0xe0>
 8003a34:	2b60      	cmp	r3, #96	; 0x60
 8003a36:	d041      	beq.n	8003abc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003a38:	e06a      	b.n	8003b10 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003a3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a3e:	d066      	beq.n	8003b0e <HAL_TIM_ConfigClockSource+0x152>
 8003a40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a44:	d017      	beq.n	8003a76 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003a46:	e063      	b.n	8003b10 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6818      	ldr	r0, [r3, #0]
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	6899      	ldr	r1, [r3, #8]
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	685a      	ldr	r2, [r3, #4]
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	f000 f9aa 	bl	8003db0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003a6a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68fa      	ldr	r2, [r7, #12]
 8003a72:	609a      	str	r2, [r3, #8]
      break;
 8003a74:	e04c      	b.n	8003b10 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6818      	ldr	r0, [r3, #0]
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	6899      	ldr	r1, [r3, #8]
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	f000 f993 	bl	8003db0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a98:	609a      	str	r2, [r3, #8]
      break;
 8003a9a:	e039      	b.n	8003b10 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6818      	ldr	r0, [r3, #0]
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	6859      	ldr	r1, [r3, #4]
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	f000 f907 	bl	8003cbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2150      	movs	r1, #80	; 0x50
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 f960 	bl	8003d7a <TIM_ITRx_SetConfig>
      break;
 8003aba:	e029      	b.n	8003b10 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6818      	ldr	r0, [r3, #0]
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	6859      	ldr	r1, [r3, #4]
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	461a      	mov	r2, r3
 8003aca:	f000 f926 	bl	8003d1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2160      	movs	r1, #96	; 0x60
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f000 f950 	bl	8003d7a <TIM_ITRx_SetConfig>
      break;
 8003ada:	e019      	b.n	8003b10 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6818      	ldr	r0, [r3, #0]
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	6859      	ldr	r1, [r3, #4]
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	461a      	mov	r2, r3
 8003aea:	f000 f8e7 	bl	8003cbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2140      	movs	r1, #64	; 0x40
 8003af4:	4618      	mov	r0, r3
 8003af6:	f000 f940 	bl	8003d7a <TIM_ITRx_SetConfig>
      break;
 8003afa:	e009      	b.n	8003b10 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4619      	mov	r1, r3
 8003b06:	4610      	mov	r0, r2
 8003b08:	f000 f937 	bl	8003d7a <TIM_ITRx_SetConfig>
      break;
 8003b0c:	e000      	b.n	8003b10 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003b0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b083      	sub	sp, #12
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b32:	bf00      	nop
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr

08003b3e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	b083      	sub	sp, #12
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr

08003b52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b52:	b480      	push	{r7}
 8003b54:	b083      	sub	sp, #12
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr

08003b66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b083      	sub	sp, #12
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b6e:	bf00      	nop
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
	...

08003b7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b085      	sub	sp, #20
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4a40      	ldr	r2, [pc, #256]	; (8003c90 <TIM_Base_SetConfig+0x114>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d013      	beq.n	8003bbc <TIM_Base_SetConfig+0x40>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b9a:	d00f      	beq.n	8003bbc <TIM_Base_SetConfig+0x40>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a3d      	ldr	r2, [pc, #244]	; (8003c94 <TIM_Base_SetConfig+0x118>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d00b      	beq.n	8003bbc <TIM_Base_SetConfig+0x40>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a3c      	ldr	r2, [pc, #240]	; (8003c98 <TIM_Base_SetConfig+0x11c>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d007      	beq.n	8003bbc <TIM_Base_SetConfig+0x40>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4a3b      	ldr	r2, [pc, #236]	; (8003c9c <TIM_Base_SetConfig+0x120>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d003      	beq.n	8003bbc <TIM_Base_SetConfig+0x40>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a3a      	ldr	r2, [pc, #232]	; (8003ca0 <TIM_Base_SetConfig+0x124>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d108      	bne.n	8003bce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a2f      	ldr	r2, [pc, #188]	; (8003c90 <TIM_Base_SetConfig+0x114>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d02b      	beq.n	8003c2e <TIM_Base_SetConfig+0xb2>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bdc:	d027      	beq.n	8003c2e <TIM_Base_SetConfig+0xb2>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a2c      	ldr	r2, [pc, #176]	; (8003c94 <TIM_Base_SetConfig+0x118>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d023      	beq.n	8003c2e <TIM_Base_SetConfig+0xb2>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a2b      	ldr	r2, [pc, #172]	; (8003c98 <TIM_Base_SetConfig+0x11c>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d01f      	beq.n	8003c2e <TIM_Base_SetConfig+0xb2>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a2a      	ldr	r2, [pc, #168]	; (8003c9c <TIM_Base_SetConfig+0x120>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d01b      	beq.n	8003c2e <TIM_Base_SetConfig+0xb2>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a29      	ldr	r2, [pc, #164]	; (8003ca0 <TIM_Base_SetConfig+0x124>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d017      	beq.n	8003c2e <TIM_Base_SetConfig+0xb2>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a28      	ldr	r2, [pc, #160]	; (8003ca4 <TIM_Base_SetConfig+0x128>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d013      	beq.n	8003c2e <TIM_Base_SetConfig+0xb2>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a27      	ldr	r2, [pc, #156]	; (8003ca8 <TIM_Base_SetConfig+0x12c>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d00f      	beq.n	8003c2e <TIM_Base_SetConfig+0xb2>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a26      	ldr	r2, [pc, #152]	; (8003cac <TIM_Base_SetConfig+0x130>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d00b      	beq.n	8003c2e <TIM_Base_SetConfig+0xb2>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a25      	ldr	r2, [pc, #148]	; (8003cb0 <TIM_Base_SetConfig+0x134>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d007      	beq.n	8003c2e <TIM_Base_SetConfig+0xb2>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a24      	ldr	r2, [pc, #144]	; (8003cb4 <TIM_Base_SetConfig+0x138>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d003      	beq.n	8003c2e <TIM_Base_SetConfig+0xb2>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a23      	ldr	r2, [pc, #140]	; (8003cb8 <TIM_Base_SetConfig+0x13c>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d108      	bne.n	8003c40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	68fa      	ldr	r2, [r7, #12]
 8003c52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	689a      	ldr	r2, [r3, #8]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a0a      	ldr	r2, [pc, #40]	; (8003c90 <TIM_Base_SetConfig+0x114>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d003      	beq.n	8003c74 <TIM_Base_SetConfig+0xf8>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	4a0c      	ldr	r2, [pc, #48]	; (8003ca0 <TIM_Base_SetConfig+0x124>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d103      	bne.n	8003c7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	691a      	ldr	r2, [r3, #16]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	615a      	str	r2, [r3, #20]
}
 8003c82:	bf00      	nop
 8003c84:	3714      	adds	r7, #20
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	40010000 	.word	0x40010000
 8003c94:	40000400 	.word	0x40000400
 8003c98:	40000800 	.word	0x40000800
 8003c9c:	40000c00 	.word	0x40000c00
 8003ca0:	40010400 	.word	0x40010400
 8003ca4:	40014000 	.word	0x40014000
 8003ca8:	40014400 	.word	0x40014400
 8003cac:	40014800 	.word	0x40014800
 8003cb0:	40001800 	.word	0x40001800
 8003cb4:	40001c00 	.word	0x40001c00
 8003cb8:	40002000 	.word	0x40002000

08003cbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b087      	sub	sp, #28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	f023 0201 	bic.w	r2, r3, #1
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	011b      	lsls	r3, r3, #4
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	f023 030a 	bic.w	r3, r3, #10
 8003cf8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	621a      	str	r2, [r3, #32]
}
 8003d0e:	bf00      	nop
 8003d10:	371c      	adds	r7, #28
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b087      	sub	sp, #28
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	60f8      	str	r0, [r7, #12]
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	f023 0210 	bic.w	r2, r3, #16
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6a1b      	ldr	r3, [r3, #32]
 8003d3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	031b      	lsls	r3, r3, #12
 8003d4a:	697a      	ldr	r2, [r7, #20]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003d56:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	011b      	lsls	r3, r3, #4
 8003d5c:	693a      	ldr	r2, [r7, #16]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	621a      	str	r2, [r3, #32]
}
 8003d6e:	bf00      	nop
 8003d70:	371c      	adds	r7, #28
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr

08003d7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d7a:	b480      	push	{r7}
 8003d7c:	b085      	sub	sp, #20
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
 8003d82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	f043 0307 	orr.w	r3, r3, #7
 8003d9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	609a      	str	r2, [r3, #8]
}
 8003da4:	bf00      	nop
 8003da6:	3714      	adds	r7, #20
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b087      	sub	sp, #28
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]
 8003dbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003dca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	021a      	lsls	r2, r3, #8
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	697a      	ldr	r2, [r7, #20]
 8003de2:	609a      	str	r2, [r3, #8]
}
 8003de4:	bf00      	nop
 8003de6:	371c      	adds	r7, #28
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b085      	sub	sp, #20
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d101      	bne.n	8003e08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e04:	2302      	movs	r3, #2
 8003e06:	e05a      	b.n	8003ebe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2202      	movs	r2, #2
 8003e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68fa      	ldr	r2, [r7, #12]
 8003e40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a21      	ldr	r2, [pc, #132]	; (8003ecc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d022      	beq.n	8003e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e54:	d01d      	beq.n	8003e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a1d      	ldr	r2, [pc, #116]	; (8003ed0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d018      	beq.n	8003e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a1b      	ldr	r2, [pc, #108]	; (8003ed4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d013      	beq.n	8003e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a1a      	ldr	r2, [pc, #104]	; (8003ed8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d00e      	beq.n	8003e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a18      	ldr	r2, [pc, #96]	; (8003edc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d009      	beq.n	8003e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a17      	ldr	r2, [pc, #92]	; (8003ee0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d004      	beq.n	8003e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a15      	ldr	r2, [pc, #84]	; (8003ee4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d10c      	bne.n	8003eac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	68ba      	ldr	r2, [r7, #8]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68ba      	ldr	r2, [r7, #8]
 8003eaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3714      	adds	r7, #20
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	40010000 	.word	0x40010000
 8003ed0:	40000400 	.word	0x40000400
 8003ed4:	40000800 	.word	0x40000800
 8003ed8:	40000c00 	.word	0x40000c00
 8003edc:	40010400 	.word	0x40010400
 8003ee0:	40014000 	.word	0x40014000
 8003ee4:	40001800 	.word	0x40001800

08003ee8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ef0:	bf00      	nop
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e03f      	b.n	8003fa2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d106      	bne.n	8003f3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f7fd fba4 	bl	8001684 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2224      	movs	r2, #36	; 0x24
 8003f40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68da      	ldr	r2, [r3, #12]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f000 faad 	bl	80044b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	691a      	ldr	r2, [r3, #16]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	695a      	ldr	r2, [r3, #20]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68da      	ldr	r2, [r3, #12]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2220      	movs	r2, #32
 8003f94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3708      	adds	r7, #8
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003faa:	b480      	push	{r7}
 8003fac:	b085      	sub	sp, #20
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	60f8      	str	r0, [r7, #12]
 8003fb2:	60b9      	str	r1, [r7, #8]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	2b20      	cmp	r3, #32
 8003fc2:	d130      	bne.n	8004026 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d002      	beq.n	8003fd0 <HAL_UART_Transmit_IT+0x26>
 8003fca:	88fb      	ldrh	r3, [r7, #6]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d101      	bne.n	8003fd4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e029      	b.n	8004028 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d101      	bne.n	8003fe2 <HAL_UART_Transmit_IT+0x38>
 8003fde:	2302      	movs	r3, #2
 8003fe0:	e022      	b.n	8004028 <HAL_UART_Transmit_IT+0x7e>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	88fa      	ldrh	r2, [r7, #6]
 8003ff4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	88fa      	ldrh	r2, [r7, #6]
 8003ffa:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2221      	movs	r2, #33	; 0x21
 8004006:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004020:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004022:	2300      	movs	r3, #0
 8004024:	e000      	b.n	8004028 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004026:	2302      	movs	r3, #2
  }
}
 8004028:	4618      	mov	r0, r3
 800402a:	3714      	adds	r7, #20
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b088      	sub	sp, #32
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004054:	2300      	movs	r3, #0
 8004056:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004058:	2300      	movs	r3, #0
 800405a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	f003 030f 	and.w	r3, r3, #15
 8004062:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d10d      	bne.n	8004086 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	f003 0320 	and.w	r3, r3, #32
 8004070:	2b00      	cmp	r3, #0
 8004072:	d008      	beq.n	8004086 <HAL_UART_IRQHandler+0x52>
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	f003 0320 	and.w	r3, r3, #32
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 f996 	bl	80043b0 <UART_Receive_IT>
      return;
 8004084:	e0d1      	b.n	800422a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	2b00      	cmp	r3, #0
 800408a:	f000 80b0 	beq.w	80041ee <HAL_UART_IRQHandler+0x1ba>
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	f003 0301 	and.w	r3, r3, #1
 8004094:	2b00      	cmp	r3, #0
 8004096:	d105      	bne.n	80040a4 <HAL_UART_IRQHandler+0x70>
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f000 80a5 	beq.w	80041ee <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00a      	beq.n	80040c4 <HAL_UART_IRQHandler+0x90>
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d005      	beq.n	80040c4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040bc:	f043 0201 	orr.w	r2, r3, #1
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040c4:	69fb      	ldr	r3, [r7, #28]
 80040c6:	f003 0304 	and.w	r3, r3, #4
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00a      	beq.n	80040e4 <HAL_UART_IRQHandler+0xb0>
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d005      	beq.n	80040e4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040dc:	f043 0202 	orr.w	r2, r3, #2
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00a      	beq.n	8004104 <HAL_UART_IRQHandler+0xd0>
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d005      	beq.n	8004104 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040fc:	f043 0204 	orr.w	r2, r3, #4
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	f003 0308 	and.w	r3, r3, #8
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00f      	beq.n	800412e <HAL_UART_IRQHandler+0xfa>
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	f003 0320 	and.w	r3, r3, #32
 8004114:	2b00      	cmp	r3, #0
 8004116:	d104      	bne.n	8004122 <HAL_UART_IRQHandler+0xee>
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d005      	beq.n	800412e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004126:	f043 0208 	orr.w	r2, r3, #8
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004132:	2b00      	cmp	r3, #0
 8004134:	d078      	beq.n	8004228 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	f003 0320 	and.w	r3, r3, #32
 800413c:	2b00      	cmp	r3, #0
 800413e:	d007      	beq.n	8004150 <HAL_UART_IRQHandler+0x11c>
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	f003 0320 	and.w	r3, r3, #32
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 f930 	bl	80043b0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800415a:	2b40      	cmp	r3, #64	; 0x40
 800415c:	bf0c      	ite	eq
 800415e:	2301      	moveq	r3, #1
 8004160:	2300      	movne	r3, #0
 8004162:	b2db      	uxtb	r3, r3
 8004164:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800416a:	f003 0308 	and.w	r3, r3, #8
 800416e:	2b00      	cmp	r3, #0
 8004170:	d102      	bne.n	8004178 <HAL_UART_IRQHandler+0x144>
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d031      	beq.n	80041dc <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f000 f879 	bl	8004270 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	695b      	ldr	r3, [r3, #20]
 8004184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004188:	2b40      	cmp	r3, #64	; 0x40
 800418a:	d123      	bne.n	80041d4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695a      	ldr	r2, [r3, #20]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800419a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d013      	beq.n	80041cc <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041a8:	4a21      	ldr	r2, [pc, #132]	; (8004230 <HAL_UART_IRQHandler+0x1fc>)
 80041aa:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7fe f84c 	bl	800224e <HAL_DMA_Abort_IT>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d016      	beq.n	80041ea <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80041c6:	4610      	mov	r0, r2
 80041c8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041ca:	e00e      	b.n	80041ea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f000 f845 	bl	800425c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041d2:	e00a      	b.n	80041ea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f000 f841 	bl	800425c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041da:	e006      	b.n	80041ea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 f83d 	bl	800425c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80041e8:	e01e      	b.n	8004228 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041ea:	bf00      	nop
    return;
 80041ec:	e01c      	b.n	8004228 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d008      	beq.n	800420a <HAL_UART_IRQHandler+0x1d6>
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d003      	beq.n	800420a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 f866 	bl	80042d4 <UART_Transmit_IT>
    return;
 8004208:	e00f      	b.n	800422a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00a      	beq.n	800422a <HAL_UART_IRQHandler+0x1f6>
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800421a:	2b00      	cmp	r3, #0
 800421c:	d005      	beq.n	800422a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f8ae 	bl	8004380 <UART_EndTransmit_IT>
    return;
 8004224:	bf00      	nop
 8004226:	e000      	b.n	800422a <HAL_UART_IRQHandler+0x1f6>
    return;
 8004228:	bf00      	nop
  }
}
 800422a:	3720      	adds	r7, #32
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	080042ad 	.word	0x080042ad

08004234 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68da      	ldr	r2, [r3, #12]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004286:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	695a      	ldr	r2, [r3, #20]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 0201 	bic.w	r2, r2, #1
 8004296:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2220      	movs	r2, #32
 800429c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2200      	movs	r2, #0
 80042be:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f7ff ffc8 	bl	800425c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042cc:	bf00      	nop
 80042ce:	3710      	adds	r7, #16
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	2b21      	cmp	r3, #33	; 0x21
 80042e6:	d144      	bne.n	8004372 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042f0:	d11a      	bne.n	8004328 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	881b      	ldrh	r3, [r3, #0]
 80042fc:	461a      	mov	r2, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004306:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	691b      	ldr	r3, [r3, #16]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d105      	bne.n	800431c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a1b      	ldr	r3, [r3, #32]
 8004314:	1c9a      	adds	r2, r3, #2
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	621a      	str	r2, [r3, #32]
 800431a:	e00e      	b.n	800433a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a1b      	ldr	r3, [r3, #32]
 8004320:	1c5a      	adds	r2, r3, #1
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	621a      	str	r2, [r3, #32]
 8004326:	e008      	b.n	800433a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a1b      	ldr	r3, [r3, #32]
 800432c:	1c59      	adds	r1, r3, #1
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	6211      	str	r1, [r2, #32]
 8004332:	781a      	ldrb	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800433e:	b29b      	uxth	r3, r3
 8004340:	3b01      	subs	r3, #1
 8004342:	b29b      	uxth	r3, r3
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	4619      	mov	r1, r3
 8004348:	84d1      	strh	r1, [r2, #38]	; 0x26
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10f      	bne.n	800436e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68da      	ldr	r2, [r3, #12]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800435c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	68da      	ldr	r2, [r3, #12]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800436c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800436e:	2300      	movs	r3, #0
 8004370:	e000      	b.n	8004374 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004372:	2302      	movs	r3, #2
  }
}
 8004374:	4618      	mov	r0, r3
 8004376:	3714      	adds	r7, #20
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b082      	sub	sp, #8
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	68da      	ldr	r2, [r3, #12]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004396:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2220      	movs	r2, #32
 800439c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f7ff ff47 	bl	8004234 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3708      	adds	r7, #8
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	2b22      	cmp	r3, #34	; 0x22
 80043c2:	d171      	bne.n	80044a8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043cc:	d123      	bne.n	8004416 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10e      	bne.n	80043fa <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f2:	1c9a      	adds	r2, r3, #2
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	629a      	str	r2, [r3, #40]	; 0x28
 80043f8:	e029      	b.n	800444e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	b29b      	uxth	r3, r3
 8004402:	b2db      	uxtb	r3, r3
 8004404:	b29a      	uxth	r2, r3
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800440e:	1c5a      	adds	r2, r3, #1
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	629a      	str	r2, [r3, #40]	; 0x28
 8004414:	e01b      	b.n	800444e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d10a      	bne.n	8004434 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	6858      	ldr	r0, [r3, #4]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004428:	1c59      	adds	r1, r3, #1
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	6291      	str	r1, [r2, #40]	; 0x28
 800442e:	b2c2      	uxtb	r2, r0
 8004430:	701a      	strb	r2, [r3, #0]
 8004432:	e00c      	b.n	800444e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	b2da      	uxtb	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004440:	1c58      	adds	r0, r3, #1
 8004442:	6879      	ldr	r1, [r7, #4]
 8004444:	6288      	str	r0, [r1, #40]	; 0x28
 8004446:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800444a:	b2d2      	uxtb	r2, r2
 800444c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004452:	b29b      	uxth	r3, r3
 8004454:	3b01      	subs	r3, #1
 8004456:	b29b      	uxth	r3, r3
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	4619      	mov	r1, r3
 800445c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800445e:	2b00      	cmp	r3, #0
 8004460:	d120      	bne.n	80044a4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68da      	ldr	r2, [r3, #12]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f022 0220 	bic.w	r2, r2, #32
 8004470:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68da      	ldr	r2, [r3, #12]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004480:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	695a      	ldr	r2, [r3, #20]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f022 0201 	bic.w	r2, r2, #1
 8004490:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2220      	movs	r2, #32
 8004496:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f7ff fed4 	bl	8004248 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80044a0:	2300      	movs	r3, #0
 80044a2:	e002      	b.n	80044aa <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80044a4:	2300      	movs	r3, #0
 80044a6:	e000      	b.n	80044aa <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80044a8:	2302      	movs	r3, #2
  }
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3710      	adds	r7, #16
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
	...

080044b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044b8:	b085      	sub	sp, #20
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	68da      	ldr	r2, [r3, #12]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	430a      	orrs	r2, r1
 80044d2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	689a      	ldr	r2, [r3, #8]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	691b      	ldr	r3, [r3, #16]
 80044dc:	431a      	orrs	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	431a      	orrs	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	69db      	ldr	r3, [r3, #28]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80044f6:	f023 030c 	bic.w	r3, r3, #12
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6812      	ldr	r2, [r2, #0]
 80044fe:	68f9      	ldr	r1, [r7, #12]
 8004500:	430b      	orrs	r3, r1
 8004502:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	699a      	ldr	r2, [r3, #24]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	430a      	orrs	r2, r1
 8004518:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	69db      	ldr	r3, [r3, #28]
 800451e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004522:	f040 818b 	bne.w	800483c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4ac1      	ldr	r2, [pc, #772]	; (8004830 <UART_SetConfig+0x37c>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d005      	beq.n	800453c <UART_SetConfig+0x88>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4abf      	ldr	r2, [pc, #764]	; (8004834 <UART_SetConfig+0x380>)
 8004536:	4293      	cmp	r3, r2
 8004538:	f040 80bd 	bne.w	80046b6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800453c:	f7fe fcae 	bl	8002e9c <HAL_RCC_GetPCLK2Freq>
 8004540:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	461d      	mov	r5, r3
 8004546:	f04f 0600 	mov.w	r6, #0
 800454a:	46a8      	mov	r8, r5
 800454c:	46b1      	mov	r9, r6
 800454e:	eb18 0308 	adds.w	r3, r8, r8
 8004552:	eb49 0409 	adc.w	r4, r9, r9
 8004556:	4698      	mov	r8, r3
 8004558:	46a1      	mov	r9, r4
 800455a:	eb18 0805 	adds.w	r8, r8, r5
 800455e:	eb49 0906 	adc.w	r9, r9, r6
 8004562:	f04f 0100 	mov.w	r1, #0
 8004566:	f04f 0200 	mov.w	r2, #0
 800456a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800456e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004572:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004576:	4688      	mov	r8, r1
 8004578:	4691      	mov	r9, r2
 800457a:	eb18 0005 	adds.w	r0, r8, r5
 800457e:	eb49 0106 	adc.w	r1, r9, r6
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	461d      	mov	r5, r3
 8004588:	f04f 0600 	mov.w	r6, #0
 800458c:	196b      	adds	r3, r5, r5
 800458e:	eb46 0406 	adc.w	r4, r6, r6
 8004592:	461a      	mov	r2, r3
 8004594:	4623      	mov	r3, r4
 8004596:	f7fb fe7b 	bl	8000290 <__aeabi_uldivmod>
 800459a:	4603      	mov	r3, r0
 800459c:	460c      	mov	r4, r1
 800459e:	461a      	mov	r2, r3
 80045a0:	4ba5      	ldr	r3, [pc, #660]	; (8004838 <UART_SetConfig+0x384>)
 80045a2:	fba3 2302 	umull	r2, r3, r3, r2
 80045a6:	095b      	lsrs	r3, r3, #5
 80045a8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	461d      	mov	r5, r3
 80045b0:	f04f 0600 	mov.w	r6, #0
 80045b4:	46a9      	mov	r9, r5
 80045b6:	46b2      	mov	sl, r6
 80045b8:	eb19 0309 	adds.w	r3, r9, r9
 80045bc:	eb4a 040a 	adc.w	r4, sl, sl
 80045c0:	4699      	mov	r9, r3
 80045c2:	46a2      	mov	sl, r4
 80045c4:	eb19 0905 	adds.w	r9, r9, r5
 80045c8:	eb4a 0a06 	adc.w	sl, sl, r6
 80045cc:	f04f 0100 	mov.w	r1, #0
 80045d0:	f04f 0200 	mov.w	r2, #0
 80045d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045d8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80045dc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80045e0:	4689      	mov	r9, r1
 80045e2:	4692      	mov	sl, r2
 80045e4:	eb19 0005 	adds.w	r0, r9, r5
 80045e8:	eb4a 0106 	adc.w	r1, sl, r6
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	461d      	mov	r5, r3
 80045f2:	f04f 0600 	mov.w	r6, #0
 80045f6:	196b      	adds	r3, r5, r5
 80045f8:	eb46 0406 	adc.w	r4, r6, r6
 80045fc:	461a      	mov	r2, r3
 80045fe:	4623      	mov	r3, r4
 8004600:	f7fb fe46 	bl	8000290 <__aeabi_uldivmod>
 8004604:	4603      	mov	r3, r0
 8004606:	460c      	mov	r4, r1
 8004608:	461a      	mov	r2, r3
 800460a:	4b8b      	ldr	r3, [pc, #556]	; (8004838 <UART_SetConfig+0x384>)
 800460c:	fba3 1302 	umull	r1, r3, r3, r2
 8004610:	095b      	lsrs	r3, r3, #5
 8004612:	2164      	movs	r1, #100	; 0x64
 8004614:	fb01 f303 	mul.w	r3, r1, r3
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	3332      	adds	r3, #50	; 0x32
 800461e:	4a86      	ldr	r2, [pc, #536]	; (8004838 <UART_SetConfig+0x384>)
 8004620:	fba2 2303 	umull	r2, r3, r2, r3
 8004624:	095b      	lsrs	r3, r3, #5
 8004626:	005b      	lsls	r3, r3, #1
 8004628:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800462c:	4498      	add	r8, r3
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	461d      	mov	r5, r3
 8004632:	f04f 0600 	mov.w	r6, #0
 8004636:	46a9      	mov	r9, r5
 8004638:	46b2      	mov	sl, r6
 800463a:	eb19 0309 	adds.w	r3, r9, r9
 800463e:	eb4a 040a 	adc.w	r4, sl, sl
 8004642:	4699      	mov	r9, r3
 8004644:	46a2      	mov	sl, r4
 8004646:	eb19 0905 	adds.w	r9, r9, r5
 800464a:	eb4a 0a06 	adc.w	sl, sl, r6
 800464e:	f04f 0100 	mov.w	r1, #0
 8004652:	f04f 0200 	mov.w	r2, #0
 8004656:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800465a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800465e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004662:	4689      	mov	r9, r1
 8004664:	4692      	mov	sl, r2
 8004666:	eb19 0005 	adds.w	r0, r9, r5
 800466a:	eb4a 0106 	adc.w	r1, sl, r6
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	461d      	mov	r5, r3
 8004674:	f04f 0600 	mov.w	r6, #0
 8004678:	196b      	adds	r3, r5, r5
 800467a:	eb46 0406 	adc.w	r4, r6, r6
 800467e:	461a      	mov	r2, r3
 8004680:	4623      	mov	r3, r4
 8004682:	f7fb fe05 	bl	8000290 <__aeabi_uldivmod>
 8004686:	4603      	mov	r3, r0
 8004688:	460c      	mov	r4, r1
 800468a:	461a      	mov	r2, r3
 800468c:	4b6a      	ldr	r3, [pc, #424]	; (8004838 <UART_SetConfig+0x384>)
 800468e:	fba3 1302 	umull	r1, r3, r3, r2
 8004692:	095b      	lsrs	r3, r3, #5
 8004694:	2164      	movs	r1, #100	; 0x64
 8004696:	fb01 f303 	mul.w	r3, r1, r3
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	00db      	lsls	r3, r3, #3
 800469e:	3332      	adds	r3, #50	; 0x32
 80046a0:	4a65      	ldr	r2, [pc, #404]	; (8004838 <UART_SetConfig+0x384>)
 80046a2:	fba2 2303 	umull	r2, r3, r2, r3
 80046a6:	095b      	lsrs	r3, r3, #5
 80046a8:	f003 0207 	and.w	r2, r3, #7
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4442      	add	r2, r8
 80046b2:	609a      	str	r2, [r3, #8]
 80046b4:	e26f      	b.n	8004b96 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80046b6:	f7fe fbdd 	bl	8002e74 <HAL_RCC_GetPCLK1Freq>
 80046ba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	461d      	mov	r5, r3
 80046c0:	f04f 0600 	mov.w	r6, #0
 80046c4:	46a8      	mov	r8, r5
 80046c6:	46b1      	mov	r9, r6
 80046c8:	eb18 0308 	adds.w	r3, r8, r8
 80046cc:	eb49 0409 	adc.w	r4, r9, r9
 80046d0:	4698      	mov	r8, r3
 80046d2:	46a1      	mov	r9, r4
 80046d4:	eb18 0805 	adds.w	r8, r8, r5
 80046d8:	eb49 0906 	adc.w	r9, r9, r6
 80046dc:	f04f 0100 	mov.w	r1, #0
 80046e0:	f04f 0200 	mov.w	r2, #0
 80046e4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80046e8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80046ec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80046f0:	4688      	mov	r8, r1
 80046f2:	4691      	mov	r9, r2
 80046f4:	eb18 0005 	adds.w	r0, r8, r5
 80046f8:	eb49 0106 	adc.w	r1, r9, r6
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	461d      	mov	r5, r3
 8004702:	f04f 0600 	mov.w	r6, #0
 8004706:	196b      	adds	r3, r5, r5
 8004708:	eb46 0406 	adc.w	r4, r6, r6
 800470c:	461a      	mov	r2, r3
 800470e:	4623      	mov	r3, r4
 8004710:	f7fb fdbe 	bl	8000290 <__aeabi_uldivmod>
 8004714:	4603      	mov	r3, r0
 8004716:	460c      	mov	r4, r1
 8004718:	461a      	mov	r2, r3
 800471a:	4b47      	ldr	r3, [pc, #284]	; (8004838 <UART_SetConfig+0x384>)
 800471c:	fba3 2302 	umull	r2, r3, r3, r2
 8004720:	095b      	lsrs	r3, r3, #5
 8004722:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	461d      	mov	r5, r3
 800472a:	f04f 0600 	mov.w	r6, #0
 800472e:	46a9      	mov	r9, r5
 8004730:	46b2      	mov	sl, r6
 8004732:	eb19 0309 	adds.w	r3, r9, r9
 8004736:	eb4a 040a 	adc.w	r4, sl, sl
 800473a:	4699      	mov	r9, r3
 800473c:	46a2      	mov	sl, r4
 800473e:	eb19 0905 	adds.w	r9, r9, r5
 8004742:	eb4a 0a06 	adc.w	sl, sl, r6
 8004746:	f04f 0100 	mov.w	r1, #0
 800474a:	f04f 0200 	mov.w	r2, #0
 800474e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004752:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004756:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800475a:	4689      	mov	r9, r1
 800475c:	4692      	mov	sl, r2
 800475e:	eb19 0005 	adds.w	r0, r9, r5
 8004762:	eb4a 0106 	adc.w	r1, sl, r6
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	461d      	mov	r5, r3
 800476c:	f04f 0600 	mov.w	r6, #0
 8004770:	196b      	adds	r3, r5, r5
 8004772:	eb46 0406 	adc.w	r4, r6, r6
 8004776:	461a      	mov	r2, r3
 8004778:	4623      	mov	r3, r4
 800477a:	f7fb fd89 	bl	8000290 <__aeabi_uldivmod>
 800477e:	4603      	mov	r3, r0
 8004780:	460c      	mov	r4, r1
 8004782:	461a      	mov	r2, r3
 8004784:	4b2c      	ldr	r3, [pc, #176]	; (8004838 <UART_SetConfig+0x384>)
 8004786:	fba3 1302 	umull	r1, r3, r3, r2
 800478a:	095b      	lsrs	r3, r3, #5
 800478c:	2164      	movs	r1, #100	; 0x64
 800478e:	fb01 f303 	mul.w	r3, r1, r3
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	00db      	lsls	r3, r3, #3
 8004796:	3332      	adds	r3, #50	; 0x32
 8004798:	4a27      	ldr	r2, [pc, #156]	; (8004838 <UART_SetConfig+0x384>)
 800479a:	fba2 2303 	umull	r2, r3, r2, r3
 800479e:	095b      	lsrs	r3, r3, #5
 80047a0:	005b      	lsls	r3, r3, #1
 80047a2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80047a6:	4498      	add	r8, r3
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	461d      	mov	r5, r3
 80047ac:	f04f 0600 	mov.w	r6, #0
 80047b0:	46a9      	mov	r9, r5
 80047b2:	46b2      	mov	sl, r6
 80047b4:	eb19 0309 	adds.w	r3, r9, r9
 80047b8:	eb4a 040a 	adc.w	r4, sl, sl
 80047bc:	4699      	mov	r9, r3
 80047be:	46a2      	mov	sl, r4
 80047c0:	eb19 0905 	adds.w	r9, r9, r5
 80047c4:	eb4a 0a06 	adc.w	sl, sl, r6
 80047c8:	f04f 0100 	mov.w	r1, #0
 80047cc:	f04f 0200 	mov.w	r2, #0
 80047d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80047d4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80047d8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80047dc:	4689      	mov	r9, r1
 80047de:	4692      	mov	sl, r2
 80047e0:	eb19 0005 	adds.w	r0, r9, r5
 80047e4:	eb4a 0106 	adc.w	r1, sl, r6
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	461d      	mov	r5, r3
 80047ee:	f04f 0600 	mov.w	r6, #0
 80047f2:	196b      	adds	r3, r5, r5
 80047f4:	eb46 0406 	adc.w	r4, r6, r6
 80047f8:	461a      	mov	r2, r3
 80047fa:	4623      	mov	r3, r4
 80047fc:	f7fb fd48 	bl	8000290 <__aeabi_uldivmod>
 8004800:	4603      	mov	r3, r0
 8004802:	460c      	mov	r4, r1
 8004804:	461a      	mov	r2, r3
 8004806:	4b0c      	ldr	r3, [pc, #48]	; (8004838 <UART_SetConfig+0x384>)
 8004808:	fba3 1302 	umull	r1, r3, r3, r2
 800480c:	095b      	lsrs	r3, r3, #5
 800480e:	2164      	movs	r1, #100	; 0x64
 8004810:	fb01 f303 	mul.w	r3, r1, r3
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	00db      	lsls	r3, r3, #3
 8004818:	3332      	adds	r3, #50	; 0x32
 800481a:	4a07      	ldr	r2, [pc, #28]	; (8004838 <UART_SetConfig+0x384>)
 800481c:	fba2 2303 	umull	r2, r3, r2, r3
 8004820:	095b      	lsrs	r3, r3, #5
 8004822:	f003 0207 	and.w	r2, r3, #7
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4442      	add	r2, r8
 800482c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800482e:	e1b2      	b.n	8004b96 <UART_SetConfig+0x6e2>
 8004830:	40011000 	.word	0x40011000
 8004834:	40011400 	.word	0x40011400
 8004838:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4ad7      	ldr	r2, [pc, #860]	; (8004ba0 <UART_SetConfig+0x6ec>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d005      	beq.n	8004852 <UART_SetConfig+0x39e>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4ad6      	ldr	r2, [pc, #856]	; (8004ba4 <UART_SetConfig+0x6f0>)
 800484c:	4293      	cmp	r3, r2
 800484e:	f040 80d1 	bne.w	80049f4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004852:	f7fe fb23 	bl	8002e9c <HAL_RCC_GetPCLK2Freq>
 8004856:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	469a      	mov	sl, r3
 800485c:	f04f 0b00 	mov.w	fp, #0
 8004860:	46d0      	mov	r8, sl
 8004862:	46d9      	mov	r9, fp
 8004864:	eb18 0308 	adds.w	r3, r8, r8
 8004868:	eb49 0409 	adc.w	r4, r9, r9
 800486c:	4698      	mov	r8, r3
 800486e:	46a1      	mov	r9, r4
 8004870:	eb18 080a 	adds.w	r8, r8, sl
 8004874:	eb49 090b 	adc.w	r9, r9, fp
 8004878:	f04f 0100 	mov.w	r1, #0
 800487c:	f04f 0200 	mov.w	r2, #0
 8004880:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004884:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004888:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800488c:	4688      	mov	r8, r1
 800488e:	4691      	mov	r9, r2
 8004890:	eb1a 0508 	adds.w	r5, sl, r8
 8004894:	eb4b 0609 	adc.w	r6, fp, r9
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	4619      	mov	r1, r3
 800489e:	f04f 0200 	mov.w	r2, #0
 80048a2:	f04f 0300 	mov.w	r3, #0
 80048a6:	f04f 0400 	mov.w	r4, #0
 80048aa:	0094      	lsls	r4, r2, #2
 80048ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80048b0:	008b      	lsls	r3, r1, #2
 80048b2:	461a      	mov	r2, r3
 80048b4:	4623      	mov	r3, r4
 80048b6:	4628      	mov	r0, r5
 80048b8:	4631      	mov	r1, r6
 80048ba:	f7fb fce9 	bl	8000290 <__aeabi_uldivmod>
 80048be:	4603      	mov	r3, r0
 80048c0:	460c      	mov	r4, r1
 80048c2:	461a      	mov	r2, r3
 80048c4:	4bb8      	ldr	r3, [pc, #736]	; (8004ba8 <UART_SetConfig+0x6f4>)
 80048c6:	fba3 2302 	umull	r2, r3, r3, r2
 80048ca:	095b      	lsrs	r3, r3, #5
 80048cc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	469b      	mov	fp, r3
 80048d4:	f04f 0c00 	mov.w	ip, #0
 80048d8:	46d9      	mov	r9, fp
 80048da:	46e2      	mov	sl, ip
 80048dc:	eb19 0309 	adds.w	r3, r9, r9
 80048e0:	eb4a 040a 	adc.w	r4, sl, sl
 80048e4:	4699      	mov	r9, r3
 80048e6:	46a2      	mov	sl, r4
 80048e8:	eb19 090b 	adds.w	r9, r9, fp
 80048ec:	eb4a 0a0c 	adc.w	sl, sl, ip
 80048f0:	f04f 0100 	mov.w	r1, #0
 80048f4:	f04f 0200 	mov.w	r2, #0
 80048f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80048fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004900:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004904:	4689      	mov	r9, r1
 8004906:	4692      	mov	sl, r2
 8004908:	eb1b 0509 	adds.w	r5, fp, r9
 800490c:	eb4c 060a 	adc.w	r6, ip, sl
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	4619      	mov	r1, r3
 8004916:	f04f 0200 	mov.w	r2, #0
 800491a:	f04f 0300 	mov.w	r3, #0
 800491e:	f04f 0400 	mov.w	r4, #0
 8004922:	0094      	lsls	r4, r2, #2
 8004924:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004928:	008b      	lsls	r3, r1, #2
 800492a:	461a      	mov	r2, r3
 800492c:	4623      	mov	r3, r4
 800492e:	4628      	mov	r0, r5
 8004930:	4631      	mov	r1, r6
 8004932:	f7fb fcad 	bl	8000290 <__aeabi_uldivmod>
 8004936:	4603      	mov	r3, r0
 8004938:	460c      	mov	r4, r1
 800493a:	461a      	mov	r2, r3
 800493c:	4b9a      	ldr	r3, [pc, #616]	; (8004ba8 <UART_SetConfig+0x6f4>)
 800493e:	fba3 1302 	umull	r1, r3, r3, r2
 8004942:	095b      	lsrs	r3, r3, #5
 8004944:	2164      	movs	r1, #100	; 0x64
 8004946:	fb01 f303 	mul.w	r3, r1, r3
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	011b      	lsls	r3, r3, #4
 800494e:	3332      	adds	r3, #50	; 0x32
 8004950:	4a95      	ldr	r2, [pc, #596]	; (8004ba8 <UART_SetConfig+0x6f4>)
 8004952:	fba2 2303 	umull	r2, r3, r2, r3
 8004956:	095b      	lsrs	r3, r3, #5
 8004958:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800495c:	4498      	add	r8, r3
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	469b      	mov	fp, r3
 8004962:	f04f 0c00 	mov.w	ip, #0
 8004966:	46d9      	mov	r9, fp
 8004968:	46e2      	mov	sl, ip
 800496a:	eb19 0309 	adds.w	r3, r9, r9
 800496e:	eb4a 040a 	adc.w	r4, sl, sl
 8004972:	4699      	mov	r9, r3
 8004974:	46a2      	mov	sl, r4
 8004976:	eb19 090b 	adds.w	r9, r9, fp
 800497a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800497e:	f04f 0100 	mov.w	r1, #0
 8004982:	f04f 0200 	mov.w	r2, #0
 8004986:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800498a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800498e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004992:	4689      	mov	r9, r1
 8004994:	4692      	mov	sl, r2
 8004996:	eb1b 0509 	adds.w	r5, fp, r9
 800499a:	eb4c 060a 	adc.w	r6, ip, sl
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	4619      	mov	r1, r3
 80049a4:	f04f 0200 	mov.w	r2, #0
 80049a8:	f04f 0300 	mov.w	r3, #0
 80049ac:	f04f 0400 	mov.w	r4, #0
 80049b0:	0094      	lsls	r4, r2, #2
 80049b2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80049b6:	008b      	lsls	r3, r1, #2
 80049b8:	461a      	mov	r2, r3
 80049ba:	4623      	mov	r3, r4
 80049bc:	4628      	mov	r0, r5
 80049be:	4631      	mov	r1, r6
 80049c0:	f7fb fc66 	bl	8000290 <__aeabi_uldivmod>
 80049c4:	4603      	mov	r3, r0
 80049c6:	460c      	mov	r4, r1
 80049c8:	461a      	mov	r2, r3
 80049ca:	4b77      	ldr	r3, [pc, #476]	; (8004ba8 <UART_SetConfig+0x6f4>)
 80049cc:	fba3 1302 	umull	r1, r3, r3, r2
 80049d0:	095b      	lsrs	r3, r3, #5
 80049d2:	2164      	movs	r1, #100	; 0x64
 80049d4:	fb01 f303 	mul.w	r3, r1, r3
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	3332      	adds	r3, #50	; 0x32
 80049de:	4a72      	ldr	r2, [pc, #456]	; (8004ba8 <UART_SetConfig+0x6f4>)
 80049e0:	fba2 2303 	umull	r2, r3, r2, r3
 80049e4:	095b      	lsrs	r3, r3, #5
 80049e6:	f003 020f 	and.w	r2, r3, #15
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4442      	add	r2, r8
 80049f0:	609a      	str	r2, [r3, #8]
 80049f2:	e0d0      	b.n	8004b96 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80049f4:	f7fe fa3e 	bl	8002e74 <HAL_RCC_GetPCLK1Freq>
 80049f8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	469a      	mov	sl, r3
 80049fe:	f04f 0b00 	mov.w	fp, #0
 8004a02:	46d0      	mov	r8, sl
 8004a04:	46d9      	mov	r9, fp
 8004a06:	eb18 0308 	adds.w	r3, r8, r8
 8004a0a:	eb49 0409 	adc.w	r4, r9, r9
 8004a0e:	4698      	mov	r8, r3
 8004a10:	46a1      	mov	r9, r4
 8004a12:	eb18 080a 	adds.w	r8, r8, sl
 8004a16:	eb49 090b 	adc.w	r9, r9, fp
 8004a1a:	f04f 0100 	mov.w	r1, #0
 8004a1e:	f04f 0200 	mov.w	r2, #0
 8004a22:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004a26:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004a2a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004a2e:	4688      	mov	r8, r1
 8004a30:	4691      	mov	r9, r2
 8004a32:	eb1a 0508 	adds.w	r5, sl, r8
 8004a36:	eb4b 0609 	adc.w	r6, fp, r9
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	4619      	mov	r1, r3
 8004a40:	f04f 0200 	mov.w	r2, #0
 8004a44:	f04f 0300 	mov.w	r3, #0
 8004a48:	f04f 0400 	mov.w	r4, #0
 8004a4c:	0094      	lsls	r4, r2, #2
 8004a4e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004a52:	008b      	lsls	r3, r1, #2
 8004a54:	461a      	mov	r2, r3
 8004a56:	4623      	mov	r3, r4
 8004a58:	4628      	mov	r0, r5
 8004a5a:	4631      	mov	r1, r6
 8004a5c:	f7fb fc18 	bl	8000290 <__aeabi_uldivmod>
 8004a60:	4603      	mov	r3, r0
 8004a62:	460c      	mov	r4, r1
 8004a64:	461a      	mov	r2, r3
 8004a66:	4b50      	ldr	r3, [pc, #320]	; (8004ba8 <UART_SetConfig+0x6f4>)
 8004a68:	fba3 2302 	umull	r2, r3, r3, r2
 8004a6c:	095b      	lsrs	r3, r3, #5
 8004a6e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	469b      	mov	fp, r3
 8004a76:	f04f 0c00 	mov.w	ip, #0
 8004a7a:	46d9      	mov	r9, fp
 8004a7c:	46e2      	mov	sl, ip
 8004a7e:	eb19 0309 	adds.w	r3, r9, r9
 8004a82:	eb4a 040a 	adc.w	r4, sl, sl
 8004a86:	4699      	mov	r9, r3
 8004a88:	46a2      	mov	sl, r4
 8004a8a:	eb19 090b 	adds.w	r9, r9, fp
 8004a8e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004a92:	f04f 0100 	mov.w	r1, #0
 8004a96:	f04f 0200 	mov.w	r2, #0
 8004a9a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a9e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004aa2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004aa6:	4689      	mov	r9, r1
 8004aa8:	4692      	mov	sl, r2
 8004aaa:	eb1b 0509 	adds.w	r5, fp, r9
 8004aae:	eb4c 060a 	adc.w	r6, ip, sl
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	f04f 0200 	mov.w	r2, #0
 8004abc:	f04f 0300 	mov.w	r3, #0
 8004ac0:	f04f 0400 	mov.w	r4, #0
 8004ac4:	0094      	lsls	r4, r2, #2
 8004ac6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004aca:	008b      	lsls	r3, r1, #2
 8004acc:	461a      	mov	r2, r3
 8004ace:	4623      	mov	r3, r4
 8004ad0:	4628      	mov	r0, r5
 8004ad2:	4631      	mov	r1, r6
 8004ad4:	f7fb fbdc 	bl	8000290 <__aeabi_uldivmod>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	460c      	mov	r4, r1
 8004adc:	461a      	mov	r2, r3
 8004ade:	4b32      	ldr	r3, [pc, #200]	; (8004ba8 <UART_SetConfig+0x6f4>)
 8004ae0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ae4:	095b      	lsrs	r3, r3, #5
 8004ae6:	2164      	movs	r1, #100	; 0x64
 8004ae8:	fb01 f303 	mul.w	r3, r1, r3
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	011b      	lsls	r3, r3, #4
 8004af0:	3332      	adds	r3, #50	; 0x32
 8004af2:	4a2d      	ldr	r2, [pc, #180]	; (8004ba8 <UART_SetConfig+0x6f4>)
 8004af4:	fba2 2303 	umull	r2, r3, r2, r3
 8004af8:	095b      	lsrs	r3, r3, #5
 8004afa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004afe:	4498      	add	r8, r3
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	469b      	mov	fp, r3
 8004b04:	f04f 0c00 	mov.w	ip, #0
 8004b08:	46d9      	mov	r9, fp
 8004b0a:	46e2      	mov	sl, ip
 8004b0c:	eb19 0309 	adds.w	r3, r9, r9
 8004b10:	eb4a 040a 	adc.w	r4, sl, sl
 8004b14:	4699      	mov	r9, r3
 8004b16:	46a2      	mov	sl, r4
 8004b18:	eb19 090b 	adds.w	r9, r9, fp
 8004b1c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004b20:	f04f 0100 	mov.w	r1, #0
 8004b24:	f04f 0200 	mov.w	r2, #0
 8004b28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b2c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004b30:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004b34:	4689      	mov	r9, r1
 8004b36:	4692      	mov	sl, r2
 8004b38:	eb1b 0509 	adds.w	r5, fp, r9
 8004b3c:	eb4c 060a 	adc.w	r6, ip, sl
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	4619      	mov	r1, r3
 8004b46:	f04f 0200 	mov.w	r2, #0
 8004b4a:	f04f 0300 	mov.w	r3, #0
 8004b4e:	f04f 0400 	mov.w	r4, #0
 8004b52:	0094      	lsls	r4, r2, #2
 8004b54:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004b58:	008b      	lsls	r3, r1, #2
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	4623      	mov	r3, r4
 8004b5e:	4628      	mov	r0, r5
 8004b60:	4631      	mov	r1, r6
 8004b62:	f7fb fb95 	bl	8000290 <__aeabi_uldivmod>
 8004b66:	4603      	mov	r3, r0
 8004b68:	460c      	mov	r4, r1
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	4b0e      	ldr	r3, [pc, #56]	; (8004ba8 <UART_SetConfig+0x6f4>)
 8004b6e:	fba3 1302 	umull	r1, r3, r3, r2
 8004b72:	095b      	lsrs	r3, r3, #5
 8004b74:	2164      	movs	r1, #100	; 0x64
 8004b76:	fb01 f303 	mul.w	r3, r1, r3
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	011b      	lsls	r3, r3, #4
 8004b7e:	3332      	adds	r3, #50	; 0x32
 8004b80:	4a09      	ldr	r2, [pc, #36]	; (8004ba8 <UART_SetConfig+0x6f4>)
 8004b82:	fba2 2303 	umull	r2, r3, r2, r3
 8004b86:	095b      	lsrs	r3, r3, #5
 8004b88:	f003 020f 	and.w	r2, r3, #15
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4442      	add	r2, r8
 8004b92:	609a      	str	r2, [r3, #8]
}
 8004b94:	e7ff      	b.n	8004b96 <UART_SetConfig+0x6e2>
 8004b96:	bf00      	nop
 8004b98:	3714      	adds	r7, #20
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ba0:	40011000 	.word	0x40011000
 8004ba4:	40011400 	.word	0x40011400
 8004ba8:	51eb851f 	.word	0x51eb851f

08004bac <__errno>:
 8004bac:	4b01      	ldr	r3, [pc, #4]	; (8004bb4 <__errno+0x8>)
 8004bae:	6818      	ldr	r0, [r3, #0]
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	20000010 	.word	0x20000010

08004bb8 <__libc_init_array>:
 8004bb8:	b570      	push	{r4, r5, r6, lr}
 8004bba:	4e0d      	ldr	r6, [pc, #52]	; (8004bf0 <__libc_init_array+0x38>)
 8004bbc:	4c0d      	ldr	r4, [pc, #52]	; (8004bf4 <__libc_init_array+0x3c>)
 8004bbe:	1ba4      	subs	r4, r4, r6
 8004bc0:	10a4      	asrs	r4, r4, #2
 8004bc2:	2500      	movs	r5, #0
 8004bc4:	42a5      	cmp	r5, r4
 8004bc6:	d109      	bne.n	8004bdc <__libc_init_array+0x24>
 8004bc8:	4e0b      	ldr	r6, [pc, #44]	; (8004bf8 <__libc_init_array+0x40>)
 8004bca:	4c0c      	ldr	r4, [pc, #48]	; (8004bfc <__libc_init_array+0x44>)
 8004bcc:	f000 fc5a 	bl	8005484 <_init>
 8004bd0:	1ba4      	subs	r4, r4, r6
 8004bd2:	10a4      	asrs	r4, r4, #2
 8004bd4:	2500      	movs	r5, #0
 8004bd6:	42a5      	cmp	r5, r4
 8004bd8:	d105      	bne.n	8004be6 <__libc_init_array+0x2e>
 8004bda:	bd70      	pop	{r4, r5, r6, pc}
 8004bdc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004be0:	4798      	blx	r3
 8004be2:	3501      	adds	r5, #1
 8004be4:	e7ee      	b.n	8004bc4 <__libc_init_array+0xc>
 8004be6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004bea:	4798      	blx	r3
 8004bec:	3501      	adds	r5, #1
 8004bee:	e7f2      	b.n	8004bd6 <__libc_init_array+0x1e>
 8004bf0:	08005524 	.word	0x08005524
 8004bf4:	08005524 	.word	0x08005524
 8004bf8:	08005524 	.word	0x08005524
 8004bfc:	08005528 	.word	0x08005528

08004c00 <memset>:
 8004c00:	4402      	add	r2, r0
 8004c02:	4603      	mov	r3, r0
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d100      	bne.n	8004c0a <memset+0xa>
 8004c08:	4770      	bx	lr
 8004c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c0e:	e7f9      	b.n	8004c04 <memset+0x4>

08004c10 <sniprintf>:
 8004c10:	b40c      	push	{r2, r3}
 8004c12:	b530      	push	{r4, r5, lr}
 8004c14:	4b17      	ldr	r3, [pc, #92]	; (8004c74 <sniprintf+0x64>)
 8004c16:	1e0c      	subs	r4, r1, #0
 8004c18:	b09d      	sub	sp, #116	; 0x74
 8004c1a:	681d      	ldr	r5, [r3, #0]
 8004c1c:	da08      	bge.n	8004c30 <sniprintf+0x20>
 8004c1e:	238b      	movs	r3, #139	; 0x8b
 8004c20:	602b      	str	r3, [r5, #0]
 8004c22:	f04f 30ff 	mov.w	r0, #4294967295
 8004c26:	b01d      	add	sp, #116	; 0x74
 8004c28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004c2c:	b002      	add	sp, #8
 8004c2e:	4770      	bx	lr
 8004c30:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004c34:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004c38:	bf14      	ite	ne
 8004c3a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004c3e:	4623      	moveq	r3, r4
 8004c40:	9304      	str	r3, [sp, #16]
 8004c42:	9307      	str	r3, [sp, #28]
 8004c44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004c48:	9002      	str	r0, [sp, #8]
 8004c4a:	9006      	str	r0, [sp, #24]
 8004c4c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004c50:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004c52:	ab21      	add	r3, sp, #132	; 0x84
 8004c54:	a902      	add	r1, sp, #8
 8004c56:	4628      	mov	r0, r5
 8004c58:	9301      	str	r3, [sp, #4]
 8004c5a:	f000 f887 	bl	8004d6c <_svfiprintf_r>
 8004c5e:	1c43      	adds	r3, r0, #1
 8004c60:	bfbc      	itt	lt
 8004c62:	238b      	movlt	r3, #139	; 0x8b
 8004c64:	602b      	strlt	r3, [r5, #0]
 8004c66:	2c00      	cmp	r4, #0
 8004c68:	d0dd      	beq.n	8004c26 <sniprintf+0x16>
 8004c6a:	9b02      	ldr	r3, [sp, #8]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	701a      	strb	r2, [r3, #0]
 8004c70:	e7d9      	b.n	8004c26 <sniprintf+0x16>
 8004c72:	bf00      	nop
 8004c74:	20000010 	.word	0x20000010

08004c78 <siprintf>:
 8004c78:	b40e      	push	{r1, r2, r3}
 8004c7a:	b500      	push	{lr}
 8004c7c:	b09c      	sub	sp, #112	; 0x70
 8004c7e:	ab1d      	add	r3, sp, #116	; 0x74
 8004c80:	9002      	str	r0, [sp, #8]
 8004c82:	9006      	str	r0, [sp, #24]
 8004c84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c88:	4809      	ldr	r0, [pc, #36]	; (8004cb0 <siprintf+0x38>)
 8004c8a:	9107      	str	r1, [sp, #28]
 8004c8c:	9104      	str	r1, [sp, #16]
 8004c8e:	4909      	ldr	r1, [pc, #36]	; (8004cb4 <siprintf+0x3c>)
 8004c90:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c94:	9105      	str	r1, [sp, #20]
 8004c96:	6800      	ldr	r0, [r0, #0]
 8004c98:	9301      	str	r3, [sp, #4]
 8004c9a:	a902      	add	r1, sp, #8
 8004c9c:	f000 f866 	bl	8004d6c <_svfiprintf_r>
 8004ca0:	9b02      	ldr	r3, [sp, #8]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	701a      	strb	r2, [r3, #0]
 8004ca6:	b01c      	add	sp, #112	; 0x70
 8004ca8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cac:	b003      	add	sp, #12
 8004cae:	4770      	bx	lr
 8004cb0:	20000010 	.word	0x20000010
 8004cb4:	ffff0208 	.word	0xffff0208

08004cb8 <__ssputs_r>:
 8004cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cbc:	688e      	ldr	r6, [r1, #8]
 8004cbe:	429e      	cmp	r6, r3
 8004cc0:	4682      	mov	sl, r0
 8004cc2:	460c      	mov	r4, r1
 8004cc4:	4690      	mov	r8, r2
 8004cc6:	4699      	mov	r9, r3
 8004cc8:	d837      	bhi.n	8004d3a <__ssputs_r+0x82>
 8004cca:	898a      	ldrh	r2, [r1, #12]
 8004ccc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004cd0:	d031      	beq.n	8004d36 <__ssputs_r+0x7e>
 8004cd2:	6825      	ldr	r5, [r4, #0]
 8004cd4:	6909      	ldr	r1, [r1, #16]
 8004cd6:	1a6f      	subs	r7, r5, r1
 8004cd8:	6965      	ldr	r5, [r4, #20]
 8004cda:	2302      	movs	r3, #2
 8004cdc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ce0:	fb95 f5f3 	sdiv	r5, r5, r3
 8004ce4:	f109 0301 	add.w	r3, r9, #1
 8004ce8:	443b      	add	r3, r7
 8004cea:	429d      	cmp	r5, r3
 8004cec:	bf38      	it	cc
 8004cee:	461d      	movcc	r5, r3
 8004cf0:	0553      	lsls	r3, r2, #21
 8004cf2:	d530      	bpl.n	8004d56 <__ssputs_r+0x9e>
 8004cf4:	4629      	mov	r1, r5
 8004cf6:	f000 fb2b 	bl	8005350 <_malloc_r>
 8004cfa:	4606      	mov	r6, r0
 8004cfc:	b950      	cbnz	r0, 8004d14 <__ssputs_r+0x5c>
 8004cfe:	230c      	movs	r3, #12
 8004d00:	f8ca 3000 	str.w	r3, [sl]
 8004d04:	89a3      	ldrh	r3, [r4, #12]
 8004d06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d0a:	81a3      	strh	r3, [r4, #12]
 8004d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d14:	463a      	mov	r2, r7
 8004d16:	6921      	ldr	r1, [r4, #16]
 8004d18:	f000 faa8 	bl	800526c <memcpy>
 8004d1c:	89a3      	ldrh	r3, [r4, #12]
 8004d1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004d22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d26:	81a3      	strh	r3, [r4, #12]
 8004d28:	6126      	str	r6, [r4, #16]
 8004d2a:	6165      	str	r5, [r4, #20]
 8004d2c:	443e      	add	r6, r7
 8004d2e:	1bed      	subs	r5, r5, r7
 8004d30:	6026      	str	r6, [r4, #0]
 8004d32:	60a5      	str	r5, [r4, #8]
 8004d34:	464e      	mov	r6, r9
 8004d36:	454e      	cmp	r6, r9
 8004d38:	d900      	bls.n	8004d3c <__ssputs_r+0x84>
 8004d3a:	464e      	mov	r6, r9
 8004d3c:	4632      	mov	r2, r6
 8004d3e:	4641      	mov	r1, r8
 8004d40:	6820      	ldr	r0, [r4, #0]
 8004d42:	f000 fa9e 	bl	8005282 <memmove>
 8004d46:	68a3      	ldr	r3, [r4, #8]
 8004d48:	1b9b      	subs	r3, r3, r6
 8004d4a:	60a3      	str	r3, [r4, #8]
 8004d4c:	6823      	ldr	r3, [r4, #0]
 8004d4e:	441e      	add	r6, r3
 8004d50:	6026      	str	r6, [r4, #0]
 8004d52:	2000      	movs	r0, #0
 8004d54:	e7dc      	b.n	8004d10 <__ssputs_r+0x58>
 8004d56:	462a      	mov	r2, r5
 8004d58:	f000 fb54 	bl	8005404 <_realloc_r>
 8004d5c:	4606      	mov	r6, r0
 8004d5e:	2800      	cmp	r0, #0
 8004d60:	d1e2      	bne.n	8004d28 <__ssputs_r+0x70>
 8004d62:	6921      	ldr	r1, [r4, #16]
 8004d64:	4650      	mov	r0, sl
 8004d66:	f000 faa5 	bl	80052b4 <_free_r>
 8004d6a:	e7c8      	b.n	8004cfe <__ssputs_r+0x46>

08004d6c <_svfiprintf_r>:
 8004d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d70:	461d      	mov	r5, r3
 8004d72:	898b      	ldrh	r3, [r1, #12]
 8004d74:	061f      	lsls	r7, r3, #24
 8004d76:	b09d      	sub	sp, #116	; 0x74
 8004d78:	4680      	mov	r8, r0
 8004d7a:	460c      	mov	r4, r1
 8004d7c:	4616      	mov	r6, r2
 8004d7e:	d50f      	bpl.n	8004da0 <_svfiprintf_r+0x34>
 8004d80:	690b      	ldr	r3, [r1, #16]
 8004d82:	b96b      	cbnz	r3, 8004da0 <_svfiprintf_r+0x34>
 8004d84:	2140      	movs	r1, #64	; 0x40
 8004d86:	f000 fae3 	bl	8005350 <_malloc_r>
 8004d8a:	6020      	str	r0, [r4, #0]
 8004d8c:	6120      	str	r0, [r4, #16]
 8004d8e:	b928      	cbnz	r0, 8004d9c <_svfiprintf_r+0x30>
 8004d90:	230c      	movs	r3, #12
 8004d92:	f8c8 3000 	str.w	r3, [r8]
 8004d96:	f04f 30ff 	mov.w	r0, #4294967295
 8004d9a:	e0c8      	b.n	8004f2e <_svfiprintf_r+0x1c2>
 8004d9c:	2340      	movs	r3, #64	; 0x40
 8004d9e:	6163      	str	r3, [r4, #20]
 8004da0:	2300      	movs	r3, #0
 8004da2:	9309      	str	r3, [sp, #36]	; 0x24
 8004da4:	2320      	movs	r3, #32
 8004da6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004daa:	2330      	movs	r3, #48	; 0x30
 8004dac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004db0:	9503      	str	r5, [sp, #12]
 8004db2:	f04f 0b01 	mov.w	fp, #1
 8004db6:	4637      	mov	r7, r6
 8004db8:	463d      	mov	r5, r7
 8004dba:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004dbe:	b10b      	cbz	r3, 8004dc4 <_svfiprintf_r+0x58>
 8004dc0:	2b25      	cmp	r3, #37	; 0x25
 8004dc2:	d13e      	bne.n	8004e42 <_svfiprintf_r+0xd6>
 8004dc4:	ebb7 0a06 	subs.w	sl, r7, r6
 8004dc8:	d00b      	beq.n	8004de2 <_svfiprintf_r+0x76>
 8004dca:	4653      	mov	r3, sl
 8004dcc:	4632      	mov	r2, r6
 8004dce:	4621      	mov	r1, r4
 8004dd0:	4640      	mov	r0, r8
 8004dd2:	f7ff ff71 	bl	8004cb8 <__ssputs_r>
 8004dd6:	3001      	adds	r0, #1
 8004dd8:	f000 80a4 	beq.w	8004f24 <_svfiprintf_r+0x1b8>
 8004ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dde:	4453      	add	r3, sl
 8004de0:	9309      	str	r3, [sp, #36]	; 0x24
 8004de2:	783b      	ldrb	r3, [r7, #0]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	f000 809d 	beq.w	8004f24 <_svfiprintf_r+0x1b8>
 8004dea:	2300      	movs	r3, #0
 8004dec:	f04f 32ff 	mov.w	r2, #4294967295
 8004df0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004df4:	9304      	str	r3, [sp, #16]
 8004df6:	9307      	str	r3, [sp, #28]
 8004df8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004dfc:	931a      	str	r3, [sp, #104]	; 0x68
 8004dfe:	462f      	mov	r7, r5
 8004e00:	2205      	movs	r2, #5
 8004e02:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004e06:	4850      	ldr	r0, [pc, #320]	; (8004f48 <_svfiprintf_r+0x1dc>)
 8004e08:	f7fb f9f2 	bl	80001f0 <memchr>
 8004e0c:	9b04      	ldr	r3, [sp, #16]
 8004e0e:	b9d0      	cbnz	r0, 8004e46 <_svfiprintf_r+0xda>
 8004e10:	06d9      	lsls	r1, r3, #27
 8004e12:	bf44      	itt	mi
 8004e14:	2220      	movmi	r2, #32
 8004e16:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004e1a:	071a      	lsls	r2, r3, #28
 8004e1c:	bf44      	itt	mi
 8004e1e:	222b      	movmi	r2, #43	; 0x2b
 8004e20:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004e24:	782a      	ldrb	r2, [r5, #0]
 8004e26:	2a2a      	cmp	r2, #42	; 0x2a
 8004e28:	d015      	beq.n	8004e56 <_svfiprintf_r+0xea>
 8004e2a:	9a07      	ldr	r2, [sp, #28]
 8004e2c:	462f      	mov	r7, r5
 8004e2e:	2000      	movs	r0, #0
 8004e30:	250a      	movs	r5, #10
 8004e32:	4639      	mov	r1, r7
 8004e34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e38:	3b30      	subs	r3, #48	; 0x30
 8004e3a:	2b09      	cmp	r3, #9
 8004e3c:	d94d      	bls.n	8004eda <_svfiprintf_r+0x16e>
 8004e3e:	b1b8      	cbz	r0, 8004e70 <_svfiprintf_r+0x104>
 8004e40:	e00f      	b.n	8004e62 <_svfiprintf_r+0xf6>
 8004e42:	462f      	mov	r7, r5
 8004e44:	e7b8      	b.n	8004db8 <_svfiprintf_r+0x4c>
 8004e46:	4a40      	ldr	r2, [pc, #256]	; (8004f48 <_svfiprintf_r+0x1dc>)
 8004e48:	1a80      	subs	r0, r0, r2
 8004e4a:	fa0b f000 	lsl.w	r0, fp, r0
 8004e4e:	4318      	orrs	r0, r3
 8004e50:	9004      	str	r0, [sp, #16]
 8004e52:	463d      	mov	r5, r7
 8004e54:	e7d3      	b.n	8004dfe <_svfiprintf_r+0x92>
 8004e56:	9a03      	ldr	r2, [sp, #12]
 8004e58:	1d11      	adds	r1, r2, #4
 8004e5a:	6812      	ldr	r2, [r2, #0]
 8004e5c:	9103      	str	r1, [sp, #12]
 8004e5e:	2a00      	cmp	r2, #0
 8004e60:	db01      	blt.n	8004e66 <_svfiprintf_r+0xfa>
 8004e62:	9207      	str	r2, [sp, #28]
 8004e64:	e004      	b.n	8004e70 <_svfiprintf_r+0x104>
 8004e66:	4252      	negs	r2, r2
 8004e68:	f043 0302 	orr.w	r3, r3, #2
 8004e6c:	9207      	str	r2, [sp, #28]
 8004e6e:	9304      	str	r3, [sp, #16]
 8004e70:	783b      	ldrb	r3, [r7, #0]
 8004e72:	2b2e      	cmp	r3, #46	; 0x2e
 8004e74:	d10c      	bne.n	8004e90 <_svfiprintf_r+0x124>
 8004e76:	787b      	ldrb	r3, [r7, #1]
 8004e78:	2b2a      	cmp	r3, #42	; 0x2a
 8004e7a:	d133      	bne.n	8004ee4 <_svfiprintf_r+0x178>
 8004e7c:	9b03      	ldr	r3, [sp, #12]
 8004e7e:	1d1a      	adds	r2, r3, #4
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	9203      	str	r2, [sp, #12]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	bfb8      	it	lt
 8004e88:	f04f 33ff 	movlt.w	r3, #4294967295
 8004e8c:	3702      	adds	r7, #2
 8004e8e:	9305      	str	r3, [sp, #20]
 8004e90:	4d2e      	ldr	r5, [pc, #184]	; (8004f4c <_svfiprintf_r+0x1e0>)
 8004e92:	7839      	ldrb	r1, [r7, #0]
 8004e94:	2203      	movs	r2, #3
 8004e96:	4628      	mov	r0, r5
 8004e98:	f7fb f9aa 	bl	80001f0 <memchr>
 8004e9c:	b138      	cbz	r0, 8004eae <_svfiprintf_r+0x142>
 8004e9e:	2340      	movs	r3, #64	; 0x40
 8004ea0:	1b40      	subs	r0, r0, r5
 8004ea2:	fa03 f000 	lsl.w	r0, r3, r0
 8004ea6:	9b04      	ldr	r3, [sp, #16]
 8004ea8:	4303      	orrs	r3, r0
 8004eaa:	3701      	adds	r7, #1
 8004eac:	9304      	str	r3, [sp, #16]
 8004eae:	7839      	ldrb	r1, [r7, #0]
 8004eb0:	4827      	ldr	r0, [pc, #156]	; (8004f50 <_svfiprintf_r+0x1e4>)
 8004eb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004eb6:	2206      	movs	r2, #6
 8004eb8:	1c7e      	adds	r6, r7, #1
 8004eba:	f7fb f999 	bl	80001f0 <memchr>
 8004ebe:	2800      	cmp	r0, #0
 8004ec0:	d038      	beq.n	8004f34 <_svfiprintf_r+0x1c8>
 8004ec2:	4b24      	ldr	r3, [pc, #144]	; (8004f54 <_svfiprintf_r+0x1e8>)
 8004ec4:	bb13      	cbnz	r3, 8004f0c <_svfiprintf_r+0x1a0>
 8004ec6:	9b03      	ldr	r3, [sp, #12]
 8004ec8:	3307      	adds	r3, #7
 8004eca:	f023 0307 	bic.w	r3, r3, #7
 8004ece:	3308      	adds	r3, #8
 8004ed0:	9303      	str	r3, [sp, #12]
 8004ed2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ed4:	444b      	add	r3, r9
 8004ed6:	9309      	str	r3, [sp, #36]	; 0x24
 8004ed8:	e76d      	b.n	8004db6 <_svfiprintf_r+0x4a>
 8004eda:	fb05 3202 	mla	r2, r5, r2, r3
 8004ede:	2001      	movs	r0, #1
 8004ee0:	460f      	mov	r7, r1
 8004ee2:	e7a6      	b.n	8004e32 <_svfiprintf_r+0xc6>
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	3701      	adds	r7, #1
 8004ee8:	9305      	str	r3, [sp, #20]
 8004eea:	4619      	mov	r1, r3
 8004eec:	250a      	movs	r5, #10
 8004eee:	4638      	mov	r0, r7
 8004ef0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ef4:	3a30      	subs	r2, #48	; 0x30
 8004ef6:	2a09      	cmp	r2, #9
 8004ef8:	d903      	bls.n	8004f02 <_svfiprintf_r+0x196>
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d0c8      	beq.n	8004e90 <_svfiprintf_r+0x124>
 8004efe:	9105      	str	r1, [sp, #20]
 8004f00:	e7c6      	b.n	8004e90 <_svfiprintf_r+0x124>
 8004f02:	fb05 2101 	mla	r1, r5, r1, r2
 8004f06:	2301      	movs	r3, #1
 8004f08:	4607      	mov	r7, r0
 8004f0a:	e7f0      	b.n	8004eee <_svfiprintf_r+0x182>
 8004f0c:	ab03      	add	r3, sp, #12
 8004f0e:	9300      	str	r3, [sp, #0]
 8004f10:	4622      	mov	r2, r4
 8004f12:	4b11      	ldr	r3, [pc, #68]	; (8004f58 <_svfiprintf_r+0x1ec>)
 8004f14:	a904      	add	r1, sp, #16
 8004f16:	4640      	mov	r0, r8
 8004f18:	f3af 8000 	nop.w
 8004f1c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004f20:	4681      	mov	r9, r0
 8004f22:	d1d6      	bne.n	8004ed2 <_svfiprintf_r+0x166>
 8004f24:	89a3      	ldrh	r3, [r4, #12]
 8004f26:	065b      	lsls	r3, r3, #25
 8004f28:	f53f af35 	bmi.w	8004d96 <_svfiprintf_r+0x2a>
 8004f2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f2e:	b01d      	add	sp, #116	; 0x74
 8004f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f34:	ab03      	add	r3, sp, #12
 8004f36:	9300      	str	r3, [sp, #0]
 8004f38:	4622      	mov	r2, r4
 8004f3a:	4b07      	ldr	r3, [pc, #28]	; (8004f58 <_svfiprintf_r+0x1ec>)
 8004f3c:	a904      	add	r1, sp, #16
 8004f3e:	4640      	mov	r0, r8
 8004f40:	f000 f882 	bl	8005048 <_printf_i>
 8004f44:	e7ea      	b.n	8004f1c <_svfiprintf_r+0x1b0>
 8004f46:	bf00      	nop
 8004f48:	080054e8 	.word	0x080054e8
 8004f4c:	080054ee 	.word	0x080054ee
 8004f50:	080054f2 	.word	0x080054f2
 8004f54:	00000000 	.word	0x00000000
 8004f58:	08004cb9 	.word	0x08004cb9

08004f5c <_printf_common>:
 8004f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f60:	4691      	mov	r9, r2
 8004f62:	461f      	mov	r7, r3
 8004f64:	688a      	ldr	r2, [r1, #8]
 8004f66:	690b      	ldr	r3, [r1, #16]
 8004f68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	bfb8      	it	lt
 8004f70:	4613      	movlt	r3, r2
 8004f72:	f8c9 3000 	str.w	r3, [r9]
 8004f76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f7a:	4606      	mov	r6, r0
 8004f7c:	460c      	mov	r4, r1
 8004f7e:	b112      	cbz	r2, 8004f86 <_printf_common+0x2a>
 8004f80:	3301      	adds	r3, #1
 8004f82:	f8c9 3000 	str.w	r3, [r9]
 8004f86:	6823      	ldr	r3, [r4, #0]
 8004f88:	0699      	lsls	r1, r3, #26
 8004f8a:	bf42      	ittt	mi
 8004f8c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004f90:	3302      	addmi	r3, #2
 8004f92:	f8c9 3000 	strmi.w	r3, [r9]
 8004f96:	6825      	ldr	r5, [r4, #0]
 8004f98:	f015 0506 	ands.w	r5, r5, #6
 8004f9c:	d107      	bne.n	8004fae <_printf_common+0x52>
 8004f9e:	f104 0a19 	add.w	sl, r4, #25
 8004fa2:	68e3      	ldr	r3, [r4, #12]
 8004fa4:	f8d9 2000 	ldr.w	r2, [r9]
 8004fa8:	1a9b      	subs	r3, r3, r2
 8004faa:	42ab      	cmp	r3, r5
 8004fac:	dc28      	bgt.n	8005000 <_printf_common+0xa4>
 8004fae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004fb2:	6822      	ldr	r2, [r4, #0]
 8004fb4:	3300      	adds	r3, #0
 8004fb6:	bf18      	it	ne
 8004fb8:	2301      	movne	r3, #1
 8004fba:	0692      	lsls	r2, r2, #26
 8004fbc:	d42d      	bmi.n	800501a <_printf_common+0xbe>
 8004fbe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004fc2:	4639      	mov	r1, r7
 8004fc4:	4630      	mov	r0, r6
 8004fc6:	47c0      	blx	r8
 8004fc8:	3001      	adds	r0, #1
 8004fca:	d020      	beq.n	800500e <_printf_common+0xb2>
 8004fcc:	6823      	ldr	r3, [r4, #0]
 8004fce:	68e5      	ldr	r5, [r4, #12]
 8004fd0:	f8d9 2000 	ldr.w	r2, [r9]
 8004fd4:	f003 0306 	and.w	r3, r3, #6
 8004fd8:	2b04      	cmp	r3, #4
 8004fda:	bf08      	it	eq
 8004fdc:	1aad      	subeq	r5, r5, r2
 8004fde:	68a3      	ldr	r3, [r4, #8]
 8004fe0:	6922      	ldr	r2, [r4, #16]
 8004fe2:	bf0c      	ite	eq
 8004fe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fe8:	2500      	movne	r5, #0
 8004fea:	4293      	cmp	r3, r2
 8004fec:	bfc4      	itt	gt
 8004fee:	1a9b      	subgt	r3, r3, r2
 8004ff0:	18ed      	addgt	r5, r5, r3
 8004ff2:	f04f 0900 	mov.w	r9, #0
 8004ff6:	341a      	adds	r4, #26
 8004ff8:	454d      	cmp	r5, r9
 8004ffa:	d11a      	bne.n	8005032 <_printf_common+0xd6>
 8004ffc:	2000      	movs	r0, #0
 8004ffe:	e008      	b.n	8005012 <_printf_common+0xb6>
 8005000:	2301      	movs	r3, #1
 8005002:	4652      	mov	r2, sl
 8005004:	4639      	mov	r1, r7
 8005006:	4630      	mov	r0, r6
 8005008:	47c0      	blx	r8
 800500a:	3001      	adds	r0, #1
 800500c:	d103      	bne.n	8005016 <_printf_common+0xba>
 800500e:	f04f 30ff 	mov.w	r0, #4294967295
 8005012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005016:	3501      	adds	r5, #1
 8005018:	e7c3      	b.n	8004fa2 <_printf_common+0x46>
 800501a:	18e1      	adds	r1, r4, r3
 800501c:	1c5a      	adds	r2, r3, #1
 800501e:	2030      	movs	r0, #48	; 0x30
 8005020:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005024:	4422      	add	r2, r4
 8005026:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800502a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800502e:	3302      	adds	r3, #2
 8005030:	e7c5      	b.n	8004fbe <_printf_common+0x62>
 8005032:	2301      	movs	r3, #1
 8005034:	4622      	mov	r2, r4
 8005036:	4639      	mov	r1, r7
 8005038:	4630      	mov	r0, r6
 800503a:	47c0      	blx	r8
 800503c:	3001      	adds	r0, #1
 800503e:	d0e6      	beq.n	800500e <_printf_common+0xb2>
 8005040:	f109 0901 	add.w	r9, r9, #1
 8005044:	e7d8      	b.n	8004ff8 <_printf_common+0x9c>
	...

08005048 <_printf_i>:
 8005048:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800504c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005050:	460c      	mov	r4, r1
 8005052:	7e09      	ldrb	r1, [r1, #24]
 8005054:	b085      	sub	sp, #20
 8005056:	296e      	cmp	r1, #110	; 0x6e
 8005058:	4617      	mov	r7, r2
 800505a:	4606      	mov	r6, r0
 800505c:	4698      	mov	r8, r3
 800505e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005060:	f000 80b3 	beq.w	80051ca <_printf_i+0x182>
 8005064:	d822      	bhi.n	80050ac <_printf_i+0x64>
 8005066:	2963      	cmp	r1, #99	; 0x63
 8005068:	d036      	beq.n	80050d8 <_printf_i+0x90>
 800506a:	d80a      	bhi.n	8005082 <_printf_i+0x3a>
 800506c:	2900      	cmp	r1, #0
 800506e:	f000 80b9 	beq.w	80051e4 <_printf_i+0x19c>
 8005072:	2958      	cmp	r1, #88	; 0x58
 8005074:	f000 8083 	beq.w	800517e <_printf_i+0x136>
 8005078:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800507c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005080:	e032      	b.n	80050e8 <_printf_i+0xa0>
 8005082:	2964      	cmp	r1, #100	; 0x64
 8005084:	d001      	beq.n	800508a <_printf_i+0x42>
 8005086:	2969      	cmp	r1, #105	; 0x69
 8005088:	d1f6      	bne.n	8005078 <_printf_i+0x30>
 800508a:	6820      	ldr	r0, [r4, #0]
 800508c:	6813      	ldr	r3, [r2, #0]
 800508e:	0605      	lsls	r5, r0, #24
 8005090:	f103 0104 	add.w	r1, r3, #4
 8005094:	d52a      	bpl.n	80050ec <_printf_i+0xa4>
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	6011      	str	r1, [r2, #0]
 800509a:	2b00      	cmp	r3, #0
 800509c:	da03      	bge.n	80050a6 <_printf_i+0x5e>
 800509e:	222d      	movs	r2, #45	; 0x2d
 80050a0:	425b      	negs	r3, r3
 80050a2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80050a6:	486f      	ldr	r0, [pc, #444]	; (8005264 <_printf_i+0x21c>)
 80050a8:	220a      	movs	r2, #10
 80050aa:	e039      	b.n	8005120 <_printf_i+0xd8>
 80050ac:	2973      	cmp	r1, #115	; 0x73
 80050ae:	f000 809d 	beq.w	80051ec <_printf_i+0x1a4>
 80050b2:	d808      	bhi.n	80050c6 <_printf_i+0x7e>
 80050b4:	296f      	cmp	r1, #111	; 0x6f
 80050b6:	d020      	beq.n	80050fa <_printf_i+0xb2>
 80050b8:	2970      	cmp	r1, #112	; 0x70
 80050ba:	d1dd      	bne.n	8005078 <_printf_i+0x30>
 80050bc:	6823      	ldr	r3, [r4, #0]
 80050be:	f043 0320 	orr.w	r3, r3, #32
 80050c2:	6023      	str	r3, [r4, #0]
 80050c4:	e003      	b.n	80050ce <_printf_i+0x86>
 80050c6:	2975      	cmp	r1, #117	; 0x75
 80050c8:	d017      	beq.n	80050fa <_printf_i+0xb2>
 80050ca:	2978      	cmp	r1, #120	; 0x78
 80050cc:	d1d4      	bne.n	8005078 <_printf_i+0x30>
 80050ce:	2378      	movs	r3, #120	; 0x78
 80050d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80050d4:	4864      	ldr	r0, [pc, #400]	; (8005268 <_printf_i+0x220>)
 80050d6:	e055      	b.n	8005184 <_printf_i+0x13c>
 80050d8:	6813      	ldr	r3, [r2, #0]
 80050da:	1d19      	adds	r1, r3, #4
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	6011      	str	r1, [r2, #0]
 80050e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050e8:	2301      	movs	r3, #1
 80050ea:	e08c      	b.n	8005206 <_printf_i+0x1be>
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	6011      	str	r1, [r2, #0]
 80050f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80050f4:	bf18      	it	ne
 80050f6:	b21b      	sxthne	r3, r3
 80050f8:	e7cf      	b.n	800509a <_printf_i+0x52>
 80050fa:	6813      	ldr	r3, [r2, #0]
 80050fc:	6825      	ldr	r5, [r4, #0]
 80050fe:	1d18      	adds	r0, r3, #4
 8005100:	6010      	str	r0, [r2, #0]
 8005102:	0628      	lsls	r0, r5, #24
 8005104:	d501      	bpl.n	800510a <_printf_i+0xc2>
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	e002      	b.n	8005110 <_printf_i+0xc8>
 800510a:	0668      	lsls	r0, r5, #25
 800510c:	d5fb      	bpl.n	8005106 <_printf_i+0xbe>
 800510e:	881b      	ldrh	r3, [r3, #0]
 8005110:	4854      	ldr	r0, [pc, #336]	; (8005264 <_printf_i+0x21c>)
 8005112:	296f      	cmp	r1, #111	; 0x6f
 8005114:	bf14      	ite	ne
 8005116:	220a      	movne	r2, #10
 8005118:	2208      	moveq	r2, #8
 800511a:	2100      	movs	r1, #0
 800511c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005120:	6865      	ldr	r5, [r4, #4]
 8005122:	60a5      	str	r5, [r4, #8]
 8005124:	2d00      	cmp	r5, #0
 8005126:	f2c0 8095 	blt.w	8005254 <_printf_i+0x20c>
 800512a:	6821      	ldr	r1, [r4, #0]
 800512c:	f021 0104 	bic.w	r1, r1, #4
 8005130:	6021      	str	r1, [r4, #0]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d13d      	bne.n	80051b2 <_printf_i+0x16a>
 8005136:	2d00      	cmp	r5, #0
 8005138:	f040 808e 	bne.w	8005258 <_printf_i+0x210>
 800513c:	4665      	mov	r5, ip
 800513e:	2a08      	cmp	r2, #8
 8005140:	d10b      	bne.n	800515a <_printf_i+0x112>
 8005142:	6823      	ldr	r3, [r4, #0]
 8005144:	07db      	lsls	r3, r3, #31
 8005146:	d508      	bpl.n	800515a <_printf_i+0x112>
 8005148:	6923      	ldr	r3, [r4, #16]
 800514a:	6862      	ldr	r2, [r4, #4]
 800514c:	429a      	cmp	r2, r3
 800514e:	bfde      	ittt	le
 8005150:	2330      	movle	r3, #48	; 0x30
 8005152:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005156:	f105 35ff 	addle.w	r5, r5, #4294967295
 800515a:	ebac 0305 	sub.w	r3, ip, r5
 800515e:	6123      	str	r3, [r4, #16]
 8005160:	f8cd 8000 	str.w	r8, [sp]
 8005164:	463b      	mov	r3, r7
 8005166:	aa03      	add	r2, sp, #12
 8005168:	4621      	mov	r1, r4
 800516a:	4630      	mov	r0, r6
 800516c:	f7ff fef6 	bl	8004f5c <_printf_common>
 8005170:	3001      	adds	r0, #1
 8005172:	d14d      	bne.n	8005210 <_printf_i+0x1c8>
 8005174:	f04f 30ff 	mov.w	r0, #4294967295
 8005178:	b005      	add	sp, #20
 800517a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800517e:	4839      	ldr	r0, [pc, #228]	; (8005264 <_printf_i+0x21c>)
 8005180:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005184:	6813      	ldr	r3, [r2, #0]
 8005186:	6821      	ldr	r1, [r4, #0]
 8005188:	1d1d      	adds	r5, r3, #4
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6015      	str	r5, [r2, #0]
 800518e:	060a      	lsls	r2, r1, #24
 8005190:	d50b      	bpl.n	80051aa <_printf_i+0x162>
 8005192:	07ca      	lsls	r2, r1, #31
 8005194:	bf44      	itt	mi
 8005196:	f041 0120 	orrmi.w	r1, r1, #32
 800519a:	6021      	strmi	r1, [r4, #0]
 800519c:	b91b      	cbnz	r3, 80051a6 <_printf_i+0x15e>
 800519e:	6822      	ldr	r2, [r4, #0]
 80051a0:	f022 0220 	bic.w	r2, r2, #32
 80051a4:	6022      	str	r2, [r4, #0]
 80051a6:	2210      	movs	r2, #16
 80051a8:	e7b7      	b.n	800511a <_printf_i+0xd2>
 80051aa:	064d      	lsls	r5, r1, #25
 80051ac:	bf48      	it	mi
 80051ae:	b29b      	uxthmi	r3, r3
 80051b0:	e7ef      	b.n	8005192 <_printf_i+0x14a>
 80051b2:	4665      	mov	r5, ip
 80051b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80051b8:	fb02 3311 	mls	r3, r2, r1, r3
 80051bc:	5cc3      	ldrb	r3, [r0, r3]
 80051be:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80051c2:	460b      	mov	r3, r1
 80051c4:	2900      	cmp	r1, #0
 80051c6:	d1f5      	bne.n	80051b4 <_printf_i+0x16c>
 80051c8:	e7b9      	b.n	800513e <_printf_i+0xf6>
 80051ca:	6813      	ldr	r3, [r2, #0]
 80051cc:	6825      	ldr	r5, [r4, #0]
 80051ce:	6961      	ldr	r1, [r4, #20]
 80051d0:	1d18      	adds	r0, r3, #4
 80051d2:	6010      	str	r0, [r2, #0]
 80051d4:	0628      	lsls	r0, r5, #24
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	d501      	bpl.n	80051de <_printf_i+0x196>
 80051da:	6019      	str	r1, [r3, #0]
 80051dc:	e002      	b.n	80051e4 <_printf_i+0x19c>
 80051de:	066a      	lsls	r2, r5, #25
 80051e0:	d5fb      	bpl.n	80051da <_printf_i+0x192>
 80051e2:	8019      	strh	r1, [r3, #0]
 80051e4:	2300      	movs	r3, #0
 80051e6:	6123      	str	r3, [r4, #16]
 80051e8:	4665      	mov	r5, ip
 80051ea:	e7b9      	b.n	8005160 <_printf_i+0x118>
 80051ec:	6813      	ldr	r3, [r2, #0]
 80051ee:	1d19      	adds	r1, r3, #4
 80051f0:	6011      	str	r1, [r2, #0]
 80051f2:	681d      	ldr	r5, [r3, #0]
 80051f4:	6862      	ldr	r2, [r4, #4]
 80051f6:	2100      	movs	r1, #0
 80051f8:	4628      	mov	r0, r5
 80051fa:	f7fa fff9 	bl	80001f0 <memchr>
 80051fe:	b108      	cbz	r0, 8005204 <_printf_i+0x1bc>
 8005200:	1b40      	subs	r0, r0, r5
 8005202:	6060      	str	r0, [r4, #4]
 8005204:	6863      	ldr	r3, [r4, #4]
 8005206:	6123      	str	r3, [r4, #16]
 8005208:	2300      	movs	r3, #0
 800520a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800520e:	e7a7      	b.n	8005160 <_printf_i+0x118>
 8005210:	6923      	ldr	r3, [r4, #16]
 8005212:	462a      	mov	r2, r5
 8005214:	4639      	mov	r1, r7
 8005216:	4630      	mov	r0, r6
 8005218:	47c0      	blx	r8
 800521a:	3001      	adds	r0, #1
 800521c:	d0aa      	beq.n	8005174 <_printf_i+0x12c>
 800521e:	6823      	ldr	r3, [r4, #0]
 8005220:	079b      	lsls	r3, r3, #30
 8005222:	d413      	bmi.n	800524c <_printf_i+0x204>
 8005224:	68e0      	ldr	r0, [r4, #12]
 8005226:	9b03      	ldr	r3, [sp, #12]
 8005228:	4298      	cmp	r0, r3
 800522a:	bfb8      	it	lt
 800522c:	4618      	movlt	r0, r3
 800522e:	e7a3      	b.n	8005178 <_printf_i+0x130>
 8005230:	2301      	movs	r3, #1
 8005232:	464a      	mov	r2, r9
 8005234:	4639      	mov	r1, r7
 8005236:	4630      	mov	r0, r6
 8005238:	47c0      	blx	r8
 800523a:	3001      	adds	r0, #1
 800523c:	d09a      	beq.n	8005174 <_printf_i+0x12c>
 800523e:	3501      	adds	r5, #1
 8005240:	68e3      	ldr	r3, [r4, #12]
 8005242:	9a03      	ldr	r2, [sp, #12]
 8005244:	1a9b      	subs	r3, r3, r2
 8005246:	42ab      	cmp	r3, r5
 8005248:	dcf2      	bgt.n	8005230 <_printf_i+0x1e8>
 800524a:	e7eb      	b.n	8005224 <_printf_i+0x1dc>
 800524c:	2500      	movs	r5, #0
 800524e:	f104 0919 	add.w	r9, r4, #25
 8005252:	e7f5      	b.n	8005240 <_printf_i+0x1f8>
 8005254:	2b00      	cmp	r3, #0
 8005256:	d1ac      	bne.n	80051b2 <_printf_i+0x16a>
 8005258:	7803      	ldrb	r3, [r0, #0]
 800525a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800525e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005262:	e76c      	b.n	800513e <_printf_i+0xf6>
 8005264:	080054f9 	.word	0x080054f9
 8005268:	0800550a 	.word	0x0800550a

0800526c <memcpy>:
 800526c:	b510      	push	{r4, lr}
 800526e:	1e43      	subs	r3, r0, #1
 8005270:	440a      	add	r2, r1
 8005272:	4291      	cmp	r1, r2
 8005274:	d100      	bne.n	8005278 <memcpy+0xc>
 8005276:	bd10      	pop	{r4, pc}
 8005278:	f811 4b01 	ldrb.w	r4, [r1], #1
 800527c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005280:	e7f7      	b.n	8005272 <memcpy+0x6>

08005282 <memmove>:
 8005282:	4288      	cmp	r0, r1
 8005284:	b510      	push	{r4, lr}
 8005286:	eb01 0302 	add.w	r3, r1, r2
 800528a:	d807      	bhi.n	800529c <memmove+0x1a>
 800528c:	1e42      	subs	r2, r0, #1
 800528e:	4299      	cmp	r1, r3
 8005290:	d00a      	beq.n	80052a8 <memmove+0x26>
 8005292:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005296:	f802 4f01 	strb.w	r4, [r2, #1]!
 800529a:	e7f8      	b.n	800528e <memmove+0xc>
 800529c:	4283      	cmp	r3, r0
 800529e:	d9f5      	bls.n	800528c <memmove+0xa>
 80052a0:	1881      	adds	r1, r0, r2
 80052a2:	1ad2      	subs	r2, r2, r3
 80052a4:	42d3      	cmn	r3, r2
 80052a6:	d100      	bne.n	80052aa <memmove+0x28>
 80052a8:	bd10      	pop	{r4, pc}
 80052aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80052ae:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80052b2:	e7f7      	b.n	80052a4 <memmove+0x22>

080052b4 <_free_r>:
 80052b4:	b538      	push	{r3, r4, r5, lr}
 80052b6:	4605      	mov	r5, r0
 80052b8:	2900      	cmp	r1, #0
 80052ba:	d045      	beq.n	8005348 <_free_r+0x94>
 80052bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052c0:	1f0c      	subs	r4, r1, #4
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	bfb8      	it	lt
 80052c6:	18e4      	addlt	r4, r4, r3
 80052c8:	f000 f8d2 	bl	8005470 <__malloc_lock>
 80052cc:	4a1f      	ldr	r2, [pc, #124]	; (800534c <_free_r+0x98>)
 80052ce:	6813      	ldr	r3, [r2, #0]
 80052d0:	4610      	mov	r0, r2
 80052d2:	b933      	cbnz	r3, 80052e2 <_free_r+0x2e>
 80052d4:	6063      	str	r3, [r4, #4]
 80052d6:	6014      	str	r4, [r2, #0]
 80052d8:	4628      	mov	r0, r5
 80052da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052de:	f000 b8c8 	b.w	8005472 <__malloc_unlock>
 80052e2:	42a3      	cmp	r3, r4
 80052e4:	d90c      	bls.n	8005300 <_free_r+0x4c>
 80052e6:	6821      	ldr	r1, [r4, #0]
 80052e8:	1862      	adds	r2, r4, r1
 80052ea:	4293      	cmp	r3, r2
 80052ec:	bf04      	itt	eq
 80052ee:	681a      	ldreq	r2, [r3, #0]
 80052f0:	685b      	ldreq	r3, [r3, #4]
 80052f2:	6063      	str	r3, [r4, #4]
 80052f4:	bf04      	itt	eq
 80052f6:	1852      	addeq	r2, r2, r1
 80052f8:	6022      	streq	r2, [r4, #0]
 80052fa:	6004      	str	r4, [r0, #0]
 80052fc:	e7ec      	b.n	80052d8 <_free_r+0x24>
 80052fe:	4613      	mov	r3, r2
 8005300:	685a      	ldr	r2, [r3, #4]
 8005302:	b10a      	cbz	r2, 8005308 <_free_r+0x54>
 8005304:	42a2      	cmp	r2, r4
 8005306:	d9fa      	bls.n	80052fe <_free_r+0x4a>
 8005308:	6819      	ldr	r1, [r3, #0]
 800530a:	1858      	adds	r0, r3, r1
 800530c:	42a0      	cmp	r0, r4
 800530e:	d10b      	bne.n	8005328 <_free_r+0x74>
 8005310:	6820      	ldr	r0, [r4, #0]
 8005312:	4401      	add	r1, r0
 8005314:	1858      	adds	r0, r3, r1
 8005316:	4282      	cmp	r2, r0
 8005318:	6019      	str	r1, [r3, #0]
 800531a:	d1dd      	bne.n	80052d8 <_free_r+0x24>
 800531c:	6810      	ldr	r0, [r2, #0]
 800531e:	6852      	ldr	r2, [r2, #4]
 8005320:	605a      	str	r2, [r3, #4]
 8005322:	4401      	add	r1, r0
 8005324:	6019      	str	r1, [r3, #0]
 8005326:	e7d7      	b.n	80052d8 <_free_r+0x24>
 8005328:	d902      	bls.n	8005330 <_free_r+0x7c>
 800532a:	230c      	movs	r3, #12
 800532c:	602b      	str	r3, [r5, #0]
 800532e:	e7d3      	b.n	80052d8 <_free_r+0x24>
 8005330:	6820      	ldr	r0, [r4, #0]
 8005332:	1821      	adds	r1, r4, r0
 8005334:	428a      	cmp	r2, r1
 8005336:	bf04      	itt	eq
 8005338:	6811      	ldreq	r1, [r2, #0]
 800533a:	6852      	ldreq	r2, [r2, #4]
 800533c:	6062      	str	r2, [r4, #4]
 800533e:	bf04      	itt	eq
 8005340:	1809      	addeq	r1, r1, r0
 8005342:	6021      	streq	r1, [r4, #0]
 8005344:	605c      	str	r4, [r3, #4]
 8005346:	e7c7      	b.n	80052d8 <_free_r+0x24>
 8005348:	bd38      	pop	{r3, r4, r5, pc}
 800534a:	bf00      	nop
 800534c:	200000a8 	.word	0x200000a8

08005350 <_malloc_r>:
 8005350:	b570      	push	{r4, r5, r6, lr}
 8005352:	1ccd      	adds	r5, r1, #3
 8005354:	f025 0503 	bic.w	r5, r5, #3
 8005358:	3508      	adds	r5, #8
 800535a:	2d0c      	cmp	r5, #12
 800535c:	bf38      	it	cc
 800535e:	250c      	movcc	r5, #12
 8005360:	2d00      	cmp	r5, #0
 8005362:	4606      	mov	r6, r0
 8005364:	db01      	blt.n	800536a <_malloc_r+0x1a>
 8005366:	42a9      	cmp	r1, r5
 8005368:	d903      	bls.n	8005372 <_malloc_r+0x22>
 800536a:	230c      	movs	r3, #12
 800536c:	6033      	str	r3, [r6, #0]
 800536e:	2000      	movs	r0, #0
 8005370:	bd70      	pop	{r4, r5, r6, pc}
 8005372:	f000 f87d 	bl	8005470 <__malloc_lock>
 8005376:	4a21      	ldr	r2, [pc, #132]	; (80053fc <_malloc_r+0xac>)
 8005378:	6814      	ldr	r4, [r2, #0]
 800537a:	4621      	mov	r1, r4
 800537c:	b991      	cbnz	r1, 80053a4 <_malloc_r+0x54>
 800537e:	4c20      	ldr	r4, [pc, #128]	; (8005400 <_malloc_r+0xb0>)
 8005380:	6823      	ldr	r3, [r4, #0]
 8005382:	b91b      	cbnz	r3, 800538c <_malloc_r+0x3c>
 8005384:	4630      	mov	r0, r6
 8005386:	f000 f863 	bl	8005450 <_sbrk_r>
 800538a:	6020      	str	r0, [r4, #0]
 800538c:	4629      	mov	r1, r5
 800538e:	4630      	mov	r0, r6
 8005390:	f000 f85e 	bl	8005450 <_sbrk_r>
 8005394:	1c43      	adds	r3, r0, #1
 8005396:	d124      	bne.n	80053e2 <_malloc_r+0x92>
 8005398:	230c      	movs	r3, #12
 800539a:	6033      	str	r3, [r6, #0]
 800539c:	4630      	mov	r0, r6
 800539e:	f000 f868 	bl	8005472 <__malloc_unlock>
 80053a2:	e7e4      	b.n	800536e <_malloc_r+0x1e>
 80053a4:	680b      	ldr	r3, [r1, #0]
 80053a6:	1b5b      	subs	r3, r3, r5
 80053a8:	d418      	bmi.n	80053dc <_malloc_r+0x8c>
 80053aa:	2b0b      	cmp	r3, #11
 80053ac:	d90f      	bls.n	80053ce <_malloc_r+0x7e>
 80053ae:	600b      	str	r3, [r1, #0]
 80053b0:	50cd      	str	r5, [r1, r3]
 80053b2:	18cc      	adds	r4, r1, r3
 80053b4:	4630      	mov	r0, r6
 80053b6:	f000 f85c 	bl	8005472 <__malloc_unlock>
 80053ba:	f104 000b 	add.w	r0, r4, #11
 80053be:	1d23      	adds	r3, r4, #4
 80053c0:	f020 0007 	bic.w	r0, r0, #7
 80053c4:	1ac3      	subs	r3, r0, r3
 80053c6:	d0d3      	beq.n	8005370 <_malloc_r+0x20>
 80053c8:	425a      	negs	r2, r3
 80053ca:	50e2      	str	r2, [r4, r3]
 80053cc:	e7d0      	b.n	8005370 <_malloc_r+0x20>
 80053ce:	428c      	cmp	r4, r1
 80053d0:	684b      	ldr	r3, [r1, #4]
 80053d2:	bf16      	itet	ne
 80053d4:	6063      	strne	r3, [r4, #4]
 80053d6:	6013      	streq	r3, [r2, #0]
 80053d8:	460c      	movne	r4, r1
 80053da:	e7eb      	b.n	80053b4 <_malloc_r+0x64>
 80053dc:	460c      	mov	r4, r1
 80053de:	6849      	ldr	r1, [r1, #4]
 80053e0:	e7cc      	b.n	800537c <_malloc_r+0x2c>
 80053e2:	1cc4      	adds	r4, r0, #3
 80053e4:	f024 0403 	bic.w	r4, r4, #3
 80053e8:	42a0      	cmp	r0, r4
 80053ea:	d005      	beq.n	80053f8 <_malloc_r+0xa8>
 80053ec:	1a21      	subs	r1, r4, r0
 80053ee:	4630      	mov	r0, r6
 80053f0:	f000 f82e 	bl	8005450 <_sbrk_r>
 80053f4:	3001      	adds	r0, #1
 80053f6:	d0cf      	beq.n	8005398 <_malloc_r+0x48>
 80053f8:	6025      	str	r5, [r4, #0]
 80053fa:	e7db      	b.n	80053b4 <_malloc_r+0x64>
 80053fc:	200000a8 	.word	0x200000a8
 8005400:	200000ac 	.word	0x200000ac

08005404 <_realloc_r>:
 8005404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005406:	4607      	mov	r7, r0
 8005408:	4614      	mov	r4, r2
 800540a:	460e      	mov	r6, r1
 800540c:	b921      	cbnz	r1, 8005418 <_realloc_r+0x14>
 800540e:	4611      	mov	r1, r2
 8005410:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005414:	f7ff bf9c 	b.w	8005350 <_malloc_r>
 8005418:	b922      	cbnz	r2, 8005424 <_realloc_r+0x20>
 800541a:	f7ff ff4b 	bl	80052b4 <_free_r>
 800541e:	4625      	mov	r5, r4
 8005420:	4628      	mov	r0, r5
 8005422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005424:	f000 f826 	bl	8005474 <_malloc_usable_size_r>
 8005428:	42a0      	cmp	r0, r4
 800542a:	d20f      	bcs.n	800544c <_realloc_r+0x48>
 800542c:	4621      	mov	r1, r4
 800542e:	4638      	mov	r0, r7
 8005430:	f7ff ff8e 	bl	8005350 <_malloc_r>
 8005434:	4605      	mov	r5, r0
 8005436:	2800      	cmp	r0, #0
 8005438:	d0f2      	beq.n	8005420 <_realloc_r+0x1c>
 800543a:	4631      	mov	r1, r6
 800543c:	4622      	mov	r2, r4
 800543e:	f7ff ff15 	bl	800526c <memcpy>
 8005442:	4631      	mov	r1, r6
 8005444:	4638      	mov	r0, r7
 8005446:	f7ff ff35 	bl	80052b4 <_free_r>
 800544a:	e7e9      	b.n	8005420 <_realloc_r+0x1c>
 800544c:	4635      	mov	r5, r6
 800544e:	e7e7      	b.n	8005420 <_realloc_r+0x1c>

08005450 <_sbrk_r>:
 8005450:	b538      	push	{r3, r4, r5, lr}
 8005452:	4c06      	ldr	r4, [pc, #24]	; (800546c <_sbrk_r+0x1c>)
 8005454:	2300      	movs	r3, #0
 8005456:	4605      	mov	r5, r0
 8005458:	4608      	mov	r0, r1
 800545a:	6023      	str	r3, [r4, #0]
 800545c:	f7fc fa6a 	bl	8001934 <_sbrk>
 8005460:	1c43      	adds	r3, r0, #1
 8005462:	d102      	bne.n	800546a <_sbrk_r+0x1a>
 8005464:	6823      	ldr	r3, [r4, #0]
 8005466:	b103      	cbz	r3, 800546a <_sbrk_r+0x1a>
 8005468:	602b      	str	r3, [r5, #0]
 800546a:	bd38      	pop	{r3, r4, r5, pc}
 800546c:	20000364 	.word	0x20000364

08005470 <__malloc_lock>:
 8005470:	4770      	bx	lr

08005472 <__malloc_unlock>:
 8005472:	4770      	bx	lr

08005474 <_malloc_usable_size_r>:
 8005474:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005478:	1f18      	subs	r0, r3, #4
 800547a:	2b00      	cmp	r3, #0
 800547c:	bfbc      	itt	lt
 800547e:	580b      	ldrlt	r3, [r1, r0]
 8005480:	18c0      	addlt	r0, r0, r3
 8005482:	4770      	bx	lr

08005484 <_init>:
 8005484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005486:	bf00      	nop
 8005488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800548a:	bc08      	pop	{r3}
 800548c:	469e      	mov	lr, r3
 800548e:	4770      	bx	lr

08005490 <_fini>:
 8005490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005492:	bf00      	nop
 8005494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005496:	bc08      	pop	{r3}
 8005498:	469e      	mov	lr, r3
 800549a:	4770      	bx	lr
